-- Copyright (C) 1991-2002 Altera Corporation
-- Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
-- support information,  device programming or simulation file,  and any other
-- associated  documentation or information  provided by  Altera  or a partner
-- under  Altera's   Megafunction   Partnership   Program  may  be  used  only
-- to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
-- other  use  of such  megafunction  design,  netlist,  support  information,
-- device programming or simulation file,  or any other  related documentation
-- or information  is prohibited  for  any  other purpose,  including, but not
-- limited to  modification,  reverse engineering,  de-compiling, or use  with
-- any other  silicon devices,  unless such use is  explicitly  licensed under
-- a separate agreement with  Altera  or a megafunction partner.  Title to the
-- intellectual property,  including patents,  copyrights,  trademarks,  trade
-- secrets,  or maskworks,  embodied in any such megafunction design, netlist,
-- support  information,  device programming or simulation file,  or any other
-- related documentation or information provided by  Altera  or a megafunction
-- partner, remains with Altera, the megafunction partner, or their respective
-- licensors. No other licenses, including any licenses needed under any third
-- party's intellectual property, are provided herein.

-- VENDOR "Altera"
-- PROGRAM "Quartus II"
-- VERSION "Version 2.2 Build 147 12/02/2002 SJ Full Version"

-- DATE "07/15/2003 12:35:55"

--
-- Device: Altera EPXA1F672C2 Package FBGA672
-- 

-- 
-- This VHDL file should be used for MODELSIM (VHDL OUTPUT FROM QUARTUS II) only
-- 

LIBRARY IEEE, apex20ke;
USE IEEE.std_logic_1164.all;
USE apex20ke.apex20ke_components.all;

ENTITY 	simpletest IS
    PORT (
	CLK1p : IN std_logic;
	CLK2p : IN std_logic;
	CLK3p : IN std_logic;
	COM_AD_D : IN std_logic_vector(9 DOWNTO 0);
	COM_AD_OTR : IN std_logic;
	HDV_Rx : IN std_logic;
	A_nB : IN std_logic;
	COINC_DOWN_A : IN std_logic;
	COINC_DOWN_ABAR : IN std_logic;
	COINC_DOWN_B : IN std_logic;
	COINC_DOWN_BBAR : IN std_logic;
	COINC_UP_A : IN std_logic;
	COINC_UP_ABAR : IN std_logic;
	COINC_UP_B : IN std_logic;
	COINC_UP_BBAR : IN std_logic;
	FL_ATTN : IN std_logic;
	FL_TDO : IN std_logic;
	CLK4p : IN std_logic;
	OneSPE : IN std_logic;
	FLASH_AD_D : IN std_logic_vector(9 DOWNTO 0);
	FLASH_NCO : IN std_logic;
	MultiSPE : IN std_logic;
	ATWD1_D : IN std_logic_vector(9 DOWNTO 0);
	ATWD0_D : IN std_logic_vector(9 DOWNTO 0);
	TriggerComplete_0 : IN std_logic;
	TriggerComplete_1 : IN std_logic;
	UARTRXD : IN std_logic;
	INTEXTPIN : IN std_logic;
	UARTDSRN : IN std_logic;
	UARTCTSN : IN std_logic;
	EBIACK : IN std_logic;
	CLK_REF : IN std_logic;
	nPOR : IN std_logic;
	SDRAMDQS : INOUT std_logic_vector(3 DOWNTO 0);
	SDRAMDQ : INOUT std_logic_vector(31 DOWNTO 0);
	EBIDQ : INOUT std_logic_vector(15 DOWNTO 0);
	UARTRIN : INOUT std_logic;
	UARTDCDN : INOUT std_logic;
	nRESET : INOUT std_logic;
	CLKLK_OUT2p : OUT std_logic;
	COM_TX_SLEEP : OUT std_logic;
	COM_DB : OUT std_logic_vector(13 DOWNTO 6);
	HDV_RxENA : OUT std_logic;
	HDV_TxENA : OUT std_logic;
	HDV_IN : OUT std_logic;
	FLASH_AD_STBY : OUT std_logic;
	ATWDTrigger_0 : OUT std_logic;
	OutputEnable_0 : OUT std_logic;
	CounterClock_0 : OUT std_logic;
	ShiftClock_0 : OUT std_logic;
	RampSet_0 : OUT std_logic;
	ChannelSelect_0 : OUT std_logic_vector(1 DOWNTO 0);
	ReadWrite_0 : OUT std_logic;
	AnalogReset_0 : OUT std_logic;
	DigitalReset_0 : OUT std_logic;
	DigitalSet_0 : OUT std_logic;
	ATWD0VDD_SUP : OUT std_logic;
	ATWDTrigger_1 : OUT std_logic;
	OutputEnable_1 : OUT std_logic;
	CounterClock_1 : OUT std_logic;
	ShiftClock_1 : OUT std_logic;
	RampSet_1 : OUT std_logic;
	ChannelSelect_1 : OUT std_logic_vector(1 DOWNTO 0);
	ReadWrite_1 : OUT std_logic;
	AnalogReset_1 : OUT std_logic;
	DigitalReset_1 : OUT std_logic;
	DigitalSet_1 : OUT std_logic;
	ATWD1VDD_SUP : OUT std_logic;
	MultiSPE_nl : OUT std_logic;
	OneSPE_nl : OUT std_logic;
	FE_TEST_PULSE : OUT std_logic;
	FE_PULSER_P : OUT std_logic_vector(3 DOWNTO 0);
	FE_PULSER_N : OUT std_logic_vector(3 DOWNTO 0);
	R2BUS : OUT std_logic_vector(6 DOWNTO 0);
	SingleLED_TRIGGER : OUT std_logic;
	COINCIDENCE_OUT_DOWN : OUT std_logic;
	COINC_DOWN_ALATCH : OUT std_logic;
	COINC_DOWN_BLATCH : OUT std_logic;
	COINCIDENCE_OUT_UP : OUT std_logic;
	COINC_UP_ALATCH : OUT std_logic;
	COINC_UP_BLATCH : OUT std_logic;
	FL_Trigger : OUT std_logic;
	FL_Trigger_bar : OUT std_logic;
	FL_PRE_TRIG : OUT std_logic;
	FL_TMS : OUT std_logic;
	FL_TCK : OUT std_logic;
	FL_TDI : OUT std_logic;
	PDL_FPGA_D : OUT std_logic_vector(7 DOWNTO 0);
	PGM : OUT std_logic_vector(15 DOWNTO 0);
	UARTDTRN : OUT std_logic;
	UARTRTSN : OUT std_logic;
	UARTTXD : OUT std_logic;
	EBIBE : OUT std_logic_vector(1 DOWNTO 0);
	EBICSN : OUT std_logic_vector(3 DOWNTO 0);
	EBIADDR : OUT std_logic_vector(24 DOWNTO 0);
	EBICLK : OUT std_logic;
	EBIOEN : OUT std_logic;
	EBIWEN : OUT std_logic;
	SDRAMADDR : OUT std_logic_vector(14 DOWNTO 0);
	SDRAMCSN : OUT std_logic_vector(1 DOWNTO 0);
	SDRAMDQM : OUT std_logic_vector(3 DOWNTO 0);
	SDRAMRASN : OUT std_logic;
	SDRAMCASN : OUT std_logic;
	SDRAMWEN : OUT std_logic;
	SDRAMCLKE : OUT std_logic;
	SDRAMCLKN : OUT std_logic;
	SDRAMCLK : OUT std_logic
	);
END simpletest;

ARCHITECTURE structure OF simpletest IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL devoe : std_logic := '0';
SIGNAL ww_CLK1p : std_logic;
SIGNAL ww_CLK2p : std_logic;
SIGNAL ww_CLK3p : std_logic;
SIGNAL ww_COM_AD_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_COM_AD_OTR : std_logic;
SIGNAL ww_HDV_Rx : std_logic;
SIGNAL ww_A_nB : std_logic;
SIGNAL ww_COINC_DOWN_A : std_logic;
SIGNAL ww_COINC_DOWN_ABAR : std_logic;
SIGNAL ww_COINC_DOWN_B : std_logic;
SIGNAL ww_COINC_DOWN_BBAR : std_logic;
SIGNAL ww_COINC_UP_A : std_logic;
SIGNAL ww_COINC_UP_ABAR : std_logic;
SIGNAL ww_COINC_UP_B : std_logic;
SIGNAL ww_COINC_UP_BBAR : std_logic;
SIGNAL ww_FL_ATTN : std_logic;
SIGNAL ww_FL_TDO : std_logic;
SIGNAL ww_CLK4p : std_logic;
SIGNAL ww_OneSPE : std_logic;
SIGNAL ww_FLASH_AD_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_FLASH_NCO : std_logic;
SIGNAL ww_MultiSPE : std_logic;
SIGNAL ww_ATWD1_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ATWD0_D : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_TriggerComplete_0 : std_logic;
SIGNAL ww_TriggerComplete_1 : std_logic;
SIGNAL ww_UARTRXD : std_logic;
SIGNAL ww_INTEXTPIN : std_logic;
SIGNAL ww_UARTDSRN : std_logic;
SIGNAL ww_UARTCTSN : std_logic;
SIGNAL ww_EBIACK : std_logic;
SIGNAL ww_CLK_REF : std_logic;
SIGNAL ww_nPOR : std_logic;
SIGNAL ww_CLKLK_OUT2p : std_logic;
SIGNAL ww_COM_TX_SLEEP : std_logic;
SIGNAL ww_COM_DB : std_logic_vector(13 DOWNTO 6);
SIGNAL ww_HDV_RxENA : std_logic;
SIGNAL ww_HDV_TxENA : std_logic;
SIGNAL ww_HDV_IN : std_logic;
SIGNAL ww_FLASH_AD_STBY : std_logic;
SIGNAL ww_ATWDTrigger_0 : std_logic;
SIGNAL ww_OutputEnable_0 : std_logic;
SIGNAL ww_CounterClock_0 : std_logic;
SIGNAL ww_ShiftClock_0 : std_logic;
SIGNAL ww_RampSet_0 : std_logic;
SIGNAL ww_ChannelSelect_0 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ReadWrite_0 : std_logic;
SIGNAL ww_AnalogReset_0 : std_logic;
SIGNAL ww_DigitalReset_0 : std_logic;
SIGNAL ww_DigitalSet_0 : std_logic;
SIGNAL ww_ATWD0VDD_SUP : std_logic;
SIGNAL ww_ATWDTrigger_1 : std_logic;
SIGNAL ww_OutputEnable_1 : std_logic;
SIGNAL ww_CounterClock_1 : std_logic;
SIGNAL ww_ShiftClock_1 : std_logic;
SIGNAL ww_RampSet_1 : std_logic;
SIGNAL ww_ChannelSelect_1 : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_ReadWrite_1 : std_logic;
SIGNAL ww_AnalogReset_1 : std_logic;
SIGNAL ww_DigitalReset_1 : std_logic;
SIGNAL ww_DigitalSet_1 : std_logic;
SIGNAL ww_ATWD1VDD_SUP : std_logic;
SIGNAL ww_MultiSPE_nl : std_logic;
SIGNAL ww_OneSPE_nl : std_logic;
SIGNAL ww_FE_TEST_PULSE : std_logic;
SIGNAL ww_FE_PULSER_P : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_FE_PULSER_N : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_R2BUS : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_SingleLED_TRIGGER : std_logic;
SIGNAL ww_COINCIDENCE_OUT_DOWN : std_logic;
SIGNAL ww_COINC_DOWN_ALATCH : std_logic;
SIGNAL ww_COINC_DOWN_BLATCH : std_logic;
SIGNAL ww_COINCIDENCE_OUT_UP : std_logic;
SIGNAL ww_COINC_UP_ALATCH : std_logic;
SIGNAL ww_COINC_UP_BLATCH : std_logic;
SIGNAL ww_FL_Trigger : std_logic;
SIGNAL ww_FL_Trigger_bar : std_logic;
SIGNAL ww_FL_PRE_TRIG : std_logic;
SIGNAL ww_FL_TMS : std_logic;
SIGNAL ww_FL_TCK : std_logic;
SIGNAL ww_FL_TDI : std_logic;
SIGNAL ww_PDL_FPGA_D : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_PGM : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_UARTDTRN : std_logic;
SIGNAL ww_UARTRTSN : std_logic;
SIGNAL ww_UARTTXD : std_logic;
SIGNAL ww_EBIBE : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_EBICSN : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_EBIADDR : std_logic_vector(24 DOWNTO 0);
SIGNAL ww_EBICLK : std_logic;
SIGNAL ww_EBIOEN : std_logic;
SIGNAL ww_EBIWEN : std_logic;
SIGNAL ww_SDRAMADDR : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_SDRAMCSN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SDRAMDQM : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SDRAMRASN : std_logic;
SIGNAL ww_SDRAMCASN : std_logic;
SIGNAL ww_SDRAMWEN : std_logic;
SIGNAL ww_SDRAMCLKE : std_logic;
SIGNAL ww_SDRAMCLKN : std_logic;
SIGNAL ww_SDRAMCLK : std_logic;
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_raddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_waddress : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_aaddress : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_adatain : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp2_adpram_adataout : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_aaddress : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_adatain : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_adp0_adpram_adataout : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehaddr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehtrans : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehsize : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehburst : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_slavehwdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhresp : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhrdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqsin : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqin : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebidqin : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_intpld : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_debugextin : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_gpi : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhaddr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhtrans : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhsize : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhburst : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_masterhwdata : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramcsn : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqm : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramaddr : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqout : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebibe : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebidqout : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebiaddr : std_logic_vector(24 DOWNTO 0);
SIGNAL ww_stripe_inst_alpm_instance_acore_acore_ebicsn : std_logic_vector(3 DOWNTO 0);
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001000000111111";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "100000000000000000";
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel : std_logic_vector(17 DOWNTO 0) := "010001010001010101";
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_athe_cout_aCOMBOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_athe_cout_aCOMBOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_athe_cout_aCOMBOUT : std_logic;
SIGNAL inst_pll4x_aaltclklock_component_apll_a1 : std_logic;
SIGNAL inst_pll4x_aaltclklock_component_a_locked : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_a_locked : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a_a53_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a_a54_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a_a55_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a_a53_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a_a46_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a_a46_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a_a56_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a_a54_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a_a46_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a_a46_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a_a47_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a_a47_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a_a55_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a_a47_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a_a47_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a_a48_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a_a48_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a_a56_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a_a48_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a_a48_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a_a49_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a_a49_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a_a49_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a_a49_1 : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aNRESETOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHLOCK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBUSREQ : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEBUSERRINT : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aINTUART : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aINTTIMER0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aINTTIMER1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aintcommtx : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aintcommrx : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGACK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGRNG0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGRNG1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aLOCKGRANTDP0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aLOCKGRANTDP1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACECLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACESYNC : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aPERRESET : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRESP_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRESP_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHRDATA_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aDEBUGEXTOUT_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPIPESTAT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPIPESTAT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPIPESTAT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aTRACEPKT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aGPO_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aGPO4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aGPO5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aGPO6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aGPO7 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a865_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a13_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_ap_a1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_ap_a1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_a_a00012_a0_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a39_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a53_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a83_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a129_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a39_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a53_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a83_1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a129_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a39_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a53_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a83_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a129_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a39_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a53_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a83_1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a129_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a157_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a171_1 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a201_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_a_a00012_a0_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a44_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a58_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a88_1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a134_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a44_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a58_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a88_1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a134_1 : std_logic;
SIGNAL inst_coinc_ai_a1150_1 : std_logic;
SIGNAL inst_coinc_ai_a1164_1 : std_logic;
SIGNAL inst_coinc_ai_a1194_1 : std_logic;
SIGNAL inst_coinc_ai_a1240_1 : std_logic;
SIGNAL inst_coinc_ai_a1336_1 : std_logic;
SIGNAL inst_coinc_ai_a1350_1 : std_logic;
SIGNAL inst_coinc_ai_a1380_1 : std_logic;
SIGNAL inst_coinc_ai_a1426_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_ap_a1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_ap_a1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_a_a00012_a0_1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_a_a00012_a0_1 : std_logic;
SIGNAL CLK1p_apadio : std_logic;
SIGNAL CLK2p_apadio : std_logic;
SIGNAL CLK3p_apadio : std_logic;
SIGNAL COM_AD_D_a1_a_apadio : std_logic;
SIGNAL COM_AD_D_a0_a_apadio : std_logic;
SIGNAL COM_AD_OTR_apadio : std_logic;
SIGNAL HDV_Rx_apadio : std_logic;
SIGNAL A_nB_apadio : std_logic;
SIGNAL COINC_DOWN_A_apadio : std_logic;
SIGNAL COINC_DOWN_ABAR_apadio : std_logic;
SIGNAL COINC_DOWN_B_apadio : std_logic;
SIGNAL COINC_DOWN_BBAR_apadio : std_logic;
SIGNAL COINC_UP_A_apadio : std_logic;
SIGNAL COINC_UP_ABAR_apadio : std_logic;
SIGNAL COINC_UP_B_apadio : std_logic;
SIGNAL COINC_UP_BBAR_apadio : std_logic;
SIGNAL FL_ATTN_apadio : std_logic;
SIGNAL FL_TDO_apadio : std_logic;
SIGNAL CLK4p_apadio : std_logic;
SIGNAL OneSPE_apadio : std_logic;
SIGNAL FLASH_AD_D_a0_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a1_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a2_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a3_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a4_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a5_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a6_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a7_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a8_a_apadio : std_logic;
SIGNAL FLASH_AD_D_a9_a_apadio : std_logic;
SIGNAL FLASH_NCO_apadio : std_logic;
SIGNAL MultiSPE_apadio : std_logic;
SIGNAL ATWD1_D_a0_a_apadio : std_logic;
SIGNAL ATWD1_D_a3_a_apadio : std_logic;
SIGNAL ATWD1_D_a2_a_apadio : std_logic;
SIGNAL ATWD1_D_a1_a_apadio : std_logic;
SIGNAL ATWD1_D_a5_a_apadio : std_logic;
SIGNAL ATWD1_D_a4_a_apadio : std_logic;
SIGNAL ATWD1_D_a8_a_apadio : std_logic;
SIGNAL ATWD1_D_a9_a_apadio : std_logic;
SIGNAL ATWD1_D_a7_a_apadio : std_logic;
SIGNAL ATWD1_D_a6_a_apadio : std_logic;
SIGNAL ATWD0_D_a0_a_apadio : std_logic;
SIGNAL ATWD0_D_a3_a_apadio : std_logic;
SIGNAL ATWD0_D_a2_a_apadio : std_logic;
SIGNAL ATWD0_D_a1_a_apadio : std_logic;
SIGNAL ATWD0_D_a5_a_apadio : std_logic;
SIGNAL ATWD0_D_a4_a_apadio : std_logic;
SIGNAL ATWD0_D_a8_a_apadio : std_logic;
SIGNAL ATWD0_D_a9_a_apadio : std_logic;
SIGNAL ATWD0_D_a7_a_apadio : std_logic;
SIGNAL ATWD0_D_a6_a_apadio : std_logic;
SIGNAL TriggerComplete_0_apadio : std_logic;
SIGNAL TriggerComplete_1_apadio : std_logic;
SIGNAL COM_AD_D_a4_a_apadio : std_logic;
SIGNAL COM_AD_D_a5_a_apadio : std_logic;
SIGNAL COM_AD_D_a6_a_apadio : std_logic;
SIGNAL COM_AD_D_a7_a_apadio : std_logic;
SIGNAL COM_AD_D_a3_a_apadio : std_logic;
SIGNAL COM_AD_D_a8_a_apadio : std_logic;
SIGNAL COM_AD_D_a9_a_apadio : std_logic;
SIGNAL COM_AD_D_a2_a_apadio : std_logic;
SIGNAL CLKLK_OUT2p_apadio : std_logic;
SIGNAL COM_TX_SLEEP_apadio : std_logic;
SIGNAL COM_DB_a13_a_apadio : std_logic;
SIGNAL COM_DB_a12_a_apadio : std_logic;
SIGNAL COM_DB_a11_a_apadio : std_logic;
SIGNAL COM_DB_a10_a_apadio : std_logic;
SIGNAL COM_DB_a9_a_apadio : std_logic;
SIGNAL COM_DB_a8_a_apadio : std_logic;
SIGNAL COM_DB_a7_a_apadio : std_logic;
SIGNAL COM_DB_a6_a_apadio : std_logic;
SIGNAL HDV_RxENA_apadio : std_logic;
SIGNAL HDV_TxENA_apadio : std_logic;
SIGNAL HDV_IN_apadio : std_logic;
SIGNAL FLASH_AD_STBY_apadio : std_logic;
SIGNAL ATWDTrigger_0_apadio : std_logic;
SIGNAL OutputEnable_0_apadio : std_logic;
SIGNAL CounterClock_0_apadio : std_logic;
SIGNAL ShiftClock_0_apadio : std_logic;
SIGNAL RampSet_0_apadio : std_logic;
SIGNAL ChannelSelect_0_a1_a_apadio : std_logic;
SIGNAL ChannelSelect_0_a0_a_apadio : std_logic;
SIGNAL ReadWrite_0_apadio : std_logic;
SIGNAL AnalogReset_0_apadio : std_logic;
SIGNAL DigitalReset_0_apadio : std_logic;
SIGNAL DigitalSet_0_apadio : std_logic;
SIGNAL ATWD0VDD_SUP_apadio : std_logic;
SIGNAL ATWDTrigger_1_apadio : std_logic;
SIGNAL OutputEnable_1_apadio : std_logic;
SIGNAL CounterClock_1_apadio : std_logic;
SIGNAL ShiftClock_1_apadio : std_logic;
SIGNAL RampSet_1_apadio : std_logic;
SIGNAL ChannelSelect_1_a1_a_apadio : std_logic;
SIGNAL ChannelSelect_1_a0_a_apadio : std_logic;
SIGNAL ReadWrite_1_apadio : std_logic;
SIGNAL AnalogReset_1_apadio : std_logic;
SIGNAL DigitalReset_1_apadio : std_logic;
SIGNAL DigitalSet_1_apadio : std_logic;
SIGNAL ATWD1VDD_SUP_apadio : std_logic;
SIGNAL MultiSPE_nl_apadio : std_logic;
SIGNAL OneSPE_nl_apadio : std_logic;
SIGNAL FE_TEST_PULSE_apadio : std_logic;
SIGNAL FE_PULSER_P_a3_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a2_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a1_a_apadio : std_logic;
SIGNAL FE_PULSER_P_a0_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a3_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a2_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a1_a_apadio : std_logic;
SIGNAL FE_PULSER_N_a0_a_apadio : std_logic;
SIGNAL R2BUS_a6_a_apadio : std_logic;
SIGNAL R2BUS_a5_a_apadio : std_logic;
SIGNAL R2BUS_a4_a_apadio : std_logic;
SIGNAL R2BUS_a3_a_apadio : std_logic;
SIGNAL R2BUS_a2_a_apadio : std_logic;
SIGNAL R2BUS_a1_a_apadio : std_logic;
SIGNAL R2BUS_a0_a_apadio : std_logic;
SIGNAL SingleLED_TRIGGER_apadio : std_logic;
SIGNAL COINCIDENCE_OUT_DOWN_apadio : std_logic;
SIGNAL COINC_DOWN_ALATCH_apadio : std_logic;
SIGNAL COINC_DOWN_BLATCH_apadio : std_logic;
SIGNAL COINCIDENCE_OUT_UP_apadio : std_logic;
SIGNAL COINC_UP_ALATCH_apadio : std_logic;
SIGNAL COINC_UP_BLATCH_apadio : std_logic;
SIGNAL FL_Trigger_apadio : std_logic;
SIGNAL FL_Trigger_bar_apadio : std_logic;
SIGNAL FL_PRE_TRIG_apadio : std_logic;
SIGNAL FL_TMS_apadio : std_logic;
SIGNAL FL_TCK_apadio : std_logic;
SIGNAL FL_TDI_apadio : std_logic;
SIGNAL PDL_FPGA_D_a7_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a6_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a5_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a4_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a3_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a2_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a1_a_apadio : std_logic;
SIGNAL PDL_FPGA_D_a0_a_apadio : std_logic;
SIGNAL PGM_a15_a_apadio : std_logic;
SIGNAL PGM_a14_a_apadio : std_logic;
SIGNAL PGM_a13_a_apadio : std_logic;
SIGNAL PGM_a12_a_apadio : std_logic;
SIGNAL PGM_a11_a_apadio : std_logic;
SIGNAL PGM_a10_a_apadio : std_logic;
SIGNAL PGM_a9_a_apadio : std_logic;
SIGNAL PGM_a8_a_apadio : std_logic;
SIGNAL PGM_a7_a_apadio : std_logic;
SIGNAL PGM_a6_a_apadio : std_logic;
SIGNAL PGM_a5_a_apadio : std_logic;
SIGNAL PGM_a4_a_apadio : std_logic;
SIGNAL PGM_a3_a_apadio : std_logic;
SIGNAL PGM_a2_a_apadio : std_logic;
SIGNAL PGM_a1_a_apadio : std_logic;
SIGNAL PGM_a0_a_apadio : std_logic;
SIGNAL UARTRXD_apadio : std_logic;
SIGNAL INTEXTPIN_apadio : std_logic;
SIGNAL UARTDSRN_apadio : std_logic;
SIGNAL UARTCTSN_apadio : std_logic;
SIGNAL EBIACK_apadio : std_logic;
SIGNAL SDRAMDQS_a0_a_apadio : std_logic;
SIGNAL SDRAMDQS_a1_a_apadio : std_logic;
SIGNAL SDRAMDQS_a2_a_apadio : std_logic;
SIGNAL SDRAMDQS_a3_a_apadio : std_logic;
SIGNAL SDRAMDQ_a0_a_apadio : std_logic;
SIGNAL SDRAMDQ_a1_a_apadio : std_logic;
SIGNAL SDRAMDQ_a2_a_apadio : std_logic;
SIGNAL SDRAMDQ_a3_a_apadio : std_logic;
SIGNAL SDRAMDQ_a4_a_apadio : std_logic;
SIGNAL SDRAMDQ_a5_a_apadio : std_logic;
SIGNAL SDRAMDQ_a6_a_apadio : std_logic;
SIGNAL SDRAMDQ_a7_a_apadio : std_logic;
SIGNAL SDRAMDQ_a8_a_apadio : std_logic;
SIGNAL SDRAMDQ_a9_a_apadio : std_logic;
SIGNAL SDRAMDQ_a10_a_apadio : std_logic;
SIGNAL SDRAMDQ_a11_a_apadio : std_logic;
SIGNAL SDRAMDQ_a12_a_apadio : std_logic;
SIGNAL SDRAMDQ_a13_a_apadio : std_logic;
SIGNAL SDRAMDQ_a14_a_apadio : std_logic;
SIGNAL SDRAMDQ_a15_a_apadio : std_logic;
SIGNAL SDRAMDQ_a16_a_apadio : std_logic;
SIGNAL SDRAMDQ_a17_a_apadio : std_logic;
SIGNAL SDRAMDQ_a18_a_apadio : std_logic;
SIGNAL SDRAMDQ_a19_a_apadio : std_logic;
SIGNAL SDRAMDQ_a20_a_apadio : std_logic;
SIGNAL SDRAMDQ_a21_a_apadio : std_logic;
SIGNAL SDRAMDQ_a22_a_apadio : std_logic;
SIGNAL SDRAMDQ_a23_a_apadio : std_logic;
SIGNAL SDRAMDQ_a24_a_apadio : std_logic;
SIGNAL SDRAMDQ_a25_a_apadio : std_logic;
SIGNAL SDRAMDQ_a26_a_apadio : std_logic;
SIGNAL SDRAMDQ_a27_a_apadio : std_logic;
SIGNAL SDRAMDQ_a28_a_apadio : std_logic;
SIGNAL SDRAMDQ_a29_a_apadio : std_logic;
SIGNAL SDRAMDQ_a30_a_apadio : std_logic;
SIGNAL SDRAMDQ_a31_a_apadio : std_logic;
SIGNAL EBIDQ_a0_a_apadio : std_logic;
SIGNAL EBIDQ_a1_a_apadio : std_logic;
SIGNAL EBIDQ_a2_a_apadio : std_logic;
SIGNAL EBIDQ_a3_a_apadio : std_logic;
SIGNAL EBIDQ_a4_a_apadio : std_logic;
SIGNAL EBIDQ_a5_a_apadio : std_logic;
SIGNAL EBIDQ_a6_a_apadio : std_logic;
SIGNAL EBIDQ_a7_a_apadio : std_logic;
SIGNAL EBIDQ_a8_a_apadio : std_logic;
SIGNAL EBIDQ_a9_a_apadio : std_logic;
SIGNAL EBIDQ_a10_a_apadio : std_logic;
SIGNAL EBIDQ_a11_a_apadio : std_logic;
SIGNAL EBIDQ_a12_a_apadio : std_logic;
SIGNAL EBIDQ_a13_a_apadio : std_logic;
SIGNAL EBIDQ_a14_a_apadio : std_logic;
SIGNAL EBIDQ_a15_a_apadio : std_logic;
SIGNAL UARTRIN_apadio : std_logic;
SIGNAL UARTDCDN_apadio : std_logic;
SIGNAL UARTDTRN_apadio : std_logic;
SIGNAL UARTRTSN_apadio : std_logic;
SIGNAL UARTTXD_apadio : std_logic;
SIGNAL EBIBE_a0_a_apadio : std_logic;
SIGNAL EBIBE_a1_a_apadio : std_logic;
SIGNAL EBICSN_a0_a_apadio : std_logic;
SIGNAL EBICSN_a1_a_apadio : std_logic;
SIGNAL EBICSN_a2_a_apadio : std_logic;
SIGNAL EBICSN_a3_a_apadio : std_logic;
SIGNAL EBIADDR_a0_a_apadio : std_logic;
SIGNAL EBIADDR_a1_a_apadio : std_logic;
SIGNAL EBIADDR_a2_a_apadio : std_logic;
SIGNAL EBIADDR_a3_a_apadio : std_logic;
SIGNAL EBIADDR_a4_a_apadio : std_logic;
SIGNAL EBIADDR_a5_a_apadio : std_logic;
SIGNAL EBIADDR_a6_a_apadio : std_logic;
SIGNAL EBIADDR_a7_a_apadio : std_logic;
SIGNAL EBIADDR_a8_a_apadio : std_logic;
SIGNAL EBIADDR_a9_a_apadio : std_logic;
SIGNAL EBIADDR_a10_a_apadio : std_logic;
SIGNAL EBIADDR_a11_a_apadio : std_logic;
SIGNAL EBIADDR_a12_a_apadio : std_logic;
SIGNAL EBIADDR_a13_a_apadio : std_logic;
SIGNAL EBIADDR_a14_a_apadio : std_logic;
SIGNAL EBIADDR_a15_a_apadio : std_logic;
SIGNAL EBIADDR_a16_a_apadio : std_logic;
SIGNAL EBIADDR_a17_a_apadio : std_logic;
SIGNAL EBIADDR_a18_a_apadio : std_logic;
SIGNAL EBIADDR_a19_a_apadio : std_logic;
SIGNAL EBIADDR_a20_a_apadio : std_logic;
SIGNAL EBIADDR_a21_a_apadio : std_logic;
SIGNAL EBIADDR_a22_a_apadio : std_logic;
SIGNAL EBIADDR_a23_a_apadio : std_logic;
SIGNAL EBIADDR_a24_a_apadio : std_logic;
SIGNAL EBICLK_apadio : std_logic;
SIGNAL EBIOEN_apadio : std_logic;
SIGNAL EBIWEN_apadio : std_logic;
SIGNAL SDRAMADDR_a0_a_apadio : std_logic;
SIGNAL SDRAMADDR_a1_a_apadio : std_logic;
SIGNAL SDRAMADDR_a2_a_apadio : std_logic;
SIGNAL SDRAMADDR_a3_a_apadio : std_logic;
SIGNAL SDRAMADDR_a4_a_apadio : std_logic;
SIGNAL SDRAMADDR_a5_a_apadio : std_logic;
SIGNAL SDRAMADDR_a6_a_apadio : std_logic;
SIGNAL SDRAMADDR_a7_a_apadio : std_logic;
SIGNAL SDRAMADDR_a8_a_apadio : std_logic;
SIGNAL SDRAMADDR_a9_a_apadio : std_logic;
SIGNAL SDRAMADDR_a10_a_apadio : std_logic;
SIGNAL SDRAMADDR_a11_a_apadio : std_logic;
SIGNAL SDRAMADDR_a12_a_apadio : std_logic;
SIGNAL SDRAMADDR_a13_a_apadio : std_logic;
SIGNAL SDRAMADDR_a14_a_apadio : std_logic;
SIGNAL SDRAMCSN_a0_a_apadio : std_logic;
SIGNAL SDRAMCSN_a1_a_apadio : std_logic;
SIGNAL SDRAMDQM_a0_a_apadio : std_logic;
SIGNAL SDRAMDQM_a1_a_apadio : std_logic;
SIGNAL SDRAMDQM_a2_a_apadio : std_logic;
SIGNAL SDRAMDQM_a3_a_apadio : std_logic;
SIGNAL SDRAMRASN_apadio : std_logic;
SIGNAL SDRAMCASN_apadio : std_logic;
SIGNAL SDRAMWEN_apadio : std_logic;
SIGNAL SDRAMCLKE_apadio : std_logic;
SIGNAL SDRAMCLKN_apadio : std_logic;
SIGNAL SDRAMCLK_apadio : std_logic;
SIGNAL nRESET_apadio : std_logic;
SIGNAL CLK_REF_apadio : std_logic;
SIGNAL nPOR_apadio : std_logic;
SIGNAL stripe_inst_alpm_instance_adp2_aportadataout_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_adp0_aportadataout_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aNRESETO : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWRITE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aSLAVEHREADYO : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMWEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCASN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMRASN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIWEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIOEN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICLK : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTRION : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDCDON : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTTXD : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTRTSN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aUARTDTRN : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIBE0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIBE1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBICSN3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR0 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR1 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR2 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR3 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR4 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR5 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR6 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR7 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR8 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR9 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR10 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR11 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR12 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR13 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR14 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR15 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR16 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR17 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR18 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR19 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR20 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR21 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR22 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR23 : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_acore_aEBIADDR24 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aATWDTrigger_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aATWDTrigger_sig : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_acore_anreset_pbidir_acombout : std_logic;
SIGNAL CLK4p_acombout : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_aoutclock0 : std_logic;
SIGNAL CLK_REF_acombout : std_logic;
SIGNAL nPOR_acombout : std_logic;
SIGNAL a_aVCC : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a662 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a142 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a664 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a661 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a717 : std_logic;
SIGNAL inst_ROC_aRST_state_a4 : std_logic;
SIGNAL inst_ROC_aRST_state_a5 : std_logic;
SIGNAL inst_ROC_aRST_state_a6 : std_logic;
SIGNAL inst_ROC_aRST_areg0 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a12 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a667 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a234 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a719 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a716 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a10 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a239 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a715 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a11 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a666 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a169 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a8 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a238 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a9 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a665 : std_logic;
SIGNAL ahb_slave_inst_aSelect_616_a328 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a233 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_404 : std_logic;
SIGNAL ahb_slave_inst_aSelect_616_a13 : std_logic;
SIGNAL ahb_slave_inst_ai_a564 : std_logic;
SIGNAL ahb_slave_inst_aSelect_616_a39 : std_logic;
SIGNAL ahb_slave_inst_amasterhready_areg0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hgrant : std_logic;
SIGNAL EBIACK_acombout : std_logic;
SIGNAL UARTCTSN_acombout : std_logic;
SIGNAL UARTDSRN_acombout : std_logic;
SIGNAL UARTRXD_acombout : std_logic;
SIGNAL INTEXTPIN_acombout : std_logic;
SIGNAL stripe_inst_alpm_instance_adp_feedback_sum_a0 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a171 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a282 : std_logic;
SIGNAL inst_master_data_source_aadd_15_a0 : std_logic;
SIGNAL inst_master_data_source_aadd_15_rtl_1_a256 : std_logic;
SIGNAL inst_master_data_source_adata_a0_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a0COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a1 : std_logic;
SIGNAL inst_master_data_source_aadd_15_rtl_1_a263 : std_logic;
SIGNAL inst_master_data_source_adata_a1_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a1COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a2 : std_logic;
SIGNAL inst_master_data_source_adata_a2_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a2COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a3 : std_logic;
SIGNAL inst_master_data_source_adata_a3_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a3COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a4 : std_logic;
SIGNAL inst_master_data_source_adata_a4_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a4COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a5 : std_logic;
SIGNAL inst_master_data_source_adata_a5_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a5COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a6 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a284 : std_logic;
SIGNAL inst_master_data_source_aadd_15_rtl_1_a1566 : std_logic;
SIGNAL inst_master_data_source_adata_a6_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a6COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a7 : std_logic;
SIGNAL inst_master_data_source_adata_a7_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a7COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a8 : std_logic;
SIGNAL inst_master_data_source_adata_a8_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a8COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a9 : std_logic;
SIGNAL inst_master_data_source_adata_a9_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a9COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a10 : std_logic;
SIGNAL inst_master_data_source_adata_a10_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a10COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a11COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a12 : std_logic;
SIGNAL inst_master_data_source_adata_a12_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a12COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a13 : std_logic;
SIGNAL inst_master_data_source_adata_a13_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a13COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a14 : std_logic;
SIGNAL inst_master_data_source_adata_a14_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a14COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a15 : std_logic;
SIGNAL inst_master_data_source_adata_a15_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a15COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a16 : std_logic;
SIGNAL inst_master_data_source_adata_a16_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a16COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a17 : std_logic;
SIGNAL inst_master_data_source_adata_a17_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a17COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a18 : std_logic;
SIGNAL inst_master_data_source_adata_a18_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a18COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a19 : std_logic;
SIGNAL inst_master_data_source_adata_a19_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a19COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a20 : std_logic;
SIGNAL inst_master_data_source_adata_a20_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a20COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a21 : std_logic;
SIGNAL inst_master_data_source_adata_a21_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a21COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a22 : std_logic;
SIGNAL inst_master_data_source_adata_a22_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a22COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a23 : std_logic;
SIGNAL inst_master_data_source_adata_a23_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a23COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a24 : std_logic;
SIGNAL inst_master_data_source_adata_a24_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a24COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a25 : std_logic;
SIGNAL inst_master_data_source_adata_a25_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a25COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a26 : std_logic;
SIGNAL inst_master_data_source_adata_a26_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a26COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a27 : std_logic;
SIGNAL inst_master_data_source_adata_a27_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a27COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a28 : std_logic;
SIGNAL inst_master_data_source_adata_a28_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a28COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a29 : std_logic;
SIGNAL inst_master_data_source_adata_a29_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a29COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a30 : std_logic;
SIGNAL inst_master_data_source_adata_a30_a : std_logic;
SIGNAL inst_master_data_source_aadd_15_a30COUT : std_logic;
SIGNAL inst_master_data_source_aadd_15_a31 : std_logic;
SIGNAL inst_master_data_source_adata_a31_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a157 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a281 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a127 : std_logic;
SIGNAL inst_master_data_source_aadd_15_a11 : std_logic;
SIGNAL inst_master_data_source_adata_a11_a : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a201 : std_logic;
SIGNAL inst_master_data_source_aLessThan_13_a283 : std_logic;
SIGNAL inst_master_data_source_awdata_a0_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a0_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a1_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a1_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a2_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a2_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a3_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a3_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a4_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a4_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a5_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a5_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a6_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a6_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a7_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a7_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a8_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a8_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a9_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a9_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a10_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a10_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a11_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a11_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a12_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a12_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a13_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a13_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a14_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a14_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a15_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a15_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a16_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a16_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a17_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a17_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a18_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a18_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a19_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a19_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a20_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a20_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a21_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a21_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a22_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a22_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a23_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a23_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a24_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a24_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a25_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a25_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a26_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a26_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a27_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a27_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a28_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a28_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a29_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a29_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a30_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a30_a_areg0 : std_logic;
SIGNAL inst_master_data_source_awdata_a31_a_areg0 : std_logic;
SIGNAL inst_ahb_master_aslavehwdata_a31_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a523 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a538 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a122 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a547 : std_logic;
SIGNAL ahb_slave_inst_aSelect_633_a75 : std_logic;
SIGNAL ahb_slave_inst_aSelect_620_a154 : std_logic;
SIGNAL ahb_slave_inst_aSelect_633_a76 : std_logic;
SIGNAL ahb_slave_inst_aSelect_637_a79 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a14_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a13_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_1455_a8 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a12_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a149 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a718 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a575 : std_logic;
SIGNAL ahb_slave_inst_aslave_state_a675 : std_logic;
SIGNAL ahb_slave_inst_aSelect_654_a569 : std_logic;
SIGNAL ahb_slave_inst_areg_write_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a2_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a3_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a4_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a5_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a6_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a7_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1649 : std_logic;
SIGNAL slaveregister_inst_ai_a6812 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a18_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a19_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a34161 : std_logic;
SIGNAL slaveregister_inst_ai_a6974 : std_logic;
SIGNAL slaveregister_inst_areduce_nor_3 : std_logic;
SIGNAL slaveregister_inst_ai_a784 : std_logic;
SIGNAL slaveregister_inst_aMux_1298_rtl_1_rtl_1_a0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_620_a30 : std_logic;
SIGNAL ahb_slave_inst_areduce_nor_311_rtl_0_a235 : std_logic;
SIGNAL ahb_slave_inst_aSelect_620_a29 : std_logic;
SIGNAL ahb_slave_inst_areg_enable_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a34311 : std_logic;
SIGNAL slaveregister_inst_ai_a34309 : std_logic;
SIGNAL FLASH_AD_D_a0_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a0_a_a2 : std_logic;
SIGNAL inst_pll2x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a3_a_a192 : std_logic;
SIGNAL slaveregister_inst_areduce_nor_70_a48 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_a64 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_a60 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a201 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a16_a : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a17_a : std_logic;
SIGNAL inst_flash_ADC_ai_a3 : std_logic;
SIGNAL OneSPE_acombout : std_logic;
SIGNAL inst_flash_ADC_adisc : std_logic;
SIGNAL inst_flash_ADC_awraddress_a0_a_a1 : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a0 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a0_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a0COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a1 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a1_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a1COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a2 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a2_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a2COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a3 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a3_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a3COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a4 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a4_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a4COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a5 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a5_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a5COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a6 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a6_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a6COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a7 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a7_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a7COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a8 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a8_a : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a8COUT : std_logic;
SIGNAL inst_flash_ADC_aadd_13_a9 : std_logic;
SIGNAL inst_flash_ADC_ai_a5 : std_logic;
SIGNAL inst_flash_ADC_aMEM_write_addr_a9_a : std_logic;
SIGNAL inst_flash_ADC_awren : std_logic;
SIGNAL slaveregister_inst_ai_a34236 : std_logic;
SIGNAL slaveregister_inst_ai_a34248 : std_logic;
SIGNAL rtl_a2 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a0_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a1_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a2_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a3_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a4_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a5_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a6_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a7_a : std_logic;
SIGNAL ahb_slave_inst_areg_address_a9_a_areg0 : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL ahb_slave_inst_areg_address_a10_a_areg0 : std_logic;
SIGNAL inst_flash_ADC_awraddress_a8_a : std_logic;
SIGNAL inst_flash_ADC_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1652 : std_logic;
SIGNAL rtl_a12703 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL rtl_a3458 : std_logic;
SIGNAL MultiSPE_acombout : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE_latch : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE0 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE1 : std_logic;
SIGNAL inst_hit_counter_ff_aMultiSPE2 : std_logic;
SIGNAL inst_hit_counter_ff_ai_a1 : std_logic;
SIGNAL a_aGND : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a1COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a2 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a2COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a3 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a3COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a4 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a4COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a5 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a5COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a6 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a6COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a7 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a7COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a8 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a8COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a9 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a9COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a10 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a10COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a11 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a11COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a12 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a12COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a13 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a13COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a14 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a14COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a15 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a15COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a16 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a57 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a35 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a30 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a44 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a198 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a16COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a17 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a17COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a18 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a18COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a19 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a19COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a20 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a20COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a21 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a21COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a22 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a22COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a23 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a23COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a24 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a95 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a24COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a25 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a25COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a26 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a26COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a27 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a27COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a28 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a28COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a29 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a29COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a30 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a30COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a31 : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a31COUT : std_logic;
SIGNAL inst_hit_counter_ff_aadd_6_a32 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a149 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a74 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a120 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3_a203 : std_logic;
SIGNAL inst_hit_counter_ff_areduce_nor_3 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a0_a_a0 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1598 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE_latch : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE0 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE1 : std_logic;
SIGNAL inst_hit_counter_ff_aOneSPE2 : std_logic;
SIGNAL inst_hit_counter_ff_ai_a19 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1601 : std_logic;
SIGNAL slaveregister_inst_aMux_966_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a171 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1595 : std_logic;
SIGNAL slaveregister_inst_aMux_966_rtl_1_rtl_2_a1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL COM_AD_D_a9_a_acombout : std_logic;
SIGNAL COM_AD_D_a8_a_acombout : std_logic;
SIGNAL COM_AD_D_a7_a_acombout : std_logic;
SIGNAL COM_AD_D_a6_a_acombout : std_logic;
SIGNAL COM_AD_D_a5_a_acombout : std_logic;
SIGNAL COM_AD_D_a4_a_acombout : std_logic;
SIGNAL COM_AD_D_a3_a_acombout : std_logic;
SIGNAL COM_AD_D_a2_a_acombout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a2_a_acomparator_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_ainst3 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a3_a_acomparator_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_ainst2 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_ainst4 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a1_a_acomparator_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_ainst : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a3_a_a189 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a3_a_a4 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a14_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a90 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a15_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a26 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a13_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a11_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a14 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a10_a : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a97 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a106 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a12_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a105 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a117 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a91 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a27 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a98 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a15 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a107 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a106 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a118 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a4_a : std_logic;
SIGNAL RST_kalle : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a47 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7COUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a90 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a26 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a105 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a14 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a97 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a106 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a117 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a97 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a106 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a105 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a117 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a90 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a48 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_act_aclr_a11 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a32 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a28 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a21 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst2 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a52 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a353 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a13 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a18 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a917 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a34 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a35 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a63 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_a90 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_a91 : std_logic;
SIGNAL slaveregister_inst_arx_fifo_rd_areg0 : std_logic;
SIGNAL A_nB_acombout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a48 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst5 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_ap_carry_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00001 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst24_a23 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a59 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a47 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1297 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a2_a : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a1 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a30 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a21 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a45 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1704 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a14 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd1_a67 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst35 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1666 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1369 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a19 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a249 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a25 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a28 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_MRWB_a16 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a27 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1663 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_MRNB_a49 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a26 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a247 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a24 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a22 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a23 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a248 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_a38 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_ctrl_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_a9 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a825 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a69 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_data_a31 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asend_data_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a147 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aSV0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a132 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a230 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a215 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a35 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_ap_carry_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00001 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_a89 : std_logic;
SIGNAL slaveregister_inst_atx_fifo_wr_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_ap_carry_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_alrreq : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a378 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a377 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a348 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_one : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a371 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a355 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a372 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a345 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_asm_empty_a12 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_astate_non_empty_a10 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst19_a10 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a178 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a92 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a103 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a14 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_a81 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_a5 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a7_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd2_a48 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd0_a12 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd0_a180 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd2_a46 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd0_a15 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd0_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd3_a140 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd3_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd2_a11 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd2_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1225 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd1_a55 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd1_a62 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd2_a44 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acmd_snd1_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a11 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a6_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a5_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a4_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a3_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a2_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12 : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a1_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL slaveregister_inst_acom_tx_data_a0_a_areg0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_a_a00012_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a69 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a90 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a248 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a44 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a223 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a32 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a33 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aCMD_WAIT_a14 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a19 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a19 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_arec_ctrl_a79 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a15 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_arec_ctrl_a96 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_arec_ctrl_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a50 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a16 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a60 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a18 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a71 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_ap_carry_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a366 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a367 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a350 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a340 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a373 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a372 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_alrreq : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a343 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_one : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_asm_empty_a12 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_astate_non_empty_a10 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1637 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1634 : std_logic;
SIGNAL slaveregister_inst_aMux_966_rtl_1_rtl_3_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a19 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a11 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a : std_logic;
SIGNAL old : std_logic;
SIGNAL msg_rd : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst22 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a13 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a34 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_a15 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_a13 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_a11 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_a4 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst26 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a6 : std_logic;
SIGNAL slaveregister_inst_ai_a1631 : std_logic;
SIGNAL slaveregister_inst_aMux_966_rtl_1_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_aOneSPE0 : std_logic;
SIGNAL inst_hit_counter_aOneSPE1 : std_logic;
SIGNAL inst_hit_counter_aOneSPE2 : std_logic;
SIGNAL inst_hit_counter_ai_a19 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a1 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a1COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a2 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a2COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a3 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a3COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a4 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a4COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a5 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a5COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a6 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a6COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a7 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a7COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a8 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a35 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a8COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a9 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a9COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a10 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a10COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a11 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a11COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a12 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a12COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a13 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a13COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a14 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a14COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a15 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a15COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a16 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a57 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a30 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a44 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a198 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a16COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a17 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a17COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a18 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a18COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a19 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a19COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a20 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a20COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a21 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a21COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a22 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a22COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a23 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a23COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a24 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a24COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a25 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a25COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a26 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a26COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a27 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a27COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a28 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a28COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a29 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a29COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a30 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a30COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a31 : std_logic;
SIGNAL inst_hit_counter_aadd_6_a31COUT : std_logic;
SIGNAL inst_hit_counter_aadd_6_a32 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a149 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a120 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a95 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a74 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3_a203 : std_logic;
SIGNAL inst_hit_counter_areduce_nor_3 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a0_a_a0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1613 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a24_a_a211 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a24_a_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1610 : std_logic;
SIGNAL slaveregister_inst_aMux_966_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE0 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE1 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE2 : std_logic;
SIGNAL inst_hit_counter_ai_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1607 : std_logic;
SIGNAL slaveregister_inst_aMux_966_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a0_a_a4 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1619 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a1625 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_disc_old : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_disc_sig : std_logic;
SIGNAL TriggerComplete_0_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aTriggerComplete_in_0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_213_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_222_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_222_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_achannel_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_223_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_achannel_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_246_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_216_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_246 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a53 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a238 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a83 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a239 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_76_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_asettle_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a39 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a237 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a129 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a240 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_182_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_310_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a129 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a240 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a53 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a238 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_control_aadd_103_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_adigitize_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a39 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a237 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a83 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a239 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_195_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_213_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_234 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astart_readout_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160_a32 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areduce_or_160 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a2_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a3_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a4_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a5_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a6_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a7_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a134 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a252 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a8_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a8COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a9_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a9COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a10_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a10COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a11_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a11COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a12_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a12COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a13_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a13COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a14_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a14COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a15_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a15COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a16_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a16COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a17_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a17COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a18 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a18_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a18COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a19_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a19COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a20_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a20COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a21_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a21COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a22 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a22_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a22COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a23_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a58 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a250 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a88 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a251 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a23COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a24 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a24_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a24COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a25 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a25_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a25COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a26_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a26COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a27 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a27_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a27COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a28 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a28_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a28COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a29 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a29_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a29COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a30 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a30_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a30COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_40_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_cnt_a31_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a44 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a249 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_75_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_87_a21 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_arst_divide : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_81_a253 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_astate_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_areadout_done_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a15 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a16 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_199_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a10 : std_logic;
SIGNAL atwd0_ainst_atwd_control_astate_a19 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_231_a13 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_185_a9 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_231_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_control_abusy_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1622 : std_logic;
SIGNAL slaveregister_inst_aMux_966_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_966_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_966_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_966_rtl_1_rtl_4_a1 : std_logic;
SIGNAL rtl_a1939 : std_logic;
SIGNAL slaveregister_inst_aMux_1298_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a34160 : std_logic;
SIGNAL slaveregister_inst_ai_a4988 : std_logic;
SIGNAL ATWD0_D_a0_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 : std_logic;
SIGNAL ATWD0_D_a2_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 : std_logic;
SIGNAL ATWD0_D_a1_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 : std_logic;
SIGNAL ATWD0_D_a3_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 : std_logic;
SIGNAL ATWD0_D_a5_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 : std_logic;
SIGNAL ATWD0_D_a9_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 : std_logic;
SIGNAL ATWD0_D_a6_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 : std_logic;
SIGNAL ATWD0_D_a7_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 : std_logic;
SIGNAL ATWD0_D_a8_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a6_a : std_logic;
SIGNAL ATWD0_D_a4_a_acombout : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a4_a : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a1_a : std_logic;
SIGNAL atwd0_adata_sig_a0_a_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_adata_valid_areg0 : std_logic;
SIGNAL rtl_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_177_a113 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a34163 : std_logic;
SIGNAL atwd0_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a0COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_175_a112 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a1_a : std_logic;
SIGNAL atwd0_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_173_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a1COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_177_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a2_a : std_logic;
SIGNAL atwd0_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a2COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a3 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_171_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a3_a : std_logic;
SIGNAL atwd0_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_169_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a3COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a4 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a4_a : std_logic;
SIGNAL atwd0_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a4COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a5 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_167_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a5_a : std_logic;
SIGNAL atwd0_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a5COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a6 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_165_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a6_a : std_logic;
SIGNAL atwd0_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_163_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a6COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a7 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a7_a : std_logic;
SIGNAL atwd0_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aSelect_161_a12 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a7COUT : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aadd_41_a8 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aaddr_cnt_a8_a : std_logic;
SIGNAL atwd0_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL ATWD1_D_a0_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a11 : std_logic;
SIGNAL TriggerComplete_1_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aTriggerComplete_in_0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_done_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_222_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_213_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_222_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_achannel_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_223_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_achannel_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_199_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_246_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_216_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_246 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a83 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a239 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_76_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_asettle_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a39 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a237 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a129 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a240 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a53 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a238 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_182_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_211_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_310_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a129 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a240 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a83 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a239 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_control_aadd_103_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_adigitize_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a39 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a237 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a53 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a238 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_195_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astate_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_213_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_234 : std_logic;
SIGNAL atwd1_ainst_atwd_control_astart_readout_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160_a32 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a2_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a3_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a4_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a5_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a6_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a7_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a8_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a8COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a9COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a10_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a10COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a11_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a11COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a12_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a12COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a13_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a13COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a14_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a14COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a15 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a15_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a15COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a16COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a17_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a17COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a18 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a18_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a18COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a19 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a19_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a19COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a20_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a20COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a21_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a21COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a22 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a22_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a22COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a23_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a23COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a24 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a24_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a24COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a25 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a25_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a25COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a26_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a26COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a27 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a27_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a27COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a28 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a28_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a28COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a29_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a29COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a30 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a30_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a30COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a31_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a44 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a249 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a88 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a251 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a134 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a252 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_75_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160_a29 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areduce_or_160 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_40_a16 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_areadout_cnt_a16_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a58 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a250 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_81_a253 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_87_a21 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_arst_divide : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_readout_astate_a10 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a4991 : std_logic;
SIGNAL ATWD1_D_a1_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 : std_logic;
SIGNAL ATWD1_D_a3_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 : std_logic;
SIGNAL ATWD1_D_a2_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 : std_logic;
SIGNAL ATWD1_D_a9_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 : std_logic;
SIGNAL ATWD1_D_a7_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 : std_logic;
SIGNAL ATWD1_D_a6_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 : std_logic;
SIGNAL ATWD1_D_a8_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a6_a : std_logic;
SIGNAL ATWD1_D_a5_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 : std_logic;
SIGNAL ATWD1_D_a4_a_acombout : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a4_a : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a1_a : std_logic;
SIGNAL atwd1_adata_sig_a0_a_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_adata_valid_areg0 : std_logic;
SIGNAL rtl_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_231_a13 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_185_a9 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_231_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_control_abusy_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_177_a113 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a0_a : std_logic;
SIGNAL atwd1_awraddress_sig_a0_a_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a0COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_175_a112 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a1_a : std_logic;
SIGNAL atwd1_awraddress_sig_a1_a_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_173_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_177_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a1COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a2_a : std_logic;
SIGNAL atwd1_awraddress_sig_a2_a_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a2COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a3 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_171_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a3_a : std_logic;
SIGNAL atwd1_awraddress_sig_a3_a_a11 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_169_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a3COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a4 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a4_a : std_logic;
SIGNAL atwd1_awraddress_sig_a4_a_a14 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a4COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a5 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_167_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a5_a : std_logic;
SIGNAL atwd1_awraddress_sig_a5_a_a17 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_165_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a5COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a6 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a6_a : std_logic;
SIGNAL atwd1_awraddress_sig_a6_a_a20 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a6COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a7 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_163_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a7_a : std_logic;
SIGNAL atwd1_awraddress_sig_a7_a_a23 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aSelect_161_a12 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a7COUT : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aadd_41_a8 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aaddr_cnt_a8_a : std_logic;
SIGNAL atwd1_awraddress_sig_a8_a_a26 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a7504 : std_logic;
SIGNAL slaveregister_inst_ai_a34272 : std_logic;
SIGNAL slaveregister_inst_ai_a6973 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a0_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a6981 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1724 : std_logic;
SIGNAL slaveregister_inst_ai_a6822 : std_logic;
SIGNAL slaveregister_inst_ai_a783 : std_logic;
SIGNAL slaveregister_inst_aMux_1297_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1709 : std_logic;
SIGNAL slaveregister_inst_aMux_965_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a1706 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1712 : std_logic;
SIGNAL slaveregister_inst_aMux_965_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a1700 : std_logic;
SIGNAL slaveregister_inst_aMux_965_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1694 : std_logic;
SIGNAL slaveregister_inst_aMux_965_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1682 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1688 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1685 : std_logic;
SIGNAL slaveregister_inst_aMux_965_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_965_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_965_rtl_1_rtl_4_a0 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1676 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1673 : std_logic;
SIGNAL slaveregister_inst_aMux_965_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1670 : std_logic;
SIGNAL slaveregister_inst_aMux_965_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_965_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a : std_logic;
SIGNAL rtl_a3544 : std_logic;
SIGNAL rtl_a1955 : std_logic;
SIGNAL FLASH_AD_D_a1_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a1_a_a5 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a1727 : std_logic;
SIGNAL slaveregister_inst_aMux_1297_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd0_adata_sig_a1_a_a5 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL atwd1_adata_sig_a1_a_a5 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a7762 : std_logic;
SIGNAL slaveregister_inst_ai_a34274 : std_logic;
SIGNAL slaveregister_inst_ai_a6980 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a1_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1799 : std_logic;
SIGNAL slaveregister_inst_ai_a6832 : std_logic;
SIGNAL slaveregister_inst_ai_a6988 : std_logic;
SIGNAL slaveregister_inst_ai_a782 : std_logic;
SIGNAL slaveregister_inst_ai_a1784 : std_logic;
SIGNAL slaveregister_inst_aMux_964_rtl_1_rtl_3_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1787 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_adrbt_gnt_areg : std_logic;
SIGNAL slaveregister_inst_ai_a1781 : std_logic;
SIGNAL slaveregister_inst_aMux_964_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1775 : std_logic;
SIGNAL slaveregister_inst_aMux_964_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1769 : std_logic;
SIGNAL slaveregister_inst_aMux_964_rtl_1_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1757 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1760 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1763 : std_logic;
SIGNAL slaveregister_inst_aMux_964_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_964_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_964_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1745 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1751 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1748 : std_logic;
SIGNAL slaveregister_inst_aMux_964_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_964_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_964_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a : std_logic;
SIGNAL rtl_a3630 : std_logic;
SIGNAL rtl_a1971 : std_logic;
SIGNAL slaveregister_inst_aMux_1296_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a2_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a2_a_a8 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a1802 : std_logic;
SIGNAL slaveregister_inst_aMux_1296_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a3_a : std_logic;
SIGNAL atwd0_adata_sig_a2_a_a8 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a3_a : std_logic;
SIGNAL atwd1_adata_sig_a2_a_a8 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a8020 : std_logic;
SIGNAL slaveregister_inst_ai_a34276 : std_logic;
SIGNAL slaveregister_inst_ai_a6987 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a2_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1874 : std_logic;
SIGNAL slaveregister_inst_ai_a6842 : std_logic;
SIGNAL slaveregister_inst_ai_a6995 : std_logic;
SIGNAL atwd0_adata_sig_a3_a_a11 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL atwd1_adata_sig_a3_a_a11 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a8278 : std_logic;
SIGNAL slaveregister_inst_ai_a34278 : std_logic;
SIGNAL slaveregister_inst_ai_a781 : std_logic;
SIGNAL slaveregister_inst_aMux_1295_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1838 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1835 : std_logic;
SIGNAL slaveregister_inst_aMux_963_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1832 : std_logic;
SIGNAL slaveregister_inst_aMux_963_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1844 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1850 : std_logic;
SIGNAL slaveregister_inst_aMux_963_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_963_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_963_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1823 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1826 : std_logic;
SIGNAL slaveregister_inst_aMux_963_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1820 : std_logic;
SIGNAL slaveregister_inst_aMux_963_rtl_1_rtl_1_a1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1862 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_STF_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a66 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a65 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a34 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_EOF_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV10_a64 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_MRWE_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a439 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_asreg_a20 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_DAT_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV9_a91 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV10 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_MRWB_a21 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_MRNB_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV9_a103 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV9_a108 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV9_a129 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aREC_DAT_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV9 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_IDLE_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1147 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV8_a27 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1198 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_MRWB_a22 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV11_a28 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV11 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1684 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_DRBT_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1207 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV8_a39 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSND_DRAND_a0 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aaltr_temp_a1249 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV8_a55 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_aSV8 : std_logic;
SIGNAL dcom_inst_aDC_CTRL_acom_aval_areg : std_logic;
SIGNAL slaveregister_inst_ai_a1856 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1859 : std_logic;
SIGNAL slaveregister_inst_aMux_963_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_963_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_963_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a : std_logic;
SIGNAL rtl_a3716 : std_logic;
SIGNAL rtl_a1987 : std_logic;
SIGNAL FLASH_AD_D_a3_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a3_a_a11 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a1877 : std_logic;
SIGNAL slaveregister_inst_aMux_1295_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a6994 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a3_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7002 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a1949 : std_logic;
SIGNAL slaveregister_inst_ai_a6852 : std_logic;
SIGNAL atwd1_adata_sig_a4_a_a14 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL atwd0_adata_sig_a4_a_a14 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a8536 : std_logic;
SIGNAL slaveregister_inst_ai_a34280 : std_logic;
SIGNAL slaveregister_inst_ai_a780 : std_logic;
SIGNAL slaveregister_inst_aMux_1294_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1901 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1898 : std_logic;
SIGNAL slaveregister_inst_aMux_962_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a1895 : std_logic;
SIGNAL slaveregister_inst_aMux_962_rtl_1_rtl_2_a1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a1937 : std_logic;
SIGNAL slaveregister_inst_ai_a1934 : std_logic;
SIGNAL slaveregister_inst_aMux_962_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_962_rtl_1_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1913 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a1910 : std_logic;
SIGNAL slaveregister_inst_aMux_962_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1907 : std_logic;
SIGNAL slaveregister_inst_aMux_962_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a1925 : std_logic;
SIGNAL slaveregister_inst_aMux_962_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a1919 : std_logic;
SIGNAL slaveregister_inst_aMux_962_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_962_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_962_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a : std_logic;
SIGNAL rtl_a3802 : std_logic;
SIGNAL rtl_a2003 : std_logic;
SIGNAL FLASH_AD_D_a4_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a4_a_a14 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a1952 : std_logic;
SIGNAL slaveregister_inst_aMux_1294_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7001 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a4_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2024 : std_logic;
SIGNAL slaveregister_inst_ai_a6862 : std_logic;
SIGNAL slaveregister_inst_ai_a7009 : std_logic;
SIGNAL slaveregister_inst_ai_a779 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a1994 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2000 : std_logic;
SIGNAL slaveregister_inst_aMux_961_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_961_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a1982 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1988 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1985 : std_logic;
SIGNAL slaveregister_inst_aMux_961_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_961_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_961_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a1973 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1976 : std_logic;
SIGNAL slaveregister_inst_aMux_961_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a1970 : std_logic;
SIGNAL slaveregister_inst_aMux_961_rtl_1_rtl_1_a1 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2012 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2009 : std_logic;
SIGNAL slaveregister_inst_aMux_961_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_961_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_961_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a : std_logic;
SIGNAL rtl_a3888 : std_logic;
SIGNAL rtl_a2019 : std_logic;
SIGNAL slaveregister_inst_aMux_1293_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a5_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a5_a_a17 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a2027 : std_logic;
SIGNAL slaveregister_inst_aMux_1293_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd0_adata_sig_a5_a_a17 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL atwd1_adata_sig_a5_a_a17 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a8794 : std_logic;
SIGNAL slaveregister_inst_ai_a34282 : std_logic;
SIGNAL slaveregister_inst_ai_a7008 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a5_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2099 : std_logic;
SIGNAL slaveregister_inst_ai_a6872 : std_logic;
SIGNAL slaveregister_inst_ai_a7016 : std_logic;
SIGNAL atwd1_adata_sig_a6_a_a20 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL atwd0_adata_sig_a6_a_a20 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a9052 : std_logic;
SIGNAL slaveregister_inst_ai_a34284 : std_logic;
SIGNAL slaveregister_inst_ai_a778 : std_logic;
SIGNAL slaveregister_inst_aMux_1292_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2081 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2084 : std_logic;
SIGNAL slaveregister_inst_aMux_960_rtl_1_rtl_3_a0 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2087 : std_logic;
SIGNAL slaveregister_inst_aMux_960_rtl_1_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2051 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2048 : std_logic;
SIGNAL slaveregister_inst_aMux_960_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2045 : std_logic;
SIGNAL slaveregister_inst_aMux_960_rtl_1_rtl_2_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2057 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2063 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2060 : std_logic;
SIGNAL slaveregister_inst_aMux_960_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_960_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2069 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2075 : std_logic;
SIGNAL slaveregister_inst_aMux_960_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_960_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_960_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_960_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a : std_logic;
SIGNAL rtl_a3974 : std_logic;
SIGNAL rtl_a2035 : std_logic;
SIGNAL FLASH_AD_D_a6_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a6_a_a20 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a2102 : std_logic;
SIGNAL slaveregister_inst_aMux_1292_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7015 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a6_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2174 : std_logic;
SIGNAL slaveregister_inst_ai_a6882 : std_logic;
SIGNAL slaveregister_inst_ai_a7023 : std_logic;
SIGNAL atwd1_ainst_gray2bin_abin_sig_a7_a : std_logic;
SIGNAL atwd1_adata_sig_a7_a_a23 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL atwd0_ainst_gray2bin_abin_sig_a7_a : std_logic;
SIGNAL atwd0_adata_sig_a7_a_a23 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a9310 : std_logic;
SIGNAL slaveregister_inst_ai_a34286 : std_logic;
SIGNAL slaveregister_inst_ai_a777 : std_logic;
SIGNAL slaveregister_inst_aMux_1291_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2159 : std_logic;
SIGNAL slaveregister_inst_aMux_959_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2156 : std_logic;
SIGNAL dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2162 : std_logic;
SIGNAL slaveregister_inst_aMux_959_rtl_1_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2120 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2123 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2126 : std_logic;
SIGNAL slaveregister_inst_aMux_959_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_959_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2144 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2150 : std_logic;
SIGNAL slaveregister_inst_aMux_959_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_959_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2132 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2138 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2135 : std_logic;
SIGNAL slaveregister_inst_aMux_959_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_959_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_959_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_959_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a : std_logic;
SIGNAL rtl_a4060 : std_logic;
SIGNAL rtl_a2051 : std_logic;
SIGNAL FLASH_AD_D_a7_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a7_a_a23 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a2177 : std_logic;
SIGNAL slaveregister_inst_aMux_1291_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7022 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a7_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7030 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2249 : std_logic;
SIGNAL slaveregister_inst_ai_a6892 : std_logic;
SIGNAL atwd1_adata_sig_a8_a_a26 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL atwd0_adata_sig_a8_a_a26 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a9568 : std_logic;
SIGNAL slaveregister_inst_ai_a34288 : std_logic;
SIGNAL slaveregister_inst_ai_a776 : std_logic;
SIGNAL slaveregister_inst_aMux_1290_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FLASH_AD_D_a8_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a8_a_a26 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2252 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a : std_logic;
SIGNAL rtl_a4146 : std_logic;
SIGNAL slaveregister_inst_ai_a2231 : std_logic;
SIGNAL slaveregister_inst_ai_a2237 : std_logic;
SIGNAL slaveregister_inst_ai_a2234 : std_logic;
SIGNAL slaveregister_inst_aMux_958_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_958_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2195 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2201 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2198 : std_logic;
SIGNAL slaveregister_inst_aMux_958_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_958_rtl_1_rtl_2_a1 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2213 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2210 : std_logic;
SIGNAL slaveregister_inst_aMux_958_rtl_1_rtl_1_a0 : std_logic;
SIGNAL COINC_DOWN_A_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2216 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2207 : std_logic;
SIGNAL slaveregister_inst_aMux_958_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2219 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a8_a : std_logic;
SIGNAL slaveregister_inst_ai_a2225 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a9_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_disc_old : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_disc_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2222 : std_logic;
SIGNAL slaveregister_inst_aMux_958_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_958_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_958_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_958_rtl_1_rtl_4_a1 : std_logic;
SIGNAL rtl_a2067 : std_logic;
SIGNAL slaveregister_inst_aMux_1290_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7029 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a8_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7037 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2324 : std_logic;
SIGNAL slaveregister_inst_ai_a6902 : std_logic;
SIGNAL atwd1_adata_sig_a9_a_a29 : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL atwd0_adata_sig_a9_a_a29 : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a9826 : std_logic;
SIGNAL slaveregister_inst_ai_a34290 : std_logic;
SIGNAL slaveregister_inst_ai_a775 : std_logic;
SIGNAL slaveregister_inst_aMux_1289_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2294 : std_logic;
SIGNAL slaveregister_inst_ai_a2300 : std_logic;
SIGNAL slaveregister_inst_aMux_957_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_957_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2282 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2288 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2285 : std_logic;
SIGNAL slaveregister_inst_aMux_957_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_957_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_957_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2306 : std_logic;
SIGNAL slaveregister_inst_ai_a2312 : std_logic;
SIGNAL slaveregister_inst_ai_a2309 : std_logic;
SIGNAL slaveregister_inst_aMux_957_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_957_rtl_1_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2276 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2273 : std_logic;
SIGNAL slaveregister_inst_aMux_957_rtl_1_rtl_1_a0 : std_logic;
SIGNAL COINC_DOWN_ABAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2279 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2270 : std_logic;
SIGNAL slaveregister_inst_aMux_957_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_957_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a : std_logic;
SIGNAL rtl_a4232 : std_logic;
SIGNAL rtl_a2083 : std_logic;
SIGNAL FLASH_AD_D_a9_a_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a9_a_a29 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a : std_logic;
SIGNAL slaveregister_inst_ai_a2327 : std_logic;
SIGNAL slaveregister_inst_aMux_1289_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7036 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a9_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7044 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2399 : std_logic;
SIGNAL slaveregister_inst_ai_a6912 : std_logic;
SIGNAL atwd1_adata_sig_a10_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL atwd0_adata_sig_a10_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a10084 : std_logic;
SIGNAL slaveregister_inst_ai_a34292 : std_logic;
SIGNAL slaveregister_inst_ai_a774 : std_logic;
SIGNAL slaveregister_inst_aMux_1288_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2384 : std_logic;
SIGNAL slaveregister_inst_aMux_956_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2381 : std_logic;
SIGNAL slaveregister_inst_ai_a2387 : std_logic;
SIGNAL slaveregister_inst_aMux_956_rtl_1_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2348 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2351 : std_logic;
SIGNAL slaveregister_inst_aMux_956_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2345 : std_logic;
SIGNAL slaveregister_inst_aMux_956_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2369 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2375 : std_logic;
SIGNAL slaveregister_inst_aMux_956_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_956_rtl_1_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2363 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2360 : std_logic;
SIGNAL slaveregister_inst_aMux_956_rtl_1_rtl_1_a0 : std_logic;
SIGNAL COINC_DOWN_B_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2366 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2357 : std_logic;
SIGNAL slaveregister_inst_aMux_956_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_956_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_956_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a : std_logic;
SIGNAL rtl_a4318 : std_logic;
SIGNAL rtl_a2099 : std_logic;
SIGNAL FLASH_NCO_acombout : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a10_a_a32 : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a : std_logic;
SIGNAL slaveregister_inst_ai_a2402 : std_logic;
SIGNAL slaveregister_inst_aMux_1288_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7043 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a10_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2474 : std_logic;
SIGNAL slaveregister_inst_ai_a6922 : std_logic;
SIGNAL slaveregister_inst_ai_a7051 : std_logic;
SIGNAL slaveregister_inst_ai_a773 : std_logic;
SIGNAL slaveregister_inst_aMux_1287_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2456 : std_logic;
SIGNAL slaveregister_inst_ai_a2459 : std_logic;
SIGNAL slaveregister_inst_aMux_955_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2462 : std_logic;
SIGNAL slaveregister_inst_aMux_955_rtl_1_rtl_3_a1 : std_logic;
SIGNAL COINC_DOWN_BBAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2429 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2423 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2426 : std_logic;
SIGNAL slaveregister_inst_aMux_955_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2420 : std_logic;
SIGNAL slaveregister_inst_aMux_955_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2432 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2438 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2435 : std_logic;
SIGNAL slaveregister_inst_aMux_955_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_955_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2450 : std_logic;
SIGNAL slaveregister_inst_aMux_955_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2444 : std_logic;
SIGNAL slaveregister_inst_aMux_955_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_955_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_955_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a : std_logic;
SIGNAL rtl_a4404 : std_logic;
SIGNAL rtl_a2115 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a11_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a2477 : std_logic;
SIGNAL slaveregister_inst_aMux_1287_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a11_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL atwd0_adata_sig_a11_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a : std_logic;
SIGNAL slaveregister_inst_ai_a10342 : std_logic;
SIGNAL slaveregister_inst_ai_a34294 : std_logic;
SIGNAL slaveregister_inst_ai_a7050 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a11_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2549 : std_logic;
SIGNAL slaveregister_inst_ai_a6932 : std_logic;
SIGNAL slaveregister_inst_ai_a7058 : std_logic;
SIGNAL atwd0_adata_sig_a12_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL atwd1_adata_sig_a12_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a10600 : std_logic;
SIGNAL slaveregister_inst_ai_a34296 : std_logic;
SIGNAL slaveregister_inst_ai_a772 : std_logic;
SIGNAL slaveregister_inst_aMux_1286_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2495 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2501 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2498 : std_logic;
SIGNAL slaveregister_inst_aMux_954_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_954_rtl_1_rtl_2_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2507 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2510 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2513 : std_logic;
SIGNAL slaveregister_inst_aMux_954_rtl_1_rtl_1_a0 : std_logic;
SIGNAL COINC_UP_A_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2516 : std_logic;
SIGNAL slaveregister_inst_aMux_954_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2519 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2525 : std_logic;
SIGNAL slaveregister_inst_aMux_954_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_954_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_954_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2534 : std_logic;
SIGNAL slaveregister_inst_aMux_954_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2531 : std_logic;
SIGNAL slaveregister_inst_ai_a2537 : std_logic;
SIGNAL slaveregister_inst_aMux_954_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_954_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a : std_logic;
SIGNAL rtl_a4490 : std_logic;
SIGNAL rtl_a2131 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a12_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a : std_logic;
SIGNAL slaveregister_inst_ai_a2552 : std_logic;
SIGNAL slaveregister_inst_aMux_1286_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a7057 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a12_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7065 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2624 : std_logic;
SIGNAL slaveregister_inst_ai_a6942 : std_logic;
SIGNAL slaveregister_inst_ai_a771 : std_logic;
SIGNAL slaveregister_inst_aMux_1285_rtl_1_rtl_1_a0 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a13_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2627 : std_logic;
SIGNAL slaveregister_inst_ai_a2609 : std_logic;
SIGNAL slaveregister_inst_aMux_953_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2606 : std_logic;
SIGNAL slaveregister_inst_ai_a2612 : std_logic;
SIGNAL slaveregister_inst_aMux_953_rtl_1_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2570 : std_logic;
SIGNAL COINC_UP_ABAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2579 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2576 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2573 : std_logic;
SIGNAL slaveregister_inst_aMux_953_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_953_rtl_1_rtl_1_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2588 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2585 : std_logic;
SIGNAL slaveregister_inst_aMux_953_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2582 : std_logic;
SIGNAL slaveregister_inst_aMux_953_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2594 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a2600 : std_logic;
SIGNAL slaveregister_inst_aMux_953_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_953_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_953_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_953_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a : std_logic;
SIGNAL rtl_a4576 : std_logic;
SIGNAL rtl_a2147 : std_logic;
SIGNAL slaveregister_inst_aMux_1285_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a13_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL atwd0_adata_sig_a13_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a : std_logic;
SIGNAL slaveregister_inst_ai_a10858 : std_logic;
SIGNAL slaveregister_inst_ai_a34298 : std_logic;
SIGNAL slaveregister_inst_ai_a7064 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a13_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a7072 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2699 : std_logic;
SIGNAL slaveregister_inst_ai_a6952 : std_logic;
SIGNAL slaveregister_inst_ai_a770 : std_logic;
SIGNAL slaveregister_inst_aMux_1284_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2681 : std_logic;
SIGNAL slaveregister_inst_ai_a2687 : std_logic;
SIGNAL slaveregister_inst_ai_a2684 : std_logic;
SIGNAL slaveregister_inst_aMux_952_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_952_rtl_1_rtl_3_a1 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2651 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2648 : std_logic;
SIGNAL slaveregister_inst_aMux_952_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2645 : std_logic;
SIGNAL slaveregister_inst_aMux_952_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2675 : std_logic;
SIGNAL slaveregister_inst_aMux_952_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2669 : std_logic;
SIGNAL slaveregister_inst_aMux_952_rtl_1_rtl_0_a1 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2657 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2660 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2663 : std_logic;
SIGNAL slaveregister_inst_aMux_952_rtl_1_rtl_1_a0 : std_logic;
SIGNAL COINC_UP_B_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2666 : std_logic;
SIGNAL slaveregister_inst_aMux_952_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_952_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_952_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a : std_logic;
SIGNAL rtl_a4662 : std_logic;
SIGNAL rtl_a2163 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a14_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a2702 : std_logic;
SIGNAL slaveregister_inst_aMux_1284_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a14_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL atwd0_adata_sig_a14_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a : std_logic;
SIGNAL slaveregister_inst_ai_a11116 : std_logic;
SIGNAL slaveregister_inst_ai_a34300 : std_logic;
SIGNAL slaveregister_inst_ai_a7071 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a14_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a2774 : std_logic;
SIGNAL slaveregister_inst_ai_a6962 : std_logic;
SIGNAL slaveregister_inst_ai_a7079 : std_logic;
SIGNAL slaveregister_inst_ai_a769 : std_logic;
SIGNAL slaveregister_inst_aMux_1283_rtl_1_rtl_1_a0 : std_logic;
SIGNAL COINC_UP_BBAR_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a2729 : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_amultiSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2720 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a2723 : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_aoneSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2726 : std_logic;
SIGNAL slaveregister_inst_aMux_951_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_951_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a2762 : std_logic;
SIGNAL slaveregister_inst_ai_a2756 : std_logic;
SIGNAL slaveregister_inst_ai_a2759 : std_logic;
SIGNAL slaveregister_inst_aMux_951_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_951_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a2732 : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2735 : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2738 : std_logic;
SIGNAL slaveregister_inst_aMux_951_rtl_1_rtl_2_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_951_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a2744 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a2750 : std_logic;
SIGNAL slaveregister_inst_aMux_951_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_951_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_951_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_951_rtl_1_rtl_4_a1 : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT : std_logic;
SIGNAL timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a : std_logic;
SIGNAL rtl_a4748 : std_logic;
SIGNAL rtl_a2179 : std_logic;
SIGNAL inst_flash_ADC_adata_sig_a15_a : std_logic;
SIGNAL inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a2777 : std_logic;
SIGNAL slaveregister_inst_aMux_1283_rtl_1_rtl_1_a1 : std_logic;
SIGNAL atwd1_adata_sig_a15_a : std_logic;
SIGNAL atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL atwd0_adata_sig_a15_a : std_logic;
SIGNAL atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a : std_logic;
SIGNAL slaveregister_inst_ai_a11374 : std_logic;
SIGNAL slaveregister_inst_ai_a34302 : std_logic;
SIGNAL slaveregister_inst_ai_a7078 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a15_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a31559 : std_logic;
SIGNAL slaveregister_inst_ai_a31558 : std_logic;
SIGNAL slaveregister_inst_ai_a34206 : std_logic;
SIGNAL slaveregister_inst_ai_a31557 : std_logic;
SIGNAL slaveregister_inst_ai_a31719 : std_logic;
SIGNAL slaveregister_inst_ai_a34188 : std_logic;
SIGNAL rtl_a12711 : std_logic;
SIGNAL slaveregister_inst_ai_a34308 : std_logic;
SIGNAL slaveregister_inst_ai_a34223 : std_logic;
SIGNAL slaveregister_inst_ai_a2831 : std_logic;
SIGNAL slaveregister_inst_ai_a2837 : std_logic;
SIGNAL slaveregister_inst_ai_a855 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a2834 : std_logic;
SIGNAL slaveregister_inst_aMux_950_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_950_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a2795 : std_logic;
SIGNAL slaveregister_inst_aMux_950_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_950_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a2810 : std_logic;
SIGNAL slaveregister_inst_aMux_950_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_950_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a16_a : std_logic;
SIGNAL slaveregister_inst_ai_a2819 : std_logic;
SIGNAL slaveregister_inst_ai_a2825 : std_logic;
SIGNAL inst_flash_ADC_adone_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a2822 : std_logic;
SIGNAL slaveregister_inst_aMux_950_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_950_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_950_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_950_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a22555 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a16_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a854 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a17_a : std_logic;
SIGNAL slaveregister_inst_ai_a2876 : std_logic;
SIGNAL slaveregister_inst_ai_a2882 : std_logic;
SIGNAL slaveregister_inst_aMux_949_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_949_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a17_a : std_logic;
SIGNAL slaveregister_inst_ai_a2864 : std_logic;
SIGNAL slaveregister_inst_aMux_949_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_949_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_949_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a17_a : std_logic;
SIGNAL slaveregister_inst_ai_a2891 : std_logic;
SIGNAL slaveregister_inst_aMux_949_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a2888 : std_logic;
SIGNAL slaveregister_inst_ai_a2894 : std_logic;
SIGNAL slaveregister_inst_aMux_949_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a17_a : std_logic;
SIGNAL slaveregister_inst_ai_a2855 : std_logic;
SIGNAL slaveregister_inst_aMux_949_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_949_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_949_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a22804 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a17_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a18_a : std_logic;
SIGNAL slaveregister_inst_ai_a2909 : std_logic;
SIGNAL slaveregister_inst_ai_a853 : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a18_a : std_logic;
SIGNAL slaveregister_inst_ai_a2939 : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a18_a : std_logic;
SIGNAL slaveregister_inst_ai_a2933 : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a18_a : std_logic;
SIGNAL slaveregister_inst_ai_a2924 : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_3_a9 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a18_a : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_3_a10 : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_948_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a23050 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a18_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a852 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a19_a : std_logic;
SIGNAL slaveregister_inst_ai_a2969 : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a19_a : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_3_a10 : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_3_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a19_a : std_logic;
SIGNAL slaveregister_inst_ai_a2978 : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a19_a : std_logic;
SIGNAL slaveregister_inst_ai_a2990 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a19_a : std_logic;
SIGNAL slaveregister_inst_ai_a2996 : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_947_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a23296 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a19_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a851 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a20_a : std_logic;
SIGNAL slaveregister_inst_ai_a3038 : std_logic;
SIGNAL slaveregister_inst_aMux_946_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_946_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a20_a : std_logic;
SIGNAL slaveregister_inst_ai_a3053 : std_logic;
SIGNAL slaveregister_inst_aMux_946_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a20_a : std_logic;
SIGNAL slaveregister_inst_ai_a3047 : std_logic;
SIGNAL slaveregister_inst_aMux_946_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_946_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a20_a : std_logic;
SIGNAL slaveregister_inst_ai_a3023 : std_logic;
SIGNAL slaveregister_inst_aMux_946_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_946_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a20_a : std_logic;
SIGNAL slaveregister_inst_ai_a3062 : std_logic;
SIGNAL slaveregister_inst_aMux_946_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a3065 : std_logic;
SIGNAL slaveregister_inst_ai_a3059 : std_logic;
SIGNAL slaveregister_inst_aMux_946_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_946_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a23545 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a20_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a850 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a21_a : std_logic;
SIGNAL slaveregister_inst_ai_a3110 : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a21_a : std_logic;
SIGNAL slaveregister_inst_ai_a3104 : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a21_a : std_logic;
SIGNAL slaveregister_inst_ai_a3092 : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a21_a : std_logic;
SIGNAL slaveregister_inst_ai_a3083 : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_3_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_3_a10 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a21_a : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_945_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a23791 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a21_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_3_a9 : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_3_a10 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a22_a : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_ai_a849 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a22_a : std_logic;
SIGNAL slaveregister_inst_ai_a3161 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a22_a : std_logic;
SIGNAL slaveregister_inst_ai_a3167 : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a22_a : std_logic;
SIGNAL slaveregister_inst_ai_a3152 : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a22_a : std_logic;
SIGNAL slaveregister_inst_ai_a3137 : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_944_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a24037 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a22_a_areg0 : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a23_a : std_logic;
SIGNAL slaveregister_inst_ai_a3206 : std_logic;
SIGNAL slaveregister_inst_ai_a848 : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a23_a : std_logic;
SIGNAL slaveregister_inst_ai_a3218 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a23_a : std_logic;
SIGNAL slaveregister_inst_ai_a3224 : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_3_a9 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a23_a : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_3_a10 : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_3_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a23_a : std_logic;
SIGNAL slaveregister_inst_ai_a3197 : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_943_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a24283 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a23_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a847 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a3266 : std_logic;
SIGNAL slaveregister_inst_aMux_942_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FL_ATTN_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a3272 : std_logic;
SIGNAL slaveregister_inst_aMux_942_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a3275 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a3281 : std_logic;
SIGNAL slaveregister_inst_aMux_942_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_942_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_942_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_942_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a3251 : std_logic;
SIGNAL slaveregister_inst_aMux_942_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a24_a : std_logic;
SIGNAL slaveregister_inst_ai_a3290 : std_logic;
SIGNAL slaveregister_inst_aMux_942_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a3293 : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL slaveregister_inst_ai_a3287 : std_logic;
SIGNAL slaveregister_inst_aMux_942_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_942_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a24537 : std_logic;
SIGNAL slaveregister_inst_ai_a24542 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a24_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a846 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a25_a : std_logic;
SIGNAL slaveregister_inst_ai_a3311 : std_logic;
SIGNAL slaveregister_inst_aMux_941_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_941_rtl_1_rtl_1_a8 : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL slaveregister_inst_ai_a3344 : std_logic;
SIGNAL slaveregister_inst_ai_a3350 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a25_a : std_logic;
SIGNAL slaveregister_inst_ai_a3347 : std_logic;
SIGNAL slaveregister_inst_aMux_941_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_941_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_941_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a25_a : std_logic;
SIGNAL slaveregister_inst_ai_a3320 : std_logic;
SIGNAL slaveregister_inst_aMux_941_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a25_a : std_logic;
SIGNAL slaveregister_inst_ai_a3338 : std_logic;
SIGNAL slaveregister_inst_aMux_941_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a25_a : std_logic;
SIGNAL slaveregister_inst_ai_a3332 : std_logic;
SIGNAL slaveregister_inst_aMux_941_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_941_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_941_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a24784 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a25_a_areg0 : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL slaveregister_inst_ai_a3401 : std_logic;
SIGNAL slaveregister_inst_ai_a3407 : std_logic;
SIGNAL slaveregister_inst_ai_a845 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a26_a : std_logic;
SIGNAL slaveregister_inst_ai_a3404 : std_logic;
SIGNAL slaveregister_inst_aMux_940_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_940_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a26_a : std_logic;
SIGNAL slaveregister_inst_ai_a3380 : std_logic;
SIGNAL slaveregister_inst_aMux_940_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_940_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a26_a : std_logic;
SIGNAL slaveregister_inst_ai_a3395 : std_logic;
SIGNAL slaveregister_inst_aMux_940_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a26_a : std_logic;
SIGNAL slaveregister_inst_ai_a3389 : std_logic;
SIGNAL slaveregister_inst_aMux_940_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_940_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_940_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a26_a : std_logic;
SIGNAL slaveregister_inst_ai_a3365 : std_logic;
SIGNAL slaveregister_inst_aMux_940_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_940_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a25033 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a26_a_areg0 : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL slaveregister_inst_ai_a3458 : std_logic;
SIGNAL slaveregister_inst_ai_a3464 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a27_a : std_logic;
SIGNAL slaveregister_inst_ai_a3461 : std_logic;
SIGNAL slaveregister_inst_ai_a844 : std_logic;
SIGNAL slaveregister_inst_aMux_939_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_939_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a27_a : std_logic;
SIGNAL slaveregister_inst_ai_a3446 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a27_a : std_logic;
SIGNAL slaveregister_inst_ai_a3452 : std_logic;
SIGNAL slaveregister_inst_aMux_939_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_939_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a27_a : std_logic;
SIGNAL slaveregister_inst_ai_a3434 : std_logic;
SIGNAL slaveregister_inst_aMux_939_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_939_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_939_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a27_a : std_logic;
SIGNAL slaveregister_inst_ai_a3425 : std_logic;
SIGNAL slaveregister_inst_aMux_939_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_939_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_939_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a25282 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a27_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a843 : std_logic;
SIGNAL slaveregister_inst_aMux_938_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a3479 : std_logic;
SIGNAL slaveregister_inst_aMux_938_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a3509 : std_logic;
SIGNAL slaveregister_inst_aMux_938_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a3503 : std_logic;
SIGNAL slaveregister_inst_aMux_938_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a3494 : std_logic;
SIGNAL slaveregister_inst_aMux_938_rtl_1_rtl_1_a0 : std_logic;
SIGNAL FL_TDO_acombout : std_logic;
SIGNAL slaveregister_inst_ai_a3500 : std_logic;
SIGNAL slaveregister_inst_aMux_938_rtl_1_rtl_1_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_938_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a28_a : std_logic;
SIGNAL slaveregister_inst_ai_a3518 : std_logic;
SIGNAL slaveregister_inst_aMux_938_rtl_1_rtl_3_a0 : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL slaveregister_inst_ai_a3515 : std_logic;
SIGNAL slaveregister_inst_ai_a3521 : std_logic;
SIGNAL slaveregister_inst_aMux_938_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_938_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a25534 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a28_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a842 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a29_a : std_logic;
SIGNAL slaveregister_inst_ai_a3566 : std_logic;
SIGNAL slaveregister_inst_aMux_937_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a29_a : std_logic;
SIGNAL slaveregister_inst_ai_a3560 : std_logic;
SIGNAL slaveregister_inst_aMux_937_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a29_a : std_logic;
SIGNAL slaveregister_inst_ai_a3548 : std_logic;
SIGNAL slaveregister_inst_aMux_937_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_937_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_937_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a29_a : std_logic;
SIGNAL slaveregister_inst_ai_a3575 : std_logic;
SIGNAL slaveregister_inst_aMux_937_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a3578 : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL slaveregister_inst_ai_a3572 : std_logic;
SIGNAL slaveregister_inst_aMux_937_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a29_a : std_logic;
SIGNAL slaveregister_inst_ai_a3539 : std_logic;
SIGNAL slaveregister_inst_aMux_937_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_937_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_937_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a25783 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a29_a_areg0 : std_logic;
SIGNAL slaveregister_inst_ai_a841 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a30_a : std_logic;
SIGNAL slaveregister_inst_ai_a3632 : std_logic;
SIGNAL slaveregister_inst_aMux_936_rtl_1_rtl_3_a0 : std_logic;
SIGNAL slaveregister_inst_ai_a3635 : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL slaveregister_inst_ai_a3629 : std_logic;
SIGNAL slaveregister_inst_aMux_936_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_936_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a30_a : std_logic;
SIGNAL slaveregister_inst_ai_a3593 : std_logic;
SIGNAL slaveregister_inst_aMux_936_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a30_a : std_logic;
SIGNAL slaveregister_inst_ai_a3608 : std_logic;
SIGNAL slaveregister_inst_aMux_936_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_936_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a30_a : std_logic;
SIGNAL slaveregister_inst_ai_a3623 : std_logic;
SIGNAL slaveregister_inst_aMux_936_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a30_a : std_logic;
SIGNAL slaveregister_inst_ai_a3617 : std_logic;
SIGNAL slaveregister_inst_aMux_936_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_936_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_936_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a26032 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a30_a_areg0 : std_logic;
SIGNAL slaveregister_inst_acommand_3_local_a31_a : std_logic;
SIGNAL slaveregister_inst_ai_a3662 : std_logic;
SIGNAL slaveregister_inst_aMux_935_rtl_1_rtl_2_a8 : std_logic;
SIGNAL slaveregister_inst_ai_a840 : std_logic;
SIGNAL slaveregister_inst_aMux_935_rtl_1_rtl_2_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_0_local_a31_a : std_logic;
SIGNAL slaveregister_inst_ai_a3680 : std_logic;
SIGNAL slaveregister_inst_aMux_935_rtl_1_rtl_0_a0 : std_logic;
SIGNAL slaveregister_inst_acommand_1_local_a31_a : std_logic;
SIGNAL slaveregister_inst_ai_a3674 : std_logic;
SIGNAL slaveregister_inst_aMux_935_rtl_1_rtl_0_a1 : std_logic;
SIGNAL slaveregister_inst_aMux_935_rtl_1_rtl_4_a0 : std_logic;
SIGNAL slaveregister_inst_acom_ctrl_local_a31_a : std_logic;
SIGNAL slaveregister_inst_ai_a3689 : std_logic;
SIGNAL slaveregister_inst_aMux_935_rtl_1_rtl_3_a0 : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL slaveregister_inst_ai_a3686 : std_logic;
SIGNAL slaveregister_inst_ai_a3692 : std_logic;
SIGNAL slaveregister_inst_aMux_935_rtl_1_rtl_3_a1 : std_logic;
SIGNAL slaveregister_inst_acommand_2_local_a31_a : std_logic;
SIGNAL slaveregister_inst_ai_a3653 : std_logic;
SIGNAL slaveregister_inst_aMux_935_rtl_1_rtl_1_a0 : std_logic;
SIGNAL slaveregister_inst_aMux_935_rtl_1_rtl_1_a8 : std_logic;
SIGNAL slaveregister_inst_aMux_935_rtl_1_rtl_4_a1 : std_logic;
SIGNAL slaveregister_inst_ai_a26281 : std_logic;
SIGNAL slaveregister_inst_areg_rdata_a31_a_areg0 : std_logic;
SIGNAL ahb_slave_inst_aSelect_619_a136 : std_logic;
SIGNAL ahb_slave_inst_aSelect_619_a12 : std_logic;
SIGNAL ahb_slave_inst_amasterhresp_a0_a_areg0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hresp0 : std_logic;
SIGNAL stripe_inst_alpm_instance_alcell_hresp1 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a534 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a540 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a866 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a537 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a826 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a869 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a895 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a168 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a9 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a865 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a900 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a219 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_ars4_den_a98 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a4 : std_logic;
SIGNAL dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a20 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areset_trig_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aenable_old : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aset_sig : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_alaunch_mode_a0_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_adiscFF : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_alaunch_mode_a1_a : std_logic;
SIGNAL atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB : std_logic;
SIGNAL atwd0_ainst_atwd_control_aOutputEnable_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_231_a0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acounterclk_high : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_242_a66 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acounterclk_low : std_logic;
SIGNAL inst_pll4x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_acclk : std_logic;
SIGNAL atwd0_ainst_atwd_control_aCounterClock_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_readout_aShiftClock_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_211_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_213_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_220_a26 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aRampSet_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_216_a2 : std_logic;
SIGNAL atwd0_ainst_atwd_control_areduce_or_246_a1 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aReadWrite_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_220_a31 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_220_a46 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aAnalogReset_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aSelect_211_a42 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aDigitalReset_areg0 : std_logic;
SIGNAL atwd0_ainst_atwd_control_aDigitalSet_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areset_trig_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aenable_old : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aset_sig : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_alaunch_mode_a0_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_adiscFF : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_alaunch_mode_a1_a : std_logic;
SIGNAL atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB : std_logic;
SIGNAL atwd1_ainst_atwd_control_aOutputEnable_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_231_a0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_acounterclk_high : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_242_a66 : std_logic;
SIGNAL atwd1_ainst_atwd_control_acounterclk_low : std_logic;
SIGNAL atwd1_ainst_atwd_control_acclk : std_logic;
SIGNAL atwd1_ainst_atwd_control_aCounterClock_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_readout_aShiftClock_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_213_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_220_a26 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aRampSet_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_216_a2 : std_logic;
SIGNAL atwd1_ainst_atwd_control_areduce_or_246_a1 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aReadWrite_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_220_a46 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_220_a31 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aAnalogReset_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aSelect_211_a42 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aDigitalReset_areg0 : std_logic;
SIGNAL atwd1_ainst_atwd_control_aDigitalSet_areg0 : std_logic;
SIGNAL inst_hit_counter_aMultiSPE_nl_areg0 : std_logic;
SIGNAL inst_hit_counter_aOneSPE_nl_areg0 : std_logic;
SIGNAL inst_fe_testpulse_aFE_TEST_PULSE_areg0 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_3_a0 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_3_a1 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_1_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_1_a1 : std_logic;
SIGNAL inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_0_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_0_a1 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_4_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_2_a0 : std_logic;
SIGNAL inst_fe_testpulse_aMux_5_rtl_2_a1 : std_logic;
SIGNAL inst_fe_testpulse_acnt_o : std_logic;
SIGNAL inst_fe_testpulse_acnt_oo : std_logic;
SIGNAL inst_fe_testpulse_ai_a0 : std_logic;
SIGNAL inst_fe_testpulse_atick_old : std_logic;
SIGNAL inst_fe_testpulse_atick_old0 : std_logic;
SIGNAL inst_fe_testpulse_atick_old1 : std_logic;
SIGNAL inst_fe_testpulse_ai_a21 : std_logic;
SIGNAL inst_fe_r2r_aadd_22_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a231 : std_logic;
SIGNAL inst_fe_r2r_ai_a2752 : std_logic;
SIGNAL inst_fe_r2r_ai_a1419 : std_logic;
SIGNAL inst_fe_r2r_ai_a1424 : std_logic;
SIGNAL inst_fe_r2r_acntn_a3_a : std_logic;
SIGNAL inst_fe_r2r_ai_a129 : std_logic;
SIGNAL inst_fe_r2r_ai_a239 : std_logic;
SIGNAL inst_fe_r2r_aadd_54_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a2861 : std_logic;
SIGNAL inst_fe_r2r_acntn_a1_a : std_logic;
SIGNAL inst_fe_r2r_aadd_54_a66 : std_logic;
SIGNAL inst_fe_r2r_ai_a261 : std_logic;
SIGNAL inst_fe_r2r_astate_a11 : std_logic;
SIGNAL inst_fe_r2r_aadd_54_a15 : std_logic;
SIGNAL inst_fe_r2r_ai_a2849 : std_logic;
SIGNAL inst_fe_r2r_ai_a123 : std_logic;
SIGNAL inst_fe_r2r_acntn_a2_a : std_logic;
SIGNAL inst_fe_r2r_ai_a2758 : std_logic;
SIGNAL inst_fe_r2r_aadd_22_a67 : std_logic;
SIGNAL inst_fe_r2r_ai_a254 : std_logic;
SIGNAL inst_fe_r2r_astate_a10 : std_logic;
SIGNAL inst_fe_r2r_ai_a205 : std_logic;
SIGNAL inst_fe_r2r_ai_a2808 : std_logic;
SIGNAL inst_fe_r2r_acntp_a1_a : std_logic;
SIGNAL inst_fe_r2r_ai_a2757 : std_logic;
SIGNAL inst_fe_r2r_ai_a2755 : std_logic;
SIGNAL inst_fe_r2r_ai_a2820 : std_logic;
SIGNAL inst_fe_r2r_acntp_a0_a : std_logic;
SIGNAL inst_fe_r2r_ai_a99 : std_logic;
SIGNAL inst_fe_r2r_ai_a2796 : std_logic;
SIGNAL inst_fe_r2r_aadd_22_a15 : std_logic;
SIGNAL inst_fe_r2r_acntp_a2_a : std_logic;
SIGNAL inst_fe_r2r_ai_a2754 : std_logic;
SIGNAL inst_fe_r2r_astate_a9 : std_logic;
SIGNAL inst_fe_r2r_ai_a2759 : std_logic;
SIGNAL inst_fe_r2r_ai_a2873 : std_logic;
SIGNAL inst_fe_r2r_ai_a135 : std_logic;
SIGNAL inst_fe_r2r_acntn_a0_a : std_logic;
SIGNAL inst_fe_r2r_aSelect_75_a24 : std_logic;
SIGNAL inst_fe_r2r_ai_a2750 : std_logic;
SIGNAL inst_fe_r2r_aSelect_75_a4 : std_logic;
SIGNAL inst_fe_r2r_astate_a8 : std_logic;
SIGNAL inst_fe_r2r_ai_a879 : std_logic;
SIGNAL inst_fe_r2r_ai_a884 : std_logic;
SIGNAL inst_fe_r2r_acntp_a3_a : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a3_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_ai_a59 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a2_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a1_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_P_a0_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a3_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a2_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a1_a_areg0 : std_logic;
SIGNAL inst_fe_r2r_aFE_PULSER_N_a0_a_areg0 : std_logic;
SIGNAL inst_r2r_aadd_23_a1 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a109 : std_logic;
SIGNAL inst_r2r_aadd_11_a0 : std_logic;
SIGNAL inst_r2r_areduce_nor_10_a55 : std_logic;
SIGNAL inst_r2r_aadd_23_a1COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a2COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a3 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a93 : std_logic;
SIGNAL inst_r2r_aadd_11_a0COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a1COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a2 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a143 : std_logic;
SIGNAL inst_r2r_acnt_a2_a : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a161 : std_logic;
SIGNAL inst_r2r_acnt_a0_a : std_logic;
SIGNAL inst_r2r_areduce_nor_10 : std_logic;
SIGNAL inst_r2r_aup : std_logic;
SIGNAL inst_r2r_aadd_23_a3COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a4COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a5 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a77 : std_logic;
SIGNAL inst_r2r_aadd_11_a2COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a3COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a4 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a125 : std_logic;
SIGNAL inst_r2r_acnt_a4_a : std_logic;
SIGNAL inst_r2r_aadd_23_a5COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a6 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a69 : std_logic;
SIGNAL inst_r2r_aadd_11_a4COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a5 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a116 : std_logic;
SIGNAL inst_r2r_acnt_a5_a : std_logic;
SIGNAL inst_r2r_areduce_nor_21_a5 : std_logic;
SIGNAL inst_r2r_aadd_23_a2 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a101 : std_logic;
SIGNAL inst_r2r_aadd_11_a1 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a152 : std_logic;
SIGNAL inst_r2r_acnt_a1_a : std_logic;
SIGNAL inst_r2r_areduce_nor_21_a10 : std_logic;
SIGNAL inst_r2r_aadd_23_a4 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a85 : std_logic;
SIGNAL inst_r2r_aadd_11_a3 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a134 : std_logic;
SIGNAL inst_r2r_acnt_a3_a : std_logic;
SIGNAL inst_r2r_areduce_nor_10_a40 : std_logic;
SIGNAL inst_r2r_aadd_11_a5COUT : std_logic;
SIGNAL inst_r2r_aadd_11_a6 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_2_a59 : std_logic;
SIGNAL inst_r2r_aadd_23_a6COUT : std_logic;
SIGNAL inst_r2r_aadd_23_a7 : std_logic;
SIGNAL inst_r2r_aadd_23_rtl_1_a9 : std_logic;
SIGNAL inst_r2r_acnt_a6_a : std_logic;
SIGNAL inst_r2r_aR2BUS_a6_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a5_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a4_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a3_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a2_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a1_a_areg0 : std_logic;
SIGNAL inst_r2r_aR2BUS_a0_a_areg0 : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL inst_single_led_acnt_old_a10_a : std_logic;
SIGNAL inst_single_led_atick : std_logic;
SIGNAL inst_single_led_aSingleLED_TRIGGER_areg0 : std_logic;
SIGNAL inst_coinc_ai_a9 : std_logic;
SIGNAL inst_coinc_aadd_25_a0 : std_logic;
SIGNAL inst_coinc_aSelect_543_a4 : std_logic;
SIGNAL inst_coinc_aSelect_540_a13 : std_logic;
SIGNAL inst_coinc_acnt_a0_a : std_logic;
SIGNAL inst_coinc_aadd_25_a0COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a1 : std_logic;
SIGNAL inst_coinc_acnt_a1_a : std_logic;
SIGNAL inst_coinc_aadd_25_a1COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a2 : std_logic;
SIGNAL inst_coinc_acnt_a2_a : std_logic;
SIGNAL inst_coinc_aadd_25_a2COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a3 : std_logic;
SIGNAL inst_coinc_acnt_a3_a : std_logic;
SIGNAL inst_coinc_aadd_25_a3COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a4 : std_logic;
SIGNAL inst_coinc_aSelect_569_a14 : std_logic;
SIGNAL inst_coinc_acnt_a4_a : std_logic;
SIGNAL inst_coinc_aadd_25_a4COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a5 : std_logic;
SIGNAL inst_coinc_acnt_a5_a : std_logic;
SIGNAL inst_coinc_aadd_25_a5COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a6 : std_logic;
SIGNAL inst_coinc_aSelect_567_a10 : std_logic;
SIGNAL inst_coinc_acnt_a6_a : std_logic;
SIGNAL inst_coinc_aadd_25_a6COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a7 : std_logic;
SIGNAL inst_coinc_aSelect_566_a10 : std_logic;
SIGNAL inst_coinc_acnt_a7_a : std_logic;
SIGNAL inst_coinc_ai_a1426 : std_logic;
SIGNAL inst_coinc_ai_a1555 : std_logic;
SIGNAL inst_coinc_aSelect_565_a10 : std_logic;
SIGNAL inst_coinc_aadd_25_a7COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a8 : std_logic;
SIGNAL inst_coinc_acnt_a8_a : std_logic;
SIGNAL inst_coinc_aadd_25_a8COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a9 : std_logic;
SIGNAL inst_coinc_aSelect_564_a10 : std_logic;
SIGNAL inst_coinc_acnt_a9_a : std_logic;
SIGNAL inst_coinc_aSelect_563_a10 : std_logic;
SIGNAL inst_coinc_aadd_25_a9COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a10 : std_logic;
SIGNAL inst_coinc_acnt_a10_a : std_logic;
SIGNAL inst_coinc_aadd_25_a10COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a11 : std_logic;
SIGNAL inst_coinc_acnt_a11_a : std_logic;
SIGNAL inst_coinc_aadd_25_a11COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a12 : std_logic;
SIGNAL inst_coinc_acnt_a12_a : std_logic;
SIGNAL inst_coinc_aadd_25_a12COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a13 : std_logic;
SIGNAL inst_coinc_acnt_a13_a : std_logic;
SIGNAL inst_coinc_aadd_25_a13COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a14 : std_logic;
SIGNAL inst_coinc_acnt_a14_a : std_logic;
SIGNAL inst_coinc_aadd_25_a14COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a15 : std_logic;
SIGNAL inst_coinc_acnt_a15_a : std_logic;
SIGNAL inst_coinc_ai_a1380 : std_logic;
SIGNAL inst_coinc_ai_a1554 : std_logic;
SIGNAL inst_coinc_aadd_25_a15COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a16 : std_logic;
SIGNAL inst_coinc_acnt_a16_a : std_logic;
SIGNAL inst_coinc_aadd_25_a16COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a17 : std_logic;
SIGNAL inst_coinc_acnt_a17_a : std_logic;
SIGNAL inst_coinc_aadd_25_a17COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a18 : std_logic;
SIGNAL inst_coinc_acnt_a18_a : std_logic;
SIGNAL inst_coinc_aadd_25_a18COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a19 : std_logic;
SIGNAL inst_coinc_acnt_a19_a : std_logic;
SIGNAL inst_coinc_aadd_25_a19COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a20 : std_logic;
SIGNAL inst_coinc_acnt_a20_a : std_logic;
SIGNAL inst_coinc_aadd_25_a20COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a21 : std_logic;
SIGNAL inst_coinc_acnt_a21_a : std_logic;
SIGNAL inst_coinc_aadd_25_a21COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a22 : std_logic;
SIGNAL inst_coinc_acnt_a22_a : std_logic;
SIGNAL inst_coinc_aadd_25_a22COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a23 : std_logic;
SIGNAL inst_coinc_acnt_a23_a : std_logic;
SIGNAL inst_coinc_ai_a1350 : std_logic;
SIGNAL inst_coinc_ai_a1553 : std_logic;
SIGNAL inst_coinc_aadd_25_a23COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a24 : std_logic;
SIGNAL inst_coinc_acnt_a24_a : std_logic;
SIGNAL inst_coinc_aadd_25_a24COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a25 : std_logic;
SIGNAL inst_coinc_acnt_a25_a : std_logic;
SIGNAL inst_coinc_aadd_25_a25COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a26 : std_logic;
SIGNAL inst_coinc_acnt_a26_a : std_logic;
SIGNAL inst_coinc_aadd_25_a26COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a27 : std_logic;
SIGNAL inst_coinc_acnt_a27_a : std_logic;
SIGNAL inst_coinc_aadd_25_a27COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a28 : std_logic;
SIGNAL inst_coinc_acnt_a28_a : std_logic;
SIGNAL inst_coinc_aadd_25_a28COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a29 : std_logic;
SIGNAL inst_coinc_acnt_a29_a : std_logic;
SIGNAL inst_coinc_aadd_25_a29COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a30 : std_logic;
SIGNAL inst_coinc_acnt_a30_a : std_logic;
SIGNAL inst_coinc_aadd_25_a30COUT : std_logic;
SIGNAL inst_coinc_aadd_25_a31 : std_logic;
SIGNAL inst_coinc_acnt_a31_a : std_logic;
SIGNAL inst_coinc_ai_a1336 : std_logic;
SIGNAL inst_coinc_ai_a1552 : std_logic;
SIGNAL inst_coinc_ai_a1073 : std_logic;
SIGNAL inst_coinc_ai_a501 : std_logic;
SIGNAL inst_coinc_astate_a8 : std_logic;
SIGNAL inst_coinc_ai_a483 : std_logic;
SIGNAL inst_coinc_astate_a9 : std_logic;
SIGNAL inst_coinc_astate_a10 : std_logic;
SIGNAL inst_coinc_aSelect_509_a13 : std_logic;
SIGNAL inst_coinc_aSelect_509_a4 : std_logic;
SIGNAL inst_coinc_aadd_133_a0 : std_logic;
SIGNAL inst_coinc_aSelect_540_a10 : std_logic;
SIGNAL inst_coinc_await_cnt_a31_a_a0 : std_logic;
SIGNAL inst_coinc_await_cnt_a0_a : std_logic;
SIGNAL inst_coinc_aadd_133_a0COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a1 : std_logic;
SIGNAL inst_coinc_aSelect_539_a10 : std_logic;
SIGNAL inst_coinc_await_cnt_a1_a : std_logic;
SIGNAL inst_coinc_aadd_133_a1COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a2 : std_logic;
SIGNAL inst_coinc_aSelect_538_a24 : std_logic;
SIGNAL inst_coinc_aSelect_538_a23 : std_logic;
SIGNAL inst_coinc_await_cnt_a2_a : std_logic;
SIGNAL inst_coinc_aadd_133_a2COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a3 : std_logic;
SIGNAL inst_coinc_aSelect_537_a10 : std_logic;
SIGNAL inst_coinc_await_cnt_a3_a : std_logic;
SIGNAL inst_coinc_aadd_133_a3COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a4 : std_logic;
SIGNAL inst_coinc_aSelect_536_a10 : std_logic;
SIGNAL inst_coinc_await_cnt_a4_a : std_logic;
SIGNAL inst_coinc_aadd_133_a4COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a5 : std_logic;
SIGNAL inst_coinc_aSelect_535_a10 : std_logic;
SIGNAL inst_coinc_await_cnt_a5_a : std_logic;
SIGNAL inst_coinc_aadd_133_a5COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a6 : std_logic;
SIGNAL inst_coinc_aSelect_534_a10 : std_logic;
SIGNAL inst_coinc_await_cnt_a6_a : std_logic;
SIGNAL inst_coinc_aadd_133_a6COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a7 : std_logic;
SIGNAL inst_coinc_aSelect_533_a3 : std_logic;
SIGNAL inst_coinc_await_cnt_a7_a : std_logic;
SIGNAL inst_coinc_aadd_133_a7COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a8 : std_logic;
SIGNAL inst_coinc_aSelect_532_a3 : std_logic;
SIGNAL inst_coinc_await_cnt_a8_a : std_logic;
SIGNAL inst_coinc_aadd_133_a8COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a9 : std_logic;
SIGNAL inst_coinc_aSelect_531_a3 : std_logic;
SIGNAL inst_coinc_await_cnt_a9_a : std_logic;
SIGNAL inst_coinc_aadd_133_a9COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a10 : std_logic;
SIGNAL inst_coinc_aSelect_530_a3 : std_logic;
SIGNAL inst_coinc_await_cnt_a10_a : std_logic;
SIGNAL inst_coinc_aadd_133_a10COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a11 : std_logic;
SIGNAL inst_coinc_await_cnt_a11_a : std_logic;
SIGNAL inst_coinc_aadd_133_a11COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a12 : std_logic;
SIGNAL inst_coinc_await_cnt_a12_a : std_logic;
SIGNAL inst_coinc_aadd_133_a12COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a13 : std_logic;
SIGNAL inst_coinc_await_cnt_a13_a : std_logic;
SIGNAL inst_coinc_aadd_133_a13COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a14 : std_logic;
SIGNAL inst_coinc_await_cnt_a14_a : std_logic;
SIGNAL inst_coinc_aadd_133_a14COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a15 : std_logic;
SIGNAL inst_coinc_await_cnt_a15_a : std_logic;
SIGNAL inst_coinc_aadd_133_a15COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a16 : std_logic;
SIGNAL inst_coinc_await_cnt_a16_a : std_logic;
SIGNAL inst_coinc_aadd_133_a16COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a17 : std_logic;
SIGNAL inst_coinc_await_cnt_a17_a : std_logic;
SIGNAL inst_coinc_aadd_133_a17COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a18 : std_logic;
SIGNAL inst_coinc_await_cnt_a18_a : std_logic;
SIGNAL inst_coinc_aadd_133_a18COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a19 : std_logic;
SIGNAL inst_coinc_await_cnt_a19_a : std_logic;
SIGNAL inst_coinc_aadd_133_a19COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a20 : std_logic;
SIGNAL inst_coinc_await_cnt_a20_a : std_logic;
SIGNAL inst_coinc_aadd_133_a20COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a21 : std_logic;
SIGNAL inst_coinc_await_cnt_a21_a : std_logic;
SIGNAL inst_coinc_aadd_133_a21COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a22 : std_logic;
SIGNAL inst_coinc_await_cnt_a22_a : std_logic;
SIGNAL inst_coinc_aadd_133_a22COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a23 : std_logic;
SIGNAL inst_coinc_await_cnt_a23_a : std_logic;
SIGNAL inst_coinc_ai_a1164 : std_logic;
SIGNAL inst_coinc_ai_a1549 : std_logic;
SIGNAL inst_coinc_ai_a1194 : std_logic;
SIGNAL inst_coinc_ai_a1550 : std_logic;
SIGNAL inst_coinc_aadd_133_a23COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a24 : std_logic;
SIGNAL inst_coinc_await_cnt_a24_a : std_logic;
SIGNAL inst_coinc_aadd_133_a24COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a25 : std_logic;
SIGNAL inst_coinc_await_cnt_a25_a : std_logic;
SIGNAL inst_coinc_aadd_133_a25COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a26 : std_logic;
SIGNAL inst_coinc_await_cnt_a26_a : std_logic;
SIGNAL inst_coinc_aadd_133_a26COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a27 : std_logic;
SIGNAL inst_coinc_await_cnt_a27_a : std_logic;
SIGNAL inst_coinc_aadd_133_a27COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a28 : std_logic;
SIGNAL inst_coinc_await_cnt_a28_a : std_logic;
SIGNAL inst_coinc_aadd_133_a28COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a29 : std_logic;
SIGNAL inst_coinc_await_cnt_a29_a : std_logic;
SIGNAL inst_coinc_aadd_133_a29COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a30 : std_logic;
SIGNAL inst_coinc_await_cnt_a30_a : std_logic;
SIGNAL inst_coinc_aadd_133_a30COUT : std_logic;
SIGNAL inst_coinc_aadd_133_a31 : std_logic;
SIGNAL inst_coinc_await_cnt_a31_a : std_logic;
SIGNAL inst_coinc_ai_a1150 : std_logic;
SIGNAL inst_coinc_ai_a1548 : std_logic;
SIGNAL inst_coinc_ai_a1240 : std_logic;
SIGNAL inst_coinc_ai_a1551 : std_logic;
SIGNAL inst_coinc_ai_a1072 : std_logic;
SIGNAL inst_coinc_ai_a13 : std_logic;
SIGNAL inst_coinc_alast_down : std_logic;
SIGNAL inst_coinc_alast_down_pol_a8 : std_logic;
SIGNAL inst_coinc_alast_down_pol : std_logic;
SIGNAL inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0 : std_logic;
SIGNAL inst_coinc_ai_a522 : std_logic;
SIGNAL inst_coinc_ai_a315 : std_logic;
SIGNAL inst_coinc_alast_up_pol_a4 : std_logic;
SIGNAL inst_coinc_alast_up_pol : std_logic;
SIGNAL inst_coinc_aCOINCIDENCE_OUT_UP_areg0 : std_logic;
SIGNAL inst_coinc_ai_a345 : std_logic;
SIGNAL inst_coinc_ai_a316 : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a2_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a3_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a4_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a5_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a6_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a7_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a8_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a9_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a10_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a11_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a12_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a13_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a14_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a15_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a16_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a17_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a18_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a19_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a20_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a21_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a22_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a23_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a24_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a25_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a26_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a27_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a28_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a29_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a30_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a31_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a32_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a33_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a34_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a35_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a36_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a37_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a38_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a39_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a40_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a41_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a42_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a43_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a44_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a45_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a46_a : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT : std_logic;
SIGNAL n2426_rtl_0_awysi_counter_asload_path_a47_a : std_logic;
SIGNAL CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT : std_logic;
SIGNAL CNT_rtl_0_awysi_counter_asload_path_a1_a : std_logic;
SIGNAL CNT_rtl_0_awysi_counter_asload_path_a0_a : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hgrant : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hresp0 : std_logic;
SIGNAL NOT_stripe_inst_alpm_instance_alcell_hresp1 : std_logic;
SIGNAL NOT_inst_pll2x_aaltclklock_component_aoutclock0 : std_logic;
SIGNAL NOT_inst_pll2x_aaltclklock_component_aoutclock1 : std_logic;
SIGNAL NOT_inst_hit_counter_aMultiSPE_nl_areg0 : std_logic;
SIGNAL NOT_inst_hit_counter_aOneSPE_nl_areg0 : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_2_local_a24_a : std_logic;
SIGNAL NOT_ahb_slave_inst_amasterhready_areg0 : std_logic;
SIGNAL NOT_inst_ROC_aRST_areg0 : std_logic;
SIGNAL NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a17_a : std_logic;
SIGNAL NOT_inst_fe_testpulse_ai_a21 : std_logic;
SIGNAL NOT_inst_fe_r2r_ai_a59 : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a26_a : std_logic;
SIGNAL NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a1_a : std_logic;
SIGNAL NOT_slaveregister_inst_acommand_0_local_a9_a : std_logic;
SIGNAL NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 : std_logic;
SIGNAL NOT_inst_hit_counter_ff_aMultiSPE1 : std_logic;
SIGNAL NOT_inst_hit_counter_ff_aOneSPE1 : std_logic;
SIGNAL NOT_dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899 : std_logic;

BEGIN

ww_CLK1p <= CLK1p;
ww_CLK2p <= CLK2p;
ww_CLK3p <= CLK3p;
ww_COM_AD_D <= COM_AD_D;
ww_COM_AD_OTR <= COM_AD_OTR;
ww_HDV_Rx <= HDV_Rx;
ww_A_nB <= A_nB;
ww_COINC_DOWN_A <= COINC_DOWN_A;
ww_COINC_DOWN_ABAR <= COINC_DOWN_ABAR;
ww_COINC_DOWN_B <= COINC_DOWN_B;
ww_COINC_DOWN_BBAR <= COINC_DOWN_BBAR;
ww_COINC_UP_A <= COINC_UP_A;
ww_COINC_UP_ABAR <= COINC_UP_ABAR;
ww_COINC_UP_B <= COINC_UP_B;
ww_COINC_UP_BBAR <= COINC_UP_BBAR;
ww_FL_ATTN <= FL_ATTN;
ww_FL_TDO <= FL_TDO;
ww_CLK4p <= CLK4p;
ww_OneSPE <= OneSPE;
ww_FLASH_AD_D <= FLASH_AD_D;
ww_FLASH_NCO <= FLASH_NCO;
ww_MultiSPE <= MultiSPE;
ww_ATWD1_D <= ATWD1_D;
ww_ATWD0_D <= ATWD0_D;
ww_TriggerComplete_0 <= TriggerComplete_0;
ww_TriggerComplete_1 <= TriggerComplete_1;
ww_UARTRXD <= UARTRXD;
ww_INTEXTPIN <= INTEXTPIN;
ww_UARTDSRN <= UARTDSRN;
ww_UARTCTSN <= UARTCTSN;
ww_EBIACK <= EBIACK;
ww_CLK_REF <= CLK_REF;
ww_nPOR <= nPOR;
CLKLK_OUT2p <= ww_CLKLK_OUT2p;
COM_TX_SLEEP <= ww_COM_TX_SLEEP;
COM_DB <= ww_COM_DB;
HDV_RxENA <= ww_HDV_RxENA;
HDV_TxENA <= ww_HDV_TxENA;
HDV_IN <= ww_HDV_IN;
FLASH_AD_STBY <= ww_FLASH_AD_STBY;
ATWDTrigger_0 <= ww_ATWDTrigger_0;
OutputEnable_0 <= ww_OutputEnable_0;
CounterClock_0 <= ww_CounterClock_0;
ShiftClock_0 <= ww_ShiftClock_0;
RampSet_0 <= ww_RampSet_0;
ChannelSelect_0 <= ww_ChannelSelect_0;
ReadWrite_0 <= ww_ReadWrite_0;
AnalogReset_0 <= ww_AnalogReset_0;
DigitalReset_0 <= ww_DigitalReset_0;
DigitalSet_0 <= ww_DigitalSet_0;
ATWD0VDD_SUP <= ww_ATWD0VDD_SUP;
ATWDTrigger_1 <= ww_ATWDTrigger_1;
OutputEnable_1 <= ww_OutputEnable_1;
CounterClock_1 <= ww_CounterClock_1;
ShiftClock_1 <= ww_ShiftClock_1;
RampSet_1 <= ww_RampSet_1;
ChannelSelect_1 <= ww_ChannelSelect_1;
ReadWrite_1 <= ww_ReadWrite_1;
AnalogReset_1 <= ww_AnalogReset_1;
DigitalReset_1 <= ww_DigitalReset_1;
DigitalSet_1 <= ww_DigitalSet_1;
ATWD1VDD_SUP <= ww_ATWD1VDD_SUP;
MultiSPE_nl <= ww_MultiSPE_nl;
OneSPE_nl <= ww_OneSPE_nl;
FE_TEST_PULSE <= ww_FE_TEST_PULSE;
FE_PULSER_P <= ww_FE_PULSER_P;
FE_PULSER_N <= ww_FE_PULSER_N;
R2BUS <= ww_R2BUS;
SingleLED_TRIGGER <= ww_SingleLED_TRIGGER;
COINCIDENCE_OUT_DOWN <= ww_COINCIDENCE_OUT_DOWN;
COINC_DOWN_ALATCH <= ww_COINC_DOWN_ALATCH;
COINC_DOWN_BLATCH <= ww_COINC_DOWN_BLATCH;
COINCIDENCE_OUT_UP <= ww_COINCIDENCE_OUT_UP;
COINC_UP_ALATCH <= ww_COINC_UP_ALATCH;
COINC_UP_BLATCH <= ww_COINC_UP_BLATCH;
FL_Trigger <= ww_FL_Trigger;
FL_Trigger_bar <= ww_FL_Trigger_bar;
FL_PRE_TRIG <= ww_FL_PRE_TRIG;
FL_TMS <= ww_FL_TMS;
FL_TCK <= ww_FL_TCK;
FL_TDI <= ww_FL_TDI;
PDL_FPGA_D <= ww_PDL_FPGA_D;
PGM <= ww_PGM;
UARTDTRN <= ww_UARTDTRN;
UARTRTSN <= ww_UARTRTSN;
UARTTXD <= ww_UARTTXD;
EBIBE <= ww_EBIBE;
EBICSN <= ww_EBICSN;
EBIADDR <= ww_EBIADDR;
EBICLK <= ww_EBICLK;
EBIOEN <= ww_EBIOEN;
EBIWEN <= ww_EBIWEN;
SDRAMADDR <= ww_SDRAMADDR;
SDRAMCSN <= ww_SDRAMCSN;
SDRAMDQM <= ww_SDRAMDQM;
SDRAMRASN <= ww_SDRAMRASN;
SDRAMCASN <= ww_SDRAMCASN;
SDRAMWEN <= ww_SDRAMWEN;
SDRAMCLKE <= ww_SDRAMCLKE;
SDRAMCLKN <= ww_SDRAMCLKN;
SDRAMCLK <= ww_SDRAMCLK;

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0);

ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & 
ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd1_awraddress_sig_a8_a_a26 & atwd1_awraddress_sig_a7_a_a23 & atwd1_awraddress_sig_a6_a_a20 & atwd1_awraddress_sig_a5_a_a17
& atwd1_awraddress_sig_a4_a_a14 & atwd1_awraddress_sig_a3_a_a11 & atwd1_awraddress_sig_a2_a_a8 & atwd1_awraddress_sig_a1_a_a5 & atwd1_awraddress_sig_a0_a_a2);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 & 
ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0);

ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & atwd0_awraddress_sig_a8_a_a26 & atwd0_awraddress_sig_a7_a_a23 & atwd0_awraddress_sig_a6_a_a20 & atwd0_awraddress_sig_a5_a_a17
& atwd0_awraddress_sig_a4_a_a14 & atwd0_awraddress_sig_a3_a_a11 & atwd0_awraddress_sig_a2_a_a8 & atwd0_awraddress_sig_a1_a_a5 & atwd0_awraddress_sig_a0_a_a2);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & ahb_slave_inst_areg_address_a10_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0 & 
ahb_slave_inst_areg_address_a8_a_areg0 & ahb_slave_inst_areg_address_a7_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & 
ahb_slave_inst_areg_address_a2_a_areg0);

ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & inst_flash_ADC_awraddress_sig_a8_a_a26 & inst_flash_ADC_awraddress_sig_a7_a_a23 & 
inst_flash_ADC_awraddress_sig_a6_a_a20 & inst_flash_ADC_awraddress_sig_a5_a_a17 & inst_flash_ADC_awraddress_sig_a4_a_a14 & inst_flash_ADC_awraddress_sig_a3_a_a11 & inst_flash_ADC_awraddress_sig_a2_a_a8 & inst_flash_ADC_awraddress_sig_a1_a_a5 & 
inst_flash_ADC_awraddress_sig_a0_a_a2);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_raddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8);

ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_waddress <= (gnd & gnd & gnd & gnd & gnd & gnd & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a & 
dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a);

ww_stripe_inst_alpm_instance_adp2_adpram_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_adp2_adpram_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_adp2_aportadataout_a0_a <= ww_stripe_inst_alpm_instance_adp2_adpram_adataout(0);

ww_stripe_inst_alpm_instance_adp0_adpram_aaddress <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_adp0_adpram_adatain <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_adp0_aportadataout_a0_a <= ww_stripe_inst_alpm_instance_adp0_adpram_adataout(0);

ww_stripe_inst_alpm_instance_acore_acore_slavehaddr <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehtrans <= (gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehsize <= (a_aVCC & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehburst <= (gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_slavehwdata <= (inst_ahb_master_aslavehwdata_a31_a_areg0 & inst_ahb_master_aslavehwdata_a30_a_areg0 & inst_ahb_master_aslavehwdata_a29_a_areg0 & inst_ahb_master_aslavehwdata_a28_a_areg0 & 
inst_ahb_master_aslavehwdata_a27_a_areg0 & inst_ahb_master_aslavehwdata_a26_a_areg0 & inst_ahb_master_aslavehwdata_a25_a_areg0 & inst_ahb_master_aslavehwdata_a24_a_areg0 & inst_ahb_master_aslavehwdata_a23_a_areg0 & inst_ahb_master_aslavehwdata_a22_a_areg0
& inst_ahb_master_aslavehwdata_a21_a_areg0 & inst_ahb_master_aslavehwdata_a20_a_areg0 & inst_ahb_master_aslavehwdata_a19_a_areg0 & inst_ahb_master_aslavehwdata_a18_a_areg0 & inst_ahb_master_aslavehwdata_a17_a_areg0 & 
inst_ahb_master_aslavehwdata_a16_a_areg0 & inst_ahb_master_aslavehwdata_a15_a_areg0 & inst_ahb_master_aslavehwdata_a14_a_areg0 & inst_ahb_master_aslavehwdata_a13_a_areg0 & inst_ahb_master_aslavehwdata_a12_a_areg0 & inst_ahb_master_aslavehwdata_a11_a_areg0
& inst_ahb_master_aslavehwdata_a10_a_areg0 & inst_ahb_master_aslavehwdata_a9_a_areg0 & inst_ahb_master_aslavehwdata_a8_a_areg0 & inst_ahb_master_aslavehwdata_a7_a_areg0 & inst_ahb_master_aslavehwdata_a6_a_areg0 & inst_ahb_master_aslavehwdata_a5_a_areg0 & 
inst_ahb_master_aslavehwdata_a4_a_areg0 & inst_ahb_master_aslavehwdata_a3_a_areg0 & inst_ahb_master_aslavehwdata_a2_a_areg0 & inst_ahb_master_aslavehwdata_a1_a_areg0 & inst_ahb_master_aslavehwdata_a0_a_areg0);

ww_stripe_inst_alpm_instance_acore_acore_masterhresp <= (NOT stripe_inst_alpm_instance_alcell_hresp1 & NOT stripe_inst_alpm_instance_alcell_hresp0);

ww_stripe_inst_alpm_instance_acore_acore_masterhrdata <= (slaveregister_inst_areg_rdata_a31_a_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 & 
slaveregister_inst_areg_rdata_a27_a_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 & 
slaveregister_inst_areg_rdata_a22_a_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 & 
slaveregister_inst_areg_rdata_a17_a_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 & 
slaveregister_inst_areg_rdata_a12_a_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 & 
slaveregister_inst_areg_rdata_a7_a_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0
& slaveregister_inst_areg_rdata_a1_a_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0);

ww_stripe_inst_alpm_instance_acore_acore_sdramdqsin <= (stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout & stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_sdramdqin <= (stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout & 
stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout
& stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout
& stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout & stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_ebidqin <= (stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout & stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout & 
stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout);

ww_stripe_inst_alpm_instance_acore_acore_intpld <= (gnd & gnd & gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_debugextin <= (gnd & gnd & gnd & gnd);

ww_stripe_inst_alpm_instance_acore_acore_gpi <= (gnd & gnd & gnd & gnd);

stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(2);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(3);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(4);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(5);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(6);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(7);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(8);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(9);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(10);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(12);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(13);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(14);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(15);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(18);
stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhaddr(19);

stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhtrans(0);
stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhtrans(1);

stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhsize(0);
stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhsize(1);

stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhburst(0);
stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhburst(1);
stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhburst(2);

stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(0);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(1);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(2);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(3);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(4);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(5);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(6);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(7);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(8);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(9);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(10);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(11);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(12);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(13);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(14);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(15);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(16);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(17);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(18);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(19);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(20);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(21);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(22);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(23);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(24);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(25);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(26);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(27);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(28);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(29);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(30);
stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a <= ww_stripe_inst_alpm_instance_acore_acore_masterhwdata(31);

stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramcsn(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramcsn(1);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqm(3);

stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(3);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(4);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(5);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(6);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(7);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(8);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(9);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(10);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(11);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(12);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(13);
stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14 <= ww_stripe_inst_alpm_instance_acore_acore_sdramaddr(14);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(3);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(4);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(5);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(6);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(7);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(8);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(9);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(10);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(11);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(12);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(13);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(14);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(15);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(16);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(17);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(18);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(19);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(20);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(21);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(22);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(23);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(24);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(25);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(26);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(27);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(28);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(29);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(30);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqout(31);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout(3);

stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(0);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(1);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(2);
stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3 <= ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe(3);

stripe_inst_alpm_instance_acore_acore_aEBIBE0 <= ww_stripe_inst_alpm_instance_acore_acore_ebibe(0);
stripe_inst_alpm_instance_acore_acore_aEBIBE1 <= ww_stripe_inst_alpm_instance_acore_acore_ebibe(1);

stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(0);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(1);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(2);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(3);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(4);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(5);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(6);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(7);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(8);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(9);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(10);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(11);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(12);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(13);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(14);
stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15 <= ww_stripe_inst_alpm_instance_acore_acore_ebidqout(15);

stripe_inst_alpm_instance_acore_acore_aEBIADDR0 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(0);
stripe_inst_alpm_instance_acore_acore_aEBIADDR1 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(1);
stripe_inst_alpm_instance_acore_acore_aEBIADDR2 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(2);
stripe_inst_alpm_instance_acore_acore_aEBIADDR3 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(3);
stripe_inst_alpm_instance_acore_acore_aEBIADDR4 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(4);
stripe_inst_alpm_instance_acore_acore_aEBIADDR5 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(5);
stripe_inst_alpm_instance_acore_acore_aEBIADDR6 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(6);
stripe_inst_alpm_instance_acore_acore_aEBIADDR7 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(7);
stripe_inst_alpm_instance_acore_acore_aEBIADDR8 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(8);
stripe_inst_alpm_instance_acore_acore_aEBIADDR9 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(9);
stripe_inst_alpm_instance_acore_acore_aEBIADDR10 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(10);
stripe_inst_alpm_instance_acore_acore_aEBIADDR11 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(11);
stripe_inst_alpm_instance_acore_acore_aEBIADDR12 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(12);
stripe_inst_alpm_instance_acore_acore_aEBIADDR13 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(13);
stripe_inst_alpm_instance_acore_acore_aEBIADDR14 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(14);
stripe_inst_alpm_instance_acore_acore_aEBIADDR15 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(15);
stripe_inst_alpm_instance_acore_acore_aEBIADDR16 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(16);
stripe_inst_alpm_instance_acore_acore_aEBIADDR17 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(17);
stripe_inst_alpm_instance_acore_acore_aEBIADDR18 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(18);
stripe_inst_alpm_instance_acore_acore_aEBIADDR19 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(19);
stripe_inst_alpm_instance_acore_acore_aEBIADDR20 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(20);
stripe_inst_alpm_instance_acore_acore_aEBIADDR21 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(21);
stripe_inst_alpm_instance_acore_acore_aEBIADDR22 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(22);
stripe_inst_alpm_instance_acore_acore_aEBIADDR23 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(23);
stripe_inst_alpm_instance_acore_acore_aEBIADDR24 <= ww_stripe_inst_alpm_instance_acore_acore_ebiaddr(24);

stripe_inst_alpm_instance_acore_acore_aEBICSN0 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(0);
stripe_inst_alpm_instance_acore_acore_aEBICSN1 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(1);
stripe_inst_alpm_instance_acore_acore_aEBICSN2 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(2);
stripe_inst_alpm_instance_acore_acore_aEBICSN3 <= ww_stripe_inst_alpm_instance_acore_acore_ebicsn(3);
NOT_stripe_inst_alpm_instance_alcell_hgrant <= NOT stripe_inst_alpm_instance_alcell_hgrant;
NOT_stripe_inst_alpm_instance_alcell_hresp0 <= NOT stripe_inst_alpm_instance_alcell_hresp0;
NOT_stripe_inst_alpm_instance_alcell_hresp1 <= NOT stripe_inst_alpm_instance_alcell_hresp1;
NOT_inst_pll2x_aaltclklock_component_aoutclock0 <= NOT inst_pll2x_aaltclklock_component_aoutclock0;
NOT_inst_pll2x_aaltclklock_component_aoutclock1 <= NOT inst_pll2x_aaltclklock_component_aoutclock1;
NOT_inst_hit_counter_aMultiSPE_nl_areg0 <= NOT inst_hit_counter_aMultiSPE_nl_areg0;
NOT_inst_hit_counter_aOneSPE_nl_areg0 <= NOT inst_hit_counter_aOneSPE_nl_areg0;
NOT_slaveregister_inst_acommand_2_local_a24_a <= NOT slaveregister_inst_acommand_2_local_a24_a;
NOT_ahb_slave_inst_amasterhready_areg0 <= NOT ahb_slave_inst_amasterhready_areg0;
NOT_inst_ROC_aRST_areg0 <= NOT inst_ROC_aRST_areg0;
NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg <= NOT dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg;
NOT_slaveregister_inst_acommand_0_local_a17_a <= NOT slaveregister_inst_acommand_0_local_a17_a;
NOT_inst_fe_testpulse_ai_a21 <= NOT inst_fe_testpulse_ai_a21;
NOT_inst_fe_r2r_ai_a59 <= NOT inst_fe_r2r_ai_a59;
NOT_slaveregister_inst_acommand_0_local_a26_a <= NOT slaveregister_inst_acommand_0_local_a26_a;
NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg <= NOT dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg;
NOT_slaveregister_inst_acommand_0_local_a1_a <= NOT slaveregister_inst_acommand_0_local_a1_a;
NOT_slaveregister_inst_acommand_0_local_a9_a <= NOT slaveregister_inst_acommand_0_local_a9_a;
NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 <= NOT dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12;
NOT_inst_hit_counter_ff_aMultiSPE1 <= NOT inst_hit_counter_ff_aMultiSPE1;
NOT_inst_hit_counter_ff_aOneSPE1 <= NOT inst_hit_counter_ff_aOneSPE1;
NOT_dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899 <= NOT dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899;

stripe_inst_alpm_instance_adp2_adpram : apex20ke_dpram 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "single_port",
	output_mode => "unreg",
	depth => 8192,
	addrwidth => 13,
	width => 8,
	ramblock => 1)
-- pragma translate_on
PORT MAP (
	portaclk => inst_pll2x_aaltclklock_component_aoutclock0,
	portawe => GND,
	portaaddr => ww_stripe_inst_alpm_instance_adp2_adpram_aaddress,
	portadatain => ww_stripe_inst_alpm_instance_adp2_adpram_adatain,
	portadataout => ww_stripe_inst_alpm_instance_adp2_adpram_adataout);

stripe_inst_alpm_instance_adp0_adpram : apex20ke_dpram 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "single_port",
	output_mode => "unreg",
	depth => 8192,
	addrwidth => 13,
	width => 8,
	ramblock => 0)
-- pragma translate_on
PORT MAP (
	portaclk => inst_pll2x_aaltclklock_component_aoutclock0,
	portawe => GND,
	portaaddr => ww_stripe_inst_alpm_instance_adp0_adpram_aaddress,
	portadatain => ww_stripe_inst_alpm_instance_adp0_adpram_adatain,
	portadataout => ww_stripe_inst_alpm_instance_adp0_adpram_adataout);

stripe_inst_alpm_instance_acore_acore : apex20ke_upcore 
-- pragma translate_off
GENERIC MAP (
	processor => "ARM",
	sdram_width => 32,
	sdramdqm_width => 4,
	gpio_width => 4)
-- pragma translate_on
PORT MAP (
	clkref => CLK_REF_acombout,
	npor => nPOR_acombout,
	nreseti => stripe_inst_alpm_instance_acore_anreset_pbidir_acombout,
	slavehclk => inst_pll2x_aaltclklock_component_aoutclock0,
	slavehwrite => GND,
	slavehreadyi => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	slavehselreg => GND,
	slavehsel => a_aVCC,
	slavehmastlock => GND,
	masterhclk => inst_pll2x_aaltclklock_component_aoutclock0,
	masterhready => NOT_ahb_slave_inst_amasterhready_areg0,
	masterhgrant => NOT_stripe_inst_alpm_instance_alcell_hgrant,
	ebiack => EBIACK_acombout,
	uartctsn => UARTCTSN_acombout,
	uartdcdin => stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout,
	uartdsrn => UARTDSRN_acombout,
	uartrxd => UARTRXD_acombout,
	uartriin => stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout,
	intextpin => INTEXTPIN_acombout,
	debugrq => GND,
	debugext0 => GND,
	debugext1 => GND,
	intnmi => stripe_inst_alpm_instance_adp_feedback_sum_a0,
	slavehaddr => ww_stripe_inst_alpm_instance_acore_acore_slavehaddr,
	slavehtrans => ww_stripe_inst_alpm_instance_acore_acore_slavehtrans,
	slavehsize => ww_stripe_inst_alpm_instance_acore_acore_slavehsize,
	slavehburst => ww_stripe_inst_alpm_instance_acore_acore_slavehburst,
	slavehwdata => ww_stripe_inst_alpm_instance_acore_acore_slavehwdata,
	masterhresp => ww_stripe_inst_alpm_instance_acore_acore_masterhresp,
	masterhrdata => ww_stripe_inst_alpm_instance_acore_acore_masterhrdata,
	sdramdqsin => ww_stripe_inst_alpm_instance_acore_acore_sdramdqsin,
	sdramdqin => ww_stripe_inst_alpm_instance_acore_acore_sdramdqin,
	ebidqin => ww_stripe_inst_alpm_instance_acore_acore_ebidqin,
	intpld => ww_stripe_inst_alpm_instance_acore_acore_intpld,
	debugextin => ww_stripe_inst_alpm_instance_acore_acore_debugextin,
	gpi => ww_stripe_inst_alpm_instance_acore_acore_gpi,
	nreseto => stripe_inst_alpm_instance_acore_acore_aNRESETO,
	masterhwrite => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	slavehreadyo => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	sdramclk => stripe_inst_alpm_instance_acore_acore_aSDRAMCLK,
	sdramclkn => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN,
	sdramclke => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE,
	sdramwen => stripe_inst_alpm_instance_acore_acore_aSDRAMWEN,
	sdramcasn => stripe_inst_alpm_instance_acore_acore_aSDRAMCASN,
	sdramrasn => stripe_inst_alpm_instance_acore_acore_aSDRAMRASN,
	sdramdqsoe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	ebiwen => stripe_inst_alpm_instance_acore_acore_aEBIWEN,
	ebioen => stripe_inst_alpm_instance_acore_acore_aEBIOEN,
	ebiclk => stripe_inst_alpm_instance_acore_acore_aEBICLK,
	ebidqoe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	uartrion => stripe_inst_alpm_instance_acore_acore_aUARTRION,
	uartdcdon => stripe_inst_alpm_instance_acore_acore_aUARTDCDON,
	uartdcdrioe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	uarttxd => stripe_inst_alpm_instance_acore_acore_aUARTTXD,
	uartrtsn => stripe_inst_alpm_instance_acore_acore_aUARTRTSN,
	uartdtrn => stripe_inst_alpm_instance_acore_acore_aUARTDTRN,
	masterhaddr => ww_stripe_inst_alpm_instance_acore_acore_masterhaddr,
	masterhtrans => ww_stripe_inst_alpm_instance_acore_acore_masterhtrans,
	masterhsize => ww_stripe_inst_alpm_instance_acore_acore_masterhsize,
	masterhburst => ww_stripe_inst_alpm_instance_acore_acore_masterhburst,
	masterhwdata => ww_stripe_inst_alpm_instance_acore_acore_masterhwdata,
	sdramcsn => ww_stripe_inst_alpm_instance_acore_acore_sdramcsn,
	sdramdqm => ww_stripe_inst_alpm_instance_acore_acore_sdramdqm,
	sdramaddr => ww_stripe_inst_alpm_instance_acore_acore_sdramaddr,
	sdramdqout => ww_stripe_inst_alpm_instance_acore_acore_sdramdqout,
	sdramdqsout => ww_stripe_inst_alpm_instance_acore_acore_sdramdqsout,
	sdramdqoe => ww_stripe_inst_alpm_instance_acore_acore_sdramdqoe,
	ebibe => ww_stripe_inst_alpm_instance_acore_acore_ebibe,
	ebidqout => ww_stripe_inst_alpm_instance_acore_acore_ebidqout,
	ebiaddr => ww_stripe_inst_alpm_instance_acore_acore_ebiaddr,
	ebicsn => ww_stripe_inst_alpm_instance_acore_acore_ebicsn);

ATWDTrigger_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "data_in_to_pin",
	feedback_mode => "from_reg",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWDTrigger_0,
	regout => atwd0_ainst_atwd_trigger_aATWDTrigger_sig);

ATWDTrigger_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "data_in_to_pin",
	feedback_mode => "from_reg",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWDTrigger_1,
	regout => atwd1_ainst_atwd_trigger_aATWDTrigger_sig);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(0),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(1),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(2),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQSOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQS(3),
	combout => stripe_inst_alpm_instance_acore_asdramdqs_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(0),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(1),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(2),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(3),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT4,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(4),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a4_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT5,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(5),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a5_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT6,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(6),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a6_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT7,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(7),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a7_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT8,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(8),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a8_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT9,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(9),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a9_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT10,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(10),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a10_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT11,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(11),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a11_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT12,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(12),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a12_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT13,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(13),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a13_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT14,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(14),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a14_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT15,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(15),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a15_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT16,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(16),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a16_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT17,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(17),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a17_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT18,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(18),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a18_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT19,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(19),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a19_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT20,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(20),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a20_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT21,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(21),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a21_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT22,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(22),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a22_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT23,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(23),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a23_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT24,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(24),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a24_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT25,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(25),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a25_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT26,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(26),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a26_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT27,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(27),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a27_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT28,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(28),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a28_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT29,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(29),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a29_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT30,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(30),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a30_a_acombout);

stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOUT31,
	oe => stripe_inst_alpm_instance_acore_acore_aSDRAMDQOE3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => SDRAMDQ(31),
	combout => stripe_inst_alpm_instance_acore_asdramdq_pbidir_a31_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT0,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(0),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a0_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT1,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(1),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a1_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT2,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(2),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a2_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT3,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(3),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a3_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT4,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(4),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a4_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT5,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(5),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a5_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT6,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(6),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a6_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT7,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(7),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a7_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT8,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(8),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a8_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT9,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(9),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a9_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT10,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(10),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a10_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT11,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(11),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a11_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT12,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(12),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a12_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT13,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(13),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a13_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT14,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(14),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a14_a_acombout);

stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIDQOUT15,
	oe => stripe_inst_alpm_instance_acore_acore_aEBIDQOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => EBIDQ(15),
	combout => stripe_inst_alpm_instance_acore_aebidq_pbidir_a15_a_acombout);

stripe_inst_alpm_instance_acore_auartrin_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTRION,
	oe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => UARTRIN,
	combout => stripe_inst_alpm_instance_acore_auartrin_pbidir_acombout);

stripe_inst_alpm_instance_acore_auartdcdn_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTDCDON,
	oe => stripe_inst_alpm_instance_acore_acore_aUARTDCDRIOE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => UARTDCDN,
	combout => stripe_inst_alpm_instance_acore_auartdcdn_pbidir_acombout);

stripe_inst_alpm_instance_acore_anreset_pbidir_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "bidir",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aNRESETO,
	oe => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => nRESET,
	combout => stripe_inst_alpm_instance_acore_anreset_pbidir_acombout);

CLK4p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK4p,
	combout => CLK4p_acombout);

inst_pll2x_aaltclklock_component_apll : apex20ke_pll 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	input_frequency => 50000,
	clk0_multiply_by => 1,
	clk1_multiply_by => 2,
	clk0_divide_by => 1,
	clk1_divide_by => 1,
	lock_low => 1,
	lock_high => 5,
	invalid_lock_multiplier => 1,
	valid_lock_multiplier => 5,
	phase_shift => 0,
	simulation_type => "timing",
	effective_phase_shift => -766,
	effective_clk0_delay => 47861,
	effective_clk1_delay => 22861)
-- pragma translate_on
PORT MAP (
	clk => CLK4p_acombout,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1);

stripe_inst_alpm_instance_acore_aclk_ref_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK_REF,
	combout => CLK_REF_acombout);

stripe_inst_alpm_instance_acore_anpor_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_nPOR,
	combout => nPOR_acombout);

a_aVCC_aI : apex20ke_lcell 
-- Equation(s):
-- a_aVCC = VCC

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => a_aVCC);

ahb_slave_inst_aslave_state_a662_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a662 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a
-- ahb_slave_inst_aslave_state_a718 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a662,
	cascout => ahb_slave_inst_aslave_state_a718);

ahb_slave_inst_aslave_state_a142_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a142 = stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a & !ahb_slave_inst_aslave_state_a8 & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a1_a,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHSIZE_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a142);

ahb_slave_inst_aslave_state_a664_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a664 = ahb_slave_inst_aslave_state_a9 & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_aslave_state_a9,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a664);

ahb_slave_inst_aslave_state_a661_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a661 = !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a661);

ahb_slave_inst_aslave_state_a665_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a665 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHWRITE
-- ahb_slave_inst_aslave_state_a717 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHWRITE

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a665,
	cascout => ahb_slave_inst_aslave_state_a717);

inst_ROC_aRST_state_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a4 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a4);

inst_ROC_aRST_state_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a5 = DFFE(!inst_ROC_aRST_state_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_ROC_aRST_state_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a5);

inst_ROC_aRST_state_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_state_a6 = DFFE(inst_ROC_aRST_state_a5 # inst_ROC_aRST_state_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_state_a5,
	datad => inst_ROC_aRST_state_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_state_a6);

inst_ROC_aRST_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ROC_aRST_areg0 = DFFE(!inst_ROC_aRST_state_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_ROC_aRST_state_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ROC_aRST_areg0);

ahb_slave_inst_aslave_state_a12_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a12 = DFFE((ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a661 & (ahb_slave_inst_aslave_state_a142 # ahb_slave_inst_aslave_state_a664)) & CASCADE(ahb_slave_inst_aslave_state_a717), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a142,
	datab => ahb_slave_inst_aslave_state_a10,
	datac => ahb_slave_inst_aslave_state_a664,
	datad => ahb_slave_inst_aslave_state_a661,
	cascin => ahb_slave_inst_aslave_state_a717,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a12);

ahb_slave_inst_aslave_state_a667_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a667 = !ahb_slave_inst_aslave_state_a9 & !ahb_slave_inst_aslave_state_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_aslave_state_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a667);

ahb_slave_inst_areduce_nor_311_rtl_0_a234_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_311_rtl_0_a234 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_311_rtl_0_a234);

ahb_slave_inst_aslave_state_a675_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a675 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE
-- ahb_slave_inst_aslave_state_a719 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a675,
	cascout => ahb_slave_inst_aslave_state_a719);

ahb_slave_inst_aslave_state_a716_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a716 = (ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a661 & ahb_slave_inst_aslave_state_a9 & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a) & CASCADE(ahb_slave_inst_aslave_state_a719)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a661,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datad => ahb_slave_inst_aslave_state_a10,
	cascin => ahb_slave_inst_aslave_state_a719,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a716);

ahb_slave_inst_aslave_state_a10_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a10 = DFFE(ahb_slave_inst_aslave_state_a12 # ahb_slave_inst_aslave_state_a716 # !ahb_slave_inst_aslave_state_a667 & ahb_slave_inst_areduce_nor_311_rtl_0_a234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFBA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a12,
	datab => ahb_slave_inst_aslave_state_a667,
	datac => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datad => ahb_slave_inst_aslave_state_a716,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a10);

ahb_slave_inst_areduce_nor_311_rtl_0_a233_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_311_rtl_0_a233 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a
-- ahb_slave_inst_areduce_nor_311_rtl_0_a239 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	cascout => ahb_slave_inst_areduce_nor_311_rtl_0_a239);

ahb_slave_inst_aslave_state_a715_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a715 = (ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a9 # !ahb_slave_inst_aslave_state_a8) & CASCADE(ahb_slave_inst_areduce_nor_311_rtl_0_a239)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a10,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_aslave_state_a8,
	cascin => ahb_slave_inst_areduce_nor_311_rtl_0_a239,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a715);

ahb_slave_inst_aslave_state_a11_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a11 = DFFE(!ahb_slave_inst_aslave_state_a8 & !ahb_slave_inst_aslave_state_a662 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_aslave_state_a662,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a11);

ahb_slave_inst_aslave_state_a666_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a666 = ahb_slave_inst_aslave_state_a9 & (stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a # stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a # !stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a666);

ahb_slave_inst_aslave_state_a169_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a169 = ahb_slave_inst_aslave_state_a662 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & ahb_slave_inst_aslave_state_a666 # !ahb_slave_inst_aslave_state_a8) # !ahb_slave_inst_aslave_state_a662 & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & ahb_slave_inst_aslave_state_a666

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a662,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_aslave_state_a666,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a169);

ahb_slave_inst_aslave_state_a8_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a8 = DFFE(!ahb_slave_inst_aslave_state_a715 & !ahb_slave_inst_aslave_state_a11 & (!ahb_slave_inst_aslave_state_a169 # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0111",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a715,
	datab => ahb_slave_inst_aslave_state_a11,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => ahb_slave_inst_aslave_state_a169,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a8);

ahb_slave_inst_areduce_nor_311_rtl_0_a235_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_311_rtl_0_a235 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a
-- ahb_slave_inst_areduce_nor_311_rtl_0_a238 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_311_rtl_0_a235,
	cascout => ahb_slave_inst_areduce_nor_311_rtl_0_a238);

ahb_slave_inst_aslave_state_a9_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a9 = DFFE((ahb_slave_inst_aslave_state_a666 # ahb_slave_inst_aslave_state_a662 & !ahb_slave_inst_aslave_state_a8 & stripe_inst_alpm_instance_acore_aMASTERHWRITE) & CASCADE(ahb_slave_inst_areduce_nor_311_rtl_0_a238), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a662,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => ahb_slave_inst_aslave_state_a666,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	cascin => ahb_slave_inst_areduce_nor_311_rtl_0_a238,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_aslave_state_a9);

ahb_slave_inst_aSelect_616_a328_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_616_a328 = ahb_slave_inst_aslave_state_a11 # ahb_slave_inst_aslave_state_a12 # ahb_slave_inst_aslave_state_a10 & !ahb_slave_inst_aslave_state_a665

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a11,
	datab => ahb_slave_inst_aslave_state_a12,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => ahb_slave_inst_aslave_state_a665,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_616_a328);

ahb_slave_inst_areduce_nor_404_aI : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areduce_nor_404 = stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a # stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a # !stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_areduce_nor_404);

ahb_slave_inst_aSelect_616_a13_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_616_a13 = stripe_inst_alpm_instance_acore_aMASTERHWRITE # ahb_slave_inst_areduce_nor_311_rtl_0_a234 # ahb_slave_inst_areduce_nor_311_rtl_0_a233 # ahb_slave_inst_areduce_nor_404

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datab => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datac => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datad => ahb_slave_inst_areduce_nor_404,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_616_a13);

ahb_slave_inst_ai_a564_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_ai_a564 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & !ahb_slave_inst_amasterhready_areg0 # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE) # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & !ahb_slave_inst_amasterhready_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "20FD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	datad => ahb_slave_inst_amasterhready_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_ai_a564);

ahb_slave_inst_aSelect_616_a39_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_616_a39 = !ahb_slave_inst_aslave_state_a8 & (ahb_slave_inst_areduce_nor_311_rtl_0_a233 # ahb_slave_inst_ai_a564 & ahb_slave_inst_aslave_state_a662)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3230",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_ai_a564,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datad => ahb_slave_inst_aslave_state_a662,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_616_a39);

ahb_slave_inst_amasterhready_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_amasterhready_areg0 = DFFE(!ahb_slave_inst_aSelect_616_a328 & !ahb_slave_inst_aSelect_616_a39 & (!ahb_slave_inst_aSelect_616_a13 # !ahb_slave_inst_aslave_state_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0013",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a9,
	datab => ahb_slave_inst_aSelect_616_a328,
	datac => ahb_slave_inst_aSelect_616_a13,
	datad => ahb_slave_inst_aSelect_616_a39,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_amasterhready_areg0);

stripe_inst_alpm_instance_alcell_hgrant_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hgrant = GND

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hgrant);

stripe_inst_alpm_instance_acore_aebiack_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_EBIACK,
	combout => EBIACK_acombout);

stripe_inst_alpm_instance_acore_auartctsn_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTCTSN,
	combout => UARTCTSN_acombout);

stripe_inst_alpm_instance_acore_auartdsrn_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTDSRN,
	combout => UARTDSRN_acombout);

stripe_inst_alpm_instance_acore_auartrxd_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_UARTRXD,
	combout => UARTRXD_acombout);

stripe_inst_alpm_instance_acore_aintextpin_pin_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_INTEXTPIN,
	combout => INTEXTPIN_acombout);

stripe_inst_alpm_instance_adp_feedback_sum_a0_I : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_adp_feedback_sum_a0 = stripe_inst_alpm_instance_adp2_aportadataout_a0_a & stripe_inst_alpm_instance_adp0_aportadataout_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_adp2_aportadataout_a0_a,
	datad => stripe_inst_alpm_instance_adp0_aportadataout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_adp_feedback_sum_a0);

inst_master_data_source_aLessThan_13_a171_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a171 = !inst_master_data_source_adata_a22_a & !inst_master_data_source_adata_a23_a & !inst_master_data_source_adata_a20_a & !inst_master_data_source_adata_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a22_a,
	datab => inst_master_data_source_adata_a23_a,
	datac => inst_master_data_source_adata_a20_a,
	datad => inst_master_data_source_adata_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_13_a171);

inst_master_data_source_aLessThan_13_a282_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a282 = (!inst_master_data_source_adata_a17_a & !inst_master_data_source_adata_a18_a & !inst_master_data_source_adata_a16_a & !inst_master_data_source_adata_a19_a) & CASCADE(inst_master_data_source_aLessThan_13_a171)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a17_a,
	datab => inst_master_data_source_adata_a18_a,
	datac => inst_master_data_source_adata_a16_a,
	datad => inst_master_data_source_adata_a19_a,
	cascin => inst_master_data_source_aLessThan_13_a171,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a282);

inst_master_data_source_aadd_15_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a0 = !inst_master_data_source_adata_a0_a
-- inst_master_data_source_aadd_15_a0COUT = CARRY(inst_master_data_source_adata_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a0,
	cout => inst_master_data_source_aadd_15_a0COUT);

inst_master_data_source_aadd_15_rtl_1_a256_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_rtl_1_a256 = inst_master_data_source_aadd_15_a0 & (inst_master_data_source_adata_a0_a # stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_aadd_15_a0 & inst_master_data_source_adata_a0_a & !stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a0,
	datac => inst_master_data_source_adata_a0_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_rtl_1_a256);

inst_master_data_source_adata_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a0_a = DFFE(inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aadd_15_rtl_1_a256, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a281,
	datab => inst_master_data_source_aLessThan_13_a283,
	datac => inst_master_data_source_aLessThan_13_a282,
	datad => inst_master_data_source_aadd_15_rtl_1_a256,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a0_a);

inst_master_data_source_aadd_15_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a1 = inst_master_data_source_adata_a1_a $ inst_master_data_source_aadd_15_a0COUT
-- inst_master_data_source_aadd_15_a1COUT = CARRY(!inst_master_data_source_aadd_15_a0COUT # !inst_master_data_source_adata_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a1_a,
	cin => inst_master_data_source_aadd_15_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a1,
	cout => inst_master_data_source_aadd_15_a1COUT);

inst_master_data_source_aadd_15_rtl_1_a263_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_rtl_1_a263 = inst_master_data_source_aadd_15_a1 & (inst_master_data_source_adata_a1_a # stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_aadd_15_a1 & inst_master_data_source_adata_a1_a & !stripe_inst_alpm_instance_acore_aSLAVEHREADYO

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a1,
	datac => inst_master_data_source_adata_a1_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_rtl_1_a263);

inst_master_data_source_adata_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a1_a = DFFE(inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aadd_15_rtl_1_a263, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a281,
	datab => inst_master_data_source_aLessThan_13_a283,
	datac => inst_master_data_source_aLessThan_13_a282,
	datad => inst_master_data_source_aadd_15_rtl_1_a263,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a1_a);

inst_master_data_source_aadd_15_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a2 = inst_master_data_source_adata_a2_a $ !inst_master_data_source_aadd_15_a1COUT
-- inst_master_data_source_aadd_15_a2COUT = CARRY(inst_master_data_source_adata_a2_a & !inst_master_data_source_aadd_15_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a2_a,
	cin => inst_master_data_source_aadd_15_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a2,
	cout => inst_master_data_source_aadd_15_a2COUT);

inst_master_data_source_adata_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a2_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a2 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a2_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a2_a,
	datab => inst_master_data_source_aadd_15_a2,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a2_a);

inst_master_data_source_aadd_15_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a3 = inst_master_data_source_adata_a3_a $ inst_master_data_source_aadd_15_a2COUT
-- inst_master_data_source_aadd_15_a3COUT = CARRY(!inst_master_data_source_aadd_15_a2COUT # !inst_master_data_source_adata_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a3_a,
	cin => inst_master_data_source_aadd_15_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a3,
	cout => inst_master_data_source_aadd_15_a3COUT);

inst_master_data_source_adata_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a3_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a3 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a3_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a3,
	datac => inst_master_data_source_adata_a3_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a3_a);

inst_master_data_source_aadd_15_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a4 = inst_master_data_source_adata_a4_a $ !inst_master_data_source_aadd_15_a3COUT
-- inst_master_data_source_aadd_15_a4COUT = CARRY(inst_master_data_source_adata_a4_a & !inst_master_data_source_aadd_15_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a4_a,
	cin => inst_master_data_source_aadd_15_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a4,
	cout => inst_master_data_source_aadd_15_a4COUT);

inst_master_data_source_adata_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a4_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a4 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a4_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a4,
	datab => inst_master_data_source_adata_a4_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a4_a);

inst_master_data_source_aadd_15_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a5 = inst_master_data_source_adata_a5_a $ inst_master_data_source_aadd_15_a4COUT
-- inst_master_data_source_aadd_15_a5COUT = CARRY(!inst_master_data_source_aadd_15_a4COUT # !inst_master_data_source_adata_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a5_a,
	cin => inst_master_data_source_aadd_15_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a5,
	cout => inst_master_data_source_aadd_15_a5COUT);

inst_master_data_source_adata_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a5_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a5 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a5_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a5_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a5,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a5_a);

inst_master_data_source_aadd_15_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a6 = inst_master_data_source_adata_a6_a $ !inst_master_data_source_aadd_15_a5COUT
-- inst_master_data_source_aadd_15_a6COUT = CARRY(inst_master_data_source_adata_a6_a & !inst_master_data_source_aadd_15_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a6_a,
	cin => inst_master_data_source_aadd_15_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a6,
	cout => inst_master_data_source_aadd_15_a6COUT);

inst_master_data_source_aLessThan_13_a127_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a127 = inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a282
-- inst_master_data_source_aLessThan_13_a284 = inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aLessThan_13_a282

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a283,
	datac => inst_master_data_source_aLessThan_13_a281,
	datad => inst_master_data_source_aLessThan_13_a282,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a127,
	cascout => inst_master_data_source_aLessThan_13_a284);

inst_master_data_source_aadd_15_rtl_1_a1566_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_rtl_1_a1566 = (inst_master_data_source_aadd_15_a6 & (inst_master_data_source_adata_a6_a # stripe_inst_alpm_instance_acore_aSLAVEHREADYO) # !inst_master_data_source_aadd_15_a6 & inst_master_data_source_adata_a6_a & !stripe_inst_alpm_instance_acore_aSLAVEHREADYO) & CASCADE(inst_master_data_source_aLessThan_13_a284)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a6,
	datac => inst_master_data_source_adata_a6_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	cascin => inst_master_data_source_aLessThan_13_a284,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_rtl_1_a1566);

inst_master_data_source_adata_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a6_a = DFFE(inst_master_data_source_aadd_15_rtl_1_a1566, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_aadd_15_rtl_1_a1566,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a6_a);

inst_master_data_source_aadd_15_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a7 = inst_master_data_source_adata_a7_a $ inst_master_data_source_aadd_15_a6COUT
-- inst_master_data_source_aadd_15_a7COUT = CARRY(!inst_master_data_source_aadd_15_a6COUT # !inst_master_data_source_adata_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	cin => inst_master_data_source_aadd_15_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a7,
	cout => inst_master_data_source_aadd_15_a7COUT);

inst_master_data_source_adata_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a7_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a7 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a7_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a7,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a7_a);

inst_master_data_source_aadd_15_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a8 = inst_master_data_source_adata_a8_a $ !inst_master_data_source_aadd_15_a7COUT
-- inst_master_data_source_aadd_15_a8COUT = CARRY(inst_master_data_source_adata_a8_a & !inst_master_data_source_aadd_15_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a8_a,
	cin => inst_master_data_source_aadd_15_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a8,
	cout => inst_master_data_source_aadd_15_a8COUT);

inst_master_data_source_adata_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a8_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a8 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a8_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a8,
	datab => inst_master_data_source_adata_a8_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a8_a);

inst_master_data_source_aadd_15_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a9 = inst_master_data_source_adata_a9_a $ inst_master_data_source_aadd_15_a8COUT
-- inst_master_data_source_aadd_15_a9COUT = CARRY(!inst_master_data_source_aadd_15_a8COUT # !inst_master_data_source_adata_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a9_a,
	cin => inst_master_data_source_aadd_15_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a9,
	cout => inst_master_data_source_aadd_15_a9COUT);

inst_master_data_source_adata_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a9_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a9 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a9_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a9,
	datab => inst_master_data_source_adata_a9_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a9_a);

inst_master_data_source_aadd_15_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a10 = inst_master_data_source_adata_a10_a $ !inst_master_data_source_aadd_15_a9COUT
-- inst_master_data_source_aadd_15_a10COUT = CARRY(inst_master_data_source_adata_a10_a & !inst_master_data_source_aadd_15_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	cin => inst_master_data_source_aadd_15_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a10,
	cout => inst_master_data_source_aadd_15_a10COUT);

inst_master_data_source_adata_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a10_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a10 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a10_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a10,
	datab => inst_master_data_source_adata_a10_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a10_a);

inst_master_data_source_aadd_15_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a11 = inst_master_data_source_adata_a11_a $ inst_master_data_source_aadd_15_a10COUT
-- inst_master_data_source_aadd_15_a11COUT = CARRY(!inst_master_data_source_aadd_15_a10COUT # !inst_master_data_source_adata_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a11_a,
	cin => inst_master_data_source_aadd_15_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a11,
	cout => inst_master_data_source_aadd_15_a11COUT);

inst_master_data_source_aadd_15_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a12 = inst_master_data_source_adata_a12_a $ !inst_master_data_source_aadd_15_a11COUT
-- inst_master_data_source_aadd_15_a12COUT = CARRY(inst_master_data_source_adata_a12_a & !inst_master_data_source_aadd_15_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a12_a,
	cin => inst_master_data_source_aadd_15_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a12,
	cout => inst_master_data_source_aadd_15_a12COUT);

inst_master_data_source_adata_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a12_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a12 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a12_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a12,
	datac => inst_master_data_source_adata_a12_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a12_a);

inst_master_data_source_aadd_15_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a13 = inst_master_data_source_adata_a13_a $ inst_master_data_source_aadd_15_a12COUT
-- inst_master_data_source_aadd_15_a13COUT = CARRY(!inst_master_data_source_aadd_15_a12COUT # !inst_master_data_source_adata_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	cin => inst_master_data_source_aadd_15_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a13,
	cout => inst_master_data_source_aadd_15_a13COUT);

inst_master_data_source_adata_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a13_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a13 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a13_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	datab => inst_master_data_source_aadd_15_a13,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a13_a);

inst_master_data_source_aadd_15_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a14 = inst_master_data_source_adata_a14_a $ !inst_master_data_source_aadd_15_a13COUT
-- inst_master_data_source_aadd_15_a14COUT = CARRY(inst_master_data_source_adata_a14_a & !inst_master_data_source_aadd_15_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a14_a,
	cin => inst_master_data_source_aadd_15_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a14,
	cout => inst_master_data_source_aadd_15_a14COUT);

inst_master_data_source_adata_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a14_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a14 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a14_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a14_a,
	datab => inst_master_data_source_aadd_15_a14,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a14_a);

inst_master_data_source_aadd_15_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a15 = inst_master_data_source_adata_a15_a $ inst_master_data_source_aadd_15_a14COUT
-- inst_master_data_source_aadd_15_a15COUT = CARRY(!inst_master_data_source_aadd_15_a14COUT # !inst_master_data_source_adata_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a15_a,
	cin => inst_master_data_source_aadd_15_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a15,
	cout => inst_master_data_source_aadd_15_a15COUT);

inst_master_data_source_adata_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a15_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a15 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a15_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a15_a,
	datab => inst_master_data_source_aadd_15_a15,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a15_a);

inst_master_data_source_aadd_15_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a16 = inst_master_data_source_adata_a16_a $ !inst_master_data_source_aadd_15_a15COUT
-- inst_master_data_source_aadd_15_a16COUT = CARRY(inst_master_data_source_adata_a16_a & !inst_master_data_source_aadd_15_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a16_a,
	cin => inst_master_data_source_aadd_15_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a16,
	cout => inst_master_data_source_aadd_15_a16COUT);

inst_master_data_source_adata_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a16_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a16 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a16_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a16,
	datab => inst_master_data_source_adata_a16_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a16_a);

inst_master_data_source_aadd_15_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a17 = inst_master_data_source_adata_a17_a $ inst_master_data_source_aadd_15_a16COUT
-- inst_master_data_source_aadd_15_a17COUT = CARRY(!inst_master_data_source_aadd_15_a16COUT # !inst_master_data_source_adata_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a17_a,
	cin => inst_master_data_source_aadd_15_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a17,
	cout => inst_master_data_source_aadd_15_a17COUT);

inst_master_data_source_adata_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a17_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a17 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a17_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a17,
	datab => inst_master_data_source_adata_a17_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a17_a);

inst_master_data_source_aadd_15_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a18 = inst_master_data_source_adata_a18_a $ !inst_master_data_source_aadd_15_a17COUT
-- inst_master_data_source_aadd_15_a18COUT = CARRY(inst_master_data_source_adata_a18_a & !inst_master_data_source_aadd_15_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a18_a,
	cin => inst_master_data_source_aadd_15_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a18,
	cout => inst_master_data_source_aadd_15_a18COUT);

inst_master_data_source_adata_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a18_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a18 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a18_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a18,
	datac => inst_master_data_source_adata_a18_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a18_a);

inst_master_data_source_aadd_15_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a19 = inst_master_data_source_adata_a19_a $ inst_master_data_source_aadd_15_a18COUT
-- inst_master_data_source_aadd_15_a19COUT = CARRY(!inst_master_data_source_aadd_15_a18COUT # !inst_master_data_source_adata_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a19_a,
	cin => inst_master_data_source_aadd_15_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a19,
	cout => inst_master_data_source_aadd_15_a19COUT);

inst_master_data_source_adata_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a19_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a19 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a19_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a19,
	datac => inst_master_data_source_adata_a19_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a19_a);

inst_master_data_source_aadd_15_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a20 = inst_master_data_source_adata_a20_a $ !inst_master_data_source_aadd_15_a19COUT
-- inst_master_data_source_aadd_15_a20COUT = CARRY(inst_master_data_source_adata_a20_a & !inst_master_data_source_aadd_15_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	cin => inst_master_data_source_aadd_15_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a20,
	cout => inst_master_data_source_aadd_15_a20COUT);

inst_master_data_source_adata_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a20_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a20 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a20_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a20,
	datab => inst_master_data_source_adata_a20_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a20_a);

inst_master_data_source_aadd_15_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a21 = inst_master_data_source_adata_a21_a $ inst_master_data_source_aadd_15_a20COUT
-- inst_master_data_source_aadd_15_a21COUT = CARRY(!inst_master_data_source_aadd_15_a20COUT # !inst_master_data_source_adata_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a21_a,
	cin => inst_master_data_source_aadd_15_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a21,
	cout => inst_master_data_source_aadd_15_a21COUT);

inst_master_data_source_adata_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a21_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a21 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a21_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a21,
	datab => inst_master_data_source_adata_a21_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a21_a);

inst_master_data_source_aadd_15_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a22 = inst_master_data_source_adata_a22_a $ !inst_master_data_source_aadd_15_a21COUT
-- inst_master_data_source_aadd_15_a22COUT = CARRY(inst_master_data_source_adata_a22_a & !inst_master_data_source_aadd_15_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a22_a,
	cin => inst_master_data_source_aadd_15_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a22,
	cout => inst_master_data_source_aadd_15_a22COUT);

inst_master_data_source_adata_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a22_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a22 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a22_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a22,
	datac => inst_master_data_source_adata_a22_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a22_a);

inst_master_data_source_aadd_15_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a23 = inst_master_data_source_adata_a23_a $ inst_master_data_source_aadd_15_a22COUT
-- inst_master_data_source_aadd_15_a23COUT = CARRY(!inst_master_data_source_aadd_15_a22COUT # !inst_master_data_source_adata_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a23_a,
	cin => inst_master_data_source_aadd_15_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a23,
	cout => inst_master_data_source_aadd_15_a23COUT);

inst_master_data_source_adata_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a23_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a23 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a23_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a23,
	datab => inst_master_data_source_adata_a23_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a23_a);

inst_master_data_source_aadd_15_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a24 = inst_master_data_source_adata_a24_a $ !inst_master_data_source_aadd_15_a23COUT
-- inst_master_data_source_aadd_15_a24COUT = CARRY(inst_master_data_source_adata_a24_a & !inst_master_data_source_aadd_15_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a24_a,
	cin => inst_master_data_source_aadd_15_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a24,
	cout => inst_master_data_source_aadd_15_a24COUT);

inst_master_data_source_adata_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a24_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a24 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a24_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a24,
	datac => inst_master_data_source_adata_a24_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a24_a);

inst_master_data_source_aadd_15_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a25 = inst_master_data_source_adata_a25_a $ inst_master_data_source_aadd_15_a24COUT
-- inst_master_data_source_aadd_15_a25COUT = CARRY(!inst_master_data_source_aadd_15_a24COUT # !inst_master_data_source_adata_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a25_a,
	cin => inst_master_data_source_aadd_15_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a25,
	cout => inst_master_data_source_aadd_15_a25COUT);

inst_master_data_source_adata_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a25_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a25 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a25_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a25_a,
	datab => inst_master_data_source_aadd_15_a25,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a25_a);

inst_master_data_source_aadd_15_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a26 = inst_master_data_source_adata_a26_a $ !inst_master_data_source_aadd_15_a25COUT
-- inst_master_data_source_aadd_15_a26COUT = CARRY(inst_master_data_source_adata_a26_a & !inst_master_data_source_aadd_15_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a26_a,
	cin => inst_master_data_source_aadd_15_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a26,
	cout => inst_master_data_source_aadd_15_a26COUT);

inst_master_data_source_adata_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a26_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a26 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a26_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_aadd_15_a26,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => inst_master_data_source_adata_a26_a,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a26_a);

inst_master_data_source_aadd_15_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a27 = inst_master_data_source_adata_a27_a $ inst_master_data_source_aadd_15_a26COUT
-- inst_master_data_source_aadd_15_a27COUT = CARRY(!inst_master_data_source_aadd_15_a26COUT # !inst_master_data_source_adata_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a27_a,
	cin => inst_master_data_source_aadd_15_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a27,
	cout => inst_master_data_source_aadd_15_a27COUT);

inst_master_data_source_adata_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a27_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a27 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a27_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_aadd_15_a27,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => inst_master_data_source_adata_a27_a,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a27_a);

inst_master_data_source_aadd_15_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a28 = inst_master_data_source_adata_a28_a $ !inst_master_data_source_aadd_15_a27COUT
-- inst_master_data_source_aadd_15_a28COUT = CARRY(inst_master_data_source_adata_a28_a & !inst_master_data_source_aadd_15_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a28_a,
	cin => inst_master_data_source_aadd_15_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a28,
	cout => inst_master_data_source_aadd_15_a28COUT);

inst_master_data_source_adata_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a28_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a28 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a28_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a28,
	datab => inst_master_data_source_adata_a28_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a28_a);

inst_master_data_source_aadd_15_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a29 = inst_master_data_source_adata_a29_a $ inst_master_data_source_aadd_15_a28COUT
-- inst_master_data_source_aadd_15_a29COUT = CARRY(!inst_master_data_source_aadd_15_a28COUT # !inst_master_data_source_adata_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_adata_a29_a,
	cin => inst_master_data_source_aadd_15_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a29,
	cout => inst_master_data_source_aadd_15_a29COUT);

inst_master_data_source_adata_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a29_a = DFFE(inst_master_data_source_aadd_15_a29 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a29,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a29_a);

inst_master_data_source_aadd_15_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a30 = inst_master_data_source_adata_a30_a $ !inst_master_data_source_aadd_15_a29COUT
-- inst_master_data_source_aadd_15_a30COUT = CARRY(inst_master_data_source_adata_a30_a & !inst_master_data_source_aadd_15_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a30_a,
	cin => inst_master_data_source_aadd_15_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a30,
	cout => inst_master_data_source_aadd_15_a30COUT);

inst_master_data_source_adata_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a30_a = DFFE(inst_master_data_source_aadd_15_a30 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a30,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a30_a);

inst_master_data_source_aadd_15_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aadd_15_a31 = inst_master_data_source_aadd_15_a30COUT $ inst_master_data_source_adata_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_adata_a31_a,
	cin => inst_master_data_source_aadd_15_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aadd_15_a31);

inst_master_data_source_adata_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a31_a = DFFE(inst_master_data_source_aadd_15_a31 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a31,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a31_a);

inst_master_data_source_aLessThan_13_a157_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a157 = !inst_master_data_source_adata_a28_a & !inst_master_data_source_adata_a29_a & !inst_master_data_source_adata_a30_a & !inst_master_data_source_adata_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a28_a,
	datab => inst_master_data_source_adata_a29_a,
	datac => inst_master_data_source_adata_a30_a,
	datad => inst_master_data_source_adata_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_13_a157);

inst_master_data_source_aLessThan_13_a281_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a281 = (!inst_master_data_source_adata_a26_a & !inst_master_data_source_adata_a24_a & !inst_master_data_source_adata_a27_a & !inst_master_data_source_adata_a25_a) & CASCADE(inst_master_data_source_aLessThan_13_a157)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a26_a,
	datab => inst_master_data_source_adata_a24_a,
	datac => inst_master_data_source_adata_a27_a,
	datad => inst_master_data_source_adata_a25_a,
	cascin => inst_master_data_source_aLessThan_13_a157,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a281);

inst_master_data_source_adata_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_adata_a11_a = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a11 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a11_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a11,
	datac => inst_master_data_source_adata_a11_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_adata_a11_a);

inst_master_data_source_aLessThan_13_a201_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a201 = !inst_master_data_source_adata_a15_a & !inst_master_data_source_adata_a13_a & !inst_master_data_source_adata_a12_a & !inst_master_data_source_adata_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a15_a,
	datab => inst_master_data_source_adata_a13_a,
	datac => inst_master_data_source_adata_a12_a,
	datad => inst_master_data_source_adata_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_master_data_source_aLessThan_13_a201);

inst_master_data_source_aLessThan_13_a283_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_aLessThan_13_a283 = (!inst_master_data_source_adata_a11_a & !inst_master_data_source_adata_a8_a & !inst_master_data_source_adata_a10_a & !inst_master_data_source_adata_a9_a) & CASCADE(inst_master_data_source_aLessThan_13_a201)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a11_a,
	datab => inst_master_data_source_adata_a8_a,
	datac => inst_master_data_source_adata_a10_a,
	datad => inst_master_data_source_adata_a9_a,
	cascin => inst_master_data_source_aLessThan_13_a201,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_master_data_source_aLessThan_13_a283);

inst_master_data_source_awdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a0_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aadd_15_rtl_1_a256, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a283,
	datab => inst_master_data_source_aLessThan_13_a282,
	datac => inst_master_data_source_aLessThan_13_a281,
	datad => inst_master_data_source_aadd_15_rtl_1_a256,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a0_a_areg0);

inst_ahb_master_aslavehwdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a0_a_areg0 = DFFE(inst_master_data_source_awdata_a0_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a0_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a0_a_areg0);

inst_master_data_source_awdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a1_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a283 & inst_master_data_source_aLessThan_13_a282 & inst_master_data_source_aLessThan_13_a281 & inst_master_data_source_aadd_15_rtl_1_a263, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a283,
	datab => inst_master_data_source_aLessThan_13_a282,
	datac => inst_master_data_source_aLessThan_13_a281,
	datad => inst_master_data_source_aadd_15_rtl_1_a263,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a1_a_areg0);

inst_ahb_master_aslavehwdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a1_a_areg0 = DFFE(inst_master_data_source_awdata_a1_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a1_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a1_a_areg0);

inst_master_data_source_awdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a2_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a2 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a2_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a2,
	datac => inst_master_data_source_adata_a2_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a2_a_areg0);

inst_ahb_master_aslavehwdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a2_a_areg0 = DFFE(inst_master_data_source_awdata_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a2_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a2_a_areg0);

inst_master_data_source_awdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a3_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a3 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a3_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a3_a,
	datac => inst_master_data_source_aadd_15_a3,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a3_a_areg0);

inst_ahb_master_aslavehwdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a3_a_areg0 = DFFE(inst_master_data_source_awdata_a3_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a3_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a3_a_areg0);

inst_master_data_source_awdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a4_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a4 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a4_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a4,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_adata_a4_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a4_a_areg0);

inst_ahb_master_aslavehwdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a4_a_areg0 = DFFE(inst_master_data_source_awdata_a4_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a4_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a4_a_areg0);

inst_master_data_source_awdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a5_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a5 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a5_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_aadd_15_a5,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => inst_master_data_source_adata_a5_a,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a5_a_areg0);

inst_ahb_master_aslavehwdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a5_a_areg0 = DFFE(inst_master_data_source_awdata_a5_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a5_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a5_a_areg0);

inst_master_data_source_awdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a6_a_areg0 = DFFE(inst_master_data_source_aadd_15_rtl_1_a1566, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_aadd_15_rtl_1_a1566,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a6_a_areg0);

inst_ahb_master_aslavehwdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a6_a_areg0 = DFFE(inst_master_data_source_awdata_a6_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a6_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a6_a_areg0);

inst_master_data_source_awdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a7_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a7 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a7_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a7_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a7,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a7_a_areg0);

inst_ahb_master_aslavehwdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a7_a_areg0 = DFFE(inst_master_data_source_awdata_a7_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a7_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a7_a_areg0);

inst_master_data_source_awdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a8_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a8 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a8_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a8_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a8,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a8_a_areg0);

inst_ahb_master_aslavehwdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a8_a_areg0 = DFFE(inst_master_data_source_awdata_a8_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a8_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a8_a_areg0);

inst_master_data_source_awdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a9_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a9 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a9_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a9,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_adata_a9_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a9_a_areg0);

inst_ahb_master_aslavehwdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a9_a_areg0 = DFFE(inst_master_data_source_awdata_a9_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a9_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a9_a_areg0);

inst_master_data_source_awdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a10_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a10 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a10_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a10_a,
	datab => inst_master_data_source_aadd_15_a10,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a10_a_areg0);

inst_ahb_master_aslavehwdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a10_a_areg0 = DFFE(inst_master_data_source_awdata_a10_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a10_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a10_a_areg0);

inst_master_data_source_awdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a11_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a11 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a11_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a11_a,
	datab => inst_master_data_source_aadd_15_a11,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a11_a_areg0);

inst_ahb_master_aslavehwdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a11_a_areg0 = DFFE(inst_master_data_source_awdata_a11_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a11_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a11_a_areg0);

inst_master_data_source_awdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a12_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a12 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a12_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a12_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a12,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a12_a_areg0);

inst_ahb_master_aslavehwdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a12_a_areg0 = DFFE(inst_master_data_source_awdata_a12_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a12_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a12_a_areg0);

inst_master_data_source_awdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a13_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a13 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a13_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a13_a,
	datab => inst_master_data_source_aadd_15_a13,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a13_a_areg0);

inst_ahb_master_aslavehwdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a13_a_areg0 = DFFE(inst_master_data_source_awdata_a13_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a13_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a13_a_areg0);

inst_master_data_source_awdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a14_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a14 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a14_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a14_a,
	datab => inst_master_data_source_aadd_15_a14,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a14_a_areg0);

inst_ahb_master_aslavehwdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a14_a_areg0 = DFFE(inst_master_data_source_awdata_a14_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a14_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a14_a_areg0);

inst_master_data_source_awdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a15_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a15 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a15_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a15_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a15,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a15_a_areg0);

inst_ahb_master_aslavehwdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a15_a_areg0 = DFFE(inst_master_data_source_awdata_a15_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a15_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a15_a_areg0);

inst_master_data_source_awdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a16_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a16 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a16_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a16,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_adata_a16_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a16_a_areg0);

inst_ahb_master_aslavehwdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a16_a_areg0 = DFFE(inst_master_data_source_awdata_a16_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a16_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a16_a_areg0);

inst_master_data_source_awdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a17_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a17 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a17_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a17_a,
	datab => inst_master_data_source_aadd_15_a17,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a17_a_areg0);

inst_ahb_master_aslavehwdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a17_a_areg0 = DFFE(inst_master_data_source_awdata_a17_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a17_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a17_a_areg0);

inst_master_data_source_awdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a18_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a18 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a18_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a18,
	datac => inst_master_data_source_adata_a18_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a18_a_areg0);

inst_ahb_master_aslavehwdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a18_a_areg0 = DFFE(inst_master_data_source_awdata_a18_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a18_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a18_a_areg0);

inst_master_data_source_awdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a19_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a19 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a19_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a19,
	datac => inst_master_data_source_adata_a19_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a19_a_areg0);

inst_ahb_master_aslavehwdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a19_a_areg0 = DFFE(inst_master_data_source_awdata_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a19_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a19_a_areg0);

inst_master_data_source_awdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a20_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a20 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a20_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a20_a,
	datab => inst_master_data_source_aadd_15_a20,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a20_a_areg0);

inst_ahb_master_aslavehwdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a20_a_areg0 = DFFE(inst_master_data_source_awdata_a20_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a20_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a20_a_areg0);

inst_master_data_source_awdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a21_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a21 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a21_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a21_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a21,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a21_a_areg0);

inst_ahb_master_aslavehwdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a21_a_areg0 = DFFE(inst_master_data_source_awdata_a21_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a21_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a21_a_areg0);

inst_master_data_source_awdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a22_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a22 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a22_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a22_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a22,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a22_a_areg0);

inst_ahb_master_aslavehwdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a22_a_areg0 = DFFE(inst_master_data_source_awdata_a22_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a22_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a22_a_areg0);

inst_master_data_source_awdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a23_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a23 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a23_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a23,
	datab => inst_master_data_source_adata_a23_a,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a23_a_areg0);

inst_ahb_master_aslavehwdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a23_a_areg0 = DFFE(inst_master_data_source_awdata_a23_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a23_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a23_a_areg0);

inst_master_data_source_awdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a24_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a24 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a24_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_aadd_15_a24,
	datac => inst_master_data_source_adata_a24_a,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a24_a_areg0);

inst_ahb_master_aslavehwdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a24_a_areg0 = DFFE(inst_master_data_source_awdata_a24_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a24_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a24_a_areg0);

inst_master_data_source_awdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a25_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a25 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a25_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aLessThan_13_a127,
	datab => inst_master_data_source_adata_a25_a,
	datac => inst_master_data_source_aadd_15_a25,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a25_a_areg0);

inst_ahb_master_aslavehwdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a25_a_areg0 = DFFE(inst_master_data_source_awdata_a25_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_master_data_source_awdata_a25_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a25_a_areg0);

inst_master_data_source_awdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a26_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a26 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a26_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_aadd_15_a26,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => inst_master_data_source_adata_a26_a,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a26_a_areg0);

inst_ahb_master_aslavehwdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a26_a_areg0 = DFFE(inst_master_data_source_awdata_a26_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a26_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a26_a_areg0);

inst_master_data_source_awdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a27_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a27 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a27_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	datab => inst_master_data_source_aadd_15_a27,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => inst_master_data_source_adata_a27_a,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a27_a_areg0);

inst_ahb_master_aslavehwdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a27_a_areg0 = DFFE(inst_master_data_source_awdata_a27_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a27_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a27_a_areg0);

inst_master_data_source_awdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a28_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & (stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_aadd_15_a28 # !stripe_inst_alpm_instance_acore_aSLAVEHREADYO & inst_master_data_source_adata_a28_a), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C088",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_adata_a28_a,
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a28,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a28_a_areg0);

inst_ahb_master_aslavehwdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a28_a_areg0 = DFFE(inst_master_data_source_awdata_a28_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a28_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a28_a_areg0);

inst_master_data_source_awdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a29_a_areg0 = DFFE(inst_master_data_source_aadd_15_a29 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_master_data_source_aadd_15_a29,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a29_a_areg0);

inst_ahb_master_aslavehwdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a29_a_areg0 = DFFE(inst_master_data_source_awdata_a29_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a29_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a29_a_areg0);

inst_master_data_source_awdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a30_a_areg0 = DFFE(inst_master_data_source_aadd_15_a30 & inst_master_data_source_aLessThan_13_a127 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aadd_15_a30,
	datac => inst_master_data_source_aLessThan_13_a127,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a30_a_areg0);

inst_ahb_master_aslavehwdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a30_a_areg0 = DFFE(inst_master_data_source_awdata_a30_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a30_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a30_a_areg0);

inst_master_data_source_awdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_master_data_source_awdata_a31_a_areg0 = DFFE(inst_master_data_source_aLessThan_13_a127 & inst_master_data_source_aadd_15_a31 & stripe_inst_alpm_instance_acore_aSLAVEHREADYO, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_master_data_source_aLessThan_13_a127,
	datac => inst_master_data_source_aadd_15_a31,
	datad => stripe_inst_alpm_instance_acore_aSLAVEHREADYO,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_master_data_source_awdata_a31_a_areg0);

inst_ahb_master_aslavehwdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_ahb_master_aslavehwdata_a31_a_areg0 = DFFE(inst_master_data_source_awdata_a31_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_master_data_source_awdata_a31_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_ahb_master_aslavehwdata_a31_a_areg0);

ahb_slave_inst_aSelect_654_a523_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a523 = stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3F3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a523);

ahb_slave_inst_aSelect_654_a538_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a538 = !ahb_slave_inst_aslave_state_a11 & (ahb_slave_inst_aslave_state_a8 # ahb_slave_inst_aslave_state_a662 & !ahb_slave_inst_aSelect_654_a523)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4454",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a11,
	datab => ahb_slave_inst_aslave_state_a8,
	datac => ahb_slave_inst_aslave_state_a662,
	datad => ahb_slave_inst_aSelect_654_a523,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a538);

ahb_slave_inst_aSelect_654_a122_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a122 = ahb_slave_inst_aslave_state_a9 & (ahb_slave_inst_areduce_nor_311_rtl_0_a233 # ahb_slave_inst_areduce_nor_311_rtl_0_a234 # ahb_slave_inst_areduce_nor_404)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datab => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_areduce_nor_404,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a122);

ahb_slave_inst_aSelect_654_a547_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a547 = ahb_slave_inst_aSelect_654_a538 & !ahb_slave_inst_aSelect_654_a122 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !ahb_slave_inst_aslave_state_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "008C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datab => ahb_slave_inst_aSelect_654_a538,
	datac => ahb_slave_inst_aslave_state_a10,
	datad => ahb_slave_inst_aSelect_654_a122,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a547);

ahb_slave_inst_aSelect_633_a75_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_633_a75 = !ahb_slave_inst_areduce_nor_311_rtl_0_a234 & stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & ahb_slave_inst_aslave_state_a9 & ahb_slave_inst_aslave_state_a661

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_aslave_state_a661,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_633_a75);

ahb_slave_inst_aSelect_620_a154_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_620_a154 = !ahb_slave_inst_aslave_state_a12 & (!stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # !ahb_slave_inst_aslave_state_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "030F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_aslave_state_a10,
	datac => ahb_slave_inst_aslave_state_a12,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_620_a154);

ahb_slave_inst_aSelect_633_a76_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_633_a76 = !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & ahb_slave_inst_aslave_state_a662 & !ahb_slave_inst_aslave_state_a8 & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datab => ahb_slave_inst_aslave_state_a662,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_633_a76);

ahb_slave_inst_aSelect_637_a79_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_637_a79 = !ahb_slave_inst_areduce_nor_311_rtl_0_a233 & (ahb_slave_inst_aSelect_633_a75 # ahb_slave_inst_aSelect_633_a76) # !ahb_slave_inst_aSelect_620_a154

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F3B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_633_a75,
	datab => ahb_slave_inst_aSelect_620_a154,
	datac => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datad => ahb_slave_inst_aSelect_633_a76,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_637_a79);

ahb_slave_inst_areg_address_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a14_a_areg0 = DFFE(ahb_slave_inst_aSelect_654_a547 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a & ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547 & (ahb_slave_inst_areg_address_a14_a_areg0 # stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a & ahb_slave_inst_aSelect_637_a79), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_654_a547,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a14_a,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a14_a_areg0);

ahb_slave_inst_areg_address_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a13_a_areg0 = DFFE(ahb_slave_inst_aSelect_637_a79 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a # !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a13_a_areg0) # !ahb_slave_inst_aSelect_637_a79 & !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a13_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_637_a79,
	datab => stripe_inst_alpm_instance_acore_aMASTERHADDR_a13_a,
	datac => ahb_slave_inst_aSelect_654_a547,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a13_a_areg0);

ahb_slave_inst_areg_address_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a15_a_areg0 = DFFE(ahb_slave_inst_aSelect_654_a547 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a & ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547 & (ahb_slave_inst_areg_address_a15_a_areg0 # stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a & ahb_slave_inst_aSelect_637_a79), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_654_a547,
	datab => ahb_slave_inst_areg_address_a15_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a15_a,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a15_a_areg0);

slaveregister_inst_aMux_1455_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1455_a8 = !ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1455_a8);

ahb_slave_inst_areg_address_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a12_a_areg0 = DFFE(ahb_slave_inst_areg_address_a12_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a & ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547) # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a & ahb_slave_inst_aSelect_637_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_aSelect_654_a547,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a12_a,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a12_a_areg0);

ahb_slave_inst_aslave_state_a149_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aslave_state_a149 = stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & ahb_slave_inst_aslave_state_a9 & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a & !stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datab => ahb_slave_inst_aslave_state_a9,
	datac => stripe_inst_alpm_instance_acore_aMASTERHBURST_a2_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHBURST_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aslave_state_a149);

ahb_slave_inst_aSelect_654_a575_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a575 = (!ahb_slave_inst_aslave_state_a8 & !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a & stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a & stripe_inst_alpm_instance_acore_aMASTERHWRITE) & CASCADE(ahb_slave_inst_aslave_state_a718)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a8,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWRITE,
	cascin => ahb_slave_inst_aslave_state_a718,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a575);

ahb_slave_inst_aSelect_654_a569_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_654_a569 = ahb_slave_inst_aSelect_654_a575 # ahb_slave_inst_aslave_state_a675 & (ahb_slave_inst_aslave_state_a10 # ahb_slave_inst_aslave_state_a149)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a10,
	datab => ahb_slave_inst_aslave_state_a149,
	datac => ahb_slave_inst_aSelect_654_a575,
	datad => ahb_slave_inst_aslave_state_a675,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_654_a569);

ahb_slave_inst_areg_write_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_write_areg0 = DFFE(ahb_slave_inst_aSelect_654_a569 # ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_aslave_state_a12 # !ahb_slave_inst_aSelect_654_a547), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFB0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a12,
	datab => ahb_slave_inst_aSelect_654_a547,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_aSelect_654_a569,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_write_areg0);

ahb_slave_inst_areg_address_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a2_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a & (ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a2_a_areg0) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a & !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a2_a,
	datab => ahb_slave_inst_aSelect_654_a547,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a2_a_areg0);

ahb_slave_inst_areg_address_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a3_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a & (ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a3_a_areg0) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a & !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a3_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a3_a,
	datab => ahb_slave_inst_aSelect_654_a547,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a3_a_areg0);

ahb_slave_inst_areg_address_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a4_a_areg0 = DFFE(ahb_slave_inst_aSelect_637_a79 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a # ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_aSelect_654_a547) # !ahb_slave_inst_aSelect_637_a79 & ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_aSelect_654_a547, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_637_a79,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_aSelect_654_a547,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a4_a_areg0);

ahb_slave_inst_areg_address_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a5_a_areg0 = DFFE(ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a # !ahb_slave_inst_aSelect_654_a547 & (ahb_slave_inst_areg_address_a5_a_areg0 # ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_654_a547,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_aSelect_637_a79,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a5_a_areg0);

ahb_slave_inst_areg_address_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a6_a_areg0 = DFFE(ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a # !ahb_slave_inst_aSelect_654_a547 & (ahb_slave_inst_areg_address_a6_a_areg0 # ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_654_a547,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_aSelect_637_a79,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a6_a_areg0);

ahb_slave_inst_areg_address_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a7_a_areg0 = DFFE(ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a # !ahb_slave_inst_aSelect_654_a547 & (ahb_slave_inst_areg_address_a7_a_areg0 # ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_654_a547,
	datab => ahb_slave_inst_areg_address_a7_a_areg0,
	datac => ahb_slave_inst_aSelect_637_a79,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a7_a_areg0);

ahb_slave_inst_areg_address_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a8_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a & (ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a8_a_areg0) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a & !ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_areg_address_a8_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a8_a,
	datab => ahb_slave_inst_aSelect_654_a547,
	datac => ahb_slave_inst_areg_address_a8_a_areg0,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a8_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101111100011",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 0,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a0_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a);

slaveregister_inst_ai_a1649_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1649 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a0_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1649);

slaveregister_inst_ai_a6812_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6812 = slaveregister_inst_aMux_1455_a8 & (ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a1649) # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1455_a8,
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a1649,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6812);

ahb_slave_inst_areg_address_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a18_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a & (ahb_slave_inst_aSelect_637_a79 # ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_aSelect_654_a547) # !stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a & ahb_slave_inst_areg_address_a18_a_areg0 & !ahb_slave_inst_aSelect_654_a547, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHADDR_a18_a,
	datab => ahb_slave_inst_aSelect_637_a79,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_aSelect_654_a547,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a18_a_areg0);

ahb_slave_inst_areg_address_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a19_a_areg0 = DFFE(ahb_slave_inst_aSelect_654_a547 & ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a # !ahb_slave_inst_aSelect_654_a547 & (ahb_slave_inst_areg_address_a19_a_areg0 # ahb_slave_inst_aSelect_637_a79 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_654_a547,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_aSelect_637_a79,
	datad => stripe_inst_alpm_instance_acore_aMASTERHADDR_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a19_a_areg0);

slaveregister_inst_ai_a34161_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34161 = !ahb_slave_inst_areg_address_a15_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0 & ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a15_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34161);

slaveregister_inst_ai_a6974_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6974 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_areg_rdata_a0_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6974);

slaveregister_inst_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areduce_nor_3 = ahb_slave_inst_areg_address_a19_a_areg0 # ahb_slave_inst_areg_address_a18_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => ahb_slave_inst_areg_address_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_areduce_nor_3);

slaveregister_inst_ai_a784_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a784 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a784);

slaveregister_inst_aMux_1298_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1298_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a784) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a1649

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a784,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a1649,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1298_rtl_1_rtl_1_a0);

ahb_slave_inst_aSelect_620_a30_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_620_a30 = ahb_slave_inst_aslave_state_a9 & (ahb_slave_inst_areduce_nor_311_rtl_0_a234 # stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a & ahb_slave_inst_aslave_state_a661)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a234,
	datab => stripe_inst_alpm_instance_acore_aMASTERHBURST_a0_a,
	datac => ahb_slave_inst_aslave_state_a9,
	datad => ahb_slave_inst_aslave_state_a661,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_620_a30);

ahb_slave_inst_aSelect_620_a29_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_620_a29 = ahb_slave_inst_aslave_state_a662 & !ahb_slave_inst_aslave_state_a8 & (ahb_slave_inst_areduce_nor_311_rtl_0_a235 # ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a662,
	datab => ahb_slave_inst_areduce_nor_311_rtl_0_a235,
	datac => ahb_slave_inst_aslave_state_a8,
	datad => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_620_a29);

ahb_slave_inst_areg_enable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_enable_areg0 = DFFE(!ahb_slave_inst_areduce_nor_311_rtl_0_a233 & (ahb_slave_inst_aSelect_620_a30 # ahb_slave_inst_aSelect_620_a29) # !ahb_slave_inst_aSelect_620_a154, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "54FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areduce_nor_311_rtl_0_a233,
	datab => ahb_slave_inst_aSelect_620_a30,
	datac => ahb_slave_inst_aSelect_620_a29,
	datad => ahb_slave_inst_aSelect_620_a154,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_enable_areg0);

slaveregister_inst_ai_a34236_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34236 = ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_enable_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0
-- slaveregister_inst_ai_a34311 = ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_enable_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	datad => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34236,
	cascout => slaveregister_inst_ai_a34311);

slaveregister_inst_ai_a34309_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34309 = (!ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0) & CASCADE(slaveregister_inst_ai_a34311)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	cascin => slaveregister_inst_ai_a34311,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34309);

FLASH_AD_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(0),
	combout => FLASH_AD_D_a0_a_acombout);

inst_flash_ADC_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a0_a_a2 = slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a34309 & FLASH_AD_D_a0_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34309,
	datac => FLASH_AD_D_a0_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a0_a_a2);

slaveregister_inst_acom_ctrl_local_a3_a_a192_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a3_a_a192 = !ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_areg_address_a19_a_areg0 # ahb_slave_inst_areg_address_a18_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a19_a_areg0,
	datab => ahb_slave_inst_areg_address_a18_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_ctrl_local_a3_a_a192);

slaveregister_inst_areduce_nor_70_a48_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areduce_nor_70_a48 = ahb_slave_inst_areg_address_a19_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_areduce_nor_70_a48);

slaveregister_inst_acom_tx_data_a7_a_a64_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a7_a_a64 = !ahb_slave_inst_areg_address_a6_a_areg0 & ahb_slave_inst_areg_enable_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_tx_data_a7_a_a64);

slaveregister_inst_acom_tx_data_a7_a_a60_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a7_a_a60 = slaveregister_inst_aMux_1455_a8 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areduce_nor_70_a48 & slaveregister_inst_acom_tx_data_a7_a_a64
-- slaveregister_inst_acom_tx_data_a7_a_a90 = slaveregister_inst_aMux_1455_a8 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areduce_nor_70_a48 & slaveregister_inst_acom_tx_data_a7_a_a64

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1455_a8,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_areduce_nor_70_a48,
	datad => slaveregister_inst_acom_tx_data_a7_a_a64,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_tx_data_a7_a_a60,
	cascout => slaveregister_inst_acom_tx_data_a7_a_a90);

slaveregister_inst_acommand_0_local_a30_a_a201_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a201 = !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_0_local_a30_a_a201);

slaveregister_inst_acommand_0_local_a30_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a_a4 = slaveregister_inst_acom_ctrl_local_a3_a_a192 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_tx_data_a7_a_a60 & slaveregister_inst_acommand_0_local_a30_a_a201

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a3_a_a192,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acom_tx_data_a7_a_a60,
	datad => slaveregister_inst_acommand_0_local_a30_a_a201,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_0_local_a30_a_a4);

slaveregister_inst_acommand_0_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a16_a);

slaveregister_inst_acommand_0_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a17_a);

inst_flash_ADC_ai_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_ai_a3 = !slaveregister_inst_acommand_0_local_a16_a & !slaveregister_inst_acommand_0_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1111",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a16_a,
	datab => slaveregister_inst_acommand_0_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_ai_a3);

OneSPE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_OneSPE,
	combout => OneSPE_acombout);

inst_flash_ADC_adisc_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adisc = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_acommand_0_local_a17_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_acommand_0_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_adisc);

inst_flash_ADC_awraddress_a0_a_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a0_a_a1 = !inst_flash_ADC_aMEM_write_addr_a9_a & (slaveregister_inst_acommand_0_local_a16_a # slaveregister_inst_acommand_0_local_a17_a & inst_flash_ADC_adisc)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5540",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a9_a,
	datab => slaveregister_inst_acommand_0_local_a17_a,
	datac => inst_flash_ADC_adisc,
	datad => slaveregister_inst_acommand_0_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_a0_a_a1);

inst_flash_ADC_aadd_13_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a0 = !inst_flash_ADC_aMEM_write_addr_a0_a
-- inst_flash_ADC_aadd_13_a0COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a0,
	cout => inst_flash_ADC_aadd_13_a0COUT);

inst_flash_ADC_aMEM_write_addr_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a0_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aadd_13_a0 # !inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aMEM_write_addr_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ai_a3,
	datab => inst_flash_ADC_aMEM_write_addr_a0_a,
	datac => inst_flash_ADC_awraddress_a0_a_a1,
	datad => inst_flash_ADC_aadd_13_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a0_a);

inst_flash_ADC_aadd_13_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a1 = inst_flash_ADC_aMEM_write_addr_a1_a $ inst_flash_ADC_aadd_13_a0COUT
-- inst_flash_ADC_aadd_13_a1COUT = CARRY(!inst_flash_ADC_aadd_13_a0COUT # !inst_flash_ADC_aMEM_write_addr_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_aMEM_write_addr_a1_a,
	cin => inst_flash_ADC_aadd_13_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a1,
	cout => inst_flash_ADC_aadd_13_a1COUT);

inst_flash_ADC_aMEM_write_addr_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a1_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aadd_13_a1 # !inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aMEM_write_addr_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a1_a,
	datab => inst_flash_ADC_awraddress_a0_a_a1,
	datac => inst_flash_ADC_aadd_13_a1,
	datad => inst_flash_ADC_ai_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a1_a);

inst_flash_ADC_aadd_13_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a2 = inst_flash_ADC_aMEM_write_addr_a2_a $ !inst_flash_ADC_aadd_13_a1COUT
-- inst_flash_ADC_aadd_13_a2COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a2_a & !inst_flash_ADC_aadd_13_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a2_a,
	cin => inst_flash_ADC_aadd_13_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a2,
	cout => inst_flash_ADC_aadd_13_a2COUT);

inst_flash_ADC_aMEM_write_addr_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a2_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aadd_13_a2 # !inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aMEM_write_addr_a2_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ai_a3,
	datab => inst_flash_ADC_aMEM_write_addr_a2_a,
	datac => inst_flash_ADC_awraddress_a0_a_a1,
	datad => inst_flash_ADC_aadd_13_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a2_a);

inst_flash_ADC_aadd_13_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a3 = inst_flash_ADC_aMEM_write_addr_a3_a $ inst_flash_ADC_aadd_13_a2COUT
-- inst_flash_ADC_aadd_13_a3COUT = CARRY(!inst_flash_ADC_aadd_13_a2COUT # !inst_flash_ADC_aMEM_write_addr_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a3_a,
	cin => inst_flash_ADC_aadd_13_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a3,
	cout => inst_flash_ADC_aadd_13_a3COUT);

inst_flash_ADC_aMEM_write_addr_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a3_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aadd_13_a3 # !inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aMEM_write_addr_a3_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ai_a3,
	datab => inst_flash_ADC_aMEM_write_addr_a3_a,
	datac => inst_flash_ADC_awraddress_a0_a_a1,
	datad => inst_flash_ADC_aadd_13_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a3_a);

inst_flash_ADC_aadd_13_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a4 = inst_flash_ADC_aMEM_write_addr_a4_a $ !inst_flash_ADC_aadd_13_a3COUT
-- inst_flash_ADC_aadd_13_a4COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a4_a & !inst_flash_ADC_aadd_13_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a4_a,
	cin => inst_flash_ADC_aadd_13_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a4,
	cout => inst_flash_ADC_aadd_13_a4COUT);

inst_flash_ADC_aMEM_write_addr_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a4_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aadd_13_a4 # !inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aMEM_write_addr_a4_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ai_a3,
	datab => inst_flash_ADC_aMEM_write_addr_a4_a,
	datac => inst_flash_ADC_awraddress_a0_a_a1,
	datad => inst_flash_ADC_aadd_13_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a4_a);

inst_flash_ADC_aadd_13_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a5 = inst_flash_ADC_aMEM_write_addr_a5_a $ inst_flash_ADC_aadd_13_a4COUT
-- inst_flash_ADC_aadd_13_a5COUT = CARRY(!inst_flash_ADC_aadd_13_a4COUT # !inst_flash_ADC_aMEM_write_addr_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_aMEM_write_addr_a5_a,
	cin => inst_flash_ADC_aadd_13_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a5,
	cout => inst_flash_ADC_aadd_13_a5COUT);

inst_flash_ADC_aMEM_write_addr_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a5_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aadd_13_a5 # !inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aMEM_write_addr_a5_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a5_a,
	datab => inst_flash_ADC_awraddress_a0_a_a1,
	datac => inst_flash_ADC_aadd_13_a5,
	datad => inst_flash_ADC_ai_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a5_a);

inst_flash_ADC_aadd_13_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a6 = inst_flash_ADC_aMEM_write_addr_a6_a $ !inst_flash_ADC_aadd_13_a5COUT
-- inst_flash_ADC_aadd_13_a6COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a6_a & !inst_flash_ADC_aadd_13_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a6_a,
	cin => inst_flash_ADC_aadd_13_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a6,
	cout => inst_flash_ADC_aadd_13_a6COUT);

inst_flash_ADC_aMEM_write_addr_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a6_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aadd_13_a6 # !inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aMEM_write_addr_a6_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ai_a3,
	datab => inst_flash_ADC_aMEM_write_addr_a6_a,
	datac => inst_flash_ADC_awraddress_a0_a_a1,
	datad => inst_flash_ADC_aadd_13_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a6_a);

inst_flash_ADC_aadd_13_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a7 = inst_flash_ADC_aMEM_write_addr_a7_a $ inst_flash_ADC_aadd_13_a6COUT
-- inst_flash_ADC_aadd_13_a7COUT = CARRY(!inst_flash_ADC_aadd_13_a6COUT # !inst_flash_ADC_aMEM_write_addr_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a7_a,
	cin => inst_flash_ADC_aadd_13_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a7,
	cout => inst_flash_ADC_aadd_13_a7COUT);

inst_flash_ADC_aMEM_write_addr_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a7_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aadd_13_a7 # !inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aMEM_write_addr_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ai_a3,
	datab => inst_flash_ADC_aMEM_write_addr_a7_a,
	datac => inst_flash_ADC_awraddress_a0_a_a1,
	datad => inst_flash_ADC_aadd_13_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a7_a);

inst_flash_ADC_aadd_13_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a8 = inst_flash_ADC_aMEM_write_addr_a8_a $ !inst_flash_ADC_aadd_13_a7COUT
-- inst_flash_ADC_aadd_13_a8COUT = CARRY(inst_flash_ADC_aMEM_write_addr_a8_a & !inst_flash_ADC_aadd_13_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a8_a,
	cin => inst_flash_ADC_aadd_13_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a8,
	cout => inst_flash_ADC_aadd_13_a8COUT);

inst_flash_ADC_aMEM_write_addr_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a8_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aadd_13_a8 # !inst_flash_ADC_awraddress_a0_a_a1 & inst_flash_ADC_aMEM_write_addr_a8_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5404",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_ai_a3,
	datab => inst_flash_ADC_aMEM_write_addr_a8_a,
	datac => inst_flash_ADC_awraddress_a0_a_a1,
	datad => inst_flash_ADC_aadd_13_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a8_a);

inst_flash_ADC_aadd_13_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aadd_13_a9 = inst_flash_ADC_aadd_13_a8COUT $ inst_flash_ADC_aMEM_write_addr_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a9_a,
	cin => inst_flash_ADC_aadd_13_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_aadd_13_a9);

inst_flash_ADC_ai_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_ai_a5 = slaveregister_inst_acommand_0_local_a16_a # inst_flash_ADC_adisc & slaveregister_inst_acommand_0_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_flash_ADC_adisc,
	datac => slaveregister_inst_acommand_0_local_a17_a,
	datad => slaveregister_inst_acommand_0_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_ai_a5);

inst_flash_ADC_aMEM_write_addr_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_aMEM_write_addr_a9_a = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_aMEM_write_addr_a9_a # inst_flash_ADC_aadd_13_a9 & inst_flash_ADC_ai_a5), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a9_a,
	datab => inst_flash_ADC_aadd_13_a9,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_ai_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_aMEM_write_addr_a9_a);

inst_flash_ADC_awren_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awren = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_ai_a5 & !inst_flash_ADC_aMEM_write_addr_a9_a # !inst_flash_ADC_ai_a5 & inst_flash_ADC_awren), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "050C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a9_a,
	datab => inst_flash_ADC_awren,
	datac => inst_flash_ADC_ai_a3,
	datad => inst_flash_ADC_ai_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awren);

slaveregister_inst_ai_a34248_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34248 = ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34248);

rtl_a2_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2 = inst_flash_ADC_awren # slaveregister_inst_ai_a34236 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34248

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_awren,
	datab => slaveregister_inst_ai_a34236,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a34248,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2);

inst_flash_ADC_awraddress_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a0_a = DFFE(inst_flash_ADC_aMEM_write_addr_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a0_a);

inst_flash_ADC_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a2_a_areg0 & (inst_flash_ADC_awraddress_a0_a # slaveregister_inst_ai_a34309) # !ahb_slave_inst_areg_address_a2_a_areg0 & inst_flash_ADC_awraddress_a0_a & !slaveregister_inst_ai_a34309

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => inst_flash_ADC_awraddress_a0_a,
	datad => slaveregister_inst_ai_a34309,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a0_a_a2);

inst_flash_ADC_awraddress_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a1_a = DFFE(inst_flash_ADC_aMEM_write_addr_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a1_a);

inst_flash_ADC_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a1_a_a5 = ahb_slave_inst_areg_address_a3_a_areg0 & (inst_flash_ADC_awraddress_a1_a # slaveregister_inst_ai_a34309) # !ahb_slave_inst_areg_address_a3_a_areg0 & inst_flash_ADC_awraddress_a1_a & !slaveregister_inst_ai_a34309

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => inst_flash_ADC_awraddress_a1_a,
	datad => slaveregister_inst_ai_a34309,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a1_a_a5);

inst_flash_ADC_awraddress_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a2_a = DFFE(inst_flash_ADC_aMEM_write_addr_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a2_a);

inst_flash_ADC_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a4_a_areg0 & (inst_flash_ADC_awraddress_a2_a # slaveregister_inst_ai_a34309) # !ahb_slave_inst_areg_address_a4_a_areg0 & inst_flash_ADC_awraddress_a2_a & !slaveregister_inst_ai_a34309

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => inst_flash_ADC_awraddress_a2_a,
	datad => slaveregister_inst_ai_a34309,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a2_a_a8);

inst_flash_ADC_awraddress_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a3_a = DFFE(inst_flash_ADC_aMEM_write_addr_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a3_a);

inst_flash_ADC_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a3_a_a11 = ahb_slave_inst_areg_address_a5_a_areg0 & (inst_flash_ADC_awraddress_a3_a # slaveregister_inst_ai_a34309) # !ahb_slave_inst_areg_address_a5_a_areg0 & inst_flash_ADC_awraddress_a3_a & !slaveregister_inst_ai_a34309

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => inst_flash_ADC_awraddress_a3_a,
	datad => slaveregister_inst_ai_a34309,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a3_a_a11);

inst_flash_ADC_awraddress_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a4_a = DFFE(inst_flash_ADC_aMEM_write_addr_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a4_a);

inst_flash_ADC_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a4_a_a14 = slaveregister_inst_ai_a34309 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a34309 & inst_flash_ADC_awraddress_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a34309,
	datac => inst_flash_ADC_awraddress_a4_a,
	datad => ahb_slave_inst_areg_address_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a4_a_a14);

inst_flash_ADC_awraddress_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a5_a = DFFE(inst_flash_ADC_aMEM_write_addr_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a5_a);

inst_flash_ADC_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a5_a_a17 = slaveregister_inst_ai_a34309 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a34309 & inst_flash_ADC_awraddress_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a34309,
	datac => inst_flash_ADC_awraddress_a5_a,
	datad => ahb_slave_inst_areg_address_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a5_a_a17);

inst_flash_ADC_awraddress_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a6_a = DFFE(inst_flash_ADC_aMEM_write_addr_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a6_a);

inst_flash_ADC_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a34309 & ahb_slave_inst_areg_address_a8_a_areg0 # !slaveregister_inst_ai_a34309 & inst_flash_ADC_awraddress_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a34309,
	datac => inst_flash_ADC_awraddress_a6_a,
	datad => ahb_slave_inst_areg_address_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a6_a_a20);

inst_flash_ADC_awraddress_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a7_a = DFFE(inst_flash_ADC_aMEM_write_addr_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_flash_ADC_aMEM_write_addr_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a7_a);

ahb_slave_inst_areg_address_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a9_a_areg0 = DFFE(ahb_slave_inst_areg_address_a9_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a & ahb_slave_inst_aSelect_637_a79 # !ahb_slave_inst_aSelect_654_a547) # !ahb_slave_inst_areg_address_a9_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a & ahb_slave_inst_aSelect_637_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a9_a_areg0,
	datab => ahb_slave_inst_aSelect_654_a547,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a9_a,
	datad => ahb_slave_inst_aSelect_637_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a9_a_areg0);

inst_flash_ADC_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a7_a_a23 = slaveregister_inst_ai_a34309 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a34309 & inst_flash_ADC_awraddress_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a34309,
	datac => inst_flash_ADC_awraddress_a7_a,
	datad => ahb_slave_inst_areg_address_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a7_a_a23);

ahb_slave_inst_areg_address_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_areg_address_a10_a_areg0 = DFFE(ahb_slave_inst_aSelect_637_a79 & (stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a # ahb_slave_inst_areg_address_a10_a_areg0 & !ahb_slave_inst_aSelect_654_a547) # !ahb_slave_inst_aSelect_637_a79 & ahb_slave_inst_areg_address_a10_a_areg0 & !ahb_slave_inst_aSelect_654_a547, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aSelect_637_a79,
	datab => ahb_slave_inst_areg_address_a10_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHADDR_a10_a,
	datad => ahb_slave_inst_aSelect_654_a547,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_areg_address_a10_a_areg0);

inst_flash_ADC_awraddress_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_a8_a = DFFE(inst_flash_ADC_aMEM_write_addr_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , inst_flash_ADC_awraddress_a0_a_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_flash_ADC_aMEM_write_addr_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_flash_ADC_awraddress_a0_a_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_awraddress_a8_a);

inst_flash_ADC_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_awraddress_sig_a8_a_a26 = ahb_slave_inst_areg_address_a10_a_areg0 & (inst_flash_ADC_awraddress_a8_a # slaveregister_inst_ai_a34309) # !ahb_slave_inst_areg_address_a10_a_areg0 & inst_flash_ADC_awraddress_a8_a & !slaveregister_inst_ai_a34309

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a10_a_areg0,
	datac => inst_flash_ADC_awraddress_a8_a,
	datad => slaveregister_inst_ai_a34309,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_awraddress_sig_a8_a_a26);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a1652_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1652 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1652);

rtl_a12703_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a12703 = !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0
-- rtl_a12711 = !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_write_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a12703,
	cascout => rtl_a12711);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT);

rtl_a3458_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3458 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a12703,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a32_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3458);

MultiSPE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_MultiSPE,
	combout => MultiSPE_acombout);

inst_hit_counter_ff_aMultiSPE_latch_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE_latch = DFFE(VCC, GLOBAL(MultiSPE_acombout), inst_hit_counter_ff_aMultiSPE1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => MultiSPE_acombout,
	aclr => NOT_inst_hit_counter_ff_aMultiSPE1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE_latch);

inst_hit_counter_ff_aMultiSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE0 = DFFE(inst_hit_counter_ff_aMultiSPE_latch, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aMultiSPE_latch,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE0);

inst_hit_counter_ff_aMultiSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE1 = DFFE(!inst_hit_counter_ff_aMultiSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aMultiSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE1);

inst_hit_counter_ff_aMultiSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aMultiSPE2 = DFFE(!inst_hit_counter_ff_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aMultiSPE2);

inst_hit_counter_ff_ai_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_ai_a1 = !inst_hit_counter_ff_aMultiSPE1 & !inst_hit_counter_ff_aMultiSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aMultiSPE1,
	datad => inst_hit_counter_ff_aMultiSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_ai_a1);

a_aGND_aI : apex20ke_lcell 
-- Equation(s):
-- a_aGND = GND

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => a_aGND);

inst_hit_counter_ff_aadd_6_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a1 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & !inst_hit_counter_ff_aadd_6_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a1COUT = CARRY(inst_hit_counter_ff_aadd_6_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a1,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a1,
	cout => inst_hit_counter_ff_aadd_6_a1COUT);

inst_hit_counter_ff_aadd_6_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a2 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a2 $ !inst_hit_counter_ff_aadd_6_a1COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a2COUT = CARRY(!inst_hit_counter_ff_aadd_6_a2 & !inst_hit_counter_ff_aadd_6_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a2,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a1COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a2,
	cout => inst_hit_counter_ff_aadd_6_a2COUT);

inst_hit_counter_ff_aadd_6_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a3 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a3 $ inst_hit_counter_ff_aadd_6_a2COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a3COUT = CARRY(inst_hit_counter_ff_aadd_6_a3 # !inst_hit_counter_ff_aadd_6_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a3,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a2COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a3,
	cout => inst_hit_counter_ff_aadd_6_a3COUT);

inst_hit_counter_ff_aadd_6_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a4 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a4 $ !inst_hit_counter_ff_aadd_6_a3COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a4COUT = CARRY(!inst_hit_counter_ff_aadd_6_a4 & !inst_hit_counter_ff_aadd_6_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a4,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a3COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a4,
	cout => inst_hit_counter_ff_aadd_6_a4COUT);

inst_hit_counter_ff_aadd_6_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a5 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a5 $ inst_hit_counter_ff_aadd_6_a4COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a5COUT = CARRY(inst_hit_counter_ff_aadd_6_a5 # !inst_hit_counter_ff_aadd_6_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a5,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a4COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a5,
	cout => inst_hit_counter_ff_aadd_6_a5COUT);

inst_hit_counter_ff_aadd_6_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a6 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a6 $ !inst_hit_counter_ff_aadd_6_a5COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a6COUT = CARRY(!inst_hit_counter_ff_aadd_6_a6 & !inst_hit_counter_ff_aadd_6_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a6,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a5COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a6,
	cout => inst_hit_counter_ff_aadd_6_a6COUT);

inst_hit_counter_ff_aadd_6_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a7 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a7 $ inst_hit_counter_ff_aadd_6_a6COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a7COUT = CARRY(inst_hit_counter_ff_aadd_6_a7 # !inst_hit_counter_ff_aadd_6_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a7,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a6COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a7,
	cout => inst_hit_counter_ff_aadd_6_a7COUT);

inst_hit_counter_ff_aadd_6_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a8 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a8 $ !inst_hit_counter_ff_aadd_6_a7COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a8COUT = CARRY(inst_hit_counter_ff_aadd_6_a8 & !inst_hit_counter_ff_aadd_6_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a8,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a7COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a8,
	cout => inst_hit_counter_ff_aadd_6_a8COUT);

inst_hit_counter_ff_aadd_6_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a9 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a9 $ inst_hit_counter_ff_aadd_6_a8COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a9COUT = CARRY(inst_hit_counter_ff_aadd_6_a9 # !inst_hit_counter_ff_aadd_6_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a9,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a8COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a9,
	cout => inst_hit_counter_ff_aadd_6_a9COUT);

inst_hit_counter_ff_aadd_6_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a10 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a10 $ !inst_hit_counter_ff_aadd_6_a9COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a10COUT = CARRY(!inst_hit_counter_ff_aadd_6_a10 & !inst_hit_counter_ff_aadd_6_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a10,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a9COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a10,
	cout => inst_hit_counter_ff_aadd_6_a10COUT);

inst_hit_counter_ff_aadd_6_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a11 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a11 $ inst_hit_counter_ff_aadd_6_a10COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a11COUT = CARRY(!inst_hit_counter_ff_aadd_6_a10COUT # !inst_hit_counter_ff_aadd_6_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a11,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a10COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a11,
	cout => inst_hit_counter_ff_aadd_6_a11COUT);

inst_hit_counter_ff_aadd_6_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a12 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a12 $ !inst_hit_counter_ff_aadd_6_a11COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a12COUT = CARRY(!inst_hit_counter_ff_aadd_6_a12 & !inst_hit_counter_ff_aadd_6_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a12,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a11COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a12,
	cout => inst_hit_counter_ff_aadd_6_a12COUT);

inst_hit_counter_ff_aadd_6_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a13 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a13 $ inst_hit_counter_ff_aadd_6_a12COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a13COUT = CARRY(inst_hit_counter_ff_aadd_6_a13 # !inst_hit_counter_ff_aadd_6_a12COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a13,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a12COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a13,
	cout => inst_hit_counter_ff_aadd_6_a13COUT);

inst_hit_counter_ff_aadd_6_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a14 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a14 $ !inst_hit_counter_ff_aadd_6_a13COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a14COUT = CARRY(!inst_hit_counter_ff_aadd_6_a14 & !inst_hit_counter_ff_aadd_6_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a14,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a13COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a14,
	cout => inst_hit_counter_ff_aadd_6_a14COUT);

inst_hit_counter_ff_aadd_6_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a15 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a15 $ inst_hit_counter_ff_aadd_6_a14COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a15COUT = CARRY(inst_hit_counter_ff_aadd_6_a15 # !inst_hit_counter_ff_aadd_6_a14COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a15,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a14COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a15,
	cout => inst_hit_counter_ff_aadd_6_a15COUT);

inst_hit_counter_ff_aadd_6_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a16 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a16 $ !inst_hit_counter_ff_aadd_6_a15COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a16COUT = CARRY(inst_hit_counter_ff_aadd_6_a16 & !inst_hit_counter_ff_aadd_6_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a16,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a15COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a16,
	cout => inst_hit_counter_ff_aadd_6_a16COUT);

inst_hit_counter_ff_areduce_nor_3_a57_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a57 = inst_hit_counter_ff_aadd_6_a14 # inst_hit_counter_ff_aadd_6_a15 # inst_hit_counter_ff_aadd_6_a13 # !inst_hit_counter_ff_aadd_6_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a16,
	datab => inst_hit_counter_ff_aadd_6_a14,
	datac => inst_hit_counter_ff_aadd_6_a15,
	datad => inst_hit_counter_ff_aadd_6_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a57);

inst_hit_counter_ff_areduce_nor_3_a35_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a35 = inst_hit_counter_ff_aadd_6_a6 # inst_hit_counter_ff_aadd_6_a5 # inst_hit_counter_ff_aadd_6_a7 # !inst_hit_counter_ff_aadd_6_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a6,
	datab => inst_hit_counter_ff_aadd_6_a8,
	datac => inst_hit_counter_ff_aadd_6_a5,
	datad => inst_hit_counter_ff_aadd_6_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a35);

inst_hit_counter_ff_areduce_nor_3_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a30 = inst_hit_counter_ff_aadd_6_a2 # inst_hit_counter_ff_aadd_6_a3 # inst_hit_counter_ff_aadd_6_a4 # inst_hit_counter_ff_aadd_6_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a2,
	datab => inst_hit_counter_ff_aadd_6_a3,
	datac => inst_hit_counter_ff_aadd_6_a4,
	datad => inst_hit_counter_ff_aadd_6_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a30);

inst_hit_counter_ff_areduce_nor_3_a44_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a44 = inst_hit_counter_ff_aadd_6_a12 # inst_hit_counter_ff_aadd_6_a10 # inst_hit_counter_ff_aadd_6_a9 # !inst_hit_counter_ff_aadd_6_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a12,
	datab => inst_hit_counter_ff_aadd_6_a10,
	datac => inst_hit_counter_ff_aadd_6_a11,
	datad => inst_hit_counter_ff_aadd_6_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a44);

inst_hit_counter_ff_areduce_nor_3_a198_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a198 = inst_hit_counter_ff_areduce_nor_3_a57 # inst_hit_counter_ff_areduce_nor_3_a35 # inst_hit_counter_ff_areduce_nor_3_a30 # inst_hit_counter_ff_areduce_nor_3_a44

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a57,
	datab => inst_hit_counter_ff_areduce_nor_3_a35,
	datac => inst_hit_counter_ff_areduce_nor_3_a30,
	datad => inst_hit_counter_ff_areduce_nor_3_a44,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a198);

inst_hit_counter_ff_aadd_6_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a17 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a17 $ inst_hit_counter_ff_aadd_6_a16COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a17COUT = CARRY(inst_hit_counter_ff_aadd_6_a17 # !inst_hit_counter_ff_aadd_6_a16COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a17,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a16COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a17,
	cout => inst_hit_counter_ff_aadd_6_a17COUT);

inst_hit_counter_ff_aadd_6_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a18 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a18 $ !inst_hit_counter_ff_aadd_6_a17COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a18COUT = CARRY(inst_hit_counter_ff_aadd_6_a18 & !inst_hit_counter_ff_aadd_6_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a18,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a17COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a18,
	cout => inst_hit_counter_ff_aadd_6_a18COUT);

inst_hit_counter_ff_aadd_6_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a19 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a19 $ inst_hit_counter_ff_aadd_6_a18COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a19COUT = CARRY(!inst_hit_counter_ff_aadd_6_a18COUT # !inst_hit_counter_ff_aadd_6_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a19,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a18COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a19,
	cout => inst_hit_counter_ff_aadd_6_a19COUT);

inst_hit_counter_ff_aadd_6_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a20 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a20 $ !inst_hit_counter_ff_aadd_6_a19COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a20COUT = CARRY(inst_hit_counter_ff_aadd_6_a20 & !inst_hit_counter_ff_aadd_6_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a20,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a19COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a20,
	cout => inst_hit_counter_ff_aadd_6_a20COUT);

inst_hit_counter_ff_aadd_6_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a21 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a21 $ inst_hit_counter_ff_aadd_6_a20COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a21COUT = CARRY(!inst_hit_counter_ff_aadd_6_a20COUT # !inst_hit_counter_ff_aadd_6_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a21,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a20COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a21,
	cout => inst_hit_counter_ff_aadd_6_a21COUT);

inst_hit_counter_ff_aadd_6_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a22 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a22 $ !inst_hit_counter_ff_aadd_6_a21COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a22COUT = CARRY(!inst_hit_counter_ff_aadd_6_a22 & !inst_hit_counter_ff_aadd_6_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a22,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a21COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a22,
	cout => inst_hit_counter_ff_aadd_6_a22COUT);

inst_hit_counter_ff_aadd_6_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a23 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a23 $ inst_hit_counter_ff_aadd_6_a22COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a23COUT = CARRY(inst_hit_counter_ff_aadd_6_a23 # !inst_hit_counter_ff_aadd_6_a22COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a23,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a22COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a23,
	cout => inst_hit_counter_ff_aadd_6_a23COUT);

inst_hit_counter_ff_aadd_6_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a24 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a24 $ !inst_hit_counter_ff_aadd_6_a23COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a24COUT = CARRY(!inst_hit_counter_ff_aadd_6_a24 & !inst_hit_counter_ff_aadd_6_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a24,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a23COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a24,
	cout => inst_hit_counter_ff_aadd_6_a24COUT);

inst_hit_counter_ff_areduce_nor_3_a95_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a95 = inst_hit_counter_ff_aadd_6_a23 # inst_hit_counter_ff_aadd_6_a24 # inst_hit_counter_ff_aadd_6_a22 # !inst_hit_counter_ff_aadd_6_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a23,
	datab => inst_hit_counter_ff_aadd_6_a24,
	datac => inst_hit_counter_ff_aadd_6_a21,
	datad => inst_hit_counter_ff_aadd_6_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a95);

inst_hit_counter_ff_aadd_6_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a25 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a25 $ inst_hit_counter_ff_aadd_6_a24COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a25COUT = CARRY(inst_hit_counter_ff_aadd_6_a25 # !inst_hit_counter_ff_aadd_6_a24COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a25,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a24COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a25,
	cout => inst_hit_counter_ff_aadd_6_a25COUT);

inst_hit_counter_ff_aadd_6_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a26 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a26 $ !inst_hit_counter_ff_aadd_6_a25COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a26COUT = CARRY(!inst_hit_counter_ff_aadd_6_a26 & !inst_hit_counter_ff_aadd_6_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a26,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a25COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a26,
	cout => inst_hit_counter_ff_aadd_6_a26COUT);

inst_hit_counter_ff_aadd_6_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a27 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a27 $ inst_hit_counter_ff_aadd_6_a26COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a27COUT = CARRY(inst_hit_counter_ff_aadd_6_a27 # !inst_hit_counter_ff_aadd_6_a26COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a27,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a26COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a27,
	cout => inst_hit_counter_ff_aadd_6_a27COUT);

inst_hit_counter_ff_aadd_6_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a28 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a28 $ !inst_hit_counter_ff_aadd_6_a27COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a28COUT = CARRY(!inst_hit_counter_ff_aadd_6_a28 & !inst_hit_counter_ff_aadd_6_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a28,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a27COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a28,
	cout => inst_hit_counter_ff_aadd_6_a28COUT);

inst_hit_counter_ff_aadd_6_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a29 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a29 $ inst_hit_counter_ff_aadd_6_a28COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a29COUT = CARRY(inst_hit_counter_ff_aadd_6_a29 # !inst_hit_counter_ff_aadd_6_a28COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a29,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a28COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a29,
	cout => inst_hit_counter_ff_aadd_6_a29COUT);

inst_hit_counter_ff_aadd_6_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a30 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a30 $ !inst_hit_counter_ff_aadd_6_a29COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a30COUT = CARRY(!inst_hit_counter_ff_aadd_6_a30 & !inst_hit_counter_ff_aadd_6_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a30,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a29COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a30,
	cout => inst_hit_counter_ff_aadd_6_a30COUT);

inst_hit_counter_ff_aadd_6_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a31 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a31 $ inst_hit_counter_ff_aadd_6_a30COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_ff_aadd_6_a31COUT = CARRY(inst_hit_counter_ff_aadd_6_a31 # !inst_hit_counter_ff_aadd_6_a30COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_aadd_6_a31,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a30COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a31,
	cout => inst_hit_counter_ff_aadd_6_a31COUT);

inst_hit_counter_ff_aadd_6_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aadd_6_a32 = DFFE((inst_hit_counter_ff_areduce_nor_3 & a_aGND) # (!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aadd_6_a32 $ !inst_hit_counter_ff_aadd_6_a31COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a32,
	datac => a_aGND,
	cin => inst_hit_counter_ff_aadd_6_a31COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aadd_6_a32);

inst_hit_counter_ff_areduce_nor_3_a149_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a149 = inst_hit_counter_ff_aadd_6_a30 # inst_hit_counter_ff_aadd_6_a31 # inst_hit_counter_ff_aadd_6_a32 # inst_hit_counter_ff_aadd_6_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a30,
	datab => inst_hit_counter_ff_aadd_6_a31,
	datac => inst_hit_counter_ff_aadd_6_a32,
	datad => inst_hit_counter_ff_aadd_6_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a149);

inst_hit_counter_ff_areduce_nor_3_a74_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a74 = inst_hit_counter_ff_aadd_6_a17 # !inst_hit_counter_ff_aadd_6_a18 # !inst_hit_counter_ff_aadd_6_a20 # !inst_hit_counter_ff_aadd_6_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a19,
	datab => inst_hit_counter_ff_aadd_6_a20,
	datac => inst_hit_counter_ff_aadd_6_a17,
	datad => inst_hit_counter_ff_aadd_6_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a74);

inst_hit_counter_ff_areduce_nor_3_a120_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a120 = inst_hit_counter_ff_aadd_6_a26 # inst_hit_counter_ff_aadd_6_a28 # inst_hit_counter_ff_aadd_6_a25 # inst_hit_counter_ff_aadd_6_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aadd_6_a26,
	datab => inst_hit_counter_ff_aadd_6_a28,
	datac => inst_hit_counter_ff_aadd_6_a25,
	datad => inst_hit_counter_ff_aadd_6_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a120);

inst_hit_counter_ff_areduce_nor_3_a203_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3_a203 = inst_hit_counter_ff_areduce_nor_3_a95 # inst_hit_counter_ff_areduce_nor_3_a149 # inst_hit_counter_ff_areduce_nor_3_a74 # inst_hit_counter_ff_areduce_nor_3_a120

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_areduce_nor_3_a95,
	datab => inst_hit_counter_ff_areduce_nor_3_a149,
	datac => inst_hit_counter_ff_areduce_nor_3_a74,
	datad => inst_hit_counter_ff_areduce_nor_3_a120,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3_a203);

inst_hit_counter_ff_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_areduce_nor_3 = !inst_hit_counter_ff_areduce_nor_3_a198 & !inst_hit_counter_ff_areduce_nor_3_a203

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_areduce_nor_3_a198,
	datad => inst_hit_counter_ff_areduce_nor_3_a203,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_areduce_nor_3);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_ai_a1 $ inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_ai_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a0_a_a0 = !inst_hit_counter_ff_areduce_nor_3_a198 & !inst_ROC_aRST_areg0 & !inst_hit_counter_ff_areduce_nor_3_a203

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_areduce_nor_3_a198,
	datac => inst_ROC_aRST_areg0,
	datad => inst_hit_counter_ff_areduce_nor_3_a203,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0);

inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0);

slaveregister_inst_ai_a1598_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1598 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a0_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1598);

inst_hit_counter_ff_aOneSPE_latch_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE_latch = DFFE(VCC, GLOBAL(OneSPE_acombout), inst_hit_counter_ff_aOneSPE1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_inst_hit_counter_ff_aOneSPE1,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE_latch);

inst_hit_counter_ff_aOneSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE0 = DFFE(inst_hit_counter_ff_aOneSPE_latch, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE_latch,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE0);

inst_hit_counter_ff_aOneSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE1 = DFFE(!inst_hit_counter_ff_aOneSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE1);

inst_hit_counter_ff_aOneSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aOneSPE2 = DFFE(!inst_hit_counter_ff_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aOneSPE2);

inst_hit_counter_ff_ai_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_ai_a19 = !inst_hit_counter_ff_aOneSPE1 & !inst_hit_counter_ff_aOneSPE2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_aOneSPE1,
	datad => inst_hit_counter_ff_aOneSPE2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ff_ai_a19);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_ai_a19 $ inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0);

slaveregister_inst_ai_a1601_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1601 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a0_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1601);

slaveregister_inst_aMux_966_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_966_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a1598 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1601

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1598,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a1601,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_966_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a0_a_a171_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a171 = ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_3_local_a0_a_a171);

slaveregister_inst_acommand_3_local_a0_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a_a4 = slaveregister_inst_acom_ctrl_local_a3_a_a192 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_tx_data_a7_a_a60 & slaveregister_inst_acommand_3_local_a0_a_a171

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a3_a_a192,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acom_tx_data_a7_a_a60,
	datad => slaveregister_inst_acommand_3_local_a0_a_a171,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_3_local_a0_a_a4);

slaveregister_inst_acommand_3_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a0_a);

slaveregister_inst_ai_a1595_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1595 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_3_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1595);

slaveregister_inst_aMux_966_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_966_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_966_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a784 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_966_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1595

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_966_rtl_1_rtl_2_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a784,
	datad => slaveregister_inst_ai_a1595,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_966_rtl_1_rtl_2_a1);

dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a);

COM_AD_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(9),
	combout => COM_AD_D_a9_a_acombout);

COM_AD_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(8),
	combout => COM_AD_D_a8_a_acombout);

COM_AD_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(7),
	combout => COM_AD_D_a7_a_acombout);

COM_AD_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(6),
	combout => COM_AD_D_a6_a_acombout);

COM_AD_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(5),
	combout => COM_AD_D_a5_a_acombout);

COM_AD_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(4),
	combout => COM_AD_D_a4_a_acombout);

COM_AD_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(3),
	combout => COM_AD_D_a3_a_acombout);

COM_AD_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(2),
	combout => COM_AD_D_a2_a_acombout);

dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out_rtl_0_a2 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a2_a_acomparator_acmp_end_aaeb_out = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a2_a_acomparator_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a2_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a2_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a_a49 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "00EE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a_a48 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a_a47 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "00EF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a_a46 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9 = !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a & dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_aor_node_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9);

dcom_inst_aDC_Rx_chan_04_ainst21_ainst3_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_ainst3 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a2_a_acomparator_acmp_end_aaeb_out, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a2_a_acomparator_acmp_end_aaeb_out,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_a144_alpm_or_component_alast_node_a0_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a $ COM_AD_D_a3_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & !COM_AD_D_a3_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !COM_AD_D_a3_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	datab => COM_AD_D_a3_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a4_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a4_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a) # !COM_AD_D_a4_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a4_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a = DFFE(COM_AD_D_a5_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a = CARRY(COM_AD_D_a5_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !COM_AD_D_a5_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a5_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a = DFFE(COM_AD_D_a6_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a = CARRY(COM_AD_D_a6_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a) # !COM_AD_D_a6_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a6_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a7_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a7_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a7_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a = dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a $ COM_AD_D_a8_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !COM_AD_D_a8_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !COM_AD_D_a8_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => COM_AD_D_a8_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a $ COM_AD_D_a9_a_acombout $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & (COM_AD_D_a9_a_acombout # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a) # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & COM_AD_D_a9_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	datab => COM_AD_D_a9_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst3, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst3,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out_rtl_0_a3 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a3_a_acomparator_acmp_end_aaeb_out = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a3_a_acomparator_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a2_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a2_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => COM_AD_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a_a49 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a # dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "00EE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a_a48 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a_a47 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "00EF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a_a46 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9 = !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a & dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_aor_node_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9);

dcom_inst_aDC_Rx_chan_04_ainst21_ainst2_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_ainst2 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a3_a_acomparator_acmp_end_aaeb_out, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a3_a_acomparator_acmp_end_aaeb_out,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_a145_alpm_or_component_alast_node_a0_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a $ COM_AD_D_a3_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & !COM_AD_D_a3_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !COM_AD_D_a3_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	datab => COM_AD_D_a3_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a4_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a4_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a) # !COM_AD_D_a4_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a4_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a $ COM_AD_D_a5_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !COM_AD_D_a5_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !COM_AD_D_a5_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	datab => COM_AD_D_a5_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a = DFFE(COM_AD_D_a6_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a = CARRY(COM_AD_D_a6_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a) # !COM_AD_D_a6_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a6_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a $ COM_AD_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a & COM_AD_D_a7_a_acombout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datab => COM_AD_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a = dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a $ COM_AD_D_a8_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !COM_AD_D_a8_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !COM_AD_D_a8_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => COM_AD_D_a8_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a $ COM_AD_D_a9_a_acombout $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & (COM_AD_D_a9_a_acombout # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a) # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & COM_AD_D_a9_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	datab => COM_AD_D_a9_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out_rtl_0_a0 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out = !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a2_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a2_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a_a49 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a # dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "00EE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a_a48 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a_a47 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "00EF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a_a46 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9 = !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a & dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_aor_node_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9);

dcom_inst_aDC_Rx_chan_04_ainst21_ainst4_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_ainst4 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_a142_alpm_or_component_alast_node_a0_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a = DFFE(COM_AD_D_a3_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a = CARRY(COM_AD_D_a3_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !COM_AD_D_a3_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a3_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a4_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a4_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a) # !COM_AD_D_a4_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a4_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a = DFFE(COM_AD_D_a5_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a = CARRY(COM_AD_D_a5_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !COM_AD_D_a5_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a5_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a = DFFE(COM_AD_D_a6_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a = CARRY(COM_AD_D_a6_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a) # !COM_AD_D_a6_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a6_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a $ COM_AD_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a & COM_AD_D_a7_a_acombout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datab => COM_AD_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a = dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a $ COM_AD_D_a8_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !COM_AD_D_a8_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !COM_AD_D_a8_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => COM_AD_D_a8_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a9_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a9_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a) # !COM_AD_D_a9_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a9_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst4, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst4,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a0_a_acomparator_acmp_end_aaeb_out_rtl_0_a1 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a1_a_acomparator_acmp_end_aaeb_out = !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a1_a_acomparator_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a2_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a2_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a $ COM_AD_D_a3_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & !COM_AD_D_a3_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a # !COM_AD_D_a3_a_acombout))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	datab => COM_AD_D_a3_a_acombout,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a4_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a4_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a) # !COM_AD_D_a4_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a4_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a = DFFE(COM_AD_D_a5_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a = CARRY(COM_AD_D_a5_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !COM_AD_D_a5_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a5_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a = DFFE(COM_AD_D_a6_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a = CARRY(COM_AD_D_a6_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a) # !COM_AD_D_a6_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a6_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a_a49 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a # dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "00EE",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a_a48 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a_a47 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "00EF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a_a46 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9 = !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a & dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_aor_node_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9);

dcom_inst_aDC_Rx_chan_04_ainst21_ainst_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_ainst = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a1_a_acomparator_acmp_end_aaeb_out, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a119_alpm_decode_component_acomparator_a1_a_acomparator_acmp_end_aaeb_out,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_a143_alpm_or_component_alast_node_a0_a_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_ainst);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a = DFFE(COM_AD_D_a7_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a = CARRY(COM_AD_D_a7_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a7_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_acout_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a = dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "6688",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a = DFFE(COM_AD_D_a8_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a = CARRY(COM_AD_D_a8_a_acombout & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !COM_AD_D_a8_a_acombout & (!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "9617",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a8_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a = DFFE(COM_AD_D_a9_a_acombout $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a = CARRY(COM_AD_D_a9_a_acombout & (dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a) # !COM_AD_D_a9_a_acombout & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "698E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => COM_AD_D_a9_a_acombout,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst21_ainst, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_acout_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst21_ainst,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_0_a1_a_aresult_node_asout_node_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE2",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD75",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a4_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00027_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE2",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD75",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a3_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00025_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFB8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F7D5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a2_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00023_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBEA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD75",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a1_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00021_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBEA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD75",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a1_a_aresult_node_acs_buffer_a0_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00019_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEFC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD75",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a4_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00017_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD5D",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a3_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00015_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0 = dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a # dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a139_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a138_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0);

dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD75",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst21_a116_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst21_a140_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a141_alpm_add_sub_component_aadder1_a0_a_aresult_node_asout_node_a2_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_a_a00013_a_a00012_a0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst21_a137_alpm_mux_component_aexternal_latency_ffs_apoints_a0_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ainb_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ainc_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "66DD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7COUT $ !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CC3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8);

slaveregister_inst_acom_ctrl_local_a3_a_a189_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a3_a_a189 = ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_ctrl_local_a3_a_a189);

slaveregister_inst_acom_ctrl_local_a3_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a3_a_a4 = slaveregister_inst_acom_ctrl_local_a3_a_a192 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_ctrl_local_a3_a_a189 & slaveregister_inst_acom_tx_data_a7_a_a60

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a3_a_a192,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a3_a_a189,
	datad => slaveregister_inst_acom_tx_data_a7_a_a60,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_ctrl_local_a3_a_a4);

slaveregister_inst_acom_ctrl_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a14_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a90_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a90 = !slaveregister_inst_acom_ctrl_local_a14_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acom_ctrl_local_a14_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a90);

slaveregister_inst_acom_ctrl_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a15_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a26_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a26 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7 $ slaveregister_inst_acom_ctrl_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a7,
	datad => slaveregister_inst_acom_ctrl_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a26);

slaveregister_inst_acom_ctrl_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a13_a);

slaveregister_inst_acom_ctrl_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a11_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a14 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4 $ slaveregister_inst_acom_ctrl_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4,
	datad => slaveregister_inst_acom_ctrl_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a14);

slaveregister_inst_acom_ctrl_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a10_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a10_a);

slaveregister_inst_acom_ctrl_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a8_a);

slaveregister_inst_acom_ctrl_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a9_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a97_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a97 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2 & (slaveregister_inst_acom_ctrl_local_a9_a # !slaveregister_inst_acom_ctrl_local_a8_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2 & !slaveregister_inst_acom_ctrl_local_a8_a & slaveregister_inst_acom_ctrl_local_a9_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D4C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a8_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a2,
	datac => slaveregister_inst_acom_ctrl_local_a9_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a97);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a106_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a106 = !dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a14 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3 & (slaveregister_inst_acom_ctrl_local_a10_a # dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a97) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3 & slaveregister_inst_acom_ctrl_local_a10_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a97)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5440",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a14,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a3,
	datac => slaveregister_inst_acom_ctrl_local_a10_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a97,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a106);

slaveregister_inst_acom_ctrl_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a12_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a12_a);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a105_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a105 = !slaveregister_inst_acom_ctrl_local_a11_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a11_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a105);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a106 # slaveregister_inst_acom_ctrl_local_a12_a # dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a105) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5 & slaveregister_inst_acom_ctrl_local_a12_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a106 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a105)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCE8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a106,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a5,
	datac => slaveregister_inst_acom_ctrl_local_a12_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a105,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a117_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a117 = !dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a26 & (slaveregister_inst_acom_ctrl_local_a13_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6 & dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109 # !slaveregister_inst_acom_ctrl_local_a13_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5110",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a26,
	datab => slaveregister_inst_acom_ctrl_local_a13_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a6,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a109,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a117);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a91_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a91 = !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a91);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a27_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a27 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a27);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a98_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a98 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a # dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "30B2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a98);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a15 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a15);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a107_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a107 = !dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a15 & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a98 & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a98 & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "008E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a98,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a107);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a106_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a106 = !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a106);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a107 # dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a106 # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a107 # dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a106)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBB2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a107,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a106,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a118_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a118 = !dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a27 & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110 # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a & dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2302",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a27,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a110,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a118);

dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a91 # dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a118 # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a & (dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a91 # dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a118)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF8E",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a91,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a118,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96);

slaveregister_inst_acom_ctrl_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a4_a);

RST_kalle_aI : apex20ke_lcell 
-- Equation(s):
-- RST_kalle = inst_ROC_aRST_areg0 # slaveregister_inst_acom_ctrl_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => RST_kalle);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg = DFFE((dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a90 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a117 # !slaveregister_inst_acom_ctrl_local_a15_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8 & !slaveregister_inst_acom_ctrl_local_a15_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a90 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a117)) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF8E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_1_a8,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a90,
	datac => slaveregister_inst_acom_ctrl_local_a15_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_2_a117,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a96,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg);

dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, , )
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, , )
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, , )
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, , )
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a47_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a47 = dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a47);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "66DD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a & dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a $ !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7COUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7,
	cout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7COUT);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7COUT $ !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AA5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a90_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a90 = !slaveregister_inst_acom_ctrl_local_a14_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a14_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a90);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a26_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a26 = slaveregister_inst_acom_ctrl_local_a14_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acom_ctrl_local_a14_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a26);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a105_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a105 = !slaveregister_inst_acom_ctrl_local_a11_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acom_ctrl_local_a11_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a105);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a14 = slaveregister_inst_acom_ctrl_local_a11_a $ dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acom_ctrl_local_a11_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a14);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a97_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a97 = dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2 & (slaveregister_inst_acom_ctrl_local_a9_a # !slaveregister_inst_acom_ctrl_local_a8_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2 & !slaveregister_inst_acom_ctrl_local_a8_a & slaveregister_inst_acom_ctrl_local_a9_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D4C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a8_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a2,
	datac => slaveregister_inst_acom_ctrl_local_a9_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a97);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a106_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a106 = !dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a14 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3 & (slaveregister_inst_acom_ctrl_local_a10_a # dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a97) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3 & slaveregister_inst_acom_ctrl_local_a10_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a97)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5440",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a14,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a3,
	datac => slaveregister_inst_acom_ctrl_local_a10_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a97,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a106);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109 = slaveregister_inst_acom_ctrl_local_a12_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a105 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a106) # !slaveregister_inst_acom_ctrl_local_a12_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a105 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a106)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCE8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a105,
	datab => slaveregister_inst_acom_ctrl_local_a12_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a5,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a106,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109);

dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a117_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a117 = !dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a26 & (slaveregister_inst_acom_ctrl_local_a13_a & dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6 & dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109 # !slaveregister_inst_acom_ctrl_local_a13_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5110",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a26,
	datab => slaveregister_inst_acom_ctrl_local_a13_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a6,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a109,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a117);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a97_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a97 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4D0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a97);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a106_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a106 = !dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a15 & (dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a97 & (dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a97 & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00B2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a97,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a106);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a105_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a105 = dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a105);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a106 # dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a105) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a106 # dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a # dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a105)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5D4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a106,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a105,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a117_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a117 = !dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a27 & (dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109 & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109 # dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3110",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ad_greater_a_a27,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a109,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a117);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a90_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a90 = !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a6_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a90);

dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95 = dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a & dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a117 # dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a90) # !dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a117 # dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a # dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a90)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3B2",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a117,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aind_a7_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_aina_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a90,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95);

dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg = DFFE((dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8 & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a90 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a117 # !slaveregister_inst_acom_ctrl_local_a15_a) # !dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8 & !slaveregister_inst_acom_ctrl_local_a15_a & (dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a90 # dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a117)) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF8E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_aop_3_a8,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a90,
	datac => slaveregister_inst_acom_ctrl_local_a15_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_aop_4_a117,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst29_aa_greater_d_a95,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a48_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a48 = !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a48);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_act_aclr_a11_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_act_aclr_a11 = !dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg & (dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a48 # !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a47)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3313",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a47,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a48,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_act_aclr_a11);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a32_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a32 = !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a47 & !dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a47,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_act_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a32);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg # !dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg & !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a32 & dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_alh_edge_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a32,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 & (dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_act_aclr_a11 # !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5) # !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12 & dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg & (dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_act_aclr_a11 # !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E0EE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_act_aclr_a11,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aSV5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12);

dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg & !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_asreg_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a28 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a28);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a10 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	sclr => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	sclr => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out_a1 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out = dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out_a0 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out = dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	sclr => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a21 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a34 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a21,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a34);

dcom_inst_aDC_Rx_chan_04_ainst2_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst2 = DFFE(inst_ROC_aRST_areg0 # slaveregister_inst_acom_ctrl_local_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_ROC_aRST_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst2);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24 & !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a21
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a35 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a35);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19 # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a19,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_athe_cout : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0005",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a52_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a52 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a28 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a28,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a21,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a52);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a52 # !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a52,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a353_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a353 = !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a353);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a13 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a13);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a18 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a18);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a353 & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a13 $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a18 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2A8A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a353,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a353 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a13 $ !dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a18), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8020",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aaltr_temp_a353,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a13,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst_a54_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg);

dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a917_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a917 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a917);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13 & dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a917 & (dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_aaltr_temp_a917,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	sclr => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , )
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	sclr => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24 = (!dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a34)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst3_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a34,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17 & (dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9) # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17 & dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0CAE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a63_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a63 = (dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17 # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a35)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a17,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a21,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst4_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq9_a35,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a63);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a63 # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16 & !dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16,
	datab => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_aRXDAT_a63,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16 & dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16 & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24 # dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a16,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_arxcteq5_a24,
	datad => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_dec_stm_aone_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashd_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg, , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_actclr_areg,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_ashen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a);

slaveregister_inst_acom_tx_data_a7_a_a89_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a7_a_a89 = (ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0) & CASCADE(slaveregister_inst_acom_tx_data_a7_a_a90)
-- slaveregister_inst_acom_tx_data_a7_a_a91 = (ahb_slave_inst_areg_address_a4_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0) & CASCADE(slaveregister_inst_acom_tx_data_a7_a_a90)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	cascin => slaveregister_inst_acom_tx_data_a7_a_a90,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_tx_data_a7_a_a89,
	cascout => slaveregister_inst_acom_tx_data_a7_a_a91);

slaveregister_inst_arx_fifo_rd_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_arx_fifo_rd_areg0 = DFFE((!ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_address_a2_a_areg0) & CASCADE(slaveregister_inst_acom_tx_data_a7_a_a91), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	cascin => slaveregister_inst_acom_tx_data_a7_a_a91,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_arx_fifo_rd_areg0);

A_nB_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_A_nB,
	combout => A_nB_acombout);

dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a
-- dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a48 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a48);

dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47 = (dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a $ A_nB_acombout)) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a48)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datad => A_nB_acombout,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a48,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47);

dcom_inst_aDC_Rx_chan_04_ainst5_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst5 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst5);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_ap : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_ap_carry_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & !)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5A0A",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_ap_carry_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_ap_carry_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_ap_carry_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C65F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_ap_carry_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a $ (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C90A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6ACF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C605",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6ACF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a8_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a8_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a $ !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acounter_carry_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a9_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a8_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a8_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a1_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a0_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptrrg_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a0_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a1_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a1_a_aCOUT $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00019_aconversion_carry_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "66BB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a & (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a2_a) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a & (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a4_a) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a6_a $ !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a & (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a6_a) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "964D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a8_a $ !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a8_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a & (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a8_a) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a8_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "692B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a8_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00015_asr_a2_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a8_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00023_asr_a0_a_a9_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acout_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a6_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a7_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a5_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a4_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a3_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a2_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a1_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a_a56 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "0011",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a_a55 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a_a54 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "007F",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a_a53 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out_node_a3 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out = !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00035_asr_a0_a_a8_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00001_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00001 = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00001);

dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a $ A_nB_acombout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4848",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datac => A_nB_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24);

dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & !dcom_inst_aDC_CTRL_arec_ctrl_areg
-- dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a66 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & !dcom_inst_aDC_CTRL_arec_ctrl_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datad => dcom_inst_aDC_CTRL_arec_ctrl_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a66);

dcom_inst_aDC_Rx_chan_04_ainst24_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst24_a23 = A_nB_acombout $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => A_nB_acombout,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst24_a23);

dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19 = dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & dcom_inst_aDC_Rx_chan_04_ainst24_a23 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0020",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst24_a23,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19);

dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a59_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a59 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a59);

dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a59 & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a50 & dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24
-- dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a45 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a59 & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a50 & dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a59,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a50,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a45);

dcom_inst_aDC_CTRL_asend_ctrl_a47_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a47 = dcom_inst_aDC_CTRL_asreg_a15 & (dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19 # dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C8C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	datab => dcom_inst_aDC_CTRL_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a47);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15);

dcom_inst_aDC_CTRL_aaltr_temp_a1297_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1297 = dcom_inst_aDC_CTRL_asreg_a30 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a30,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1297);

slaveregister_inst_acom_ctrl_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a2_a);

dcom_inst_aDC_CTRL_asreg_a1_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a1 = dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27 & !slaveregister_inst_acom_ctrl_local_a2_a & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27,
	datab => slaveregister_inst_acom_ctrl_local_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asreg_a1);

dcom_inst_aDC_CTRL_asreg_a30_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a30 = DFFE(dcom_inst_aDC_CTRL_aaltr_temp_a1297 # dcom_inst_aDC_CTRL_asreg_a15 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a15,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1297,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a30);

dcom_inst_aDC_CTRL_asreg_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a21 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a30 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & dcom_inst_aDC_CTRL_asreg_a21) # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & dcom_inst_aDC_CTRL_asreg_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	datac => dcom_inst_aDC_CTRL_asreg_a21,
	datad => dcom_inst_aDC_CTRL_asreg_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a21);

dcom_inst_aDC_CTRL_aaltr_temp_a1704_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1704 = (dcom_inst_aDC_CTRL_asreg_a15 & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a45)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a15,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a45,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1704);

dcom_inst_aDC_CTRL_asreg_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a14 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a14);

dcom_inst_aDC_CTRL_acmd_snd1_a67_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd1_a67 = !dcom_inst_aDC_CTRL_aaltr_temp_a1704 & dcom_inst_aDC_CTRL_asreg_a14 & (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 # !dcom_inst_aDC_CTRL_asreg_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0700",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a21,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1704,
	datad => dcom_inst_aDC_CTRL_asreg_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd1_a67);

dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51 = !dcom_inst_aDC_CTRL_arec_ctrl_areg & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_arec_ctrl_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51);

dcom_inst_aDC_Rx_chan_04_ainst35_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst35 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst35);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28 & !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 # dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28 & !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "50DC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15) # !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15) # !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst35 $ dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "6633",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_aq_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21) # !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst9_alpm_counter_component_awysi_counter_acout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a = DFFE((dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a) # (!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a $ (dcom_inst_aDC_Rx_chan_04_ainst35 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst35,
	datab => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	sload => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_aq_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0 = !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "44F4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20,
	datad => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 & dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20,
	datad => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19 # !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg & dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a19,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13);

dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26 = dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27 & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51 & (A_nB_acombout $ dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27,
	datab => A_nB_acombout,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26);

dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13 & (dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 # dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg & !dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0E0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg);

dcom_inst_aDC_CTRL_aaltr_temp_a1666_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1666 = !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & dcom_inst_aDC_CTRL_asreg_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1666);

dcom_inst_aDC_CTRL_aaltr_temp_a1369_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1369 = dcom_inst_aDC_CTRL_aaltr_temp_a1666 & (!dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27 # !dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51 # !dcom_inst_aDC_Rx_chan_04_ainst24_a23)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst24_a23,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1666,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1369);

dcom_inst_aDC_CTRL_asreg_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a19 = DFFE(dcom_inst_aDC_CTRL_aaltr_temp_a1369 # dcom_inst_aDC_CTRL_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1369,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a19);

dcom_inst_aDC_CTRL_asend_ctrl_a249_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a249 = !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & !dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26 # !dcom_inst_aDC_CTRL_asreg_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "333F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a19,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a249);

dcom_inst_aDC_CTRL_asreg_a25_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a25 = DFFE(dcom_inst_aDC_CTRL_asreg_a25 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg # !dcom_inst_aDC_CTRL_asreg_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "55F5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a14,
	datac => dcom_inst_aDC_CTRL_asreg_a25,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a25);

dcom_inst_aDC_CTRL_asreg_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a28 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & (dcom_inst_aDC_CTRL_asreg_a19 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a28) # !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a28,
	datad => dcom_inst_aDC_CTRL_asreg_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a28);

dcom_inst_aDC_CTRL_aSND_MRWB_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_MRWB_a16 = dcom_inst_aDC_CTRL_asreg_a15 & (dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19 # dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26 & dcom_inst_aDC_CTRL_aaltr_temp_a1666) # !dcom_inst_aDC_CTRL_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26 & dcom_inst_aDC_CTRL_aaltr_temp_a1666

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1666,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_MRWB_a16);

dcom_inst_aDC_CTRL_asreg_a27_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a27 = DFFE(dcom_inst_aDC_CTRL_asreg_a27 & (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a & dcom_inst_aDC_CTRL_aSND_MRWB_a16 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg) # !dcom_inst_aDC_CTRL_asreg_a27 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a & dcom_inst_aDC_CTRL_aSND_MRWB_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a27,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_aSND_MRWB_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a27);

dcom_inst_aDC_CTRL_aaltr_temp_a1663_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1663 = dcom_inst_aDC_Rx_chan_04_ainst24_a23 & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51 & dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27 & dcom_inst_aDC_CTRL_aaltr_temp_a1666

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst24_a23,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1666,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1663);

dcom_inst_aDC_CTRL_aSND_MRNB_a49_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_MRNB_a49 = dcom_inst_aDC_CTRL_aaltr_temp_a1663 & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a # dcom_inst_aDC_CTRL_asreg_a26 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg) # !dcom_inst_aDC_CTRL_aaltr_temp_a1663 & dcom_inst_aDC_CTRL_asreg_a26 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aaltr_temp_a1663,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datac => dcom_inst_aDC_CTRL_asreg_a26,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_MRNB_a49);

dcom_inst_aDC_CTRL_asreg_a26_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a26 = DFFE(dcom_inst_aDC_CTRL_aSND_MRNB_a49 # dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a & dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19 & dcom_inst_aDC_CTRL_asreg_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19,
	datac => dcom_inst_aDC_CTRL_aSND_MRNB_a49,
	datad => dcom_inst_aDC_CTRL_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a26);

dcom_inst_aDC_CTRL_asend_ctrl_a247_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a247 = !dcom_inst_aDC_CTRL_asreg_a25 & !dcom_inst_aDC_CTRL_asreg_a28 & !dcom_inst_aDC_CTRL_asreg_a27 & !dcom_inst_aDC_CTRL_asreg_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a25,
	datab => dcom_inst_aDC_CTRL_asreg_a28,
	datac => dcom_inst_aDC_CTRL_asreg_a27,
	datad => dcom_inst_aDC_CTRL_asreg_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a247);

dcom_inst_aDC_CTRL_asreg_a24_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a24 = DFFE(dcom_inst_aDC_CTRL_asreg_a21 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 # dcom_inst_aDC_CTRL_asreg_a24 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg) # !dcom_inst_aDC_CTRL_asreg_a21 & dcom_inst_aDC_CTRL_asreg_a24 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a21,
	datab => dcom_inst_aDC_CTRL_asreg_a24,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a24);

dcom_inst_aDC_CTRL_asreg_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a22 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & !slaveregister_inst_acom_ctrl_local_a2_a & dcom_inst_aDC_CTRL_aaltr_temp_a1704 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a22 # !slaveregister_inst_acom_ctrl_local_a2_a & dcom_inst_aDC_CTRL_aaltr_temp_a1704), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F44",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_asreg_a22,
	datac => slaveregister_inst_acom_ctrl_local_a2_a,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1704,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a22);

dcom_inst_aDC_CTRL_asreg_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a23 = DFFE(slaveregister_inst_acom_ctrl_local_a2_a & (dcom_inst_aDC_CTRL_aaltr_temp_a1704 # dcom_inst_aDC_CTRL_asreg_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg) # !slaveregister_inst_acom_ctrl_local_a2_a & dcom_inst_aDC_CTRL_asreg_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a2_a,
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a1704,
	datac => dcom_inst_aDC_CTRL_asreg_a23,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a23);

dcom_inst_aDC_CTRL_asend_ctrl_a248_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a248 = !dcom_inst_aDC_CTRL_asreg_a24 & !dcom_inst_aDC_CTRL_asreg_a22 & !dcom_inst_aDC_CTRL_asreg_a23

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0005",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a24,
	datac => dcom_inst_aDC_CTRL_asreg_a22,
	datad => dcom_inst_aDC_CTRL_asreg_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a248);

dcom_inst_aDC_CTRL_asend_ctrl_a38_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_a38 = !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a30 # !dcom_inst_aDC_CTRL_asend_ctrl_a248 # !dcom_inst_aDC_CTRL_asend_ctrl_a247)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0B0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a30,
	datab => dcom_inst_aDC_CTRL_asend_ctrl_a247,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_asend_ctrl_a248,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_ctrl_a38);

dcom_inst_aDC_CTRL_asend_ctrl_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_ctrl_areg = DFFE(dcom_inst_aDC_CTRL_asend_ctrl_a47 # dcom_inst_aDC_CTRL_asend_ctrl_a38 # !dcom_inst_aDC_CTRL_asend_ctrl_a249 # !dcom_inst_aDC_CTRL_acmd_snd1_a67, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFBF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_a47,
	datab => dcom_inst_aDC_CTRL_acmd_snd1_a67,
	datac => dcom_inst_aDC_CTRL_asend_ctrl_a249,
	datad => dcom_inst_aDC_CTRL_asend_ctrl_a38,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asend_ctrl_areg);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_a9 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_a9);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , )
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , )
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , )
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a $ !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , )
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out_a1 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , )
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a0 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out_a0 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_end_aaeb_out,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a825_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a825 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0500",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a825);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a69_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a69 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a825 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a825,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a69);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a69 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a69,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a & dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a825 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a825,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_a9 & (dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5515",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_a9,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_athe_cout : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_asub_comptree_acmp_end_aaeb_out,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0)
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_acout_a0,
	sclr => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out_a10 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out = dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_athe_cout : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "00CF",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_a_a00012_acomparator_acmp_end_aaeb_out,
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13 = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13 & (dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg);

dcom_inst_aDC_CTRL_asend_data_a31_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_data_a31 = dcom_inst_aDC_CTRL_asreg_a30 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & dcom_inst_aDC_CTRL_asreg_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	datac => dcom_inst_aDC_CTRL_asreg_a21,
	datad => dcom_inst_aDC_CTRL_asreg_a30,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asend_data_a31);

dcom_inst_aDC_CTRL_asend_data_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asend_data_areg = DFFE(dcom_inst_aDC_CTRL_asend_data_a31 # dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & dcom_inst_aDC_CTRL_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_data_a31,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	datac => dcom_inst_aDC_CTRL_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asend_data_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a147_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a147 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a147);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a147 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 & !dcom_inst_aDC_CTRL_asend_data_areg & dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datab => dcom_inst_aDC_CTRL_asend_data_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a147,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13 = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13);

dcom_inst_aDC_Tx_chan_04_ainst6_aSV0_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aSV0 = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13 & (dcom_inst_aDC_CTRL_asend_ctrl_areg # dcom_inst_aDC_Tx_chan_04_ainst6_aSV0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_aSV0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_aSV0);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a132_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a132 = dcom_inst_aDC_CTRL_asend_ctrl_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_aSV0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aSV0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a132);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a132 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 # !dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a132,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 = DFFE(dcom_inst_aDC_CTRL_asend_ctrl_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_CTRL_asend_data_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_CTRL_asend_data_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25) # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a230_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a230 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a230);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a215_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a215 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a230 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a230,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a215);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20,
	datac => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20);

dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a35_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a35 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a19,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a18,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a17,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a35);

dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13 = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 # !dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a35)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a35,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13);

dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 # dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a215, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFAB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a215,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 = dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_ap : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_ap_carry_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & !)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5A0A",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_ap_carry_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_ap_carry_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_ap_carry_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C65F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_ap_carry_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a $ (!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A90C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6ACF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C605",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6ACF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C605",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a8_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6ACF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a8_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a8_a_aCOUT $ !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acounter_carry_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a9_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a_aCOUT & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a8_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a8_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a8_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a8_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a7_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a7_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a6_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a6_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a4_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a4_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a2_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a2_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a1_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a0_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptrrg_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a0_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a1_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a1_a_aCOUT $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00015_asr_a2_a_a0_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00019_aconversion_carry_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a0_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "66DD",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a0_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a1_a & (!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a2_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a2_a & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a2_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a3_a & (!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a4_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a4_a & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a4_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a5_a & (!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a5_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a5_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a6_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a6_a & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a6_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a7_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a7_a & (!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a7_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a7_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a8_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a8_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a8_a & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a8_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a8_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a9_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a8_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00023_asr_a0_a_a9_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_b_awysi_counter_asload_path_a9_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acout_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a9_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a8_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a6_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a7_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a5_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a4_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a3_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a2_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a1_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00027_aadder_aresult_node_acs_buffer_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a_a56 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "0011",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a0_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a_a55 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a_a54 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a4_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "007F",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a5_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00035_asr_a0_a_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a_a53 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a7_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0008",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a6_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out_node_a3 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out = !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a8_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a8_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_alcarry_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00001_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00001 = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00002_acomparator_acmp_end_aagb_out,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00001);

slaveregister_inst_atx_fifo_wr_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_atx_fifo_wr_areg0 = DFFE(ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_tx_data_a7_a_a89 & !ahb_slave_inst_areg_address_a2_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acom_tx_data_a7_a_a89,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_atx_fifo_wr_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq = !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00001 & slaveregister_inst_atx_fifo_wr_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_state_a_a00001,
	datac => slaveregister_inst_atx_fifo_wr_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_ap : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_ap_carry_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq & )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CC0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_ap_carry_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_ap_carry_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_ap_carry_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C65F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_ap_carry_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a0_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a5_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a8_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a7_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a8_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acounter_carry_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrptr_g_acount_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_awrite_delay_cycle_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a0_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a1_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a9_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a8_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a8_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a8_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a8_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a7_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a7_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a6_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a6_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a4_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a4_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a2_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a2_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a1_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a1_a_aCOUT $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a0_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00017_aconversion_carry_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "66DD",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_alrreq_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_alrreq = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_alrreq);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a & (!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a1_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a2_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a & (!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a3_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a4_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a4_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a & (!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a5_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a5_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a5_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a3_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a4_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a2_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a6_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a6_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a7_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a & (!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a7_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a7_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a8_a $ !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a8_a = CARRY(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a8_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a8_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a8_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a8_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a7_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a $ (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a9_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00013_asr_a2_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a8_a $ dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00021_asr_a0_a_a9_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acout_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a9_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a6_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a355_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a355 = !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a8_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a7_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a9_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a6_a
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a378 = !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a8_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a7_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a9_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a8_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a7_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a9_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a355,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a378);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a377_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a377 = (!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a5_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a2_a) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a378)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a5_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a2_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a378,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a377);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a1_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a348_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a348 = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_alrreq & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a1_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_alrreq & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a377

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FB7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_alrreq,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a377,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a1_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a348);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_one_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_one = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12 & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a348, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a348,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_one);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a371_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a371 = !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a371);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a372_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a372 = !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a372);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a345_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a345 = !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a1_a & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a371 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a355 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a372

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a1_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a371,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a355,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a372,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a345);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_asm_empty_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_asm_empty_a12 = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_one & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_asm_empty_a12 # dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a) # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a345, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0EFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_asm_empty_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_one,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a345,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_asm_empty_a12);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_astate_non_empty_a10_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_astate_non_empty_a10 = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_asm_empty_a12 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_one & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a345 # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_asm_empty_a12 & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a345)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "44F5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_asm_empty_a12,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00033_asr_a0_a_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_one,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a345,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_astate_non_empty_a10);

dcom_inst_aDC_Tx_chan_04_ainst19_a10_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst19_a10 = dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst19_a10);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty = DFFE(dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_astate_non_empty_a10 # dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a348 # !dcom_inst_aDC_Tx_chan_04_ainst19_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_astate_non_empty_a10,
	datab => dcom_inst_aDC_Tx_chan_04_ainst19_a10,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_aaltr_temp_a348,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a178_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a178 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a178);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a178 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21 # dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a178), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a178,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21);

dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a92_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a92 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & (dcom_inst_aDC_CTRL_asend_ctrl_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a92);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a103_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a103 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 & !dcom_inst_aDC_CTRL_asend_data_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datad => dcom_inst_aDC_CTRL_asend_data_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a103);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a14 = dcom_inst_aDC_CTRL_asend_ctrl_areg & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a103 # !dcom_inst_aDC_Tx_chan_04_ainst6_aSV0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_aSV0,
	datac => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a103,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a14);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a69 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a147 # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a14 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a92, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a69,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a92,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a147,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a $ !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a $ !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a $ dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a $ !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15)
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a $ dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	ena => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a);

slaveregister_inst_acom_tx_data_a7_a_a81_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a7_a_a81 = !inst_ROC_aRST_areg0 & (ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a19_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00EE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a18_a_areg0,
	datab => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_tx_data_a7_a_a81);

slaveregister_inst_acom_tx_data_a7_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a7_a_a5 = !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_acom_tx_data_a7_a_a89 & slaveregister_inst_acom_tx_data_a7_a_a81 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_acom_tx_data_a7_a_a89,
	datac => slaveregister_inst_acom_tx_data_a7_a_a81,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acom_tx_data_a7_a_a5);

slaveregister_inst_acom_tx_data_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a7_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a7_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8 = !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_ardptr_g_acount_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a_a8);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a7_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	we => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_waddress,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg # dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a7_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12);

dcom_inst_aDC_CTRL_acmd_snd2_a48_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd2_a48 = !dcom_inst_aDC_CTRL_asreg_a25 & !dcom_inst_aDC_CTRL_asreg_a23

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_CTRL_asreg_a25,
	datad => dcom_inst_aDC_CTRL_asreg_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd2_a48);

dcom_inst_aDC_CTRL_acmd_snd0_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd0_a12 = !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a26 # dcom_inst_aDC_CTRL_asreg_a30 # !dcom_inst_aDC_CTRL_acmd_snd2_a48)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd2_a48,
	datab => dcom_inst_aDC_CTRL_asreg_a26,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a30,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd0_a12);

dcom_inst_aDC_CTRL_acmd_snd0_a180_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd0_a180 = dcom_inst_aDC_CTRL_acmd_snd0_a12 # dcom_inst_aDC_CTRL_aaltr_temp_a1666 & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aaltr_temp_a1666,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datad => dcom_inst_aDC_CTRL_acmd_snd0_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd0_a180);

dcom_inst_aDC_CTRL_acmd_snd2_a46_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd2_a46 = dcom_inst_aDC_CTRL_asreg_a14 & (!dcom_inst_aDC_CTRL_aaltr_temp_a1704 # !slaveregister_inst_acom_ctrl_local_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "30F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a2_a,
	datac => dcom_inst_aDC_CTRL_asreg_a14,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1704,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd2_a46);

dcom_inst_aDC_CTRL_acmd_snd0_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd0_a15 = dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19 & (dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty # dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a & dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19) # !dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a & dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd0_a15);

dcom_inst_aDC_CTRL_acmd_snd0_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd0_areg = DFFE(dcom_inst_aDC_CTRL_acmd_snd0_a180 # dcom_inst_aDC_CTRL_asreg_a15 & dcom_inst_aDC_CTRL_acmd_snd0_a15 # !dcom_inst_aDC_CTRL_acmd_snd2_a46, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a15,
	datab => dcom_inst_aDC_CTRL_acmd_snd0_a180,
	datac => dcom_inst_aDC_CTRL_acmd_snd2_a46,
	datad => dcom_inst_aDC_CTRL_acmd_snd0_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_acmd_snd0_areg);

dcom_inst_aDC_CTRL_acmd_snd3_a140_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd3_a140 = !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & !dcom_inst_aDC_CTRL_asend_ctrl_a247 # !dcom_inst_aDC_CTRL_asreg_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a14,
	datad => dcom_inst_aDC_CTRL_asend_ctrl_a247,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd3_a140);

dcom_inst_aDC_CTRL_acmd_snd3_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd3_areg = DFFE(dcom_inst_aDC_CTRL_acmd_snd3_a140 # dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19 & dcom_inst_aDC_CTRL_asreg_a15 # !dcom_inst_aDC_CTRL_asend_ctrl_a249, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19,
	datab => dcom_inst_aDC_CTRL_acmd_snd3_a140,
	datac => dcom_inst_aDC_CTRL_asend_ctrl_a249,
	datad => dcom_inst_aDC_CTRL_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_acmd_snd3_areg);

dcom_inst_aDC_CTRL_acmd_snd2_a11_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd2_a11 = !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a25 # dcom_inst_aDC_CTRL_asreg_a23 # dcom_inst_aDC_CTRL_asreg_a22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3332",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a25,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a23,
	datad => dcom_inst_aDC_CTRL_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd2_a11);

dcom_inst_aDC_CTRL_acmd_snd2_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd2_areg = DFFE(dcom_inst_aDC_CTRL_aaltr_temp_a1704 # dcom_inst_aDC_CTRL_acmd_snd2_a11 # !dcom_inst_aDC_CTRL_asreg_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF3",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a14,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1704,
	datad => dcom_inst_aDC_CTRL_acmd_snd2_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_acmd_snd2_areg);

dcom_inst_aDC_CTRL_aaltr_temp_a1225_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1225 = dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & dcom_inst_aDC_CTRL_asreg_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1225);

dcom_inst_aDC_CTRL_acmd_snd1_a55_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd1_a55 = !dcom_inst_aDC_CTRL_asreg_a28 & !dcom_inst_aDC_CTRL_asreg_a25

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_CTRL_asreg_a28,
	datad => dcom_inst_aDC_CTRL_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd1_a55);

dcom_inst_aDC_CTRL_acmd_snd1_a62_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd1_a62 = dcom_inst_aDC_CTRL_aaltr_temp_a1225 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (!dcom_inst_aDC_CTRL_asend_ctrl_a248 # !dcom_inst_aDC_CTRL_acmd_snd1_a55)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aaltr_temp_a1225,
	datab => dcom_inst_aDC_CTRL_acmd_snd1_a55,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_asend_ctrl_a248,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd1_a62);

dcom_inst_aDC_CTRL_acmd_snd2_a44_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd2_a44 = dcom_inst_aDC_CTRL_asreg_a14 & !dcom_inst_aDC_CTRL_aaltr_temp_a1704

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_CTRL_asreg_a14,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1704,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_acmd_snd2_a44);

dcom_inst_aDC_CTRL_acmd_snd1_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acmd_snd1_areg = DFFE(dcom_inst_aDC_CTRL_acmd_snd1_a62 # dcom_inst_aDC_CTRL_asreg_a21 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 # !dcom_inst_aDC_CTRL_acmd_snd2_a44, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBBB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd1_a62,
	datab => dcom_inst_aDC_CTRL_acmd_snd2_a44,
	datac => dcom_inst_aDC_CTRL_asreg_a21,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_acmd_snd1_areg);

dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a11_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a11 = dcom_inst_aDC_CTRL_acmd_snd2_areg $ dcom_inst_aDC_CTRL_acmd_snd1_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_acmd_snd2_areg,
	datac => dcom_inst_aDC_CTRL_acmd_snd1_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a11);

dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54 = dcom_inst_aDC_CTRL_acmd_snd0_areg $ dcom_inst_aDC_CTRL_acmd_snd3_areg $ A_nB_acombout $ !dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "9669",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd0_areg,
	datab => dcom_inst_aDC_CTRL_acmd_snd3_areg,
	datac => A_nB_acombout,
	datad => dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54);

slaveregister_inst_acom_tx_data_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a6_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a6_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a6_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	we => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_waddress,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst2_apar_a54,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a6_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12);

slaveregister_inst_acom_tx_data_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a5_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a5_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a5_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	we => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_waddress,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_CTRL_acmd_snd3_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBF8",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd3_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a5_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12);

slaveregister_inst_acom_tx_data_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a4_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a4_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a4_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	we => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_waddress,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_CTRL_acmd_snd2_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd2_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a4_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12);

slaveregister_inst_acom_tx_data_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a3_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a3_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a3_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	we => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_waddress,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_CTRL_acmd_snd1_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd1_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a3_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12);

slaveregister_inst_acom_tx_data_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a2_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a2_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a2_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	we => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_waddress,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_CTRL_acmd_snd0_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFEC",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_acmd_snd0_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3F33",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12);

slaveregister_inst_acom_tx_data_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a1_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a1_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a1_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	we => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_waddress,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5F0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a1_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12);

slaveregister_inst_acom_tx_data_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_tx_data_a0_a_areg0 = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , slaveregister_inst_acom_tx_data_a7_a_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => slaveregister_inst_acom_tx_data_a7_a_a5,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_tx_data_a0_a_areg0);

dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Tx_chan_04:DC_Tx_chan_04|dc_tx_fifo:inst3|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_tx_data_a0_a_areg0,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_avalid_rreq_a12,
	we => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_avalid_wreq,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	waddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_waddress,
	raddr => ww_dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_modesel,
	dataout => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_a_a00012_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_a_a00012_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & !A_nB_acombout # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFBA",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datab => A_nB_acombout,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aFIFOram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_a_a00012_a0);

dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12 = (!dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg & dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_a_a00012_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F55",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst10_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_a_a00012_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 $ dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "6633",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_aq_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst4_alpm_counter_component_awysi_counter_acout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a0_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a1_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a2_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a # !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a3_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a4_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a # !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a5_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(!dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a & !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a6_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a = DFFE((dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12) # (!dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a $ (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout = CARRY(dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a # !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a57,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12,
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	sload => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_aq_a7_a,
	cout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout);

dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 = !dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	cin => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a69_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a69 = dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a69);

dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a90_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a90 = !dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a69 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & (dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0501",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a69,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a90);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a248_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a248 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a132 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 & dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0 # !dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a90

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFD5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel0_a90,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datac => dcom_inst_aDC_Tx_chan_04_ainst5_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a132,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a248);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a44_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a44 = dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16 # !dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a35)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a16,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_afrd_next_a35,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a44);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a223_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a223 = !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a22,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a25,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a23,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a223);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a32_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a32 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26 # dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg # !dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a223)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a223,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a26,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_amuxsel1_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a32);

dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a248 # dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a44 # dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27 # dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a32, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a248,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a44,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a27,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_a32,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14 = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14 # dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg);

dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_CTRL_asend_ctrl_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897);

dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a33_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a33 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxidle_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a33);

dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a33 # dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12 & dcom_inst_aDC_CTRL_asend_data_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a897,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a12,
	datac => dcom_inst_aDC_CTRL_asend_data_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_aaltr_temp_a33,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg);

dcom_inst_aDC_CTRL_aCMD_WAIT_a14_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aCMD_WAIT_a14 = dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a24 # dcom_inst_aDC_CTRL_asreg_a22 # !dcom_inst_aDC_CTRL_asend_ctrl_a247)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_asreg_a24,
	datac => dcom_inst_aDC_CTRL_asend_ctrl_a247,
	datad => dcom_inst_aDC_CTRL_asreg_a22,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aCMD_WAIT_a14);

dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a19 = dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & dcom_inst_aDC_Rx_chan_04_ainst24_a23 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst24_a23,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a19);

dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a19 = dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & dcom_inst_aDC_Rx_chan_04_ainst24_a23 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46,
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst24_a23,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a19);

dcom_inst_aDC_CTRL_arec_ctrl_a79_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_arec_ctrl_a79 = !dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19 & !dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19 & !dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a19 & !dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a19,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_arec_ctrl_a79);

dcom_inst_aDC_CTRL_asreg_a15_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a15 = DFFE(dcom_inst_aDC_CTRL_aCMD_WAIT_a14 # dcom_inst_aDC_CTRL_asreg_a15 & !dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28 & dcom_inst_aDC_CTRL_arec_ctrl_a79, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aCMD_WAIT_a14,
	datab => dcom_inst_aDC_CTRL_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28,
	datad => dcom_inst_aDC_CTRL_arec_ctrl_a79,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a15);

dcom_inst_aDC_CTRL_arec_ctrl_a96_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_arec_ctrl_a96 = dcom_inst_aDC_CTRL_aCMD_WAIT_a14 # dcom_inst_aDC_CTRL_asreg_a19 & !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & !dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a19,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a26,
	datad => dcom_inst_aDC_CTRL_aCMD_WAIT_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_arec_ctrl_a96);

dcom_inst_aDC_CTRL_arec_ctrl_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_arec_ctrl_areg = DFFE(!dcom_inst_aDC_CTRL_arec_ctrl_a96 & (!dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28 & !dcom_inst_aDC_CTRL_arec_ctrl_a79 # !dcom_inst_aDC_CTRL_asreg_a15), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0057",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28,
	datac => dcom_inst_aDC_CTRL_arec_ctrl_a79,
	datad => dcom_inst_aDC_CTRL_arec_ctrl_a96,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_arec_ctrl_areg);

dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a50_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a50 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg & !dcom_inst_aDC_CTRL_arec_ctrl_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_acstb_areg,
	datac => dcom_inst_aDC_CTRL_arec_ctrl_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a50);

dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28 = dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24 & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a50 & dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a59 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a24,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a50,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a59,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a16_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a16 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13 & dcom_inst_aDC_Rx_chan_04_ainst24_a23 & dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27 & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst24_a23,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a16);

dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12 = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a16 & !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & (dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0032",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a16,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12);

dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a60_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a60 = dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a17,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a22,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a60);

dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a18_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a18 = !dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & (dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a18);

dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a71_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a71 = dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a60 # dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a18 # dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20 & !dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a20,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a60,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a18,
	datad => dcom_inst_aDC_Rx_chan_04_ainst10_alpm_counter_component_awysi_counter_acout_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a71);

dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a71 # !dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12 & dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a12,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_a71,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 = !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00001 & dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00001,
	datac => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a15,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_afifo_wrreq_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_ap : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_ap_carry_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "3CC0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_ap_carry_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_ap_carry_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_ap_carry_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C65F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_ap_carry_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C605",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6ACF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A603",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a8_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6CAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a8_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a8_a_aCOUT $ !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acounter_carry_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrptr_g_acount_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_delay_cycle_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a0_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a1_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a9_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a8_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a8_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a1_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a1_a_aCOUT $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a0_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00017_aconversion_carry_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "66DD",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a & (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a1_a) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a1_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a1_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a & (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a3_a) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a3_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a4_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a & (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a5_a) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a5_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a4_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a366_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a366 = !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a5_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a5_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a366);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a2_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a3_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a367_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a367 = !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a367);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a1_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a6_a $ !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a6_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a6_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a & (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a7_a) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "962B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a7_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a6_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a_aCOUT);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a $ (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a9_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00013_asr_a2_a_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a8_a $ !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a8_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a8_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a8_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "694D",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a8_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a8_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a8_a $ dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_b_awysi_counter_asload_path_a9_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00021_asr_a0_a_a9_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acout_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a9_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a9_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a8_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00025_aadder_aresult_node_acs_buffer_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a8_a);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a350_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a350 = !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a9_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a8_a
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a373 = !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a7_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a6_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a9_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a6_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a9_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a350,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a373);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a340_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a340 = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a366 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a367 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a1_a & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a350

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a366,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a367,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a350,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a340);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a372_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a372 = (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a3_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a4_a & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a5_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a373)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a4_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a5_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a373,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a372);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_alrreq_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_alrreq = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_alrreq);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a343_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a343 = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_alrreq # dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a1_a) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a & (!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_alrreq) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a372

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFF7",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a372,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_alrreq,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a343);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_one_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_one = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a343, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a343,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_one);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_asm_empty_a12_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_asm_empty_a12 = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_one & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_asm_empty_a12 # dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a340, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FEF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_asm_empty_a12,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a340,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_one,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_asm_empty_a12);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_astate_non_empty_a10_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_astate_non_empty_a10 = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_asm_empty_a12 & !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a340 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_one # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_asm_empty_a12 & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a340)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F45",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_asm_empty_a12,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00033_asr_a0_a_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a340,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_one,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_astate_non_empty_a10);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty = DFFE(dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_astate_non_empty_a10 # dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty & (dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a343 # !slaveregister_inst_arx_fifo_rd_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCDC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_arx_fifo_rd_areg0,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_astate_non_empty_a10,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_aaltr_temp_a343,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10 = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty & slaveregister_inst_arx_fifo_rd_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty,
	datac => slaveregister_inst_arx_fifo_rd_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0 = !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_ardptr_g_acount_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a_a0);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a0_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	we => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst5,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_waddress,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a0_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a);

slaveregister_inst_ai_a1637_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1637 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1637);

slaveregister_inst_acom_ctrl_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a0_a);

slaveregister_inst_ai_a1634_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1634 = slaveregister_inst_acom_ctrl_local_a0_a & (slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acom_ctrl_local_a0_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a0_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1634);

slaveregister_inst_aMux_966_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_966_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a784 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1634 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1634,
	datab => slaveregister_inst_ai_a784,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_966_rtl_1_rtl_3_a0);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_alsb : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a = DFFE(!dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst26 $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FA5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst26,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a);

dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a19_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a19 = dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a19);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00014 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst26 $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a # !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst26,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00016 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a7_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a & (dcom_inst_aDC_Rx_chan_04_ainst26 $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C309",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst26,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00018 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a);

dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a11 = dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a11);

dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a = dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a # dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a19 # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a # dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a19,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a);

old_aI : apex20ke_lcell 
-- Equation(s):
-- old = DFFE(slaveregister_inst_acom_ctrl_local_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acom_ctrl_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => old);

msg_rd_aI : apex20ke_lcell 
-- Equation(s):
-- msg_rd = DFFE(!old & slaveregister_inst_acom_ctrl_local_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3300",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => old,
	datad => slaveregister_inst_acom_ctrl_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => msg_rd);

dcom_inst_aDC_Rx_chan_04_ainst22_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst22 = dcom_inst_aDC_Rx_chan_04_ainst26 $ (dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a & msg_rd)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst26,
	datad => msg_rd,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst22);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00006 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst26 $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a # !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst26,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00008 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a & (dcom_inst_aDC_Rx_chan_04_ainst26 $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C309",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst26,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00010 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a = CARRY(dcom_inst_aDC_Rx_chan_04_ainst26 $ dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a # !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C6F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst26,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a);

dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_a_a00012 : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a = DFFE(dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , dcom_inst_aDC_Rx_chan_04_ainst22)
-- dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a = CARRY(!dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a & (dcom_inst_aDC_Rx_chan_04_ainst26 $ !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a))

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C309",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst26,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a,
	cin => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	ena => dcom_inst_aDC_Rx_chan_04_ainst22,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a,
	cout => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_athe_carries_a5_a);

dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a13_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a13 = dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a13);

dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a34_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a34 = (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a13)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a34);

dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13 & dcom_inst_aDC_Rx_chan_04_ainst24_a23 & dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27 & dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst5, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asreg_a13,
	datab => dcom_inst_aDC_Rx_chan_04_ainst24_a23,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a27,
	datad => dcom_inst_aDC_Rx_chan_04_ainst12_aeof_rcvd_a51,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst5,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg);

dcom_inst_aDC_Rx_chan_04_a15_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_a15 = DFFE(dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_rcvd_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_a15);

dcom_inst_aDC_Rx_chan_04_a13_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_a13 = DFFE(VCC, GLOBAL(dcom_inst_aDC_Rx_chan_04_a15), !dcom_inst_aDC_Rx_chan_04_ainst26, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => dcom_inst_aDC_Rx_chan_04_a15,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst26,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_a13);

dcom_inst_aDC_Rx_chan_04_a11_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_a11 = DFFE(dcom_inst_aDC_Rx_chan_04_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_a11);

dcom_inst_aDC_Rx_chan_04_a4_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_a4 = DFFE(dcom_inst_aDC_Rx_chan_04_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst2, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => dcom_inst_aDC_Rx_chan_04_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst2,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Rx_chan_04_a4);

dcom_inst_aDC_Rx_chan_04_ainst26_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst26 = !dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a34 & dcom_inst_aDC_Rx_chan_04_a11 & !dcom_inst_aDC_Rx_chan_04_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0044",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst43_alpm_and_component_aand_node_a0_a_a7_a_a34,
	datab => dcom_inst_aDC_Rx_chan_04_a11,
	datad => dcom_inst_aDC_Rx_chan_04_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst26);

dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a6_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a6 = dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a6);

slaveregister_inst_ai_a1631_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1631 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a6 # dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE0E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a6,
	datab => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a_a11,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1631);

slaveregister_inst_aMux_966_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_966_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_966_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a1637 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_966_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1631

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1637,
	datac => slaveregister_inst_aMux_966_rtl_1_rtl_3_a0,
	datad => slaveregister_inst_ai_a1631,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_966_rtl_1_rtl_3_a1);

inst_hit_counter_aOneSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE0 = DFFE(OneSPE_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => OneSPE_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE0);

inst_hit_counter_aOneSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE1 = DFFE(inst_hit_counter_aOneSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aOneSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE1);

inst_hit_counter_aOneSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE2 = DFFE(inst_hit_counter_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE2);

inst_hit_counter_ai_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ai_a19 = !inst_hit_counter_aOneSPE2 & inst_hit_counter_aOneSPE1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aOneSPE2,
	datad => inst_hit_counter_aOneSPE1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ai_a19);

inst_hit_counter_aadd_6_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a1 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & !inst_hit_counter_aadd_6_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a1COUT = CARRY(inst_hit_counter_aadd_6_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a1,
	datac => a_aGND,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a1,
	cout => inst_hit_counter_aadd_6_a1COUT);

inst_hit_counter_aadd_6_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a2 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a2 $ !inst_hit_counter_aadd_6_a1COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a2COUT = CARRY(!inst_hit_counter_aadd_6_a2 & !inst_hit_counter_aadd_6_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a2,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a1COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a2,
	cout => inst_hit_counter_aadd_6_a2COUT);

inst_hit_counter_aadd_6_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a3 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a3 $ inst_hit_counter_aadd_6_a2COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a3COUT = CARRY(inst_hit_counter_aadd_6_a3 # !inst_hit_counter_aadd_6_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a3,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a2COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a3,
	cout => inst_hit_counter_aadd_6_a3COUT);

inst_hit_counter_aadd_6_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a4 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a4 $ !inst_hit_counter_aadd_6_a3COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a4COUT = CARRY(!inst_hit_counter_aadd_6_a4 & !inst_hit_counter_aadd_6_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a4,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a3COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a4,
	cout => inst_hit_counter_aadd_6_a4COUT);

inst_hit_counter_aadd_6_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a5 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a5 $ inst_hit_counter_aadd_6_a4COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a5COUT = CARRY(inst_hit_counter_aadd_6_a5 # !inst_hit_counter_aadd_6_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a5,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a4COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a5,
	cout => inst_hit_counter_aadd_6_a5COUT);

inst_hit_counter_aadd_6_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a6 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a6 $ !inst_hit_counter_aadd_6_a5COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a6COUT = CARRY(!inst_hit_counter_aadd_6_a6 & !inst_hit_counter_aadd_6_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a6,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a5COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a6,
	cout => inst_hit_counter_aadd_6_a6COUT);

inst_hit_counter_aadd_6_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a7 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a7 $ inst_hit_counter_aadd_6_a6COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a7COUT = CARRY(inst_hit_counter_aadd_6_a7 # !inst_hit_counter_aadd_6_a6COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a7,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a6COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a7,
	cout => inst_hit_counter_aadd_6_a7COUT);

inst_hit_counter_aadd_6_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a8 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a8 $ !inst_hit_counter_aadd_6_a7COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a8COUT = CARRY(inst_hit_counter_aadd_6_a8 & !inst_hit_counter_aadd_6_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a8,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a7COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a8,
	cout => inst_hit_counter_aadd_6_a8COUT);

inst_hit_counter_areduce_nor_3_a35_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a35 = inst_hit_counter_aadd_6_a7 # inst_hit_counter_aadd_6_a6 # inst_hit_counter_aadd_6_a5 # !inst_hit_counter_aadd_6_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a7,
	datab => inst_hit_counter_aadd_6_a6,
	datac => inst_hit_counter_aadd_6_a8,
	datad => inst_hit_counter_aadd_6_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a35);

inst_hit_counter_aadd_6_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a9 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a9 $ inst_hit_counter_aadd_6_a8COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a9COUT = CARRY(inst_hit_counter_aadd_6_a9 # !inst_hit_counter_aadd_6_a8COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a9,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a8COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a9,
	cout => inst_hit_counter_aadd_6_a9COUT);

inst_hit_counter_aadd_6_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a10 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a10 $ !inst_hit_counter_aadd_6_a9COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a10COUT = CARRY(!inst_hit_counter_aadd_6_a10 & !inst_hit_counter_aadd_6_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a10,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a9COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a10,
	cout => inst_hit_counter_aadd_6_a10COUT);

inst_hit_counter_aadd_6_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a11 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a11 $ inst_hit_counter_aadd_6_a10COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a11COUT = CARRY(!inst_hit_counter_aadd_6_a10COUT # !inst_hit_counter_aadd_6_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a11,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a10COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a11,
	cout => inst_hit_counter_aadd_6_a11COUT);

inst_hit_counter_aadd_6_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a12 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a12 $ !inst_hit_counter_aadd_6_a11COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a12COUT = CARRY(!inst_hit_counter_aadd_6_a12 & !inst_hit_counter_aadd_6_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a12,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a11COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a12,
	cout => inst_hit_counter_aadd_6_a12COUT);

inst_hit_counter_aadd_6_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a13 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a13 $ inst_hit_counter_aadd_6_a12COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a13COUT = CARRY(inst_hit_counter_aadd_6_a13 # !inst_hit_counter_aadd_6_a12COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a13,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a12COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a13,
	cout => inst_hit_counter_aadd_6_a13COUT);

inst_hit_counter_aadd_6_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a14 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a14 $ !inst_hit_counter_aadd_6_a13COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a14COUT = CARRY(!inst_hit_counter_aadd_6_a14 & !inst_hit_counter_aadd_6_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a14,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a13COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a14,
	cout => inst_hit_counter_aadd_6_a14COUT);

inst_hit_counter_aadd_6_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a15 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a15 $ inst_hit_counter_aadd_6_a14COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a15COUT = CARRY(inst_hit_counter_aadd_6_a15 # !inst_hit_counter_aadd_6_a14COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a15,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a14COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a15,
	cout => inst_hit_counter_aadd_6_a15COUT);

inst_hit_counter_aadd_6_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a16 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a16 $ !inst_hit_counter_aadd_6_a15COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a16COUT = CARRY(inst_hit_counter_aadd_6_a16 & !inst_hit_counter_aadd_6_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a16,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a15COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a16,
	cout => inst_hit_counter_aadd_6_a16COUT);

inst_hit_counter_areduce_nor_3_a57_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a57 = inst_hit_counter_aadd_6_a14 # inst_hit_counter_aadd_6_a15 # inst_hit_counter_aadd_6_a13 # !inst_hit_counter_aadd_6_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a14,
	datab => inst_hit_counter_aadd_6_a15,
	datac => inst_hit_counter_aadd_6_a13,
	datad => inst_hit_counter_aadd_6_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a57);

inst_hit_counter_areduce_nor_3_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a30 = inst_hit_counter_aadd_6_a4 # inst_hit_counter_aadd_6_a2 # inst_hit_counter_aadd_6_a3 # inst_hit_counter_aadd_6_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a4,
	datab => inst_hit_counter_aadd_6_a2,
	datac => inst_hit_counter_aadd_6_a3,
	datad => inst_hit_counter_aadd_6_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a30);

inst_hit_counter_areduce_nor_3_a44_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a44 = inst_hit_counter_aadd_6_a12 # inst_hit_counter_aadd_6_a9 # inst_hit_counter_aadd_6_a10 # !inst_hit_counter_aadd_6_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a12,
	datab => inst_hit_counter_aadd_6_a9,
	datac => inst_hit_counter_aadd_6_a10,
	datad => inst_hit_counter_aadd_6_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a44);

inst_hit_counter_areduce_nor_3_a198_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a198 = inst_hit_counter_areduce_nor_3_a35 # inst_hit_counter_areduce_nor_3_a57 # inst_hit_counter_areduce_nor_3_a30 # inst_hit_counter_areduce_nor_3_a44

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a35,
	datab => inst_hit_counter_areduce_nor_3_a57,
	datac => inst_hit_counter_areduce_nor_3_a30,
	datad => inst_hit_counter_areduce_nor_3_a44,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a198);

inst_hit_counter_aadd_6_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a17 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a17 $ inst_hit_counter_aadd_6_a16COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a17COUT = CARRY(inst_hit_counter_aadd_6_a17 # !inst_hit_counter_aadd_6_a16COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a17,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a16COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a17,
	cout => inst_hit_counter_aadd_6_a17COUT);

inst_hit_counter_aadd_6_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a18 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a18 $ !inst_hit_counter_aadd_6_a17COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a18COUT = CARRY(inst_hit_counter_aadd_6_a18 & !inst_hit_counter_aadd_6_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a18,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a17COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a18,
	cout => inst_hit_counter_aadd_6_a18COUT);

inst_hit_counter_aadd_6_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a19 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a19 $ inst_hit_counter_aadd_6_a18COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a19COUT = CARRY(!inst_hit_counter_aadd_6_a18COUT # !inst_hit_counter_aadd_6_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a19,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a18COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a19,
	cout => inst_hit_counter_aadd_6_a19COUT);

inst_hit_counter_aadd_6_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a20 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a20 $ !inst_hit_counter_aadd_6_a19COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a20COUT = CARRY(inst_hit_counter_aadd_6_a20 & !inst_hit_counter_aadd_6_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a20,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a19COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a20,
	cout => inst_hit_counter_aadd_6_a20COUT);

inst_hit_counter_aadd_6_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a21 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a21 $ inst_hit_counter_aadd_6_a20COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a21COUT = CARRY(!inst_hit_counter_aadd_6_a20COUT # !inst_hit_counter_aadd_6_a21)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a21,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a20COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a21,
	cout => inst_hit_counter_aadd_6_a21COUT);

inst_hit_counter_aadd_6_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a22 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a22 $ !inst_hit_counter_aadd_6_a21COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a22COUT = CARRY(!inst_hit_counter_aadd_6_a22 & !inst_hit_counter_aadd_6_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a22,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a21COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a22,
	cout => inst_hit_counter_aadd_6_a22COUT);

inst_hit_counter_aadd_6_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a23 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a23 $ inst_hit_counter_aadd_6_a22COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a23COUT = CARRY(inst_hit_counter_aadd_6_a23 # !inst_hit_counter_aadd_6_a22COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a23,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a22COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a23,
	cout => inst_hit_counter_aadd_6_a23COUT);

inst_hit_counter_aadd_6_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a24 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a24 $ !inst_hit_counter_aadd_6_a23COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a24COUT = CARRY(!inst_hit_counter_aadd_6_a24 & !inst_hit_counter_aadd_6_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a24,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a23COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a24,
	cout => inst_hit_counter_aadd_6_a24COUT);

inst_hit_counter_aadd_6_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a25 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a25 $ inst_hit_counter_aadd_6_a24COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a25COUT = CARRY(inst_hit_counter_aadd_6_a25 # !inst_hit_counter_aadd_6_a24COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a25,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a24COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a25,
	cout => inst_hit_counter_aadd_6_a25COUT);

inst_hit_counter_aadd_6_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a26 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a26 $ !inst_hit_counter_aadd_6_a25COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a26COUT = CARRY(!inst_hit_counter_aadd_6_a26 & !inst_hit_counter_aadd_6_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a26,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a25COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a26,
	cout => inst_hit_counter_aadd_6_a26COUT);

inst_hit_counter_aadd_6_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a27 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a27 $ inst_hit_counter_aadd_6_a26COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a27COUT = CARRY(inst_hit_counter_aadd_6_a27 # !inst_hit_counter_aadd_6_a26COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a27,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a26COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a27,
	cout => inst_hit_counter_aadd_6_a27COUT);

inst_hit_counter_aadd_6_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a28 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a28 $ !inst_hit_counter_aadd_6_a27COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a28COUT = CARRY(!inst_hit_counter_aadd_6_a28 & !inst_hit_counter_aadd_6_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a28,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a27COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a28,
	cout => inst_hit_counter_aadd_6_a28COUT);

inst_hit_counter_aadd_6_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a29 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a29 $ inst_hit_counter_aadd_6_a28COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a29COUT = CARRY(inst_hit_counter_aadd_6_a29 # !inst_hit_counter_aadd_6_a28COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a29,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a28COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a29,
	cout => inst_hit_counter_aadd_6_a29COUT);

inst_hit_counter_aadd_6_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a30 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a30 $ !inst_hit_counter_aadd_6_a29COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a30COUT = CARRY(!inst_hit_counter_aadd_6_a30 & !inst_hit_counter_aadd_6_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_aadd_6_a30,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a29COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a30,
	cout => inst_hit_counter_aadd_6_a30COUT);

inst_hit_counter_aadd_6_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a31 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a31 $ inst_hit_counter_aadd_6_a30COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_hit_counter_aadd_6_a31COUT = CARRY(inst_hit_counter_aadd_6_a31 # !inst_hit_counter_aadd_6_a30COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a31,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a30COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a31,
	cout => inst_hit_counter_aadd_6_a31COUT);

inst_hit_counter_aadd_6_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aadd_6_a32 = DFFE((inst_hit_counter_areduce_nor_3 & a_aGND) # (!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aadd_6_a32 $ !inst_hit_counter_aadd_6_a31COUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a32,
	datac => a_aGND,
	cin => inst_hit_counter_aadd_6_a31COUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sload => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aadd_6_a32);

inst_hit_counter_areduce_nor_3_a149_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a149 = inst_hit_counter_aadd_6_a32 # inst_hit_counter_aadd_6_a30 # inst_hit_counter_aadd_6_a31 # inst_hit_counter_aadd_6_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a32,
	datab => inst_hit_counter_aadd_6_a30,
	datac => inst_hit_counter_aadd_6_a31,
	datad => inst_hit_counter_aadd_6_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a149);

inst_hit_counter_areduce_nor_3_a120_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a120 = inst_hit_counter_aadd_6_a26 # inst_hit_counter_aadd_6_a28 # inst_hit_counter_aadd_6_a25 # inst_hit_counter_aadd_6_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a26,
	datab => inst_hit_counter_aadd_6_a28,
	datac => inst_hit_counter_aadd_6_a25,
	datad => inst_hit_counter_aadd_6_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a120);

inst_hit_counter_areduce_nor_3_a95_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a95 = inst_hit_counter_aadd_6_a22 # inst_hit_counter_aadd_6_a24 # inst_hit_counter_aadd_6_a23 # !inst_hit_counter_aadd_6_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a22,
	datab => inst_hit_counter_aadd_6_a21,
	datac => inst_hit_counter_aadd_6_a24,
	datad => inst_hit_counter_aadd_6_a23,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a95);

inst_hit_counter_areduce_nor_3_a74_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a74 = inst_hit_counter_aadd_6_a17 # !inst_hit_counter_aadd_6_a20 # !inst_hit_counter_aadd_6_a19 # !inst_hit_counter_aadd_6_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aadd_6_a17,
	datab => inst_hit_counter_aadd_6_a18,
	datac => inst_hit_counter_aadd_6_a19,
	datad => inst_hit_counter_aadd_6_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a74);

inst_hit_counter_areduce_nor_3_a203_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3_a203 = inst_hit_counter_areduce_nor_3_a149 # inst_hit_counter_areduce_nor_3_a120 # inst_hit_counter_areduce_nor_3_a95 # inst_hit_counter_areduce_nor_3_a74

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a149,
	datab => inst_hit_counter_areduce_nor_3_a120,
	datac => inst_hit_counter_areduce_nor_3_a95,
	datad => inst_hit_counter_areduce_nor_3_a74,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3_a203);

inst_hit_counter_areduce_nor_3_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_areduce_nor_3 = !inst_hit_counter_areduce_nor_3_a198 & !inst_hit_counter_areduce_nor_3_a203

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_areduce_nor_3_a198,
	datac => inst_hit_counter_areduce_nor_3_a203,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_areduce_nor_3);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_ai_a19 $ inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a0_a_a0 = !inst_hit_counter_areduce_nor_3_a198 & !inst_ROC_aRST_areg0 & !inst_hit_counter_areduce_nor_3_a203

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_areduce_nor_3_a198,
	datac => inst_ROC_aRST_areg0,
	datad => inst_hit_counter_areduce_nor_3_a203,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_aoneSPEcnt_a0_a_a0);

inst_hit_counter_aoneSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a0_a_areg0);

slaveregister_inst_ai_a1613_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1613 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a0_a_areg0) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1613);

slaveregister_inst_acommand_2_local_a24_a_a211_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a24_a_a211 = !ahb_slave_inst_areg_address_a5_a_areg0 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_2_local_a24_a_a211);

slaveregister_inst_acommand_2_local_a24_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a24_a_a4 = slaveregister_inst_acom_ctrl_local_a3_a_a192 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_tx_data_a7_a_a60 & slaveregister_inst_acommand_2_local_a24_a_a211

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a3_a_a192,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acom_tx_data_a7_a_a60,
	datad => slaveregister_inst_acommand_2_local_a24_a_a211,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_2_local_a24_a_a4);

slaveregister_inst_acommand_2_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a0_a);

slaveregister_inst_ai_a1610_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1610 = slaveregister_inst_acommand_2_local_a0_a & (slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a0_a & slaveregister_inst_areg_rdata_a0_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a0_a,
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1610);

slaveregister_inst_aMux_966_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_966_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a1610) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1613 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a1613,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a1610,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_966_rtl_1_rtl_1_a0);

inst_hit_counter_aMultiSPE0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE0 = DFFE(MultiSPE_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => MultiSPE_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE0);

inst_hit_counter_aMultiSPE1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE1 = DFFE(inst_hit_counter_aMultiSPE0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aMultiSPE0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE1);

inst_hit_counter_aMultiSPE2_aI : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE2 = DFFE(inst_hit_counter_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE2);

inst_hit_counter_ai_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ai_a1 = !inst_hit_counter_aMultiSPE2 & inst_hit_counter_aMultiSPE1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aMultiSPE2,
	datad => inst_hit_counter_aMultiSPE1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_hit_counter_ai_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_ai_a1 $ inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a0_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a0_a_areg0);

slaveregister_inst_ai_a1607_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1607 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_amultiSPEcnt_a0_a_areg0) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1607);

slaveregister_inst_aMux_966_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_966_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_966_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a784 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_966_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1607

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_966_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_ai_a784,
	datad => slaveregister_inst_ai_a1607,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_966_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_1_local_a0_a_a4_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a0_a_a4 = slaveregister_inst_acom_ctrl_local_a3_a_a192 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_acom_tx_data_a7_a_a60 & slaveregister_inst_acommand_0_local_a30_a_a201

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a3_a_a192,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_acom_tx_data_a7_a_a60,
	datad => slaveregister_inst_acommand_0_local_a30_a_a201,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_acommand_1_local_a0_a_a4);

slaveregister_inst_acommand_1_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a0_a);

slaveregister_inst_ai_a1619_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1619 = slaveregister_inst_areg_rdata_a0_a_areg0 & (slaveregister_inst_acommand_1_local_a0_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a0_a_areg0 & slaveregister_inst_acommand_1_local_a0_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a0_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1619);

slaveregister_inst_acommand_0_local_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a0_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a0_a);

slaveregister_inst_ai_a1625_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1625 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a0_a) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1625);

slaveregister_inst_acommand_0_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a1_a);

atwd0_ainst_atwd_trigger_aenable_disc_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_disc_old = DFFE(slaveregister_inst_acommand_0_local_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_disc_old);

atwd0_ainst_atwd_trigger_aenable_disc_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_disc_sig = DFFE(atwd0_ainst_atwd_trigger_aATWDTrigger_sig & !atwd0_ainst_atwd_trigger_aenable_disc_old & slaveregister_inst_acommand_0_local_a1_a # !atwd0_ainst_atwd_trigger_aATWDTrigger_sig & (atwd0_ainst_atwd_trigger_aenable_disc_sig # !atwd0_ainst_atwd_trigger_aenable_disc_old & slaveregister_inst_acommand_0_local_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7350",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datab => atwd0_ainst_atwd_trigger_aenable_disc_old,
	datac => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datad => slaveregister_inst_acommand_0_local_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_disc_sig);

TriggerComplete_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_TriggerComplete_0,
	combout => TriggerComplete_0_acombout);

atwd0_ainst_atwd_trigger_aTriggerComplete_in_0_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aTriggerComplete_in_0 = DFFE(!TriggerComplete_0_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => TriggerComplete_0_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aTriggerComplete_in_0);

atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync = DFFE(atwd0_ainst_atwd_trigger_aTriggerComplete_in_0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync);

atwd0_ainst_atwd_control_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a8 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a8);

atwd0_ainst_atwd_control_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a14 = DFFE(!atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a14);

atwd0_ainst_atwd_control_areduce_or_213_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_213_a0 = !atwd0_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a14 & !atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_astate_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a13,
	datab => atwd0_ainst_atwd_control_astate_a14,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_astate_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_213_a0);

atwd0_ainst_atwd_control_areduce_or_222_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_222_a0 = !atwd0_ainst_atwd_control_astate_a15 & !atwd0_ainst_atwd_control_astate_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_222_a0);

atwd0_ainst_atwd_control_areduce_or_222_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_222_a2 = atwd0_ainst_atwd_control_areduce_or_213_a0 & !atwd0_ainst_atwd_control_astate_a11 & !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_222_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_222_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_222_a2);

atwd0_ainst_atwd_control_achannel_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_achannel_a0_a = DFFE(atwd0_ainst_atwd_control_achannel_a0_a & (atwd0_ainst_atwd_control_astate_a17 # !atwd0_ainst_atwd_control_areduce_or_222_a2) # !atwd0_ainst_atwd_control_achannel_a0_a & atwd0_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_achannel_a0_a,
	datad => atwd0_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_achannel_a0_a);

atwd0_ainst_atwd_control_aSelect_223_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_223_a1 = atwd0_ainst_atwd_control_astate_a12 & (atwd0_ainst_atwd_control_achannel_a1_a $ atwd0_ainst_atwd_control_achannel_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6060",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_achannel_a1_a,
	datab => atwd0_ainst_atwd_control_achannel_a0_a,
	datac => atwd0_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_223_a1);

atwd0_ainst_atwd_control_achannel_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_achannel_a1_a = DFFE(atwd0_ainst_atwd_control_aSelect_223_a1 # atwd0_ainst_atwd_control_achannel_a1_a & (atwd0_ainst_atwd_control_astate_a17 # !atwd0_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_223_a1,
	datab => atwd0_ainst_atwd_control_achannel_a1_a,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_achannel_a1_a);

atwd0_ainst_atwd_control_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a12 = DFFE(atwd0_ainst_atwd_control_astate_a16 & (!atwd0_ainst_atwd_control_achannel_a0_a # !atwd0_ainst_atwd_control_achannel_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4C4C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_achannel_a1_a,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_achannel_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a12);

atwd0_ainst_atwd_control_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a11 = DFFE(atwd0_ainst_atwd_control_astate_a12 # atwd0_ainst_atwd_control_astate_a19 & atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a11);

atwd0_ainst_atwd_control_astate_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a18 = DFFE(atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_aSelect_182_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aSelect_182_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a18);

atwd0_ainst_atwd_control_areduce_or_246_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_246_a0 = !atwd0_ainst_atwd_control_astate_a10 & !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a17 & atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_246_a0);

atwd0_ainst_atwd_control_areduce_or_216_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_216_a6 = !atwd0_ainst_atwd_control_astate_a16 & !atwd0_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a14 & !atwd0_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a16,
	datab => atwd0_ainst_atwd_control_astate_a13,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd0_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_216_a6);

atwd0_ainst_atwd_control_areduce_or_246_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_246 = atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_astate_a19 # !atwd0_ainst_atwd_control_areduce_or_216_a6 # !atwd0_ainst_atwd_control_areduce_or_246_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246_a0,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_astate_a19,
	datad => atwd0_ainst_atwd_control_areduce_or_216_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_246);

atwd0_ainst_atwd_control_aadd_76_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a0 = !atwd0_ainst_atwd_control_asettle_cnt_a0_a
-- atwd0_ainst_atwd_control_aadd_76_a0COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a0,
	cout => atwd0_ainst_atwd_control_aadd_76_a0COUT);

atwd0_ainst_atwd_control_asettle_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a0_a = DFFE(atwd0_ainst_atwd_control_aadd_76_a0 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a0_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_aadd_76_a0 & atwd0_ainst_atwd_control_asettle_cnt_a0_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_76_a0,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a0_a);

atwd0_ainst_atwd_control_aadd_76_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a1 = atwd0_ainst_atwd_control_asettle_cnt_a1_a $ atwd0_ainst_atwd_control_aadd_76_a0COUT
-- atwd0_ainst_atwd_control_aadd_76_a1COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a0COUT # !atwd0_ainst_atwd_control_asettle_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a1,
	cout => atwd0_ainst_atwd_control_aadd_76_a1COUT);

atwd0_ainst_atwd_control_asettle_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a1_a = DFFE(atwd0_ainst_atwd_control_aadd_76_a1 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_aadd_76_a1 & atwd0_ainst_atwd_control_asettle_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_76_a1,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a1_a);

atwd0_ainst_atwd_control_aadd_76_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a2 = atwd0_ainst_atwd_control_asettle_cnt_a2_a $ !atwd0_ainst_atwd_control_aadd_76_a1COUT
-- atwd0_ainst_atwd_control_aadd_76_a2COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a2_a & !atwd0_ainst_atwd_control_aadd_76_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a2,
	cout => atwd0_ainst_atwd_control_aadd_76_a2COUT);

atwd0_ainst_atwd_control_asettle_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a2_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a2 # atwd0_ainst_atwd_control_asettle_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a2_a);

atwd0_ainst_atwd_control_aadd_76_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a3 = atwd0_ainst_atwd_control_asettle_cnt_a3_a $ atwd0_ainst_atwd_control_aadd_76_a2COUT
-- atwd0_ainst_atwd_control_aadd_76_a3COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a2COUT # !atwd0_ainst_atwd_control_asettle_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a3,
	cout => atwd0_ainst_atwd_control_aadd_76_a3COUT);

atwd0_ainst_atwd_control_asettle_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a3_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a3_a # atwd0_ainst_atwd_control_aadd_76_a3 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_aadd_76_a3 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_aadd_76_a3,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a3_a);

atwd0_ainst_atwd_control_aadd_76_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a4 = atwd0_ainst_atwd_control_asettle_cnt_a4_a $ !atwd0_ainst_atwd_control_aadd_76_a3COUT
-- atwd0_ainst_atwd_control_aadd_76_a4COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a4_a & !atwd0_ainst_atwd_control_aadd_76_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a4,
	cout => atwd0_ainst_atwd_control_aadd_76_a4COUT);

atwd0_ainst_atwd_control_asettle_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a4_a = DFFE(atwd0_ainst_atwd_control_aadd_76_a4 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_asettle_cnt_a4_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_aadd_76_a4 & atwd0_ainst_atwd_control_asettle_cnt_a4_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_76_a4,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a4_a);

atwd0_ainst_atwd_control_aadd_76_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a5 = atwd0_ainst_atwd_control_asettle_cnt_a5_a $ atwd0_ainst_atwd_control_aadd_76_a4COUT
-- atwd0_ainst_atwd_control_aadd_76_a5COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a4COUT # !atwd0_ainst_atwd_control_asettle_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a5,
	cout => atwd0_ainst_atwd_control_aadd_76_a5COUT);

atwd0_ainst_atwd_control_asettle_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a5_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a5_a # atwd0_ainst_atwd_control_aadd_76_a5 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_aadd_76_a5 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_aadd_76_a5,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a5_a);

atwd0_ainst_atwd_control_aadd_76_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a6 = atwd0_ainst_atwd_control_asettle_cnt_a6_a $ !atwd0_ainst_atwd_control_aadd_76_a5COUT
-- atwd0_ainst_atwd_control_aadd_76_a6COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a6_a & !atwd0_ainst_atwd_control_aadd_76_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a6,
	cout => atwd0_ainst_atwd_control_aadd_76_a6COUT);

atwd0_ainst_atwd_control_asettle_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a6_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a6 # atwd0_ainst_atwd_control_asettle_cnt_a6_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a6_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_76_a6,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a6_a);

atwd0_ainst_atwd_control_aadd_76_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a7 = atwd0_ainst_atwd_control_asettle_cnt_a7_a $ atwd0_ainst_atwd_control_aadd_76_a6COUT
-- atwd0_ainst_atwd_control_aadd_76_a7COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a6COUT # !atwd0_ainst_atwd_control_asettle_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a7,
	cout => atwd0_ainst_atwd_control_aadd_76_a7COUT);

atwd0_ainst_atwd_control_asettle_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a7_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a7_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_aadd_76_a7 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a7_a & atwd0_ainst_atwd_control_aadd_76_a7 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	datab => atwd0_ainst_atwd_control_aadd_76_a7,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a7_a);

atwd0_ainst_atwd_control_aadd_76_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a8 = atwd0_ainst_atwd_control_asettle_cnt_a8_a $ !atwd0_ainst_atwd_control_aadd_76_a7COUT
-- atwd0_ainst_atwd_control_aadd_76_a8COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a8_a & !atwd0_ainst_atwd_control_aadd_76_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a8,
	cout => atwd0_ainst_atwd_control_aadd_76_a8COUT);

atwd0_ainst_atwd_control_asettle_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a8_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a8_a # atwd0_ainst_atwd_control_aadd_76_a8 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_aadd_76_a8 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_aadd_76_a8,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a8_a);

atwd0_ainst_atwd_control_aadd_76_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a9 = atwd0_ainst_atwd_control_asettle_cnt_a9_a $ atwd0_ainst_atwd_control_aadd_76_a8COUT
-- atwd0_ainst_atwd_control_aadd_76_a9COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a8COUT # !atwd0_ainst_atwd_control_asettle_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a9,
	cout => atwd0_ainst_atwd_control_aadd_76_a9COUT);

atwd0_ainst_atwd_control_asettle_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a9_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a9 # atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a9_a) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_asettle_cnt_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_aadd_76_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a9_a);

atwd0_ainst_atwd_control_aadd_76_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a10 = atwd0_ainst_atwd_control_asettle_cnt_a10_a $ !atwd0_ainst_atwd_control_aadd_76_a9COUT
-- atwd0_ainst_atwd_control_aadd_76_a10COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a10_a & !atwd0_ainst_atwd_control_aadd_76_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a10,
	cout => atwd0_ainst_atwd_control_aadd_76_a10COUT);

atwd0_ainst_atwd_control_asettle_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a10_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a10 # atwd0_ainst_atwd_control_asettle_cnt_a10_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a10_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a10_a);

atwd0_ainst_atwd_control_aadd_76_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a11 = atwd0_ainst_atwd_control_asettle_cnt_a11_a $ atwd0_ainst_atwd_control_aadd_76_a10COUT
-- atwd0_ainst_atwd_control_aadd_76_a11COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a10COUT # !atwd0_ainst_atwd_control_asettle_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a11,
	cout => atwd0_ainst_atwd_control_aadd_76_a11COUT);

atwd0_ainst_atwd_control_asettle_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a11_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a11 # atwd0_ainst_atwd_control_asettle_cnt_a11_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a11_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a11_a);

atwd0_ainst_atwd_control_aadd_76_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a12 = atwd0_ainst_atwd_control_asettle_cnt_a12_a $ !atwd0_ainst_atwd_control_aadd_76_a11COUT
-- atwd0_ainst_atwd_control_aadd_76_a12COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a12_a & !atwd0_ainst_atwd_control_aadd_76_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a12,
	cout => atwd0_ainst_atwd_control_aadd_76_a12COUT);

atwd0_ainst_atwd_control_asettle_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a12_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a12_a # atwd0_ainst_atwd_control_aadd_76_a12 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_aadd_76_a12 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_aadd_76_a12,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a12_a);

atwd0_ainst_atwd_control_aadd_76_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a13 = atwd0_ainst_atwd_control_asettle_cnt_a13_a $ atwd0_ainst_atwd_control_aadd_76_a12COUT
-- atwd0_ainst_atwd_control_aadd_76_a13COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a12COUT # !atwd0_ainst_atwd_control_asettle_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a13,
	cout => atwd0_ainst_atwd_control_aadd_76_a13COUT);

atwd0_ainst_atwd_control_asettle_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a13_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a13_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a13) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a13_a);

atwd0_ainst_atwd_control_aadd_76_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a14 = atwd0_ainst_atwd_control_asettle_cnt_a14_a $ !atwd0_ainst_atwd_control_aadd_76_a13COUT
-- atwd0_ainst_atwd_control_aadd_76_a14COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a14_a & !atwd0_ainst_atwd_control_aadd_76_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a14,
	cout => atwd0_ainst_atwd_control_aadd_76_a14COUT);

atwd0_ainst_atwd_control_asettle_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a14_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a14_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a14) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a14_a);

atwd0_ainst_atwd_control_aadd_76_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a15 = atwd0_ainst_atwd_control_asettle_cnt_a15_a $ atwd0_ainst_atwd_control_aadd_76_a14COUT
-- atwd0_ainst_atwd_control_aadd_76_a15COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a14COUT # !atwd0_ainst_atwd_control_asettle_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a15,
	cout => atwd0_ainst_atwd_control_aadd_76_a15COUT);

atwd0_ainst_atwd_control_asettle_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a15_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a15_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a15) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a15_a);

atwd0_ainst_atwd_control_aadd_76_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a16 = atwd0_ainst_atwd_control_asettle_cnt_a16_a $ !atwd0_ainst_atwd_control_aadd_76_a15COUT
-- atwd0_ainst_atwd_control_aadd_76_a16COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a16_a & !atwd0_ainst_atwd_control_aadd_76_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a16,
	cout => atwd0_ainst_atwd_control_aadd_76_a16COUT);

atwd0_ainst_atwd_control_asettle_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a16_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a16 # atwd0_ainst_atwd_control_asettle_cnt_a16_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a16_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a16_a);

atwd0_ainst_atwd_control_aadd_76_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a17 = atwd0_ainst_atwd_control_asettle_cnt_a17_a $ atwd0_ainst_atwd_control_aadd_76_a16COUT
-- atwd0_ainst_atwd_control_aadd_76_a17COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a16COUT # !atwd0_ainst_atwd_control_asettle_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a17,
	cout => atwd0_ainst_atwd_control_aadd_76_a17COUT);

atwd0_ainst_atwd_control_asettle_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a17_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a17_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_aadd_76_a17 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a17_a & atwd0_ainst_atwd_control_aadd_76_a17 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	datab => atwd0_ainst_atwd_control_aadd_76_a17,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a17_a);

atwd0_ainst_atwd_control_aadd_76_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a18 = atwd0_ainst_atwd_control_asettle_cnt_a18_a $ !atwd0_ainst_atwd_control_aadd_76_a17COUT
-- atwd0_ainst_atwd_control_aadd_76_a18COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a18_a & !atwd0_ainst_atwd_control_aadd_76_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a18,
	cout => atwd0_ainst_atwd_control_aadd_76_a18COUT);

atwd0_ainst_atwd_control_asettle_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a18_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a18_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_aadd_76_a18 & atwd0_ainst_atwd_control_astate_a18) # !atwd0_ainst_atwd_control_asettle_cnt_a18_a & atwd0_ainst_atwd_control_aadd_76_a18 & atwd0_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	datab => atwd0_ainst_atwd_control_aadd_76_a18,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_astate_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a18_a);

atwd0_ainst_atwd_control_aadd_76_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a19 = atwd0_ainst_atwd_control_asettle_cnt_a19_a $ atwd0_ainst_atwd_control_aadd_76_a18COUT
-- atwd0_ainst_atwd_control_aadd_76_a19COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a18COUT # !atwd0_ainst_atwd_control_asettle_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a19,
	cout => atwd0_ainst_atwd_control_aadd_76_a19COUT);

atwd0_ainst_atwd_control_asettle_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a19_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a19 # atwd0_ainst_atwd_control_asettle_cnt_a19_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a19_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a19_a);

atwd0_ainst_atwd_control_aadd_76_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a20 = atwd0_ainst_atwd_control_asettle_cnt_a20_a $ !atwd0_ainst_atwd_control_aadd_76_a19COUT
-- atwd0_ainst_atwd_control_aadd_76_a20COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a20_a & !atwd0_ainst_atwd_control_aadd_76_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a20,
	cout => atwd0_ainst_atwd_control_aadd_76_a20COUT);

atwd0_ainst_atwd_control_asettle_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a20_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a20_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a20) # !atwd0_ainst_atwd_control_asettle_cnt_a20_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a20_a);

atwd0_ainst_atwd_control_aadd_76_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a21 = atwd0_ainst_atwd_control_asettle_cnt_a21_a $ atwd0_ainst_atwd_control_aadd_76_a20COUT
-- atwd0_ainst_atwd_control_aadd_76_a21COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a20COUT # !atwd0_ainst_atwd_control_asettle_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a21,
	cout => atwd0_ainst_atwd_control_aadd_76_a21COUT);

atwd0_ainst_atwd_control_asettle_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a21_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a21_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a21) # !atwd0_ainst_atwd_control_asettle_cnt_a21_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a21_a);

atwd0_ainst_atwd_control_aadd_76_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a22 = atwd0_ainst_atwd_control_asettle_cnt_a22_a $ !atwd0_ainst_atwd_control_aadd_76_a21COUT
-- atwd0_ainst_atwd_control_aadd_76_a22COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a22_a & !atwd0_ainst_atwd_control_aadd_76_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a22,
	cout => atwd0_ainst_atwd_control_aadd_76_a22COUT);

atwd0_ainst_atwd_control_asettle_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a22_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a22_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a22) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a22_a);

atwd0_ainst_atwd_control_aadd_76_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a23 = atwd0_ainst_atwd_control_asettle_cnt_a23_a $ atwd0_ainst_atwd_control_aadd_76_a22COUT
-- atwd0_ainst_atwd_control_aadd_76_a23COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a22COUT # !atwd0_ainst_atwd_control_asettle_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a23,
	cout => atwd0_ainst_atwd_control_aadd_76_a23COUT);

atwd0_ainst_atwd_control_asettle_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a23_a = DFFE(atwd0_ainst_atwd_control_astate_a18 & (atwd0_ainst_atwd_control_aadd_76_a23 # atwd0_ainst_atwd_control_asettle_cnt_a23_a & atwd0_ainst_atwd_control_areduce_or_246) # !atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_asettle_cnt_a23_a & atwd0_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a18,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	datac => atwd0_ainst_atwd_control_areduce_or_246,
	datad => atwd0_ainst_atwd_control_aadd_76_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a23_a);

atwd0_ainst_atwd_control_aSelect_182_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a53 = !atwd0_ainst_atwd_control_asettle_cnt_a20_a & !atwd0_ainst_atwd_control_asettle_cnt_a22_a & !atwd0_ainst_atwd_control_asettle_cnt_a21_a & !atwd0_ainst_atwd_control_asettle_cnt_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a20_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a21_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a53);

atwd0_ainst_atwd_control_aSelect_182_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a238 = (!atwd0_ainst_atwd_control_asettle_cnt_a19_a & !atwd0_ainst_atwd_control_asettle_cnt_a18_a & !atwd0_ainst_atwd_control_asettle_cnt_a17_a & !atwd0_ainst_atwd_control_asettle_cnt_a16_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a19_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a18_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a17_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a16_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a238);

atwd0_ainst_atwd_control_aSelect_182_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a83 = !atwd0_ainst_atwd_control_asettle_cnt_a13_a & !atwd0_ainst_atwd_control_asettle_cnt_a14_a & !atwd0_ainst_atwd_control_asettle_cnt_a15_a & !atwd0_ainst_atwd_control_asettle_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a13_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a14_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a15_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a83);

atwd0_ainst_atwd_control_aSelect_182_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a239 = (!atwd0_ainst_atwd_control_asettle_cnt_a11_a & !atwd0_ainst_atwd_control_asettle_cnt_a9_a & !atwd0_ainst_atwd_control_asettle_cnt_a10_a & !atwd0_ainst_atwd_control_asettle_cnt_a8_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a11_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a10_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a8_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a239);

atwd0_ainst_atwd_control_aadd_76_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a24 = atwd0_ainst_atwd_control_asettle_cnt_a24_a $ !atwd0_ainst_atwd_control_aadd_76_a23COUT
-- atwd0_ainst_atwd_control_aadd_76_a24COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a24_a & !atwd0_ainst_atwd_control_aadd_76_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a24,
	cout => atwd0_ainst_atwd_control_aadd_76_a24COUT);

atwd0_ainst_atwd_control_asettle_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a24_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a24_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a24) # !atwd0_ainst_atwd_control_asettle_cnt_a24_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a24,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a24_a);

atwd0_ainst_atwd_control_aadd_76_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a25 = atwd0_ainst_atwd_control_asettle_cnt_a25_a $ atwd0_ainst_atwd_control_aadd_76_a24COUT
-- atwd0_ainst_atwd_control_aadd_76_a25COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a24COUT # !atwd0_ainst_atwd_control_asettle_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a25,
	cout => atwd0_ainst_atwd_control_aadd_76_a25COUT);

atwd0_ainst_atwd_control_asettle_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a25_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a25_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a25) # !atwd0_ainst_atwd_control_asettle_cnt_a25_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_aadd_76_a25,
	datad => atwd0_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a25_a);

atwd0_ainst_atwd_control_aadd_76_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a26 = atwd0_ainst_atwd_control_asettle_cnt_a26_a $ !atwd0_ainst_atwd_control_aadd_76_a25COUT
-- atwd0_ainst_atwd_control_aadd_76_a26COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a26_a & !atwd0_ainst_atwd_control_aadd_76_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a26,
	cout => atwd0_ainst_atwd_control_aadd_76_a26COUT);

atwd0_ainst_atwd_control_asettle_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a26_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a26_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a26) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a26_a);

atwd0_ainst_atwd_control_aadd_76_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a27 = atwd0_ainst_atwd_control_asettle_cnt_a27_a $ atwd0_ainst_atwd_control_aadd_76_a26COUT
-- atwd0_ainst_atwd_control_aadd_76_a27COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a26COUT # !atwd0_ainst_atwd_control_asettle_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a27,
	cout => atwd0_ainst_atwd_control_aadd_76_a27COUT);

atwd0_ainst_atwd_control_asettle_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a27_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a27_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a27) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a27_a);

atwd0_ainst_atwd_control_aadd_76_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a28 = atwd0_ainst_atwd_control_asettle_cnt_a28_a $ !atwd0_ainst_atwd_control_aadd_76_a27COUT
-- atwd0_ainst_atwd_control_aadd_76_a28COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a28_a & !atwd0_ainst_atwd_control_aadd_76_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a28,
	cout => atwd0_ainst_atwd_control_aadd_76_a28COUT);

atwd0_ainst_atwd_control_asettle_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a28_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a28_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a28) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a28_a);

atwd0_ainst_atwd_control_aadd_76_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a29 = atwd0_ainst_atwd_control_asettle_cnt_a29_a $ atwd0_ainst_atwd_control_aadd_76_a28COUT
-- atwd0_ainst_atwd_control_aadd_76_a29COUT = CARRY(!atwd0_ainst_atwd_control_aadd_76_a28COUT # !atwd0_ainst_atwd_control_asettle_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a29,
	cout => atwd0_ainst_atwd_control_aadd_76_a29COUT);

atwd0_ainst_atwd_control_asettle_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a29_a = DFFE(atwd0_ainst_atwd_control_areduce_or_246 & (atwd0_ainst_atwd_control_asettle_cnt_a29_a # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a29) # !atwd0_ainst_atwd_control_areduce_or_246 & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_246,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	datad => atwd0_ainst_atwd_control_aadd_76_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a29_a);

atwd0_ainst_atwd_control_aadd_76_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a30 = atwd0_ainst_atwd_control_asettle_cnt_a30_a $ !atwd0_ainst_atwd_control_aadd_76_a29COUT
-- atwd0_ainst_atwd_control_aadd_76_a30COUT = CARRY(atwd0_ainst_atwd_control_asettle_cnt_a30_a & !atwd0_ainst_atwd_control_aadd_76_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a30,
	cout => atwd0_ainst_atwd_control_aadd_76_a30COUT);

atwd0_ainst_atwd_control_asettle_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a30_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a30_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a30) # !atwd0_ainst_atwd_control_asettle_cnt_a30_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_areduce_or_246,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a30_a);

atwd0_ainst_atwd_control_aadd_76_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_76_a31 = atwd0_ainst_atwd_control_aadd_76_a30COUT $ atwd0_ainst_atwd_control_asettle_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	cin => atwd0_ainst_atwd_control_aadd_76_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_76_a31);

atwd0_ainst_atwd_control_asettle_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_asettle_cnt_a31_a = DFFE(atwd0_ainst_atwd_control_asettle_cnt_a31_a & (atwd0_ainst_atwd_control_areduce_or_246 # atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a31) # !atwd0_ainst_atwd_control_asettle_cnt_a31_a & atwd0_ainst_atwd_control_astate_a18 & atwd0_ainst_atwd_control_aadd_76_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	datab => atwd0_ainst_atwd_control_areduce_or_246,
	datac => atwd0_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_aadd_76_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_asettle_cnt_a31_a);

atwd0_ainst_atwd_control_aSelect_182_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a39 = !atwd0_ainst_atwd_control_asettle_cnt_a30_a & !atwd0_ainst_atwd_control_asettle_cnt_a29_a & !atwd0_ainst_atwd_control_asettle_cnt_a31_a & !atwd0_ainst_atwd_control_asettle_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a29_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a39);

atwd0_ainst_atwd_control_aSelect_182_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a237 = (!atwd0_ainst_atwd_control_asettle_cnt_a24_a & !atwd0_ainst_atwd_control_asettle_cnt_a26_a & !atwd0_ainst_atwd_control_asettle_cnt_a25_a & !atwd0_ainst_atwd_control_asettle_cnt_a27_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a26_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a25_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a27_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a237);

atwd0_ainst_atwd_control_aSelect_182_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a129 = !atwd0_ainst_atwd_control_asettle_cnt_a6_a & !atwd0_ainst_atwd_control_asettle_cnt_a5_a & atwd0_ainst_atwd_control_asettle_cnt_a7_a & !atwd0_ainst_atwd_control_asettle_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a6_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a7_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_182_a129);

atwd0_ainst_atwd_control_aSelect_182_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a240 = (!atwd0_ainst_atwd_control_asettle_cnt_a2_a & !atwd0_ainst_atwd_control_asettle_cnt_a3_a & !atwd0_ainst_atwd_control_asettle_cnt_a0_a & !atwd0_ainst_atwd_control_asettle_cnt_a1_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_182_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_asettle_cnt_a2_a,
	datab => atwd0_ainst_atwd_control_asettle_cnt_a3_a,
	datac => atwd0_ainst_atwd_control_asettle_cnt_a0_a,
	datad => atwd0_ainst_atwd_control_asettle_cnt_a1_a,
	cascin => atwd0_ainst_atwd_control_aSelect_182_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a240);

atwd0_ainst_atwd_control_aSelect_182_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_182_a8 = atwd0_ainst_atwd_control_aSelect_182_a238 & atwd0_ainst_atwd_control_aSelect_182_a239 & atwd0_ainst_atwd_control_aSelect_182_a237 & atwd0_ainst_atwd_control_aSelect_182_a240

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_182_a238,
	datab => atwd0_ainst_atwd_control_aSelect_182_a239,
	datac => atwd0_ainst_atwd_control_aSelect_182_a237,
	datad => atwd0_ainst_atwd_control_aSelect_182_a240,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_182_a8);

atwd0_ainst_atwd_control_areduce_or_310_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_310_a6 = atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a15 # !atwd0_ainst_atwd_control_areduce_or_246_a0 # !atwd0_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_areduce_or_246_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_310_a6);

atwd0_ainst_atwd_control_aadd_103_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a0 = !atwd0_ainst_atwd_control_adigitize_cnt_a0_a
-- atwd0_ainst_atwd_control_aadd_103_a0COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a0,
	cout => atwd0_ainst_atwd_control_aadd_103_a0COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a0_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a0 # atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a0_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_aadd_103_a0,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a0_a);

atwd0_ainst_atwd_control_aadd_103_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a1 = atwd0_ainst_atwd_control_adigitize_cnt_a1_a $ atwd0_ainst_atwd_control_aadd_103_a0COUT
-- atwd0_ainst_atwd_control_aadd_103_a1COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a0COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a1,
	cout => atwd0_ainst_atwd_control_aadd_103_a1COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a1_a = DFFE(atwd0_ainst_atwd_control_aadd_103_a1 & (atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_adigitize_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_aadd_103_a1 & atwd0_ainst_atwd_control_adigitize_cnt_a1_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aadd_103_a1,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a1_a);

atwd0_ainst_atwd_control_aadd_103_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a2 = atwd0_ainst_atwd_control_adigitize_cnt_a2_a $ !atwd0_ainst_atwd_control_aadd_103_a1COUT
-- atwd0_ainst_atwd_control_aadd_103_a2COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a2_a & !atwd0_ainst_atwd_control_aadd_103_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a2,
	cout => atwd0_ainst_atwd_control_aadd_103_a2COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a2_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a2 # atwd0_ainst_atwd_control_adigitize_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a2_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	datac => atwd0_ainst_atwd_control_aadd_103_a2,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a2_a);

atwd0_ainst_atwd_control_aadd_103_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a3 = atwd0_ainst_atwd_control_adigitize_cnt_a3_a $ atwd0_ainst_atwd_control_aadd_103_a2COUT
-- atwd0_ainst_atwd_control_aadd_103_a3COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a2COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a3,
	cout => atwd0_ainst_atwd_control_aadd_103_a3COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a3_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a3 # atwd0_ainst_atwd_control_adigitize_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a3_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a3_a);

atwd0_ainst_atwd_control_aadd_103_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a4 = atwd0_ainst_atwd_control_adigitize_cnt_a4_a $ !atwd0_ainst_atwd_control_aadd_103_a3COUT
-- atwd0_ainst_atwd_control_aadd_103_a4COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a4_a & !atwd0_ainst_atwd_control_aadd_103_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a4,
	cout => atwd0_ainst_atwd_control_aadd_103_a4COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a4_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a4 # atwd0_ainst_atwd_control_adigitize_cnt_a4_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a4_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a4_a);

atwd0_ainst_atwd_control_aadd_103_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a5 = atwd0_ainst_atwd_control_adigitize_cnt_a5_a $ atwd0_ainst_atwd_control_aadd_103_a4COUT
-- atwd0_ainst_atwd_control_aadd_103_a5COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a4COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a5,
	cout => atwd0_ainst_atwd_control_aadd_103_a5COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a5_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a5 # atwd0_ainst_atwd_control_adigitize_cnt_a5_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a5_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	datac => atwd0_ainst_atwd_control_aadd_103_a5,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a5_a);

atwd0_ainst_atwd_control_aadd_103_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a6 = atwd0_ainst_atwd_control_adigitize_cnt_a6_a $ !atwd0_ainst_atwd_control_aadd_103_a5COUT
-- atwd0_ainst_atwd_control_aadd_103_a6COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a6_a & !atwd0_ainst_atwd_control_aadd_103_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a6,
	cout => atwd0_ainst_atwd_control_aadd_103_a6COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a6_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a6_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a6) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a6_a);

atwd0_ainst_atwd_control_aadd_103_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a7 = atwd0_ainst_atwd_control_adigitize_cnt_a7_a $ atwd0_ainst_atwd_control_aadd_103_a6COUT
-- atwd0_ainst_atwd_control_aadd_103_a7COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a6COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a7,
	cout => atwd0_ainst_atwd_control_aadd_103_a7COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a7_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a7_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a7) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a7_a);

atwd0_ainst_atwd_control_aSelect_195_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a129 = !atwd0_ainst_atwd_control_adigitize_cnt_a7_a & !atwd0_ainst_atwd_control_adigitize_cnt_a4_a & !atwd0_ainst_atwd_control_adigitize_cnt_a6_a & !atwd0_ainst_atwd_control_adigitize_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a7_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a4_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a6_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a129);

atwd0_ainst_atwd_control_aSelect_195_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a240 = (!atwd0_ainst_atwd_control_adigitize_cnt_a1_a & !atwd0_ainst_atwd_control_adigitize_cnt_a0_a & !atwd0_ainst_atwd_control_adigitize_cnt_a2_a & !atwd0_ainst_atwd_control_adigitize_cnt_a3_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a1_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a0_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a2_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a3_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a240);

atwd0_ainst_atwd_control_aadd_103_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a8 = atwd0_ainst_atwd_control_adigitize_cnt_a8_a $ !atwd0_ainst_atwd_control_aadd_103_a7COUT
-- atwd0_ainst_atwd_control_aadd_103_a8COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a8_a & !atwd0_ainst_atwd_control_aadd_103_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a8,
	cout => atwd0_ainst_atwd_control_aadd_103_a8COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a8_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a8_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a8) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a8_a);

atwd0_ainst_atwd_control_aadd_103_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a9 = atwd0_ainst_atwd_control_adigitize_cnt_a9_a $ atwd0_ainst_atwd_control_aadd_103_a8COUT
-- atwd0_ainst_atwd_control_aadd_103_a9COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a8COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a9,
	cout => atwd0_ainst_atwd_control_aadd_103_a9COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a9_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a9_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a9) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a9_a);

atwd0_ainst_atwd_control_aadd_103_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a10 = atwd0_ainst_atwd_control_adigitize_cnt_a10_a $ !atwd0_ainst_atwd_control_aadd_103_a9COUT
-- atwd0_ainst_atwd_control_aadd_103_a10COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a10_a & !atwd0_ainst_atwd_control_aadd_103_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a10,
	cout => atwd0_ainst_atwd_control_aadd_103_a10COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a10_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a10_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a10) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a10_a);

atwd0_ainst_atwd_control_aadd_103_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a11 = atwd0_ainst_atwd_control_adigitize_cnt_a11_a $ atwd0_ainst_atwd_control_aadd_103_a10COUT
-- atwd0_ainst_atwd_control_aadd_103_a11COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a10COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a11,
	cout => atwd0_ainst_atwd_control_aadd_103_a11COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a11_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a11_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a11) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a11_a);

atwd0_ainst_atwd_control_aadd_103_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a12 = atwd0_ainst_atwd_control_adigitize_cnt_a12_a $ !atwd0_ainst_atwd_control_aadd_103_a11COUT
-- atwd0_ainst_atwd_control_aadd_103_a12COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a12_a & !atwd0_ainst_atwd_control_aadd_103_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a12,
	cout => atwd0_ainst_atwd_control_aadd_103_a12COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a12_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a12_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a12) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a12_a);

atwd0_ainst_atwd_control_aadd_103_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a13 = atwd0_ainst_atwd_control_adigitize_cnt_a13_a $ atwd0_ainst_atwd_control_aadd_103_a12COUT
-- atwd0_ainst_atwd_control_aadd_103_a13COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a12COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a13,
	cout => atwd0_ainst_atwd_control_aadd_103_a13COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a13_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a13_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_aadd_103_a13 & atwd0_ainst_atwd_control_astate_a9) # !atwd0_ainst_atwd_control_adigitize_cnt_a13_a & atwd0_ainst_atwd_control_aadd_103_a13 & atwd0_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	datab => atwd0_ainst_atwd_control_aadd_103_a13,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a13_a);

atwd0_ainst_atwd_control_aadd_103_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a14 = atwd0_ainst_atwd_control_adigitize_cnt_a14_a $ !atwd0_ainst_atwd_control_aadd_103_a13COUT
-- atwd0_ainst_atwd_control_aadd_103_a14COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a14_a & !atwd0_ainst_atwd_control_aadd_103_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a14,
	cout => atwd0_ainst_atwd_control_aadd_103_a14COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a14_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a14_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a14) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a14_a);

atwd0_ainst_atwd_control_aadd_103_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a15 = atwd0_ainst_atwd_control_adigitize_cnt_a15_a $ atwd0_ainst_atwd_control_aadd_103_a14COUT
-- atwd0_ainst_atwd_control_aadd_103_a15COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a14COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a15,
	cout => atwd0_ainst_atwd_control_aadd_103_a15COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a15_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a15_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_aadd_103_a15 & atwd0_ainst_atwd_control_astate_a9) # !atwd0_ainst_atwd_control_adigitize_cnt_a15_a & atwd0_ainst_atwd_control_aadd_103_a15 & atwd0_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	datab => atwd0_ainst_atwd_control_aadd_103_a15,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a15_a);

atwd0_ainst_atwd_control_aadd_103_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a16 = atwd0_ainst_atwd_control_adigitize_cnt_a16_a $ !atwd0_ainst_atwd_control_aadd_103_a15COUT
-- atwd0_ainst_atwd_control_aadd_103_a16COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a16_a & !atwd0_ainst_atwd_control_aadd_103_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a16,
	cout => atwd0_ainst_atwd_control_aadd_103_a16COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a16_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a16_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a16) # !atwd0_ainst_atwd_control_adigitize_cnt_a16_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a16_a);

atwd0_ainst_atwd_control_aadd_103_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a17 = atwd0_ainst_atwd_control_adigitize_cnt_a17_a $ atwd0_ainst_atwd_control_aadd_103_a16COUT
-- atwd0_ainst_atwd_control_aadd_103_a17COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a16COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a17,
	cout => atwd0_ainst_atwd_control_aadd_103_a17COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a17_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a17 # atwd0_ainst_atwd_control_adigitize_cnt_a17_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a17_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a17_a);

atwd0_ainst_atwd_control_aadd_103_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a18 = atwd0_ainst_atwd_control_adigitize_cnt_a18_a $ !atwd0_ainst_atwd_control_aadd_103_a17COUT
-- atwd0_ainst_atwd_control_aadd_103_a18COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a18_a & !atwd0_ainst_atwd_control_aadd_103_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a18,
	cout => atwd0_ainst_atwd_control_aadd_103_a18COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a18_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a18 # atwd0_ainst_atwd_control_adigitize_cnt_a18_a & atwd0_ainst_atwd_control_areduce_or_310_a6) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_adigitize_cnt_a18_a & atwd0_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a18_a);

atwd0_ainst_atwd_control_aadd_103_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a19 = atwd0_ainst_atwd_control_adigitize_cnt_a19_a $ atwd0_ainst_atwd_control_aadd_103_a18COUT
-- atwd0_ainst_atwd_control_aadd_103_a19COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a18COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a19,
	cout => atwd0_ainst_atwd_control_aadd_103_a19COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a19_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a19_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a19) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a19_a);

atwd0_ainst_atwd_control_aadd_103_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a20 = atwd0_ainst_atwd_control_adigitize_cnt_a20_a $ !atwd0_ainst_atwd_control_aadd_103_a19COUT
-- atwd0_ainst_atwd_control_aadd_103_a20COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a20_a & !atwd0_ainst_atwd_control_aadd_103_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a20,
	cout => atwd0_ainst_atwd_control_aadd_103_a20COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a20_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a20_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a20) # !atwd0_ainst_atwd_control_adigitize_cnt_a20_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a20_a);

atwd0_ainst_atwd_control_aadd_103_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a21 = atwd0_ainst_atwd_control_adigitize_cnt_a21_a $ atwd0_ainst_atwd_control_aadd_103_a20COUT
-- atwd0_ainst_atwd_control_aadd_103_a21COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a20COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a21,
	cout => atwd0_ainst_atwd_control_aadd_103_a21COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a21_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a21_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a21) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a21_a);

atwd0_ainst_atwd_control_aadd_103_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a22 = atwd0_ainst_atwd_control_adigitize_cnt_a22_a $ !atwd0_ainst_atwd_control_aadd_103_a21COUT
-- atwd0_ainst_atwd_control_aadd_103_a22COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a22_a & !atwd0_ainst_atwd_control_aadd_103_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a22,
	cout => atwd0_ainst_atwd_control_aadd_103_a22COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a22_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a22_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a22) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a22_a);

atwd0_ainst_atwd_control_aadd_103_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a23 = atwd0_ainst_atwd_control_adigitize_cnt_a23_a $ atwd0_ainst_atwd_control_aadd_103_a22COUT
-- atwd0_ainst_atwd_control_aadd_103_a23COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a22COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a23,
	cout => atwd0_ainst_atwd_control_aadd_103_a23COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a23_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a23_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a23) # !atwd0_ainst_atwd_control_adigitize_cnt_a23_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a23_a);

atwd0_ainst_atwd_control_aSelect_195_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a53 = !atwd0_ainst_atwd_control_adigitize_cnt_a23_a & !atwd0_ainst_atwd_control_adigitize_cnt_a22_a & !atwd0_ainst_atwd_control_adigitize_cnt_a20_a & !atwd0_ainst_atwd_control_adigitize_cnt_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a23_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a22_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a20_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a53);

atwd0_ainst_atwd_control_aSelect_195_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a238 = (!atwd0_ainst_atwd_control_adigitize_cnt_a16_a & !atwd0_ainst_atwd_control_adigitize_cnt_a17_a & !atwd0_ainst_atwd_control_adigitize_cnt_a19_a & !atwd0_ainst_atwd_control_adigitize_cnt_a18_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a16_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a19_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a18_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a238);

atwd0_ainst_atwd_control_aadd_103_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a24 = atwd0_ainst_atwd_control_adigitize_cnt_a24_a $ !atwd0_ainst_atwd_control_aadd_103_a23COUT
-- atwd0_ainst_atwd_control_aadd_103_a24COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a24_a & !atwd0_ainst_atwd_control_aadd_103_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a24,
	cout => atwd0_ainst_atwd_control_aadd_103_a24COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a24_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a24_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a24) # !atwd0_ainst_atwd_control_adigitize_cnt_a24_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aadd_103_a24,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a24_a);

atwd0_ainst_atwd_control_aadd_103_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a25 = atwd0_ainst_atwd_control_adigitize_cnt_a25_a $ atwd0_ainst_atwd_control_aadd_103_a24COUT
-- atwd0_ainst_atwd_control_aadd_103_a25COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a24COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a25,
	cout => atwd0_ainst_atwd_control_aadd_103_a25COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a25_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a25_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a25) # !atwd0_ainst_atwd_control_adigitize_cnt_a25_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aadd_103_a25,
	datad => atwd0_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a25_a);

atwd0_ainst_atwd_control_aadd_103_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a26 = atwd0_ainst_atwd_control_adigitize_cnt_a26_a $ !atwd0_ainst_atwd_control_aadd_103_a25COUT
-- atwd0_ainst_atwd_control_aadd_103_a26COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a26_a & !atwd0_ainst_atwd_control_aadd_103_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a26,
	cout => atwd0_ainst_atwd_control_aadd_103_a26COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a26_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a26 # atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a26_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a26_a);

atwd0_ainst_atwd_control_aadd_103_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a27 = atwd0_ainst_atwd_control_adigitize_cnt_a27_a $ atwd0_ainst_atwd_control_aadd_103_a26COUT
-- atwd0_ainst_atwd_control_aadd_103_a27COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a26COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a27,
	cout => atwd0_ainst_atwd_control_aadd_103_a27COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a27_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a27_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a27) # !atwd0_ainst_atwd_control_adigitize_cnt_a27_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a27_a);

atwd0_ainst_atwd_control_aadd_103_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a28 = atwd0_ainst_atwd_control_adigitize_cnt_a28_a $ !atwd0_ainst_atwd_control_aadd_103_a27COUT
-- atwd0_ainst_atwd_control_aadd_103_a28COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a28_a & !atwd0_ainst_atwd_control_aadd_103_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a28,
	cout => atwd0_ainst_atwd_control_aadd_103_a28COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a28_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a28_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a28) # !atwd0_ainst_atwd_control_adigitize_cnt_a28_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aadd_103_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a28_a);

atwd0_ainst_atwd_control_aadd_103_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a29 = atwd0_ainst_atwd_control_adigitize_cnt_a29_a $ atwd0_ainst_atwd_control_aadd_103_a28COUT
-- atwd0_ainst_atwd_control_aadd_103_a29COUT = CARRY(!atwd0_ainst_atwd_control_aadd_103_a28COUT # !atwd0_ainst_atwd_control_adigitize_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a29,
	cout => atwd0_ainst_atwd_control_aadd_103_a29COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a29_a = DFFE(atwd0_ainst_atwd_control_astate_a9 & (atwd0_ainst_atwd_control_aadd_103_a29 # atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a29_a) # !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_adigitize_cnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a9,
	datab => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a29_a);

atwd0_ainst_atwd_control_aadd_103_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a30 = atwd0_ainst_atwd_control_adigitize_cnt_a30_a $ !atwd0_ainst_atwd_control_aadd_103_a29COUT
-- atwd0_ainst_atwd_control_aadd_103_a30COUT = CARRY(atwd0_ainst_atwd_control_adigitize_cnt_a30_a & !atwd0_ainst_atwd_control_aadd_103_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a30,
	cout => atwd0_ainst_atwd_control_aadd_103_a30COUT);

atwd0_ainst_atwd_control_adigitize_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a30_a = DFFE(atwd0_ainst_atwd_control_adigitize_cnt_a30_a & (atwd0_ainst_atwd_control_areduce_or_310_a6 # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a30) # !atwd0_ainst_atwd_control_adigitize_cnt_a30_a & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd0_ainst_atwd_control_aadd_103_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a30_a);

atwd0_ainst_atwd_control_aadd_103_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aadd_103_a31 = atwd0_ainst_atwd_control_adigitize_cnt_a31_a $ atwd0_ainst_atwd_control_aadd_103_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	cin => atwd0_ainst_atwd_control_aadd_103_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aadd_103_a31);

atwd0_ainst_atwd_control_adigitize_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_adigitize_cnt_a31_a = DFFE(atwd0_ainst_atwd_control_areduce_or_310_a6 & (atwd0_ainst_atwd_control_adigitize_cnt_a31_a # atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a31) # !atwd0_ainst_atwd_control_areduce_or_310_a6 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aadd_103_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_aadd_103_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_adigitize_cnt_a31_a);

atwd0_ainst_atwd_control_aSelect_195_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a39 = !atwd0_ainst_atwd_control_adigitize_cnt_a30_a & !atwd0_ainst_atwd_control_adigitize_cnt_a29_a & !atwd0_ainst_atwd_control_adigitize_cnt_a31_a & !atwd0_ainst_atwd_control_adigitize_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a30_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a29_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a31_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a39);

atwd0_ainst_atwd_control_aSelect_195_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a237 = (!atwd0_ainst_atwd_control_adigitize_cnt_a24_a & !atwd0_ainst_atwd_control_adigitize_cnt_a26_a & !atwd0_ainst_atwd_control_adigitize_cnt_a25_a & !atwd0_ainst_atwd_control_adigitize_cnt_a27_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a26_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a25_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a27_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a237);

atwd0_ainst_atwd_control_aSelect_195_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a83 = !atwd0_ainst_atwd_control_adigitize_cnt_a12_a & !atwd0_ainst_atwd_control_adigitize_cnt_a15_a & !atwd0_ainst_atwd_control_adigitize_cnt_a13_a & !atwd0_ainst_atwd_control_adigitize_cnt_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a12_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a15_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a13_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_control_aSelect_195_a83);

atwd0_ainst_atwd_control_aSelect_195_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a239 = (!atwd0_ainst_atwd_control_adigitize_cnt_a11_a & !atwd0_ainst_atwd_control_adigitize_cnt_a8_a & atwd0_ainst_atwd_control_adigitize_cnt_a9_a & !atwd0_ainst_atwd_control_adigitize_cnt_a10_a) & CASCADE(atwd0_ainst_atwd_control_aSelect_195_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_adigitize_cnt_a11_a,
	datab => atwd0_ainst_atwd_control_adigitize_cnt_a8_a,
	datac => atwd0_ainst_atwd_control_adigitize_cnt_a9_a,
	datad => atwd0_ainst_atwd_control_adigitize_cnt_a10_a,
	cascin => atwd0_ainst_atwd_control_aSelect_195_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a239);

atwd0_ainst_atwd_control_aSelect_195_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_195_a8 = atwd0_ainst_atwd_control_aSelect_195_a240 & atwd0_ainst_atwd_control_aSelect_195_a238 & atwd0_ainst_atwd_control_aSelect_195_a237 & atwd0_ainst_atwd_control_aSelect_195_a239

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_195_a240,
	datab => atwd0_ainst_atwd_control_aSelect_195_a238,
	datac => atwd0_ainst_atwd_control_aSelect_195_a237,
	datad => atwd0_ainst_atwd_control_aSelect_195_a239,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_195_a8);

atwd0_ainst_atwd_control_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a9 = DFFE(atwd0_ainst_atwd_control_aSelect_182_a8 & (atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_astate_a9 & !atwd0_ainst_atwd_control_aSelect_195_a8) # !atwd0_ainst_atwd_control_aSelect_182_a8 & atwd0_ainst_atwd_control_astate_a9 & !atwd0_ainst_atwd_control_aSelect_195_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aSelect_182_a8,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aSelect_195_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a9);

atwd0_ainst_atwd_control_areduce_or_213_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_213_a1 = !atwd0_ainst_atwd_control_astate_a10 & !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_213_a1);

atwd0_ainst_atwd_control_areduce_or_234_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_234 = atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_213_a1 # !atwd0_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_213_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_234);

atwd0_ainst_atwd_control_astart_readout_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astart_readout_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astart_readout_areg0 & atwd0_ainst_atwd_control_areduce_or_234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astart_readout_areg0,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_areduce_or_234,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astart_readout_areg0);

atwd0_ainst_atwd_readout_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a13 = DFFE(atwd0_ainst_atwd_readout_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a13);

atwd0_ainst_atwd_readout_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a14 = DFFE(atwd0_ainst_atwd_readout_astate_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a14);

atwd0_ainst_atwd_readout_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a8 = DFFE(!atwd0_ainst_atwd_readout_astate_a14 & (atwd0_ainst_atwd_readout_astate_a8 # atwd0_ainst_atwd_control_astart_readout_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_control_astart_readout_areg0,
	datad => atwd0_ainst_atwd_readout_astate_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a8);

atwd0_ainst_atwd_readout_areduce_or_160_a32_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160_a32 = atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a12,
	datad => atwd0_ainst_atwd_readout_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160_a32);

atwd0_ainst_atwd_readout_areduce_or_160_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160_a27 = !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a14 & !atwd0_ainst_atwd_readout_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a13,
	datab => atwd0_ainst_atwd_readout_astate_a14,
	datac => atwd0_ainst_atwd_readout_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160_a27);

atwd0_ainst_atwd_readout_aadd_40_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a0 = !atwd0_ainst_atwd_readout_areadout_cnt_a0_a
-- atwd0_ainst_atwd_readout_aadd_40_a0COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a0,
	cout => atwd0_ainst_atwd_readout_aadd_40_a0COUT);

atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126 = atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126);

atwd0_ainst_atwd_readout_areadout_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a0_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126 # atwd0_ainst_atwd_readout_areadout_cnt_a0_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFD0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a126,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a0_a);

atwd0_ainst_atwd_readout_aadd_40_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a1 = atwd0_ainst_atwd_readout_areadout_cnt_a1_a $ atwd0_ainst_atwd_readout_aadd_40_a0COUT
-- atwd0_ainst_atwd_readout_aadd_40_a1COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a0COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a1,
	cout => atwd0_ainst_atwd_readout_aadd_40_a1COUT);

atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123 = atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123);

atwd0_ainst_atwd_readout_areadout_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a1_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123 # atwd0_ainst_atwd_readout_areadout_cnt_a1_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF8C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd0_ainst_atwd_readout_aadd_40_rtl_0_a123,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a1_a);

atwd0_ainst_atwd_readout_aadd_40_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a2 = atwd0_ainst_atwd_readout_areadout_cnt_a2_a $ !atwd0_ainst_atwd_readout_aadd_40_a1COUT
-- atwd0_ainst_atwd_readout_aadd_40_a2COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a2_a & !atwd0_ainst_atwd_readout_aadd_40_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a2,
	cout => atwd0_ainst_atwd_readout_aadd_40_a2COUT);

atwd0_ainst_atwd_readout_areduce_or_160_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160_a29 = !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_readout_astate_a13,
	datad => atwd0_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160_a29);

atwd0_ainst_atwd_readout_areduce_or_160_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areduce_or_160 = atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a11 # atwd0_ainst_atwd_readout_astate_a12 # !atwd0_ainst_atwd_readout_areduce_or_160_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a9,
	datab => atwd0_ainst_atwd_readout_astate_a11,
	datac => atwd0_ainst_atwd_readout_astate_a12,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_areduce_or_160);

atwd0_ainst_atwd_readout_areadout_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a2_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_a2 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areadout_cnt_a2_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_aadd_40_a2 & atwd0_ainst_atwd_readout_areadout_cnt_a2_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_40_a2,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a2_a);

atwd0_ainst_atwd_readout_aadd_40_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a3 = atwd0_ainst_atwd_readout_areadout_cnt_a3_a $ atwd0_ainst_atwd_readout_aadd_40_a2COUT
-- atwd0_ainst_atwd_readout_aadd_40_a3COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a2COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a3,
	cout => atwd0_ainst_atwd_readout_aadd_40_a3COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a3_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_a3 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areadout_cnt_a3_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_aadd_40_a3 & atwd0_ainst_atwd_readout_areadout_cnt_a3_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_40_a3,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a3_a);

atwd0_ainst_atwd_readout_aadd_40_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a4 = atwd0_ainst_atwd_readout_areadout_cnt_a4_a $ !atwd0_ainst_atwd_readout_aadd_40_a3COUT
-- atwd0_ainst_atwd_readout_aadd_40_a4COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a4_a & !atwd0_ainst_atwd_readout_aadd_40_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a4,
	cout => atwd0_ainst_atwd_readout_aadd_40_a4COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a4_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_a4 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areadout_cnt_a4_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_aadd_40_a4 & atwd0_ainst_atwd_readout_areadout_cnt_a4_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_40_a4,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a4_a);

atwd0_ainst_atwd_readout_aadd_40_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a5 = atwd0_ainst_atwd_readout_areadout_cnt_a5_a $ atwd0_ainst_atwd_readout_aadd_40_a4COUT
-- atwd0_ainst_atwd_readout_aadd_40_a5COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a4COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a5,
	cout => atwd0_ainst_atwd_readout_aadd_40_a5COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a5_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_a5 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areadout_cnt_a5_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_aadd_40_a5 & atwd0_ainst_atwd_readout_areadout_cnt_a5_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_40_a5,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a5_a);

atwd0_ainst_atwd_readout_aadd_40_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a6 = atwd0_ainst_atwd_readout_areadout_cnt_a6_a $ !atwd0_ainst_atwd_readout_aadd_40_a5COUT
-- atwd0_ainst_atwd_readout_aadd_40_a6COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a6_a & !atwd0_ainst_atwd_readout_aadd_40_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a6,
	cout => atwd0_ainst_atwd_readout_aadd_40_a6COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a6_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a6_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a6) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a6_a);

atwd0_ainst_atwd_readout_aadd_40_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a7 = atwd0_ainst_atwd_readout_areadout_cnt_a7_a $ atwd0_ainst_atwd_readout_aadd_40_a6COUT
-- atwd0_ainst_atwd_readout_aadd_40_a7COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a6COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a7,
	cout => atwd0_ainst_atwd_readout_aadd_40_a7COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a7_a = DFFE(atwd0_ainst_atwd_readout_aadd_40_a7 & (atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_areadout_cnt_a7_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_aadd_40_a7 & atwd0_ainst_atwd_readout_areadout_cnt_a7_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_40_a7,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a7_a);

atwd0_ainst_atwd_readout_aSelect_81_a134_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a134 = !atwd0_ainst_atwd_readout_areadout_cnt_a6_a & atwd0_ainst_atwd_readout_areadout_cnt_a7_a & !atwd0_ainst_atwd_readout_areadout_cnt_a5_a & !atwd0_ainst_atwd_readout_areadout_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a6_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a7_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a5_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a134);

atwd0_ainst_atwd_readout_aSelect_81_a252_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a252 = (!atwd0_ainst_atwd_readout_areadout_cnt_a2_a & !atwd0_ainst_atwd_readout_areadout_cnt_a3_a & !atwd0_ainst_atwd_readout_areadout_cnt_a0_a & !atwd0_ainst_atwd_readout_areadout_cnt_a1_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a134)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a2_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a3_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a0_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a1_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a134,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a252);

atwd0_ainst_atwd_readout_aadd_40_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a8 = atwd0_ainst_atwd_readout_areadout_cnt_a8_a $ !atwd0_ainst_atwd_readout_aadd_40_a7COUT
-- atwd0_ainst_atwd_readout_aadd_40_a8COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a8_a & !atwd0_ainst_atwd_readout_aadd_40_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a8,
	cout => atwd0_ainst_atwd_readout_aadd_40_a8COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a8_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a8 # atwd0_ainst_atwd_readout_areadout_cnt_a8_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a8_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a8_a);

atwd0_ainst_atwd_readout_aadd_40_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a9 = atwd0_ainst_atwd_readout_areadout_cnt_a9_a $ atwd0_ainst_atwd_readout_aadd_40_a8COUT
-- atwd0_ainst_atwd_readout_aadd_40_a9COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a8COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a9,
	cout => atwd0_ainst_atwd_readout_aadd_40_a9COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a9_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a9_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a9) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a9_a);

atwd0_ainst_atwd_readout_aadd_40_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a10 = atwd0_ainst_atwd_readout_areadout_cnt_a10_a $ !atwd0_ainst_atwd_readout_aadd_40_a9COUT
-- atwd0_ainst_atwd_readout_aadd_40_a10COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a10_a & !atwd0_ainst_atwd_readout_aadd_40_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a10,
	cout => atwd0_ainst_atwd_readout_aadd_40_a10COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a10_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a10 # atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a10_a) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_areadout_cnt_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a10_a);

atwd0_ainst_atwd_readout_aadd_40_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a11 = atwd0_ainst_atwd_readout_areadout_cnt_a11_a $ atwd0_ainst_atwd_readout_aadd_40_a10COUT
-- atwd0_ainst_atwd_readout_aadd_40_a11COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a10COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a11,
	cout => atwd0_ainst_atwd_readout_aadd_40_a11COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a11_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a11_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a11) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a11, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a11_a);

atwd0_ainst_atwd_readout_aadd_40_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a12 = atwd0_ainst_atwd_readout_areadout_cnt_a12_a $ !atwd0_ainst_atwd_readout_aadd_40_a11COUT
-- atwd0_ainst_atwd_readout_aadd_40_a12COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a12_a & !atwd0_ainst_atwd_readout_aadd_40_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a12,
	cout => atwd0_ainst_atwd_readout_aadd_40_a12COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a12_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a12_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a12) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a12_a);

atwd0_ainst_atwd_readout_aadd_40_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a13 = atwd0_ainst_atwd_readout_areadout_cnt_a13_a $ atwd0_ainst_atwd_readout_aadd_40_a12COUT
-- atwd0_ainst_atwd_readout_aadd_40_a13COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a12COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a13,
	cout => atwd0_ainst_atwd_readout_aadd_40_a13COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a13_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a13_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a13) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a13_a);

atwd0_ainst_atwd_readout_aadd_40_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a14 = atwd0_ainst_atwd_readout_areadout_cnt_a14_a $ !atwd0_ainst_atwd_readout_aadd_40_a13COUT
-- atwd0_ainst_atwd_readout_aadd_40_a14COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a14_a & !atwd0_ainst_atwd_readout_aadd_40_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a14,
	cout => atwd0_ainst_atwd_readout_aadd_40_a14COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a14_a = DFFE(atwd0_ainst_atwd_readout_astate_a10 & (atwd0_ainst_atwd_readout_aadd_40_a14 # atwd0_ainst_atwd_readout_areadout_cnt_a14_a & atwd0_ainst_atwd_readout_areduce_or_160) # !atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_areadout_cnt_a14_a & atwd0_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aadd_40_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a14_a);

atwd0_ainst_atwd_readout_aadd_40_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a15 = atwd0_ainst_atwd_readout_areadout_cnt_a15_a $ atwd0_ainst_atwd_readout_aadd_40_a14COUT
-- atwd0_ainst_atwd_readout_aadd_40_a15COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a14COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a15,
	cout => atwd0_ainst_atwd_readout_aadd_40_a15COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a15_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a15_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a15) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a15_a);

atwd0_ainst_atwd_readout_aadd_40_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a16 = atwd0_ainst_atwd_readout_areadout_cnt_a16_a $ !atwd0_ainst_atwd_readout_aadd_40_a15COUT
-- atwd0_ainst_atwd_readout_aadd_40_a16COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a16_a & !atwd0_ainst_atwd_readout_aadd_40_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a16,
	cout => atwd0_ainst_atwd_readout_aadd_40_a16COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a16_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a16_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a16) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a16_a);

atwd0_ainst_atwd_readout_aadd_40_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a17 = atwd0_ainst_atwd_readout_areadout_cnt_a17_a $ atwd0_ainst_atwd_readout_aadd_40_a16COUT
-- atwd0_ainst_atwd_readout_aadd_40_a17COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a16COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a17,
	cout => atwd0_ainst_atwd_readout_aadd_40_a17COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a17_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a17_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a17) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a17_a);

atwd0_ainst_atwd_readout_aadd_40_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a18 = atwd0_ainst_atwd_readout_areadout_cnt_a18_a $ !atwd0_ainst_atwd_readout_aadd_40_a17COUT
-- atwd0_ainst_atwd_readout_aadd_40_a18COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a18_a & !atwd0_ainst_atwd_readout_aadd_40_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a18,
	cout => atwd0_ainst_atwd_readout_aadd_40_a18COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a18_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a18_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a18) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a18_a);

atwd0_ainst_atwd_readout_aadd_40_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a19 = atwd0_ainst_atwd_readout_areadout_cnt_a19_a $ atwd0_ainst_atwd_readout_aadd_40_a18COUT
-- atwd0_ainst_atwd_readout_aadd_40_a19COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a18COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a19,
	cout => atwd0_ainst_atwd_readout_aadd_40_a19COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a19_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a19_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a19) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a19_a);

atwd0_ainst_atwd_readout_aadd_40_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a20 = atwd0_ainst_atwd_readout_areadout_cnt_a20_a $ !atwd0_ainst_atwd_readout_aadd_40_a19COUT
-- atwd0_ainst_atwd_readout_aadd_40_a20COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a20_a & !atwd0_ainst_atwd_readout_aadd_40_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a20,
	cout => atwd0_ainst_atwd_readout_aadd_40_a20COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a20_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a20_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a20) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a20_a);

atwd0_ainst_atwd_readout_aadd_40_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a21 = atwd0_ainst_atwd_readout_areadout_cnt_a21_a $ atwd0_ainst_atwd_readout_aadd_40_a20COUT
-- atwd0_ainst_atwd_readout_aadd_40_a21COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a20COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a21,
	cout => atwd0_ainst_atwd_readout_aadd_40_a21COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a21_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a21_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a21) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a21_a);

atwd0_ainst_atwd_readout_aadd_40_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a22 = atwd0_ainst_atwd_readout_areadout_cnt_a22_a $ !atwd0_ainst_atwd_readout_aadd_40_a21COUT
-- atwd0_ainst_atwd_readout_aadd_40_a22COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a22_a & !atwd0_ainst_atwd_readout_aadd_40_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a22,
	cout => atwd0_ainst_atwd_readout_aadd_40_a22COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a22_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a22_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a22) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a22_a);

atwd0_ainst_atwd_readout_aadd_40_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a23 = atwd0_ainst_atwd_readout_areadout_cnt_a23_a $ atwd0_ainst_atwd_readout_aadd_40_a22COUT
-- atwd0_ainst_atwd_readout_aadd_40_a23COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a22COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a23,
	cout => atwd0_ainst_atwd_readout_aadd_40_a23COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a23_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a23_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a23) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_40_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a23_a);

atwd0_ainst_atwd_readout_aSelect_81_a58_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a58 = !atwd0_ainst_atwd_readout_areadout_cnt_a21_a & !atwd0_ainst_atwd_readout_areadout_cnt_a22_a & !atwd0_ainst_atwd_readout_areadout_cnt_a20_a & !atwd0_ainst_atwd_readout_areadout_cnt_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a21_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a20_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a58);

atwd0_ainst_atwd_readout_aSelect_81_a250_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a250 = (!atwd0_ainst_atwd_readout_areadout_cnt_a16_a & !atwd0_ainst_atwd_readout_areadout_cnt_a19_a & !atwd0_ainst_atwd_readout_areadout_cnt_a17_a & !atwd0_ainst_atwd_readout_areadout_cnt_a18_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a58)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a16_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a17_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a18_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a58,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a250);

atwd0_ainst_atwd_readout_aSelect_81_a88_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a88 = !atwd0_ainst_atwd_readout_areadout_cnt_a13_a & !atwd0_ainst_atwd_readout_areadout_cnt_a14_a & !atwd0_ainst_atwd_readout_areadout_cnt_a12_a & !atwd0_ainst_atwd_readout_areadout_cnt_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a13_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a12_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a88);

atwd0_ainst_atwd_readout_aSelect_81_a251_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a251 = (!atwd0_ainst_atwd_readout_areadout_cnt_a11_a & !atwd0_ainst_atwd_readout_areadout_cnt_a8_a & !atwd0_ainst_atwd_readout_areadout_cnt_a10_a & !atwd0_ainst_atwd_readout_areadout_cnt_a9_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a88)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a11_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a8_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a10_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a9_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a88,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a251);

atwd0_ainst_atwd_readout_aadd_40_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a24 = atwd0_ainst_atwd_readout_areadout_cnt_a24_a $ !atwd0_ainst_atwd_readout_aadd_40_a23COUT
-- atwd0_ainst_atwd_readout_aadd_40_a24COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a24_a & !atwd0_ainst_atwd_readout_aadd_40_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a24,
	cout => atwd0_ainst_atwd_readout_aadd_40_a24COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a24_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a24_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_aadd_40_a24 & atwd0_ainst_atwd_readout_astate_a10) # !atwd0_ainst_atwd_readout_areadout_cnt_a24_a & atwd0_ainst_atwd_readout_aadd_40_a24 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_aadd_40_a24,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a24_a);

atwd0_ainst_atwd_readout_aadd_40_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a25 = atwd0_ainst_atwd_readout_areadout_cnt_a25_a $ atwd0_ainst_atwd_readout_aadd_40_a24COUT
-- atwd0_ainst_atwd_readout_aadd_40_a25COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a24COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a25,
	cout => atwd0_ainst_atwd_readout_aadd_40_a25COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a25_a = DFFE(atwd0_ainst_atwd_readout_areadout_cnt_a25_a & (atwd0_ainst_atwd_readout_areduce_or_160 # atwd0_ainst_atwd_readout_aadd_40_a25 & atwd0_ainst_atwd_readout_astate_a10) # !atwd0_ainst_atwd_readout_areadout_cnt_a25_a & atwd0_ainst_atwd_readout_aadd_40_a25 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd0_ainst_atwd_readout_areduce_or_160,
	datac => atwd0_ainst_atwd_readout_aadd_40_a25,
	datad => atwd0_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a25_a);

atwd0_ainst_atwd_readout_aadd_40_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a26 = atwd0_ainst_atwd_readout_areadout_cnt_a26_a $ !atwd0_ainst_atwd_readout_aadd_40_a25COUT
-- atwd0_ainst_atwd_readout_aadd_40_a26COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a26_a & !atwd0_ainst_atwd_readout_aadd_40_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a26,
	cout => atwd0_ainst_atwd_readout_aadd_40_a26COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a26_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a26_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a26) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a26_a);

atwd0_ainst_atwd_readout_aadd_40_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a27 = atwd0_ainst_atwd_readout_areadout_cnt_a27_a $ atwd0_ainst_atwd_readout_aadd_40_a26COUT
-- atwd0_ainst_atwd_readout_aadd_40_a27COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a26COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a27,
	cout => atwd0_ainst_atwd_readout_aadd_40_a27COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a27_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a27_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a27) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a27_a);

atwd0_ainst_atwd_readout_aadd_40_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a28 = atwd0_ainst_atwd_readout_areadout_cnt_a28_a $ !atwd0_ainst_atwd_readout_aadd_40_a27COUT
-- atwd0_ainst_atwd_readout_aadd_40_a28COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a28_a & !atwd0_ainst_atwd_readout_aadd_40_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a28,
	cout => atwd0_ainst_atwd_readout_aadd_40_a28COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a28_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a28_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a28) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a28_a);

atwd0_ainst_atwd_readout_aadd_40_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a29 = atwd0_ainst_atwd_readout_areadout_cnt_a29_a $ atwd0_ainst_atwd_readout_aadd_40_a28COUT
-- atwd0_ainst_atwd_readout_aadd_40_a29COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_40_a28COUT # !atwd0_ainst_atwd_readout_areadout_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a29,
	cout => atwd0_ainst_atwd_readout_aadd_40_a29COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a29_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a29_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a29) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a29_a);

atwd0_ainst_atwd_readout_aadd_40_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a30 = atwd0_ainst_atwd_readout_areadout_cnt_a30_a $ !atwd0_ainst_atwd_readout_aadd_40_a29COUT
-- atwd0_ainst_atwd_readout_aadd_40_a30COUT = CARRY(atwd0_ainst_atwd_readout_areadout_cnt_a30_a & !atwd0_ainst_atwd_readout_aadd_40_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a30,
	cout => atwd0_ainst_atwd_readout_aadd_40_a30COUT);

atwd0_ainst_atwd_readout_areadout_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a30_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a30_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a30) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a30_a);

atwd0_ainst_atwd_readout_aadd_40_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_40_a31 = atwd0_ainst_atwd_readout_areadout_cnt_a31_a $ atwd0_ainst_atwd_readout_aadd_40_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	cin => atwd0_ainst_atwd_readout_aadd_40_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_40_a31);

atwd0_ainst_atwd_readout_areadout_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_cnt_a31_a = DFFE(atwd0_ainst_atwd_readout_areduce_or_160 & (atwd0_ainst_atwd_readout_areadout_cnt_a31_a # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a31) # !atwd0_ainst_atwd_readout_areduce_or_160 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_40_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd0_ainst_atwd_readout_aadd_40_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_cnt_a31_a);

atwd0_ainst_atwd_readout_aSelect_81_a44_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a44 = !atwd0_ainst_atwd_readout_areadout_cnt_a30_a & !atwd0_ainst_atwd_readout_areadout_cnt_a29_a & !atwd0_ainst_atwd_readout_areadout_cnt_a31_a & !atwd0_ainst_atwd_readout_areadout_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a29_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a44);

atwd0_ainst_atwd_readout_aSelect_81_a249_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a249 = (!atwd0_ainst_atwd_readout_areadout_cnt_a24_a & !atwd0_ainst_atwd_readout_areadout_cnt_a26_a & !atwd0_ainst_atwd_readout_areadout_cnt_a25_a & !atwd0_ainst_atwd_readout_areadout_cnt_a27_a) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd0_ainst_atwd_readout_areadout_cnt_a26_a,
	datac => atwd0_ainst_atwd_readout_areadout_cnt_a25_a,
	datad => atwd0_ainst_atwd_readout_areadout_cnt_a27_a,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a44,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a249);

atwd0_ainst_atwd_readout_aSelect_81_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_81_a12 = atwd0_ainst_atwd_readout_aSelect_81_a252 & atwd0_ainst_atwd_readout_aSelect_81_a250 & atwd0_ainst_atwd_readout_aSelect_81_a251 & atwd0_ainst_atwd_readout_aSelect_81_a249
-- atwd0_ainst_atwd_readout_aSelect_81_a253 = atwd0_ainst_atwd_readout_aSelect_81_a252 & atwd0_ainst_atwd_readout_aSelect_81_a250 & atwd0_ainst_atwd_readout_aSelect_81_a251 & atwd0_ainst_atwd_readout_aSelect_81_a249

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_81_a252,
	datab => atwd0_ainst_atwd_readout_aSelect_81_a250,
	datac => atwd0_ainst_atwd_readout_aSelect_81_a251,
	datad => atwd0_ainst_atwd_readout_aSelect_81_a249,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_81_a12,
	cascout => atwd0_ainst_atwd_readout_aSelect_81_a253);

atwd0_ainst_atwd_readout_aSelect_75_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_75_a5 = atwd0_ainst_atwd_readout_astate_a9 # atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_aSelect_81_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a11,
	datac => atwd0_ainst_atwd_readout_astate_a9,
	datad => atwd0_ainst_atwd_readout_aSelect_81_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_75_a5);

atwd0_ainst_atwd_readout_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a9 = DFFE(atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_control_astart_readout_areg0 & !atwd0_ainst_atwd_readout_astate_a8 # !atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & (atwd0_ainst_atwd_readout_aSelect_75_a5 # atwd0_ainst_atwd_control_astart_readout_areg0 & !atwd0_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5D0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datab => atwd0_ainst_atwd_control_astart_readout_areg0,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_aSelect_75_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a9);

atwd0_ainst_atwd_readout_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a10 = DFFE(atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datac => atwd0_ainst_atwd_readout_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a10);

atwd0_ainst_atwd_readout_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a11 = DFFE(atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_astate_a11 & atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a11,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a11);

atwd0_ainst_atwd_readout_aSelect_87_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_87_a21 = !atwd0_ainst_atwd_readout_astate_a11 & !atwd0_ainst_atwd_readout_astate_a10 & !atwd0_ainst_atwd_readout_astate_a13 & !atwd0_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a11,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_astate_a13,
	datad => atwd0_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_87_a21);

atwd0_ainst_atwd_readout_arst_divide_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_arst_divide = DFFE(atwd0_ainst_atwd_readout_arst_divide & (atwd0_ainst_atwd_readout_astate_a12 # !atwd0_ainst_atwd_readout_aSelect_87_a21) # !atwd0_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3F3",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a12,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_arst_divide,
	datad => atwd0_ainst_atwd_readout_aSelect_87_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_arst_divide);

atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd0_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	cout => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!atwd0_ainst_atwd_readout_arst_divide & atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT $ atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd0_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a);

atwd0_ainst_atwd_readout_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_astate_a12 = DFFE((!atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd0_ainst_atwd_readout_astate_a11) & CASCADE(atwd0_ainst_atwd_readout_aSelect_81_a253), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datac => atwd0_ainst_atwd_readout_astate_a11,
	cascin => atwd0_ainst_atwd_readout_aSelect_81_a253,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_astate_a12);

atwd0_ainst_atwd_readout_areadout_done_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_areadout_done_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a12 # atwd0_ainst_atwd_readout_areadout_done_areg0 & (atwd0_ainst_atwd_readout_astate_a9 # !atwd0_ainst_atwd_readout_aSelect_87_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a12,
	datab => atwd0_ainst_atwd_readout_astate_a9,
	datac => atwd0_ainst_atwd_readout_areadout_done_areg0,
	datad => atwd0_ainst_atwd_readout_aSelect_87_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_areadout_done_areg0);

atwd0_ainst_atwd_control_astate_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a15 = DFFE(atwd0_ainst_atwd_control_astate_a15 & (atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aSelect_195_a8 # !atwd0_ainst_atwd_readout_areadout_done_areg0) # !atwd0_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aSelect_195_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_readout_areadout_done_areg0,
	datad => atwd0_ainst_atwd_control_aSelect_195_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a15);

atwd0_ainst_atwd_control_astate_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a16 = DFFE(atwd0_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_readout_areadout_done_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a16);

atwd0_ainst_atwd_control_aSelect_199_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_199_a10 = atwd0_ainst_atwd_control_achannel_a1_a & atwd0_ainst_atwd_control_achannel_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_achannel_a1_a,
	datac => atwd0_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_199_a10);

atwd0_ainst_atwd_control_astate_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a17 = DFFE(atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & (atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_aSelect_199_a10) # !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd0_ainst_atwd_control_astate_a16 & atwd0_ainst_atwd_control_aSelect_199_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_aSelect_199_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a17);

atwd0_ainst_atwd_control_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a13 = DFFE(!atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd0_ainst_atwd_control_astate_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datad => atwd0_ainst_atwd_control_astate_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a13);

atwd0_ainst_atwd_control_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a10 = DFFE(atwd0_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a14 # !atwd0_ainst_atwd_trigger_aATWDTrigger_sig & atwd0_ainst_atwd_control_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datab => atwd0_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_control_astate_a13,
	datad => atwd0_ainst_atwd_control_astate_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a10);

atwd0_ainst_atwd_control_astate_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_astate_a19 = DFFE(atwd0_ainst_atwd_trigger_aATWDTrigger_sig & (atwd0_ainst_atwd_control_astate_a10 # !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd0_ainst_atwd_control_astate_a19) # !atwd0_ainst_atwd_trigger_aATWDTrigger_sig & !atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync & atwd0_ainst_atwd_control_astate_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datab => atwd0_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datad => atwd0_ainst_atwd_control_astate_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_astate_a19);

atwd0_ainst_atwd_control_areduce_or_231_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_231_a13 = atwd0_ainst_atwd_control_astate_a11 # atwd0_ainst_atwd_control_astate_a12 # atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_astate_a18

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a11,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_astate_a18,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_231_a13);

atwd0_ainst_atwd_control_aSelect_185_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_185_a9 = !atwd0_ainst_atwd_control_astate_a14 & !atwd0_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a14,
	datac => atwd0_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_185_a9);

atwd0_ainst_atwd_control_areduce_or_231_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_231_a8 = atwd0_ainst_atwd_control_areduce_or_231_a13 # atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_aSelect_185_a9 # !atwd0_ainst_atwd_control_areduce_or_222_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_222_a0,
	datab => atwd0_ainst_atwd_control_areduce_or_231_a13,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aSelect_185_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_231_a8);

atwd0_ainst_atwd_control_abusy_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_abusy_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a19 # atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_control_areduce_or_231_a8 # !atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBBB",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a19,
	datab => atwd0_ainst_atwd_control_astate_a8,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_231_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_abusy_areg0);

atwd0_ainst_atwd_trigger_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_adone_areg0 = DFFE(!atwd0_ainst_atwd_control_abusy_areg0 & (slaveregister_inst_acommand_0_local_a0_a # !atwd0_ainst_atwd_trigger_aenable_disc_sig & slaveregister_inst_acommand_0_local_a1_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0D0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datab => slaveregister_inst_acommand_0_local_a0_a,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	datad => slaveregister_inst_acommand_0_local_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_adone_areg0);

slaveregister_inst_ai_a1622_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1622 = slaveregister_inst_areg_rdata_a0_a_areg0 & (ahb_slave_inst_areg_write_areg0 # atwd0_ainst_atwd_trigger_adone_areg0) # !slaveregister_inst_areg_rdata_a0_a_areg0 & !ahb_slave_inst_areg_write_areg0 & atwd0_ainst_atwd_trigger_adone_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a0_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => atwd0_ainst_atwd_trigger_adone_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1622);

slaveregister_inst_aMux_966_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_966_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1622) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1625 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1625,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1622,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_966_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_966_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_966_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_966_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a784 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_966_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1619

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a784,
	datac => slaveregister_inst_ai_a1619,
	datad => slaveregister_inst_aMux_966_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_966_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_966_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_966_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_966_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_966_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_966_rtl_1_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_966_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_966_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_966_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_966_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_966_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_966_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_966_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_966_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_966_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_966_rtl_1_rtl_3_a1,
	datad => slaveregister_inst_aMux_966_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_966_rtl_1_rtl_4_a1);

rtl_a1939_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1939 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a784 # rtl_a3458) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_966_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a784,
	datac => rtl_a3458,
	datad => slaveregister_inst_aMux_966_rtl_1_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1939);

slaveregister_inst_aMux_1298_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1298_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1298_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a1652 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1298_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1939

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1298_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a1652,
	datad => rtl_a1939,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1298_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a34160_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34160 = ahb_slave_inst_areg_address_a14_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => ahb_slave_inst_areg_address_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34160);

slaveregister_inst_ai_a4988_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a4988 = !ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a34236 & ahb_slave_inst_areg_address_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_ai_a34236,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a4988);

ATWD0_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(0),
	combout => ATWD0_D_a0_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 = !inst_ROC_aRST_areg0 & atwd0_ainst_atwd_readout_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_ROC_aRST_areg0,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0);

atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 = DFFE(ATWD0_D_a0_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a0_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0);

ATWD0_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(2),
	combout => ATWD0_D_a2_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 = DFFE(ATWD0_D_a2_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0);

ATWD0_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(1),
	combout => ATWD0_D_a1_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 = DFFE(ATWD0_D_a1_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a1_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0);

ATWD0_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(3),
	combout => ATWD0_D_a3_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 = DFFE(ATWD0_D_a3_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a3_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0);

ATWD0_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(5),
	combout => ATWD0_D_a5_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 = DFFE(ATWD0_D_a5_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a5_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0);

ATWD0_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(9),
	combout => ATWD0_D_a9_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 = DFFE(ATWD0_D_a9_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a9_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0);

ATWD0_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(6),
	combout => ATWD0_D_a6_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 = DFFE(ATWD0_D_a6_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a6_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0);

ATWD0_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(7),
	combout => ATWD0_D_a7_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 = DFFE(ATWD0_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0);

ATWD0_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(8),
	combout => ATWD0_D_a8_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 = DFFE(ATWD0_D_a8_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD0_D_a8_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a6_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a6_a);

ATWD0_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD0_D(4),
	combout => ATWD0_D_a4_a_acombout);

atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 = DFFE(ATWD0_D_a4_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => ATWD0_D_a4_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0);

atwd0_ainst_gray2bin_abin_sig_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a4_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C33C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datac => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a4_a);

atwd0_ainst_gray2bin_abin_sig_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a1_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datad => atwd0_ainst_gray2bin_abin_sig_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a1_a);

atwd0_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a0_a_a2 = slaveregister_inst_ai_a4988 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a4988 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8DD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a4988,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0,
	datad => atwd0_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a0_a_a2);

atwd0_ainst_atwd_readout_adata_valid_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_adata_valid_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a11 # atwd0_ainst_atwd_readout_adata_valid_areg0 & (atwd0_ainst_atwd_readout_astate_a10 # !atwd0_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF8C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_adata_valid_areg0,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a29,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_adata_valid_areg0);

rtl_a3_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3 = atwd0_ainst_atwd_readout_adata_valid_areg0 # slaveregister_inst_ai_a34236 & slaveregister_inst_ai_a34160 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCEC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34236,
	datab => atwd0_ainst_atwd_readout_adata_valid_areg0,
	datac => slaveregister_inst_ai_a34160,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3);

atwd0_ainst_atwd_readout_aadd_41_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a0 = !atwd0_ainst_atwd_readout_aaddr_cnt_a0_a
-- atwd0_ainst_atwd_readout_aadd_41_a0COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a0,
	cout => atwd0_ainst_atwd_readout_aadd_41_a0COUT);

atwd0_ainst_atwd_readout_aSelect_177_a113_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_177_a113 = atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a0 # !atwd0_ainst_atwd_control_abusy_areg0 & (atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a0 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F111",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_abusy_areg0,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_41_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_177_a113);

atwd0_ainst_atwd_readout_aaddr_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a0_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a113 # atwd0_ainst_atwd_readout_aaddr_cnt_a0_a & (atwd0_ainst_atwd_readout_areduce_or_160 # !atwd0_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFB0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => atwd0_ainst_atwd_readout_aSelect_177_a113,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a);

slaveregister_inst_ai_a34163_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34163 = ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_enable_areg0 & !ahb_slave_inst_areg_address_a15_a_areg0 & slaveregister_inst_ai_a34160

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_enable_areg0,
	datac => ahb_slave_inst_areg_address_a15_a_areg0,
	datad => slaveregister_inst_ai_a34160,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34163);

atwd0_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a34163 & atwd0_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a0_a,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a0_a_a2);

atwd0_ainst_atwd_readout_aadd_41_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a1 = atwd0_ainst_atwd_readout_aaddr_cnt_a1_a $ atwd0_ainst_atwd_readout_aadd_41_a0COUT
-- atwd0_ainst_atwd_readout_aadd_41_a1COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a0COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a1,
	cout => atwd0_ainst_atwd_readout_aadd_41_a1COUT);

atwd0_ainst_atwd_readout_aSelect_175_a112_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_175_a112 = atwd0_ainst_atwd_control_abusy_areg0 & atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a1 # !atwd0_ainst_atwd_control_abusy_areg0 & (atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a1 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F111",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_abusy_areg0,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aadd_41_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_175_a112);

atwd0_ainst_atwd_readout_aaddr_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a1_a = DFFE(atwd0_ainst_atwd_readout_aSelect_175_a112 # atwd0_ainst_atwd_readout_aaddr_cnt_a1_a & (atwd0_ainst_atwd_readout_areduce_or_160 # !atwd0_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a8,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => atwd0_ainst_atwd_readout_areduce_or_160,
	datad => atwd0_ainst_atwd_readout_aSelect_175_a112,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a);

atwd0_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a1_a_a5 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_ai_a34163 & atwd0_ainst_atwd_readout_aaddr_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34163,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a1_a_a5);

atwd0_ainst_atwd_readout_aSelect_173_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_173_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a2_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_173_a12);

atwd0_ainst_atwd_readout_aadd_41_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a2 = atwd0_ainst_atwd_readout_aaddr_cnt_a2_a $ !atwd0_ainst_atwd_readout_aadd_41_a1COUT
-- atwd0_ainst_atwd_readout_aadd_41_a2COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a2_a & !atwd0_ainst_atwd_readout_aadd_41_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a2,
	cout => atwd0_ainst_atwd_readout_aadd_41_a2COUT);

atwd0_ainst_atwd_readout_aSelect_177_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_177_a4 = !atwd0_ainst_atwd_readout_astate_a8 & !atwd0_ainst_atwd_control_abusy_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_177_a4);

atwd0_ainst_atwd_readout_aaddr_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a2_a = DFFE(atwd0_ainst_atwd_readout_aSelect_173_a12 # atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_173_a12,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_aadd_41_a2,
	datad => atwd0_ainst_atwd_readout_aSelect_177_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a);

atwd0_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a34163 & atwd0_ainst_atwd_readout_aaddr_cnt_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a2_a,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a2_a_a8);

atwd0_ainst_atwd_readout_aadd_41_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a3 = atwd0_ainst_atwd_readout_aaddr_cnt_a3_a $ atwd0_ainst_atwd_readout_aadd_41_a2COUT
-- atwd0_ainst_atwd_readout_aadd_41_a3COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a2COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a3,
	cout => atwd0_ainst_atwd_readout_aadd_41_a3COUT);

atwd0_ainst_atwd_readout_aSelect_171_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_171_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a3_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_171_a12);

atwd0_ainst_atwd_readout_aaddr_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a3_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_171_a12 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datac => atwd0_ainst_atwd_readout_aadd_41_a3,
	datad => atwd0_ainst_atwd_readout_aSelect_171_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a);

atwd0_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a3_a_a11 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_ai_a34163 & atwd0_ainst_atwd_readout_aaddr_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34163,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a3_a_a11);

atwd0_ainst_atwd_readout_aSelect_169_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_169_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	datac => atwd0_ainst_atwd_readout_astate_a8,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_169_a12);

atwd0_ainst_atwd_readout_aadd_41_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a4 = atwd0_ainst_atwd_readout_aaddr_cnt_a4_a $ !atwd0_ainst_atwd_readout_aadd_41_a3COUT
-- atwd0_ainst_atwd_readout_aadd_41_a4COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd0_ainst_atwd_readout_aadd_41_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a4,
	cout => atwd0_ainst_atwd_readout_aadd_41_a4COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a4_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_169_a12 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datac => atwd0_ainst_atwd_readout_aSelect_169_a12,
	datad => atwd0_ainst_atwd_readout_aadd_41_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a);

atwd0_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a4_a_a14 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a34163 & atwd0_ainst_atwd_readout_aaddr_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34163,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a4_a_a14);

atwd0_ainst_atwd_readout_aadd_41_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a5 = atwd0_ainst_atwd_readout_aaddr_cnt_a5_a $ atwd0_ainst_atwd_readout_aadd_41_a4COUT
-- atwd0_ainst_atwd_readout_aadd_41_a5COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a4COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a5,
	cout => atwd0_ainst_atwd_readout_aadd_41_a5COUT);

atwd0_ainst_atwd_readout_aSelect_167_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_167_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a5_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	datad => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_167_a12);

atwd0_ainst_atwd_readout_aaddr_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a5_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_167_a12 # atwd0_ainst_atwd_readout_aadd_41_a5 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aadd_41_a5,
	datab => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aSelect_167_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a);

atwd0_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a5_a_a17 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a34163 & atwd0_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a5_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a34163,
	datad => ahb_slave_inst_areg_address_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a5_a_a17);

atwd0_ainst_atwd_readout_aadd_41_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a6 = atwd0_ainst_atwd_readout_aaddr_cnt_a6_a $ !atwd0_ainst_atwd_readout_aadd_41_a5COUT
-- atwd0_ainst_atwd_readout_aadd_41_a6COUT = CARRY(atwd0_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd0_ainst_atwd_readout_aadd_41_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a6,
	cout => atwd0_ainst_atwd_readout_aadd_41_a6COUT);

atwd0_ainst_atwd_readout_aSelect_165_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_165_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a6_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_areduce_or_160_a27 # !atwd0_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_165_a12);

atwd0_ainst_atwd_readout_aaddr_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a6_a = DFFE(atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aSelect_165_a12 # atwd0_ainst_atwd_readout_astate_a10 & atwd0_ainst_atwd_readout_aadd_41_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_astate_a10,
	datab => atwd0_ainst_atwd_readout_aadd_41_a6,
	datac => atwd0_ainst_atwd_readout_aSelect_177_a4,
	datad => atwd0_ainst_atwd_readout_aSelect_165_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a);

atwd0_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0) # !slaveregister_inst_ai_a34163 & atwd0_ainst_atwd_readout_aaddr_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34163,
	datab => ahb_slave_inst_areg_address_a8_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a6_a_a20);

atwd0_ainst_atwd_readout_aSelect_163_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_163_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a7_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_astate_a8 # !atwd0_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F700",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_163_a12);

atwd0_ainst_atwd_readout_aadd_41_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a7 = atwd0_ainst_atwd_readout_aaddr_cnt_a7_a $ atwd0_ainst_atwd_readout_aadd_41_a6COUT
-- atwd0_ainst_atwd_readout_aadd_41_a7COUT = CARRY(!atwd0_ainst_atwd_readout_aadd_41_a6COUT # !atwd0_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a7,
	cout => atwd0_ainst_atwd_readout_aadd_41_a7COUT);

atwd0_ainst_atwd_readout_aaddr_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a7_a = DFFE(atwd0_ainst_atwd_readout_aSelect_163_a12 # atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aadd_41_a7 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_163_a12,
	datab => atwd0_ainst_atwd_readout_aadd_41_a7,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aSelect_177_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a);

atwd0_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a7_a_a23 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a9_a_areg0) # !slaveregister_inst_ai_a34163 & atwd0_ainst_atwd_readout_aaddr_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34163,
	datab => ahb_slave_inst_areg_address_a9_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a7_a_a23);

atwd0_ainst_atwd_readout_aSelect_161_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aSelect_161_a12 = atwd0_ainst_atwd_readout_aaddr_cnt_a8_a & (atwd0_ainst_atwd_readout_areduce_or_160_a32 # !atwd0_ainst_atwd_readout_astate_a8 # !atwd0_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F700",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd0_ainst_atwd_readout_astate_a8,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a32,
	datad => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aSelect_161_a12);

atwd0_ainst_atwd_readout_aadd_41_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aadd_41_a8 = atwd0_ainst_atwd_readout_aaddr_cnt_a8_a $ !atwd0_ainst_atwd_readout_aadd_41_a7COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	cin => atwd0_ainst_atwd_readout_aadd_41_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_readout_aadd_41_a8);

atwd0_ainst_atwd_readout_aaddr_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aaddr_cnt_a8_a = DFFE(atwd0_ainst_atwd_readout_aSelect_161_a12 # atwd0_ainst_atwd_readout_aSelect_177_a4 # atwd0_ainst_atwd_readout_aadd_41_a8 & atwd0_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aSelect_161_a12,
	datab => atwd0_ainst_atwd_readout_aadd_41_a8,
	datac => atwd0_ainst_atwd_readout_astate_a10,
	datad => atwd0_ainst_atwd_readout_aSelect_177_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a);

atwd0_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_awraddress_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aaddr_cnt_a8_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a34163 & atwd0_ainst_atwd_readout_aaddr_cnt_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a10_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd0_ainst_atwd_readout_aaddr_cnt_a8_a,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_awraddress_sig_a8_a_a26);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

ATWD1_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(0),
	combout => ATWD1_D_a0_a_acombout);

atwd1_ainst_atwd_readout_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a11 = DFFE(atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_astate_a11 & atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a11);

TriggerComplete_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_TriggerComplete_1,
	combout => TriggerComplete_1_acombout);

atwd1_ainst_atwd_trigger_aTriggerComplete_in_0_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aTriggerComplete_in_0 = DFFE(!TriggerComplete_1_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => TriggerComplete_1_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aTriggerComplete_in_0);

atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync = DFFE(atwd1_ainst_atwd_trigger_aTriggerComplete_in_0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync);

atwd1_ainst_atwd_readout_areadout_done_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_done_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_areadout_done_areg0 & (atwd1_ainst_atwd_readout_astate_a9 # !atwd1_ainst_atwd_readout_aSelect_87_a21), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF8C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a9,
	datab => atwd1_ainst_atwd_readout_areadout_done_areg0,
	datac => atwd1_ainst_atwd_readout_aSelect_87_a21,
	datad => atwd1_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_done_areg0);

atwd1_ainst_atwd_control_astate_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a16 = DFFE(atwd1_ainst_atwd_control_astate_a15 & atwd1_ainst_atwd_readout_areadout_done_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a16);

atwd1_ainst_atwd_control_areduce_or_222_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_222_a0 = !atwd1_ainst_atwd_control_astate_a15 & !atwd1_ainst_atwd_control_astate_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_222_a0);

atwd1_ainst_atwd_control_areduce_or_213_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_213_a0 = !atwd1_ainst_atwd_control_astate_a13 & !atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a13,
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_213_a0);

atwd1_ainst_atwd_control_areduce_or_222_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_222_a2 = atwd1_ainst_atwd_control_areduce_or_222_a0 & !atwd1_ainst_atwd_control_astate_a9 & !atwd1_ainst_atwd_control_astate_a11 & atwd1_ainst_atwd_control_areduce_or_213_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_222_a0,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_astate_a11,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_222_a2);

atwd1_ainst_atwd_control_achannel_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_achannel_a0_a = DFFE(atwd1_ainst_atwd_control_achannel_a0_a & (atwd1_ainst_atwd_control_astate_a17 # !atwd1_ainst_atwd_control_areduce_or_222_a2) # !atwd1_ainst_atwd_control_achannel_a0_a & atwd1_ainst_atwd_control_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4EE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a0_a,
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_achannel_a0_a);

atwd1_ainst_atwd_control_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a12 = DFFE(atwd1_ainst_atwd_control_astate_a16 & (!atwd1_ainst_atwd_control_achannel_a1_a # !atwd1_ainst_atwd_control_achannel_a0_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7070",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a0_a,
	datab => atwd1_ainst_atwd_control_achannel_a1_a,
	datac => atwd1_ainst_atwd_control_astate_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a12);

atwd1_ainst_atwd_control_aSelect_223_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_223_a1 = atwd1_ainst_atwd_control_astate_a12 & (atwd1_ainst_atwd_control_achannel_a1_a $ atwd1_ainst_atwd_control_achannel_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0AA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_achannel_a1_a,
	datad => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_223_a1);

atwd1_ainst_atwd_control_achannel_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_achannel_a1_a = DFFE(atwd1_ainst_atwd_control_aSelect_223_a1 # atwd1_ainst_atwd_control_achannel_a1_a & (atwd1_ainst_atwd_control_astate_a17 # !atwd1_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_achannel_a1_a,
	datab => atwd1_ainst_atwd_control_aSelect_223_a1,
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_achannel_a1_a);

atwd1_ainst_atwd_control_aSelect_199_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_199_a10 = atwd1_ainst_atwd_control_achannel_a1_a & atwd1_ainst_atwd_control_achannel_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_achannel_a1_a,
	datac => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_199_a10);

atwd1_ainst_atwd_control_astate_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a17 = DFFE(atwd1_ainst_atwd_control_astate_a17 & (atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync # atwd1_ainst_atwd_control_astate_a16 & atwd1_ainst_atwd_control_aSelect_199_a10) # !atwd1_ainst_atwd_control_astate_a17 & atwd1_ainst_atwd_control_astate_a16 & atwd1_ainst_atwd_control_aSelect_199_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datab => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datac => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd1_ainst_atwd_control_aSelect_199_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a17);

atwd1_ainst_atwd_control_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a13 = DFFE(atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00AA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a13);

atwd1_ainst_atwd_control_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a10 = DFFE(atwd1_ainst_atwd_control_astate_a13 # atwd0_ainst_atwd_control_astate_a14 # !atwd1_ainst_atwd_trigger_aATWDTrigger_sig & atwd1_ainst_atwd_control_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a13,
	datab => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datac => atwd0_ainst_atwd_control_astate_a14,
	datad => atwd1_ainst_atwd_control_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a10);

atwd1_ainst_atwd_control_astate_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a19 = DFFE(atwd1_ainst_atwd_control_astate_a19 & (atwd1_ainst_atwd_control_astate_a10 & atwd1_ainst_atwd_trigger_aATWDTrigger_sig # !atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync) # !atwd1_ainst_atwd_control_astate_a19 & atwd1_ainst_atwd_control_astate_a10 & atwd1_ainst_atwd_trigger_aATWDTrigger_sig, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd1_ainst_atwd_control_astate_a10,
	datac => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datad => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a19);

atwd1_ainst_atwd_control_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a11 = DFFE(atwd1_ainst_atwd_control_astate_a12 # atwd1_ainst_atwd_control_astate_a19 & atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd1_ainst_atwd_trigger_aTriggerComplete_in_sync,
	datad => atwd1_ainst_atwd_control_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a11);

atwd1_ainst_atwd_control_astate_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a18 = DFFE(atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a18 & !atwd1_ainst_atwd_control_aSelect_182_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_astate_a11,
	datad => atwd1_ainst_atwd_control_aSelect_182_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a18);

atwd1_ainst_atwd_control_areduce_or_246_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_246_a0 = !atwd1_ainst_atwd_control_astate_a10 & !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a17 & atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a10,
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_astate_a17,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_246_a0);

atwd1_ainst_atwd_control_areduce_or_216_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_216_a6 = !atwd1_ainst_atwd_control_astate_a15 & !atwd1_ainst_atwd_control_astate_a16 & !atwd1_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a15,
	datab => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_astate_a13,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_216_a6);

atwd1_ainst_atwd_control_areduce_or_246_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_246 = atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_216_a6 # !atwd1_ainst_atwd_control_areduce_or_246_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd1_ainst_atwd_control_areduce_or_246_a0,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_216_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_246);

atwd1_ainst_atwd_control_aadd_76_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a0 = !atwd1_ainst_atwd_control_asettle_cnt_a0_a
-- atwd1_ainst_atwd_control_aadd_76_a0COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a0,
	cout => atwd1_ainst_atwd_control_aadd_76_a0COUT);

atwd1_ainst_atwd_control_asettle_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a0_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a0_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a0) # !atwd1_ainst_atwd_control_asettle_cnt_a0_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a0,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a0_a);

atwd1_ainst_atwd_control_aadd_76_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a1 = atwd1_ainst_atwd_control_asettle_cnt_a1_a $ atwd1_ainst_atwd_control_aadd_76_a0COUT
-- atwd1_ainst_atwd_control_aadd_76_a1COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a0COUT # !atwd1_ainst_atwd_control_asettle_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a1,
	cout => atwd1_ainst_atwd_control_aadd_76_a1COUT);

atwd1_ainst_atwd_control_asettle_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a1_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a1_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a1) # !atwd1_ainst_atwd_control_asettle_cnt_a1_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a1,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a1_a);

atwd1_ainst_atwd_control_aadd_76_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a2 = atwd1_ainst_atwd_control_asettle_cnt_a2_a $ !atwd1_ainst_atwd_control_aadd_76_a1COUT
-- atwd1_ainst_atwd_control_aadd_76_a2COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a2_a & !atwd1_ainst_atwd_control_aadd_76_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a2,
	cout => atwd1_ainst_atwd_control_aadd_76_a2COUT);

atwd1_ainst_atwd_control_asettle_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a2_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a2 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a2_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_aadd_76_a2 & atwd1_ainst_atwd_control_asettle_cnt_a2_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a2,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a2_a);

atwd1_ainst_atwd_control_aadd_76_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a3 = atwd1_ainst_atwd_control_asettle_cnt_a3_a $ atwd1_ainst_atwd_control_aadd_76_a2COUT
-- atwd1_ainst_atwd_control_aadd_76_a3COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a2COUT # !atwd1_ainst_atwd_control_asettle_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a3,
	cout => atwd1_ainst_atwd_control_aadd_76_a3COUT);

atwd1_ainst_atwd_control_asettle_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a3_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a3_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a3) # !atwd1_ainst_atwd_control_asettle_cnt_a3_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a3,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a3_a);

atwd1_ainst_atwd_control_aadd_76_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a4 = atwd1_ainst_atwd_control_asettle_cnt_a4_a $ !atwd1_ainst_atwd_control_aadd_76_a3COUT
-- atwd1_ainst_atwd_control_aadd_76_a4COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a4_a & !atwd1_ainst_atwd_control_aadd_76_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a4,
	cout => atwd1_ainst_atwd_control_aadd_76_a4COUT);

atwd1_ainst_atwd_control_asettle_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a4_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a4_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a4) # !atwd1_ainst_atwd_control_asettle_cnt_a4_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a4,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a4_a);

atwd1_ainst_atwd_control_aadd_76_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a5 = atwd1_ainst_atwd_control_asettle_cnt_a5_a $ atwd1_ainst_atwd_control_aadd_76_a4COUT
-- atwd1_ainst_atwd_control_aadd_76_a5COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a4COUT # !atwd1_ainst_atwd_control_asettle_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a5,
	cout => atwd1_ainst_atwd_control_aadd_76_a5COUT);

atwd1_ainst_atwd_control_asettle_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a5_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a5_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a5) # !atwd1_ainst_atwd_control_asettle_cnt_a5_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a5,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a5_a);

atwd1_ainst_atwd_control_aadd_76_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a6 = atwd1_ainst_atwd_control_asettle_cnt_a6_a $ !atwd1_ainst_atwd_control_aadd_76_a5COUT
-- atwd1_ainst_atwd_control_aadd_76_a6COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a6_a & !atwd1_ainst_atwd_control_aadd_76_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a6,
	cout => atwd1_ainst_atwd_control_aadd_76_a6COUT);

atwd1_ainst_atwd_control_asettle_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a6_a = DFFE(atwd1_ainst_atwd_control_areduce_or_246 & (atwd1_ainst_atwd_control_asettle_cnt_a6_a # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a6) # !atwd1_ainst_atwd_control_areduce_or_246 & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_246,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aadd_76_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a6_a);

atwd1_ainst_atwd_control_aadd_76_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a7 = atwd1_ainst_atwd_control_asettle_cnt_a7_a $ atwd1_ainst_atwd_control_aadd_76_a6COUT
-- atwd1_ainst_atwd_control_aadd_76_a7COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a6COUT # !atwd1_ainst_atwd_control_asettle_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a7,
	cout => atwd1_ainst_atwd_control_aadd_76_a7COUT);

atwd1_ainst_atwd_control_asettle_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a7_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a7 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a7_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_aadd_76_a7 & atwd1_ainst_atwd_control_asettle_cnt_a7_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a7,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a7_a);

atwd1_ainst_atwd_control_aadd_76_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a8 = atwd1_ainst_atwd_control_asettle_cnt_a8_a $ !atwd1_ainst_atwd_control_aadd_76_a7COUT
-- atwd1_ainst_atwd_control_aadd_76_a8COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a8_a & !atwd1_ainst_atwd_control_aadd_76_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a8,
	cout => atwd1_ainst_atwd_control_aadd_76_a8COUT);

atwd1_ainst_atwd_control_asettle_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a8_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a8_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a8) # !atwd1_ainst_atwd_control_asettle_cnt_a8_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a8,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a8_a);

atwd1_ainst_atwd_control_aadd_76_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a9 = atwd1_ainst_atwd_control_asettle_cnt_a9_a $ atwd1_ainst_atwd_control_aadd_76_a8COUT
-- atwd1_ainst_atwd_control_aadd_76_a9COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a8COUT # !atwd1_ainst_atwd_control_asettle_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a9,
	cout => atwd1_ainst_atwd_control_aadd_76_a9COUT);

atwd1_ainst_atwd_control_asettle_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a9_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a9_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a9) # !atwd1_ainst_atwd_control_asettle_cnt_a9_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a9_a);

atwd1_ainst_atwd_control_aadd_76_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a10 = atwd1_ainst_atwd_control_asettle_cnt_a10_a $ !atwd1_ainst_atwd_control_aadd_76_a9COUT
-- atwd1_ainst_atwd_control_aadd_76_a10COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a10_a & !atwd1_ainst_atwd_control_aadd_76_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a10,
	cout => atwd1_ainst_atwd_control_aadd_76_a10COUT);

atwd1_ainst_atwd_control_asettle_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a10_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a10 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a10_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_aadd_76_a10 & atwd1_ainst_atwd_control_asettle_cnt_a10_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a10,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a10_a);

atwd1_ainst_atwd_control_aadd_76_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a11 = atwd1_ainst_atwd_control_asettle_cnt_a11_a $ atwd1_ainst_atwd_control_aadd_76_a10COUT
-- atwd1_ainst_atwd_control_aadd_76_a11COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a10COUT # !atwd1_ainst_atwd_control_asettle_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a11,
	cout => atwd1_ainst_atwd_control_aadd_76_a11COUT);

atwd1_ainst_atwd_control_asettle_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a11_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a11 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a11_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_aadd_76_a11 & atwd1_ainst_atwd_control_asettle_cnt_a11_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a11,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a11_a);

atwd1_ainst_atwd_control_aadd_76_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a12 = atwd1_ainst_atwd_control_asettle_cnt_a12_a $ !atwd1_ainst_atwd_control_aadd_76_a11COUT
-- atwd1_ainst_atwd_control_aadd_76_a12COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a12_a & !atwd1_ainst_atwd_control_aadd_76_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a12,
	cout => atwd1_ainst_atwd_control_aadd_76_a12COUT);

atwd1_ainst_atwd_control_asettle_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a12_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a12_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a12) # !atwd1_ainst_atwd_control_asettle_cnt_a12_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a12,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a12_a);

atwd1_ainst_atwd_control_aadd_76_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a13 = atwd1_ainst_atwd_control_asettle_cnt_a13_a $ atwd1_ainst_atwd_control_aadd_76_a12COUT
-- atwd1_ainst_atwd_control_aadd_76_a13COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a12COUT # !atwd1_ainst_atwd_control_asettle_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a13,
	cout => atwd1_ainst_atwd_control_aadd_76_a13COUT);

atwd1_ainst_atwd_control_asettle_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a13_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a13_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a13) # !atwd1_ainst_atwd_control_asettle_cnt_a13_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a13,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a13_a);

atwd1_ainst_atwd_control_aadd_76_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a14 = atwd1_ainst_atwd_control_asettle_cnt_a14_a $ !atwd1_ainst_atwd_control_aadd_76_a13COUT
-- atwd1_ainst_atwd_control_aadd_76_a14COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a14_a & !atwd1_ainst_atwd_control_aadd_76_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a14,
	cout => atwd1_ainst_atwd_control_aadd_76_a14COUT);

atwd1_ainst_atwd_control_asettle_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a14_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a14_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a14) # !atwd1_ainst_atwd_control_asettle_cnt_a14_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a14,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a14_a);

atwd1_ainst_atwd_control_aadd_76_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a15 = atwd1_ainst_atwd_control_asettle_cnt_a15_a $ atwd1_ainst_atwd_control_aadd_76_a14COUT
-- atwd1_ainst_atwd_control_aadd_76_a15COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a14COUT # !atwd1_ainst_atwd_control_asettle_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a15,
	cout => atwd1_ainst_atwd_control_aadd_76_a15COUT);

atwd1_ainst_atwd_control_asettle_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a15_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a15 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a15_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_aadd_76_a15 & atwd1_ainst_atwd_control_asettle_cnt_a15_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a15,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a15_a);

atwd1_ainst_atwd_control_aSelect_182_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a83 = !atwd1_ainst_atwd_control_asettle_cnt_a15_a & !atwd1_ainst_atwd_control_asettle_cnt_a14_a & !atwd1_ainst_atwd_control_asettle_cnt_a12_a & !atwd1_ainst_atwd_control_asettle_cnt_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a15_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a14_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a12_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a83);

atwd1_ainst_atwd_control_aSelect_182_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a239 = (!atwd1_ainst_atwd_control_asettle_cnt_a10_a & !atwd1_ainst_atwd_control_asettle_cnt_a11_a & !atwd1_ainst_atwd_control_asettle_cnt_a8_a & !atwd1_ainst_atwd_control_asettle_cnt_a9_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a10_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a11_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a8_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a9_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a239);

atwd1_ainst_atwd_control_aadd_76_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a16 = atwd1_ainst_atwd_control_asettle_cnt_a16_a $ !atwd1_ainst_atwd_control_aadd_76_a15COUT
-- atwd1_ainst_atwd_control_aadd_76_a16COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a16_a & !atwd1_ainst_atwd_control_aadd_76_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a16,
	cout => atwd1_ainst_atwd_control_aadd_76_a16COUT);

atwd1_ainst_atwd_control_asettle_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a16_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a16_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a16) # !atwd1_ainst_atwd_control_asettle_cnt_a16_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a16,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a16_a);

atwd1_ainst_atwd_control_aadd_76_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a17 = atwd1_ainst_atwd_control_asettle_cnt_a17_a $ atwd1_ainst_atwd_control_aadd_76_a16COUT
-- atwd1_ainst_atwd_control_aadd_76_a17COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a16COUT # !atwd1_ainst_atwd_control_asettle_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a17,
	cout => atwd1_ainst_atwd_control_aadd_76_a17COUT);

atwd1_ainst_atwd_control_asettle_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a17_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a17_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a17) # !atwd1_ainst_atwd_control_asettle_cnt_a17_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a17,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a17_a);

atwd1_ainst_atwd_control_aadd_76_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a18 = atwd1_ainst_atwd_control_asettle_cnt_a18_a $ !atwd1_ainst_atwd_control_aadd_76_a17COUT
-- atwd1_ainst_atwd_control_aadd_76_a18COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a18_a & !atwd1_ainst_atwd_control_aadd_76_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a18,
	cout => atwd1_ainst_atwd_control_aadd_76_a18COUT);

atwd1_ainst_atwd_control_asettle_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a18_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a18_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a18) # !atwd1_ainst_atwd_control_asettle_cnt_a18_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a18_a);

atwd1_ainst_atwd_control_aadd_76_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a19 = atwd1_ainst_atwd_control_asettle_cnt_a19_a $ atwd1_ainst_atwd_control_aadd_76_a18COUT
-- atwd1_ainst_atwd_control_aadd_76_a19COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a18COUT # !atwd1_ainst_atwd_control_asettle_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a19,
	cout => atwd1_ainst_atwd_control_aadd_76_a19COUT);

atwd1_ainst_atwd_control_asettle_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a19_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a19_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a19) # !atwd1_ainst_atwd_control_asettle_cnt_a19_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a19,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a19_a);

atwd1_ainst_atwd_control_aadd_76_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a20 = atwd1_ainst_atwd_control_asettle_cnt_a20_a $ !atwd1_ainst_atwd_control_aadd_76_a19COUT
-- atwd1_ainst_atwd_control_aadd_76_a20COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a20_a & !atwd1_ainst_atwd_control_aadd_76_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a20,
	cout => atwd1_ainst_atwd_control_aadd_76_a20COUT);

atwd1_ainst_atwd_control_asettle_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a20_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a20_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a20) # !atwd1_ainst_atwd_control_asettle_cnt_a20_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a20,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a20_a);

atwd1_ainst_atwd_control_aadd_76_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a21 = atwd1_ainst_atwd_control_asettle_cnt_a21_a $ atwd1_ainst_atwd_control_aadd_76_a20COUT
-- atwd1_ainst_atwd_control_aadd_76_a21COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a20COUT # !atwd1_ainst_atwd_control_asettle_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a21,
	cout => atwd1_ainst_atwd_control_aadd_76_a21COUT);

atwd1_ainst_atwd_control_asettle_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a21_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a21_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a21) # !atwd1_ainst_atwd_control_asettle_cnt_a21_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a21,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a21_a);

atwd1_ainst_atwd_control_aadd_76_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a22 = atwd1_ainst_atwd_control_asettle_cnt_a22_a $ !atwd1_ainst_atwd_control_aadd_76_a21COUT
-- atwd1_ainst_atwd_control_aadd_76_a22COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a22_a & !atwd1_ainst_atwd_control_aadd_76_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a22,
	cout => atwd1_ainst_atwd_control_aadd_76_a22COUT);

atwd1_ainst_atwd_control_asettle_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a22_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a22_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a22) # !atwd1_ainst_atwd_control_asettle_cnt_a22_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a22,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a22_a);

atwd1_ainst_atwd_control_aadd_76_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a23 = atwd1_ainst_atwd_control_asettle_cnt_a23_a $ atwd1_ainst_atwd_control_aadd_76_a22COUT
-- atwd1_ainst_atwd_control_aadd_76_a23COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a22COUT # !atwd1_ainst_atwd_control_asettle_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a23,
	cout => atwd1_ainst_atwd_control_aadd_76_a23COUT);

atwd1_ainst_atwd_control_asettle_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a23_a = DFFE(atwd1_ainst_atwd_control_asettle_cnt_a23_a & (atwd1_ainst_atwd_control_areduce_or_246 # atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a23) # !atwd1_ainst_atwd_control_asettle_cnt_a23_a & atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_aadd_76_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	datab => atwd1_ainst_atwd_control_astate_a18,
	datac => atwd1_ainst_atwd_control_aadd_76_a23,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a23_a);

atwd1_ainst_atwd_control_aadd_76_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a24 = atwd1_ainst_atwd_control_asettle_cnt_a24_a $ !atwd1_ainst_atwd_control_aadd_76_a23COUT
-- atwd1_ainst_atwd_control_aadd_76_a24COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a24_a & !atwd1_ainst_atwd_control_aadd_76_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a24,
	cout => atwd1_ainst_atwd_control_aadd_76_a24COUT);

atwd1_ainst_atwd_control_asettle_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a24_a = DFFE(atwd1_ainst_atwd_control_aadd_76_a24 & (atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_asettle_cnt_a24_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_aadd_76_a24 & atwd1_ainst_atwd_control_asettle_cnt_a24_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_76_a24,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_areduce_or_246,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a24_a);

atwd1_ainst_atwd_control_aadd_76_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a25 = atwd1_ainst_atwd_control_asettle_cnt_a25_a $ atwd1_ainst_atwd_control_aadd_76_a24COUT
-- atwd1_ainst_atwd_control_aadd_76_a25COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a24COUT # !atwd1_ainst_atwd_control_asettle_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a25,
	cout => atwd1_ainst_atwd_control_aadd_76_a25COUT);

atwd1_ainst_atwd_control_asettle_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a25_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a25 # atwd1_ainst_atwd_control_asettle_cnt_a25_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a25_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a25,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a25_a);

atwd1_ainst_atwd_control_aadd_76_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a26 = atwd1_ainst_atwd_control_asettle_cnt_a26_a $ !atwd1_ainst_atwd_control_aadd_76_a25COUT
-- atwd1_ainst_atwd_control_aadd_76_a26COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a26_a & !atwd1_ainst_atwd_control_aadd_76_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a26,
	cout => atwd1_ainst_atwd_control_aadd_76_a26COUT);

atwd1_ainst_atwd_control_asettle_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a26_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a26 # atwd1_ainst_atwd_control_asettle_cnt_a26_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a26_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a26_a);

atwd1_ainst_atwd_control_aadd_76_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a27 = atwd1_ainst_atwd_control_asettle_cnt_a27_a $ atwd1_ainst_atwd_control_aadd_76_a26COUT
-- atwd1_ainst_atwd_control_aadd_76_a27COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a26COUT # !atwd1_ainst_atwd_control_asettle_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a27,
	cout => atwd1_ainst_atwd_control_aadd_76_a27COUT);

atwd1_ainst_atwd_control_asettle_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a27_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a27 # atwd1_ainst_atwd_control_asettle_cnt_a27_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a27_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a27_a);

atwd1_ainst_atwd_control_aadd_76_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a28 = atwd1_ainst_atwd_control_asettle_cnt_a28_a $ !atwd1_ainst_atwd_control_aadd_76_a27COUT
-- atwd1_ainst_atwd_control_aadd_76_a28COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a28_a & !atwd1_ainst_atwd_control_aadd_76_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a28,
	cout => atwd1_ainst_atwd_control_aadd_76_a28COUT);

atwd1_ainst_atwd_control_asettle_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a28_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a28 # atwd1_ainst_atwd_control_asettle_cnt_a28_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a28_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a28_a);

atwd1_ainst_atwd_control_aadd_76_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a29 = atwd1_ainst_atwd_control_asettle_cnt_a29_a $ atwd1_ainst_atwd_control_aadd_76_a28COUT
-- atwd1_ainst_atwd_control_aadd_76_a29COUT = CARRY(!atwd1_ainst_atwd_control_aadd_76_a28COUT # !atwd1_ainst_atwd_control_asettle_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a29,
	cout => atwd1_ainst_atwd_control_aadd_76_a29COUT);

atwd1_ainst_atwd_control_asettle_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a29_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a29 # atwd1_ainst_atwd_control_asettle_cnt_a29_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a29_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a29_a);

atwd1_ainst_atwd_control_aadd_76_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a30 = atwd1_ainst_atwd_control_asettle_cnt_a30_a $ !atwd1_ainst_atwd_control_aadd_76_a29COUT
-- atwd1_ainst_atwd_control_aadd_76_a30COUT = CARRY(atwd1_ainst_atwd_control_asettle_cnt_a30_a & !atwd1_ainst_atwd_control_aadd_76_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a30,
	cout => atwd1_ainst_atwd_control_aadd_76_a30COUT);

atwd1_ainst_atwd_control_asettle_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a30_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a30 # atwd1_ainst_atwd_control_asettle_cnt_a30_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a30_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a30_a);

atwd1_ainst_atwd_control_aadd_76_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_76_a31 = atwd1_ainst_atwd_control_aadd_76_a30COUT $ atwd1_ainst_atwd_control_asettle_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	cin => atwd1_ainst_atwd_control_aadd_76_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_76_a31);

atwd1_ainst_atwd_control_asettle_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_asettle_cnt_a31_a = DFFE(atwd1_ainst_atwd_control_astate_a18 & (atwd1_ainst_atwd_control_aadd_76_a31 # atwd1_ainst_atwd_control_asettle_cnt_a31_a & atwd1_ainst_atwd_control_areduce_or_246) # !atwd1_ainst_atwd_control_astate_a18 & atwd1_ainst_atwd_control_asettle_cnt_a31_a & atwd1_ainst_atwd_control_areduce_or_246, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	datac => atwd1_ainst_atwd_control_areduce_or_246,
	datad => atwd1_ainst_atwd_control_aadd_76_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_asettle_cnt_a31_a);

atwd1_ainst_atwd_control_aSelect_182_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a39 = !atwd1_ainst_atwd_control_asettle_cnt_a30_a & !atwd1_ainst_atwd_control_asettle_cnt_a29_a & !atwd1_ainst_atwd_control_asettle_cnt_a31_a & !atwd1_ainst_atwd_control_asettle_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a30_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a29_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a31_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a39);

atwd1_ainst_atwd_control_aSelect_182_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a237 = (!atwd1_ainst_atwd_control_asettle_cnt_a26_a & !atwd1_ainst_atwd_control_asettle_cnt_a24_a & !atwd1_ainst_atwd_control_asettle_cnt_a25_a & !atwd1_ainst_atwd_control_asettle_cnt_a27_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a26_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a24_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a25_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a27_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a237);

atwd1_ainst_atwd_control_aSelect_182_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a129 = !atwd1_ainst_atwd_control_asettle_cnt_a6_a & !atwd1_ainst_atwd_control_asettle_cnt_a4_a & atwd1_ainst_atwd_control_asettle_cnt_a7_a & !atwd1_ainst_atwd_control_asettle_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0010",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a6_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a4_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a7_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a129);

atwd1_ainst_atwd_control_aSelect_182_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a240 = (!atwd1_ainst_atwd_control_asettle_cnt_a2_a & !atwd1_ainst_atwd_control_asettle_cnt_a0_a & !atwd1_ainst_atwd_control_asettle_cnt_a3_a & !atwd1_ainst_atwd_control_asettle_cnt_a1_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a2_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a0_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a3_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a1_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a240);

atwd1_ainst_atwd_control_aSelect_182_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a53 = !atwd1_ainst_atwd_control_asettle_cnt_a23_a & !atwd1_ainst_atwd_control_asettle_cnt_a21_a & !atwd1_ainst_atwd_control_asettle_cnt_a22_a & !atwd1_ainst_atwd_control_asettle_cnt_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a23_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a21_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a22_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_182_a53);

atwd1_ainst_atwd_control_aSelect_182_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a238 = (!atwd1_ainst_atwd_control_asettle_cnt_a16_a & !atwd1_ainst_atwd_control_asettle_cnt_a18_a & !atwd1_ainst_atwd_control_asettle_cnt_a17_a & !atwd1_ainst_atwd_control_asettle_cnt_a19_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_182_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_asettle_cnt_a16_a,
	datab => atwd1_ainst_atwd_control_asettle_cnt_a18_a,
	datac => atwd1_ainst_atwd_control_asettle_cnt_a17_a,
	datad => atwd1_ainst_atwd_control_asettle_cnt_a19_a,
	cascin => atwd1_ainst_atwd_control_aSelect_182_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a238);

atwd1_ainst_atwd_control_aSelect_182_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_182_a8 = atwd1_ainst_atwd_control_aSelect_182_a239 & atwd1_ainst_atwd_control_aSelect_182_a237 & atwd1_ainst_atwd_control_aSelect_182_a240 & atwd1_ainst_atwd_control_aSelect_182_a238

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_182_a239,
	datab => atwd1_ainst_atwd_control_aSelect_182_a237,
	datac => atwd1_ainst_atwd_control_aSelect_182_a240,
	datad => atwd1_ainst_atwd_control_aSelect_182_a238,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_182_a8);

atwd1_ainst_atwd_control_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a9 = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aSelect_182_a8 & atwd1_ainst_atwd_control_astate_a18 # !atwd1_ainst_atwd_control_aSelect_195_a8) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aSelect_182_a8 & atwd1_ainst_atwd_control_astate_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0EA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_aSelect_182_a8,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_aSelect_195_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a9);

atwd1_ainst_atwd_control_aadd_103_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a0 = !atwd1_ainst_atwd_control_adigitize_cnt_a0_a
-- atwd1_ainst_atwd_control_aadd_103_a0COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a0,
	cout => atwd1_ainst_atwd_control_aadd_103_a0COUT);

atwd1_ainst_atwd_control_aSelect_211_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_211_a26 = !atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_control_astate_a18 & !atwd1_ainst_atwd_control_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_211_a26);

atwd1_ainst_atwd_control_areduce_or_310_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_310_a6 = atwd0_ainst_atwd_control_astate_a14 # !atwd1_ainst_atwd_control_aSelect_211_a26 # !atwd1_ainst_atwd_control_areduce_or_246_a0 # !atwd1_ainst_atwd_control_areduce_or_222_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_222_a0,
	datab => atwd1_ainst_atwd_control_areduce_or_246_a0,
	datac => atwd1_ainst_atwd_control_aSelect_211_a26,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_310_a6);

atwd1_ainst_atwd_control_adigitize_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a0_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a0_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a0) # !atwd1_ainst_atwd_control_adigitize_cnt_a0_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a0,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a0_a);

atwd1_ainst_atwd_control_aadd_103_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a1 = atwd1_ainst_atwd_control_adigitize_cnt_a1_a $ atwd1_ainst_atwd_control_aadd_103_a0COUT
-- atwd1_ainst_atwd_control_aadd_103_a1COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a0COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a1,
	cout => atwd1_ainst_atwd_control_aadd_103_a1COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a1_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a1_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a1) # !atwd1_ainst_atwd_control_adigitize_cnt_a1_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a1,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a1_a);

atwd1_ainst_atwd_control_aadd_103_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a2 = atwd1_ainst_atwd_control_adigitize_cnt_a2_a $ !atwd1_ainst_atwd_control_aadd_103_a1COUT
-- atwd1_ainst_atwd_control_aadd_103_a2COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a2_a & !atwd1_ainst_atwd_control_aadd_103_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a2,
	cout => atwd1_ainst_atwd_control_aadd_103_a2COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a2_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a2_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a2) # !atwd1_ainst_atwd_control_adigitize_cnt_a2_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a2,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a2_a);

atwd1_ainst_atwd_control_aadd_103_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a3 = atwd1_ainst_atwd_control_adigitize_cnt_a3_a $ atwd1_ainst_atwd_control_aadd_103_a2COUT
-- atwd1_ainst_atwd_control_aadd_103_a3COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a2COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a3,
	cout => atwd1_ainst_atwd_control_aadd_103_a3COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a3_a = DFFE(atwd1_ainst_atwd_control_aadd_103_a3 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a3_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_aadd_103_a3 & atwd1_ainst_atwd_control_adigitize_cnt_a3_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_103_a3,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a3_a);

atwd1_ainst_atwd_control_aadd_103_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a4 = atwd1_ainst_atwd_control_adigitize_cnt_a4_a $ !atwd1_ainst_atwd_control_aadd_103_a3COUT
-- atwd1_ainst_atwd_control_aadd_103_a4COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a4_a & !atwd1_ainst_atwd_control_aadd_103_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a4,
	cout => atwd1_ainst_atwd_control_aadd_103_a4COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a4_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a4_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a4) # !atwd1_ainst_atwd_control_adigitize_cnt_a4_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a4,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a4_a);

atwd1_ainst_atwd_control_aadd_103_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a5 = atwd1_ainst_atwd_control_adigitize_cnt_a5_a $ atwd1_ainst_atwd_control_aadd_103_a4COUT
-- atwd1_ainst_atwd_control_aadd_103_a5COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a4COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a5,
	cout => atwd1_ainst_atwd_control_aadd_103_a5COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a5_a = DFFE(atwd1_ainst_atwd_control_aadd_103_a5 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a5_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_aadd_103_a5 & atwd1_ainst_atwd_control_adigitize_cnt_a5_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_103_a5,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a5_a);

atwd1_ainst_atwd_control_aadd_103_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a6 = atwd1_ainst_atwd_control_adigitize_cnt_a6_a $ !atwd1_ainst_atwd_control_aadd_103_a5COUT
-- atwd1_ainst_atwd_control_aadd_103_a6COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a6_a & !atwd1_ainst_atwd_control_aadd_103_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a6,
	cout => atwd1_ainst_atwd_control_aadd_103_a6COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a6_a = DFFE(atwd1_ainst_atwd_control_aadd_103_a6 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_adigitize_cnt_a6_a) # !atwd1_ainst_atwd_control_aadd_103_a6 & atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_adigitize_cnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_103_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a6_a);

atwd1_ainst_atwd_control_aadd_103_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a7 = atwd1_ainst_atwd_control_adigitize_cnt_a7_a $ atwd1_ainst_atwd_control_aadd_103_a6COUT
-- atwd1_ainst_atwd_control_aadd_103_a7COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a6COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a7,
	cout => atwd1_ainst_atwd_control_aadd_103_a7COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a7_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a7_a # atwd1_ainst_atwd_control_aadd_103_a7 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_aadd_103_a7 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_aadd_103_a7,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a7_a);

atwd1_ainst_atwd_control_aSelect_195_a129_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a129 = !atwd1_ainst_atwd_control_adigitize_cnt_a4_a & !atwd1_ainst_atwd_control_adigitize_cnt_a6_a & !atwd1_ainst_atwd_control_adigitize_cnt_a5_a & !atwd1_ainst_atwd_control_adigitize_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a4_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a6_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a5_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a129);

atwd1_ainst_atwd_control_aSelect_195_a240_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a240 = (!atwd1_ainst_atwd_control_adigitize_cnt_a3_a & !atwd1_ainst_atwd_control_adigitize_cnt_a1_a & !atwd1_ainst_atwd_control_adigitize_cnt_a2_a & !atwd1_ainst_atwd_control_adigitize_cnt_a0_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a129)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a3_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a1_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a2_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a0_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a129,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a240);

atwd1_ainst_atwd_control_aadd_103_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a8 = atwd1_ainst_atwd_control_adigitize_cnt_a8_a $ !atwd1_ainst_atwd_control_aadd_103_a7COUT
-- atwd1_ainst_atwd_control_aadd_103_a8COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a8_a & !atwd1_ainst_atwd_control_aadd_103_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a8,
	cout => atwd1_ainst_atwd_control_aadd_103_a8COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a8_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a8_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a8) # !atwd1_ainst_atwd_control_adigitize_cnt_a8_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a8,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a8_a);

atwd1_ainst_atwd_control_aadd_103_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a9 = atwd1_ainst_atwd_control_adigitize_cnt_a9_a $ atwd1_ainst_atwd_control_aadd_103_a8COUT
-- atwd1_ainst_atwd_control_aadd_103_a9COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a8COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a9,
	cout => atwd1_ainst_atwd_control_aadd_103_a9COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a9_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a9_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a9_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	datac => atwd1_ainst_atwd_control_aadd_103_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a9_a);

atwd1_ainst_atwd_control_aadd_103_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a10 = atwd1_ainst_atwd_control_adigitize_cnt_a10_a $ !atwd1_ainst_atwd_control_aadd_103_a9COUT
-- atwd1_ainst_atwd_control_aadd_103_a10COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a10_a & !atwd1_ainst_atwd_control_aadd_103_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a10,
	cout => atwd1_ainst_atwd_control_aadd_103_a10COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a10_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a10 # atwd1_ainst_atwd_control_adigitize_cnt_a10_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_adigitize_cnt_a10_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_aadd_103_a10,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a10_a);

atwd1_ainst_atwd_control_aadd_103_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a11 = atwd1_ainst_atwd_control_adigitize_cnt_a11_a $ atwd1_ainst_atwd_control_aadd_103_a10COUT
-- atwd1_ainst_atwd_control_aadd_103_a11COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a10COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a11,
	cout => atwd1_ainst_atwd_control_aadd_103_a11COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a11_a = DFFE(atwd1_ainst_atwd_control_aadd_103_a11 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a11_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_aadd_103_a11 & atwd1_ainst_atwd_control_adigitize_cnt_a11_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_103_a11,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a11_a);

atwd1_ainst_atwd_control_aadd_103_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a12 = atwd1_ainst_atwd_control_adigitize_cnt_a12_a $ !atwd1_ainst_atwd_control_aadd_103_a11COUT
-- atwd1_ainst_atwd_control_aadd_103_a12COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a12_a & !atwd1_ainst_atwd_control_aadd_103_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a12,
	cout => atwd1_ainst_atwd_control_aadd_103_a12COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a12_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a12_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a12) # !atwd1_ainst_atwd_control_adigitize_cnt_a12_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a12,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a12_a);

atwd1_ainst_atwd_control_aadd_103_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a13 = atwd1_ainst_atwd_control_adigitize_cnt_a13_a $ atwd1_ainst_atwd_control_aadd_103_a12COUT
-- atwd1_ainst_atwd_control_aadd_103_a13COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a12COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a13,
	cout => atwd1_ainst_atwd_control_aadd_103_a13COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a13_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a13_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a13) # !atwd1_ainst_atwd_control_adigitize_cnt_a13_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a13,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a13_a);

atwd1_ainst_atwd_control_aadd_103_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a14 = atwd1_ainst_atwd_control_adigitize_cnt_a14_a $ !atwd1_ainst_atwd_control_aadd_103_a13COUT
-- atwd1_ainst_atwd_control_aadd_103_a14COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a14_a & !atwd1_ainst_atwd_control_aadd_103_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a14,
	cout => atwd1_ainst_atwd_control_aadd_103_a14COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a14_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a14_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a14) # !atwd1_ainst_atwd_control_adigitize_cnt_a14_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a14,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a14_a);

atwd1_ainst_atwd_control_aadd_103_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a15 = atwd1_ainst_atwd_control_adigitize_cnt_a15_a $ atwd1_ainst_atwd_control_aadd_103_a14COUT
-- atwd1_ainst_atwd_control_aadd_103_a15COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a14COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a15,
	cout => atwd1_ainst_atwd_control_aadd_103_a15COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a15_a = DFFE(atwd1_ainst_atwd_control_aadd_103_a15 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a15_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_aadd_103_a15 & atwd1_ainst_atwd_control_adigitize_cnt_a15_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_103_a15,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a15_a);

atwd1_ainst_atwd_control_aSelect_195_a83_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a83 = !atwd1_ainst_atwd_control_adigitize_cnt_a15_a & !atwd1_ainst_atwd_control_adigitize_cnt_a13_a & !atwd1_ainst_atwd_control_adigitize_cnt_a14_a & !atwd1_ainst_atwd_control_adigitize_cnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a15_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a13_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a14_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a83);

atwd1_ainst_atwd_control_aSelect_195_a239_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a239 = (!atwd1_ainst_atwd_control_adigitize_cnt_a10_a & !atwd1_ainst_atwd_control_adigitize_cnt_a11_a & !atwd1_ainst_atwd_control_adigitize_cnt_a8_a & atwd1_ainst_atwd_control_adigitize_cnt_a9_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a83)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a10_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a11_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a8_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a9_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a83,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a239);

atwd1_ainst_atwd_control_aadd_103_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a16 = atwd1_ainst_atwd_control_adigitize_cnt_a16_a $ !atwd1_ainst_atwd_control_aadd_103_a15COUT
-- atwd1_ainst_atwd_control_aadd_103_a16COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a16_a & !atwd1_ainst_atwd_control_aadd_103_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a16,
	cout => atwd1_ainst_atwd_control_aadd_103_a16COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a16_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a16_a # atwd1_ainst_atwd_control_aadd_103_a16 & atwd1_ainst_atwd_control_astate_a9) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_aadd_103_a16 & atwd1_ainst_atwd_control_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	datac => atwd1_ainst_atwd_control_aadd_103_a16,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a16_a);

atwd1_ainst_atwd_control_aadd_103_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a17 = atwd1_ainst_atwd_control_adigitize_cnt_a17_a $ atwd1_ainst_atwd_control_aadd_103_a16COUT
-- atwd1_ainst_atwd_control_aadd_103_a17COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a16COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a17,
	cout => atwd1_ainst_atwd_control_aadd_103_a17COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a17_a = DFFE(atwd1_ainst_atwd_control_aadd_103_a17 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_adigitize_cnt_a17_a & atwd1_ainst_atwd_control_areduce_or_310_a6) # !atwd1_ainst_atwd_control_aadd_103_a17 & atwd1_ainst_atwd_control_adigitize_cnt_a17_a & atwd1_ainst_atwd_control_areduce_or_310_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aadd_103_a17,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a17_a);

atwd1_ainst_atwd_control_aadd_103_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a18 = atwd1_ainst_atwd_control_adigitize_cnt_a18_a $ !atwd1_ainst_atwd_control_aadd_103_a17COUT
-- atwd1_ainst_atwd_control_aadd_103_a18COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a18_a & !atwd1_ainst_atwd_control_aadd_103_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a18,
	cout => atwd1_ainst_atwd_control_aadd_103_a18COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a18_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a18_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a18) # !atwd1_ainst_atwd_control_adigitize_cnt_a18_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_aadd_103_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a18_a);

atwd1_ainst_atwd_control_aadd_103_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a19 = atwd1_ainst_atwd_control_adigitize_cnt_a19_a $ atwd1_ainst_atwd_control_aadd_103_a18COUT
-- atwd1_ainst_atwd_control_aadd_103_a19COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a18COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a19,
	cout => atwd1_ainst_atwd_control_aadd_103_a19COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a19_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a19_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a19) # !atwd1_ainst_atwd_control_adigitize_cnt_a19_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datad => atwd1_ainst_atwd_control_aadd_103_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a19_a);

atwd1_ainst_atwd_control_aadd_103_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a20 = atwd1_ainst_atwd_control_adigitize_cnt_a20_a $ !atwd1_ainst_atwd_control_aadd_103_a19COUT
-- atwd1_ainst_atwd_control_aadd_103_a20COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a20_a & !atwd1_ainst_atwd_control_aadd_103_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a20,
	cout => atwd1_ainst_atwd_control_aadd_103_a20COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a20_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a20_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a20) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a20_a);

atwd1_ainst_atwd_control_aadd_103_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a21 = atwd1_ainst_atwd_control_adigitize_cnt_a21_a $ atwd1_ainst_atwd_control_aadd_103_a20COUT
-- atwd1_ainst_atwd_control_aadd_103_a21COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a20COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a21,
	cout => atwd1_ainst_atwd_control_aadd_103_a21COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a21_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a21_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a21) # !atwd1_ainst_atwd_control_adigitize_cnt_a21_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a21,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a21_a);

atwd1_ainst_atwd_control_aadd_103_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a22 = atwd1_ainst_atwd_control_adigitize_cnt_a22_a $ !atwd1_ainst_atwd_control_aadd_103_a21COUT
-- atwd1_ainst_atwd_control_aadd_103_a22COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a22_a & !atwd1_ainst_atwd_control_aadd_103_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a22,
	cout => atwd1_ainst_atwd_control_aadd_103_a22COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a22_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a22_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a22) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a22_a);

atwd1_ainst_atwd_control_aadd_103_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a23 = atwd1_ainst_atwd_control_adigitize_cnt_a23_a $ atwd1_ainst_atwd_control_aadd_103_a22COUT
-- atwd1_ainst_atwd_control_aadd_103_a23COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a22COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a23,
	cout => atwd1_ainst_atwd_control_aadd_103_a23COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a23_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a23_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a23) # !atwd1_ainst_atwd_control_adigitize_cnt_a23_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a23,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a23_a);

atwd1_ainst_atwd_control_aadd_103_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a24 = atwd1_ainst_atwd_control_adigitize_cnt_a24_a $ !atwd1_ainst_atwd_control_aadd_103_a23COUT
-- atwd1_ainst_atwd_control_aadd_103_a24COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a24_a & !atwd1_ainst_atwd_control_aadd_103_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a24,
	cout => atwd1_ainst_atwd_control_aadd_103_a24COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a24_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a24_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a24) # !atwd1_ainst_atwd_control_adigitize_cnt_a24_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a24,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a24_a);

atwd1_ainst_atwd_control_aadd_103_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a25 = atwd1_ainst_atwd_control_adigitize_cnt_a25_a $ atwd1_ainst_atwd_control_aadd_103_a24COUT
-- atwd1_ainst_atwd_control_aadd_103_a25COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a24COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a25,
	cout => atwd1_ainst_atwd_control_aadd_103_a25COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a25_a = DFFE(atwd1_ainst_atwd_control_adigitize_cnt_a25_a & (atwd1_ainst_atwd_control_areduce_or_310_a6 # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a25) # !atwd1_ainst_atwd_control_adigitize_cnt_a25_a & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_aadd_103_a25,
	datad => atwd1_ainst_atwd_control_areduce_or_310_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a25_a);

atwd1_ainst_atwd_control_aadd_103_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a26 = atwd1_ainst_atwd_control_adigitize_cnt_a26_a $ !atwd1_ainst_atwd_control_aadd_103_a25COUT
-- atwd1_ainst_atwd_control_aadd_103_a26COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a26_a & !atwd1_ainst_atwd_control_aadd_103_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a26,
	cout => atwd1_ainst_atwd_control_aadd_103_a26COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a26_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a26 # atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_adigitize_cnt_a26_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_adigitize_cnt_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a26_a);

atwd1_ainst_atwd_control_aadd_103_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a27 = atwd1_ainst_atwd_control_adigitize_cnt_a27_a $ atwd1_ainst_atwd_control_aadd_103_a26COUT
-- atwd1_ainst_atwd_control_aadd_103_a27COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a26COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a27,
	cout => atwd1_ainst_atwd_control_aadd_103_a27COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a27_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a27_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a27) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a27_a);

atwd1_ainst_atwd_control_aadd_103_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a28 = atwd1_ainst_atwd_control_adigitize_cnt_a28_a $ !atwd1_ainst_atwd_control_aadd_103_a27COUT
-- atwd1_ainst_atwd_control_aadd_103_a28COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a28_a & !atwd1_ainst_atwd_control_aadd_103_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a28,
	cout => atwd1_ainst_atwd_control_aadd_103_a28COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a28_a = DFFE(atwd1_ainst_atwd_control_astate_a9 & (atwd1_ainst_atwd_control_aadd_103_a28 # atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_adigitize_cnt_a28_a) # !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_adigitize_cnt_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a28_a);

atwd1_ainst_atwd_control_aadd_103_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a29 = atwd1_ainst_atwd_control_adigitize_cnt_a29_a $ atwd1_ainst_atwd_control_aadd_103_a28COUT
-- atwd1_ainst_atwd_control_aadd_103_a29COUT = CARRY(!atwd1_ainst_atwd_control_aadd_103_a28COUT # !atwd1_ainst_atwd_control_adigitize_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a29,
	cout => atwd1_ainst_atwd_control_aadd_103_a29COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a29_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a29_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a29) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a29_a);

atwd1_ainst_atwd_control_aadd_103_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a30 = atwd1_ainst_atwd_control_adigitize_cnt_a30_a $ !atwd1_ainst_atwd_control_aadd_103_a29COUT
-- atwd1_ainst_atwd_control_aadd_103_a30COUT = CARRY(atwd1_ainst_atwd_control_adigitize_cnt_a30_a & !atwd1_ainst_atwd_control_aadd_103_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a30,
	cout => atwd1_ainst_atwd_control_aadd_103_a30COUT);

atwd1_ainst_atwd_control_adigitize_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a30_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a30_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a30) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_astate_a9,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	datad => atwd1_ainst_atwd_control_aadd_103_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a30_a);

atwd1_ainst_atwd_control_aadd_103_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aadd_103_a31 = atwd1_ainst_atwd_control_adigitize_cnt_a31_a $ atwd1_ainst_atwd_control_aadd_103_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	cin => atwd1_ainst_atwd_control_aadd_103_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aadd_103_a31);

atwd1_ainst_atwd_control_adigitize_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_adigitize_cnt_a31_a = DFFE(atwd1_ainst_atwd_control_areduce_or_310_a6 & (atwd1_ainst_atwd_control_adigitize_cnt_a31_a # atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a31) # !atwd1_ainst_atwd_control_areduce_or_310_a6 & atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aadd_103_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_310_a6,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aadd_103_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_adigitize_cnt_a31_a);

atwd1_ainst_atwd_control_aSelect_195_a39_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a39 = !atwd1_ainst_atwd_control_adigitize_cnt_a29_a & !atwd1_ainst_atwd_control_adigitize_cnt_a31_a & !atwd1_ainst_atwd_control_adigitize_cnt_a30_a & !atwd1_ainst_atwd_control_adigitize_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a29_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a31_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a30_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a39);

atwd1_ainst_atwd_control_aSelect_195_a237_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a237 = (!atwd1_ainst_atwd_control_adigitize_cnt_a25_a & !atwd1_ainst_atwd_control_adigitize_cnt_a26_a & !atwd1_ainst_atwd_control_adigitize_cnt_a27_a & !atwd1_ainst_atwd_control_adigitize_cnt_a24_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a39)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a25_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a26_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a27_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a24_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a39,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a237);

atwd1_ainst_atwd_control_aSelect_195_a53_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a53 = !atwd1_ainst_atwd_control_adigitize_cnt_a20_a & !atwd1_ainst_atwd_control_adigitize_cnt_a21_a & !atwd1_ainst_atwd_control_adigitize_cnt_a22_a & !atwd1_ainst_atwd_control_adigitize_cnt_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a20_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a21_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a22_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_control_aSelect_195_a53);

atwd1_ainst_atwd_control_aSelect_195_a238_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a238 = (!atwd1_ainst_atwd_control_adigitize_cnt_a18_a & !atwd1_ainst_atwd_control_adigitize_cnt_a17_a & !atwd1_ainst_atwd_control_adigitize_cnt_a19_a & !atwd1_ainst_atwd_control_adigitize_cnt_a16_a) & CASCADE(atwd1_ainst_atwd_control_aSelect_195_a53)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_adigitize_cnt_a18_a,
	datab => atwd1_ainst_atwd_control_adigitize_cnt_a17_a,
	datac => atwd1_ainst_atwd_control_adigitize_cnt_a19_a,
	datad => atwd1_ainst_atwd_control_adigitize_cnt_a16_a,
	cascin => atwd1_ainst_atwd_control_aSelect_195_a53,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a238);

atwd1_ainst_atwd_control_aSelect_195_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_195_a8 = atwd1_ainst_atwd_control_aSelect_195_a240 & atwd1_ainst_atwd_control_aSelect_195_a239 & atwd1_ainst_atwd_control_aSelect_195_a237 & atwd1_ainst_atwd_control_aSelect_195_a238

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_195_a240,
	datab => atwd1_ainst_atwd_control_aSelect_195_a239,
	datac => atwd1_ainst_atwd_control_aSelect_195_a237,
	datad => atwd1_ainst_atwd_control_aSelect_195_a238,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_195_a8);

atwd1_ainst_atwd_control_astate_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astate_a15 = DFFE(atwd1_ainst_atwd_control_aSelect_195_a8 & (atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_astate_a15 & !atwd1_ainst_atwd_readout_areadout_done_areg0) # !atwd1_ainst_atwd_control_aSelect_195_a8 & atwd1_ainst_atwd_control_astate_a15 & !atwd1_ainst_atwd_readout_areadout_done_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_195_a8,
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_readout_areadout_done_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astate_a15);

atwd1_ainst_atwd_control_areduce_or_213_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_213_a1 = !atwd1_ainst_atwd_control_astate_a17 & !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_213_a1);

atwd1_ainst_atwd_control_areduce_or_234_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_234 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_213_a0 # !atwd1_ainst_atwd_control_areduce_or_213_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_213_a1,
	datab => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_234);

atwd1_ainst_atwd_control_astart_readout_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_astart_readout_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astart_readout_areg0 & atwd1_ainst_atwd_control_areduce_or_234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astart_readout_areg0,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_234,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_astart_readout_areg0);

atwd1_ainst_atwd_readout_astate_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a14 = DFFE(atwd1_ainst_atwd_readout_astate_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_astate_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a14);

atwd1_ainst_atwd_readout_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a8 = DFFE(!atwd1_ainst_atwd_readout_astate_a14 & (atwd1_ainst_atwd_readout_astate_a8 # atwd1_ainst_atwd_control_astart_readout_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_control_astart_readout_areg0,
	datad => atwd1_ainst_atwd_readout_astate_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a8);

atwd1_ainst_atwd_readout_areduce_or_160_a32_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160_a32 = atwd1_ainst_atwd_readout_astate_a12 # atwd1_ainst_atwd_readout_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160_a32);

atwd1_ainst_atwd_readout_areduce_or_160_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160_a27 = !atwd1_ainst_atwd_readout_astate_a13 & !atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0003",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a13,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160_a27);

atwd1_ainst_atwd_readout_aadd_40_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a0 = !atwd1_ainst_atwd_readout_areadout_cnt_a0_a
-- atwd1_ainst_atwd_readout_aadd_40_a0COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a0,
	cout => atwd1_ainst_atwd_readout_aadd_40_a0COUT);

atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126 = atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126);

atwd1_ainst_atwd_readout_areadout_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a0_a = DFFE(atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126 # atwd1_ainst_atwd_readout_areadout_cnt_a0_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF8C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a126,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a0_a);

atwd1_ainst_atwd_readout_aadd_40_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a1 = atwd1_ainst_atwd_readout_areadout_cnt_a1_a $ atwd1_ainst_atwd_readout_aadd_40_a0COUT
-- atwd1_ainst_atwd_readout_aadd_40_a1COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a0COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a1,
	cout => atwd1_ainst_atwd_readout_aadd_40_a1COUT);

atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123 = atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123);

atwd1_ainst_atwd_readout_areadout_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a1_a = DFFE(atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123 # atwd1_ainst_atwd_readout_areadout_cnt_a1_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF8C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd1_ainst_atwd_readout_aadd_40_rtl_0_a123,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a1_a);

atwd1_ainst_atwd_readout_aadd_40_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a2 = atwd1_ainst_atwd_readout_areadout_cnt_a2_a $ !atwd1_ainst_atwd_readout_aadd_40_a1COUT
-- atwd1_ainst_atwd_readout_aadd_40_a2COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a2_a & !atwd1_ainst_atwd_readout_aadd_40_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a2,
	cout => atwd1_ainst_atwd_readout_aadd_40_a2COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a2_a = DFFE(atwd1_ainst_atwd_readout_aadd_40_a2 & (atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_areadout_cnt_a2_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_aadd_40_a2 & atwd1_ainst_atwd_readout_areadout_cnt_a2_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aadd_40_a2,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a2_a);

atwd1_ainst_atwd_readout_aadd_40_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a3 = atwd1_ainst_atwd_readout_areadout_cnt_a3_a $ atwd1_ainst_atwd_readout_aadd_40_a2COUT
-- atwd1_ainst_atwd_readout_aadd_40_a3COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a2COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a3,
	cout => atwd1_ainst_atwd_readout_aadd_40_a3COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a3_a = DFFE(atwd1_ainst_atwd_readout_aadd_40_a3 & (atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_areadout_cnt_a3_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_aadd_40_a3 & atwd1_ainst_atwd_readout_areadout_cnt_a3_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aadd_40_a3,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a3_a);

atwd1_ainst_atwd_readout_aadd_40_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a4 = atwd1_ainst_atwd_readout_areadout_cnt_a4_a $ !atwd1_ainst_atwd_readout_aadd_40_a3COUT
-- atwd1_ainst_atwd_readout_aadd_40_a4COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a4_a & !atwd1_ainst_atwd_readout_aadd_40_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a4,
	cout => atwd1_ainst_atwd_readout_aadd_40_a4COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a4_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a4_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a4) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a4_a);

atwd1_ainst_atwd_readout_aadd_40_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a5 = atwd1_ainst_atwd_readout_areadout_cnt_a5_a $ atwd1_ainst_atwd_readout_aadd_40_a4COUT
-- atwd1_ainst_atwd_readout_aadd_40_a5COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a4COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a5,
	cout => atwd1_ainst_atwd_readout_aadd_40_a5COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a5_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a5_a # atwd1_ainst_atwd_readout_aadd_40_a5 & atwd1_ainst_atwd_readout_astate_a10) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_aadd_40_a5 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	datac => atwd1_ainst_atwd_readout_aadd_40_a5,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a5_a);

atwd1_ainst_atwd_readout_aadd_40_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a6 = atwd1_ainst_atwd_readout_areadout_cnt_a6_a $ !atwd1_ainst_atwd_readout_aadd_40_a5COUT
-- atwd1_ainst_atwd_readout_aadd_40_a6COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a6_a & !atwd1_ainst_atwd_readout_aadd_40_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a6,
	cout => atwd1_ainst_atwd_readout_aadd_40_a6COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a6_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a6 # atwd1_ainst_atwd_readout_areadout_cnt_a6_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a6_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a6_a);

atwd1_ainst_atwd_readout_aadd_40_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a7 = atwd1_ainst_atwd_readout_areadout_cnt_a7_a $ atwd1_ainst_atwd_readout_aadd_40_a6COUT
-- atwd1_ainst_atwd_readout_aadd_40_a7COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a6COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a7,
	cout => atwd1_ainst_atwd_readout_aadd_40_a7COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a7_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a7_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a7) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a7, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a7,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a7_a);

atwd1_ainst_atwd_readout_aadd_40_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a8 = atwd1_ainst_atwd_readout_areadout_cnt_a8_a $ !atwd1_ainst_atwd_readout_aadd_40_a7COUT
-- atwd1_ainst_atwd_readout_aadd_40_a8COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a8_a & !atwd1_ainst_atwd_readout_aadd_40_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a8,
	cout => atwd1_ainst_atwd_readout_aadd_40_a8COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a8_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a8_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a8) # !atwd1_ainst_atwd_readout_areadout_cnt_a8_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	datab => atwd1_ainst_atwd_readout_areduce_or_160,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a8_a);

atwd1_ainst_atwd_readout_aadd_40_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a9 = atwd1_ainst_atwd_readout_areadout_cnt_a9_a $ atwd1_ainst_atwd_readout_aadd_40_a8COUT
-- atwd1_ainst_atwd_readout_aadd_40_a9COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a8COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a9,
	cout => atwd1_ainst_atwd_readout_aadd_40_a9COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a9_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a9_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a9) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a9_a);

atwd1_ainst_atwd_readout_aadd_40_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a10 = atwd1_ainst_atwd_readout_areadout_cnt_a10_a $ !atwd1_ainst_atwd_readout_aadd_40_a9COUT
-- atwd1_ainst_atwd_readout_aadd_40_a10COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a10_a & !atwd1_ainst_atwd_readout_aadd_40_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a10,
	cout => atwd1_ainst_atwd_readout_aadd_40_a10COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a10_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a10 # atwd1_ainst_atwd_readout_areadout_cnt_a10_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a10_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a10_a);

atwd1_ainst_atwd_readout_aadd_40_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a11 = atwd1_ainst_atwd_readout_areadout_cnt_a11_a $ atwd1_ainst_atwd_readout_aadd_40_a10COUT
-- atwd1_ainst_atwd_readout_aadd_40_a11COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a10COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a11,
	cout => atwd1_ainst_atwd_readout_aadd_40_a11COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a11_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a11 # atwd1_ainst_atwd_readout_areadout_cnt_a11_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a11_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a11_a);

atwd1_ainst_atwd_readout_aadd_40_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a12 = atwd1_ainst_atwd_readout_areadout_cnt_a12_a $ !atwd1_ainst_atwd_readout_aadd_40_a11COUT
-- atwd1_ainst_atwd_readout_aadd_40_a12COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a12_a & !atwd1_ainst_atwd_readout_aadd_40_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a12,
	cout => atwd1_ainst_atwd_readout_aadd_40_a12COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a12_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a12_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a12) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a12_a);

atwd1_ainst_atwd_readout_aadd_40_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a13 = atwd1_ainst_atwd_readout_areadout_cnt_a13_a $ atwd1_ainst_atwd_readout_aadd_40_a12COUT
-- atwd1_ainst_atwd_readout_aadd_40_a13COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a12COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a13,
	cout => atwd1_ainst_atwd_readout_aadd_40_a13COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a13_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a13 # atwd1_ainst_atwd_readout_areadout_cnt_a13_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a13_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a13_a);

atwd1_ainst_atwd_readout_aadd_40_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a14 = atwd1_ainst_atwd_readout_areadout_cnt_a14_a $ !atwd1_ainst_atwd_readout_aadd_40_a13COUT
-- atwd1_ainst_atwd_readout_aadd_40_a14COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a14_a & !atwd1_ainst_atwd_readout_aadd_40_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a14,
	cout => atwd1_ainst_atwd_readout_aadd_40_a14COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a14_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a14 # atwd1_ainst_atwd_readout_areadout_cnt_a14_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a14_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a14_a);

atwd1_ainst_atwd_readout_aadd_40_a15_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a15 = atwd1_ainst_atwd_readout_areadout_cnt_a15_a $ atwd1_ainst_atwd_readout_aadd_40_a14COUT
-- atwd1_ainst_atwd_readout_aadd_40_a15COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a14COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a15,
	cout => atwd1_ainst_atwd_readout_aadd_40_a15COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a15_a = DFFE(atwd1_ainst_atwd_readout_astate_a10 & (atwd1_ainst_atwd_readout_aadd_40_a15 # atwd1_ainst_atwd_readout_areadout_cnt_a15_a & atwd1_ainst_atwd_readout_areduce_or_160) # !atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_areadout_cnt_a15_a & atwd1_ainst_atwd_readout_areduce_or_160, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a15_a);

atwd1_ainst_atwd_readout_aadd_40_a16_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a16 = atwd1_ainst_atwd_readout_areadout_cnt_a16_a $ !atwd1_ainst_atwd_readout_aadd_40_a15COUT
-- atwd1_ainst_atwd_readout_aadd_40_a16COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a16_a & !atwd1_ainst_atwd_readout_aadd_40_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a16,
	cout => atwd1_ainst_atwd_readout_aadd_40_a16COUT);

atwd1_ainst_atwd_readout_aadd_40_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a17 = atwd1_ainst_atwd_readout_areadout_cnt_a17_a $ atwd1_ainst_atwd_readout_aadd_40_a16COUT
-- atwd1_ainst_atwd_readout_aadd_40_a17COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a16COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a17,
	cout => atwd1_ainst_atwd_readout_aadd_40_a17COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a17_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a17_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a17) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a17, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a17_a);

atwd1_ainst_atwd_readout_aadd_40_a18_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a18 = atwd1_ainst_atwd_readout_areadout_cnt_a18_a $ !atwd1_ainst_atwd_readout_aadd_40_a17COUT
-- atwd1_ainst_atwd_readout_aadd_40_a18COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a18_a & !atwd1_ainst_atwd_readout_aadd_40_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a18,
	cout => atwd1_ainst_atwd_readout_aadd_40_a18COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a18_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a18_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a18) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a18, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a18_a);

atwd1_ainst_atwd_readout_aadd_40_a19_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a19 = atwd1_ainst_atwd_readout_areadout_cnt_a19_a $ atwd1_ainst_atwd_readout_aadd_40_a18COUT
-- atwd1_ainst_atwd_readout_aadd_40_a19COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a18COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a19,
	cout => atwd1_ainst_atwd_readout_aadd_40_a19COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a19_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a19_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a19) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a19, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a19_a);

atwd1_ainst_atwd_readout_aadd_40_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a20 = atwd1_ainst_atwd_readout_areadout_cnt_a20_a $ !atwd1_ainst_atwd_readout_aadd_40_a19COUT
-- atwd1_ainst_atwd_readout_aadd_40_a20COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a20_a & !atwd1_ainst_atwd_readout_aadd_40_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a20,
	cout => atwd1_ainst_atwd_readout_aadd_40_a20COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a20_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a20_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a20) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a20, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a20_a);

atwd1_ainst_atwd_readout_aadd_40_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a21 = atwd1_ainst_atwd_readout_areadout_cnt_a21_a $ atwd1_ainst_atwd_readout_aadd_40_a20COUT
-- atwd1_ainst_atwd_readout_aadd_40_a21COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a20COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a21,
	cout => atwd1_ainst_atwd_readout_aadd_40_a21COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a21_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a21_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a21) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a21, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a21_a);

atwd1_ainst_atwd_readout_aadd_40_a22_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a22 = atwd1_ainst_atwd_readout_areadout_cnt_a22_a $ !atwd1_ainst_atwd_readout_aadd_40_a21COUT
-- atwd1_ainst_atwd_readout_aadd_40_a22COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a22_a & !atwd1_ainst_atwd_readout_aadd_40_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a22,
	cout => atwd1_ainst_atwd_readout_aadd_40_a22COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a22_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a22_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a22) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a22, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a22_a);

atwd1_ainst_atwd_readout_aadd_40_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a23 = atwd1_ainst_atwd_readout_areadout_cnt_a23_a $ atwd1_ainst_atwd_readout_aadd_40_a22COUT
-- atwd1_ainst_atwd_readout_aadd_40_a23COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a22COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a23,
	cout => atwd1_ainst_atwd_readout_aadd_40_a23COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a23_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a23_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a23) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a23, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a23_a);

atwd1_ainst_atwd_readout_aadd_40_a24_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a24 = atwd1_ainst_atwd_readout_areadout_cnt_a24_a $ !atwd1_ainst_atwd_readout_aadd_40_a23COUT
-- atwd1_ainst_atwd_readout_aadd_40_a24COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a24_a & !atwd1_ainst_atwd_readout_aadd_40_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a24,
	cout => atwd1_ainst_atwd_readout_aadd_40_a24COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a24_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a24_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a24) # !atwd1_ainst_atwd_readout_areadout_cnt_a24_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_40_a24,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a24_a);

atwd1_ainst_atwd_readout_aadd_40_a25_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a25 = atwd1_ainst_atwd_readout_areadout_cnt_a25_a $ atwd1_ainst_atwd_readout_aadd_40_a24COUT
-- atwd1_ainst_atwd_readout_aadd_40_a25COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a24COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a25,
	cout => atwd1_ainst_atwd_readout_aadd_40_a25COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a25_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a25_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a25) # !atwd1_ainst_atwd_readout_areadout_cnt_a25_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_40_a25,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a25_a);

atwd1_ainst_atwd_readout_aadd_40_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a26 = atwd1_ainst_atwd_readout_areadout_cnt_a26_a $ !atwd1_ainst_atwd_readout_aadd_40_a25COUT
-- atwd1_ainst_atwd_readout_aadd_40_a26COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a26_a & !atwd1_ainst_atwd_readout_aadd_40_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a26,
	cout => atwd1_ainst_atwd_readout_aadd_40_a26COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a26_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a26_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a26) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a26_a);

atwd1_ainst_atwd_readout_aadd_40_a27_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a27 = atwd1_ainst_atwd_readout_areadout_cnt_a27_a $ atwd1_ainst_atwd_readout_aadd_40_a26COUT
-- atwd1_ainst_atwd_readout_aadd_40_a27COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a26COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a27,
	cout => atwd1_ainst_atwd_readout_aadd_40_a27COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a27_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a27_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a27) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a27_a);

atwd1_ainst_atwd_readout_aadd_40_a28_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a28 = atwd1_ainst_atwd_readout_areadout_cnt_a28_a $ !atwd1_ainst_atwd_readout_aadd_40_a27COUT
-- atwd1_ainst_atwd_readout_aadd_40_a28COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a28_a & !atwd1_ainst_atwd_readout_aadd_40_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a28,
	cout => atwd1_ainst_atwd_readout_aadd_40_a28COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a28_a = DFFE(atwd1_ainst_atwd_readout_areadout_cnt_a28_a & (atwd1_ainst_atwd_readout_areduce_or_160 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a28) # !atwd1_ainst_atwd_readout_areadout_cnt_a28_a & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areduce_or_160,
	datad => atwd1_ainst_atwd_readout_aadd_40_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a28_a);

atwd1_ainst_atwd_readout_aadd_40_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a29 = atwd1_ainst_atwd_readout_areadout_cnt_a29_a $ atwd1_ainst_atwd_readout_aadd_40_a28COUT
-- atwd1_ainst_atwd_readout_aadd_40_a29COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_40_a28COUT # !atwd1_ainst_atwd_readout_areadout_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a29,
	cout => atwd1_ainst_atwd_readout_aadd_40_a29COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a29_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a29_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a29) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a29, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a29_a);

atwd1_ainst_atwd_readout_aadd_40_a30_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a30 = atwd1_ainst_atwd_readout_areadout_cnt_a30_a $ !atwd1_ainst_atwd_readout_aadd_40_a29COUT
-- atwd1_ainst_atwd_readout_aadd_40_a30COUT = CARRY(atwd1_ainst_atwd_readout_areadout_cnt_a30_a & !atwd1_ainst_atwd_readout_aadd_40_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a30,
	cout => atwd1_ainst_atwd_readout_aadd_40_a30COUT);

atwd1_ainst_atwd_readout_areadout_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a30_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a30_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a30) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a30, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a30,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a30_a);

atwd1_ainst_atwd_readout_aadd_40_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_40_a31 = atwd1_ainst_atwd_readout_aadd_40_a30COUT $ atwd1_ainst_atwd_readout_areadout_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	cin => atwd1_ainst_atwd_readout_aadd_40_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_40_a31);

atwd1_ainst_atwd_readout_areadout_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a31_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a31_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a31) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a31, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd1_ainst_atwd_readout_aadd_40_a31,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a31_a);

atwd1_ainst_atwd_readout_aSelect_81_a44_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a44 = !atwd1_ainst_atwd_readout_areadout_cnt_a30_a & !atwd1_ainst_atwd_readout_areadout_cnt_a29_a & !atwd1_ainst_atwd_readout_areadout_cnt_a31_a & !atwd1_ainst_atwd_readout_areadout_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a30_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a29_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a31_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a44);

atwd1_ainst_atwd_readout_aSelect_81_a249_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a249 = (!atwd1_ainst_atwd_readout_areadout_cnt_a25_a & !atwd1_ainst_atwd_readout_areadout_cnt_a27_a & !atwd1_ainst_atwd_readout_areadout_cnt_a24_a & !atwd1_ainst_atwd_readout_areadout_cnt_a26_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a44)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a25_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a27_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a24_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a26_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a44,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a249);

atwd1_ainst_atwd_readout_aSelect_81_a88_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a88 = !atwd1_ainst_atwd_readout_areadout_cnt_a13_a & !atwd1_ainst_atwd_readout_areadout_cnt_a15_a & !atwd1_ainst_atwd_readout_areadout_cnt_a12_a & !atwd1_ainst_atwd_readout_areadout_cnt_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a13_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a15_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a12_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a88);

atwd1_ainst_atwd_readout_aSelect_81_a251_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a251 = (!atwd1_ainst_atwd_readout_areadout_cnt_a10_a & !atwd1_ainst_atwd_readout_areadout_cnt_a11_a & !atwd1_ainst_atwd_readout_areadout_cnt_a9_a & !atwd1_ainst_atwd_readout_areadout_cnt_a8_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a88)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a10_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a11_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a9_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a8_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a88,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a251);

atwd1_ainst_atwd_readout_aSelect_81_a134_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a134 = !atwd1_ainst_atwd_readout_areadout_cnt_a5_a & atwd1_ainst_atwd_readout_areadout_cnt_a7_a & !atwd1_ainst_atwd_readout_areadout_cnt_a6_a & !atwd1_ainst_atwd_readout_areadout_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0004",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a5_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a7_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a6_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a134);

atwd1_ainst_atwd_readout_aSelect_81_a252_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a252 = (!atwd1_ainst_atwd_readout_areadout_cnt_a1_a & !atwd1_ainst_atwd_readout_areadout_cnt_a2_a & !atwd1_ainst_atwd_readout_areadout_cnt_a3_a & !atwd1_ainst_atwd_readout_areadout_cnt_a0_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a134)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a1_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a2_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a3_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a0_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a134,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a252);

atwd1_ainst_atwd_readout_aSelect_81_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a12 = atwd1_ainst_atwd_readout_aSelect_81_a250 & atwd1_ainst_atwd_readout_aSelect_81_a249 & atwd1_ainst_atwd_readout_aSelect_81_a251 & atwd1_ainst_atwd_readout_aSelect_81_a252
-- atwd1_ainst_atwd_readout_aSelect_81_a253 = atwd1_ainst_atwd_readout_aSelect_81_a250 & atwd1_ainst_atwd_readout_aSelect_81_a249 & atwd1_ainst_atwd_readout_aSelect_81_a251 & atwd1_ainst_atwd_readout_aSelect_81_a252

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_81_a250,
	datab => atwd1_ainst_atwd_readout_aSelect_81_a249,
	datac => atwd1_ainst_atwd_readout_aSelect_81_a251,
	datad => atwd1_ainst_atwd_readout_aSelect_81_a252,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a12,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a253);

atwd1_ainst_atwd_readout_aSelect_75_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_75_a5 = atwd1_ainst_atwd_readout_astate_a9 # atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_aSelect_81_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a9,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_aSelect_81_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_75_a5);

atwd1_ainst_atwd_readout_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a9 = DFFE(atwd1_ainst_atwd_control_astart_readout_areg0 & (!atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_aSelect_75_a5 # !atwd1_ainst_atwd_readout_astate_a8) # !atwd1_ainst_atwd_control_astart_readout_areg0 & !atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_aSelect_75_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3B0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astart_readout_areg0,
	datab => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_aSelect_75_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a9);

atwd1_ainst_atwd_readout_areduce_or_160_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160_a29 = !atwd1_ainst_atwd_readout_astate_a14 & !atwd1_ainst_atwd_readout_astate_a13

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_astate_a14,
	datad => atwd1_ainst_atwd_readout_astate_a13,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160_a29);

atwd1_ainst_atwd_readout_areduce_or_160_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areduce_or_160 = atwd1_ainst_atwd_readout_astate_a11 # atwd1_ainst_atwd_readout_astate_a9 # atwd1_ainst_atwd_readout_astate_a12 # !atwd1_ainst_atwd_readout_areduce_or_160_a29

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_astate_a9,
	datac => atwd1_ainst_atwd_readout_astate_a12,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a29,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_areduce_or_160);

atwd1_ainst_atwd_readout_areadout_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_areadout_cnt_a16_a = DFFE(atwd1_ainst_atwd_readout_areduce_or_160 & (atwd1_ainst_atwd_readout_areadout_cnt_a16_a # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a16) # !atwd1_ainst_atwd_readout_areduce_or_160 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_40_a16, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_40_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_areadout_cnt_a16_a);

atwd1_ainst_atwd_readout_aSelect_81_a58_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a58 = !atwd1_ainst_atwd_readout_areadout_cnt_a21_a & !atwd1_ainst_atwd_readout_areadout_cnt_a23_a & !atwd1_ainst_atwd_readout_areadout_cnt_a20_a & !atwd1_ainst_atwd_readout_areadout_cnt_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a21_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a23_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a20_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => atwd1_ainst_atwd_readout_aSelect_81_a58);

atwd1_ainst_atwd_readout_aSelect_81_a250_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_81_a250 = (!atwd1_ainst_atwd_readout_areadout_cnt_a16_a & !atwd1_ainst_atwd_readout_areadout_cnt_a19_a & !atwd1_ainst_atwd_readout_areadout_cnt_a17_a & !atwd1_ainst_atwd_readout_areadout_cnt_a18_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a58)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areadout_cnt_a16_a,
	datab => atwd1_ainst_atwd_readout_areadout_cnt_a19_a,
	datac => atwd1_ainst_atwd_readout_areadout_cnt_a17_a,
	datad => atwd1_ainst_atwd_readout_areadout_cnt_a18_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a58,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_81_a250);

atwd1_ainst_atwd_readout_astate_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a12 = DFFE((atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a) & CASCADE(atwd1_ainst_atwd_readout_aSelect_81_a253), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cascin => atwd1_ainst_atwd_readout_aSelect_81_a253,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a12);

atwd1_ainst_atwd_readout_astate_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a13 = DFFE(atwd1_ainst_atwd_readout_astate_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_astate_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a13);

atwd1_ainst_atwd_readout_aSelect_87_a21_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_87_a21 = !atwd1_ainst_atwd_readout_astate_a10 & !atwd1_ainst_atwd_readout_astate_a13 & !atwd1_ainst_atwd_readout_astate_a11 & !atwd1_ainst_atwd_readout_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_astate_a13,
	datac => atwd1_ainst_atwd_readout_astate_a11,
	datad => atwd1_ainst_atwd_readout_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_87_a21);

atwd1_ainst_atwd_readout_arst_divide_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_arst_divide = DFFE(atwd1_ainst_atwd_readout_arst_divide & (atwd1_ainst_atwd_readout_astate_a12 # !atwd1_ainst_atwd_readout_aSelect_87_a21) # !atwd1_ainst_atwd_readout_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_87_a21,
	datab => atwd1_ainst_atwd_readout_astate_a12,
	datac => atwd1_ainst_atwd_readout_arst_divide,
	datad => atwd1_ainst_atwd_readout_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_arst_divide);

atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd1_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	cout => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!atwd1_ainst_atwd_readout_arst_divide & atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a $ atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	sclr => atwd1_ainst_atwd_readout_arst_divide,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a);

atwd1_ainst_atwd_readout_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_astate_a10 = DFFE(atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a & atwd1_ainst_atwd_readout_astate_a9, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_adivide_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datad => atwd1_ainst_atwd_readout_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_astate_a10);

atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0 = atwd1_ainst_atwd_readout_astate_a10 & !inst_ROC_aRST_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0);

atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 = DFFE(ATWD1_D_a0_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a0_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0);

slaveregister_inst_ai_a4991_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a4991 = ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a34236

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a34236,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a4991);

ATWD1_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(1),
	combout => ATWD1_D_a1_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 = DFFE(ATWD1_D_a1_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a1_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0);

ATWD1_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(3),
	combout => ATWD1_D_a3_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 = DFFE(ATWD1_D_a3_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a3_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0);

ATWD1_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(2),
	combout => ATWD1_D_a2_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 = DFFE(ATWD1_D_a2_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a2_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0);

ATWD1_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(9),
	combout => ATWD1_D_a9_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 = DFFE(ATWD1_D_a9_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a9_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0);

ATWD1_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(7),
	combout => ATWD1_D_a7_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 = DFFE(ATWD1_D_a7_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => ATWD1_D_a7_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0);

ATWD1_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(6),
	combout => ATWD1_D_a6_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 = DFFE(ATWD1_D_a6_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a6_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0);

ATWD1_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(8),
	combout => ATWD1_D_a8_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 = DFFE(ATWD1_D_a8_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a8_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a6_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a6_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a6_a);

ATWD1_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(5),
	combout => ATWD1_D_a5_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 = DFFE(ATWD1_D_a5_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a5_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0);

ATWD1_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_ATWD1_D(4),
	combout => ATWD1_D_a4_a_acombout);

atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0 = DFFE(ATWD1_D_a4_a_acombout, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ATWD1_D_a4_a_acombout,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0);

atwd1_ainst_gray2bin_abin_sig_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a4_a = atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a4_a);

atwd1_ainst_gray2bin_abin_sig_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a1_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a1_a_areg0,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a1_a);

atwd1_adata_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a0_a_a2 = slaveregister_inst_ai_a4991 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a # !slaveregister_inst_ai_a4991 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D1E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a0_a_areg0,
	datab => slaveregister_inst_ai_a4991,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a0_a,
	datad => atwd1_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a0_a_a2);

atwd1_ainst_atwd_readout_adata_valid_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_adata_valid_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a11 # atwd1_ainst_atwd_readout_adata_valid_areg0 & (atwd1_ainst_atwd_readout_astate_a10 # !atwd1_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_adata_valid_areg0,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_adata_valid_areg0);

rtl_a4_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a4 = atwd1_ainst_atwd_readout_adata_valid_areg0 # slaveregister_inst_ai_a34236 & slaveregister_inst_ai_a34160 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34236,
	datab => slaveregister_inst_ai_a34160,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_atwd_readout_adata_valid_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4);

atwd1_ainst_atwd_control_areduce_or_231_a13_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_231_a13 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_astate_a12

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a18,
	datad => atwd1_ainst_atwd_control_astate_a12,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_231_a13);

atwd1_ainst_atwd_control_aSelect_185_a9_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_185_a9 = !atwd1_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a13,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_185_a9);

atwd1_ainst_atwd_control_areduce_or_231_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_231_a8 = atwd1_ainst_atwd_control_areduce_or_231_a13 # atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_aSelect_185_a9 # !atwd1_ainst_atwd_control_areduce_or_222_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_222_a0,
	datab => atwd1_ainst_atwd_control_areduce_or_231_a13,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aSelect_185_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_231_a8);

atwd1_ainst_atwd_control_abusy_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_abusy_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a19 # atwd1_ainst_atwd_control_abusy_areg0 & atwd1_ainst_atwd_control_areduce_or_231_a8 # !atwd0_ainst_atwd_control_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a19,
	datab => atwd1_ainst_atwd_control_abusy_areg0,
	datac => atwd1_ainst_atwd_control_areduce_or_231_a8,
	datad => atwd0_ainst_atwd_control_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_abusy_areg0);

atwd1_ainst_atwd_readout_aadd_41_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a0 = !atwd1_ainst_atwd_readout_aaddr_cnt_a0_a
-- atwd1_ainst_atwd_readout_aadd_41_a0COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a0,
	cout => atwd1_ainst_atwd_readout_aadd_41_a0COUT);

atwd1_ainst_atwd_readout_aSelect_177_a113_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_177_a113 = atwd1_ainst_atwd_readout_astate_a8 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a0 # !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a0 # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CD05",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	datad => atwd1_ainst_atwd_readout_aadd_41_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_177_a113);

atwd1_ainst_atwd_readout_aaddr_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a0_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a113 # atwd1_ainst_atwd_readout_aaddr_cnt_a0_a & (atwd1_ainst_atwd_readout_areduce_or_160 # !atwd1_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFB0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => atwd1_ainst_atwd_readout_aSelect_177_a113,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a);

atwd1_awraddress_sig_a0_a_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a0_a_a2 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a2_a_areg0 # !slaveregister_inst_ai_a34163 & atwd1_ainst_atwd_readout_aaddr_cnt_a0_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a34163,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a0_a,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a0_a_a2);

atwd1_ainst_atwd_readout_aadd_41_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a1 = atwd1_ainst_atwd_readout_aaddr_cnt_a1_a $ atwd1_ainst_atwd_readout_aadd_41_a0COUT
-- atwd1_ainst_atwd_readout_aadd_41_a1COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a0COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a1,
	cout => atwd1_ainst_atwd_readout_aadd_41_a1COUT);

atwd1_ainst_atwd_readout_aSelect_175_a112_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_175_a112 = atwd1_ainst_atwd_readout_astate_a8 & atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a1 # !atwd1_ainst_atwd_readout_astate_a8 & (atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a1 # !atwd1_ainst_atwd_control_abusy_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0D5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_41_a1,
	datad => atwd1_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_175_a112);

atwd1_ainst_atwd_readout_aaddr_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a1_a = DFFE(atwd1_ainst_atwd_readout_aSelect_175_a112 # atwd1_ainst_atwd_readout_aaddr_cnt_a1_a & (atwd1_ainst_atwd_readout_areduce_or_160 # !atwd1_ainst_atwd_readout_astate_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEAE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_175_a112,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_areduce_or_160,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a);

atwd1_awraddress_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a1_a_a5 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a1_a) # !slaveregister_inst_ai_a34163 & atwd1_ainst_atwd_readout_aaddr_cnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a1_a,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a34163,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a1_a_a5);

atwd1_ainst_atwd_readout_aSelect_173_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_173_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_astate_a8 # !atwd1_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_173_a12);

atwd1_ainst_atwd_readout_aSelect_177_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_177_a4 = !atwd1_ainst_atwd_readout_astate_a8 & !atwd1_ainst_atwd_control_abusy_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_177_a4);

atwd1_ainst_atwd_readout_aadd_41_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a2 = atwd1_ainst_atwd_readout_aaddr_cnt_a2_a $ !atwd1_ainst_atwd_readout_aadd_41_a1COUT
-- atwd1_ainst_atwd_readout_aadd_41_a2COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a2_a & !atwd1_ainst_atwd_readout_aadd_41_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a2,
	cout => atwd1_ainst_atwd_readout_aadd_41_a2COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a2_a = DFFE(atwd1_ainst_atwd_readout_aSelect_173_a12 # atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a2, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a10,
	datab => atwd1_ainst_atwd_readout_aSelect_173_a12,
	datac => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datad => atwd1_ainst_atwd_readout_aadd_41_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a);

atwd1_awraddress_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a2_a_a8 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a4_a_areg0 # !slaveregister_inst_ai_a34163 & atwd1_ainst_atwd_readout_aaddr_cnt_a2_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F780",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a34163,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a2_a_a8);

atwd1_ainst_atwd_readout_aadd_41_a3_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a3 = atwd1_ainst_atwd_readout_aaddr_cnt_a3_a $ atwd1_ainst_atwd_readout_aadd_41_a2COUT
-- atwd1_ainst_atwd_readout_aadd_41_a3COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a2COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a3,
	cout => atwd1_ainst_atwd_readout_aadd_41_a3COUT);

atwd1_ainst_atwd_readout_aSelect_171_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_171_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a3_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_171_a12);

atwd1_ainst_atwd_readout_aaddr_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a3_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_171_a12 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a3, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aadd_41_a3,
	datad => atwd1_ainst_atwd_readout_aSelect_171_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a);

atwd1_awraddress_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a3_a_a11 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a5_a_areg0 # !slaveregister_inst_ai_a34163 & atwd1_ainst_atwd_readout_aaddr_cnt_a3_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a3_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a34163,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a3_a_a11);

atwd1_ainst_atwd_readout_aSelect_169_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_169_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_astate_a8 # !atwd1_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_169_a12);

atwd1_ainst_atwd_readout_aadd_41_a4_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a4 = atwd1_ainst_atwd_readout_aaddr_cnt_a4_a $ !atwd1_ainst_atwd_readout_aadd_41_a3COUT
-- atwd1_ainst_atwd_readout_aadd_41_a4COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a4_a & !atwd1_ainst_atwd_readout_aadd_41_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a4,
	cout => atwd1_ainst_atwd_readout_aadd_41_a4COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a4_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_169_a12 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd1_ainst_atwd_readout_aSelect_169_a12,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_41_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a);

atwd1_awraddress_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a4_a_a14 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a6_a_areg0 # !slaveregister_inst_ai_a34163 & atwd1_ainst_atwd_readout_aaddr_cnt_a4_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a34163,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a4_a_a14);

atwd1_ainst_atwd_readout_aadd_41_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a5 = atwd1_ainst_atwd_readout_aaddr_cnt_a5_a $ atwd1_ainst_atwd_readout_aadd_41_a4COUT
-- atwd1_ainst_atwd_readout_aadd_41_a5COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a4COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a5,
	cout => atwd1_ainst_atwd_readout_aadd_41_a5COUT);

atwd1_ainst_atwd_readout_aSelect_167_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_167_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a5_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a8,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_167_a12);

atwd1_ainst_atwd_readout_aaddr_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a5_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_167_a12 # atwd1_ainst_atwd_readout_aadd_41_a5 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd1_ainst_atwd_readout_aadd_41_a5,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aSelect_167_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a);

atwd1_awraddress_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a5_a_a17 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a7_a_areg0 # !slaveregister_inst_ai_a34163 & atwd1_ainst_atwd_readout_aaddr_cnt_a5_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a7_a_areg0,
	datac => atwd1_ainst_atwd_readout_aaddr_cnt_a5_a,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a5_a_a17);

atwd1_ainst_atwd_readout_aSelect_165_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_165_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_astate_a8 # !atwd1_ainst_atwd_readout_areduce_or_160_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC4C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_165_a12);

atwd1_ainst_atwd_readout_aadd_41_a6_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a6 = atwd1_ainst_atwd_readout_aaddr_cnt_a6_a $ !atwd1_ainst_atwd_readout_aadd_41_a5COUT
-- atwd1_ainst_atwd_readout_aadd_41_a6COUT = CARRY(atwd1_ainst_atwd_readout_aaddr_cnt_a6_a & !atwd1_ainst_atwd_readout_aadd_41_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a6,
	cout => atwd1_ainst_atwd_readout_aadd_41_a6COUT);

atwd1_ainst_atwd_readout_aaddr_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a6_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_165_a12 # atwd1_ainst_atwd_readout_astate_a10 & atwd1_ainst_atwd_readout_aadd_41_a6, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd1_ainst_atwd_readout_aSelect_165_a12,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_aadd_41_a6,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a);

atwd1_awraddress_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a6_a_a20 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & ahb_slave_inst_areg_address_a8_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a6_a) # !slaveregister_inst_ai_a34163 & atwd1_ainst_atwd_readout_aaddr_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a8_a_areg0,
	datab => slaveregister_inst_ai_a34163,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a6_a_a20);

atwd1_ainst_atwd_readout_aadd_41_a7_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a7 = atwd1_ainst_atwd_readout_aaddr_cnt_a7_a $ atwd1_ainst_atwd_readout_aadd_41_a6COUT
-- atwd1_ainst_atwd_readout_aadd_41_a7COUT = CARRY(!atwd1_ainst_atwd_readout_aadd_41_a6COUT # !atwd1_ainst_atwd_readout_aaddr_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a7,
	cout => atwd1_ainst_atwd_readout_aadd_41_a7COUT);

atwd1_ainst_atwd_readout_aSelect_163_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_163_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a7_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datab => atwd1_ainst_atwd_readout_astate_a8,
	datac => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_163_a12);

atwd1_ainst_atwd_readout_aaddr_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a7_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_163_a12 # atwd1_ainst_atwd_readout_aadd_41_a7 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aadd_41_a7,
	datab => atwd1_ainst_atwd_readout_astate_a10,
	datac => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datad => atwd1_ainst_atwd_readout_aSelect_163_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a);

atwd1_awraddress_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a9_a_areg0 # !slaveregister_inst_ai_a34163 & atwd1_ainst_atwd_readout_aaddr_cnt_a7_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aaddr_cnt_a7_a,
	datab => ahb_slave_inst_areg_address_a9_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a7_a_a23);

atwd1_ainst_atwd_readout_aSelect_161_a12_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aSelect_161_a12 = atwd1_ainst_atwd_readout_aaddr_cnt_a8_a & (atwd1_ainst_atwd_readout_areduce_or_160_a32 # !atwd1_ainst_atwd_readout_areduce_or_160_a27 # !atwd1_ainst_atwd_readout_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8CCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_areduce_or_160_a32,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => atwd1_ainst_atwd_readout_astate_a8,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aSelect_161_a12);

atwd1_ainst_atwd_readout_aadd_41_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aadd_41_a8 = atwd1_ainst_atwd_readout_aadd_41_a7COUT $ !atwd1_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	cin => atwd1_ainst_atwd_readout_aadd_41_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_readout_aadd_41_a8);

atwd1_ainst_atwd_readout_aaddr_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aaddr_cnt_a8_a = DFFE(atwd1_ainst_atwd_readout_aSelect_177_a4 # atwd1_ainst_atwd_readout_aSelect_161_a12 # atwd1_ainst_atwd_readout_aadd_41_a8 & atwd1_ainst_atwd_readout_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aSelect_177_a4,
	datab => atwd1_ainst_atwd_readout_aSelect_161_a12,
	datac => atwd1_ainst_atwd_readout_aadd_41_a8,
	datad => atwd1_ainst_atwd_readout_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a);

atwd1_awraddress_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_awraddress_sig_a8_a_a26 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & ahb_slave_inst_areg_address_a10_a_areg0 # !slaveregister_inst_ai_a34163 & atwd1_ainst_atwd_readout_aaddr_cnt_a8_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aaddr_cnt_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a10_a_areg0,
	datab => atwd1_ainst_atwd_readout_aaddr_cnt_a8_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_awraddress_sig_a8_a_a26);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 0,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a0_a_a2,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a0_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a);

slaveregister_inst_ai_a7504_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7504 = atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a & ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7504);

slaveregister_inst_ai_a34272_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34272 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a0_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a7504)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_ai_a34160,
	datac => slaveregister_inst_areg_rdata_a0_a_areg0,
	datad => slaveregister_inst_ai_a7504,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34272);

slaveregister_inst_ai_a6973_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6973 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34272 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1298_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a34161,
	datac => slaveregister_inst_aMux_1298_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a34272,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6973);

slaveregister_inst_areg_rdata_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a0_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a6974 # slaveregister_inst_ai_a6973) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6812, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6812,
	datab => slaveregister_inst_ai_a6974,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a6973,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a0_a_areg0);

slaveregister_inst_ai_a6981_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6981 = slaveregister_inst_areg_rdata_a1_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6981);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 1,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a1_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a);

slaveregister_inst_ai_a1724_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1724 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1724);

slaveregister_inst_ai_a6822_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6822 = slaveregister_inst_aMux_1455_a8 & (ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a1724) # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a1_a_areg0,
	datab => slaveregister_inst_aMux_1455_a8,
	datac => slaveregister_inst_ai_a1724,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6822);

slaveregister_inst_ai_a783_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a783 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a783);

slaveregister_inst_aMux_1297_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1297_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a783 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a1724 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a783,
	datac => slaveregister_inst_ai_a1724,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1297_rtl_1_rtl_1_a0);

slaveregister_inst_acom_ctrl_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a1_a);

slaveregister_inst_ai_a1709_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1709 = slaveregister_inst_acom_ctrl_local_a1_a & (slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acom_ctrl_local_a1_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a1_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1709);

slaveregister_inst_aMux_965_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_965_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a783 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1709

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a783,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1709,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_965_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a1706_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1706 = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty & slaveregister_inst_areg_rdata_a1_a_areg0 & ahb_slave_inst_areg_write_areg0 # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty & (slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C5C5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_ab_non_empty,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1706);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a1_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	we => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst5,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_waddress,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a1_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a1_a);

slaveregister_inst_ai_a1712_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1712 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1712);

slaveregister_inst_aMux_965_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_965_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_965_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a1712 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_965_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a1706 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_965_rtl_1_rtl_3_a0,
	datab => slaveregister_inst_ai_a1706,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a1712,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_965_rtl_1_rtl_3_a1);

slaveregister_inst_ai_a1700_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1700 = slaveregister_inst_acommand_0_local_a1_a & (slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a1_a & slaveregister_inst_areg_rdata_a1_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a1_a,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1700);

slaveregister_inst_aMux_965_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_965_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a783 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1700

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a783,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a1700,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_965_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a1_a);

slaveregister_inst_ai_a1694_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1694 = slaveregister_inst_areg_rdata_a1_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a1_a) # !slaveregister_inst_areg_rdata_a1_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1694);

slaveregister_inst_aMux_965_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_965_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_965_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a783 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_965_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1694

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_965_rtl_1_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a783,
	datad => slaveregister_inst_ai_a1694,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_965_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_3_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a1_a);

slaveregister_inst_ai_a1682_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1682 = slaveregister_inst_areg_rdata_a1_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a1_a) # !slaveregister_inst_areg_rdata_a1_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1682);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a1688_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1688 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1688);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a1685_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1685 = inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 & (slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a1_a_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1685);

slaveregister_inst_aMux_965_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_965_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1685) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1688

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a1688,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a1685,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_965_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_965_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_965_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_965_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a783 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_965_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a1682 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1682,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a783,
	datad => slaveregister_inst_aMux_965_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_965_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_965_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_965_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_965_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_965_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_965_rtl_1_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_965_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_965_rtl_1_rtl_4_a0);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a1676_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1676 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1676);

slaveregister_inst_acommand_2_local_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a1_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a1_a);

slaveregister_inst_ai_a1673_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1673 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1673);

slaveregister_inst_aMux_965_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_965_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a1673) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1676

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1676,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1673,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_965_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a1_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a1_a_areg0);

slaveregister_inst_ai_a1670_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1670 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a1_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a1_a_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1670);

slaveregister_inst_aMux_965_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_965_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_965_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a783 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_965_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1670

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_965_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_ai_a783,
	datad => slaveregister_inst_ai_a1670,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_965_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_965_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_965_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_965_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_965_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_965_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_965_rtl_1_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_965_rtl_1_rtl_3_a1,
	datac => slaveregister_inst_aMux_965_rtl_1_rtl_4_a0,
	datad => slaveregister_inst_aMux_965_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_965_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT);

rtl_a3544_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3544 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a12703,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a33_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3544);

rtl_a1955_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1955 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a783 # rtl_a3544) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_965_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_965_rtl_1_rtl_4_a1,
	datab => slaveregister_inst_ai_a783,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a3544,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1955);

FLASH_AD_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(1),
	combout => FLASH_AD_D_a1_a_acombout);

inst_flash_ADC_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a1_a_a5 = slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !slaveregister_inst_ai_a34309 & FLASH_AD_D_a1_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a34309,
	datac => FLASH_AD_D_a1_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a1_a_a5);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_ai_a1727_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1727 = slaveregister_inst_areg_rdata_a1_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a) # !slaveregister_inst_areg_rdata_a1_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1727);

slaveregister_inst_aMux_1297_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1297_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1297_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a1727 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1297_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1955

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1297_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a1955,
	datad => slaveregister_inst_ai_a1727,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1297_rtl_1_rtl_1_a1);

atwd0_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a1_a_a5 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a) # !slaveregister_inst_ai_a34163 & atwd0_ainst_gray2bin_abin_sig_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34163,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datad => atwd0_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a1_a_a5);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

atwd1_adata_sig_a1_a_a5_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a1_a_a5 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a1_a) # !slaveregister_inst_ai_a34163 & atwd1_ainst_gray2bin_abin_sig_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a1_a,
	datab => slaveregister_inst_ai_a34163,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a1_a_a5);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 1,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a1_a_a5,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a1_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a);

slaveregister_inst_ai_a7762_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7762 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7762);

slaveregister_inst_ai_a34274_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34274 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a1_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a7762)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34160,
	datab => slaveregister_inst_areg_rdata_a1_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a7762,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34274);

slaveregister_inst_ai_a6980_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6980 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34274 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1297_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_aMux_1297_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a34274,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6980);

slaveregister_inst_areg_rdata_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a1_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a6981 # slaveregister_inst_ai_a6980) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6822, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCB8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6981,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a6822,
	datad => slaveregister_inst_ai_a6980,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a1_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 2,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a2_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a);

slaveregister_inst_ai_a1799_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1799 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a) # !slaveregister_inst_areg_rdata_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1799);

slaveregister_inst_ai_a6832_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6832 = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_aMux_1455_a8 & slaveregister_inst_ai_a1799 # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1799,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => slaveregister_inst_aMux_1455_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6832);

slaveregister_inst_ai_a6988_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6988 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6988);

slaveregister_inst_ai_a782_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a782 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a782);

slaveregister_inst_ai_a1784_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1784 = slaveregister_inst_areg_rdata_a2_a_areg0 & (slaveregister_inst_acom_ctrl_local_a2_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a2_a_areg0 & slaveregister_inst_acom_ctrl_local_a2_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a2_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1784);

slaveregister_inst_aMux_964_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_964_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a782 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1784 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1784,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a782,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_964_rtl_1_rtl_3_a0);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	we => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst5,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_waddress,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a2_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a2_a);

slaveregister_inst_ai_a1787_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1787 = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a2_a & (slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a2_a & slaveregister_inst_areg_rdata_a2_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a2_a,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1787);

dcom_inst_aDC_CTRL_adrbt_gnt_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_adrbt_gnt_areg = DFFE(dcom_inst_aDC_CTRL_adrbt_gnt_areg # dcom_inst_aDC_CTRL_asreg_a23 & dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EECC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a23,
	datab => dcom_inst_aDC_CTRL_adrbt_gnt_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_adrbt_gnt_areg);

slaveregister_inst_ai_a1781_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1781 = dcom_inst_aDC_CTRL_adrbt_gnt_areg & (slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !dcom_inst_aDC_CTRL_adrbt_gnt_areg & slaveregister_inst_areg_rdata_a2_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_adrbt_gnt_areg,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1781);

slaveregister_inst_aMux_964_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_964_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_964_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a1787 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_964_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1781

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_964_rtl_1_rtl_3_a0,
	datab => slaveregister_inst_ai_a1787,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a1781,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_964_rtl_1_rtl_3_a1);

slaveregister_inst_acommand_0_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a2_a);

slaveregister_inst_ai_a1775_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1775 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a2_a) # !slaveregister_inst_areg_rdata_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1775);

slaveregister_inst_aMux_964_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_964_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a782) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1775

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a782,
	datad => slaveregister_inst_ai_a1775,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_964_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a2_a);

slaveregister_inst_ai_a1769_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1769 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a2_a) # !slaveregister_inst_areg_rdata_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1769);

slaveregister_inst_aMux_964_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_964_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_964_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a782 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_964_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1769

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_964_rtl_1_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a782,
	datad => slaveregister_inst_ai_a1769,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_964_rtl_1_rtl_0_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a1757_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1757 = inst_hit_counter_amultiSPEcnt_a2_a_areg0 & (slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_amultiSPEcnt_a2_a_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1757);

slaveregister_inst_acommand_2_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a2_a);

slaveregister_inst_ai_a1760_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1760 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a2_a) # !slaveregister_inst_areg_rdata_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1760);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a1763_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1763 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a2_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1763);

slaveregister_inst_aMux_964_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_964_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a1760 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1763

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1760,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1763,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_964_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_964_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_964_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_964_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a782 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_964_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1757

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1757,
	datac => slaveregister_inst_ai_a782,
	datad => slaveregister_inst_aMux_964_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_964_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_964_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_964_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_964_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_964_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_964_rtl_1_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_964_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_964_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_3_local_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a2_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a2_a);

slaveregister_inst_ai_a1745_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1745 = slaveregister_inst_acommand_3_local_a2_a & (slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a2_a & slaveregister_inst_areg_rdata_a2_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a2_a,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1745);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a1751_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1751 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0) # !slaveregister_inst_areg_rdata_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1751);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0);

slaveregister_inst_ai_a1748_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1748 = inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 & (slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1748);

slaveregister_inst_aMux_964_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_964_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1748) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1751 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1751,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1748,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_964_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_964_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_964_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_964_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a782 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_964_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a1745 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1745,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a782,
	datad => slaveregister_inst_aMux_964_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_964_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_964_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_964_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_964_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_964_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_964_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_964_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_964_rtl_1_rtl_3_a1,
	datac => slaveregister_inst_aMux_964_rtl_1_rtl_4_a0,
	datad => slaveregister_inst_aMux_964_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_964_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT);

rtl_a3630_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3630 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a12703,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a2_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a34_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3630);

rtl_a1971_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1971 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a782 # rtl_a3630) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_964_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a782,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_964_rtl_1_rtl_4_a1,
	datad => rtl_a3630,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1971);

slaveregister_inst_aMux_1296_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1296_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a782) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a1799 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1799,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a782,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1296_rtl_1_rtl_1_a0);

FLASH_AD_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(2),
	combout => FLASH_AD_D_a2_a_acombout);

inst_flash_ADC_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a2_a_a8 = FLASH_AD_D_a2_a_acombout & (stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a34309) # !FLASH_AD_D_a2_a_acombout & slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FLASH_AD_D_a2_a_acombout,
	datab => slaveregister_inst_ai_a34309,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a2_a_a8);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

slaveregister_inst_ai_a1802_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1802 = slaveregister_inst_areg_rdata_a2_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a) # !slaveregister_inst_areg_rdata_a2_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1802);

slaveregister_inst_aMux_1296_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1296_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1296_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a1802 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1296_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1971

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => rtl_a1971,
	datac => slaveregister_inst_aMux_1296_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_ai_a1802,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1296_rtl_1_rtl_1_a1);

atwd0_ainst_gray2bin_abin_sig_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a3_a = atwd0_ainst_gray2bin_abin_sig_a6_a $ atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datad => atwd0_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a3_a);

atwd0_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a2_a_a8 = slaveregister_inst_ai_a4988 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a4988 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A3AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datac => slaveregister_inst_ai_a4988,
	datad => atwd0_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a2_a_a8);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

atwd1_ainst_gray2bin_abin_sig_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a3_a = atwd1_ainst_gray2bin_abin_sig_a6_a $ atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "6996",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a3_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a3_a);

atwd1_adata_sig_a2_a_a8_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a2_a_a8 = slaveregister_inst_ai_a4991 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a # !slaveregister_inst_ai_a4991 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B1E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a4991,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a2_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a2_a,
	datad => atwd1_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a2_a_a8);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 2,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a2_a_a8,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a2_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a);

slaveregister_inst_ai_a8020_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a8020 = atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a & ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a8020);

slaveregister_inst_ai_a34276_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34276 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a2_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a8020)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a2_a_areg0,
	datab => slaveregister_inst_ai_a34160,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a8020,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34276);

slaveregister_inst_ai_a6987_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6987 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34276 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1296_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_aMux_1296_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_ai_a34161,
	datad => slaveregister_inst_ai_a34276,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6987);

slaveregister_inst_areg_rdata_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a2_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a6988 # slaveregister_inst_ai_a6987) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6832, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6832,
	datab => slaveregister_inst_ai_a6988,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a6987,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a2_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 3,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a3_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a);

slaveregister_inst_ai_a1874_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1874 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1874);

slaveregister_inst_ai_a6842_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6842 = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_aMux_1455_a8 & slaveregister_inst_ai_a1874 # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a3_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a1874,
	datad => slaveregister_inst_aMux_1455_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6842);

slaveregister_inst_ai_a6995_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6995 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6995);

atwd0_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a3_a_a11 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a) # !slaveregister_inst_ai_a34163 & atwd0_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34163,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	datad => atwd0_ainst_gray2bin_abin_sig_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a3_a_a11);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

atwd1_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a3_a_a11 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a34163 & atwd1_ainst_gray2bin_abin_sig_a3_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F870",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a34163,
	datac => atwd1_ainst_gray2bin_abin_sig_a3_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a3_a_a11);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

slaveregister_inst_ai_a8278_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a8278 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a8278);

slaveregister_inst_ai_a34278_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34278 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a8278)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_ai_a34160,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => slaveregister_inst_ai_a8278,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34278);

slaveregister_inst_ai_a781_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a781 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a781);

slaveregister_inst_aMux_1295_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1295_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a781 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a1874 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a781,
	datac => slaveregister_inst_ai_a1874,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1295_rtl_1_rtl_1_a0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a1838_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1838 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1838);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a1835_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1835 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1835);

slaveregister_inst_aMux_963_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_963_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1835) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1838 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1838,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1835,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_963_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a3_a);

slaveregister_inst_ai_a1832_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1832 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1832);

slaveregister_inst_aMux_963_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_963_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_963_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a781 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_963_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1832

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a781,
	datab => slaveregister_inst_aMux_963_rtl_1_rtl_2_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1832,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_963_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a3_a);

slaveregister_inst_ai_a1844_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1844 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a3_a) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1844);

slaveregister_inst_acommand_0_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a3_a);

slaveregister_inst_ai_a1850_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1850 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a3_a) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_0_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1850);

slaveregister_inst_aMux_963_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_963_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a781) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1850

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a1850,
	datac => slaveregister_inst_ai_a781,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_963_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_963_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_963_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_963_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a781 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_963_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a1844 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a781,
	datab => slaveregister_inst_ai_a1844,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_963_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_963_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_963_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_963_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_963_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_963_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_963_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_963_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_963_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_2_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a3_a);

slaveregister_inst_ai_a1823_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1823 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1823);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a1826_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1826 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1826);

slaveregister_inst_aMux_963_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_963_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a1823 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1826

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1823,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1826,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_963_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a3_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a3_a_areg0);

slaveregister_inst_ai_a1820_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1820 = inst_hit_counter_amultiSPEcnt_a3_a_areg0 & (slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_amultiSPEcnt_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1820);

slaveregister_inst_aMux_963_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_963_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_963_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a781 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_963_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1820

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_963_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a781,
	datad => slaveregister_inst_ai_a1820,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_963_rtl_1_rtl_1_a1);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	we => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst5,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_waddress,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a3_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a3_a);

slaveregister_inst_ai_a1862_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1862 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a3_a) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1862);

dcom_inst_aDC_CTRL_aSND_STF_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_STF_a0 = dcom_inst_aDC_CTRL_aaltr_temp_a1297 # dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty & dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19 & dcom_inst_aDC_CTRL_asreg_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a1297,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_adrreq_rcvd_a19,
	datad => dcom_inst_aDC_CTRL_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_STF_a0);

dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a65_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a65 = (dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a) & CASCADE(dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a66)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	cascin => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a66,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a65);

dcom_inst_aDC_CTRL_asreg_a34_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a34 = DFFE(dcom_inst_aDC_CTRL_asreg_a34 # dcom_inst_aDC_Rx_chan_04_ainst24_a23 & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a65 & dcom_inst_aDC_CTRL_asreg_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a34,
	datab => dcom_inst_aDC_Rx_chan_04_ainst24_a23,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a65,
	datad => dcom_inst_aDC_CTRL_asreg_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a34);

dcom_inst_aDC_CTRL_aSV0_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV0 = DFFE(dcom_inst_aDC_CTRL_aSND_STF_a0 # dcom_inst_aDC_CTRL_asreg_a34 # dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a19 & dcom_inst_aDC_CTRL_asreg_a15, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a19,
	datab => dcom_inst_aDC_CTRL_asreg_a15,
	datac => dcom_inst_aDC_CTRL_aSND_STF_a0,
	datad => dcom_inst_aDC_CTRL_asreg_a34,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV0);

dcom_inst_aDC_CTRL_aSND_EOF_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_EOF_a0 = dcom_inst_aDC_CTRL_asreg_a24 & (dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & dcom_inst_aDC_CTRL_asreg_a21 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg) # !dcom_inst_aDC_CTRL_asreg_a24 & dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & dcom_inst_aDC_CTRL_asreg_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CE0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a24,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_EOF_a0);

dcom_inst_aDC_CTRL_aSV10_a64_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV10_a64 = dcom_inst_aDC_CTRL_aSND_EOF_a0 # dcom_inst_aDC_CTRL_asreg_a25 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg # !dcom_inst_aDC_CTRL_asreg_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF3B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a25,
	datab => dcom_inst_aDC_CTRL_asreg_a14,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_aSND_EOF_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV10_a64);

dcom_inst_aDC_CTRL_aSND_MRWE_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_MRWE_a0 = dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & (dcom_inst_aDC_CTRL_asreg_a19 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a28) # !dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a28

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_amsg_err_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a28,
	datad => dcom_inst_aDC_CTRL_asreg_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_MRWE_a0);

dcom_inst_aDC_CTRL_asreg_a439_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a439 = dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a & dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46 & !dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a3_a,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a46,
	datad => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_asreg_a439);

dcom_inst_aDC_CTRL_asreg_a20_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_asreg_a20 = DFFE(dcom_inst_aDC_CTRL_asreg_a20 # dcom_inst_aDC_Rx_chan_04_ainst24_a23 & dcom_inst_aDC_CTRL_asreg_a15 & dcom_inst_aDC_CTRL_asreg_a439, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst24_a23,
	datab => dcom_inst_aDC_CTRL_asreg_a15,
	datac => dcom_inst_aDC_CTRL_asreg_a20,
	datad => dcom_inst_aDC_CTRL_asreg_a439,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_asreg_a20);

dcom_inst_aDC_CTRL_aSND_DAT_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_DAT_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a30 # !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & dcom_inst_aDC_CTRL_asreg_a21) # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & !dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & dcom_inst_aDC_CTRL_asreg_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B3A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	datac => dcom_inst_aDC_CTRL_asreg_a30,
	datad => dcom_inst_aDC_CTRL_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_DAT_a0);

dcom_inst_aDC_CTRL_aSV9_a91_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV9_a91 = !dcom_inst_aDC_CTRL_aSND_MRWE_a0 & !dcom_inst_aDC_CTRL_asreg_a20 & !dcom_inst_aDC_CTRL_aSND_DAT_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSND_MRWE_a0,
	datab => dcom_inst_aDC_CTRL_asreg_a20,
	datac => dcom_inst_aDC_CTRL_aSND_DAT_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV9_a91);

dcom_inst_aDC_CTRL_aSV10_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV10 = DFFE(dcom_inst_aDC_CTRL_aSV10_a64 # dcom_inst_aDC_CTRL_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a19 # !dcom_inst_aDC_CTRL_aSV9_a91, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a19,
	datac => dcom_inst_aDC_CTRL_aSV10_a64,
	datad => dcom_inst_aDC_CTRL_aSV9_a91,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV10);

dcom_inst_aDC_CTRL_aSND_MRWB_a21_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_MRWB_a21 = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a27 # !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a & (dcom_inst_aDC_CTRL_aSND_MRWB_a16 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a27)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7530",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a27,
	datad => dcom_inst_aDC_CTRL_aSND_MRWB_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_MRWB_a21);

dcom_inst_aDC_CTRL_aSND_MRNB_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_MRNB_a0 = dcom_inst_aDC_CTRL_aSND_MRNB_a49 # dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a & dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19 & dcom_inst_aDC_CTRL_asreg_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19,
	datac => dcom_inst_aDC_CTRL_asreg_a15,
	datad => dcom_inst_aDC_CTRL_aSND_MRNB_a49,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_MRNB_a0);

dcom_inst_aDC_CTRL_aSV9_a103_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV9_a103 = dcom_inst_aDC_CTRL_adrbt_gnt_areg # dcom_inst_aDC_CTRL_asreg_a34 # dcom_inst_aDC_CTRL_asreg_a23 & dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a23,
	datab => dcom_inst_aDC_CTRL_adrbt_gnt_areg,
	datac => dcom_inst_aDC_CTRL_asreg_a34,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV9_a103);

dcom_inst_aDC_CTRL_aSV9_a108_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV9_a108 = dcom_inst_aDC_CTRL_aSND_MRWE_a0 # dcom_inst_aDC_CTRL_aSV9_a103 # dcom_inst_aDC_CTRL_aSND_DAT_a0 # dcom_inst_aDC_CTRL_asreg_a20

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSND_MRWE_a0,
	datab => dcom_inst_aDC_CTRL_aSV9_a103,
	datac => dcom_inst_aDC_CTRL_aSND_DAT_a0,
	datad => dcom_inst_aDC_CTRL_asreg_a20,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV9_a108);

dcom_inst_aDC_CTRL_aSV9_a129_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV9_a129 = dcom_inst_aDC_CTRL_aSV9_a108 # dcom_inst_aDC_CTRL_asreg_a15 & (dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a19 # dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a19)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFE0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_asysres_rcvd_a19,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_atcal_rcvd_a19,
	datac => dcom_inst_aDC_CTRL_asreg_a15,
	datad => dcom_inst_aDC_CTRL_aSV9_a108,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV9_a129);

dcom_inst_aDC_CTRL_aREC_DAT_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aREC_DAT_a0 = dcom_inst_aDC_CTRL_aaltr_temp_a1369 # dcom_inst_aDC_CTRL_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a15,
	datac => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1369,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aREC_DAT_a0);

dcom_inst_aDC_CTRL_aSV9_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV9 = DFFE(dcom_inst_aDC_CTRL_aSND_MRWB_a21 # dcom_inst_aDC_CTRL_aSND_MRNB_a0 # dcom_inst_aDC_CTRL_aSV9_a129 # dcom_inst_aDC_CTRL_aREC_DAT_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSND_MRWB_a21,
	datab => dcom_inst_aDC_CTRL_aSND_MRNB_a0,
	datac => dcom_inst_aDC_CTRL_aSV9_a129,
	datad => dcom_inst_aDC_CTRL_aREC_DAT_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV9);

dcom_inst_aDC_CTRL_aSND_IDLE_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_IDLE_a0 = dcom_inst_aDC_CTRL_asreg_a25 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg # !dcom_inst_aDC_CTRL_asreg_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0AFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a25,
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_IDLE_a0);

dcom_inst_aDC_CTRL_aaltr_temp_a1147_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1147 = dcom_inst_aDC_CTRL_asreg_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_CTRL_asreg_a23,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1147);

dcom_inst_aDC_CTRL_aSV8_a27_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV8_a27 = !dcom_inst_aDC_CTRL_aSND_IDLE_a0 & !dcom_inst_aDC_CTRL_aaltr_temp_a1147 & (!dcom_inst_aDC_CTRL_aaltr_temp_a1704 # !slaveregister_inst_acom_ctrl_local_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0007",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a2_a,
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a1704,
	datac => dcom_inst_aDC_CTRL_aSND_IDLE_a0,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1147,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV8_a27);

dcom_inst_aDC_CTRL_aaltr_temp_a1198_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1198 = !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a27

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datad => dcom_inst_aDC_CTRL_asreg_a27,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1198);

dcom_inst_aDC_CTRL_aSND_MRWB_a22_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_MRWB_a22 = !dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a & (dcom_inst_aDC_CTRL_aaltr_temp_a1663 # dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19 & dcom_inst_aDC_CTRL_asreg_a15)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3320",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19,
	datab => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datac => dcom_inst_aDC_CTRL_asreg_a15,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1663,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_MRWB_a22);

dcom_inst_aDC_CTRL_aSV11_a28_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV11_a28 = dcom_inst_aDC_CTRL_aSND_DAT_a0 # dcom_inst_aDC_CTRL_aaltr_temp_a1369 # dcom_inst_aDC_CTRL_asreg_a15 & dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asreg_a15,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_astf_rcvd_a28,
	datac => dcom_inst_aDC_CTRL_aSND_DAT_a0,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1369,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV11_a28);

dcom_inst_aDC_CTRL_aSV11_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV11 = DFFE(dcom_inst_aDC_CTRL_aSV8_a27 & !dcom_inst_aDC_CTRL_aaltr_temp_a1198 & !dcom_inst_aDC_CTRL_aSND_MRWB_a22 & !dcom_inst_aDC_CTRL_aSV11_a28, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0002",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV8_a27,
	datab => dcom_inst_aDC_CTRL_aaltr_temp_a1198,
	datac => dcom_inst_aDC_CTRL_aSND_MRWB_a22,
	datad => dcom_inst_aDC_CTRL_aSV11_a28,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV11);

dcom_inst_aDC_CTRL_aaltr_temp_a1684_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1684 = dcom_inst_aDC_CTRL_aSV10 & !dcom_inst_aDC_CTRL_aSV9 & !dcom_inst_aDC_CTRL_aSV11 & dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV10,
	datab => dcom_inst_aDC_CTRL_aSV9,
	datac => dcom_inst_aDC_CTRL_aSV11,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1684);

dcom_inst_aDC_CTRL_aSND_DRBT_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_DRBT_a0 = slaveregister_inst_acom_ctrl_local_a2_a & (dcom_inst_aDC_CTRL_aaltr_temp_a1704 # dcom_inst_aDC_CTRL_asreg_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg) # !slaveregister_inst_acom_ctrl_local_a2_a & dcom_inst_aDC_CTRL_asreg_a23 & !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0EC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a2_a,
	datab => dcom_inst_aDC_CTRL_asreg_a23,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1704,
	datad => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_DRBT_a0);

dcom_inst_aDC_CTRL_aaltr_temp_a1207_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1207 = dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15 & dcom_inst_aDC_CTRL_asreg_a21

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst6_asreg_a15,
	datad => dcom_inst_aDC_CTRL_asreg_a21,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1207);

dcom_inst_aDC_CTRL_aSV8_a39_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV8_a39 = dcom_inst_aDC_CTRL_aSND_MRWE_a0 # dcom_inst_aDC_CTRL_aaltr_temp_a1207 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & dcom_inst_aDC_CTRL_asreg_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_asreg_a24,
	datac => dcom_inst_aDC_CTRL_aSND_MRWE_a0,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1207,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV8_a39);

dcom_inst_aDC_CTRL_aSND_DRAND_a0_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSND_DRAND_a0 = dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & !slaveregister_inst_acom_ctrl_local_a2_a & dcom_inst_aDC_CTRL_aaltr_temp_a1704 # !dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg & (dcom_inst_aDC_CTRL_asreg_a22 # !slaveregister_inst_acom_ctrl_local_a2_a & dcom_inst_aDC_CTRL_aaltr_temp_a1704)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4F44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	datab => dcom_inst_aDC_CTRL_asreg_a22,
	datac => slaveregister_inst_acom_ctrl_local_a2_a,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1704,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSND_DRAND_a0);

dcom_inst_aDC_CTRL_aaltr_temp_a1249_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aaltr_temp_a1249 = dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a & dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19 & dcom_inst_aDC_CTRL_asreg_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datab => dcom_inst_aDC_Rx_chan_04_ainst12_abfstat_rcvd_a19,
	datac => dcom_inst_aDC_CTRL_asreg_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aaltr_temp_a1249);

dcom_inst_aDC_CTRL_aSV8_a55_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV8_a55 = dcom_inst_aDC_CTRL_aSV8_a39 # dcom_inst_aDC_CTRL_aSND_DRAND_a0 # dcom_inst_aDC_CTRL_aSND_MRNB_a49 # dcom_inst_aDC_CTRL_aaltr_temp_a1249

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV8_a39,
	datab => dcom_inst_aDC_CTRL_aSND_DRAND_a0,
	datac => dcom_inst_aDC_CTRL_aSND_MRNB_a49,
	datad => dcom_inst_aDC_CTRL_aaltr_temp_a1249,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_CTRL_aSV8_a55);

dcom_inst_aDC_CTRL_aSV8_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_aSV8 = DFFE(dcom_inst_aDC_CTRL_aSND_IDLE_a0 # dcom_inst_aDC_CTRL_aSND_DRBT_a0 # dcom_inst_aDC_CTRL_aSND_MRWB_a21 # dcom_inst_aDC_CTRL_aSV8_a55, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_CTRL_asreg_a1, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSND_IDLE_a0,
	datab => dcom_inst_aDC_CTRL_aSND_DRBT_a0,
	datac => dcom_inst_aDC_CTRL_aSND_MRWB_a21,
	datad => dcom_inst_aDC_CTRL_aSV8_a55,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_CTRL_asreg_a1,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_aSV8);

dcom_inst_aDC_CTRL_acom_aval_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_CTRL_acom_aval_areg = DFFE(dcom_inst_aDC_CTRL_acom_aval_areg # !dcom_inst_aDC_CTRL_aSV0 & dcom_inst_aDC_CTRL_aaltr_temp_a1684 & dcom_inst_aDC_CTRL_aSV8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_aSV0,
	datab => dcom_inst_aDC_CTRL_acom_aval_areg,
	datac => dcom_inst_aDC_CTRL_aaltr_temp_a1684,
	datad => dcom_inst_aDC_CTRL_aSV8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => dcom_inst_aDC_Rx_chan_04_ainst12_acomres_rcvd_a47,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_CTRL_acom_aval_areg);

slaveregister_inst_ai_a1856_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1856 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # dcom_inst_aDC_CTRL_acom_aval_areg) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_CTRL_acom_aval_areg

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datad => dcom_inst_aDC_CTRL_acom_aval_areg,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1856);

slaveregister_inst_acom_ctrl_local_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a3_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a3_a);

slaveregister_inst_ai_a1859_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1859 = slaveregister_inst_areg_rdata_a3_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a3_a) # !slaveregister_inst_areg_rdata_a3_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1859);

slaveregister_inst_aMux_963_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_963_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a781) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1859

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a781,
	datad => slaveregister_inst_ai_a1859,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_963_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_963_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_963_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_963_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a1862 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_963_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a1856 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1862,
	datab => slaveregister_inst_ai_a1856,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_963_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_963_rtl_1_rtl_3_a1);

slaveregister_inst_aMux_963_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_963_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_963_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_963_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_963_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_963_rtl_1_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_963_rtl_1_rtl_4_a0,
	datac => slaveregister_inst_aMux_963_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_aMux_963_rtl_1_rtl_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_963_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT);

rtl_a3716_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3716 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a12703,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a35_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3716);

rtl_a1987_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a1987 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a781 # rtl_a3716) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_963_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a781,
	datac => slaveregister_inst_aMux_963_rtl_1_rtl_4_a1,
	datad => rtl_a3716,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a1987);

FLASH_AD_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(3),
	combout => FLASH_AD_D_a3_a_acombout);

inst_flash_ADC_adata_sig_a3_a_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a3_a_a11 = slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a # !slaveregister_inst_ai_a34309 & FLASH_AD_D_a3_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a34309,
	datac => FLASH_AD_D_a3_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a3_a_a11);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 3,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a3_a_a11,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a3_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a);

slaveregister_inst_ai_a1877_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1877 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a3_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a3_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1877);

slaveregister_inst_aMux_1295_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1295_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1295_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a1877 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1295_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a1987

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1295_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a1987,
	datad => slaveregister_inst_ai_a1877,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1295_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a6994_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6994 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34278 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1295_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a34278,
	datad => slaveregister_inst_aMux_1295_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6994);

slaveregister_inst_areg_rdata_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a3_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a6995 # slaveregister_inst_ai_a6994) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6842, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a6842,
	datac => slaveregister_inst_ai_a6995,
	datad => slaveregister_inst_ai_a6994,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a3_a_areg0);

slaveregister_inst_ai_a7002_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7002 = slaveregister_inst_areg_rdata_a4_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7002);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 4,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a4_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a);

slaveregister_inst_ai_a1949_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1949 = slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a & (slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a & slaveregister_inst_areg_rdata_a4_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a4_a,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1949);

slaveregister_inst_ai_a6852_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6852 = slaveregister_inst_aMux_1455_a8 & (ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a1949) # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a4_a_areg0,
	datab => slaveregister_inst_aMux_1455_a8,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a1949,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6852);

atwd1_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a4_a_a14 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a4_a) # !slaveregister_inst_ai_a34163 & atwd1_ainst_gray2bin_abin_sig_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BF80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datab => slaveregister_inst_ai_a34163,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_gray2bin_abin_sig_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a4_a_a14);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

atwd0_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a4_a_a14 = slaveregister_inst_ai_a34163 & (ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a4_a # !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a) # !slaveregister_inst_ai_a34163 & atwd0_ainst_gray2bin_abin_sig_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FD08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34163,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_gray2bin_abin_sig_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a4_a_a14);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

slaveregister_inst_ai_a8536_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a8536 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a8536);

slaveregister_inst_ai_a34280_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34280 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a8536)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a4_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_ai_a34160,
	datad => slaveregister_inst_ai_a8536,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34280);

slaveregister_inst_ai_a780_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a780 = slaveregister_inst_areg_rdata_a4_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a780);

slaveregister_inst_aMux_1294_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1294_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a780 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a1949

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a780,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a1949,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1294_rtl_1_rtl_1_a0);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a1901_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1901 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => inst_hit_counter_ff_aoneSPEcnt_a4_a_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1901);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a1898_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1898 = slaveregister_inst_areg_rdata_a4_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0) # !slaveregister_inst_areg_rdata_a4_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1898);

slaveregister_inst_aMux_962_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_962_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1898) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1901

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a1901,
	datac => slaveregister_inst_ai_a1898,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_962_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a4_a);

slaveregister_inst_ai_a1895_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1895 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1895);

slaveregister_inst_aMux_962_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_962_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_962_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a780 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_962_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1895

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_962_rtl_1_rtl_2_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a780,
	datad => slaveregister_inst_ai_a1895,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_962_rtl_1_rtl_2_a1);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a4_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	we => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst5,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_waddress,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a4_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a4_a);

slaveregister_inst_ai_a1937_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1937 = slaveregister_inst_areg_rdata_a4_a_areg0 & (ahb_slave_inst_areg_write_areg0 # dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a4_a) # !slaveregister_inst_areg_rdata_a4_a_areg0 & !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1937);

slaveregister_inst_ai_a1934_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1934 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a4_a,
	datad => slaveregister_inst_areg_rdata_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1934);

slaveregister_inst_aMux_962_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_962_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a780 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1934

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a780,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a1934,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_962_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_962_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_962_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_962_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a1937 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_962_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a780 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a780,
	datab => slaveregister_inst_ai_a1937,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_962_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_962_rtl_1_rtl_3_a1);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a1913_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1913 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a4_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1913);

slaveregister_inst_acommand_2_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a4_a);

slaveregister_inst_ai_a1910_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1910 = slaveregister_inst_areg_rdata_a4_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a4_a) # !slaveregister_inst_areg_rdata_a4_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1910);

slaveregister_inst_aMux_962_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_962_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a1910 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1913 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1913,
	datab => slaveregister_inst_ai_a1910,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_962_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a4_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a4_a_areg0);

slaveregister_inst_ai_a1907_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1907 = slaveregister_inst_areg_rdata_a4_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_amultiSPEcnt_a4_a_areg0) # !slaveregister_inst_areg_rdata_a4_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1907);

slaveregister_inst_aMux_962_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_962_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_962_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a780 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_962_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1907

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_962_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a780,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a1907,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_962_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_0_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a4_a);

slaveregister_inst_ai_a1925_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1925 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a4_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_0_local_a4_a,
	datad => slaveregister_inst_areg_rdata_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1925);

slaveregister_inst_aMux_962_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_962_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a780 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1925 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a1925,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a780,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_962_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a4_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a4_a);

slaveregister_inst_ai_a1919_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1919 = slaveregister_inst_areg_rdata_a4_a_areg0 & (slaveregister_inst_acommand_1_local_a4_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a4_a_areg0 & slaveregister_inst_acommand_1_local_a4_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a4_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1919);

slaveregister_inst_aMux_962_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_962_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_962_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a780 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_962_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1919

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a780,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_962_rtl_1_rtl_0_a0,
	datad => slaveregister_inst_ai_a1919,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_962_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_962_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_962_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_962_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_962_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_962_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_aMux_962_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_962_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_962_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_962_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_962_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_962_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_962_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_962_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_962_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_962_rtl_1_rtl_3_a1,
	datad => slaveregister_inst_aMux_962_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_962_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT);

rtl_a3802_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3802 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A820",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a12703,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a4_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a36_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3802);

rtl_a2003_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2003 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a780 # rtl_a3802) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_962_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_962_rtl_1_rtl_4_a1,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_ai_a780,
	datad => rtl_a3802,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2003);

FLASH_AD_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(4),
	combout => FLASH_AD_D_a4_a_acombout);

inst_flash_ADC_adata_sig_a4_a_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a4_a_a14 = slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a # !slaveregister_inst_ai_a34309 & FLASH_AD_D_a4_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34309,
	datac => FLASH_AD_D_a4_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a4_a_a14);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 4,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a4_a_a14,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a4_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a);

slaveregister_inst_ai_a1952_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1952 = slaveregister_inst_areg_rdata_a4_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a) # !slaveregister_inst_areg_rdata_a4_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a4_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1952);

slaveregister_inst_aMux_1294_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1294_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1294_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a1952 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1294_rtl_1_rtl_1_a0 & rtl_a2003 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1294_rtl_1_rtl_1_a0,
	datab => rtl_a2003,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a1952,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1294_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7001_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7001 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34280 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1294_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a34161,
	datac => slaveregister_inst_ai_a34280,
	datad => slaveregister_inst_aMux_1294_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7001);

slaveregister_inst_areg_rdata_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a4_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7002 # slaveregister_inst_ai_a7001) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6852, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7002,
	datab => slaveregister_inst_ai_a6852,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7001,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a4_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 5,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a5_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a);

slaveregister_inst_ai_a2024_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2024 = slaveregister_inst_areg_rdata_a5_a_areg0 & (slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a5_a_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a5_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2024);

slaveregister_inst_ai_a6862_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6862 = slaveregister_inst_aMux_1455_a8 & (ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2024) # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a5_a_areg0,
	datab => slaveregister_inst_aMux_1455_a8,
	datac => slaveregister_inst_ai_a2024,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6862);

slaveregister_inst_ai_a7009_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7009 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7009);

slaveregister_inst_ai_a779_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a779 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a779);

slaveregister_inst_acommand_1_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a5_a);

slaveregister_inst_ai_a1994_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1994 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1994);

slaveregister_inst_acommand_0_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a5_a);

slaveregister_inst_ai_a2000_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2000 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2000);

slaveregister_inst_aMux_961_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_961_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a779) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2000

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a779,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2000,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_961_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_961_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_961_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_961_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a779 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_961_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1994

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a779,
	datac => slaveregister_inst_ai_a1994,
	datad => slaveregister_inst_aMux_961_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_961_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_3_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a5_a);

slaveregister_inst_ai_a1982_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1982 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_3_local_a5_a,
	datad => slaveregister_inst_areg_rdata_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1982);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0);

slaveregister_inst_ai_a1988_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1988 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1988);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0);

slaveregister_inst_ai_a1985_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1985 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1985);

slaveregister_inst_aMux_961_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_961_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a1985) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1988 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a1988,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a1985,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_961_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_961_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_961_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_961_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a779 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_961_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a1982

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a779,
	datac => slaveregister_inst_ai_a1982,
	datad => slaveregister_inst_aMux_961_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_961_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_961_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_961_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_961_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_961_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_961_rtl_1_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_961_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_961_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_2_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a5_a);

slaveregister_inst_ai_a1973_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1973 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a5_a) # !slaveregister_inst_areg_rdata_a5_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1973);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a5_a_areg0);

slaveregister_inst_ai_a1976_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1976 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a5_a_areg0) # !slaveregister_inst_areg_rdata_a5_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1976);

slaveregister_inst_aMux_961_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_961_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a1973 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1976

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a1973,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a1976,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_961_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a5_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a5_a_areg0);

slaveregister_inst_ai_a1970_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a1970 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_amultiSPEcnt_a5_a_areg0) # !slaveregister_inst_areg_rdata_a5_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a1970);

slaveregister_inst_aMux_961_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_961_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_961_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a779 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_961_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a1970

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a779,
	datab => slaveregister_inst_aMux_961_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a1970,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_961_rtl_1_rtl_1_a1);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a5_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	we => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst5,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_waddress,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a5_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a5_a);

slaveregister_inst_ai_a2012_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2012 = slaveregister_inst_areg_rdata_a5_a_areg0 & (ahb_slave_inst_areg_write_areg0 # dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a5_a) # !slaveregister_inst_areg_rdata_a5_a_areg0 & !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2012);

slaveregister_inst_acom_ctrl_local_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a5_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a5_a);

slaveregister_inst_ai_a2009_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2009 = slaveregister_inst_areg_rdata_a5_a_areg0 & (slaveregister_inst_acom_ctrl_local_a5_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a5_a_areg0 & slaveregister_inst_acom_ctrl_local_a5_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a5_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a5_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2009);

slaveregister_inst_aMux_961_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_961_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a779 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2009

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a779,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2009,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_961_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_961_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_961_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_961_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2012 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_961_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a779 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2012,
	datab => slaveregister_inst_ai_a779,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_961_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_961_rtl_1_rtl_3_a1);

slaveregister_inst_aMux_961_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_961_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_961_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_961_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_961_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_961_rtl_1_rtl_1_a1 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_961_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_961_rtl_1_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_961_rtl_1_rtl_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_961_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT);

rtl_a3888_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3888 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a12703,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a37_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3888);

rtl_a2019_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2019 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a779 # rtl_a3888) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_961_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_961_rtl_1_rtl_4_a1,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_ai_a779,
	datad => rtl_a3888,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2019);

slaveregister_inst_aMux_1293_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1293_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # slaveregister_inst_ai_a779) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2024

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a2024,
	datad => slaveregister_inst_ai_a779,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1293_rtl_1_rtl_1_a0);

FLASH_AD_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(5),
	combout => FLASH_AD_D_a5_a_acombout);

inst_flash_ADC_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a5_a_a17 = slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a34309 & FLASH_AD_D_a5_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a34309,
	datac => FLASH_AD_D_a5_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a5_a_a17);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_ai_a2027_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2027 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2027);

slaveregister_inst_aMux_1293_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1293_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1293_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2027 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1293_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2019

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => rtl_a2019,
	datac => slaveregister_inst_aMux_1293_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_ai_a2027,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1293_rtl_1_rtl_1_a1);

atwd0_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a5_a_a17 = slaveregister_inst_ai_a4988 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a4988 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd0_ainst_gray2bin_abin_sig_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A3AC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datac => slaveregister_inst_ai_a4988,
	datad => atwd0_ainst_gray2bin_abin_sig_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a5_a_a17);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

atwd1_adata_sig_a5_a_a17_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a5_a_a17 = slaveregister_inst_ai_a4991 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a # !slaveregister_inst_ai_a4991 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0 $ atwd1_ainst_gray2bin_abin_sig_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DE12",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a5_a_areg0,
	datab => slaveregister_inst_ai_a4991,
	datac => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a5_a_a17);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 5,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a5_a_a17,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a5_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a);

slaveregister_inst_ai_a8794_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a8794 = atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a & ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a8794);

slaveregister_inst_ai_a34282_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34282 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a5_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a8794)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_ai_a34160,
	datac => slaveregister_inst_areg_rdata_a5_a_areg0,
	datad => slaveregister_inst_ai_a8794,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34282);

slaveregister_inst_ai_a7008_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7008 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34282 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1293_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_aMux_1293_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_ai_a34161,
	datad => slaveregister_inst_ai_a34282,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7008);

slaveregister_inst_areg_rdata_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a5_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7009 # slaveregister_inst_ai_a7008) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6862, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6862,
	datab => slaveregister_inst_ai_a7009,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7008,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a5_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 6,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a6_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a);

slaveregister_inst_ai_a2099_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2099 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2099);

slaveregister_inst_ai_a6872_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6872 = slaveregister_inst_aMux_1455_a8 & (ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2099) # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1455_a8,
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2099,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6872);

slaveregister_inst_ai_a7016_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7016 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7016);

atwd1_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a6_a_a20 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a34163 & atwd1_ainst_gray2bin_abin_sig_a6_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a6_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a6_a_a20);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

atwd0_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a6_a_a20 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a34163 & atwd0_ainst_gray2bin_abin_sig_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	datab => atwd0_ainst_gray2bin_abin_sig_a6_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a6_a_a20);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

slaveregister_inst_ai_a9052_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a9052 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a9052);

slaveregister_inst_ai_a34284_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34284 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a9052)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34160,
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a9052,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34284);

slaveregister_inst_ai_a778_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a778 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a778);

slaveregister_inst_aMux_1292_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1292_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a778 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2099

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a778,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2099,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1292_rtl_1_rtl_1_a0);

slaveregister_inst_ai_a2081_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2081 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datad => slaveregister_inst_areg_rdata_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2081);

slaveregister_inst_acom_ctrl_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a6_a);

slaveregister_inst_ai_a2084_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2084 = slaveregister_inst_acom_ctrl_local_a6_a & (slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acom_ctrl_local_a6_a & slaveregister_inst_areg_rdata_a6_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a6_a,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2084);

slaveregister_inst_aMux_960_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_960_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a778 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2084 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2084,
	datab => slaveregister_inst_ai_a778,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_960_rtl_1_rtl_3_a0);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a6_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	we => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst5,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_waddress,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a6_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a6_a);

slaveregister_inst_ai_a2087_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2087 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2087);

slaveregister_inst_aMux_960_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_960_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_960_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2087 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_960_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a2081 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2081,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_960_rtl_1_rtl_3_a0,
	datad => slaveregister_inst_ai_a2087,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_960_rtl_1_rtl_3_a1);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a2051_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2051 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2051);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a2048_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2048 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2048);

slaveregister_inst_aMux_960_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_960_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2048) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2051

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2051,
	datad => slaveregister_inst_ai_a2048,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_960_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a6_a);

slaveregister_inst_ai_a2045_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2045 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2045);

slaveregister_inst_aMux_960_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_960_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_960_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a778 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_960_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2045

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_960_rtl_1_rtl_2_a0,
	datac => slaveregister_inst_ai_a778,
	datad => slaveregister_inst_ai_a2045,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_960_rtl_1_rtl_2_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	datab => inst_hit_counter_ai_a1,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a2057_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2057 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2057);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a6_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a6_a_areg0);

slaveregister_inst_ai_a2063_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2063 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a6_a_areg0) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2063);

slaveregister_inst_acommand_2_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a6_a);

slaveregister_inst_ai_a2060_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2060 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2060);

slaveregister_inst_aMux_960_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_960_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2060) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2063 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2063,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2060,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_960_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_960_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_960_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_960_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a778 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_960_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2057 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2057,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a778,
	datad => slaveregister_inst_aMux_960_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_960_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_1_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a6_a);

slaveregister_inst_ai_a2069_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2069 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a6_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2069);

slaveregister_inst_acommand_0_local_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a6_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a6_a);

slaveregister_inst_ai_a2075_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2075 = slaveregister_inst_areg_rdata_a6_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a6_a) # !slaveregister_inst_areg_rdata_a6_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a6_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2075);

slaveregister_inst_aMux_960_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_960_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a778 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2075

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a778,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2075,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_960_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_960_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_960_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_960_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a778 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_960_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2069

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2069,
	datac => slaveregister_inst_ai_a778,
	datad => slaveregister_inst_aMux_960_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_960_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_960_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_960_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_aMux_960_rtl_1_rtl_1_a1 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_960_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_960_rtl_1_rtl_1_a1,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_960_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_960_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_960_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_960_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_960_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_960_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_960_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_960_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_960_rtl_1_rtl_3_a1,
	datab => slaveregister_inst_aMux_960_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_960_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_960_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT);

rtl_a3974_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a3974 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a12703,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a38_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a3974);

rtl_a2035_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2035 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a778 # rtl_a3974) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_960_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a778,
	datac => slaveregister_inst_aMux_960_rtl_1_rtl_4_a1,
	datad => rtl_a3974,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2035);

FLASH_AD_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(6),
	combout => FLASH_AD_D_a6_a_acombout);

inst_flash_ADC_adata_sig_a6_a_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a6_a_a20 = slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a # !slaveregister_inst_ai_a34309 & FLASH_AD_D_a6_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34309,
	datac => FLASH_AD_D_a6_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a6_a_a20);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 6,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a6_a_a20,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a6_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a);

slaveregister_inst_ai_a2102_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2102 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a6_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a6_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2102);

slaveregister_inst_aMux_1292_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1292_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1292_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2102 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1292_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2035

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1292_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a2035,
	datad => slaveregister_inst_ai_a2102,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1292_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7015_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7015 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34284 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1292_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a34161,
	datac => slaveregister_inst_ai_a34284,
	datad => slaveregister_inst_aMux_1292_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7015);

slaveregister_inst_areg_rdata_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a6_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7016 # slaveregister_inst_ai_a7015) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6872, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6872,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a7016,
	datad => slaveregister_inst_ai_a7015,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a6_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 7,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a7_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a);

slaveregister_inst_ai_a2174_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2174 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2174);

slaveregister_inst_ai_a6882_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6882 = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_aMux_1455_a8 & slaveregister_inst_ai_a2174 # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a7_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1455_a8,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_ai_a2174,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6882);

slaveregister_inst_ai_a7023_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7023 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7023);

atwd1_ainst_gray2bin_abin_sig_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_gray2bin_abin_sig_a7_a = atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A55A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datad => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_gray2bin_abin_sig_a7_a);

atwd1_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a34163 & atwd1_ainst_gray2bin_abin_sig_a7_a) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_gray2bin_abin_sig_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_gray2bin_abin_sig_a7_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a34163,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a7_a_a23);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

atwd0_ainst_gray2bin_abin_sig_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_gray2bin_abin_sig_a7_a = atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "9696",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_gray2bin_abin_sig_a7_a);

atwd0_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a7_a_a23 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_gray2bin_abin_sig_a7_a # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a34163 & atwd0_ainst_gray2bin_abin_sig_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	datab => atwd0_ainst_gray2bin_abin_sig_a7_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a7_a_a23);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

slaveregister_inst_ai_a9310_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a9310 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a9310);

slaveregister_inst_ai_a34286_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34286 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a9310)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a7_a_areg0,
	datab => slaveregister_inst_ai_a34160,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a9310,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34286);

slaveregister_inst_ai_a777_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a777 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a777);

slaveregister_inst_aMux_1291_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1291_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a777 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2174

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a777,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2174,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1291_rtl_1_rtl_1_a0);

slaveregister_inst_acom_ctrl_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a7_a);

slaveregister_inst_ai_a2159_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2159 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2159);

slaveregister_inst_aMux_959_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_959_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a777) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2159

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a777,
	datad => slaveregister_inst_ai_a2159,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_959_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a2156_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2156 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00001

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_awrite_state_a_a00001,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2156);

dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "dcom:dcom_inst|DC_Rx_chan_04:DC_Rx_chan_04|dc_rx_fifo:inst|dcfifo:dcfifo_component|altdpram:FIFOram|content",
	init_file => "none",
	logical_ram_depth => 1024,
	logical_ram_width => 8,
	address_width => 10,
	first_address => 0,
	last_address => 1023,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "clear0",
	write_logic_clock => "clock0",
	write_logic_clear => "clear0",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "clear0",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock0,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock0,
	ena1 => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aread_state_avalid_rreq_a10,
	we => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_avalid_wreq_a11,
	re => VCC,
	clr0 => dcom_inst_aDC_Rx_chan_04_ainst5,
	waddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_waddress,
	raddr => ww_dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_asegment_a0_a_a7_a_modesel,
	dataout => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a7_a);

slaveregister_inst_ai_a2162_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2162 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst_adcfifo_component_aFIFOram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2162);

slaveregister_inst_aMux_959_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_959_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_959_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2162 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_959_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2156

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_959_rtl_1_rtl_3_a0,
	datac => slaveregister_inst_ai_a2156,
	datad => slaveregister_inst_ai_a2162,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_959_rtl_1_rtl_3_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a2120_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2120 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2120);

slaveregister_inst_acommand_2_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a7_a);

slaveregister_inst_ai_a2123_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2123 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2123);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a2126_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2126 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2126);

slaveregister_inst_aMux_959_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_959_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2123 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2126

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2123,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2126,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_959_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_959_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_959_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_959_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a777 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_959_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2120 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2120,
	datab => slaveregister_inst_ai_a777,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_959_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_959_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_1_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a7_a);

slaveregister_inst_ai_a2144_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2144 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2144);

slaveregister_inst_acommand_0_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a7_a);

slaveregister_inst_ai_a2150_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2150 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a7_a) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2150);

slaveregister_inst_aMux_959_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_959_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a777) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2150

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a777,
	datad => slaveregister_inst_ai_a2150,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_959_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_959_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_959_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_959_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a777 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_959_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a2144 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2144,
	datab => slaveregister_inst_aMux_959_rtl_1_rtl_0_a0,
	datac => slaveregister_inst_ai_a777,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_959_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_3_local_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a7_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a7_a);

slaveregister_inst_ai_a2132_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2132 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2132);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a19,
	datab => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a2138_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2138 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2138);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a7_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0);

slaveregister_inst_ai_a2135_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2135 = slaveregister_inst_areg_rdata_a7_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0) # !slaveregister_inst_areg_rdata_a7_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a7_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a7_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2135);

slaveregister_inst_aMux_959_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_959_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2135) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2138

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2138,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2135,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_959_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_959_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_959_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_959_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a777 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_959_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2132

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a777,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2132,
	datad => slaveregister_inst_aMux_959_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_959_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_959_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_959_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_959_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_959_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_959_rtl_1_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_959_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_959_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_959_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_959_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_959_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_959_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_959_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_959_rtl_1_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_959_rtl_1_rtl_3_a1,
	datac => slaveregister_inst_aMux_959_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_aMux_959_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_959_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT);

rtl_a4060_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a4060 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a12703,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a7_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a39_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4060);

rtl_a2051_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2051 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a777 # rtl_a4060) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_959_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_959_rtl_1_rtl_4_a1,
	datab => slaveregister_inst_ai_a777,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a4060,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2051);

FLASH_AD_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(7),
	combout => FLASH_AD_D_a7_a_acombout);

inst_flash_ADC_adata_sig_a7_a_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a7_a_a23 = slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a # !slaveregister_inst_ai_a34309 & FLASH_AD_D_a7_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34309,
	datac => FLASH_AD_D_a7_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a7_a_a23);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 7,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a7_a_a23,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a7_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a);

slaveregister_inst_ai_a2177_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2177 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a7_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a7_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2177);

slaveregister_inst_aMux_1291_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1291_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1291_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2177 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1291_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2051

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1291_rtl_1_rtl_1_a0,
	datac => rtl_a2051,
	datad => slaveregister_inst_ai_a2177,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1291_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7022_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7022 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34286 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1291_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a34161,
	datac => slaveregister_inst_ai_a34286,
	datad => slaveregister_inst_aMux_1291_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7022);

slaveregister_inst_areg_rdata_a7_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a7_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7023 # slaveregister_inst_ai_a7022) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6882, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a6882,
	datac => slaveregister_inst_ai_a7023,
	datad => slaveregister_inst_ai_a7022,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a7_a_areg0);

slaveregister_inst_ai_a7030_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7030 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7030);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 8,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a8_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a);

slaveregister_inst_ai_a2249_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2249 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2249);

slaveregister_inst_ai_a6892_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6892 = slaveregister_inst_aMux_1455_a8 & (ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2249) # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1455_a8,
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2249,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6892);

atwd1_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a8_a_a26 = slaveregister_inst_ai_a4991 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a4991 & (atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BE14",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a4991,
	datab => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a8_a_a26);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

atwd0_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a8_a_a26 = slaveregister_inst_ai_a4988 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a4988 & (atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 $ atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F066",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datab => atwd0_ainst_atwd_readout_aATWD_D_gray_a8_a_areg0,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	datad => slaveregister_inst_ai_a4988,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a8_a_a26);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

slaveregister_inst_ai_a9568_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a9568 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a9568);

slaveregister_inst_ai_a34288_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34288 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a9568)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_ai_a34160,
	datad => slaveregister_inst_ai_a9568,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34288);

slaveregister_inst_ai_a776_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a776 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a776);

slaveregister_inst_aMux_1290_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1290_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a776 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2249

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a776,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2249,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1290_rtl_1_rtl_1_a0);

FLASH_AD_D_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(8),
	combout => FLASH_AD_D_a8_a_acombout);

inst_flash_ADC_adata_sig_a8_a_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a8_a_a26 = slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a # !slaveregister_inst_ai_a34309 & FLASH_AD_D_a8_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_ai_a34309,
	datac => FLASH_AD_D_a8_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a8_a_a26);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 8,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a8_a_a26,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a8_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a);

slaveregister_inst_ai_a2252_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2252 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2252);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT);

rtl_a4146_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a4146 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a12703,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a8_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a40_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4146);

slaveregister_inst_ai_a2231_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2231 = slaveregister_inst_areg_rdata_a8_a_areg0 & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2231);

slaveregister_inst_ai_a2237_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2237 = slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2237);

slaveregister_inst_ai_a2234_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2234 = slaveregister_inst_areg_rdata_a8_a_areg0 & (slaveregister_inst_acom_ctrl_local_a8_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & slaveregister_inst_acom_ctrl_local_a8_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a8_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2234);

slaveregister_inst_aMux_958_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_958_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a776) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2234

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a776,
	datad => slaveregister_inst_ai_a2234,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_958_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_958_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_958_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_958_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2237 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_958_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a2231 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2231,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2237,
	datad => slaveregister_inst_aMux_958_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_958_rtl_1_rtl_3_a1);

slaveregister_inst_acommand_3_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a8_a);

slaveregister_inst_ai_a2195_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2195 = slaveregister_inst_acommand_3_local_a8_a & (slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a8_a & slaveregister_inst_areg_rdata_a8_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a8_a,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2195);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a2201_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2201 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2201);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a2198_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2198 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2198);

slaveregister_inst_aMux_958_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_958_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2198) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2201

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2201,
	datad => slaveregister_inst_ai_a2198,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_958_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_958_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_958_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_958_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a776 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_958_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2195 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2195,
	datab => slaveregister_inst_ai_a776,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_958_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_958_rtl_1_rtl_2_a1);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a2213_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2213 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a8_a_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2213);

slaveregister_inst_acommand_2_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a8_a);

slaveregister_inst_ai_a2210_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2210 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2210);

slaveregister_inst_aMux_958_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_958_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2210) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2213 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2213,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2210,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_958_rtl_1_rtl_1_a0);

COINC_DOWN_A_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_A,
	combout => COINC_DOWN_A_acombout);

slaveregister_inst_ai_a2216_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2216 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & COINC_DOWN_A_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => COINC_DOWN_A_acombout,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2216);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	datab => inst_hit_counter_ai_a1,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a8_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a8_a_areg0);

slaveregister_inst_ai_a2207_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2207 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a8_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => inst_hit_counter_amultiSPEcnt_a8_a_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2207);

slaveregister_inst_aMux_958_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_958_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_958_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2216 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_958_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2207

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_958_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2216,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2207,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_958_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_1_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a8_a);

slaveregister_inst_ai_a2219_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2219 = slaveregister_inst_areg_rdata_a8_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a8_a) # !slaveregister_inst_areg_rdata_a8_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2219);

slaveregister_inst_acommand_0_local_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a8_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a8_a);

slaveregister_inst_ai_a2225_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2225 = slaveregister_inst_areg_rdata_a8_a_areg0 & (slaveregister_inst_acommand_0_local_a8_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a8_a_areg0 & slaveregister_inst_acommand_0_local_a8_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a8_a_areg0,
	datab => slaveregister_inst_acommand_0_local_a8_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2225);

slaveregister_inst_acommand_0_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a9_a);

atwd1_ainst_atwd_trigger_aenable_disc_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_disc_old = DFFE(slaveregister_inst_acommand_0_local_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_disc_old);

atwd1_ainst_atwd_trigger_aenable_disc_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_disc_sig = DFFE(atwd1_ainst_atwd_trigger_aATWDTrigger_sig & !atwd1_ainst_atwd_trigger_aenable_disc_old & slaveregister_inst_acommand_0_local_a9_a # !atwd1_ainst_atwd_trigger_aATWDTrigger_sig & (atwd1_ainst_atwd_trigger_aenable_disc_sig # !atwd1_ainst_atwd_trigger_aenable_disc_old & slaveregister_inst_acommand_0_local_a9_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "7350",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	datab => atwd1_ainst_atwd_trigger_aenable_disc_old,
	datac => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datad => slaveregister_inst_acommand_0_local_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_disc_sig);

atwd1_ainst_atwd_trigger_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_adone_areg0 = DFFE(!atwd1_ainst_atwd_control_abusy_areg0 & (slaveregister_inst_acommand_0_local_a8_a # !atwd1_ainst_atwd_trigger_aenable_disc_sig & slaveregister_inst_acommand_0_local_a9_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4544",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => slaveregister_inst_acommand_0_local_a8_a,
	datac => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datad => slaveregister_inst_acommand_0_local_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_adone_areg0);

slaveregister_inst_ai_a2222_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2222 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a8_a_areg0 # !ahb_slave_inst_areg_write_areg0 & atwd1_ainst_atwd_trigger_adone_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a8_a_areg0,
	datad => atwd1_ainst_atwd_trigger_adone_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2222);

slaveregister_inst_aMux_958_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_958_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2222) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2225 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2225,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2222,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_958_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_958_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_958_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_958_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a776 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_958_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2219

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a776,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2219,
	datad => slaveregister_inst_aMux_958_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_958_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_958_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_958_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_958_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_958_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_958_rtl_1_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_958_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_958_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_958_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_958_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_958_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_958_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_958_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_958_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_958_rtl_1_rtl_3_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_958_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_958_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_958_rtl_1_rtl_4_a1);

rtl_a2067_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2067 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a776 # rtl_a4146) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_958_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FDA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a776,
	datac => rtl_a4146,
	datad => slaveregister_inst_aMux_958_rtl_1_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2067);

slaveregister_inst_aMux_1290_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1290_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1290_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2252 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1290_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2067

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1290_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_ai_a2252,
	datad => rtl_a2067,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1290_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7029_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7029 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34288 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1290_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a34288,
	datad => slaveregister_inst_aMux_1290_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7029);

slaveregister_inst_areg_rdata_a8_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a8_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7030 # slaveregister_inst_ai_a7029) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6892, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7030,
	datab => slaveregister_inst_ai_a6892,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7029,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a8_a_areg0);

slaveregister_inst_ai_a7037_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7037 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a9_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a14_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7037);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 9,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a9_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a);

slaveregister_inst_ai_a2324_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2324 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2324);

slaveregister_inst_ai_a6902_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6902 = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_aMux_1455_a8 & slaveregister_inst_ai_a2324 # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a9_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1455_a8,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => slaveregister_inst_ai_a2324,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6902);

atwd1_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a9_a_a29 = ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_ai_a34163 & atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0) # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datac => atwd1_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a9_a_a29);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

atwd0_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a9_a_a29 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_ai_a34163 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_ai_a34163 & atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd0_ainst_atwd_readout_aATWD_D_gray_a9_a_areg0,
	datad => slaveregister_inst_ai_a34163,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a9_a_a29);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

slaveregister_inst_ai_a9826_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a9826 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a9826);

slaveregister_inst_ai_a34290_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34290 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a9826)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_ai_a34160,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => slaveregister_inst_ai_a9826,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34290);

slaveregister_inst_ai_a775_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a775 = slaveregister_inst_areg_rdata_a9_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a775);

slaveregister_inst_aMux_1289_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1289_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a775 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2324

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a775,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2324,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1289_rtl_1_rtl_1_a0);

slaveregister_inst_acommand_1_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a9_a);

slaveregister_inst_ai_a2294_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2294 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a9_a) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2294);

slaveregister_inst_ai_a2300_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2300 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2300);

slaveregister_inst_aMux_957_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_957_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a775) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2300

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a775,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2300,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_957_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_957_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_957_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_957_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a775 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_957_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2294

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a775,
	datac => slaveregister_inst_ai_a2294,
	datad => slaveregister_inst_aMux_957_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_957_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_3_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a9_a);

slaveregister_inst_ai_a2282_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2282 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_3_local_a9_a,
	datad => slaveregister_inst_areg_rdata_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2282);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a2288_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2288 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2288);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a2285_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2285 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2285);

slaveregister_inst_aMux_957_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_957_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2285) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2288

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2288,
	datad => slaveregister_inst_ai_a2285,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_957_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_957_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_957_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_957_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a775 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_957_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2282 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2282,
	datab => slaveregister_inst_aMux_957_rtl_1_rtl_2_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a775,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_957_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_957_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_957_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_957_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_957_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_957_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_957_rtl_1_rtl_2_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_957_rtl_1_rtl_4_a0);

slaveregister_inst_ai_a2306_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2306 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2306);

slaveregister_inst_ai_a2312_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2312 = slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2312);

slaveregister_inst_ai_a2309_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2309 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acom_ctrl_local_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0F3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2309);

slaveregister_inst_aMux_957_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_957_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a775 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2309

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a775,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2309,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_957_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_957_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_957_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_957_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2312 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_957_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2306

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2306,
	datac => slaveregister_inst_ai_a2312,
	datad => slaveregister_inst_aMux_957_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_957_rtl_1_rtl_3_a1);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a2276_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2276 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a9_a_areg0) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2276);

slaveregister_inst_acommand_2_local_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a9_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a9_a);

slaveregister_inst_ai_a2273_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2273 = slaveregister_inst_acommand_2_local_a9_a & (slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a9_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a9_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2273);

slaveregister_inst_aMux_957_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_957_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2273) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2276 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2276,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2273,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_957_rtl_1_rtl_1_a0);

COINC_DOWN_ABAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_ABAR,
	combout => COINC_DOWN_ABAR_acombout);

slaveregister_inst_ai_a2279_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2279 = COINC_DOWN_ABAR_acombout & (slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !COINC_DOWN_ABAR_acombout & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_DOWN_ABAR_acombout,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2279);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a9_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a9_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a9_a_areg0);

slaveregister_inst_ai_a2270_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2270 = slaveregister_inst_areg_rdata_a9_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_amultiSPEcnt_a9_a_areg0) # !slaveregister_inst_areg_rdata_a9_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a9_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a9_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a9_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2270);

slaveregister_inst_aMux_957_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_957_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_957_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2279 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_957_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2270

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_957_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a2279,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2270,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_957_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_957_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_957_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_957_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_957_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_957_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_957_rtl_1_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_957_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_957_rtl_1_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_957_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_957_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT);

rtl_a4232_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a4232 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a12703,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a9_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a41_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4232);

rtl_a2083_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2083 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a775 # rtl_a4232) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_957_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a775,
	datab => slaveregister_inst_aMux_957_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a4232,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2083);

FLASH_AD_D_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_AD_D(9),
	combout => FLASH_AD_D_a9_a_acombout);

inst_flash_ADC_adata_sig_a9_a_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a9_a_a29 = slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a # !slaveregister_inst_ai_a34309 & FLASH_AD_D_a9_a_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34309,
	datac => FLASH_AD_D_a9_a_acombout,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a9_a_a29);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 9,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a9_a_a29,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a9_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a);

slaveregister_inst_ai_a2327_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2327 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a9_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a9_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2327);

slaveregister_inst_aMux_1289_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1289_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1289_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2327 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1289_rtl_1_rtl_1_a0 & rtl_a2083 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1289_rtl_1_rtl_1_a0,
	datab => rtl_a2083,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2327,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1289_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7036_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7036 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34290 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1289_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a34290,
	datac => slaveregister_inst_ai_a34161,
	datad => slaveregister_inst_aMux_1289_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7036);

slaveregister_inst_areg_rdata_a9_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a9_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7037 # slaveregister_inst_ai_a7036) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6902, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7037,
	datab => slaveregister_inst_ai_a6902,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7036,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a9_a_areg0);

slaveregister_inst_ai_a7044_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7044 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7044);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 10,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a10_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a);

slaveregister_inst_ai_a2399_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2399 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2399);

slaveregister_inst_ai_a6912_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6912 = slaveregister_inst_aMux_1455_a8 & (ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2399) # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1455_a8,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => slaveregister_inst_ai_a2399,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6912);

atwd1_adata_sig_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a10_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34160 & slaveregister_inst_ai_a34236

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a34160,
	datad => slaveregister_inst_ai_a34236,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a10_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a10_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

atwd0_adata_sig_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a10_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34160 & slaveregister_inst_ai_a34236

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a34160,
	datad => slaveregister_inst_ai_a34236,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a10_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a10_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

slaveregister_inst_ai_a10084_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a10084 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a10084);

slaveregister_inst_ai_a34292_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34292 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a10084)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34160,
	datab => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a10084,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34292);

slaveregister_inst_ai_a774_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a774 = slaveregister_inst_areg_rdata_a10_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a774);

slaveregister_inst_aMux_1288_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1288_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a774 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2399

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a774,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a2399,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1288_rtl_1_rtl_1_a0);

slaveregister_inst_ai_a2384_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2384 = slaveregister_inst_acom_ctrl_local_a10_a & slaveregister_inst_areg_rdata_a10_a_areg0 & ahb_slave_inst_areg_write_areg0 # !slaveregister_inst_acom_ctrl_local_a10_a & (slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F033",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a10_a,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2384);

slaveregister_inst_aMux_956_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_956_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a774 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2384 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a774,
	datac => slaveregister_inst_ai_a2384,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_956_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a2381_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2381 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a2_a,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2381);

slaveregister_inst_ai_a2387_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2387 = slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3F3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2387);

slaveregister_inst_aMux_956_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_956_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_956_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2387 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_956_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a2381 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_956_rtl_1_rtl_3_a0,
	datab => slaveregister_inst_ai_a2381,
	datac => slaveregister_inst_ai_a2387,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_956_rtl_1_rtl_3_a1);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a2348_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2348 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2348);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a2351_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2351 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2351);

slaveregister_inst_aMux_956_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_956_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2348) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2351

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2348,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2351,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_956_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a10_a);

slaveregister_inst_ai_a2345_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2345 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2345);

slaveregister_inst_aMux_956_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_956_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_956_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a774 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_956_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2345

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a774,
	datab => slaveregister_inst_aMux_956_rtl_1_rtl_2_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2345,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_956_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a10_a);

slaveregister_inst_ai_a2369_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2369 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a10_a) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2369);

slaveregister_inst_acommand_0_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a10_a);

slaveregister_inst_ai_a2375_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2375 = slaveregister_inst_acommand_0_local_a10_a & (slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a10_a & slaveregister_inst_areg_rdata_a10_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a10_a,
	datab => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2375);

slaveregister_inst_aMux_956_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_956_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a774) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2375

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a774,
	datac => slaveregister_inst_ai_a2375,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_956_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_956_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_956_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_956_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a774 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_956_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a2369 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2369,
	datab => slaveregister_inst_ai_a774,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_956_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_956_rtl_1_rtl_0_a1);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a2363_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2363 = slaveregister_inst_areg_rdata_a10_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a10_a_areg0) # !slaveregister_inst_areg_rdata_a10_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2363);

slaveregister_inst_acommand_2_local_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a10_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a10_a);

slaveregister_inst_ai_a2360_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2360 = slaveregister_inst_areg_rdata_a10_a_areg0 & (slaveregister_inst_acommand_2_local_a10_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a10_a_areg0 & slaveregister_inst_acommand_2_local_a10_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a10_a_areg0,
	datab => slaveregister_inst_acommand_2_local_a10_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2360);

slaveregister_inst_aMux_956_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_956_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2360) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2363 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2363,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2360,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_956_rtl_1_rtl_1_a0);

COINC_DOWN_B_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_B,
	combout => COINC_DOWN_B_acombout);

slaveregister_inst_ai_a2366_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2366 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & COINC_DOWN_B_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => COINC_DOWN_B_acombout,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2366);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a10_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a10_a_areg0);

slaveregister_inst_ai_a2357_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2357 = inst_hit_counter_amultiSPEcnt_a10_a_areg0 & (slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_amultiSPEcnt_a10_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a10_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2357);

slaveregister_inst_aMux_956_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_956_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_956_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2366 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_956_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2357

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_956_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_ai_a2366,
	datad => slaveregister_inst_ai_a2357,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_956_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_956_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_956_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_956_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_956_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_956_rtl_1_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_956_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_956_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_956_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_956_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_956_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_956_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_956_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_956_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_956_rtl_1_rtl_3_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_956_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_956_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_956_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT);

rtl_a4318_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a4318 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A820",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => rtl_a12703,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a10_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a42_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4318);

rtl_a2099_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2099 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a774 # rtl_a4318) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_956_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a774,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_956_rtl_1_rtl_4_a1,
	datad => rtl_a4318,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2099);

FLASH_NCO_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FLASH_NCO,
	combout => FLASH_NCO_acombout);

inst_flash_ADC_adata_sig_a10_a_a32_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a10_a_a32 = FLASH_NCO_acombout & (stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a # !slaveregister_inst_ai_a34309) # !FLASH_NCO_acombout & slaveregister_inst_ai_a34309 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => FLASH_NCO_acombout,
	datac => slaveregister_inst_ai_a34309,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a10_a_a32);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 10,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a10_a_a32,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a10_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a);

slaveregister_inst_ai_a2402_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2402 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a10_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a10_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2402);

slaveregister_inst_aMux_1288_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1288_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1288_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2402 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1288_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2099

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1288_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a2099,
	datad => slaveregister_inst_ai_a2402,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1288_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7043_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7043 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34292 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1288_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A2A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_ai_a34292,
	datad => slaveregister_inst_aMux_1288_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7043);

slaveregister_inst_areg_rdata_a10_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a10_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7044 # slaveregister_inst_ai_a7043) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6912, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCB8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7044,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a6912,
	datad => slaveregister_inst_ai_a7043,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a10_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 11,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a11_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a);

slaveregister_inst_ai_a2474_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2474 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2474);

slaveregister_inst_ai_a6922_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6922 = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_aMux_1455_a8 & slaveregister_inst_ai_a2474 # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a11_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1455_a8,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => slaveregister_inst_ai_a2474,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6922);

slaveregister_inst_ai_a7051_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7051 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a11_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7051);

slaveregister_inst_ai_a773_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a773 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a773);

slaveregister_inst_aMux_1287_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1287_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a773 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2474

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a773,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2474,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1287_rtl_1_rtl_1_a0);

slaveregister_inst_ai_a2456_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2456 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2456);

slaveregister_inst_ai_a2459_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2459 = slaveregister_inst_areg_rdata_a11_a_areg0 & (slaveregister_inst_acom_ctrl_local_a11_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a11_a_areg0 & slaveregister_inst_acom_ctrl_local_a11_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a11_a_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a11_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2459);

slaveregister_inst_aMux_955_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_955_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a773) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2459

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a773,
	datad => slaveregister_inst_ai_a2459,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_955_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a2462_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2462 = slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2462);

slaveregister_inst_aMux_955_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_955_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_955_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2462 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_955_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2456

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a2456,
	datac => slaveregister_inst_aMux_955_rtl_1_rtl_3_a0,
	datad => slaveregister_inst_ai_a2462,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_955_rtl_1_rtl_3_a1);

COINC_DOWN_BBAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_DOWN_BBAR,
	combout => COINC_DOWN_BBAR_acombout);

slaveregister_inst_ai_a2429_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2429 = slaveregister_inst_areg_rdata_a11_a_areg0 & (COINC_DOWN_BBAR_acombout # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a11_a_areg0 & COINC_DOWN_BBAR_acombout & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => COINC_DOWN_BBAR_acombout,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2429);

slaveregister_inst_acommand_2_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a11_a);

slaveregister_inst_ai_a2423_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2423 = slaveregister_inst_acommand_2_local_a11_a & (slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a11_a & slaveregister_inst_areg_rdata_a11_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a11_a,
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2423);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a2426_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2426 = inst_hit_counter_aoneSPEcnt_a11_a_areg0 & (slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_aoneSPEcnt_a11_a_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a11_a_areg0,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2426);

slaveregister_inst_aMux_955_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_955_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2423 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2426 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2423,
	datac => slaveregister_inst_ai_a2426,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_955_rtl_1_rtl_1_a0);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a2420_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2420 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2420);

slaveregister_inst_aMux_955_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_955_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_955_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2429 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_955_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2420

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2429,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_955_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_ai_a2420,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_955_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_3_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a11_a);

slaveregister_inst_ai_a2432_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2432 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a11_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2432);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a2438_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2438 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2438);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0);

slaveregister_inst_ai_a2435_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2435 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a11_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2435);

slaveregister_inst_aMux_955_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_955_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2435) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2438 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2438,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2435,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_955_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_955_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_955_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_955_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a773 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_955_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2432 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2432,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a773,
	datad => slaveregister_inst_aMux_955_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_955_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a11_a);

slaveregister_inst_ai_a2450_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2450 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a11_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2450);

slaveregister_inst_aMux_955_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_955_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a773) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2450

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a773,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2450,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_955_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a11_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a11_a);

slaveregister_inst_ai_a2444_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2444 = slaveregister_inst_areg_rdata_a11_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a11_a) # !slaveregister_inst_areg_rdata_a11_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a11_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2444);

slaveregister_inst_aMux_955_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_955_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_955_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a773 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_955_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2444

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_955_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_ai_a773,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2444,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_955_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_955_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_955_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_955_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_955_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_955_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_955_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_955_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_955_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_955_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_955_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_955_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_955_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_955_rtl_1_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_955_rtl_1_rtl_3_a1,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_955_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_aMux_955_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_955_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT);

rtl_a4404_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a4404 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a12703,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a11_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a43_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4404);

rtl_a2115_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2115 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a773 # rtl_a4404) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_955_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a773,
	datab => slaveregister_inst_aMux_955_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a4404,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2115);

inst_flash_ADC_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a11_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34236 & slaveregister_inst_ai_a34248

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a34236,
	datad => slaveregister_inst_ai_a34248,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a11_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

slaveregister_inst_ai_a2477_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2477 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2477);

slaveregister_inst_aMux_1287_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1287_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1287_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2477 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1287_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2115

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1287_rtl_1_rtl_1_a0,
	datac => rtl_a2115,
	datad => slaveregister_inst_ai_a2477,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1287_rtl_1_rtl_1_a1);

atwd1_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a11_a = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34236 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a & slaveregister_inst_ai_a34160

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a34236,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datad => slaveregister_inst_ai_a34160,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a11_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

atwd0_adata_sig_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a11_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a & slaveregister_inst_ai_a34160 & slaveregister_inst_ai_a34236 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a11_a,
	datab => slaveregister_inst_ai_a34160,
	datac => slaveregister_inst_ai_a34236,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a11_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 11,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a11_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a11_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a);

slaveregister_inst_ai_a10342_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a10342 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a11_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a10342);

slaveregister_inst_ai_a34294_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34294 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a11_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a10342)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34160,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a11_a_areg0,
	datad => slaveregister_inst_ai_a10342,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34294);

slaveregister_inst_ai_a7050_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7050 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34294 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1287_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_aMux_1287_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a34294,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7050);

slaveregister_inst_areg_rdata_a11_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a11_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7051 # slaveregister_inst_ai_a7050) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6922, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6922,
	datab => slaveregister_inst_ai_a7051,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7050,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a11_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 12,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a12_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a);

slaveregister_inst_ai_a2549_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2549 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2549);

slaveregister_inst_ai_a6932_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6932 = slaveregister_inst_aMux_1455_a8 & (ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2549) # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2549,
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => slaveregister_inst_aMux_1455_a8,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6932);

slaveregister_inst_ai_a7058_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7058 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7058);

atwd0_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a12_a = slaveregister_inst_ai_a34160 & slaveregister_inst_ai_a34236 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34160,
	datab => slaveregister_inst_ai_a34236,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a12_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

atwd1_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a12_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a & slaveregister_inst_ai_a34160 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34236

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datab => slaveregister_inst_ai_a34160,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a34236,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a12_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

slaveregister_inst_ai_a10600_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a10600 = atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a & (atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a # !ahb_slave_inst_areg_address_a12_a_areg0) # !atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a & ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a10600);

slaveregister_inst_ai_a34296_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34296 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a10600)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D080",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => slaveregister_inst_ai_a34160,
	datad => slaveregister_inst_ai_a10600,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34296);

slaveregister_inst_ai_a772_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a772 = slaveregister_inst_areg_rdata_a12_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a772);

slaveregister_inst_aMux_1286_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1286_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a772 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & slaveregister_inst_ai_a2549 & !ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2549,
	datab => slaveregister_inst_ai_a772,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => ahb_slave_inst_areg_address_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1286_rtl_1_rtl_1_a0);

slaveregister_inst_acommand_3_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a12_a);

slaveregister_inst_ai_a2495_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2495 = slaveregister_inst_acommand_3_local_a12_a & (slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a12_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a12_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2495);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a2501_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2501 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => inst_hit_counter_ff_aoneSPEcnt_a12_a_areg0,
	datad => slaveregister_inst_areg_rdata_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2501);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a2498_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2498 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => inst_hit_counter_ff_amultiSPEcnt_a12_a_areg0,
	datad => slaveregister_inst_areg_rdata_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2498);

slaveregister_inst_aMux_954_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_954_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2498) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2501

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2501,
	datad => slaveregister_inst_ai_a2498,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_954_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_954_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_954_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_954_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a772 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_954_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2495 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2495,
	datab => slaveregister_inst_ai_a772,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_954_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_954_rtl_1_rtl_2_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	datab => inst_hit_counter_ai_a1,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a2507_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2507 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_amultiSPEcnt_a12_a_areg0) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2507);

slaveregister_inst_acommand_2_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a12_a);

slaveregister_inst_ai_a2510_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2510 = slaveregister_inst_acommand_2_local_a12_a & (slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a12_a & slaveregister_inst_areg_rdata_a12_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a12_a,
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2510);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a12_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a12_a_areg0);

slaveregister_inst_ai_a2513_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2513 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a12_a_areg0) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2513);

slaveregister_inst_aMux_954_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_954_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2510 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2513

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2510,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2513,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_954_rtl_1_rtl_1_a0);

COINC_UP_A_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_A,
	combout => COINC_UP_A_acombout);

slaveregister_inst_ai_a2516_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2516 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & COINC_UP_A_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => COINC_UP_A_acombout,
	datad => slaveregister_inst_areg_rdata_a12_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2516);

slaveregister_inst_aMux_954_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_954_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_954_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2516 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_954_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2507 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2507,
	datab => slaveregister_inst_aMux_954_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2516,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_954_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_1_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a12_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a12_a);

slaveregister_inst_ai_a2519_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2519 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acommand_1_local_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0F3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2519);

slaveregister_inst_acommand_0_local_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a12_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a12_a);

slaveregister_inst_ai_a2525_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2525 = slaveregister_inst_areg_rdata_a12_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a12_a) # !slaveregister_inst_areg_rdata_a12_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2525);

slaveregister_inst_aMux_954_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_954_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a772 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2525

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a772,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2525,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_954_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_954_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_954_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_954_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a772 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_954_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a2519 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2519,
	datab => slaveregister_inst_aMux_954_rtl_1_rtl_0_a0,
	datac => slaveregister_inst_ai_a772,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_954_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_954_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_954_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_954_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_954_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_954_rtl_1_rtl_1_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_954_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_954_rtl_1_rtl_4_a0);

slaveregister_inst_ai_a2534_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2534 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acom_ctrl_local_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0F3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2534);

slaveregister_inst_aMux_954_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_954_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a772) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2534

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a772,
	datad => slaveregister_inst_ai_a2534,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_954_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a2531_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2531 = slaveregister_inst_areg_rdata_a12_a_areg0 & (dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a12_a_areg0 & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a12_a_areg0,
	datac => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a4_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2531);

slaveregister_inst_ai_a2537_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2537 = slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2537);

slaveregister_inst_aMux_954_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_954_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_954_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2537 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_954_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2531

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_954_rtl_1_rtl_3_a0,
	datac => slaveregister_inst_ai_a2531,
	datad => slaveregister_inst_ai_a2537,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_954_rtl_1_rtl_3_a1);

slaveregister_inst_aMux_954_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_954_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_954_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_954_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_954_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_954_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_954_rtl_1_rtl_2_a1,
	datab => slaveregister_inst_aMux_954_rtl_1_rtl_4_a0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_954_rtl_1_rtl_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_954_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT);

rtl_a4490_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a4490 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C840",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a12703,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a12_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a44_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4490);

rtl_a2131_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2131 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a772 # rtl_a4490) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_954_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_954_rtl_1_rtl_4_a1,
	datab => slaveregister_inst_ai_a772,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a4490,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2131);

inst_flash_ADC_adata_sig_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a12_a = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34236 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a & slaveregister_inst_ai_a34248

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a34236,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a12_a,
	datad => slaveregister_inst_ai_a34248,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a12_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 12,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a12_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a12_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a);

slaveregister_inst_ai_a2552_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2552 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a12_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a12_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2552);

slaveregister_inst_aMux_1286_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1286_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1286_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2552 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1286_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2131

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1286_rtl_1_rtl_1_a0,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => rtl_a2131,
	datad => slaveregister_inst_ai_a2552,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1286_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a7057_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7057 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34296 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1286_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C4C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a34161,
	datac => slaveregister_inst_ai_a34296,
	datad => slaveregister_inst_aMux_1286_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7057);

slaveregister_inst_areg_rdata_a12_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a12_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7058 # slaveregister_inst_ai_a7057) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6932, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EEE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6932,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a7058,
	datad => slaveregister_inst_ai_a7057,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a12_a_areg0);

slaveregister_inst_ai_a7065_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7065 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7065);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 13,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a13_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a);

slaveregister_inst_ai_a2624_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2624 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2624);

slaveregister_inst_ai_a6942_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6942 = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_aMux_1455_a8 & slaveregister_inst_ai_a2624 # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a13_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => slaveregister_inst_aMux_1455_a8,
	datad => slaveregister_inst_ai_a2624,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6942);

slaveregister_inst_ai_a771_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a771 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a771);

slaveregister_inst_aMux_1285_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1285_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a771 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2624

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a771,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2624,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1285_rtl_1_rtl_1_a0);

inst_flash_ADC_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a13_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a & slaveregister_inst_ai_a34236 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34248

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	datab => slaveregister_inst_ai_a34236,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a34248,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a13_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_ai_a2627_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2627 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2627);

slaveregister_inst_ai_a2609_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2609 = slaveregister_inst_areg_rdata_a13_a_areg0 & (slaveregister_inst_acom_ctrl_local_a13_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a13_a_areg0 & slaveregister_inst_acom_ctrl_local_a13_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a13_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2609);

slaveregister_inst_aMux_953_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_953_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a771) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2609

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a771,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2609,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_953_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a2606_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2606 = dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a & (slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a & slaveregister_inst_areg_rdata_a13_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a5_a,
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2606);

slaveregister_inst_ai_a2612_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2612 = slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2612);

slaveregister_inst_aMux_953_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_953_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_953_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2612 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_953_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2606

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_953_rtl_1_rtl_3_a0,
	datac => slaveregister_inst_ai_a2606,
	datad => slaveregister_inst_ai_a2612,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_953_rtl_1_rtl_3_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a2570_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2570 = inst_hit_counter_amultiSPEcnt_a13_a_areg0 & (slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_amultiSPEcnt_a13_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_amultiSPEcnt_a13_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2570);

COINC_UP_ABAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_ABAR,
	combout => COINC_UP_ABAR_acombout);

slaveregister_inst_ai_a2579_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2579 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & COINC_UP_ABAR_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => COINC_UP_ABAR_acombout,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2579);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a2576_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2576 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_aoneSPEcnt_a13_a_areg0) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2576);

slaveregister_inst_acommand_2_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a13_a);

slaveregister_inst_ai_a2573_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2573 = slaveregister_inst_acommand_2_local_a13_a & (slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a13_a & slaveregister_inst_areg_rdata_a13_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a13_a,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2573);

slaveregister_inst_aMux_953_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_953_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2573 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2576 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2576,
	datab => slaveregister_inst_ai_a2573,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_953_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_953_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_953_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_953_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2579 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_953_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2570 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2570,
	datab => slaveregister_inst_ai_a2579,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_953_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_953_rtl_1_rtl_1_a1);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ff_ai_a19 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a2588_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2588 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2588);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a $ (inst_hit_counter_ff_ai_a1 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "6C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0);

slaveregister_inst_ai_a2585_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2585 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a13_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2585);

slaveregister_inst_aMux_953_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_953_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2585) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2588 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2588,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2585,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_953_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a13_a);

slaveregister_inst_ai_a2582_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2582 = slaveregister_inst_areg_rdata_a13_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a13_a) # !slaveregister_inst_areg_rdata_a13_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2582);

slaveregister_inst_aMux_953_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_953_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_953_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a771 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_953_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2582

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_953_rtl_1_rtl_2_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a771,
	datad => slaveregister_inst_ai_a2582,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_953_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a13_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a13_a);

slaveregister_inst_ai_a2594_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2594 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acommand_1_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0F3",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2594);

slaveregister_inst_acommand_0_local_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a13_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a13_a);

slaveregister_inst_ai_a2600_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2600 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2600);

slaveregister_inst_aMux_953_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_953_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a771) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2600

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2600,
	datad => slaveregister_inst_ai_a771,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_953_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_953_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_953_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_953_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a771 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_953_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a2594 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2594,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a771,
	datad => slaveregister_inst_aMux_953_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_953_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_953_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_953_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_953_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_953_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_953_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_953_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_953_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_953_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_953_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_953_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_953_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_953_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_953_rtl_1_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_953_rtl_1_rtl_3_a1,
	datac => slaveregister_inst_aMux_953_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_aMux_953_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_953_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT = CARRY(!timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT);

rtl_a4576_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a4576 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a12703,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a45_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4576);

rtl_a2147_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2147 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a771 # rtl_a4576) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_953_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_953_rtl_1_rtl_4_a1,
	datab => slaveregister_inst_ai_a771,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => rtl_a4576,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2147);

slaveregister_inst_aMux_1285_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1285_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1285_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2627 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1285_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2147

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1285_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_ai_a2627,
	datad => rtl_a2147,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1285_rtl_1_rtl_1_a1);

atwd1_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a13_a = slaveregister_inst_ai_a34160 & slaveregister_inst_ai_a34236 & ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34160,
	datab => slaveregister_inst_ai_a34236,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a13_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

atwd0_adata_sig_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a13_a = slaveregister_inst_ai_a34160 & slaveregister_inst_ai_a34236 & !ahb_slave_inst_areg_address_a12_a_areg0 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34160,
	datab => slaveregister_inst_ai_a34236,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a13_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 13,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a13_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a13_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a);

slaveregister_inst_ai_a10858_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a10858 = atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a & (ahb_slave_inst_areg_address_a12_a_areg0 # atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a) # !atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a & !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a10858);

slaveregister_inst_ai_a34298_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34298 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a13_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a10858)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_ai_a34160,
	datac => slaveregister_inst_areg_rdata_a13_a_areg0,
	datad => slaveregister_inst_ai_a10858,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34298);

slaveregister_inst_ai_a7064_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7064 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34298 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1285_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a14_a_areg0,
	datab => slaveregister_inst_ai_a34161,
	datac => slaveregister_inst_aMux_1285_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a34298,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7064);

slaveregister_inst_areg_rdata_a13_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a13_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7065 # slaveregister_inst_ai_a7064) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6942, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAD8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areduce_nor_3,
	datab => slaveregister_inst_ai_a7065,
	datac => slaveregister_inst_ai_a6942,
	datad => slaveregister_inst_ai_a7064,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a13_a_areg0);

slaveregister_inst_ai_a7072_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7072 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 & ahb_slave_inst_areg_address_a14_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => slaveregister_inst_ai_a34161,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7072);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 14,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a14_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a);

slaveregister_inst_ai_a2699_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2699 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2699);

slaveregister_inst_ai_a6952_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6952 = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & (slaveregister_inst_aMux_1455_a8 & slaveregister_inst_ai_a2699 # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a14_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => slaveregister_inst_aMux_1455_a8,
	datad => slaveregister_inst_ai_a2699,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6952);

slaveregister_inst_ai_a770_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a770 = slaveregister_inst_areg_rdata_a14_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a770);

slaveregister_inst_aMux_1284_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1284_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a770 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2699

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a770,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a2699,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1284_rtl_1_rtl_1_a0);

slaveregister_inst_ai_a2681_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2681 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2681);

slaveregister_inst_ai_a2687_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2687 = slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2687);

slaveregister_inst_ai_a2684_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2684 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a14_a) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2684);

slaveregister_inst_aMux_952_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_952_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a770) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2684

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2684,
	datad => slaveregister_inst_ai_a770,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_952_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_952_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_952_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_952_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2687 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_952_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a2681 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2681,
	datab => slaveregister_inst_ai_a2687,
	datac => slaveregister_inst_aMux_952_rtl_1_rtl_3_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_952_rtl_1_rtl_3_a1);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ff_ai_a19 & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A60A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	datab => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a2651_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2651 = inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 & (slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_a14_a_areg0,
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2651);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ff_ai_a1 & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_ai_a1,
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a2648_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2648 = inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 & (slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_amultiSPEcnt_a14_a_areg0,
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2648);

slaveregister_inst_aMux_952_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_952_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2648) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2651

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2651,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2648,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_952_rtl_1_rtl_2_a0);

slaveregister_inst_acommand_3_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a14_a);

slaveregister_inst_ai_a2645_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2645 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a14_a) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2645);

slaveregister_inst_aMux_952_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_952_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_952_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a770 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_952_rtl_1_rtl_2_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2645

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a770,
	datab => slaveregister_inst_aMux_952_rtl_1_rtl_2_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a2645,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_952_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a14_a);

slaveregister_inst_ai_a2675_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2675 = slaveregister_inst_acommand_0_local_a14_a & (slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a14_a & slaveregister_inst_areg_rdata_a14_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a14_a,
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2675);

slaveregister_inst_aMux_952_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_952_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a770 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2675

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a770,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2675,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_952_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a14_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a14_a);

slaveregister_inst_ai_a2669_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2669 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # !slaveregister_inst_acommand_1_local_a14_a) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acommand_1_local_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2669);

slaveregister_inst_aMux_952_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_952_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_952_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a770 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_952_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2669

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_952_rtl_1_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a770,
	datad => slaveregister_inst_ai_a2669,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_952_rtl_1_rtl_0_a1);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ai_a1 & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datab => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_amultiSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a2657_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2657 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_hit_counter_amultiSPEcnt_a14_a_areg0) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_amultiSPEcnt_a14_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_hit_counter_amultiSPEcnt_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2657);

slaveregister_inst_acommand_2_local_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a14_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a14_a);

slaveregister_inst_ai_a2660_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2660 = slaveregister_inst_acommand_2_local_a14_a & (slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a14_a & slaveregister_inst_areg_rdata_a14_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a14_a,
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2660);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a $ (inst_hit_counter_ai_a19 & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a & !inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C60C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datab => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_hit_counter_aoneSPEcnt_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a14_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a14_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a14_a_areg0);

slaveregister_inst_ai_a2663_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2663 = inst_hit_counter_aoneSPEcnt_a14_a_areg0 & (slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_aoneSPEcnt_a14_a_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_aoneSPEcnt_a14_a_areg0,
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2663);

slaveregister_inst_aMux_952_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_952_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2660 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2663

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2660,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2663,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_952_rtl_1_rtl_1_a0);

COINC_UP_B_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_B,
	combout => COINC_UP_B_acombout);

slaveregister_inst_ai_a2666_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2666 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & COINC_UP_B_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => COINC_UP_B_acombout,
	datac => slaveregister_inst_areg_rdata_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2666);

slaveregister_inst_aMux_952_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_952_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_952_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2666 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_952_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2657 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2657,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_aMux_952_rtl_1_rtl_1_a0,
	datad => slaveregister_inst_ai_a2666,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_952_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_952_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_952_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_952_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_952_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_952_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_952_rtl_1_rtl_1_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_952_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_952_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_952_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_952_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_952_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_952_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_952_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_952_rtl_1_rtl_3_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_952_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_952_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_952_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a $ !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT = CARRY(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a & !timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a,
	cout => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT);

rtl_a4662_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a4662 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a12703,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a46_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4662);

rtl_a2163_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2163 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a770 # rtl_a4662) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_952_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a770,
	datac => slaveregister_inst_aMux_952_rtl_1_rtl_4_a1,
	datad => rtl_a4662,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2163);

inst_flash_ADC_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a14_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a & slaveregister_inst_ai_a34236 & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34248

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datab => slaveregister_inst_ai_a34236,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a34248,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a14_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

slaveregister_inst_ai_a2702_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2702 = slaveregister_inst_areg_rdata_a14_a_areg0 & (ahb_slave_inst_areg_write_areg0 # inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a) # !slaveregister_inst_areg_rdata_a14_a_areg0 & !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2702);

slaveregister_inst_aMux_1284_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1284_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1284_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2702 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1284_rtl_1_rtl_1_a0 & ahb_slave_inst_areg_address_a12_a_areg0 & rtl_a2163

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_aMux_1284_rtl_1_rtl_1_a0,
	datac => rtl_a2163,
	datad => slaveregister_inst_ai_a2702,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1284_rtl_1_rtl_1_a1);

atwd1_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a14_a = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34236 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a & slaveregister_inst_ai_a34160

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a34236,
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	datad => slaveregister_inst_ai_a34160,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a14_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

atwd0_adata_sig_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a14_a = slaveregister_inst_ai_a34160 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34236 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34160,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a34236,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a14_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 14,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a14_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a14_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a);

slaveregister_inst_ai_a11116_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a11116 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a11116);

slaveregister_inst_ai_a34300_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34300 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a14_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a11116)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34160,
	datab => slaveregister_inst_areg_rdata_a14_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ai_a11116,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34300);

slaveregister_inst_ai_a7071_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7071 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34300 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1284_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_aMux_1284_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a34300,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7071);

slaveregister_inst_areg_rdata_a14_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a14_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7072 # slaveregister_inst_ai_a7071) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6952, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCB8",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a7072,
	datab => slaveregister_inst_areduce_nor_3,
	datac => slaveregister_inst_ai_a6952,
	datad => slaveregister_inst_ai_a7071,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a14_a_areg0);

slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	mem1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	operation_mode => "rom",
	logical_ram_name => "slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|content",
	init_file => "version_rom.mif",
	logical_ram_depth => 128,
	logical_ram_width => 16,
	address_width => 7,
	first_address => 0,
	last_address => 127,
	bit_number => 15,
	data_in_clock => "none",
	data_in_clear => "none",
	write_logic_clock => "none",
	write_logic_clear => "none",
	read_enable_clock => "none",
	read_enable_clear => "none",
	read_address_clock => "none",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	waddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_waddress,
	raddr => ww_slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_asegment_a0_a_a15_a_modesel,
	dataout => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a);

slaveregister_inst_ai_a2774_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2774 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_ainst_version_rom_alpm_rom_component_asrom_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2774);

slaveregister_inst_ai_a6962_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a6962 = slaveregister_inst_aMux_1455_a8 & (ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2774) # !slaveregister_inst_aMux_1455_a8 & slaveregister_inst_areg_rdata_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1455_a8,
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2774,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a6962);

slaveregister_inst_ai_a7079_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7079 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_address_a14_a_areg0 & ahb_slave_inst_areg_address_a13_a_areg0 # !slaveregister_inst_ai_a34161)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "80AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a15_a_areg0,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => ahb_slave_inst_areg_address_a13_a_areg0,
	datad => slaveregister_inst_ai_a34161,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7079);

slaveregister_inst_ai_a769_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a769 = slaveregister_inst_areg_rdata_a15_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a769);

slaveregister_inst_aMux_1283_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1283_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a13_a_areg0 & (slaveregister_inst_ai_a769 # ahb_slave_inst_areg_address_a12_a_areg0) # !ahb_slave_inst_areg_address_a13_a_areg0 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a2774

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a13_a_areg0,
	datab => slaveregister_inst_ai_a769,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2774,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1283_rtl_1_rtl_1_a0);

COINC_UP_BBAR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COINC_UP_BBAR,
	combout => COINC_UP_BBAR_acombout);

slaveregister_inst_ai_a2729_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2729 = COINC_UP_BBAR_acombout & (slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !COINC_UP_BBAR_acombout & slaveregister_inst_areg_rdata_a15_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => COINC_UP_BBAR_acombout,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2729);

inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ai_a1 & inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a1,
	datad => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	cin => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_amultiSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_amultiSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_amultiSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a2720_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2720 = inst_hit_counter_amultiSPEcnt_a15_a_areg0 & (slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !inst_hit_counter_amultiSPEcnt_a15_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_amultiSPEcnt_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2720);

slaveregister_inst_acommand_2_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a15_a);

slaveregister_inst_ai_a2723_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2723 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2723);

inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_areduce_nor_3 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ai_a19 & inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5FA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ai_a19,
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	cin => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_aoneSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aoneSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aoneSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a2726_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2726 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_aoneSPEcnt_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => inst_hit_counter_aoneSPEcnt_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2726);

slaveregister_inst_aMux_951_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_951_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2723 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2726

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2723,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2726,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_951_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_951_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_951_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_951_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2729 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_951_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a2720 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2729,
	datab => slaveregister_inst_ai_a2720,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_951_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_951_rtl_1_rtl_1_a1);

slaveregister_inst_ai_a2762_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2762 = slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2762);

slaveregister_inst_ai_a2756_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2756 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => dcom_inst_aDC_Rx_chan_04_ainst3_alpm_counter_component_awysi_counter_apre_out_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2756);

slaveregister_inst_ai_a2759_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2759 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2759);

slaveregister_inst_aMux_951_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_951_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a769) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2759

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a769,
	datad => slaveregister_inst_ai_a2759,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_951_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_951_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_951_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_951_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2762 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_951_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2756

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2762,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2756,
	datad => slaveregister_inst_aMux_951_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_951_rtl_1_rtl_3_a1);

slaveregister_inst_acommand_3_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a15_a);

slaveregister_inst_ai_a2732_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2732 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2732);

inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ff_ai_a1), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3CCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ff_ai_a1,
	cin => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_hit_counter_ff_amultiSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a2735_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2735 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => inst_hit_counter_ff_amultiSPEcnt_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2735);

inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a = DFFE(!inst_hit_counter_ff_areduce_nor_3 & inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a $ (inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT & inst_hit_counter_ff_ai_a19), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	datad => inst_hit_counter_ff_ai_a19,
	cin => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	sclr => inst_hit_counter_ff_areduce_nor_3,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a);

inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0 = DFFE(inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_hit_counter_ff_aoneSPEcnt_a0_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_ff_aoneSPEcnt_int_rtl_0_awysi_counter_asload_path_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_hit_counter_ff_aoneSPEcnt_a0_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0);

slaveregister_inst_ai_a2738_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2738 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => inst_hit_counter_ff_aoneSPEcnt_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2738);

slaveregister_inst_aMux_951_rtl_1_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_951_rtl_1_rtl_2_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2735) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2738

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a2735,
	datad => slaveregister_inst_ai_a2738,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_951_rtl_1_rtl_2_a0);

slaveregister_inst_aMux_951_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_951_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_951_rtl_1_rtl_2_a0 & (slaveregister_inst_ai_a769 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_951_rtl_1_rtl_2_a0 & slaveregister_inst_ai_a2732 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2732,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a769,
	datad => slaveregister_inst_aMux_951_rtl_1_rtl_2_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_951_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a15_a = DFFE(!stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a15_a);

slaveregister_inst_ai_a2744_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2744 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # !slaveregister_inst_acommand_1_local_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & !slaveregister_inst_acommand_1_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0CF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2744);

slaveregister_inst_acommand_0_local_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a15_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a15_a);

slaveregister_inst_ai_a2750_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2750 = slaveregister_inst_areg_rdata_a15_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a15_a) # !slaveregister_inst_areg_rdata_a15_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a15_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2750);

slaveregister_inst_aMux_951_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_951_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a769 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2750

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a769,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2750,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_951_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_951_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_951_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_951_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a769 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_951_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2744

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a769,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2744,
	datad => slaveregister_inst_aMux_951_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_951_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_951_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_951_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_951_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_951_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_951_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_951_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_951_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_951_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_951_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_951_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_951_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_951_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_951_rtl_1_rtl_1_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_951_rtl_1_rtl_1_a1,
	datac => slaveregister_inst_aMux_951_rtl_1_rtl_3_a1,
	datad => slaveregister_inst_aMux_951_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_951_rtl_1_rtl_4_a1);

timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a47_a : apex20ke_lcell 
-- Equation(s):
-- timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a = DFFE(timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a $ timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a,
	cin => timer_inst_asystime_cnt_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a);

rtl_a4748_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a4748 = rtl_a12703 & (ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a # !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C480",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => rtl_a12703,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a47_a,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a4748);

rtl_a2179_I : apex20ke_lcell 
-- Equation(s):
-- rtl_a2179 = ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_ai_a769 # rtl_a4748) # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_951_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a769,
	datac => slaveregister_inst_aMux_951_rtl_1_rtl_4_a1,
	datad => rtl_a4748,
	devclrn => devclrn,
	devpor => devpor,
	combout => rtl_a2179);

inst_flash_ADC_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adata_sig_a15_a = stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a & ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34236 & slaveregister_inst_ai_a34248

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a34236,
	datad => slaveregister_inst_ai_a34248,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_flash_ADC_adata_sig_a15_a);

inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "flash_adc:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => inst_flash_ADC_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a2,
	re => VCC,
	waddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

slaveregister_inst_ai_a2777_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2777 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => inst_flash_ADC_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2777);

slaveregister_inst_aMux_1283_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_1283_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_1283_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a2777 # !ahb_slave_inst_areg_address_a12_a_areg0) # !slaveregister_inst_aMux_1283_rtl_1_rtl_1_a0 & rtl_a2179 & ahb_slave_inst_areg_address_a12_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1283_rtl_1_rtl_1_a0,
	datab => rtl_a2179,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => slaveregister_inst_ai_a2777,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_1283_rtl_1_rtl_1_a1);

atwd1_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_adata_sig_a15_a = ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34236 & slaveregister_inst_ai_a34160 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => slaveregister_inst_ai_a34236,
	datac => slaveregister_inst_ai_a34160,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_adata_sig_a15_a);

atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd1_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a4,
	re => VCC,
	waddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

atwd0_adata_sig_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_adata_sig_a15_a = slaveregister_inst_ai_a34236 & !ahb_slave_inst_areg_address_a12_a_areg0 & slaveregister_inst_ai_a34160 & stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34236,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => slaveregister_inst_ai_a34160,
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_adata_sig_a15_a);

atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a : apex20ke_ram_slice 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "dual_port",
	logical_ram_name => "atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|content",
	init_file => "none",
	logical_ram_depth => 512,
	logical_ram_width => 16,
	address_width => 9,
	first_address => 0,
	last_address => 511,
	bit_number => 15,
	data_in_clock => "clock0",
	data_in_clear => "none",
	write_logic_clock => "clock0",
	write_logic_clear => "none",
	read_enable_clock => "clock1",
	read_enable_clear => "none",
	read_address_clock => "clock1",
	read_address_clear => "none",
	data_out_clock => "none",
	data_out_clear => "none",
	deep_ram_mode => "off")
-- pragma translate_on
PORT MAP (
	datain => atwd0_adata_sig_a15_a,
	clk0 => inst_pll2x_aaltclklock_component_aoutclock1,
	clk1 => inst_pll2x_aaltclklock_component_aoutclock1,
	we => rtl_a3,
	re => VCC,
	waddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_waddress,
	raddr => ww_atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_raddress,
	devclrn => devclrn,
	devpor => devpor,
	modesel => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_asegment_a0_a_a15_a_modesel,
	dataout => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a);

slaveregister_inst_ai_a11374_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a11374 = ahb_slave_inst_areg_address_a12_a_areg0 & atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a # !ahb_slave_inst_areg_address_a12_a_areg0 & atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => atwd1_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	datad => atwd0_ainst_com_adc_mem_alpm_ram_dp_component_asram_aq_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a11374);

slaveregister_inst_ai_a34302_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34302 = slaveregister_inst_ai_a34160 & (ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a15_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_ai_a11374)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A280",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34160,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a15_a_areg0,
	datad => slaveregister_inst_ai_a11374,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34302);

slaveregister_inst_ai_a7078_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a7078 = slaveregister_inst_ai_a34161 & (slaveregister_inst_ai_a34302 # !ahb_slave_inst_areg_address_a14_a_areg0 & slaveregister_inst_aMux_1283_rtl_1_rtl_1_a1)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA20",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34161,
	datab => ahb_slave_inst_areg_address_a14_a_areg0,
	datac => slaveregister_inst_aMux_1283_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_ai_a34302,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a7078);

slaveregister_inst_areg_rdata_a15_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a15_a_areg0 = DFFE(slaveregister_inst_areduce_nor_3 & (slaveregister_inst_ai_a7079 # slaveregister_inst_ai_a7078) # !slaveregister_inst_areduce_nor_3 & slaveregister_inst_ai_a6962, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FACA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a6962,
	datab => slaveregister_inst_ai_a7079,
	datac => slaveregister_inst_areduce_nor_3,
	datad => slaveregister_inst_ai_a7078,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a15_a_areg0);

slaveregister_inst_ai_a31559_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31559 = !ahb_slave_inst_areg_address_a19_a_areg0 & (ahb_slave_inst_areg_address_a12_a_areg0 # ahb_slave_inst_areg_address_a13_a_areg0 # ahb_slave_inst_areg_address_a14_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F0E",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a12_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a19_a_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31559);

slaveregister_inst_ai_a31558_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31558 = ahb_slave_inst_areg_address_a14_a_areg0 & (ahb_slave_inst_areg_address_a13_a_areg0 # ahb_slave_inst_areg_write_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a14_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31558);

slaveregister_inst_ai_a34206_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34206 = ahb_slave_inst_areg_address_a18_a_areg0 # ahb_slave_inst_areg_address_a15_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_areg_address_a15_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34206);

slaveregister_inst_ai_a31557_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31557 = ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_areg_address_a6_a_areg0 # ahb_slave_inst_areg_address_a13_a_areg0 # !ahb_slave_inst_areg_address_a12_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => ahb_slave_inst_areg_address_a13_a_areg0,
	datac => ahb_slave_inst_areg_address_a12_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31557);

slaveregister_inst_ai_a31719_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a31719 = slaveregister_inst_ai_a31559 # slaveregister_inst_ai_a31558 # slaveregister_inst_ai_a34206 # slaveregister_inst_ai_a31557

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31559,
	datab => slaveregister_inst_ai_a31558,
	datac => slaveregister_inst_ai_a34206,
	datad => slaveregister_inst_ai_a31557,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a31719);

slaveregister_inst_ai_a34188_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34188 = slaveregister_inst_aMux_1455_a8 & ahb_slave_inst_areg_address_a12_a_areg0 & !ahb_slave_inst_areg_address_a18_a_areg0 & ahb_slave_inst_areg_address_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_1455_a8,
	datab => ahb_slave_inst_areg_address_a12_a_areg0,
	datac => ahb_slave_inst_areg_address_a18_a_areg0,
	datad => ahb_slave_inst_areg_address_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34188);

slaveregister_inst_ai_a34308_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34308 = (ahb_slave_inst_areg_address_a6_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0) & CASCADE(rtl_a12711)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	cascin => rtl_a12711,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34308);

slaveregister_inst_ai_a34223_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a34223 = !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a9_a & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a7_a & !ahb_slave_inst_areg_write_areg0 & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a7_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a34223);

slaveregister_inst_ai_a2831_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2831 = slaveregister_inst_areg_rdata_a16_a_areg0 & (ahb_slave_inst_areg_write_areg0 # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a6_a & slaveregister_inst_ai_a34223) # !slaveregister_inst_areg_rdata_a16_a_areg0 & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a6_a & slaveregister_inst_ai_a34223

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a16_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a6_a,
	datad => slaveregister_inst_ai_a34223,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2831);

slaveregister_inst_ai_a2837_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2837 = slaveregister_inst_areg_rdata_a16_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a16_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2837);

slaveregister_inst_ai_a855_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a855 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a16_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a855);

slaveregister_inst_acom_ctrl_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a16_a);

slaveregister_inst_ai_a2834_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2834 = slaveregister_inst_acom_ctrl_local_a16_a & (slaveregister_inst_areg_rdata_a16_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acom_ctrl_local_a16_a & slaveregister_inst_areg_rdata_a16_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a16_a,
	datac => slaveregister_inst_areg_rdata_a16_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2834);

slaveregister_inst_aMux_950_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_950_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a855 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2834

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a855,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2834,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_950_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_950_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_950_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_950_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2837 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_950_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a2831 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2831,
	datab => slaveregister_inst_ai_a2837,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_950_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_950_rtl_1_rtl_3_a1);

slaveregister_inst_acommand_3_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a16_a);

slaveregister_inst_ai_a2795_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2795 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a16_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2795);

slaveregister_inst_aMux_950_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_950_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a16_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_950_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_950_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_950_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_950_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a855 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_950_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a2795 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2795,
	datab => slaveregister_inst_ai_a855,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_950_rtl_1_rtl_2_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_950_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_2_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a16_a);

slaveregister_inst_ai_a2810_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2810 = slaveregister_inst_acommand_2_local_a16_a & (slaveregister_inst_areg_rdata_a16_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a16_a & slaveregister_inst_areg_rdata_a16_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a16_a,
	datab => slaveregister_inst_areg_rdata_a16_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2810);

slaveregister_inst_aMux_950_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_950_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2810) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a855

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2810,
	datad => slaveregister_inst_ai_a855,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_950_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_950_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_950_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_950_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a16_a_areg0,
	datad => slaveregister_inst_aMux_950_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_950_rtl_1_rtl_1_a8);

slaveregister_inst_acommand_1_local_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a16_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a16_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a16_a);

slaveregister_inst_ai_a2819_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2819 = slaveregister_inst_areg_rdata_a16_a_areg0 & (slaveregister_inst_acommand_1_local_a16_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a16_a_areg0 & slaveregister_inst_acommand_1_local_a16_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACAC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a16_a_areg0,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2819);

slaveregister_inst_ai_a2825_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2825 = slaveregister_inst_areg_rdata_a16_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a16_a) # !slaveregister_inst_areg_rdata_a16_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a16_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2825);

inst_flash_ADC_adone_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_flash_ADC_adone_areg0 = DFFE(!inst_flash_ADC_ai_a3 & (inst_flash_ADC_ai_a5 & inst_flash_ADC_aMEM_write_addr_a9_a # !inst_flash_ADC_ai_a5 & inst_flash_ADC_adone_areg0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2230",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_flash_ADC_aMEM_write_addr_a9_a,
	datab => inst_flash_ADC_ai_a3,
	datac => inst_flash_ADC_adone_areg0,
	datad => inst_flash_ADC_ai_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_flash_ADC_adone_areg0);

slaveregister_inst_ai_a2822_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2822 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a16_a_areg0 # !ahb_slave_inst_areg_write_areg0 & inst_flash_ADC_adone_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a16_a_areg0,
	datad => inst_flash_ADC_adone_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2822);

slaveregister_inst_aMux_950_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_950_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a2822) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2825 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2825,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2822,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_950_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_950_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_950_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_950_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a855 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_950_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2819

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a855,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2819,
	datad => slaveregister_inst_aMux_950_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_950_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_950_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_950_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_950_rtl_1_rtl_1_a8) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_950_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_950_rtl_1_rtl_1_a8,
	datad => slaveregister_inst_aMux_950_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_950_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_950_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_950_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_950_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_950_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_950_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_950_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_950_rtl_1_rtl_3_a1,
	datac => slaveregister_inst_aMux_950_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_950_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_950_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a22555_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22555 = timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a & (slaveregister_inst_ai_a34308 # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_950_rtl_1_rtl_4_a1) # !timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_950_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a16_a,
	datab => slaveregister_inst_ai_a34308,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_aMux_950_rtl_1_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22555);

slaveregister_inst_areg_rdata_a16_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a16_a_areg0 = DFFE(slaveregister_inst_areg_rdata_a16_a_areg0 & (slaveregister_inst_ai_a31719 # slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a22555) # !slaveregister_inst_areg_rdata_a16_a_areg0 & slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a22555, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a16_a_areg0,
	datab => slaveregister_inst_ai_a31719,
	datac => slaveregister_inst_ai_a34188,
	datad => slaveregister_inst_ai_a22555,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a16_a_areg0);

slaveregister_inst_ai_a854_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a854 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a17_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a854);

slaveregister_inst_acommand_1_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a17_a);

slaveregister_inst_ai_a2876_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2876 = slaveregister_inst_acommand_1_local_a17_a & (slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_1_local_a17_a & slaveregister_inst_areg_rdata_a17_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a17_a,
	datac => slaveregister_inst_areg_rdata_a17_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2876);

slaveregister_inst_ai_a2882_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2882 = slaveregister_inst_acommand_0_local_a17_a & (slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_0_local_a17_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_0_local_a17_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a17_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2882);

slaveregister_inst_aMux_949_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_949_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a854 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2882 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a854,
	datac => slaveregister_inst_ai_a2882,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_949_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_949_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_949_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_949_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a854 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_949_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2876

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a854,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2876,
	datad => slaveregister_inst_aMux_949_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_949_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_3_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a17_a);

slaveregister_inst_ai_a2864_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2864 = slaveregister_inst_areg_rdata_a17_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a17_a) # !slaveregister_inst_areg_rdata_a17_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a17_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2864);

slaveregister_inst_aMux_949_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_949_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a17_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_949_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_949_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_949_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_949_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a854 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_949_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2864

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a854,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2864,
	datad => slaveregister_inst_aMux_949_rtl_1_rtl_2_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_949_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_949_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_949_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_949_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_949_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_949_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_949_rtl_1_rtl_2_a1,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_949_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a17_a);

slaveregister_inst_ai_a2891_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2891 = slaveregister_inst_acom_ctrl_local_a17_a & (slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acom_ctrl_local_a17_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a17_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a17_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2891);

slaveregister_inst_aMux_949_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_949_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a854 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a2891

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a854,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2891,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_949_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a2888_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2888 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_write_areg0 & dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a9_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_a_a00031_asr_a0_a_a9_a,
	datad => slaveregister_inst_areg_rdata_a17_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2888);

slaveregister_inst_ai_a2894_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2894 = slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a17_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2894);

slaveregister_inst_aMux_949_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_949_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_949_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a2894 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_949_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a2888 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_949_rtl_1_rtl_3_a0,
	datab => slaveregister_inst_ai_a2888,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2894,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_949_rtl_1_rtl_3_a1);

slaveregister_inst_acommand_2_local_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a17_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a17_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a17_a);

slaveregister_inst_ai_a2855_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2855 = slaveregister_inst_acommand_2_local_a17_a & (slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a17_a & slaveregister_inst_areg_rdata_a17_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_2_local_a17_a,
	datac => slaveregister_inst_areg_rdata_a17_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2855);

slaveregister_inst_aMux_949_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_949_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2855) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a854 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a854,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2855,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_949_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_949_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_949_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a17_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_949_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_949_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a17_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_949_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_949_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_949_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_949_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_949_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_949_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_949_rtl_1_rtl_1_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_949_rtl_1_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_949_rtl_1_rtl_3_a1,
	datad => slaveregister_inst_aMux_949_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_949_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a22804_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a22804 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_949_rtl_1_rtl_4_a1 # slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a34308,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a17_a,
	datad => slaveregister_inst_aMux_949_rtl_1_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a22804);

slaveregister_inst_areg_rdata_a17_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a17_a_areg0 = DFFE(slaveregister_inst_ai_a31719 & (slaveregister_inst_areg_rdata_a17_a_areg0 # slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a22804) # !slaveregister_inst_ai_a31719 & slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a22804, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31719,
	datab => slaveregister_inst_areg_rdata_a17_a_areg0,
	datac => slaveregister_inst_ai_a34188,
	datad => slaveregister_inst_ai_a22804,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a17_a_areg0);

slaveregister_inst_aMux_948_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a18_a);

slaveregister_inst_ai_a2909_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2909 = slaveregister_inst_acommand_3_local_a18_a & (slaveregister_inst_areg_rdata_a18_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a18_a & slaveregister_inst_areg_rdata_a18_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a18_a,
	datab => slaveregister_inst_areg_rdata_a18_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2909);

slaveregister_inst_ai_a853_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a853 = slaveregister_inst_areg_rdata_a18_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a18_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a853);

slaveregister_inst_aMux_948_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_948_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a853 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_948_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2909

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_948_rtl_1_rtl_2_a8,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a2909,
	datad => slaveregister_inst_ai_a853,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a18_a);

slaveregister_inst_ai_a2939_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2939 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a18_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2939);

slaveregister_inst_aMux_948_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a853) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2939

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA44",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2939,
	datac => slaveregister_inst_ai_a853,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a18_a);

slaveregister_inst_ai_a2933_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2933 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DD88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a18_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2933);

slaveregister_inst_aMux_948_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_948_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a853 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_948_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a2933 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_948_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_ai_a2933,
	datac => slaveregister_inst_ai_a853,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_2_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a18_a);

slaveregister_inst_ai_a2924_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2924 = slaveregister_inst_areg_rdata_a18_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a18_a) # !slaveregister_inst_areg_rdata_a18_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a18_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a18_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2924);

slaveregister_inst_aMux_948_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a2924 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a853 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2924,
	datac => slaveregister_inst_ai_a853,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_948_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_948_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a18_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_aMux_948_rtl_1_rtl_1_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_948_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_948_rtl_1_rtl_1_a8) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_948_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_948_rtl_1_rtl_0_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_948_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_948_rtl_1_rtl_3_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_3_a9 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 # !ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_3_a9);

slaveregister_inst_acom_ctrl_local_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a18_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a18_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a18_a);

slaveregister_inst_aMux_948_rtl_1_rtl_3_a10_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_3_a10 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a18_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 $ !ahb_slave_inst_areg_address_a3_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F909",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a18_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_3_a10);

slaveregister_inst_aMux_948_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_3_a8 = slaveregister_inst_aMux_948_rtl_1_rtl_3_a9 & (slaveregister_inst_aMux_948_rtl_1_rtl_3_a10 # !slaveregister_inst_acom_ctrl_local_a18_a) # !slaveregister_inst_aMux_948_rtl_1_rtl_3_a9 & slaveregister_inst_acom_ctrl_local_a18_a & slaveregister_inst_aMux_948_rtl_1_rtl_3_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aMux_948_rtl_1_rtl_3_a9,
	datac => slaveregister_inst_acom_ctrl_local_a18_a,
	datad => slaveregister_inst_aMux_948_rtl_1_rtl_3_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_948_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_948_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_948_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_948_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_948_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_948_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_948_rtl_1_rtl_2_a1,
	datab => slaveregister_inst_aMux_948_rtl_1_rtl_4_a0,
	datac => slaveregister_inst_aMux_948_rtl_1_rtl_3_a8,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_948_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a23050_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23050 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_948_rtl_1_rtl_4_a1 # slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a34308,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a18_a,
	datad => slaveregister_inst_aMux_948_rtl_1_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23050);

slaveregister_inst_areg_rdata_a18_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a18_a_areg0 = DFFE(slaveregister_inst_ai_a31719 & (slaveregister_inst_areg_rdata_a18_a_areg0 # slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a23050) # !slaveregister_inst_ai_a31719 & slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a23050, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31719,
	datab => slaveregister_inst_areg_rdata_a18_a_areg0,
	datac => slaveregister_inst_ai_a34188,
	datad => slaveregister_inst_ai_a23050,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a18_a_areg0);

slaveregister_inst_ai_a852_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a852 = slaveregister_inst_areg_rdata_a19_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a19_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a852);

slaveregister_inst_acommand_2_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a19_a);

slaveregister_inst_ai_a2969_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2969 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acommand_2_local_a19_a,
	datac => slaveregister_inst_areg_rdata_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2969);

slaveregister_inst_aMux_947_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a2969) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a852 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a852,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a2969,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_947_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_947_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a19_a_areg0,
	datac => slaveregister_inst_aMux_947_rtl_1_rtl_1_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_1_a8);

slaveregister_inst_acom_ctrl_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a19_a);

slaveregister_inst_aMux_947_rtl_1_rtl_3_a10_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_3_a10 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 $ !ahb_slave_inst_areg_address_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F099",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_areg_rdata_a19_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_3_a10);

slaveregister_inst_aMux_947_rtl_1_rtl_3_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_3_a9 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F088",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_areg_rdata_a19_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_3_a9);

slaveregister_inst_aMux_947_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_3_a8 = slaveregister_inst_acom_ctrl_local_a19_a & slaveregister_inst_aMux_947_rtl_1_rtl_3_a10 # !slaveregister_inst_acom_ctrl_local_a19_a & slaveregister_inst_aMux_947_rtl_1_rtl_3_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acom_ctrl_local_a19_a,
	datac => slaveregister_inst_aMux_947_rtl_1_rtl_3_a10,
	datad => slaveregister_inst_aMux_947_rtl_1_rtl_3_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_3_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a19_a);

slaveregister_inst_ai_a2978_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2978 = slaveregister_inst_acommand_3_local_a19_a & (slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a19_a & slaveregister_inst_areg_rdata_a19_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a19_a,
	datab => slaveregister_inst_areg_rdata_a19_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2978);

slaveregister_inst_aMux_947_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a19_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a19_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_947_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_947_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a852 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_947_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2978

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a2978,
	datac => slaveregister_inst_aMux_947_rtl_1_rtl_2_a8,
	datad => slaveregister_inst_ai_a852,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a19_a);

slaveregister_inst_ai_a2990_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2990 = slaveregister_inst_acommand_1_local_a19_a & (slaveregister_inst_areg_rdata_a19_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_1_local_a19_a & slaveregister_inst_areg_rdata_a19_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a19_a,
	datab => slaveregister_inst_areg_rdata_a19_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2990);

slaveregister_inst_acommand_0_local_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a19_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a19_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a19_a);

slaveregister_inst_ai_a2996_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a2996 = slaveregister_inst_areg_rdata_a19_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a19_a) # !slaveregister_inst_areg_rdata_a19_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a19_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a2996);

slaveregister_inst_aMux_947_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a852) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a2996

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a852,
	datac => slaveregister_inst_ai_a2996,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_947_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_947_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a852 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_947_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a2990 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a2990,
	datab => slaveregister_inst_ai_a852,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_947_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_947_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_947_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_947_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_947_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_947_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_947_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_947_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_947_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_947_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_947_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_947_rtl_1_rtl_1_a8 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_947_rtl_1_rtl_1_a8,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_947_rtl_1_rtl_3_a8,
	datad => slaveregister_inst_aMux_947_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_947_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a23296_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23296 = slaveregister_inst_aMux_947_rtl_1_rtl_4_a1 & (slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_947_rtl_1_rtl_4_a1 & slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_947_rtl_1_rtl_4_a1,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_ai_a34308,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a19_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23296);

slaveregister_inst_areg_rdata_a19_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a19_a_areg0 = DFFE(slaveregister_inst_ai_a34188 & (slaveregister_inst_ai_a23296 # slaveregister_inst_ai_a31719 & slaveregister_inst_areg_rdata_a19_a_areg0) # !slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a31719 & slaveregister_inst_areg_rdata_a19_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34188,
	datab => slaveregister_inst_ai_a31719,
	datac => slaveregister_inst_areg_rdata_a19_a_areg0,
	datad => slaveregister_inst_ai_a23296,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a19_a_areg0);

slaveregister_inst_ai_a851_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a851 = slaveregister_inst_areg_rdata_a20_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a20_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a851);

slaveregister_inst_acommand_2_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a20_a);

slaveregister_inst_ai_a3038_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3038 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a20_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3038);

slaveregister_inst_aMux_946_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_946_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3038) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a851

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a851,
	datad => slaveregister_inst_ai_a3038,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_946_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_946_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_946_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_946_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a20_a_areg0,
	datad => slaveregister_inst_aMux_946_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_946_rtl_1_rtl_1_a8);

slaveregister_inst_acommand_0_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a20_a);

slaveregister_inst_ai_a3053_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3053 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a20_a_areg0,
	datac => slaveregister_inst_acommand_0_local_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3053);

slaveregister_inst_aMux_946_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_946_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a851) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3053

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a851,
	datac => slaveregister_inst_ai_a3053,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_946_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a20_a);

slaveregister_inst_ai_a3047_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3047 = slaveregister_inst_areg_rdata_a20_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a20_a) # !slaveregister_inst_areg_rdata_a20_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a20_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3047);

slaveregister_inst_aMux_946_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_946_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_946_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a851 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_946_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a3047 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_946_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_ai_a3047,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a851,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_946_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_946_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_946_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_946_rtl_1_rtl_1_a8) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_946_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_946_rtl_1_rtl_1_a8,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_946_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_946_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_3_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a20_a);

slaveregister_inst_ai_a3023_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3023 = slaveregister_inst_acommand_3_local_a20_a & (slaveregister_inst_areg_rdata_a20_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a20_a & slaveregister_inst_areg_rdata_a20_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a20_a,
	datab => slaveregister_inst_areg_rdata_a20_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3023);

slaveregister_inst_aMux_946_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_946_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a20_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA40",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a20_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_946_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_946_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_946_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_946_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a851 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_946_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3023 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3023,
	datab => slaveregister_inst_ai_a851,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_aMux_946_rtl_1_rtl_2_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_946_rtl_1_rtl_2_a1);

slaveregister_inst_acom_ctrl_local_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a20_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a20_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a20_a);

slaveregister_inst_ai_a3062_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3062 = slaveregister_inst_areg_rdata_a20_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a20_a) # !slaveregister_inst_areg_rdata_a20_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a20_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3062);

slaveregister_inst_aMux_946_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_946_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a851 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3062 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3062,
	datab => slaveregister_inst_ai_a851,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_946_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a3065_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3065 = slaveregister_inst_areg_rdata_a20_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a20_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3065);

slaveregister_inst_ai_a3059_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3059 = slaveregister_inst_areg_rdata_a20_a_areg0 & (ahb_slave_inst_areg_write_areg0 # !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty) # !slaveregister_inst_areg_rdata_a20_a_areg0 & !ahb_slave_inst_areg_write_areg0 & !dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8B8B",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a20_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => dcom_inst_aDC_Tx_chan_04_ainst3_adcfifo_component_aread_state_ab_non_empty,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3059);

slaveregister_inst_aMux_946_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_946_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_946_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a3065 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_946_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3059

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_946_rtl_1_rtl_3_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3065,
	datad => slaveregister_inst_ai_a3059,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_946_rtl_1_rtl_3_a1);

slaveregister_inst_aMux_946_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_946_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_946_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_946_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_946_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_946_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_946_rtl_1_rtl_4_a0,
	datac => slaveregister_inst_aMux_946_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_946_rtl_1_rtl_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_946_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a23545_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23545 = slaveregister_inst_aMux_946_rtl_1_rtl_4_a1 & (slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_946_rtl_1_rtl_4_a1 & slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_946_rtl_1_rtl_4_a1,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_ai_a34308,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23545);

slaveregister_inst_areg_rdata_a20_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a20_a_areg0 = DFFE(slaveregister_inst_ai_a34188 & (slaveregister_inst_ai_a23545 # slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_ai_a31719) # !slaveregister_inst_ai_a34188 & slaveregister_inst_areg_rdata_a20_a_areg0 & slaveregister_inst_ai_a31719, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34188,
	datab => slaveregister_inst_areg_rdata_a20_a_areg0,
	datac => slaveregister_inst_ai_a31719,
	datad => slaveregister_inst_ai_a23545,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a20_a_areg0);

slaveregister_inst_ai_a850_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a850 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a21_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a850);

slaveregister_inst_acommand_0_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a21_a);

slaveregister_inst_ai_a3110_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3110 = slaveregister_inst_areg_rdata_a21_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a21_a) # !slaveregister_inst_areg_rdata_a21_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a21_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3110);

slaveregister_inst_aMux_945_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a850 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3110

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a850,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3110,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a21_a);

slaveregister_inst_ai_a3104_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3104 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a21_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3104);

slaveregister_inst_aMux_945_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_945_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a850 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_945_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3104

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BCB0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a850,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_945_rtl_1_rtl_0_a0,
	datad => slaveregister_inst_ai_a3104,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_3_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a21_a);

slaveregister_inst_ai_a3092_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3092 = slaveregister_inst_areg_rdata_a21_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a21_a) # !slaveregister_inst_areg_rdata_a21_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a21_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3092);

slaveregister_inst_aMux_945_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a21_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_945_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_945_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a850 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_945_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3092 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3092,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a850,
	datad => slaveregister_inst_aMux_945_rtl_1_rtl_2_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_945_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_945_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_945_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_945_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_945_rtl_1_rtl_2_a1,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_2_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a21_a);

slaveregister_inst_ai_a3083_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3083 = slaveregister_inst_areg_rdata_a21_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a21_a) # !slaveregister_inst_areg_rdata_a21_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a21_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3083);

slaveregister_inst_aMux_945_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3083) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a850 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a850,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3083,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_945_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_945_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a21_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_945_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_945_rtl_1_rtl_3_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_3_a9 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 # !ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_areg_rdata_a21_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_3_a9);

slaveregister_inst_aMux_945_rtl_1_rtl_3_a10_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_3_a10 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a21_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 $ !ahb_slave_inst_areg_address_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4B1",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_areg_rdata_a21_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_3_a10);

slaveregister_inst_acom_ctrl_local_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a21_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a21_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a21_a);

slaveregister_inst_aMux_945_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_3_a8 = slaveregister_inst_aMux_945_rtl_1_rtl_3_a9 & (slaveregister_inst_aMux_945_rtl_1_rtl_3_a10 # !slaveregister_inst_acom_ctrl_local_a21_a) # !slaveregister_inst_aMux_945_rtl_1_rtl_3_a9 & slaveregister_inst_aMux_945_rtl_1_rtl_3_a10 & slaveregister_inst_acom_ctrl_local_a21_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_945_rtl_1_rtl_3_a9,
	datac => slaveregister_inst_aMux_945_rtl_1_rtl_3_a10,
	datad => slaveregister_inst_acom_ctrl_local_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_3_a8);

slaveregister_inst_aMux_945_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_945_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_945_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_945_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_945_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_945_rtl_1_rtl_1_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA62",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_945_rtl_1_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_945_rtl_1_rtl_1_a8,
	datad => slaveregister_inst_aMux_945_rtl_1_rtl_3_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_945_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a23791_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a23791 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_945_rtl_1_rtl_4_a1 # slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_aMux_945_rtl_1_rtl_4_a1,
	datac => slaveregister_inst_ai_a34308,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a21_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a23791);

slaveregister_inst_areg_rdata_a21_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a21_a_areg0 = DFFE(slaveregister_inst_ai_a34188 & (slaveregister_inst_ai_a23791 # slaveregister_inst_areg_rdata_a21_a_areg0 & slaveregister_inst_ai_a31719) # !slaveregister_inst_ai_a34188 & slaveregister_inst_areg_rdata_a21_a_areg0 & slaveregister_inst_ai_a31719, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34188,
	datab => slaveregister_inst_areg_rdata_a21_a_areg0,
	datac => slaveregister_inst_ai_a31719,
	datad => slaveregister_inst_ai_a23791,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a21_a_areg0);

slaveregister_inst_aMux_944_rtl_1_rtl_3_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_3_a9 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0 # !ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a22_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_3_a9);

slaveregister_inst_aMux_944_rtl_1_rtl_3_a10_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_3_a10 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 $ !ahb_slave_inst_areg_address_a3_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F909",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a22_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_3_a10);

slaveregister_inst_acom_ctrl_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a22_a);

slaveregister_inst_aMux_944_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_3_a8 = slaveregister_inst_aMux_944_rtl_1_rtl_3_a9 & (slaveregister_inst_aMux_944_rtl_1_rtl_3_a10 # !slaveregister_inst_acom_ctrl_local_a22_a) # !slaveregister_inst_aMux_944_rtl_1_rtl_3_a9 & slaveregister_inst_aMux_944_rtl_1_rtl_3_a10 & slaveregister_inst_acom_ctrl_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aMux_944_rtl_1_rtl_3_a9,
	datac => slaveregister_inst_aMux_944_rtl_1_rtl_3_a10,
	datad => slaveregister_inst_acom_ctrl_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_3_a8);

slaveregister_inst_ai_a849_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a849 = slaveregister_inst_areg_rdata_a22_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a22_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a849);

slaveregister_inst_acommand_1_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a22_a);

slaveregister_inst_ai_a3161_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3161 = slaveregister_inst_areg_rdata_a22_a_areg0 & (slaveregister_inst_acommand_1_local_a22_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a22_a_areg0 & slaveregister_inst_acommand_1_local_a22_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => slaveregister_inst_acommand_1_local_a22_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3161);

slaveregister_inst_acommand_0_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a22_a);

slaveregister_inst_ai_a3167_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3167 = slaveregister_inst_areg_rdata_a22_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a22_a) # !slaveregister_inst_areg_rdata_a22_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3167);

slaveregister_inst_aMux_944_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a849 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3167

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a849,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3167,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_944_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_944_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a849 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_944_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3161

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a849,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3161,
	datad => slaveregister_inst_aMux_944_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_2_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a22_a);

slaveregister_inst_ai_a3152_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3152 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a22_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3152);

slaveregister_inst_aMux_944_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3152) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a849

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a3152,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a849,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_944_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_944_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_944_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_944_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_944_rtl_1_rtl_1_a8) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_944_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_944_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_944_rtl_1_rtl_1_a8,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_3_local_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a22_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a22_a);

slaveregister_inst_ai_a3137_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3137 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a22_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3137);

slaveregister_inst_aMux_944_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a22_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_944_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_944_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a849 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_944_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3137

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a3137,
	datac => slaveregister_inst_aMux_944_rtl_1_rtl_2_a8,
	datad => slaveregister_inst_ai_a849,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_944_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_944_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_944_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_944_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_944_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_944_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_944_rtl_1_rtl_3_a8,
	datac => slaveregister_inst_aMux_944_rtl_1_rtl_4_a0,
	datad => slaveregister_inst_aMux_944_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_944_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a24037_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24037 = slaveregister_inst_ai_a34308 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a # slaveregister_inst_aMux_944_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a34308 & slaveregister_inst_aMux_944_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34308,
	datab => slaveregister_inst_aMux_944_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24037);

slaveregister_inst_areg_rdata_a22_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a22_a_areg0 = DFFE(slaveregister_inst_ai_a31719 & (slaveregister_inst_areg_rdata_a22_a_areg0 # slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a24037) # !slaveregister_inst_ai_a31719 & slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a24037, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31719,
	datab => slaveregister_inst_areg_rdata_a22_a_areg0,
	datac => slaveregister_inst_ai_a34188,
	datad => slaveregister_inst_ai_a24037,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a22_a_areg0);

slaveregister_inst_aMux_943_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a23_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a23_a);

slaveregister_inst_ai_a3206_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3206 = slaveregister_inst_acommand_3_local_a23_a & (slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a23_a & slaveregister_inst_areg_rdata_a23_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a23_a,
	datab => slaveregister_inst_areg_rdata_a23_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3206);

slaveregister_inst_ai_a848_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a848 = slaveregister_inst_areg_rdata_a23_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a23_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a848);

slaveregister_inst_aMux_943_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_943_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a848 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_943_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3206

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC64",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_aMux_943_rtl_1_rtl_2_a8,
	datac => slaveregister_inst_ai_a3206,
	datad => slaveregister_inst_ai_a848,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_1_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a23_a);

slaveregister_inst_ai_a3218_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3218 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a23_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3218);

slaveregister_inst_acommand_0_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a23_a);

slaveregister_inst_ai_a3224_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3224 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a23_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3224);

slaveregister_inst_aMux_943_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a848) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3224

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a848,
	datad => slaveregister_inst_ai_a3224,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_943_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_943_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a848 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_943_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a3218 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3218,
	datab => slaveregister_inst_aMux_943_rtl_1_rtl_0_a0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a848,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_943_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_943_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_943_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E3E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_943_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_943_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_943_rtl_1_rtl_3_a9_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_3_a9 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0 & ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a23_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_3_a9);

slaveregister_inst_acom_ctrl_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a23_a);

slaveregister_inst_aMux_943_rtl_1_rtl_3_a10_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_3_a10 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 $ !ahb_slave_inst_areg_address_a2_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2D1",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a23_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_3_a10);

slaveregister_inst_aMux_943_rtl_1_rtl_3_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_3_a8 = slaveregister_inst_aMux_943_rtl_1_rtl_3_a9 & (slaveregister_inst_aMux_943_rtl_1_rtl_3_a10 # !slaveregister_inst_acom_ctrl_local_a23_a) # !slaveregister_inst_aMux_943_rtl_1_rtl_3_a9 & slaveregister_inst_acom_ctrl_local_a23_a & slaveregister_inst_aMux_943_rtl_1_rtl_3_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_aMux_943_rtl_1_rtl_3_a9,
	datac => slaveregister_inst_acom_ctrl_local_a23_a,
	datad => slaveregister_inst_aMux_943_rtl_1_rtl_3_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_3_a8);

slaveregister_inst_acommand_2_local_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a23_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a23_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a23_a);

slaveregister_inst_ai_a3197_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3197 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a23_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a23_a_areg0,
	datad => slaveregister_inst_acommand_2_local_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3197);

slaveregister_inst_aMux_943_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3197) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a848

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a3197,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a848,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_943_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a23_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_943_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a23_a_areg0,
	datad => slaveregister_inst_aMux_943_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_943_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_943_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_943_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_943_rtl_1_rtl_3_a8 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_943_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_943_rtl_1_rtl_1_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_943_rtl_1_rtl_4_a0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_943_rtl_1_rtl_3_a8,
	datad => slaveregister_inst_aMux_943_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_943_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a24283_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24283 = slaveregister_inst_ai_a34308 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_943_rtl_1_rtl_4_a1) # !slaveregister_inst_ai_a34308 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_943_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34308,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_943_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a23_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24283);

slaveregister_inst_areg_rdata_a23_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a23_a_areg0 = DFFE(slaveregister_inst_ai_a31719 & (slaveregister_inst_areg_rdata_a23_a_areg0 # slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a24283) # !slaveregister_inst_ai_a31719 & slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a24283, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31719,
	datab => slaveregister_inst_ai_a34188,
	datac => slaveregister_inst_areg_rdata_a23_a_areg0,
	datad => slaveregister_inst_ai_a24283,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a23_a_areg0);

slaveregister_inst_ai_a847_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a847 = slaveregister_inst_areg_rdata_a24_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a24_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a847);

slaveregister_inst_acommand_2_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a24_a);

slaveregister_inst_ai_a3266_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3266 = slaveregister_inst_acommand_2_local_a24_a & (slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a24_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a24_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3266);

slaveregister_inst_aMux_942_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_942_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3266) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a847 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a847,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3266,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_942_rtl_1_rtl_1_a0);

FL_ATTN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FL_ATTN,
	combout => FL_ATTN_acombout);

slaveregister_inst_ai_a3272_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3272 = FL_ATTN_acombout & (slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !FL_ATTN_acombout & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => FL_ATTN_acombout,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3272);

slaveregister_inst_aMux_942_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_942_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_942_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3272 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_942_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a847 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a847,
	datab => slaveregister_inst_aMux_942_rtl_1_rtl_1_a0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3272,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_942_rtl_1_rtl_1_a1);

slaveregister_inst_acommand_1_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a24_a);

slaveregister_inst_ai_a3275_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3275 = slaveregister_inst_acommand_1_local_a24_a & (slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_1_local_a24_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_acommand_1_local_a24_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a24_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3275);

slaveregister_inst_acommand_0_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a24_a);

slaveregister_inst_ai_a3281_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3281 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_0_local_a24_a,
	datad => slaveregister_inst_areg_rdata_a24_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3281);

slaveregister_inst_aMux_942_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_942_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a847 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3281 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3281,
	datab => slaveregister_inst_ai_a847,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_942_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_942_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_942_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_942_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a847 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_942_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a3275 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F838",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3275,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_aMux_942_rtl_1_rtl_0_a0,
	datad => slaveregister_inst_ai_a847,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_942_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_942_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_942_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_942_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_942_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D9C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_942_rtl_1_rtl_1_a1,
	datad => slaveregister_inst_aMux_942_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_942_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_942_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_942_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ACA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a24_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_942_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a24_a);

slaveregister_inst_ai_a3251_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3251 = slaveregister_inst_acommand_3_local_a24_a & (slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a24_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a24_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3251);

slaveregister_inst_aMux_942_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_942_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_942_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a847 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_942_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3251

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a847,
	datac => slaveregister_inst_aMux_942_rtl_1_rtl_2_a8,
	datad => slaveregister_inst_ai_a3251,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_942_rtl_1_rtl_2_a1);

slaveregister_inst_acom_ctrl_local_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a24_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a24_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a24_a);

slaveregister_inst_ai_a3290_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3290 = slaveregister_inst_areg_rdata_a24_a_areg0 & (slaveregister_inst_acom_ctrl_local_a24_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_acom_ctrl_local_a24_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a24_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a24_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3290);

slaveregister_inst_aMux_942_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_942_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a847 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3290

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a847,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3290,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_942_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a3293_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3293 = slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3293);

ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a0_a,
	cout => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

slaveregister_inst_ai_a3287_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3287 = ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a0_a & (slaveregister_inst_areg_rdata_a24_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a0_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a24_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a0_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a24_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3287);

slaveregister_inst_aMux_942_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_942_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_942_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a3293 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_942_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3287

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_942_rtl_1_rtl_3_a0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3293,
	datad => slaveregister_inst_ai_a3287,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_942_rtl_1_rtl_3_a1);

slaveregister_inst_aMux_942_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_942_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_942_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_942_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_942_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_942_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_942_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_942_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a5_a_areg0,
	datad => slaveregister_inst_aMux_942_rtl_1_rtl_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_942_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a24537_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24537 = ahb_slave_inst_areg_address_a6_a_areg0 & rtl_a12703 & !ahb_slave_inst_areg_address_a2_a_areg0 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => rtl_a12703,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24537);

slaveregister_inst_ai_a24542_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24542 = slaveregister_inst_ai_a34188 & (slaveregister_inst_ai_a24537 # slaveregister_inst_aMux_942_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34188,
	datab => slaveregister_inst_aMux_942_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => slaveregister_inst_ai_a24537,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24542);

slaveregister_inst_areg_rdata_a24_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a24_a_areg0 = DFFE(slaveregister_inst_ai_a24542 # slaveregister_inst_areg_rdata_a24_a_areg0 & slaveregister_inst_ai_a31719, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a24_a_areg0,
	datac => slaveregister_inst_ai_a31719,
	datad => slaveregister_inst_ai_a24542,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a24_a_areg0);

slaveregister_inst_ai_a846_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a846 = slaveregister_inst_areg_rdata_a25_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a846);

slaveregister_inst_acommand_2_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a25_a);

slaveregister_inst_ai_a3311_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3311 = slaveregister_inst_acommand_2_local_a25_a & (slaveregister_inst_areg_rdata_a25_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a25_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a25_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a25_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3311);

slaveregister_inst_aMux_941_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_941_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3311) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a846

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a846,
	datad => slaveregister_inst_ai_a3311,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_941_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_941_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_941_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_941_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => slaveregister_inst_aMux_941_rtl_1_rtl_1_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_941_rtl_1_rtl_1_a8);

ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a1_a $ ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	cout => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

slaveregister_inst_ai_a3344_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3344 = slaveregister_inst_areg_rdata_a25_a_areg0 & (ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a1_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a25_a_areg0 & ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a1_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a1_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3344);

slaveregister_inst_ai_a3350_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3350 = slaveregister_inst_areg_rdata_a25_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_areg_rdata_a25_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3350);

slaveregister_inst_acom_ctrl_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a25_a);

slaveregister_inst_ai_a3347_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3347 = slaveregister_inst_acom_ctrl_local_a25_a & (slaveregister_inst_areg_rdata_a25_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acom_ctrl_local_a25_a & slaveregister_inst_areg_rdata_a25_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a25_a,
	datac => slaveregister_inst_areg_rdata_a25_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3347);

slaveregister_inst_aMux_941_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_941_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a846) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3347

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B9A8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a846,
	datad => slaveregister_inst_ai_a3347,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_941_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_941_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_941_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_941_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a3350 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_941_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a3344 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3344,
	datab => slaveregister_inst_ai_a3350,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_941_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_941_rtl_1_rtl_3_a1);

slaveregister_inst_aMux_941_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_941_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_941_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a25_a);

slaveregister_inst_ai_a3320_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3320 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a25_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a25_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3320);

slaveregister_inst_aMux_941_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_941_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_941_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a846 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_941_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3320

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a846,
	datab => slaveregister_inst_aMux_941_rtl_1_rtl_2_a8,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3320,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_941_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a25_a);

slaveregister_inst_ai_a3338_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3338 = slaveregister_inst_areg_rdata_a25_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a25_a) # !slaveregister_inst_areg_rdata_a25_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3338);

slaveregister_inst_aMux_941_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_941_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a846 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3338

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a846,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3338,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_941_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a25_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a25_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a25_a);

slaveregister_inst_ai_a3332_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3332 = slaveregister_inst_areg_rdata_a25_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a25_a) # !slaveregister_inst_areg_rdata_a25_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3332);

slaveregister_inst_aMux_941_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_941_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_941_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a846 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_941_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3332

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a846,
	datac => slaveregister_inst_aMux_941_rtl_1_rtl_0_a0,
	datad => slaveregister_inst_ai_a3332,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_941_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_941_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_941_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_941_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_941_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_941_rtl_1_rtl_2_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_941_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_941_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_941_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_941_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_941_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_941_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_941_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_941_rtl_1_rtl_1_a8 & ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_941_rtl_1_rtl_1_a8,
	datab => slaveregister_inst_aMux_941_rtl_1_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_941_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_941_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a24784_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a24784 = slaveregister_inst_aMux_941_rtl_1_rtl_4_a1 & (slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a # !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_aMux_941_rtl_1_rtl_4_a1 & slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F222",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_941_rtl_1_rtl_4_a1,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_ai_a34308,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a25_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a24784);

slaveregister_inst_areg_rdata_a25_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a25_a_areg0 = DFFE(slaveregister_inst_ai_a31719 & (slaveregister_inst_areg_rdata_a25_a_areg0 # slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a24784) # !slaveregister_inst_ai_a31719 & slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a24784, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31719,
	datab => slaveregister_inst_areg_rdata_a25_a_areg0,
	datac => slaveregister_inst_ai_a34188,
	datad => slaveregister_inst_ai_a24784,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a25_a_areg0);

ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a2_a = DFFE(ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a2_a $ !ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a2_a & !ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a2_a,
	cin => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a2_a,
	cout => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

slaveregister_inst_ai_a3401_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3401 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_write_areg0 & ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a26_a_areg0,
	datad => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3401);

slaveregister_inst_ai_a3407_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3407 = slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a26_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3407);

slaveregister_inst_ai_a845_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a845 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a26_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a845);

slaveregister_inst_acom_ctrl_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a26_a);

slaveregister_inst_ai_a3404_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3404 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a26_a_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3404);

slaveregister_inst_aMux_940_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_940_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a845) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3404

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a845,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3404,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_940_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_940_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_940_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_940_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a3407 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_940_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a3401 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3401,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3407,
	datad => slaveregister_inst_aMux_940_rtl_1_rtl_3_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_940_rtl_1_rtl_3_a1);

slaveregister_inst_acommand_2_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a26_a);

slaveregister_inst_ai_a3380_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3380 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_2_local_a26_a,
	datad => slaveregister_inst_areg_rdata_a26_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3380);

slaveregister_inst_aMux_940_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_940_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3380) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a845

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a3380,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a845,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_940_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_940_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_940_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_940_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E444",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_940_rtl_1_rtl_1_a0,
	datac => slaveregister_inst_areg_rdata_a26_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_940_rtl_1_rtl_1_a8);

slaveregister_inst_acommand_0_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a26_a);

slaveregister_inst_ai_a3395_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3395 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a26_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3395);

slaveregister_inst_aMux_940_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_940_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a845 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3395

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a845,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3395,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_940_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a26_a);

slaveregister_inst_ai_a3389_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3389 = slaveregister_inst_areg_rdata_a26_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a26_a) # !slaveregister_inst_areg_rdata_a26_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a26_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a26_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_1_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3389);

slaveregister_inst_aMux_940_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_940_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_940_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a845 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_940_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3389

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_940_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_ai_a845,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3389,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_940_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_940_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_940_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_940_rtl_1_rtl_1_a8) # !ahb_slave_inst_areg_address_a4_a_areg0 & !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_940_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_940_rtl_1_rtl_1_a8,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_940_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_940_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_940_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_940_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a26_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_areg_rdata_a26_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_940_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a26_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a26_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a26_a);

slaveregister_inst_ai_a3365_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3365 = slaveregister_inst_areg_rdata_a26_a_areg0 & (slaveregister_inst_acommand_3_local_a26_a # ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_areg_rdata_a26_a_areg0 & slaveregister_inst_acommand_3_local_a26_a & !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a26_a_areg0,
	datac => slaveregister_inst_acommand_3_local_a26_a,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3365);

slaveregister_inst_aMux_940_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_940_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_940_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a845 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_940_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3365

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a845,
	datab => slaveregister_inst_aMux_940_rtl_1_rtl_2_a8,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3365,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_940_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_940_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_940_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_940_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_940_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_940_rtl_1_rtl_4_a0 & slaveregister_inst_aMux_940_rtl_1_rtl_2_a1 & ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_940_rtl_1_rtl_3_a1,
	datab => slaveregister_inst_aMux_940_rtl_1_rtl_4_a0,
	datac => slaveregister_inst_aMux_940_rtl_1_rtl_2_a1,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_940_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a25033_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25033 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_940_rtl_1_rtl_4_a1 # slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a34308,
	datac => slaveregister_inst_aMux_940_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25033);

slaveregister_inst_areg_rdata_a26_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a26_a_areg0 = DFFE(slaveregister_inst_ai_a34188 & (slaveregister_inst_ai_a25033 # slaveregister_inst_areg_rdata_a26_a_areg0 & slaveregister_inst_ai_a31719) # !slaveregister_inst_ai_a34188 & slaveregister_inst_areg_rdata_a26_a_areg0 & slaveregister_inst_ai_a31719, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34188,
	datab => slaveregister_inst_areg_rdata_a26_a_areg0,
	datac => slaveregister_inst_ai_a31719,
	datad => slaveregister_inst_ai_a25033,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a26_a_areg0);

ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a3_a = DFFE(ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a3_a $ ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a3_a,
	cin => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a3_a,
	cout => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

slaveregister_inst_ai_a3458_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3458 = slaveregister_inst_areg_rdata_a27_a_areg0 & (ahb_slave_inst_areg_write_areg0 # ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a3_a) # !slaveregister_inst_areg_rdata_a27_a_areg0 & !ahb_slave_inst_areg_write_areg0 & ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3458);

slaveregister_inst_ai_a3464_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3464 = slaveregister_inst_areg_rdata_a27_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3464);

slaveregister_inst_acom_ctrl_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a27_a);

slaveregister_inst_ai_a3461_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3461 = slaveregister_inst_areg_rdata_a27_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acom_ctrl_local_a27_a) # !slaveregister_inst_areg_rdata_a27_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acom_ctrl_local_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3461);

slaveregister_inst_ai_a844_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a844 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a27_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a844);

slaveregister_inst_aMux_939_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_939_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a844) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3461 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3461,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a844,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_939_rtl_1_rtl_3_a0);

slaveregister_inst_aMux_939_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_939_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_939_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a3464 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_939_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a3458 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CAF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3458,
	datab => slaveregister_inst_ai_a3464,
	datac => slaveregister_inst_aMux_939_rtl_1_rtl_3_a0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_939_rtl_1_rtl_3_a1);

slaveregister_inst_acommand_1_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a27_a);

slaveregister_inst_ai_a3446_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3446 = slaveregister_inst_acommand_1_local_a27_a & (slaveregister_inst_areg_rdata_a27_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_1_local_a27_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a27_a,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a27_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3446);

slaveregister_inst_acommand_0_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a27_a);

slaveregister_inst_ai_a3452_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3452 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a27_a_areg0,
	datad => slaveregister_inst_acommand_0_local_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3452);

slaveregister_inst_aMux_939_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_939_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a844) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3452

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3452,
	datad => slaveregister_inst_ai_a844,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_939_rtl_1_rtl_0_a0);

slaveregister_inst_aMux_939_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_939_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_939_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a844 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_939_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3446

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a3446,
	datac => slaveregister_inst_ai_a844,
	datad => slaveregister_inst_aMux_939_rtl_1_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_939_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_3_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a27_a);

slaveregister_inst_ai_a3434_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3434 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a27_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a27_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a27_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3434);

slaveregister_inst_aMux_939_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_939_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_939_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_939_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_939_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_939_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a844 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_939_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3434

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F588",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a3434,
	datac => slaveregister_inst_ai_a844,
	datad => slaveregister_inst_aMux_939_rtl_1_rtl_2_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_939_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_939_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_939_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_939_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_939_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a4_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_939_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_939_rtl_1_rtl_2_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_939_rtl_1_rtl_4_a0);

slaveregister_inst_acommand_2_local_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a27_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a27_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a27_a);

slaveregister_inst_ai_a3425_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3425 = slaveregister_inst_acommand_2_local_a27_a & (slaveregister_inst_areg_rdata_a27_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a27_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a27_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a27_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3425);

slaveregister_inst_aMux_939_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_939_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a3425 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a844 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3425,
	datab => slaveregister_inst_ai_a844,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_939_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_939_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_939_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_areg_rdata_a27_a_areg0 & ahb_slave_inst_areg_write_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_939_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D580",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_areg_rdata_a27_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_aMux_939_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_939_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_939_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_939_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_939_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_939_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_939_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_939_rtl_1_rtl_1_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BC8C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_939_rtl_1_rtl_3_a1,
	datab => slaveregister_inst_aMux_939_rtl_1_rtl_4_a0,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_939_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_939_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a25282_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25282 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_939_rtl_1_rtl_4_a1 # slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a34308,
	datac => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a27_a,
	datad => slaveregister_inst_aMux_939_rtl_1_rtl_4_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25282);

slaveregister_inst_areg_rdata_a27_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a27_a_areg0 = DFFE(slaveregister_inst_ai_a34188 & (slaveregister_inst_ai_a25282 # slaveregister_inst_ai_a31719 & slaveregister_inst_areg_rdata_a27_a_areg0) # !slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a31719 & slaveregister_inst_areg_rdata_a27_a_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34188,
	datab => slaveregister_inst_ai_a31719,
	datac => slaveregister_inst_areg_rdata_a27_a_areg0,
	datad => slaveregister_inst_ai_a25282,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a27_a_areg0);

slaveregister_inst_ai_a843_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a843 = slaveregister_inst_areg_rdata_a28_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a843);

slaveregister_inst_aMux_938_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_938_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_areg_rdata_a28_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_938_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a28_a);

slaveregister_inst_ai_a3479_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3479 = slaveregister_inst_areg_rdata_a28_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_3_local_a28_a) # !slaveregister_inst_areg_rdata_a28_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_3_local_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3479);

slaveregister_inst_aMux_938_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_938_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_938_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a843 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_938_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3479

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a843,
	datac => slaveregister_inst_aMux_938_rtl_1_rtl_2_a8,
	datad => slaveregister_inst_ai_a3479,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_938_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a28_a);

slaveregister_inst_ai_a3509_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3509 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => slaveregister_inst_areg_rdata_a28_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3509);

slaveregister_inst_aMux_938_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_938_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a843 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3509 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAE4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a3509,
	datac => slaveregister_inst_ai_a843,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_938_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a28_a);

slaveregister_inst_ai_a3503_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3503 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acommand_1_local_a28_a,
	datac => slaveregister_inst_areg_rdata_a28_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3503);

slaveregister_inst_aMux_938_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_938_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_938_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a843 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_938_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3503

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6A2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_938_rtl_1_rtl_0_a0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a843,
	datad => slaveregister_inst_ai_a3503,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_938_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_2_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a28_a);

slaveregister_inst_ai_a3494_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3494 = slaveregister_inst_acommand_2_local_a28_a & (slaveregister_inst_areg_rdata_a28_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_2_local_a28_a & slaveregister_inst_areg_rdata_a28_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CACA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a28_a,
	datab => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3494);

slaveregister_inst_aMux_938_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_938_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3494) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a843 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEA4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a843,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3494,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_938_rtl_1_rtl_1_a0);

FL_TDO_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_FL_TDO,
	combout => FL_TDO_acombout);

slaveregister_inst_ai_a3500_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3500 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0 # !ahb_slave_inst_areg_write_areg0 & FL_TDO_acombout

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => FL_TDO_acombout,
	datad => slaveregister_inst_areg_rdata_a28_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3500);

slaveregister_inst_aMux_938_rtl_1_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_938_rtl_1_rtl_1_a1 = slaveregister_inst_aMux_938_rtl_1_rtl_1_a0 & (slaveregister_inst_ai_a3500 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_938_rtl_1_rtl_1_a0 & slaveregister_inst_ai_a843 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_938_rtl_1_rtl_1_a0,
	datab => slaveregister_inst_ai_a843,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3500,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_938_rtl_1_rtl_1_a1);

slaveregister_inst_aMux_938_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_938_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (ahb_slave_inst_areg_address_a5_a_areg0 # slaveregister_inst_aMux_938_rtl_1_rtl_1_a1) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_938_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC22",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_938_rtl_1_rtl_0_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_938_rtl_1_rtl_1_a1,
	datad => ahb_slave_inst_areg_address_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_938_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a28_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a28_a);

slaveregister_inst_ai_a3518_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3518 = slaveregister_inst_acom_ctrl_local_a28_a & (slaveregister_inst_areg_rdata_a28_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acom_ctrl_local_a28_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a28_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a28_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a28_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3518);

slaveregister_inst_aMux_938_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_938_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a843) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3518

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4A4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_ai_a3518,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a843,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_938_rtl_1_rtl_3_a0);

ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a4_a = DFFE(ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a4_a $ !ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a4_a & !ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a4_a,
	cin => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a4_a,
	cout => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

slaveregister_inst_ai_a3515_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3515 = slaveregister_inst_areg_rdata_a28_a_areg0 & (ahb_slave_inst_areg_write_areg0 # ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a4_a) # !slaveregister_inst_areg_rdata_a28_a_areg0 & !ahb_slave_inst_areg_write_areg0 & ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3515);

slaveregister_inst_ai_a3521_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3521 = slaveregister_inst_areg_rdata_a28_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFCF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3521);

slaveregister_inst_aMux_938_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_938_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_938_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a3521 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_938_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a3515 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA4A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_938_rtl_1_rtl_3_a0,
	datab => slaveregister_inst_ai_a3515,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3521,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_938_rtl_1_rtl_3_a1);

slaveregister_inst_aMux_938_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_938_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_938_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_938_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_938_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_938_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F858",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_938_rtl_1_rtl_2_a1,
	datac => slaveregister_inst_aMux_938_rtl_1_rtl_4_a0,
	datad => slaveregister_inst_aMux_938_rtl_1_rtl_3_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_938_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a25534_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25534 = slaveregister_inst_ai_a34308 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a # slaveregister_inst_aMux_938_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0) # !slaveregister_inst_ai_a34308 & slaveregister_inst_aMux_938_rtl_1_rtl_4_a1 & !ahb_slave_inst_areg_address_a6_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AE0C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34308,
	datab => slaveregister_inst_aMux_938_rtl_1_rtl_4_a1,
	datac => ahb_slave_inst_areg_address_a6_a_areg0,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25534);

slaveregister_inst_areg_rdata_a28_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a28_a_areg0 = DFFE(slaveregister_inst_ai_a34188 & (slaveregister_inst_ai_a25534 # slaveregister_inst_areg_rdata_a28_a_areg0 & slaveregister_inst_ai_a31719) # !slaveregister_inst_ai_a34188 & slaveregister_inst_areg_rdata_a28_a_areg0 & slaveregister_inst_ai_a31719, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34188,
	datab => slaveregister_inst_areg_rdata_a28_a_areg0,
	datac => slaveregister_inst_ai_a31719,
	datad => slaveregister_inst_ai_a25534,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a28_a_areg0);

slaveregister_inst_ai_a842_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a842 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a842);

slaveregister_inst_acommand_0_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a29_a);

slaveregister_inst_ai_a3566_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3566 = slaveregister_inst_areg_rdata_a29_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a29_a) # !slaveregister_inst_areg_rdata_a29_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a29_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3566);

slaveregister_inst_aMux_937_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_937_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a842) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3566

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3566,
	datad => slaveregister_inst_ai_a842,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_937_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a29_a);

slaveregister_inst_ai_a3560_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3560 = slaveregister_inst_areg_rdata_a29_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_1_local_a29_a) # !slaveregister_inst_areg_rdata_a29_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B8B8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a29_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_1_local_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3560);

slaveregister_inst_aMux_937_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_937_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_937_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a842 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_937_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3560

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a842,
	datac => slaveregister_inst_aMux_937_rtl_1_rtl_0_a0,
	datad => slaveregister_inst_ai_a3560,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_937_rtl_1_rtl_0_a1);

slaveregister_inst_acommand_3_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a29_a);

slaveregister_inst_ai_a3548_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3548 = slaveregister_inst_acommand_3_local_a29_a & (slaveregister_inst_areg_rdata_a29_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a29_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a29_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3548);

slaveregister_inst_aMux_937_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_937_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_937_rtl_1_rtl_2_a8);

slaveregister_inst_aMux_937_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_937_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_937_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a842 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_937_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3548 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F388",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3548,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a842,
	datad => slaveregister_inst_aMux_937_rtl_1_rtl_2_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_937_rtl_1_rtl_2_a1);

slaveregister_inst_aMux_937_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_937_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (ahb_slave_inst_areg_address_a4_a_areg0 # slaveregister_inst_aMux_937_rtl_1_rtl_2_a1) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_937_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => ahb_slave_inst_areg_address_a4_a_areg0,
	datac => slaveregister_inst_aMux_937_rtl_1_rtl_0_a1,
	datad => slaveregister_inst_aMux_937_rtl_1_rtl_2_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_937_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a29_a);

slaveregister_inst_ai_a3575_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3575 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4E4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_acom_ctrl_local_a29_a,
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3575);

slaveregister_inst_aMux_937_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_937_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a842) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3575 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2C2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3575,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a842,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_937_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a3578_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3578 = slaveregister_inst_areg_rdata_a29_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a29_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3578);

ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a5_a = DFFE(ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a5_a $ ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a5_a,
	cin => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a5_a,
	cout => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

slaveregister_inst_ai_a3572_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3572 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 # !ahb_slave_inst_areg_write_areg0 & ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	datad => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a5_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3572);

slaveregister_inst_aMux_937_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_937_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_937_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a3578 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_937_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3572

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6C4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a2_a_areg0,
	datab => slaveregister_inst_aMux_937_rtl_1_rtl_3_a0,
	datac => slaveregister_inst_ai_a3578,
	datad => slaveregister_inst_ai_a3572,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_937_rtl_1_rtl_3_a1);

slaveregister_inst_acommand_2_local_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a29_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a29_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a29_a);

slaveregister_inst_ai_a3539_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3539 = slaveregister_inst_areg_rdata_a29_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a29_a) # !slaveregister_inst_areg_rdata_a29_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a29_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a29_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3539);

slaveregister_inst_aMux_937_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_937_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a3539 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a842 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a842,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a3539,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_937_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_937_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_937_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a29_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_937_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B380",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_areg_rdata_a29_a_areg0,
	datad => slaveregister_inst_aMux_937_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_937_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_937_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_937_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_937_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_937_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_937_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_937_rtl_1_rtl_1_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_937_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_937_rtl_1_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_937_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_937_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a25783_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a25783 = slaveregister_inst_ai_a34308 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_937_rtl_1_rtl_4_a1) # !slaveregister_inst_ai_a34308 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_937_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34308,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_937_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a25783);

slaveregister_inst_areg_rdata_a29_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a29_a_areg0 = DFFE(slaveregister_inst_ai_a31719 & (slaveregister_inst_areg_rdata_a29_a_areg0 # slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a25783) # !slaveregister_inst_ai_a31719 & slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a25783, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31719,
	datab => slaveregister_inst_areg_rdata_a29_a_areg0,
	datac => slaveregister_inst_ai_a34188,
	datad => slaveregister_inst_ai_a25783,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a29_a_areg0);

slaveregister_inst_ai_a841_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a841 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_areg_rdata_a30_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a841);

slaveregister_inst_acom_ctrl_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a30_a);

slaveregister_inst_ai_a3632_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3632 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acom_ctrl_local_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a30_a_areg0,
	datac => slaveregister_inst_acom_ctrl_local_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3632);

slaveregister_inst_aMux_936_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_936_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a841 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3632

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CBC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a841,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3632,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_936_rtl_1_rtl_3_a0);

slaveregister_inst_ai_a3635_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3635 = slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5F5",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a30_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3635);

ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a6_a = DFFE(ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a6_a $ !ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)
-- ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a6_a & !ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a6_a,
	cin => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a6_a,
	cout => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

slaveregister_inst_ai_a3629_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3629 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0 & ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8D8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a30_a_areg0,
	datac => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3629);

slaveregister_inst_aMux_936_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_936_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_936_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a3635 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_936_rtl_1_rtl_3_a0 & ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3629

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_936_rtl_1_rtl_3_a0,
	datab => slaveregister_inst_ai_a3635,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3629,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_936_rtl_1_rtl_3_a1);

slaveregister_inst_aMux_936_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_936_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a30_a_areg0,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_936_rtl_1_rtl_2_a8);

slaveregister_inst_acommand_3_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a30_a);

slaveregister_inst_ai_a3593_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3593 = slaveregister_inst_acommand_3_local_a30_a & (slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acommand_3_local_a30_a & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E2E2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_3_local_a30_a,
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a30_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3593);

slaveregister_inst_aMux_936_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_936_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_936_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a841 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_936_rtl_1_rtl_2_a8 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3593

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => slaveregister_inst_ai_a841,
	datac => slaveregister_inst_aMux_936_rtl_1_rtl_2_a8,
	datad => slaveregister_inst_ai_a3593,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_936_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_2_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a30_a);

slaveregister_inst_ai_a3608_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3608 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_2_local_a30_a,
	datad => slaveregister_inst_areg_rdata_a30_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3608);

slaveregister_inst_aMux_936_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_936_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3608) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a841 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a841,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3608,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_936_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_936_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_936_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_936_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a30_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_936_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_936_rtl_1_rtl_1_a8);

slaveregister_inst_acommand_0_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a30_a);

slaveregister_inst_ai_a3623_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3623 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => slaveregister_inst_areg_rdata_a30_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3623);

slaveregister_inst_aMux_936_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_936_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (slaveregister_inst_ai_a841 # ahb_slave_inst_areg_address_a3_a_areg0) # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_ai_a3623 & !ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0CA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3623,
	datab => slaveregister_inst_ai_a841,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_936_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a30_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a30_a);

slaveregister_inst_ai_a3617_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3617 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a30_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a30_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3617);

slaveregister_inst_aMux_936_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_936_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_936_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a841 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_936_rtl_1_rtl_0_a0 & slaveregister_inst_ai_a3617 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_936_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_ai_a841,
	datac => slaveregister_inst_ai_a3617,
	datad => ahb_slave_inst_areg_address_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_936_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_936_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_936_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a4_a_areg0 & (slaveregister_inst_aMux_936_rtl_1_rtl_1_a8 # ahb_slave_inst_areg_address_a5_a_areg0) # !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_936_rtl_1_rtl_0_a1 & !ahb_slave_inst_areg_address_a5_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAD8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a4_a_areg0,
	datab => slaveregister_inst_aMux_936_rtl_1_rtl_1_a8,
	datac => slaveregister_inst_aMux_936_rtl_1_rtl_0_a1,
	datad => ahb_slave_inst_areg_address_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_936_rtl_1_rtl_4_a0);

slaveregister_inst_aMux_936_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_936_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_936_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_936_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a5_a_areg0) # !slaveregister_inst_aMux_936_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a5_a_areg0 & slaveregister_inst_aMux_936_rtl_1_rtl_2_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_936_rtl_1_rtl_3_a1,
	datab => ahb_slave_inst_areg_address_a5_a_areg0,
	datac => slaveregister_inst_aMux_936_rtl_1_rtl_2_a1,
	datad => slaveregister_inst_aMux_936_rtl_1_rtl_4_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_936_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a26032_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26032 = slaveregister_inst_ai_a34308 & (timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a # !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_936_rtl_1_rtl_4_a1) # !slaveregister_inst_ai_a34308 & !ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_aMux_936_rtl_1_rtl_4_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BA30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34308,
	datab => ahb_slave_inst_areg_address_a6_a_areg0,
	datac => slaveregister_inst_aMux_936_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26032);

slaveregister_inst_areg_rdata_a30_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a30_a_areg0 = DFFE(slaveregister_inst_ai_a31719 & (slaveregister_inst_areg_rdata_a30_a_areg0 # slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a26032) # !slaveregister_inst_ai_a31719 & slaveregister_inst_ai_a34188 & slaveregister_inst_ai_a26032, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a31719,
	datab => slaveregister_inst_areg_rdata_a30_a_areg0,
	datac => slaveregister_inst_ai_a34188,
	datad => slaveregister_inst_ai_a26032,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a30_a_areg0);

slaveregister_inst_acommand_3_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_3_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_3_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_3_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_3_local_a31_a);

slaveregister_inst_ai_a3662_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3662 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a31_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_3_local_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a31_a_areg0,
	datad => slaveregister_inst_acommand_3_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3662);

slaveregister_inst_aMux_935_rtl_1_rtl_2_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_935_rtl_1_rtl_2_a8 = ahb_slave_inst_areg_address_a3_a_areg0 & ahb_slave_inst_areg_address_a2_a_areg0 # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_areg_rdata_a31_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D888",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_areg_rdata_a31_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_935_rtl_1_rtl_2_a8);

slaveregister_inst_ai_a840_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a840 = slaveregister_inst_areg_rdata_a31_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a31_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a840);

slaveregister_inst_aMux_935_rtl_1_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_935_rtl_1_rtl_2_a1 = slaveregister_inst_aMux_935_rtl_1_rtl_2_a8 & (slaveregister_inst_ai_a840 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_935_rtl_1_rtl_2_a8 & slaveregister_inst_ai_a3662 & ahb_slave_inst_areg_address_a3_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3662,
	datab => slaveregister_inst_aMux_935_rtl_1_rtl_2_a8,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a840,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_935_rtl_1_rtl_2_a1);

slaveregister_inst_acommand_0_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_0_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a30_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a30_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_0_local_a31_a);

slaveregister_inst_ai_a3680_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3680 = slaveregister_inst_areg_rdata_a31_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_0_local_a31_a) # !slaveregister_inst_areg_rdata_a31_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_0_local_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a31_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_0_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3680);

slaveregister_inst_aMux_935_rtl_1_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_935_rtl_1_rtl_0_a0 = ahb_slave_inst_areg_address_a2_a_areg0 & (ahb_slave_inst_areg_address_a3_a_areg0 # slaveregister_inst_ai_a840) # !ahb_slave_inst_areg_address_a2_a_areg0 & !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3680

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC98",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a3_a_areg0,
	datab => ahb_slave_inst_areg_address_a2_a_areg0,
	datac => slaveregister_inst_ai_a3680,
	datad => slaveregister_inst_ai_a840,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_935_rtl_1_rtl_0_a0);

slaveregister_inst_acommand_1_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_1_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_1_local_a0_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_1_local_a0_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_1_local_a31_a);

slaveregister_inst_ai_a3674_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3674 = ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a31_a_areg0 # !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_1_local_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3C0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => ahb_slave_inst_areg_write_areg0,
	datac => slaveregister_inst_areg_rdata_a31_a_areg0,
	datad => slaveregister_inst_acommand_1_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3674);

slaveregister_inst_aMux_935_rtl_1_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_935_rtl_1_rtl_0_a1 = slaveregister_inst_aMux_935_rtl_1_rtl_0_a0 & (slaveregister_inst_ai_a840 # !ahb_slave_inst_areg_address_a3_a_areg0) # !slaveregister_inst_aMux_935_rtl_1_rtl_0_a0 & ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3674

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_935_rtl_1_rtl_0_a0,
	datab => slaveregister_inst_ai_a840,
	datac => ahb_slave_inst_areg_address_a3_a_areg0,
	datad => slaveregister_inst_ai_a3674,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_935_rtl_1_rtl_0_a1);

slaveregister_inst_aMux_935_rtl_1_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_935_rtl_1_rtl_4_a0 = ahb_slave_inst_areg_address_a5_a_areg0 & (slaveregister_inst_aMux_935_rtl_1_rtl_2_a1 # ahb_slave_inst_areg_address_a4_a_areg0) # !ahb_slave_inst_areg_address_a5_a_areg0 & !ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_935_rtl_1_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a5_a_areg0,
	datab => slaveregister_inst_aMux_935_rtl_1_rtl_2_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_935_rtl_1_rtl_0_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_935_rtl_1_rtl_4_a0);

slaveregister_inst_acom_ctrl_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acom_ctrl_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acom_ctrl_local_a3_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acom_ctrl_local_a3_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acom_ctrl_local_a31_a);

slaveregister_inst_ai_a3689_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3689 = slaveregister_inst_acom_ctrl_local_a31_a & (slaveregister_inst_areg_rdata_a31_a_areg0 # !ahb_slave_inst_areg_write_areg0) # !slaveregister_inst_acom_ctrl_local_a31_a & slaveregister_inst_areg_rdata_a31_a_areg0 & ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a31_a,
	datab => slaveregister_inst_areg_rdata_a31_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3689);

slaveregister_inst_aMux_935_rtl_1_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_935_rtl_1_rtl_3_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (slaveregister_inst_ai_a840 # ahb_slave_inst_areg_address_a2_a_areg0) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a3689 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCE2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a3689,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => slaveregister_inst_ai_a840,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_935_rtl_1_rtl_3_a0);

ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a7_a = DFFE(ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT $ ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a7_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a7_a,
	cin => ctrl_err_cnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => dcom_inst_aDC_Rx_chan_04_ainst25_ainst6_asreg_a13,
	devclrn => devclrn,
	devpor => devpor,
	regout => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a7_a);

slaveregister_inst_ai_a3686_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3686 = slaveregister_inst_areg_rdata_a31_a_areg0 & (ahb_slave_inst_areg_write_areg0 # ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a7_a) # !slaveregister_inst_areg_rdata_a31_a_areg0 & !ahb_slave_inst_areg_write_areg0 & ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a7_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_areg_rdata_a31_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => ctrl_err_cnt_rtl_0_awysi_counter_asload_path_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3686);

slaveregister_inst_ai_a3692_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3692 = slaveregister_inst_areg_rdata_a31_a_areg0 # !ahb_slave_inst_areg_write_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a31_a_areg0,
	datad => ahb_slave_inst_areg_write_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3692);

slaveregister_inst_aMux_935_rtl_1_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_935_rtl_1_rtl_3_a1 = slaveregister_inst_aMux_935_rtl_1_rtl_3_a0 & (slaveregister_inst_ai_a3692 # !ahb_slave_inst_areg_address_a2_a_areg0) # !slaveregister_inst_aMux_935_rtl_1_rtl_3_a0 & slaveregister_inst_ai_a3686 & ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_935_rtl_1_rtl_3_a0,
	datab => slaveregister_inst_ai_a3686,
	datac => slaveregister_inst_ai_a3692,
	datad => ahb_slave_inst_areg_address_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_935_rtl_1_rtl_3_a1);

slaveregister_inst_acommand_2_local_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_acommand_2_local_a31_a = DFFE(stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_2_local_a24_a_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => stripe_inst_alpm_instance_acore_aMASTERHWDATA_a31_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_2_local_a24_a_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_acommand_2_local_a31_a);

slaveregister_inst_ai_a3653_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a3653 = slaveregister_inst_areg_rdata_a31_a_areg0 & (ahb_slave_inst_areg_write_areg0 # slaveregister_inst_acommand_2_local_a31_a) # !slaveregister_inst_areg_rdata_a31_a_areg0 & !ahb_slave_inst_areg_write_areg0 & slaveregister_inst_acommand_2_local_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CFC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => slaveregister_inst_areg_rdata_a31_a_areg0,
	datac => ahb_slave_inst_areg_write_areg0,
	datad => slaveregister_inst_acommand_2_local_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a3653);

slaveregister_inst_aMux_935_rtl_1_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_935_rtl_1_rtl_1_a0 = ahb_slave_inst_areg_address_a3_a_areg0 & (ahb_slave_inst_areg_address_a2_a_areg0 # slaveregister_inst_ai_a3653) # !ahb_slave_inst_areg_address_a3_a_areg0 & slaveregister_inst_ai_a840 & !ahb_slave_inst_areg_address_a2_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEC2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a840,
	datab => ahb_slave_inst_areg_address_a3_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_ai_a3653,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_935_rtl_1_rtl_1_a0);

slaveregister_inst_aMux_935_rtl_1_rtl_1_a8_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_935_rtl_1_rtl_1_a8 = ahb_slave_inst_areg_address_a2_a_areg0 & ahb_slave_inst_areg_write_areg0 & slaveregister_inst_areg_rdata_a31_a_areg0 # !ahb_slave_inst_areg_address_a2_a_areg0 & slaveregister_inst_aMux_935_rtl_1_rtl_1_a0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8F80",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_write_areg0,
	datab => slaveregister_inst_areg_rdata_a31_a_areg0,
	datac => ahb_slave_inst_areg_address_a2_a_areg0,
	datad => slaveregister_inst_aMux_935_rtl_1_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_935_rtl_1_rtl_1_a8);

slaveregister_inst_aMux_935_rtl_1_rtl_4_a1_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_aMux_935_rtl_1_rtl_4_a1 = slaveregister_inst_aMux_935_rtl_1_rtl_4_a0 & (slaveregister_inst_aMux_935_rtl_1_rtl_3_a1 # !ahb_slave_inst_areg_address_a4_a_areg0) # !slaveregister_inst_aMux_935_rtl_1_rtl_4_a0 & ahb_slave_inst_areg_address_a4_a_areg0 & slaveregister_inst_aMux_935_rtl_1_rtl_1_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA8A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_aMux_935_rtl_1_rtl_4_a0,
	datab => slaveregister_inst_aMux_935_rtl_1_rtl_3_a1,
	datac => ahb_slave_inst_areg_address_a4_a_areg0,
	datad => slaveregister_inst_aMux_935_rtl_1_rtl_1_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_aMux_935_rtl_1_rtl_4_a1);

slaveregister_inst_ai_a26281_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_ai_a26281 = ahb_slave_inst_areg_address_a6_a_areg0 & slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a # !ahb_slave_inst_areg_address_a6_a_areg0 & (slaveregister_inst_aMux_935_rtl_1_rtl_4_a1 # slaveregister_inst_ai_a34308 & timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_areg_address_a6_a_areg0,
	datab => slaveregister_inst_ai_a34308,
	datac => slaveregister_inst_aMux_935_rtl_1_rtl_4_a1,
	datad => timer_inst_asystime_cnt_rtl_0_awysi_counter_asload_path_a31_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => slaveregister_inst_ai_a26281);

slaveregister_inst_areg_rdata_a31_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- slaveregister_inst_areg_rdata_a31_a_areg0 = DFFE(slaveregister_inst_ai_a34188 & (slaveregister_inst_ai_a26281 # slaveregister_inst_areg_rdata_a31_a_areg0 & slaveregister_inst_ai_a31719) # !slaveregister_inst_ai_a34188 & slaveregister_inst_areg_rdata_a31_a_areg0 & slaveregister_inst_ai_a31719, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , ahb_slave_inst_areg_enable_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_ai_a34188,
	datab => slaveregister_inst_areg_rdata_a31_a_areg0,
	datac => slaveregister_inst_ai_a31719,
	datad => slaveregister_inst_ai_a26281,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => ahb_slave_inst_areg_enable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => slaveregister_inst_areg_rdata_a31_a_areg0);

ahb_slave_inst_aSelect_619_a136_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_619_a136 = !ahb_slave_inst_aslave_state_a8 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a # stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datad => ahb_slave_inst_aslave_state_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_619_a136);

ahb_slave_inst_aSelect_619_a12_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_aSelect_619_a12 = ahb_slave_inst_amasterhresp_a0_a_areg0 & (stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a # !stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B0B0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a0_a,
	datab => stripe_inst_alpm_instance_acore_aMASTERHTRANS_a1_a,
	datac => ahb_slave_inst_amasterhresp_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => ahb_slave_inst_aSelect_619_a12);

ahb_slave_inst_amasterhresp_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- ahb_slave_inst_amasterhresp_a0_a_areg0 = DFFE(ahb_slave_inst_aslave_state_a11 # ahb_slave_inst_aSelect_619_a136 & (ahb_slave_inst_aSelect_619_a12 # !ahb_slave_inst_aslave_state_a662), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCF4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => ahb_slave_inst_aslave_state_a662,
	datab => ahb_slave_inst_aSelect_619_a136,
	datac => ahb_slave_inst_aslave_state_a11,
	datad => ahb_slave_inst_aSelect_619_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => ahb_slave_inst_amasterhresp_a0_a_areg0);

stripe_inst_alpm_instance_alcell_hresp0_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hresp0 = !ahb_slave_inst_amasterhresp_a0_a_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => ahb_slave_inst_amasterhresp_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hresp0);

stripe_inst_alpm_instance_alcell_hresp1_aI : apex20ke_lcell 
-- Equation(s):
-- stripe_inst_alpm_instance_alcell_hresp1 = VCC

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	combout => stripe_inst_alpm_instance_alcell_hresp1);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a534_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a534 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & (!dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "003F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a534);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a540_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a540 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a & (slaveregister_inst_acom_ctrl_local_a3_a # dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a534 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5551",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datac => slaveregister_inst_acom_ctrl_local_a3_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a534,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a540);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14 & (!dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16 # !dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "007F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst6_adata_val_areg,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a16,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst2_alpm_counter_component_awysi_counter_acout_a0,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4);

dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a866_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a866 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a866);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg = DFFE(dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a866 & dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a825 & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !RST_kalle, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D555",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_aTXSLD_a4,
	datab => dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a866,
	datac => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a825,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_asreg1_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => RST_kalle,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a = DFFE(!dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # !dcom_inst_aDC_CTRL_asend_ctrl_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5F5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_CTRL_asend_ctrl_areg,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a & (dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a9_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00023_aresult_node_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00021_aresult_node_a12,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a & (dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a7_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00019_aresult_node_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a & (dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a6_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00017_aresult_node_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a & (dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a5_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00015_aresult_node_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a & (dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FA0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a4_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00013_aresult_node_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12 & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg # dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a) # !dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AFA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00011_aresult_node_a12,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a & (dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg) # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg & dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FC0C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	datad => dcom_inst_aDC_Tx_chan_04_ainst_alpm_mux_component_a_a00009_aresult_node_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a);

dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a = DFFE(dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a # dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg, , dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a1_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshld_areg,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => NOT_dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshclr_areg,
	ena => dcom_inst_aDC_Tx_chan_04_ainst1_ainst_atxshen_areg,
	devclrn => devclrn,
	devpor => devpor,
	regout => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a537_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a537 = dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a540 # slaveregister_inst_acom_ctrl_local_a3_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8 # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FBBB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a540,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	datac => slaveregister_inst_acom_ctrl_local_a3_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a537);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a826_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a826 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a826);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a869_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a869 = dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a & !slaveregister_inst_acom_ctrl_local_a3_a & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a $ !dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a826)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2002",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	datab => slaveregister_inst_acom_ctrl_local_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a826,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a869);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a895_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a895 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a # dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a # dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a) # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE03",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a895);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899 = slaveregister_inst_acom_ctrl_local_a3_a # dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a # dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a895 # !dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFD",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	datab => slaveregister_inst_acom_ctrl_local_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a895,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a168_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a168 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a869 # !dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "20FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a869,
	datad => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a168);

dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a9_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a9 = dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a9);

dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a865_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a865 = !slaveregister_inst_acom_ctrl_local_a3_a & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acom_ctrl_local_a3_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a865);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a900_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a900 = (dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a9 & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a & dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a) & CASCADE(dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a865)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4402",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a9,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	cascin => dcom_inst_aDC_Tx_chan_04_ainst15_aaltr_temp_a865,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a900);

dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a219_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a219 = dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a900 # !dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a900,
	datad => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a219);

dcom_inst_aDC_Tx_chan_04_ainst15_ars4_den_a98_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_ars4_den_a98 = slaveregister_inst_acom_ctrl_local_a3_a & dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a & (dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8 # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8808",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acom_ctrl_local_a3_a,
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_a_a00013_acomparator_acmp_end_acomp_acmp_a0_a_aaeb_out_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_ars4_den_a98);

dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a4_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a4 = !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a # !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "03FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a2_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a1_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a4);

dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a20_I : apex20ke_lcell 
-- Equation(s):
-- dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a20 = dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a & slaveregister_inst_acom_ctrl_local_a3_a & !dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a & dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a4

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	datab => slaveregister_inst_acom_ctrl_local_a3_a,
	datac => dcom_inst_aDC_Tx_chan_04_ainst1_ainst1_alpm_counter_component_awysi_counter_asload_path_a4_a,
	datad => dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a20);

atwd0_ainst_atwd_control_areset_trig_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areset_trig_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_control_astate_a12 # !atwd0_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAFA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a17,
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_areset_trig_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_222_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_areset_trig_areg0);

atwd0_ainst_atwd_trigger_aenable_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aenable_old = DFFE(slaveregister_inst_acommand_0_local_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_0_local_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_aenable_old);

atwd0_ainst_atwd_trigger_aset_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aset_sig = atwd0_ainst_atwd_trigger_aATWDTrigger_sig # !atwd0_ainst_atwd_trigger_aenable_old & slaveregister_inst_acommand_0_local_a0_a & !atwd0_ainst_atwd_control_abusy_areg0

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AABA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aATWDTrigger_sig,
	datab => atwd0_ainst_atwd_trigger_aenable_old,
	datac => slaveregister_inst_acommand_0_local_a0_a,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_aset_sig);

atwd0_ainst_atwd_trigger_alaunch_mode_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_alaunch_mode_a0_a = DFFE(!atwd0_ainst_atwd_control_areset_trig_areg0 & atwd0_ainst_atwd_trigger_aset_sig, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3300",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_areset_trig_areg0,
	datad => atwd0_ainst_atwd_trigger_aset_sig,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_alaunch_mode_a0_a);

atwd0_ainst_atwd_trigger_adiscFF_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_adiscFF = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_acommand_0_local_a1_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_acommand_0_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_adiscFF);

atwd0_ainst_atwd_trigger_alaunch_mode_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_alaunch_mode_a1_a = DFFE(!atwd0_ainst_atwd_control_areset_trig_areg0 & (atwd0_ainst_atwd_trigger_aset_sig # atwd0_ainst_atwd_trigger_aenable_disc_sig & !atwd0_ainst_atwd_control_abusy_areg0), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A0E",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_aset_sig,
	datab => atwd0_ainst_atwd_trigger_aenable_disc_sig,
	datac => atwd0_ainst_atwd_control_areset_trig_areg0,
	datad => atwd0_ainst_atwd_control_abusy_areg0,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_trigger_alaunch_mode_a1_a);

atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB = atwd0_ainst_atwd_trigger_alaunch_mode_a0_a # atwd0_ainst_atwd_trigger_adiscFF & atwd0_ainst_atwd_trigger_alaunch_mode_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_trigger_alaunch_mode_a0_a,
	datac => atwd0_ainst_atwd_trigger_adiscFF,
	datad => atwd0_ainst_atwd_trigger_alaunch_mode_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB);

atwd0_ainst_atwd_control_aOutputEnable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aOutputEnable_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_areduce_or_234 & atwd0_ainst_atwd_control_aOutputEnable_areg0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_areduce_or_234,
	datad => atwd0_ainst_atwd_control_aOutputEnable_areg0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aOutputEnable_areg0);

atwd0_ainst_atwd_control_areduce_or_231_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_231_a0 = !atwd0_ainst_atwd_control_astate_a12 & !atwd0_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a12,
	datac => atwd0_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_231_a0);

atwd0_ainst_atwd_control_acounterclk_high_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acounterclk_high = DFFE(atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_acounterclk_high & (!atwd0_ainst_atwd_control_areduce_or_213_a0 # !atwd0_ainst_atwd_control_areduce_or_231_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_acounterclk_high,
	datac => atwd0_ainst_atwd_control_areduce_or_231_a0,
	datad => atwd0_ainst_atwd_control_areduce_or_213_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acounterclk_high);

atwd0_ainst_atwd_control_aSelect_242_a66_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_242_a66 = atwd0_ainst_atwd_control_astate_a10 # atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a11 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_242_a66);

atwd0_ainst_atwd_control_acounterclk_low_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acounterclk_low = DFFE(atwd0_ainst_atwd_control_aSelect_242_a66 # atwd0_ainst_atwd_control_acounterclk_low & (!atwd0_ainst_atwd_control_areduce_or_213_a0 # !atwd0_ainst_atwd_control_areduce_or_231_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF70",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_231_a0,
	datab => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datac => atwd0_ainst_atwd_control_acounterclk_low,
	datad => atwd0_ainst_atwd_control_aSelect_242_a66,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acounterclk_low);

inst_pll4x_aaltclklock_component_apll : apex20ke_pll 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	input_frequency => 50000,
	clk0_multiply_by => 1,
	clk1_multiply_by => 4,
	clk0_divide_by => 1,
	clk1_divide_by => 1,
	lock_low => 5,
	lock_high => 5,
	invalid_lock_multiplier => 5,
	valid_lock_multiplier => 5,
	phase_shift => 0,
	simulation_type => "timing",
	effective_phase_shift => -766,
	effective_clk1_delay => 10361)
-- pragma translate_on
PORT MAP (
	clk => CLK4p_acombout,
	clk1 => inst_pll4x_aaltclklock_component_aoutclock1);

atwd0_ainst_atwd_control_acclk_aI : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_acclk = DFFE(atwd0_ainst_atwd_control_acounterclk_high # !atwd0_ainst_atwd_control_acounterclk_low & !atwd0_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_acounterclk_high,
	datac => atwd0_ainst_atwd_control_acounterclk_low,
	datad => atwd0_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_acclk);

atwd0_ainst_atwd_control_aCounterClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aCounterClock_areg0 = DFFE(atwd0_ainst_atwd_control_acounterclk_high # !atwd0_ainst_atwd_control_acounterclk_low & !atwd0_ainst_atwd_control_acclk, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAAF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_acounterclk_high,
	datac => atwd0_ainst_atwd_control_acounterclk_low,
	datad => atwd0_ainst_atwd_control_acclk,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aCounterClock_areg0);

atwd0_ainst_atwd_readout_aShiftClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_readout_aShiftClock_areg0 = DFFE(atwd0_ainst_atwd_readout_astate_a10 # atwd0_ainst_atwd_readout_aShiftClock_areg0 & (atwd0_ainst_atwd_readout_astate_a11 # !atwd0_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EECE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_readout_aShiftClock_areg0,
	datab => atwd0_ainst_atwd_readout_astate_a10,
	datac => atwd0_ainst_atwd_readout_areduce_or_160_a29,
	datad => atwd0_ainst_atwd_readout_astate_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_readout_aShiftClock_areg0);

atwd0_ainst_atwd_control_aSelect_211_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_211_a26 = !atwd0_ainst_atwd_control_astate_a13 & !atwd0_ainst_atwd_control_astate_a18 & !atwd0_ainst_atwd_control_astate_a19

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0101",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a13,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_astate_a19,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_211_a26);

atwd0_ainst_atwd_control_areduce_or_213_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_213_a2 = !atwd0_ainst_atwd_control_astate_a11 & atwd0_ainst_atwd_control_aSelect_211_a26 & !atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a11,
	datac => atwd0_ainst_atwd_control_aSelect_211_a26,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_213_a2);

atwd0_ainst_atwd_control_aSelect_220_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_220_a26 = !atwd0_ainst_atwd_control_astate_a16 & !atwd0_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0300",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_220_a26);

atwd0_ainst_atwd_control_aRampSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aRampSet_areg0 = DFFE(atwd0_ainst_atwd_control_aRampSet_areg0 & (!atwd0_ainst_atwd_control_areduce_or_213_a1 # !atwd0_ainst_atwd_control_areduce_or_213_a2) # !atwd0_ainst_atwd_control_aSelect_220_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "4CFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a2,
	datab => atwd0_ainst_atwd_control_aRampSet_areg0,
	datac => atwd0_ainst_atwd_control_areduce_or_213_a1,
	datad => atwd0_ainst_atwd_control_aSelect_220_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aRampSet_areg0);

atwd0_ainst_atwd_control_areduce_or_216_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_216_a2 = !atwd0_ainst_atwd_control_astate_a10 & !atwd0_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_216_a2);

atwd0_ainst_atwd_control_areduce_or_246_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_areduce_or_246_a1 = atwd0_ainst_atwd_control_areduce_or_222_a0 & !atwd0_ainst_atwd_control_astate_a19 & !atwd0_ainst_atwd_control_astate_a9 & atwd0_ainst_atwd_control_aSelect_185_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_222_a0,
	datab => atwd0_ainst_atwd_control_astate_a19,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_aSelect_185_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_areduce_or_246_a1);

atwd0_ainst_atwd_control_aReadWrite_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aReadWrite_areg0 = DFFE(atwd0_ainst_atwd_control_astate_a18 # atwd0_ainst_atwd_control_aReadWrite_areg0 & (!atwd0_ainst_atwd_control_areduce_or_246_a1 # !atwd0_ainst_atwd_control_areduce_or_216_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aReadWrite_areg0,
	datab => atwd0_ainst_atwd_control_astate_a18,
	datac => atwd0_ainst_atwd_control_areduce_or_216_a2,
	datad => atwd0_ainst_atwd_control_areduce_or_246_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aReadWrite_areg0);

atwd0_ainst_atwd_control_aSelect_220_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_220_a31 = atwd0_ainst_atwd_control_astate_a17 # atwd0_ainst_atwd_control_astate_a9 # atwd0_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a17,
	datac => atwd0_ainst_atwd_control_astate_a9,
	datad => atwd0_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_220_a31);

atwd0_ainst_atwd_control_aSelect_220_a46_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_220_a46 = atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a12 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_astate_a15,
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a12,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_220_a46);

atwd0_ainst_atwd_control_aAnalogReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aAnalogReset_areg0 = DFFE(atwd0_ainst_atwd_control_aSelect_220_a46 # atwd0_ainst_atwd_control_aAnalogReset_areg0 & (atwd0_ainst_atwd_control_aSelect_220_a31 # !atwd0_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFC4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd0_ainst_atwd_control_aAnalogReset_areg0,
	datac => atwd0_ainst_atwd_control_aSelect_220_a31,
	datad => atwd0_ainst_atwd_control_aSelect_220_a46,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aAnalogReset_areg0);

atwd0_ainst_atwd_control_aSelect_211_a42_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aSelect_211_a42 = atwd0_ainst_atwd_control_astate_a16 # atwd0_ainst_atwd_control_astate_a15 # atwd0_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd0_ainst_atwd_control_astate_a16,
	datac => atwd0_ainst_atwd_control_astate_a15,
	datad => atwd0_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd0_ainst_atwd_control_aSelect_211_a42);

atwd0_ainst_atwd_control_aDigitalReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aDigitalReset_areg0 = DFFE(atwd0_ainst_atwd_control_aDigitalReset_areg0 & (atwd0_ainst_atwd_control_aSelect_211_a42 # !atwd0_ainst_atwd_control_aSelect_211_a26) # !atwd0_ainst_atwd_control_areduce_or_246_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF2F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_aDigitalReset_areg0,
	datab => atwd0_ainst_atwd_control_aSelect_211_a26,
	datac => atwd0_ainst_atwd_control_areduce_or_246_a0,
	datad => atwd0_ainst_atwd_control_aSelect_211_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aDigitalReset_areg0);

atwd0_ainst_atwd_control_aDigitalSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd0_ainst_atwd_control_aDigitalSet_areg0 = DFFE(atwd0_ainst_atwd_control_aDigitalSet_areg0 & (atwd0_ainst_atwd_control_astate_a9 # !atwd0_ainst_atwd_control_areduce_or_213_a2) # !atwd0_ainst_atwd_control_areduce_or_222_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D5F5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd0_ainst_atwd_control_areduce_or_222_a0,
	datab => atwd0_ainst_atwd_control_astate_a9,
	datac => atwd0_ainst_atwd_control_aDigitalSet_areg0,
	datad => atwd0_ainst_atwd_control_areduce_or_213_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd0_ainst_atwd_control_aDigitalSet_areg0);

atwd1_ainst_atwd_control_areset_trig_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areset_trig_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_control_astate_a12 # !atwd1_ainst_atwd_control_areduce_or_222_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFD0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_222_a2,
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_areset_trig_areg0,
	datad => atwd1_ainst_atwd_control_astate_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_areset_trig_areg0);

atwd1_ainst_atwd_trigger_aenable_old_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aenable_old = DFFE(slaveregister_inst_acommand_0_local_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a8_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_aenable_old);

atwd1_ainst_atwd_trigger_aset_sig_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aset_sig = atwd1_ainst_atwd_trigger_aATWDTrigger_sig # !atwd1_ainst_atwd_control_abusy_areg0 & !atwd1_ainst_atwd_trigger_aenable_old & slaveregister_inst_acommand_0_local_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_trigger_aenable_old,
	datac => slaveregister_inst_acommand_0_local_a8_a,
	datad => atwd1_ainst_atwd_trigger_aATWDTrigger_sig,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_aset_sig);

atwd1_ainst_atwd_trigger_alaunch_mode_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_alaunch_mode_a0_a = DFFE(!atwd1_ainst_atwd_control_areset_trig_areg0 & atwd1_ainst_atwd_trigger_aset_sig, !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_areset_trig_areg0,
	datad => atwd1_ainst_atwd_trigger_aset_sig,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_alaunch_mode_a0_a);

atwd1_ainst_atwd_trigger_adiscFF_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_adiscFF = DFFE(VCC, GLOBAL(OneSPE_acombout), slaveregister_inst_acommand_0_local_a9_a, , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => OneSPE_acombout,
	aclr => NOT_slaveregister_inst_acommand_0_local_a9_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_adiscFF);

atwd1_ainst_atwd_trigger_alaunch_mode_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_alaunch_mode_a1_a = DFFE(!atwd1_ainst_atwd_control_areset_trig_areg0 & (atwd1_ainst_atwd_trigger_aset_sig # !atwd1_ainst_atwd_control_abusy_areg0 & atwd1_ainst_atwd_trigger_aenable_disc_sig), !GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_abusy_areg0,
	datab => atwd1_ainst_atwd_trigger_aenable_disc_sig,
	datac => atwd1_ainst_atwd_control_areset_trig_areg0,
	datad => atwd1_ainst_atwd_trigger_aset_sig,
	clk => NOT_inst_pll2x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_trigger_alaunch_mode_a1_a);

atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB = atwd1_ainst_atwd_trigger_alaunch_mode_a0_a # atwd1_ainst_atwd_trigger_adiscFF & atwd1_ainst_atwd_trigger_alaunch_mode_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_trigger_alaunch_mode_a0_a,
	datac => atwd1_ainst_atwd_trigger_adiscFF,
	datad => atwd1_ainst_atwd_trigger_alaunch_mode_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_trigger_aATWDTrigger_sig_aCOMB);

atwd1_ainst_atwd_control_aOutputEnable_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aOutputEnable_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_aOutputEnable_areg0 & atwd1_ainst_atwd_control_areduce_or_234, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FCCC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd1_ainst_atwd_control_aOutputEnable_areg0,
	datad => atwd1_ainst_atwd_control_areduce_or_234,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aOutputEnable_areg0);

atwd1_ainst_atwd_control_areduce_or_231_a0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_231_a0 = !atwd1_ainst_atwd_control_astate_a12 & !atwd1_ainst_atwd_control_astate_a17

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => atwd1_ainst_atwd_control_astate_a12,
	datad => atwd1_ainst_atwd_control_astate_a17,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_231_a0);

atwd1_ainst_atwd_control_acounterclk_high_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acounterclk_high = DFFE(atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_acounterclk_high & (!atwd1_ainst_atwd_control_areduce_or_231_a0 # !atwd1_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F4FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_213_a0,
	datab => atwd1_ainst_atwd_control_acounterclk_high,
	datac => atwd1_ainst_atwd_control_astate_a15,
	datad => atwd1_ainst_atwd_control_areduce_or_231_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acounterclk_high);

atwd1_ainst_atwd_control_aSelect_242_a66_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_242_a66 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a10 # atwd1_ainst_atwd_control_astate_a16 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFEF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datab => atwd1_ainst_atwd_control_astate_a10,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd1_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_242_a66);

atwd1_ainst_atwd_control_acounterclk_low_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acounterclk_low = DFFE(atwd1_ainst_atwd_control_aSelect_242_a66 # atwd1_ainst_atwd_control_acounterclk_low & (!atwd1_ainst_atwd_control_areduce_or_231_a0 # !atwd1_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F2FA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_acounterclk_low,
	datab => atwd1_ainst_atwd_control_areduce_or_213_a0,
	datac => atwd1_ainst_atwd_control_aSelect_242_a66,
	datad => atwd1_ainst_atwd_control_areduce_or_231_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acounterclk_low);

atwd1_ainst_atwd_control_acclk_aI : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_acclk = DFFE(atwd1_ainst_atwd_control_acounterclk_high # !atwd1_ainst_atwd_control_acclk & !atwd1_ainst_atwd_control_acounterclk_low, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F3",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_acclk,
	datac => atwd1_ainst_atwd_control_acounterclk_high,
	datad => atwd1_ainst_atwd_control_acounterclk_low,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_acclk);

atwd1_ainst_atwd_control_aCounterClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aCounterClock_areg0 = DFFE(atwd1_ainst_atwd_control_acounterclk_high # !atwd1_ainst_atwd_control_acclk & !atwd1_ainst_atwd_control_acounterclk_low, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F3",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_acclk,
	datac => atwd1_ainst_atwd_control_acounterclk_high,
	datad => atwd1_ainst_atwd_control_acounterclk_low,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aCounterClock_areg0);

atwd1_ainst_atwd_readout_aShiftClock_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_readout_aShiftClock_areg0 = DFFE(atwd1_ainst_atwd_readout_astate_a10 # atwd1_ainst_atwd_readout_aShiftClock_areg0 & (atwd1_ainst_atwd_readout_astate_a11 # !atwd1_ainst_atwd_readout_areduce_or_160_a29), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F8FC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_readout_astate_a11,
	datab => atwd1_ainst_atwd_readout_aShiftClock_areg0,
	datac => atwd1_ainst_atwd_readout_astate_a10,
	datad => atwd1_ainst_atwd_readout_areduce_or_160_a29,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_readout_aShiftClock_areg0);

atwd1_ainst_atwd_control_areduce_or_213_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_213_a2 = !atwd1_ainst_atwd_control_astate_a11 & atwd1_ainst_atwd_control_aSelect_211_a26 & !atwd0_ainst_atwd_control_astate_a14

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datac => atwd1_ainst_atwd_control_aSelect_211_a26,
	datad => atwd0_ainst_atwd_control_astate_a14,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_213_a2);

atwd1_ainst_atwd_control_aSelect_220_a26_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_220_a26 = !atwd1_ainst_atwd_control_astate_a15 & atwd0_ainst_atwd_control_astate_a8 & !atwd1_ainst_atwd_control_astate_a16

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0030",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a15,
	datac => atwd0_ainst_atwd_control_astate_a8,
	datad => atwd1_ainst_atwd_control_astate_a16,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_220_a26);

atwd1_ainst_atwd_control_aRampSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aRampSet_areg0 = DFFE(atwd1_ainst_atwd_control_aRampSet_areg0 & (!atwd1_ainst_atwd_control_areduce_or_213_a2 # !atwd1_ainst_atwd_control_areduce_or_213_a1) # !atwd1_ainst_atwd_control_aSelect_220_a26, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2AFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aRampSet_areg0,
	datab => atwd1_ainst_atwd_control_areduce_or_213_a1,
	datac => atwd1_ainst_atwd_control_areduce_or_213_a2,
	datad => atwd1_ainst_atwd_control_aSelect_220_a26,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aRampSet_areg0);

atwd1_ainst_atwd_control_areduce_or_216_a2_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_216_a2 = !atwd1_ainst_atwd_control_astate_a10 & !atwd1_ainst_atwd_control_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a10,
	datac => atwd1_ainst_atwd_control_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_216_a2);

atwd1_ainst_atwd_control_areduce_or_246_a1_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_areduce_or_246_a1 = atwd1_ainst_atwd_control_areduce_or_222_a0 & !atwd1_ainst_atwd_control_astate_a19 & !atwd1_ainst_atwd_control_astate_a9 & atwd1_ainst_atwd_control_aSelect_185_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_areduce_or_222_a0,
	datab => atwd1_ainst_atwd_control_astate_a19,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_aSelect_185_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_areduce_or_246_a1);

atwd1_ainst_atwd_control_aReadWrite_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aReadWrite_areg0 = DFFE(atwd1_ainst_atwd_control_astate_a18 # atwd1_ainst_atwd_control_aReadWrite_areg0 & (!atwd1_ainst_atwd_control_areduce_or_246_a1 # !atwd1_ainst_atwd_control_areduce_or_216_a2), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a18,
	datab => atwd1_ainst_atwd_control_aReadWrite_areg0,
	datac => atwd1_ainst_atwd_control_areduce_or_216_a2,
	datad => atwd1_ainst_atwd_control_areduce_or_246_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aReadWrite_areg0);

atwd1_ainst_atwd_control_aSelect_220_a46_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_220_a46 = atwd1_ainst_atwd_control_astate_a15 # atwd1_ainst_atwd_control_astate_a12 # atwd1_ainst_atwd_control_astate_a16 # !atwd0_ainst_atwd_control_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a15,
	datab => atwd1_ainst_atwd_control_astate_a12,
	datac => atwd1_ainst_atwd_control_astate_a16,
	datad => atwd0_ainst_atwd_control_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_220_a46);

atwd1_ainst_atwd_control_aSelect_220_a31_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_220_a31 = atwd1_ainst_atwd_control_astate_a17 # atwd1_ainst_atwd_control_astate_a9 # atwd1_ainst_atwd_control_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => atwd1_ainst_atwd_control_astate_a17,
	datac => atwd1_ainst_atwd_control_astate_a9,
	datad => atwd1_ainst_atwd_control_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_220_a31);

atwd1_ainst_atwd_control_aAnalogReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aAnalogReset_areg0 = DFFE(atwd1_ainst_atwd_control_aSelect_220_a46 # atwd1_ainst_atwd_control_aAnalogReset_areg0 & (atwd1_ainst_atwd_control_aSelect_220_a31 # !atwd1_ainst_atwd_control_areduce_or_213_a0), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aSelect_220_a46,
	datab => atwd1_ainst_atwd_control_aAnalogReset_areg0,
	datac => atwd1_ainst_atwd_control_aSelect_220_a31,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a0,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aAnalogReset_areg0);

atwd1_ainst_atwd_control_aSelect_211_a42_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aSelect_211_a42 = atwd1_ainst_atwd_control_astate_a11 # atwd1_ainst_atwd_control_astate_a16 # atwd1_ainst_atwd_control_astate_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a11,
	datab => atwd1_ainst_atwd_control_astate_a16,
	datac => atwd1_ainst_atwd_control_astate_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => atwd1_ainst_atwd_control_aSelect_211_a42);

atwd1_ainst_atwd_control_aDigitalReset_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aDigitalReset_areg0 = DFFE(atwd1_ainst_atwd_control_aDigitalReset_areg0 & (atwd1_ainst_atwd_control_aSelect_211_a42 # !atwd1_ainst_atwd_control_aSelect_211_a26) # !atwd1_ainst_atwd_control_areduce_or_246_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BB3B",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_aDigitalReset_areg0,
	datab => atwd1_ainst_atwd_control_areduce_or_246_a0,
	datac => atwd1_ainst_atwd_control_aSelect_211_a26,
	datad => atwd1_ainst_atwd_control_aSelect_211_a42,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aDigitalReset_areg0);

atwd1_ainst_atwd_control_aDigitalSet_areg0_I : apex20ke_lcell 
-- Equation(s):
-- atwd1_ainst_atwd_control_aDigitalSet_areg0 = DFFE(atwd1_ainst_atwd_control_aDigitalSet_areg0 & (atwd1_ainst_atwd_control_astate_a9 # !atwd1_ainst_atwd_control_areduce_or_213_a2) # !atwd1_ainst_atwd_control_areduce_or_222_a0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock1), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8FCF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => atwd1_ainst_atwd_control_astate_a9,
	datab => atwd1_ainst_atwd_control_aDigitalSet_areg0,
	datac => atwd1_ainst_atwd_control_areduce_or_222_a0,
	datad => atwd1_ainst_atwd_control_areduce_or_213_a2,
	clk => inst_pll2x_aaltclklock_component_aoutclock1,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => atwd1_ainst_atwd_control_aDigitalSet_areg0);

inst_hit_counter_aMultiSPE_nl_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aMultiSPE_nl_areg0 = DFFE(!inst_hit_counter_aMultiSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aMultiSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aMultiSPE_nl_areg0);

inst_hit_counter_aOneSPE_nl_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_hit_counter_aOneSPE_nl_areg0 = DFFE(!inst_hit_counter_aOneSPE1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_hit_counter_aOneSPE1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_hit_counter_aOneSPE_nl_areg0);

inst_fe_testpulse_aFE_TEST_PULSE_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aFE_TEST_PULSE_areg0 = DFFE(VCC, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_aFE_TEST_PULSE_areg0);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a $ !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a & !inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a,
	cout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

inst_fe_testpulse_aMux_5_rtl_3_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_3_a0 = slaveregister_inst_acommand_1_local_a17_a & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a # slaveregister_inst_acommand_1_local_a16_a) # !slaveregister_inst_acommand_1_local_a17_a & !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ADA8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a17_a,
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a14_a,
	datac => slaveregister_inst_acommand_1_local_a16_a,
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_3_a0);

inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a = DFFE(inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT $ inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a24_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a,
	cin => inst_fe_testpulse_acnt_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a);

inst_fe_testpulse_aMux_5_rtl_3_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_3_a1 = inst_fe_testpulse_aMux_5_rtl_3_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a # !slaveregister_inst_acommand_1_local_a16_a) # !inst_fe_testpulse_aMux_5_rtl_3_a0 & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a & slaveregister_inst_acommand_1_local_a16_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC2C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a13_a,
	datab => inst_fe_testpulse_aMux_5_rtl_3_a0,
	datac => slaveregister_inst_acommand_1_local_a16_a,
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_3_a1);

inst_fe_testpulse_aMux_5_rtl_1_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_1_a0 = slaveregister_inst_acommand_1_local_a17_a & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a # slaveregister_inst_acommand_1_local_a16_a) # !slaveregister_inst_acommand_1_local_a17_a & !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_1_a0);

inst_fe_testpulse_aMux_5_rtl_1_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_1_a1 = inst_fe_testpulse_aMux_5_rtl_1_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a # !slaveregister_inst_acommand_1_local_a16_a) # !inst_fe_testpulse_aMux_5_rtl_1_a0 & slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	datad => inst_fe_testpulse_aMux_5_rtl_1_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_1_a1);

inst_fe_testpulse_aMux_5_rtl_0_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_0_a0 = slaveregister_inst_acommand_1_local_a16_a & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a # slaveregister_inst_acommand_1_local_a17_a) # !slaveregister_inst_acommand_1_local_a16_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a & !slaveregister_inst_acommand_1_local_a17_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCB8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	datab => slaveregister_inst_acommand_1_local_a16_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a0_a,
	datad => slaveregister_inst_acommand_1_local_a17_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_0_a0);

inst_fe_testpulse_aMux_5_rtl_0_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_0_a1 = inst_fe_testpulse_aMux_5_rtl_0_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a # !slaveregister_inst_acommand_1_local_a17_a) # !inst_fe_testpulse_aMux_5_rtl_0_a0 & slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "BBC0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	datab => slaveregister_inst_acommand_1_local_a17_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	datad => inst_fe_testpulse_aMux_5_rtl_0_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_0_a1);

inst_fe_testpulse_aMux_5_rtl_4_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_4_a0 = slaveregister_inst_acommand_1_local_a18_a & (inst_fe_testpulse_aMux_5_rtl_1_a1 # !slaveregister_inst_acommand_1_local_a19_a) # !slaveregister_inst_acommand_1_local_a18_a & slaveregister_inst_acommand_1_local_a19_a & inst_fe_testpulse_aMux_5_rtl_0_a1

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DDA0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a19_a,
	datab => inst_fe_testpulse_aMux_5_rtl_1_a1,
	datac => inst_fe_testpulse_aMux_5_rtl_0_a1,
	datad => slaveregister_inst_acommand_1_local_a18_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_4_a0);

inst_fe_testpulse_aMux_5_rtl_2_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_2_a0 = slaveregister_inst_acommand_1_local_a16_a & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a # slaveregister_inst_acommand_1_local_a17_a) # !slaveregister_inst_acommand_1_local_a16_a & !slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EE30",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	datab => slaveregister_inst_acommand_1_local_a17_a,
	datac => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	datad => slaveregister_inst_acommand_1_local_a16_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_2_a0);

inst_fe_testpulse_aMux_5_rtl_2_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_aMux_5_rtl_2_a1 = inst_fe_testpulse_aMux_5_rtl_2_a0 & (inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a # !slaveregister_inst_acommand_1_local_a17_a) # !inst_fe_testpulse_aMux_5_rtl_2_a0 & slaveregister_inst_acommand_1_local_a17_a & inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DAD0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a17_a,
	datab => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a11_a,
	datac => inst_fe_testpulse_aMux_5_rtl_2_a0,
	datad => inst_fe_testpulse_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_aMux_5_rtl_2_a1);

inst_fe_testpulse_acnt_o_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_o = DFFE(inst_fe_testpulse_aMux_5_rtl_4_a0 & (slaveregister_inst_acommand_1_local_a19_a # inst_fe_testpulse_aMux_5_rtl_3_a1) # !inst_fe_testpulse_aMux_5_rtl_4_a0 & !slaveregister_inst_acommand_1_local_a19_a & inst_fe_testpulse_aMux_5_rtl_2_a1, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E5E0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_1_local_a19_a,
	datab => inst_fe_testpulse_aMux_5_rtl_3_a1,
	datac => inst_fe_testpulse_aMux_5_rtl_4_a0,
	datad => inst_fe_testpulse_aMux_5_rtl_2_a1,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_o);

inst_fe_testpulse_acnt_oo_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_acnt_oo = DFFE(inst_fe_testpulse_acnt_o, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_acnt_oo);

inst_fe_testpulse_ai_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_ai_a0 = inst_fe_testpulse_acnt_o $ inst_fe_testpulse_acnt_oo

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	datad => inst_fe_testpulse_acnt_oo,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_testpulse_ai_a0);

inst_fe_testpulse_atick_old_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old = DFFE(inst_fe_testpulse_acnt_o $ inst_fe_testpulse_acnt_oo, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_testpulse_acnt_o,
	datad => inst_fe_testpulse_acnt_oo,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old);

inst_fe_testpulse_atick_old0_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old0 = DFFE(inst_fe_testpulse_atick_old, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_atick_old,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old0);

inst_fe_testpulse_atick_old1_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_atick_old1 = DFFE(inst_fe_testpulse_atick_old0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_testpulse_atick_old0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_atick_old1);

inst_fe_testpulse_ai_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_testpulse_ai_a21 = DFFE(!inst_fe_testpulse_ai_a0 & !inst_fe_testpulse_atick_old & !inst_fe_testpulse_atick_old1 & !inst_fe_testpulse_atick_old0, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_testpulse_ai_a0,
	datab => inst_fe_testpulse_atick_old,
	datac => inst_fe_testpulse_atick_old1,
	datad => inst_fe_testpulse_atick_old0,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_testpulse_ai_a21);

inst_fe_r2r_aadd_22_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_22_a10 = inst_fe_r2r_acntp_a0_a $ inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_22_a10);

inst_fe_r2r_ai_a231_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a231 = inst_fe_r2r_acntn_a2_a & (inst_fe_r2r_astate_a9 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AF00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a231);

inst_fe_r2r_ai_a2752_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2752 = inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2752);

inst_fe_r2r_ai_a1419_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a1419 = inst_fe_r2r_astate_a11 & (inst_fe_r2r_acntn_a2_a # inst_fe_r2r_acntn_a1_a # inst_fe_r2r_acntn_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCC8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a2_a,
	datab => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a1419);

inst_fe_r2r_ai_a1424_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a1424 = inst_fe_r2r_acntn_a3_a & (inst_fe_r2r_astate_a10 # inst_fe_r2r_ai_a1419 # !inst_fe_r2r_ai_a2759)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0D0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2759,
	datab => inst_fe_r2r_astate_a10,
	datac => inst_fe_r2r_acntn_a3_a,
	datad => inst_fe_r2r_ai_a1419,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a1424);

inst_fe_r2r_acntn_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a3_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a1424 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a2752), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC80",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => inst_fe_r2r_ai_a2752,
	datad => inst_fe_r2r_ai_a1424,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a3_a);

inst_fe_r2r_ai_a129_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a129 = inst_fe_r2r_acntn_a0_a & (inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a1_a) # !inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DA5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a129);

inst_fe_r2r_ai_a239_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a239 = inst_fe_r2r_acntn_a1_a & (inst_fe_r2r_astate_a9 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA0A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a1_a,
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a239);

inst_fe_r2r_aadd_54_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_54_a10 = inst_fe_r2r_acntn_a1_a $ inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_54_a10);

inst_fe_r2r_ai_a2861_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2861 = inst_fe_r2r_ai_a239 # !inst_fe_r2r_aadd_54_a10 & !inst_fe_r2r_aSelect_75_a24 & inst_fe_r2r_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a239,
	datab => inst_fe_r2r_aadd_54_a10,
	datac => inst_fe_r2r_aSelect_75_a24,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2861);

inst_fe_r2r_acntn_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a1_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2861 # inst_fe_r2r_ai_a129 & inst_fe_r2r_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EC00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a129,
	datab => inst_fe_r2r_ai_a2861,
	datac => inst_fe_r2r_astate_a10,
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a1_a);

inst_fe_r2r_aadd_54_a66_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_54_a66 = inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datad => inst_fe_r2r_acntn_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_54_a66);

inst_fe_r2r_ai_a261_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a261 = inst_fe_r2r_astate_a10 & inst_fe_r2r_acntn_a2_a & inst_fe_r2r_aadd_54_a66 & inst_fe_r2r_acntn_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_aadd_54_a66,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a261);

inst_fe_r2r_astate_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a11 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a261 # !inst_fe_r2r_aSelect_75_a24 & inst_fe_r2r_astate_a11), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F400",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_aSelect_75_a24,
	datab => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_ai_a261,
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a11);

inst_fe_r2r_aadd_54_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_54_a15 = inst_fe_r2r_acntn_a2_a $ (inst_fe_r2r_acntn_a0_a # inst_fe_r2r_acntn_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "05FA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_54_a15);

inst_fe_r2r_ai_a2849_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2849 = inst_fe_r2r_ai_a231 # inst_fe_r2r_astate_a11 & !inst_fe_r2r_aSelect_75_a24 & !inst_fe_r2r_aadd_54_a15

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAAE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a231,
	datab => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_aSelect_75_a24,
	datad => inst_fe_r2r_aadd_54_a15,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2849);

inst_fe_r2r_ai_a123_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a123 = inst_fe_r2r_acntn_a2_a & (inst_fe_r2r_acntn_a3_a # !inst_fe_r2r_acntn_a1_a # !inst_fe_r2r_acntn_a0_a) # !inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a2_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a3_a,
	datad => inst_fe_r2r_acntn_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a123);

inst_fe_r2r_acntn_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a2_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2849 # inst_fe_r2r_astate_a10 & inst_fe_r2r_ai_a123), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C8C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => inst_fe_r2r_ai_a2849,
	datad => inst_fe_r2r_ai_a123,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a2_a);

inst_fe_r2r_ai_a2758_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2758 = inst_fe_r2r_acntn_a0_a & inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a1_a & inst_fe_r2r_acntn_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2758);

inst_fe_r2r_aadd_22_a67_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_22_a67 = !inst_fe_r2r_acntp_a0_a & !inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntp_a0_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_22_a67);

inst_fe_r2r_ai_a254_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a254 = inst_fe_r2r_astate_a9 & !inst_fe_r2r_acntp_a3_a & !inst_fe_r2r_acntp_a2_a & inst_fe_r2r_aadd_22_a67

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datab => inst_fe_r2r_acntp_a3_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_aadd_22_a67,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a254);

inst_fe_r2r_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a10 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a254 # !inst_fe_r2r_ai_a2758 & inst_fe_r2r_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a30_a,
	datab => inst_fe_r2r_ai_a2758,
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_ai_a254,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a10);

inst_fe_r2r_ai_a205_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a205 = inst_fe_r2r_acntp_a1_a & (inst_fe_r2r_astate_a10 # inst_fe_r2r_astate_a11)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a10,
	datac => inst_fe_r2r_acntp_a1_a,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a205);

inst_fe_r2r_ai_a2808_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2808 = inst_fe_r2r_ai_a205 # !inst_fe_r2r_astate_a8 & (inst_fe_r2r_ai_a2757 # inst_fe_r2r_aadd_22_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF54",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datab => inst_fe_r2r_ai_a2757,
	datac => inst_fe_r2r_aadd_22_a10,
	datad => inst_fe_r2r_ai_a205,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2808);

inst_fe_r2r_acntp_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a1_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2808 # inst_fe_r2r_ai_a2754 & !inst_fe_r2r_aadd_22_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CC08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2754,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => inst_fe_r2r_aadd_22_a10,
	datad => inst_fe_r2r_ai_a2808,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a1_a);

inst_fe_r2r_ai_a2757_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2757 = inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a3_a & inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a1_a,
	datab => inst_fe_r2r_acntp_a3_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2757);

inst_fe_r2r_ai_a2755_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2755 = !inst_fe_r2r_astate_a10 & !inst_fe_r2r_astate_a11

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_astate_a10,
	datad => inst_fe_r2r_astate_a11,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2755);

inst_fe_r2r_ai_a2820_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2820 = inst_fe_r2r_acntp_a0_a & (inst_fe_r2r_ai_a2757 & !inst_fe_r2r_astate_a8 # !inst_fe_r2r_ai_a2755) # !inst_fe_r2r_acntp_a0_a & !inst_fe_r2r_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0ADF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datab => inst_fe_r2r_ai_a2757,
	datac => inst_fe_r2r_ai_a2755,
	datad => inst_fe_r2r_astate_a8,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2820);

inst_fe_r2r_acntp_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a0_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2820 # !inst_fe_r2r_acntp_a0_a & inst_fe_r2r_ai_a2754), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F040",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datab => inst_fe_r2r_ai_a2754,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2820,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a0_a);

inst_fe_r2r_ai_a99_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a99 = inst_fe_r2r_acntp_a2_a & (inst_fe_r2r_acntp_a3_a # !inst_fe_r2r_acntp_a1_a # !inst_fe_r2r_acntp_a0_a) # !inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a0_a & inst_fe_r2r_acntp_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E6AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a3_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a99);

inst_fe_r2r_ai_a2796_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2796 = inst_fe_r2r_acntp_a2_a & (inst_fe_r2r_ai_a99 & !inst_fe_r2r_astate_a8 # !inst_fe_r2r_ai_a2755) # !inst_fe_r2r_acntp_a2_a & inst_fe_r2r_ai_a99 & !inst_fe_r2r_astate_a8

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0CAE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a2_a,
	datab => inst_fe_r2r_ai_a99,
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_ai_a2755,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2796);

inst_fe_r2r_aadd_22_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aadd_22_a15 = inst_fe_r2r_acntp_a2_a $ (inst_fe_r2r_acntp_a0_a # inst_fe_r2r_acntp_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0F5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aadd_22_a15);

inst_fe_r2r_acntp_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a2_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2796 # inst_fe_r2r_ai_a2754 & !inst_fe_r2r_aadd_22_a15), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0E0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2796,
	datab => inst_fe_r2r_ai_a2754,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_aadd_22_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a2_a);

inst_fe_r2r_ai_a2754_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2754 = inst_fe_r2r_astate_a9 & (inst_fe_r2r_acntp_a3_a # inst_fe_r2r_acntp_a2_a # !inst_fe_r2r_aadd_22_a67)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a9,
	datab => inst_fe_r2r_acntp_a3_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_aadd_22_a67,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2754);

inst_fe_r2r_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a9 = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2754 # !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a2757), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8C88",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2754,
	datab => slaveregister_inst_acommand_0_local_a30_a,
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_ai_a2757,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a9);

inst_fe_r2r_ai_a2759_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2759 = inst_fe_r2r_astate_a8 & !inst_fe_r2r_astate_a9

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00F0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2759);

inst_fe_r2r_ai_a2873_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2873 = inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_ai_a2759 # !inst_fe_r2r_acntn_a0_a & inst_fe_r2r_astate_a11 & !inst_fe_r2r_aSelect_75_a24

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "550C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2759,
	datab => inst_fe_r2r_astate_a11,
	datac => inst_fe_r2r_aSelect_75_a24,
	datad => inst_fe_r2r_acntn_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2873);

inst_fe_r2r_ai_a135_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a135 = inst_fe_r2r_acntn_a2_a & inst_fe_r2r_acntn_a3_a & inst_fe_r2r_acntn_a1_a # !inst_fe_r2r_acntn_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "B333",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a2_a,
	datab => inst_fe_r2r_acntn_a0_a,
	datac => inst_fe_r2r_acntn_a3_a,
	datad => inst_fe_r2r_acntn_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a135);

inst_fe_r2r_acntn_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntn_a0_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a2873 # inst_fe_r2r_ai_a135 & inst_fe_r2r_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_ai_a2873,
	datab => inst_fe_r2r_ai_a135,
	datac => inst_fe_r2r_astate_a10,
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntn_a0_a);

inst_fe_r2r_aSelect_75_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aSelect_75_a24 = !inst_fe_r2r_acntn_a0_a & !inst_fe_r2r_acntn_a2_a & !inst_fe_r2r_acntn_a1_a & !inst_fe_r2r_acntn_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntn_a0_a,
	datab => inst_fe_r2r_acntn_a2_a,
	datac => inst_fe_r2r_acntn_a1_a,
	datad => inst_fe_r2r_acntn_a3_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aSelect_75_a24);

inst_fe_r2r_ai_a2750_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a2750 = inst_fe_r2r_acntp_a1_a & inst_fe_r2r_acntp_a2_a & inst_fe_r2r_acntp_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_acntp_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a2750);

inst_fe_r2r_aSelect_75_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aSelect_75_a4 = !inst_fe_r2r_astate_a8 & (!inst_fe_r2r_ai_a2750 # !inst_fe_r2r_acntp_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "030F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_fe_r2r_acntp_a3_a,
	datac => inst_fe_r2r_astate_a8,
	datad => inst_fe_r2r_ai_a2750,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_aSelect_75_a4);

inst_fe_r2r_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_astate_a8 = DFFE(slaveregister_inst_acommand_0_local_a30_a & !inst_fe_r2r_aSelect_75_a4 & (!inst_fe_r2r_astate_a11 # !inst_fe_r2r_aSelect_75_a24), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0070",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_aSelect_75_a24,
	datab => inst_fe_r2r_astate_a11,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_aSelect_75_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_astate_a8);

inst_fe_r2r_ai_a879_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a879 = inst_fe_r2r_astate_a9 & (inst_fe_r2r_acntp_a0_a # inst_fe_r2r_acntp_a1_a # inst_fe_r2r_acntp_a2_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FE00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a0_a,
	datab => inst_fe_r2r_acntp_a1_a,
	datac => inst_fe_r2r_acntp_a2_a,
	datad => inst_fe_r2r_astate_a9,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a879);

inst_fe_r2r_ai_a884_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a884 = inst_fe_r2r_acntp_a3_a & (inst_fe_r2r_ai_a879 # !inst_fe_r2r_ai_a2755 # !inst_fe_r2r_astate_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AA2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_acntp_a3_a,
	datab => inst_fe_r2r_astate_a8,
	datac => inst_fe_r2r_ai_a2755,
	datad => inst_fe_r2r_ai_a879,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_fe_r2r_ai_a884);

inst_fe_r2r_acntp_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_acntp_a3_a = DFFE(slaveregister_inst_acommand_0_local_a30_a & (inst_fe_r2r_ai_a884 # !inst_fe_r2r_astate_a8 & inst_fe_r2r_ai_a2750), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D0C0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_fe_r2r_astate_a8,
	datab => inst_fe_r2r_ai_a884,
	datac => slaveregister_inst_acommand_0_local_a30_a,
	datad => inst_fe_r2r_ai_a2750,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_acntp_a3_a);

inst_fe_r2r_aFE_PULSER_P_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a3_a_areg0 = DFFE(inst_fe_r2r_acntp_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a3_a_areg0);

inst_fe_r2r_ai_a59_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_ai_a59 = DFFE(!slaveregister_inst_acommand_0_local_a30_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => slaveregister_inst_acommand_0_local_a30_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_ai_a59);

inst_fe_r2r_aFE_PULSER_P_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a2_a_areg0 = DFFE(inst_fe_r2r_acntp_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntp_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a2_a_areg0);

inst_fe_r2r_aFE_PULSER_P_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a1_a_areg0 = DFFE(inst_fe_r2r_acntp_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntp_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a1_a_areg0);

inst_fe_r2r_aFE_PULSER_P_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_P_a0_a_areg0 = DFFE(inst_fe_r2r_acntp_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntp_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_P_a0_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a3_a_areg0 = DFFE(inst_fe_r2r_acntn_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a3_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a2_a_areg0 = DFFE(inst_fe_r2r_acntn_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_fe_r2r_acntn_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a2_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a1_a_areg0 = DFFE(inst_fe_r2r_acntn_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a1_a_areg0);

inst_fe_r2r_aFE_PULSER_N_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_fe_r2r_aFE_PULSER_N_a0_a_areg0 = DFFE(inst_fe_r2r_acntn_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_fe_r2r_acntn_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_fe_r2r_aFE_PULSER_N_a0_a_areg0);

inst_r2r_aadd_23_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a1 = !inst_r2r_acnt_a0_a
-- inst_r2r_aadd_23_a1COUT = CARRY(inst_r2r_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a1,
	cout => inst_r2r_aadd_23_a1COUT);

inst_r2r_aadd_23_rtl_2_a109_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a109 = !inst_r2r_aup & inst_r2r_aadd_23_a1 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_areduce_nor_21_a5,
	datac => inst_r2r_aup,
	datad => inst_r2r_aadd_23_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a109);

inst_r2r_aadd_11_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a0 = !inst_r2r_acnt_a0_a
-- inst_r2r_aadd_11_a0COUT = CARRY(inst_r2r_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a0,
	cout => inst_r2r_aadd_11_a0COUT);

inst_r2r_areduce_nor_10_a55_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_10_a55 = !inst_r2r_acnt_a0_a # !inst_r2r_acnt_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "33FF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a1_a,
	datad => inst_r2r_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_10_a55);

inst_r2r_aadd_23_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a2 = inst_r2r_acnt_a1_a $ !inst_r2r_aadd_23_a1COUT
-- inst_r2r_aadd_23_a2COUT = CARRY(!inst_r2r_acnt_a1_a & !inst_r2r_aadd_23_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a1_a,
	cin => inst_r2r_aadd_23_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a2,
	cout => inst_r2r_aadd_23_a2COUT);

inst_r2r_aadd_23_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a3 = inst_r2r_acnt_a2_a $ inst_r2r_aadd_23_a2COUT
-- inst_r2r_aadd_23_a3COUT = CARRY(inst_r2r_acnt_a2_a # !inst_r2r_aadd_23_a2COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	cin => inst_r2r_aadd_23_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a3,
	cout => inst_r2r_aadd_23_a3COUT);

inst_r2r_aadd_23_rtl_2_a93_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a93 = inst_r2r_aadd_23_a3 & !inst_r2r_aup & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C08",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_aadd_23_a3,
	datac => inst_r2r_aup,
	datad => inst_r2r_areduce_nor_21_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a93);

inst_r2r_aadd_11_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a1 = inst_r2r_acnt_a1_a $ inst_r2r_aadd_11_a0COUT
-- inst_r2r_aadd_11_a1COUT = CARRY(!inst_r2r_aadd_11_a0COUT # !inst_r2r_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a1_a,
	cin => inst_r2r_aadd_11_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a1,
	cout => inst_r2r_aadd_11_a1COUT);

inst_r2r_aadd_11_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a2 = inst_r2r_acnt_a2_a $ !inst_r2r_aadd_11_a1COUT
-- inst_r2r_aadd_11_a2COUT = CARRY(inst_r2r_acnt_a2_a & !inst_r2r_aadd_11_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a2_a,
	cin => inst_r2r_aadd_11_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a2,
	cout => inst_r2r_aadd_11_a2COUT);

inst_r2r_aadd_23_rtl_2_a143_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a143 = inst_r2r_aadd_11_a2 # !inst_r2r_areduce_nor_10_a40 & !inst_r2r_areduce_nor_10_a55 & inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a40,
	datab => inst_r2r_areduce_nor_10_a55,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_aadd_11_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a143);

inst_r2r_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a2_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a93 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a143), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E0A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_23_rtl_2_a93,
	datab => inst_r2r_aup,
	datac => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_aadd_23_rtl_2_a143,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a2_a);

inst_r2r_aadd_23_rtl_2_a161_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a161 = inst_r2r_aadd_11_a0 # !inst_r2r_areduce_nor_10_a55 & !inst_r2r_areduce_nor_10_a40 & inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABAA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_11_a0,
	datab => inst_r2r_areduce_nor_10_a55,
	datac => inst_r2r_areduce_nor_10_a40,
	datad => inst_r2r_acnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a161);

inst_r2r_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a0_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a109 # inst_r2r_aadd_23_rtl_2_a161 & inst_r2r_aup), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_23_rtl_2_a109,
	datab => inst_r2r_aadd_23_rtl_2_a161,
	datac => inst_r2r_aup,
	datad => slaveregister_inst_acommand_0_local_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a0_a);

inst_r2r_areduce_nor_10_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_10 = inst_r2r_areduce_nor_10_a40 # !inst_r2r_acnt_a1_a # !inst_r2r_acnt_a2_a # !inst_r2r_acnt_a0_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF7F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a0_a,
	datab => inst_r2r_acnt_a2_a,
	datac => inst_r2r_acnt_a1_a,
	datad => inst_r2r_areduce_nor_10_a40,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_10);

inst_r2r_aup_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aup = DFFE(inst_r2r_aup & inst_r2r_areduce_nor_10 # !inst_r2r_aup & !inst_r2r_areduce_nor_21_a10 & !inst_r2r_areduce_nor_21_a5, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , slaveregister_inst_acommand_0_local_a28_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0D1",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_aup,
	datac => inst_r2r_areduce_nor_10,
	datad => inst_r2r_areduce_nor_21_a5,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => slaveregister_inst_acommand_0_local_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aup);

inst_r2r_aadd_23_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a4 = inst_r2r_acnt_a3_a $ !inst_r2r_aadd_23_a3COUT
-- inst_r2r_aadd_23_a4COUT = CARRY(!inst_r2r_acnt_a3_a & !inst_r2r_aadd_23_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A505",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a3_a,
	cin => inst_r2r_aadd_23_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a4,
	cout => inst_r2r_aadd_23_a4COUT);

inst_r2r_aadd_23_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a5 = inst_r2r_acnt_a4_a $ inst_r2r_aadd_23_a4COUT
-- inst_r2r_aadd_23_a5COUT = CARRY(inst_r2r_acnt_a4_a # !inst_r2r_aadd_23_a4COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5AAF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a4_a,
	cin => inst_r2r_aadd_23_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a5,
	cout => inst_r2r_aadd_23_a5COUT);

inst_r2r_aadd_23_rtl_2_a77_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a77 = !inst_r2r_aup & inst_r2r_aadd_23_a5 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_areduce_nor_21_a5,
	datac => inst_r2r_aup,
	datad => inst_r2r_aadd_23_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a77);

inst_r2r_aadd_11_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a3 = inst_r2r_acnt_a3_a $ inst_r2r_aadd_11_a2COUT
-- inst_r2r_aadd_11_a3COUT = CARRY(!inst_r2r_aadd_11_a2COUT # !inst_r2r_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a3_a,
	cin => inst_r2r_aadd_11_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a3,
	cout => inst_r2r_aadd_11_a3COUT);

inst_r2r_aadd_11_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a4 = inst_r2r_acnt_a4_a $ !inst_r2r_aadd_11_a3COUT
-- inst_r2r_aadd_11_a4COUT = CARRY(inst_r2r_acnt_a4_a & !inst_r2r_aadd_11_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a4_a,
	cin => inst_r2r_aadd_11_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a4,
	cout => inst_r2r_aadd_11_a4COUT);

inst_r2r_aadd_23_rtl_2_a125_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a125 = inst_r2r_aadd_11_a4 # !inst_r2r_areduce_nor_10_a40 & !inst_r2r_areduce_nor_10_a55 & inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a40,
	datab => inst_r2r_areduce_nor_10_a55,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_aadd_11_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a125);

inst_r2r_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a4_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a77 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a125), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A8A0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_0_local_a28_a,
	datab => inst_r2r_aup,
	datac => inst_r2r_aadd_23_rtl_2_a77,
	datad => inst_r2r_aadd_23_rtl_2_a125,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a4_a);

inst_r2r_aadd_23_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a6 = inst_r2r_acnt_a5_a $ !inst_r2r_aadd_23_a5COUT
-- inst_r2r_aadd_23_a6COUT = CARRY(!inst_r2r_acnt_a5_a & !inst_r2r_aadd_23_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C303",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a5_a,
	cin => inst_r2r_aadd_23_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a6,
	cout => inst_r2r_aadd_23_a6COUT);

inst_r2r_aadd_23_rtl_2_a69_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a69 = inst_r2r_aadd_23_a6 & !inst_r2r_aup & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_aadd_23_a6,
	datac => inst_r2r_areduce_nor_21_a5,
	datad => inst_r2r_aup,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a69);

inst_r2r_aadd_11_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a5 = inst_r2r_acnt_a5_a $ inst_r2r_aadd_11_a4COUT
-- inst_r2r_aadd_11_a5COUT = CARRY(!inst_r2r_aadd_11_a4COUT # !inst_r2r_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_r2r_acnt_a5_a,
	cin => inst_r2r_aadd_11_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a5,
	cout => inst_r2r_aadd_11_a5COUT);

inst_r2r_aadd_23_rtl_2_a116_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a116 = inst_r2r_aadd_11_a5 # !inst_r2r_areduce_nor_10_a40 & !inst_r2r_areduce_nor_10_a55 & inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a40,
	datab => inst_r2r_areduce_nor_10_a55,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_aadd_11_a5,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a116);

inst_r2r_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a5_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a69 # inst_r2r_aup & inst_r2r_aadd_23_rtl_2_a116), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_23_rtl_2_a69,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aup,
	datad => inst_r2r_aadd_23_rtl_2_a116,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a5_a);

inst_r2r_areduce_nor_21_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_21_a5 = inst_r2r_acnt_a3_a # inst_r2r_acnt_a5_a # inst_r2r_acnt_a4_a # !inst_r2r_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFFB",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a3_a,
	datab => inst_r2r_acnt_a6_a,
	datac => inst_r2r_acnt_a5_a,
	datad => inst_r2r_acnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_21_a5);

inst_r2r_aadd_23_rtl_2_a101_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a101 = !inst_r2r_aup & inst_r2r_aadd_23_a2 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_areduce_nor_21_a5,
	datac => inst_r2r_aup,
	datad => inst_r2r_aadd_23_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a101);

inst_r2r_aadd_23_rtl_2_a152_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a152 = inst_r2r_aadd_11_a1 # !inst_r2r_areduce_nor_10_a40 & inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a55

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F4",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a40,
	datab => inst_r2r_acnt_a2_a,
	datac => inst_r2r_aadd_11_a1,
	datad => inst_r2r_areduce_nor_10_a55,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a152);

inst_r2r_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a1_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a101 # inst_r2r_aadd_23_rtl_2_a152 & inst_r2r_aup), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EA00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_23_rtl_2_a101,
	datab => inst_r2r_aadd_23_rtl_2_a152,
	datac => inst_r2r_aup,
	datad => slaveregister_inst_acommand_0_local_a28_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a1_a);

inst_r2r_areduce_nor_21_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_21_a10 = inst_r2r_acnt_a1_a # inst_r2r_acnt_a0_a # inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEFE",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a1_a,
	datab => inst_r2r_acnt_a0_a,
	datac => inst_r2r_acnt_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_21_a10);

inst_r2r_aadd_23_rtl_2_a85_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a85 = inst_r2r_aadd_23_a4 & !inst_r2r_aup & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_aadd_23_a4,
	datac => inst_r2r_areduce_nor_21_a5,
	datad => inst_r2r_aup,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a85);

inst_r2r_aadd_23_rtl_2_a134_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a134 = inst_r2r_aadd_11_a3 # inst_r2r_acnt_a2_a & !inst_r2r_areduce_nor_10_a55 & !inst_r2r_areduce_nor_10_a40

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F2",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a2_a,
	datab => inst_r2r_areduce_nor_10_a55,
	datac => inst_r2r_aadd_11_a3,
	datad => inst_r2r_areduce_nor_10_a40,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a134);

inst_r2r_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a3_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & (inst_r2r_aadd_23_rtl_2_a85 # inst_r2r_aadd_23_rtl_2_a134 & inst_r2r_aup), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_23_rtl_2_a85,
	datab => slaveregister_inst_acommand_0_local_a28_a,
	datac => inst_r2r_aadd_23_rtl_2_a134,
	datad => inst_r2r_aup,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a3_a);

inst_r2r_areduce_nor_10_a40_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_areduce_nor_10_a40 = inst_r2r_acnt_a6_a # !inst_r2r_acnt_a4_a # !inst_r2r_acnt_a5_a # !inst_r2r_acnt_a3_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DFFF",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_acnt_a3_a,
	datab => inst_r2r_acnt_a6_a,
	datac => inst_r2r_acnt_a5_a,
	datad => inst_r2r_acnt_a4_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_areduce_nor_10_a40);

inst_r2r_aadd_11_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_11_a6 = inst_r2r_aadd_11_a5COUT $ inst_r2r_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a6_a,
	cin => inst_r2r_aadd_11_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_11_a6);

inst_r2r_aadd_23_rtl_2_a59_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_2_a59 = inst_r2r_aadd_11_a6 # !inst_r2r_areduce_nor_10_a40 & !inst_r2r_areduce_nor_10_a55 & inst_r2r_acnt_a2_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_10_a40,
	datab => inst_r2r_areduce_nor_10_a55,
	datac => inst_r2r_acnt_a2_a,
	datad => inst_r2r_aadd_11_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_2_a59);

inst_r2r_aadd_23_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_a7 = inst_r2r_aadd_23_a6COUT $ !inst_r2r_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "F00F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a6_a,
	cin => inst_r2r_aadd_23_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_a7);

inst_r2r_aadd_23_rtl_1_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aadd_23_rtl_1_a9 = !inst_r2r_aup & inst_r2r_aadd_23_a7 & (inst_r2r_areduce_nor_21_a10 # inst_r2r_areduce_nor_21_a5)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_areduce_nor_21_a10,
	datab => inst_r2r_areduce_nor_21_a5,
	datac => inst_r2r_aup,
	datad => inst_r2r_aadd_23_a7,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_r2r_aadd_23_rtl_1_a9);

inst_r2r_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_acnt_a6_a = DFFE(slaveregister_inst_acommand_0_local_a28_a & !inst_r2r_aadd_23_rtl_1_a9 & (!inst_r2r_aup # !inst_r2r_aadd_23_rtl_2_a59), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0070",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_r2r_aadd_23_rtl_2_a59,
	datab => inst_r2r_aup,
	datac => slaveregister_inst_acommand_0_local_a28_a,
	datad => inst_r2r_aadd_23_rtl_1_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_acnt_a6_a);

inst_r2r_aR2BUS_a6_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a6_a_areg0 = DFFE(!inst_r2r_acnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FF",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a6_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a6_a_areg0);

inst_r2r_aR2BUS_a5_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a5_a_areg0 = DFFE(inst_r2r_acnt_a5_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a5_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a5_a_areg0);

inst_r2r_aR2BUS_a4_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a4_a_areg0 = DFFE(inst_r2r_acnt_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a4_a_areg0);

inst_r2r_aR2BUS_a3_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a3_a_areg0 = DFFE(inst_r2r_acnt_a3_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a3_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a3_a_areg0);

inst_r2r_aR2BUS_a2_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a2_a_areg0 = DFFE(inst_r2r_acnt_a2_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a2_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a2_a_areg0);

inst_r2r_aR2BUS_a1_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a1_a_areg0 = DFFE(inst_r2r_acnt_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_r2r_acnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a1_a_areg0);

inst_r2r_aR2BUS_a0_a_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_r2r_aR2BUS_a0_a_areg0 = DFFE(inst_r2r_acnt_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , !inst_ROC_aRST_areg0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF00",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => inst_r2r_acnt_a0_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => NOT_inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_r2r_aR2BUS_a0_a_areg0);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a1_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a2_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a3_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a4_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a5_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a6_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a7_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a & !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a8_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a $ inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )
-- inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "counter",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a9_a,
	cout => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a = DFFE(slaveregister_inst_acommand_0_local_a26_a & inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a $ !inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A5A5",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	cin => inst_single_led_acnt_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	sclr => NOT_slaveregister_inst_acommand_0_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a);

inst_single_led_acnt_old_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_acnt_old_a10_a = DFFE(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_acnt_old_a10_a);

inst_single_led_atick_aI : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_atick = DFFE(inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a $ inst_single_led_acnt_old_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	datad => inst_single_led_acnt_old_a10_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_atick);

inst_single_led_aSingleLED_TRIGGER_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_single_led_aSingleLED_TRIGGER_areg0 = DFFE(inst_single_led_atick # inst_single_led_acnt_old_a10_a $ inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF3C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => inst_single_led_acnt_old_a10_a,
	datac => inst_single_led_acnt_rtl_0_awysi_counter_asload_path_a10_a,
	datad => inst_single_led_atick,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_single_led_aSingleLED_TRIGGER_areg0);

inst_coinc_ai_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a9 = slaveregister_inst_acommand_2_local_a0_a # slaveregister_inst_acommand_2_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a0_a,
	datac => slaveregister_inst_acommand_2_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a9);

inst_coinc_aadd_25_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a0 = !inst_coinc_acnt_a0_a
-- inst_coinc_aadd_25_a0COUT = CARRY(inst_coinc_acnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "55AA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a0,
	cout => inst_coinc_aadd_25_a0COUT);

inst_coinc_aSelect_543_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_543_a4 = inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CCFC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_543_a4);

inst_coinc_aSelect_540_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_540_a13 = !inst_coinc_astate_a8 & !inst_coinc_ai_a1073

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_ai_a1073,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_540_a13);

inst_coinc_acnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a0_a = DFFE(inst_coinc_acnt_a0_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a0 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a0_a & inst_coinc_aadd_25_a0 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a0_a,
	datab => inst_coinc_aadd_25_a0,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a0_a);

inst_coinc_aadd_25_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a1 = inst_coinc_acnt_a1_a $ inst_coinc_aadd_25_a0COUT
-- inst_coinc_aadd_25_a1COUT = CARRY(!inst_coinc_aadd_25_a0COUT # !inst_coinc_acnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a1_a,
	cin => inst_coinc_aadd_25_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a1,
	cout => inst_coinc_aadd_25_a1COUT);

inst_coinc_acnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a1_a = DFFE(inst_coinc_acnt_a1_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a1 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a1_a & inst_coinc_aadd_25_a1 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a1_a,
	datab => inst_coinc_aadd_25_a1,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a1_a);

inst_coinc_aadd_25_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a2 = inst_coinc_acnt_a2_a $ !inst_coinc_aadd_25_a1COUT
-- inst_coinc_aadd_25_a2COUT = CARRY(inst_coinc_acnt_a2_a & !inst_coinc_aadd_25_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a2_a,
	cin => inst_coinc_aadd_25_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a2,
	cout => inst_coinc_aadd_25_a2COUT);

inst_coinc_acnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a2_a = DFFE(inst_coinc_acnt_a2_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a2 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a2_a & inst_coinc_aadd_25_a2 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a2_a,
	datab => inst_coinc_aadd_25_a2,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a2_a);

inst_coinc_aadd_25_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a3 = inst_coinc_acnt_a3_a $ inst_coinc_aadd_25_a2COUT
-- inst_coinc_aadd_25_a3COUT = CARRY(!inst_coinc_aadd_25_a2COUT # !inst_coinc_acnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a3_a,
	cin => inst_coinc_aadd_25_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a3,
	cout => inst_coinc_aadd_25_a3COUT);

inst_coinc_acnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a3_a = DFFE(inst_coinc_acnt_a3_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a3 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a3_a & inst_coinc_aadd_25_a3 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a3_a,
	datab => inst_coinc_aadd_25_a3,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a3_a);

inst_coinc_aadd_25_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a4 = inst_coinc_acnt_a4_a $ !inst_coinc_aadd_25_a3COUT
-- inst_coinc_aadd_25_a4COUT = CARRY(inst_coinc_acnt_a4_a & !inst_coinc_aadd_25_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a4_a,
	cin => inst_coinc_aadd_25_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a4,
	cout => inst_coinc_aadd_25_a4COUT);

inst_coinc_aSelect_569_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_569_a14 = inst_coinc_aadd_25_a4 # inst_coinc_ai_a1073

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FAFA",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a4,
	datac => inst_coinc_ai_a1073,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_569_a14);

inst_coinc_acnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a4_a = DFFE(inst_coinc_astate_a8 & inst_coinc_acnt_a4_a & inst_coinc_aSelect_543_a4 # !inst_coinc_astate_a8 & (inst_coinc_aSelect_569_a14 # inst_coinc_acnt_a4_a & inst_coinc_aSelect_543_a4), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "DC50",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_acnt_a4_a,
	datac => inst_coinc_aSelect_569_a14,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a4_a);

inst_coinc_aadd_25_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a5 = inst_coinc_acnt_a5_a $ inst_coinc_aadd_25_a4COUT
-- inst_coinc_aadd_25_a5COUT = CARRY(!inst_coinc_aadd_25_a4COUT # !inst_coinc_acnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a5_a,
	cin => inst_coinc_aadd_25_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a5,
	cout => inst_coinc_aadd_25_a5COUT);

inst_coinc_acnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a5_a = DFFE(inst_coinc_acnt_a5_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a5 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a5_a & inst_coinc_aadd_25_a5 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a5_a,
	datab => inst_coinc_aadd_25_a5,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a5_a);

inst_coinc_aadd_25_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a6 = inst_coinc_acnt_a6_a $ !inst_coinc_aadd_25_a5COUT
-- inst_coinc_aadd_25_a6COUT = CARRY(inst_coinc_acnt_a6_a & !inst_coinc_aadd_25_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a6_a,
	cin => inst_coinc_aadd_25_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a6,
	cout => inst_coinc_aadd_25_a6COUT);

inst_coinc_aSelect_567_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_567_a10 = inst_coinc_acnt_a6_a & (inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => inst_coinc_acnt_a6_a,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_567_a10);

inst_coinc_acnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a6_a = DFFE(inst_coinc_aSelect_567_a10 # !inst_coinc_astate_a8 & (inst_coinc_aadd_25_a6 # inst_coinc_ai_a1073), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF54",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_aadd_25_a6,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aSelect_567_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a6_a);

inst_coinc_aadd_25_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a7 = inst_coinc_acnt_a7_a $ inst_coinc_aadd_25_a6COUT
-- inst_coinc_aadd_25_a7COUT = CARRY(!inst_coinc_aadd_25_a6COUT # !inst_coinc_acnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a7_a,
	cin => inst_coinc_aadd_25_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a7,
	cout => inst_coinc_aadd_25_a7COUT);

inst_coinc_aSelect_566_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_566_a10 = inst_coinc_acnt_a7_a & (inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "A0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_acnt_a7_a,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_566_a10);

inst_coinc_acnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a7_a = DFFE(inst_coinc_aSelect_566_a10 # !inst_coinc_astate_a8 & (inst_coinc_aadd_25_a7 # inst_coinc_ai_a1073), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF54",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_aadd_25_a7,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aSelect_566_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a7_a);

inst_coinc_ai_a1426_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1426 = inst_coinc_acnt_a4_a & !inst_coinc_acnt_a5_a & inst_coinc_acnt_a7_a & inst_coinc_acnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2000",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a4_a,
	datab => inst_coinc_acnt_a5_a,
	datac => inst_coinc_acnt_a7_a,
	datad => inst_coinc_acnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1426);

inst_coinc_ai_a1555_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1555 = (!inst_coinc_acnt_a2_a & !inst_coinc_acnt_a3_a & !inst_coinc_acnt_a0_a & !inst_coinc_acnt_a1_a) & CASCADE(inst_coinc_ai_a1426)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a2_a,
	datab => inst_coinc_acnt_a3_a,
	datac => inst_coinc_acnt_a0_a,
	datad => inst_coinc_acnt_a1_a,
	cascin => inst_coinc_ai_a1426,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1555);

inst_coinc_aSelect_565_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_565_a10 = inst_coinc_acnt_a8_a & (inst_coinc_astate_a9 # !inst_coinc_ai_a1072 & inst_coinc_astate_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8A88",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a8_a,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_565_a10);

inst_coinc_aadd_25_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a8 = inst_coinc_acnt_a8_a $ !inst_coinc_aadd_25_a7COUT
-- inst_coinc_aadd_25_a8COUT = CARRY(inst_coinc_acnt_a8_a & !inst_coinc_aadd_25_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a8_a,
	cin => inst_coinc_aadd_25_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a8,
	cout => inst_coinc_aadd_25_a8COUT);

inst_coinc_acnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a8_a = DFFE(inst_coinc_aSelect_565_a10 # !inst_coinc_astate_a8 & (inst_coinc_ai_a1073 # inst_coinc_aadd_25_a8), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F3F2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1073,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_aSelect_565_a10,
	datad => inst_coinc_aadd_25_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a8_a);

inst_coinc_aadd_25_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a9 = inst_coinc_acnt_a9_a $ inst_coinc_aadd_25_a8COUT
-- inst_coinc_aadd_25_a9COUT = CARRY(!inst_coinc_aadd_25_a8COUT # !inst_coinc_acnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a9_a,
	cin => inst_coinc_aadd_25_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a9,
	cout => inst_coinc_aadd_25_a9COUT);

inst_coinc_aSelect_564_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_564_a10 = inst_coinc_acnt_a9_a & (inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "88C8",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => inst_coinc_acnt_a9_a,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_564_a10);

inst_coinc_acnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a9_a = DFFE(inst_coinc_aSelect_564_a10 # !inst_coinc_astate_a8 & (inst_coinc_aadd_25_a9 # inst_coinc_ai_a1073), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF54",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_aadd_25_a9,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aSelect_564_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a9_a);

inst_coinc_aSelect_563_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_563_a10 = inst_coinc_acnt_a10_a & (inst_coinc_astate_a9 # inst_coinc_astate_a10 & !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "C0E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_acnt_a10_a,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_563_a10);

inst_coinc_aadd_25_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a10 = inst_coinc_acnt_a10_a $ !inst_coinc_aadd_25_a9COUT
-- inst_coinc_aadd_25_a10COUT = CARRY(inst_coinc_acnt_a10_a & !inst_coinc_aadd_25_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a10_a,
	cin => inst_coinc_aadd_25_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a10,
	cout => inst_coinc_aadd_25_a10COUT);

inst_coinc_acnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a10_a = DFFE(inst_coinc_aSelect_563_a10 # !inst_coinc_astate_a8 & (inst_coinc_ai_a1073 # inst_coinc_aadd_25_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F5F4",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_ai_a1073,
	datac => inst_coinc_aSelect_563_a10,
	datad => inst_coinc_aadd_25_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a10_a);

inst_coinc_aadd_25_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a11 = inst_coinc_acnt_a11_a $ inst_coinc_aadd_25_a10COUT
-- inst_coinc_aadd_25_a11COUT = CARRY(!inst_coinc_aadd_25_a10COUT # !inst_coinc_acnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a11_a,
	cin => inst_coinc_aadd_25_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a11,
	cout => inst_coinc_aadd_25_a11COUT);

inst_coinc_acnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a11_a = DFFE(inst_coinc_aadd_25_a11 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a11_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a11 & inst_coinc_acnt_a11_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a11,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_acnt_a11_a,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a11_a);

inst_coinc_aadd_25_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a12 = inst_coinc_acnt_a12_a $ !inst_coinc_aadd_25_a11COUT
-- inst_coinc_aadd_25_a12COUT = CARRY(inst_coinc_acnt_a12_a & !inst_coinc_aadd_25_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a12_a,
	cin => inst_coinc_aadd_25_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a12,
	cout => inst_coinc_aadd_25_a12COUT);

inst_coinc_acnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a12_a = DFFE(inst_coinc_aadd_25_a12 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a12_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a12 & inst_coinc_acnt_a12_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a12,
	datab => inst_coinc_acnt_a12_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a12_a);

inst_coinc_aadd_25_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a13 = inst_coinc_acnt_a13_a $ inst_coinc_aadd_25_a12COUT
-- inst_coinc_aadd_25_a13COUT = CARRY(!inst_coinc_aadd_25_a12COUT # !inst_coinc_acnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a13_a,
	cin => inst_coinc_aadd_25_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a13,
	cout => inst_coinc_aadd_25_a13COUT);

inst_coinc_acnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a13_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a13_a # inst_coinc_aadd_25_a13 & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_543_a4 & inst_coinc_aadd_25_a13 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_acnt_a13_a,
	datac => inst_coinc_aadd_25_a13,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a13_a);

inst_coinc_aadd_25_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a14 = inst_coinc_acnt_a14_a $ !inst_coinc_aadd_25_a13COUT
-- inst_coinc_aadd_25_a14COUT = CARRY(inst_coinc_acnt_a14_a & !inst_coinc_aadd_25_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a14_a,
	cin => inst_coinc_aadd_25_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a14,
	cout => inst_coinc_aadd_25_a14COUT);

inst_coinc_acnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a14_a = DFFE(inst_coinc_acnt_a14_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a14) # !inst_coinc_acnt_a14_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a14, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a14_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_25_a14,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a14_a);

inst_coinc_aadd_25_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a15 = inst_coinc_acnt_a15_a $ inst_coinc_aadd_25_a14COUT
-- inst_coinc_aadd_25_a15COUT = CARRY(!inst_coinc_aadd_25_a14COUT # !inst_coinc_acnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a15_a,
	cin => inst_coinc_aadd_25_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a15,
	cout => inst_coinc_aadd_25_a15COUT);

inst_coinc_acnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a15_a = DFFE(inst_coinc_aadd_25_a15 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a15_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a15 & inst_coinc_acnt_a15_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a15,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_acnt_a15_a,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a15_a);

inst_coinc_ai_a1380_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1380 = !inst_coinc_acnt_a14_a & !inst_coinc_acnt_a13_a & !inst_coinc_acnt_a15_a & !inst_coinc_acnt_a12_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a14_a,
	datab => inst_coinc_acnt_a13_a,
	datac => inst_coinc_acnt_a15_a,
	datad => inst_coinc_acnt_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1380);

inst_coinc_ai_a1554_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1554 = (inst_coinc_acnt_a9_a & inst_coinc_acnt_a10_a & !inst_coinc_acnt_a11_a & inst_coinc_acnt_a8_a) & CASCADE(inst_coinc_ai_a1380)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0800",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a9_a,
	datab => inst_coinc_acnt_a10_a,
	datac => inst_coinc_acnt_a11_a,
	datad => inst_coinc_acnt_a8_a,
	cascin => inst_coinc_ai_a1380,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1554);

inst_coinc_aadd_25_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a16 = inst_coinc_acnt_a16_a $ !inst_coinc_aadd_25_a15COUT
-- inst_coinc_aadd_25_a16COUT = CARRY(inst_coinc_acnt_a16_a & !inst_coinc_aadd_25_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	cin => inst_coinc_aadd_25_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a16,
	cout => inst_coinc_aadd_25_a16COUT);

inst_coinc_acnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a16_a = DFFE(inst_coinc_acnt_a16_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a16 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a16_a & inst_coinc_aadd_25_a16 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	datab => inst_coinc_aadd_25_a16,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a16_a);

inst_coinc_aadd_25_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a17 = inst_coinc_acnt_a17_a $ inst_coinc_aadd_25_a16COUT
-- inst_coinc_aadd_25_a17COUT = CARRY(!inst_coinc_aadd_25_a16COUT # !inst_coinc_acnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a17_a,
	cin => inst_coinc_aadd_25_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a17,
	cout => inst_coinc_aadd_25_a17COUT);

inst_coinc_acnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a17_a = DFFE(inst_coinc_acnt_a17_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a17 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a17_a & inst_coinc_aadd_25_a17 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a17_a,
	datab => inst_coinc_aadd_25_a17,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a17_a);

inst_coinc_aadd_25_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a18 = inst_coinc_acnt_a18_a $ !inst_coinc_aadd_25_a17COUT
-- inst_coinc_aadd_25_a18COUT = CARRY(inst_coinc_acnt_a18_a & !inst_coinc_aadd_25_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a18_a,
	cin => inst_coinc_aadd_25_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a18,
	cout => inst_coinc_aadd_25_a18COUT);

inst_coinc_acnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a18_a = DFFE(inst_coinc_aadd_25_a18 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a18_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a18 & inst_coinc_acnt_a18_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a18,
	datab => inst_coinc_acnt_a18_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a18_a);

inst_coinc_aadd_25_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a19 = inst_coinc_acnt_a19_a $ inst_coinc_aadd_25_a18COUT
-- inst_coinc_aadd_25_a19COUT = CARRY(!inst_coinc_aadd_25_a18COUT # !inst_coinc_acnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a19_a,
	cin => inst_coinc_aadd_25_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a19,
	cout => inst_coinc_aadd_25_a19COUT);

inst_coinc_acnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a19_a = DFFE(inst_coinc_aadd_25_a19 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a19_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a19 & inst_coinc_acnt_a19_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a19,
	datab => inst_coinc_acnt_a19_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a19_a);

inst_coinc_aadd_25_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a20 = inst_coinc_acnt_a20_a $ !inst_coinc_aadd_25_a19COUT
-- inst_coinc_aadd_25_a20COUT = CARRY(inst_coinc_acnt_a20_a & !inst_coinc_aadd_25_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a20_a,
	cin => inst_coinc_aadd_25_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a20,
	cout => inst_coinc_aadd_25_a20COUT);

inst_coinc_acnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a20_a = DFFE(inst_coinc_aSelect_543_a4 & (inst_coinc_acnt_a20_a # inst_coinc_aadd_25_a20 & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_543_a4 & inst_coinc_aadd_25_a20 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_543_a4,
	datab => inst_coinc_aadd_25_a20,
	datac => inst_coinc_acnt_a20_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a20_a);

inst_coinc_aadd_25_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a21 = inst_coinc_acnt_a21_a $ inst_coinc_aadd_25_a20COUT
-- inst_coinc_aadd_25_a21COUT = CARRY(!inst_coinc_aadd_25_a20COUT # !inst_coinc_acnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a21_a,
	cin => inst_coinc_aadd_25_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a21,
	cout => inst_coinc_aadd_25_a21COUT);

inst_coinc_acnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a21_a = DFFE(inst_coinc_acnt_a21_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a21 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a21_a & inst_coinc_aadd_25_a21 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a21_a,
	datab => inst_coinc_aadd_25_a21,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a21_a);

inst_coinc_aadd_25_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a22 = inst_coinc_acnt_a22_a $ !inst_coinc_aadd_25_a21COUT
-- inst_coinc_aadd_25_a22COUT = CARRY(inst_coinc_acnt_a22_a & !inst_coinc_aadd_25_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a22_a,
	cin => inst_coinc_aadd_25_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a22,
	cout => inst_coinc_aadd_25_a22COUT);

inst_coinc_acnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a22_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_aadd_25_a22 # inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a22_a) # !inst_coinc_aSelect_540_a13 & inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a22_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aadd_25_a22,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_acnt_a22_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a22_a);

inst_coinc_aadd_25_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a23 = inst_coinc_acnt_a23_a $ inst_coinc_aadd_25_a22COUT
-- inst_coinc_aadd_25_a23COUT = CARRY(!inst_coinc_aadd_25_a22COUT # !inst_coinc_acnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a23_a,
	cin => inst_coinc_aadd_25_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a23,
	cout => inst_coinc_aadd_25_a23COUT);

inst_coinc_acnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a23_a = DFFE(inst_coinc_aadd_25_a23 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a23_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a23 & inst_coinc_acnt_a23_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a23,
	datab => inst_coinc_acnt_a23_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a23_a);

inst_coinc_ai_a1350_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1350 = !inst_coinc_acnt_a20_a & !inst_coinc_acnt_a23_a & !inst_coinc_acnt_a21_a & !inst_coinc_acnt_a22_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a20_a,
	datab => inst_coinc_acnt_a23_a,
	datac => inst_coinc_acnt_a21_a,
	datad => inst_coinc_acnt_a22_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1350);

inst_coinc_ai_a1553_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1553 = (!inst_coinc_acnt_a16_a & !inst_coinc_acnt_a18_a & !inst_coinc_acnt_a17_a & !inst_coinc_acnt_a19_a) & CASCADE(inst_coinc_ai_a1350)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a16_a,
	datab => inst_coinc_acnt_a18_a,
	datac => inst_coinc_acnt_a17_a,
	datad => inst_coinc_acnt_a19_a,
	cascin => inst_coinc_ai_a1350,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1553);

inst_coinc_aadd_25_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a24 = inst_coinc_acnt_a24_a $ !inst_coinc_aadd_25_a23COUT
-- inst_coinc_aadd_25_a24COUT = CARRY(inst_coinc_acnt_a24_a & !inst_coinc_aadd_25_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a24_a,
	cin => inst_coinc_aadd_25_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a24,
	cout => inst_coinc_aadd_25_a24COUT);

inst_coinc_acnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a24_a = DFFE(inst_coinc_aadd_25_a24 & (inst_coinc_aSelect_540_a13 # inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a24_a) # !inst_coinc_aadd_25_a24 & inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a24_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a24,
	datab => inst_coinc_aSelect_543_a4,
	datac => inst_coinc_acnt_a24_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a24_a);

inst_coinc_aadd_25_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a25 = inst_coinc_acnt_a25_a $ inst_coinc_aadd_25_a24COUT
-- inst_coinc_aadd_25_a25COUT = CARRY(!inst_coinc_aadd_25_a24COUT # !inst_coinc_acnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a25_a,
	cin => inst_coinc_aadd_25_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a25,
	cout => inst_coinc_aadd_25_a25COUT);

inst_coinc_acnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a25_a = DFFE(inst_coinc_aadd_25_a25 & (inst_coinc_aSelect_540_a13 # inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a25_a) # !inst_coinc_aadd_25_a25 & inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a25_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a25,
	datab => inst_coinc_aSelect_543_a4,
	datac => inst_coinc_acnt_a25_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a25_a);

inst_coinc_aadd_25_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a26 = inst_coinc_acnt_a26_a $ !inst_coinc_aadd_25_a25COUT
-- inst_coinc_aadd_25_a26COUT = CARRY(inst_coinc_acnt_a26_a & !inst_coinc_aadd_25_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a26_a,
	cin => inst_coinc_aadd_25_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a26,
	cout => inst_coinc_aadd_25_a26COUT);

inst_coinc_acnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a26_a = DFFE(inst_coinc_acnt_a26_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a26 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a26_a & inst_coinc_aadd_25_a26 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a26_a,
	datab => inst_coinc_aadd_25_a26,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a26_a);

inst_coinc_aadd_25_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a27 = inst_coinc_acnt_a27_a $ inst_coinc_aadd_25_a26COUT
-- inst_coinc_aadd_25_a27COUT = CARRY(!inst_coinc_aadd_25_a26COUT # !inst_coinc_acnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a27_a,
	cin => inst_coinc_aadd_25_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a27,
	cout => inst_coinc_aadd_25_a27COUT);

inst_coinc_acnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a27_a = DFFE(inst_coinc_acnt_a27_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a27) # !inst_coinc_acnt_a27_a & inst_coinc_aSelect_540_a13 & inst_coinc_aadd_25_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a27_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aadd_25_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a27_a);

inst_coinc_aadd_25_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a28 = inst_coinc_acnt_a28_a $ !inst_coinc_aadd_25_a27COUT
-- inst_coinc_aadd_25_a28COUT = CARRY(inst_coinc_acnt_a28_a & !inst_coinc_aadd_25_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a28_a,
	cin => inst_coinc_aadd_25_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a28,
	cout => inst_coinc_aadd_25_a28COUT);

inst_coinc_acnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a28_a = DFFE(inst_coinc_aadd_25_a28 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a28_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a28 & inst_coinc_acnt_a28_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a28,
	datab => inst_coinc_acnt_a28_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aSelect_543_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a28_a);

inst_coinc_aadd_25_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a29 = inst_coinc_acnt_a29_a $ inst_coinc_aadd_25_a28COUT
-- inst_coinc_aadd_25_a29COUT = CARRY(!inst_coinc_aadd_25_a28COUT # !inst_coinc_acnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a29_a,
	cin => inst_coinc_aadd_25_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a29,
	cout => inst_coinc_aadd_25_a29COUT);

inst_coinc_acnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a29_a = DFFE(inst_coinc_aadd_25_a29 & (inst_coinc_aSelect_540_a13 # inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a29_a) # !inst_coinc_aadd_25_a29 & inst_coinc_aSelect_543_a4 & inst_coinc_acnt_a29_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a29,
	datab => inst_coinc_aSelect_543_a4,
	datac => inst_coinc_acnt_a29_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a29_a);

inst_coinc_aadd_25_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a30 = inst_coinc_acnt_a30_a $ !inst_coinc_aadd_25_a29COUT
-- inst_coinc_aadd_25_a30COUT = CARRY(inst_coinc_acnt_a30_a & !inst_coinc_aadd_25_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_acnt_a30_a,
	cin => inst_coinc_aadd_25_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a30,
	cout => inst_coinc_aadd_25_a30COUT);

inst_coinc_acnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a30_a = DFFE(inst_coinc_aadd_25_a30 & (inst_coinc_aSelect_540_a13 # inst_coinc_acnt_a30_a & inst_coinc_aSelect_543_a4) # !inst_coinc_aadd_25_a30 & inst_coinc_acnt_a30_a & inst_coinc_aSelect_543_a4, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aadd_25_a30,
	datab => inst_coinc_acnt_a30_a,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a30_a);

inst_coinc_aadd_25_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_25_a31 = inst_coinc_acnt_a31_a $ inst_coinc_aadd_25_a30COUT

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a31_a,
	cin => inst_coinc_aadd_25_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_25_a31);

inst_coinc_acnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_acnt_a31_a = DFFE(inst_coinc_acnt_a31_a & (inst_coinc_aSelect_543_a4 # inst_coinc_aadd_25_a31 & inst_coinc_aSelect_540_a13) # !inst_coinc_acnt_a31_a & inst_coinc_aadd_25_a31 & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a31_a,
	datab => inst_coinc_aadd_25_a31,
	datac => inst_coinc_aSelect_543_a4,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_acnt_a31_a);

inst_coinc_ai_a1336_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1336 = !inst_coinc_acnt_a31_a & !inst_coinc_acnt_a28_a & !inst_coinc_acnt_a29_a & !inst_coinc_acnt_a30_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a31_a,
	datab => inst_coinc_acnt_a28_a,
	datac => inst_coinc_acnt_a29_a,
	datad => inst_coinc_acnt_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1336);

inst_coinc_ai_a1552_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1552 = (!inst_coinc_acnt_a27_a & !inst_coinc_acnt_a24_a & !inst_coinc_acnt_a25_a & !inst_coinc_acnt_a26_a) & CASCADE(inst_coinc_ai_a1336)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_acnt_a27_a,
	datab => inst_coinc_acnt_a24_a,
	datac => inst_coinc_acnt_a25_a,
	datad => inst_coinc_acnt_a26_a,
	cascin => inst_coinc_ai_a1336,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1552);

inst_coinc_ai_a1073_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1073 = inst_coinc_ai_a1555 & inst_coinc_ai_a1554 & inst_coinc_ai_a1553 & inst_coinc_ai_a1552

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1555,
	datab => inst_coinc_ai_a1554,
	datac => inst_coinc_ai_a1553,
	datad => inst_coinc_ai_a1552,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1073);

inst_coinc_ai_a501_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a501 = !inst_coinc_astate_a8 & (!slaveregister_inst_acommand_2_local_a0_a & !slaveregister_inst_acommand_2_local_a1_a # !inst_coinc_ai_a1073)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0133",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a0_a,
	datab => inst_coinc_astate_a8,
	datac => slaveregister_inst_acommand_2_local_a1_a,
	datad => inst_coinc_ai_a1073,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a501);

inst_coinc_astate_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a8 = DFFE(!inst_coinc_ai_a501 & (!inst_coinc_astate_a10 # !inst_coinc_ai_a1072 # !inst_coinc_ai_a9), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "1555",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a501,
	datab => inst_coinc_ai_a9,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a8);

inst_coinc_ai_a483_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a483 = inst_coinc_astate_a9 & (!slaveregister_inst_acommand_2_local_a0_a & !slaveregister_inst_acommand_2_local_a1_a # !inst_coinc_ai_a1072)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0A2A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => slaveregister_inst_acommand_2_local_a0_a,
	datac => inst_coinc_ai_a1072,
	datad => slaveregister_inst_acommand_2_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a483);

inst_coinc_astate_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a9 = DFFE(inst_coinc_ai_a483 # inst_coinc_ai_a9 & !inst_coinc_astate_a8 & inst_coinc_ai_a1073, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF20",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a9,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_ai_a483,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a9);

inst_coinc_astate_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_astate_a10 = DFFE(inst_coinc_ai_a1072 & (inst_coinc_ai_a9 & inst_coinc_astate_a9 # !inst_coinc_ai_a9 & inst_coinc_astate_a10) # !inst_coinc_ai_a1072 & inst_coinc_astate_a10, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "E4CC",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1072,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_ai_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_astate_a10);

inst_coinc_aSelect_509_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_509_a13 = !inst_coinc_ai_a1072 & (inst_coinc_astate_a10 # inst_coinc_astate_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00FC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_509_a13);

inst_coinc_aSelect_509_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_509_a4 = inst_coinc_astate_a9 # inst_coinc_astate_a10

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_astate_a10,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_509_a4);

inst_coinc_aadd_133_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a0 = !inst_coinc_await_cnt_a0_a
-- inst_coinc_aadd_133_a0COUT = CARRY(inst_coinc_await_cnt_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	packed_mode => "false",
	lut_mask => "33CC",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a0,
	cout => inst_coinc_aadd_133_a0COUT);

inst_coinc_aSelect_540_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_540_a10 = !inst_coinc_ai_a1072 & inst_coinc_aadd_133_a0 & (inst_coinc_astate_a9 # inst_coinc_astate_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => inst_coinc_ai_a1072,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_aadd_133_a0,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_540_a10);

inst_coinc_await_cnt_a31_a_a0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a31_a_a0 = !inst_ROC_aRST_areg0 & (slaveregister_inst_acommand_2_local_a0_a # slaveregister_inst_acommand_2_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3330",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_ROC_aRST_areg0,
	datac => slaveregister_inst_acommand_2_local_a0_a,
	datad => slaveregister_inst_acommand_2_local_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_await_cnt_a31_a_a0);

inst_coinc_await_cnt_a0_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a0_a = DFFE(inst_coinc_aSelect_540_a10 # !inst_coinc_astate_a8 & inst_coinc_await_cnt_a0_a & !inst_coinc_ai_a1073, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF04",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datab => inst_coinc_await_cnt_a0_a,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aSelect_540_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a0_a);

inst_coinc_aadd_133_a1_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a1 = inst_coinc_await_cnt_a1_a $ inst_coinc_aadd_133_a0COUT
-- inst_coinc_aadd_133_a1COUT = CARRY(!inst_coinc_aadd_133_a0COUT # !inst_coinc_await_cnt_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a1_a,
	cin => inst_coinc_aadd_133_a0COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a1,
	cout => inst_coinc_aadd_133_a1COUT);

inst_coinc_aSelect_539_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_539_a10 = !inst_coinc_ai_a1072 & inst_coinc_aadd_133_a1 & (inst_coinc_astate_a10 # inst_coinc_astate_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3200",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => inst_coinc_ai_a1072,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_aadd_133_a1,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_539_a10);

inst_coinc_await_cnt_a1_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a1_a = DFFE(inst_coinc_aSelect_539_a10 # !inst_coinc_ai_a1073 & !inst_coinc_astate_a8 & inst_coinc_await_cnt_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F1F0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1073,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_aSelect_539_a10,
	datad => inst_coinc_await_cnt_a1_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a1_a);

inst_coinc_aadd_133_a2_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a2 = inst_coinc_await_cnt_a2_a $ !inst_coinc_aadd_133_a1COUT
-- inst_coinc_aadd_133_a2COUT = CARRY(inst_coinc_await_cnt_a2_a & !inst_coinc_aadd_133_a1COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a2_a,
	cin => inst_coinc_aadd_133_a1COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a2,
	cout => inst_coinc_aadd_133_a2COUT);

inst_coinc_aSelect_538_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_538_a24 = inst_coinc_astate_a10 & (inst_coinc_ai_a1072 # inst_coinc_aadd_133_a2)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F0A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1072,
	datac => inst_coinc_astate_a10,
	datad => inst_coinc_aadd_133_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_538_a24);

inst_coinc_aSelect_538_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_538_a23 = inst_coinc_astate_a9 & !inst_coinc_ai_a1072 & inst_coinc_aadd_133_a2

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0C00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_aadd_133_a2,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_538_a23);

inst_coinc_await_cnt_a2_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a2_a = DFFE(inst_coinc_aSelect_538_a24 # inst_coinc_aSelect_538_a23 # inst_coinc_await_cnt_a2_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FEEE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_538_a24,
	datab => inst_coinc_aSelect_538_a23,
	datac => inst_coinc_await_cnt_a2_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a2_a);

inst_coinc_aadd_133_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a3 = inst_coinc_await_cnt_a3_a $ inst_coinc_aadd_133_a2COUT
-- inst_coinc_aadd_133_a3COUT = CARRY(!inst_coinc_aadd_133_a2COUT # !inst_coinc_await_cnt_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a3_a,
	cin => inst_coinc_aadd_133_a2COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a3,
	cout => inst_coinc_aadd_133_a3COUT);

inst_coinc_aSelect_537_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_537_a10 = !inst_coinc_ai_a1072 & inst_coinc_aadd_133_a3 & (inst_coinc_astate_a10 # inst_coinc_astate_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_aadd_133_a3,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_537_a10);

inst_coinc_await_cnt_a3_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a3_a = DFFE(inst_coinc_aSelect_537_a10 # inst_coinc_await_cnt_a3_a & !inst_coinc_ai_a1073 & !inst_coinc_astate_a8, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "AAAE",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_537_a10,
	datab => inst_coinc_await_cnt_a3_a,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_astate_a8,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a3_a);

inst_coinc_aadd_133_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a4 = inst_coinc_await_cnt_a4_a $ !inst_coinc_aadd_133_a3COUT
-- inst_coinc_aadd_133_a4COUT = CARRY(inst_coinc_await_cnt_a4_a & !inst_coinc_aadd_133_a3COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a4_a,
	cin => inst_coinc_aadd_133_a3COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a4,
	cout => inst_coinc_aadd_133_a4COUT);

inst_coinc_aSelect_536_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_536_a10 = !inst_coinc_ai_a1072 & inst_coinc_aadd_133_a4 & (inst_coinc_astate_a10 # inst_coinc_astate_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0E00",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a10,
	datab => inst_coinc_astate_a9,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_aadd_133_a4,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_536_a10);

inst_coinc_await_cnt_a4_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a4_a = DFFE(inst_coinc_aSelect_536_a10 # !inst_coinc_astate_a8 & !inst_coinc_ai_a1073 & inst_coinc_await_cnt_a4_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ABAA",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_536_a10,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_await_cnt_a4_a,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a4_a);

inst_coinc_aadd_133_a5_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a5 = inst_coinc_await_cnt_a5_a $ inst_coinc_aadd_133_a4COUT
-- inst_coinc_aadd_133_a5COUT = CARRY(!inst_coinc_aadd_133_a4COUT # !inst_coinc_await_cnt_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a5_a,
	cin => inst_coinc_aadd_133_a4COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a5,
	cout => inst_coinc_aadd_133_a5COUT);

inst_coinc_aSelect_535_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_535_a10 = inst_coinc_aadd_133_a5 & !inst_coinc_ai_a1072 & (inst_coinc_astate_a9 # inst_coinc_astate_a10)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "00E0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a9,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_aadd_133_a5,
	datad => inst_coinc_ai_a1072,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_535_a10);

inst_coinc_await_cnt_a5_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a5_a = DFFE(inst_coinc_aSelect_535_a10 # inst_coinc_await_cnt_a5_a & !inst_coinc_astate_a8 & !inst_coinc_ai_a1073, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF02",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a5_a,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_ai_a1073,
	datad => inst_coinc_aSelect_535_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a5_a);

inst_coinc_aadd_133_a6_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a6 = inst_coinc_await_cnt_a6_a $ !inst_coinc_aadd_133_a5COUT
-- inst_coinc_aadd_133_a6COUT = CARRY(inst_coinc_await_cnt_a6_a & !inst_coinc_aadd_133_a5COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a6_a,
	cin => inst_coinc_aadd_133_a5COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a6,
	cout => inst_coinc_aadd_133_a6COUT);

inst_coinc_aSelect_534_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_534_a10 = !inst_coinc_ai_a1072 & inst_coinc_aadd_133_a6 & (inst_coinc_astate_a10 # inst_coinc_astate_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5400",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1072,
	datab => inst_coinc_astate_a10,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_aadd_133_a6,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_534_a10);

inst_coinc_await_cnt_a6_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a6_a = DFFE(inst_coinc_aSelect_534_a10 # !inst_coinc_ai_a1073 & !inst_coinc_astate_a8 & inst_coinc_await_cnt_a6_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF10",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1073,
	datab => inst_coinc_astate_a8,
	datac => inst_coinc_await_cnt_a6_a,
	datad => inst_coinc_aSelect_534_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a6_a);

inst_coinc_aadd_133_a7_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a7 = inst_coinc_await_cnt_a7_a $ inst_coinc_aadd_133_a6COUT
-- inst_coinc_aadd_133_a7COUT = CARRY(!inst_coinc_aadd_133_a6COUT # !inst_coinc_await_cnt_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a7_a,
	cin => inst_coinc_aadd_133_a6COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a7,
	cout => inst_coinc_aadd_133_a7COUT);

inst_coinc_aSelect_533_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_533_a3 = !inst_coinc_astate_a8 & inst_coinc_await_cnt_a7_a & !inst_coinc_ai_a1073

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datac => inst_coinc_await_cnt_a7_a,
	datad => inst_coinc_ai_a1073,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_533_a3);

inst_coinc_await_cnt_a7_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a7_a = DFFE(inst_coinc_aSelect_533_a3 # inst_coinc_aSelect_509_a4 & inst_coinc_aadd_133_a7 & !inst_coinc_ai_a1072, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a4,
	datab => inst_coinc_aadd_133_a7,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_aSelect_533_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a7_a);

inst_coinc_aadd_133_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a8 = inst_coinc_await_cnt_a8_a $ !inst_coinc_aadd_133_a7COUT
-- inst_coinc_aadd_133_a8COUT = CARRY(inst_coinc_await_cnt_a8_a & !inst_coinc_aadd_133_a7COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a8_a,
	cin => inst_coinc_aadd_133_a7COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a8,
	cout => inst_coinc_aadd_133_a8COUT);

inst_coinc_aSelect_532_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_532_a3 = !inst_coinc_astate_a8 & inst_coinc_await_cnt_a8_a & !inst_coinc_ai_a1073

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datac => inst_coinc_await_cnt_a8_a,
	datad => inst_coinc_ai_a1073,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_532_a3);

inst_coinc_await_cnt_a8_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a8_a = DFFE(inst_coinc_aSelect_532_a3 # inst_coinc_aSelect_509_a4 & inst_coinc_aadd_133_a8 & !inst_coinc_ai_a1072, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a4,
	datab => inst_coinc_aadd_133_a8,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_aSelect_532_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a8_a);

inst_coinc_aadd_133_a9_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a9 = inst_coinc_await_cnt_a9_a $ inst_coinc_aadd_133_a8COUT
-- inst_coinc_aadd_133_a9COUT = CARRY(!inst_coinc_aadd_133_a8COUT # !inst_coinc_await_cnt_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a9_a,
	cin => inst_coinc_aadd_133_a8COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a9,
	cout => inst_coinc_aadd_133_a9COUT);

inst_coinc_aSelect_531_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_531_a3 = inst_coinc_await_cnt_a9_a & !inst_coinc_astate_a8 & !inst_coinc_ai_a1073

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "000A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a9_a,
	datac => inst_coinc_astate_a8,
	datad => inst_coinc_ai_a1073,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_531_a3);

inst_coinc_await_cnt_a9_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a9_a = DFFE(inst_coinc_aSelect_531_a3 # inst_coinc_aSelect_509_a4 & inst_coinc_aadd_133_a9 & !inst_coinc_ai_a1072, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a4,
	datab => inst_coinc_aadd_133_a9,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_aSelect_531_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a9_a);

inst_coinc_aadd_133_a10_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a10 = inst_coinc_await_cnt_a10_a $ !inst_coinc_aadd_133_a9COUT
-- inst_coinc_aadd_133_a10COUT = CARRY(inst_coinc_await_cnt_a10_a & !inst_coinc_aadd_133_a9COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a10_a,
	cin => inst_coinc_aadd_133_a9COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a10,
	cout => inst_coinc_aadd_133_a10COUT);

inst_coinc_aSelect_530_a3_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aSelect_530_a3 = !inst_coinc_astate_a8 & inst_coinc_await_cnt_a10_a & !inst_coinc_ai_a1073

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0050",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_astate_a8,
	datac => inst_coinc_await_cnt_a10_a,
	datad => inst_coinc_ai_a1073,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aSelect_530_a3);

inst_coinc_await_cnt_a10_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a10_a = DFFE(inst_coinc_aSelect_530_a3 # inst_coinc_aSelect_509_a4 & inst_coinc_aadd_133_a10 & !inst_coinc_ai_a1072, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF08",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a4,
	datab => inst_coinc_aadd_133_a10,
	datac => inst_coinc_ai_a1072,
	datad => inst_coinc_aSelect_530_a3,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a10_a);

inst_coinc_aadd_133_a11_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a11 = inst_coinc_await_cnt_a11_a $ inst_coinc_aadd_133_a10COUT
-- inst_coinc_aadd_133_a11COUT = CARRY(!inst_coinc_aadd_133_a10COUT # !inst_coinc_await_cnt_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a11_a,
	cin => inst_coinc_aadd_133_a10COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a11,
	cout => inst_coinc_aadd_133_a11COUT);

inst_coinc_await_cnt_a11_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a11_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a11 # inst_coinc_await_cnt_a11_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a11_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a11_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a11,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a11_a);

inst_coinc_aadd_133_a12_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a12 = inst_coinc_await_cnt_a12_a $ !inst_coinc_aadd_133_a11COUT
-- inst_coinc_aadd_133_a12COUT = CARRY(inst_coinc_await_cnt_a12_a & !inst_coinc_aadd_133_a11COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a12_a,
	cin => inst_coinc_aadd_133_a11COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a12,
	cout => inst_coinc_aadd_133_a12COUT);

inst_coinc_await_cnt_a12_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a12_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a12 # inst_coinc_await_cnt_a12_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a12_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a12_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a12,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a12_a);

inst_coinc_aadd_133_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a13 = inst_coinc_await_cnt_a13_a $ inst_coinc_aadd_133_a12COUT
-- inst_coinc_aadd_133_a13COUT = CARRY(!inst_coinc_aadd_133_a12COUT # !inst_coinc_await_cnt_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a13_a,
	cin => inst_coinc_aadd_133_a12COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a13,
	cout => inst_coinc_aadd_133_a13COUT);

inst_coinc_await_cnt_a13_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a13_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a13 # inst_coinc_await_cnt_a13_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a13_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a13_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a13_a);

inst_coinc_aadd_133_a14_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a14 = inst_coinc_await_cnt_a14_a $ !inst_coinc_aadd_133_a13COUT
-- inst_coinc_aadd_133_a14COUT = CARRY(inst_coinc_await_cnt_a14_a & !inst_coinc_aadd_133_a13COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a14_a,
	cin => inst_coinc_aadd_133_a13COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a14,
	cout => inst_coinc_aadd_133_a14COUT);

inst_coinc_await_cnt_a14_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a14_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a14 # inst_coinc_await_cnt_a14_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a14_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a14_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a14,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a14_a);

inst_coinc_aadd_133_a15_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a15 = inst_coinc_await_cnt_a15_a $ inst_coinc_aadd_133_a14COUT
-- inst_coinc_aadd_133_a15COUT = CARRY(!inst_coinc_aadd_133_a14COUT # !inst_coinc_await_cnt_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a15_a,
	cin => inst_coinc_aadd_133_a14COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a15,
	cout => inst_coinc_aadd_133_a15COUT);

inst_coinc_await_cnt_a15_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a15_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a15 # inst_coinc_await_cnt_a15_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a15_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a15_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a15,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a15_a);

inst_coinc_aadd_133_a16_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a16 = inst_coinc_await_cnt_a16_a $ !inst_coinc_aadd_133_a15COUT
-- inst_coinc_aadd_133_a16COUT = CARRY(inst_coinc_await_cnt_a16_a & !inst_coinc_aadd_133_a15COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	cin => inst_coinc_aadd_133_a15COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a16,
	cout => inst_coinc_aadd_133_a16COUT);

inst_coinc_await_cnt_a16_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a16_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a16 # inst_coinc_await_cnt_a16_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a16_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a16_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a16,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a16_a);

inst_coinc_aadd_133_a17_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a17 = inst_coinc_await_cnt_a17_a $ inst_coinc_aadd_133_a16COUT
-- inst_coinc_aadd_133_a17COUT = CARRY(!inst_coinc_aadd_133_a16COUT # !inst_coinc_await_cnt_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a17_a,
	cin => inst_coinc_aadd_133_a16COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a17,
	cout => inst_coinc_aadd_133_a17COUT);

inst_coinc_await_cnt_a17_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a17_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a17 # inst_coinc_await_cnt_a17_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a17_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a17_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a17,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a17_a);

inst_coinc_aadd_133_a18_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a18 = inst_coinc_await_cnt_a18_a $ !inst_coinc_aadd_133_a17COUT
-- inst_coinc_aadd_133_a18COUT = CARRY(inst_coinc_await_cnt_a18_a & !inst_coinc_aadd_133_a17COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a18_a,
	cin => inst_coinc_aadd_133_a17COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a18,
	cout => inst_coinc_aadd_133_a18COUT);

inst_coinc_await_cnt_a18_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a18_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a18 # inst_coinc_await_cnt_a18_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a18_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a18_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a18,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a18_a);

inst_coinc_aadd_133_a19_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a19 = inst_coinc_await_cnt_a19_a $ inst_coinc_aadd_133_a18COUT
-- inst_coinc_aadd_133_a19COUT = CARRY(!inst_coinc_aadd_133_a18COUT # !inst_coinc_await_cnt_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a19_a,
	cin => inst_coinc_aadd_133_a18COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a19,
	cout => inst_coinc_aadd_133_a19COUT);

inst_coinc_await_cnt_a19_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a19_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a19 # inst_coinc_await_cnt_a19_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a19_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a19_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a19,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a19_a);

inst_coinc_aadd_133_a20_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a20 = inst_coinc_await_cnt_a20_a $ !inst_coinc_aadd_133_a19COUT
-- inst_coinc_aadd_133_a20COUT = CARRY(inst_coinc_await_cnt_a20_a & !inst_coinc_aadd_133_a19COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a20_a,
	cin => inst_coinc_aadd_133_a19COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a20,
	cout => inst_coinc_aadd_133_a20COUT);

inst_coinc_await_cnt_a20_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a20_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a20 # inst_coinc_await_cnt_a20_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a20_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a20_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a20,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a20_a);

inst_coinc_aadd_133_a21_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a21 = inst_coinc_await_cnt_a21_a $ inst_coinc_aadd_133_a20COUT
-- inst_coinc_aadd_133_a21COUT = CARRY(!inst_coinc_aadd_133_a20COUT # !inst_coinc_await_cnt_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a21_a,
	cin => inst_coinc_aadd_133_a20COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a21,
	cout => inst_coinc_aadd_133_a21COUT);

inst_coinc_await_cnt_a21_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a21_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a21 # inst_coinc_await_cnt_a21_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a21_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a21_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a21,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a21_a);

inst_coinc_aadd_133_a22_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a22 = inst_coinc_await_cnt_a22_a $ !inst_coinc_aadd_133_a21COUT
-- inst_coinc_aadd_133_a22COUT = CARRY(inst_coinc_await_cnt_a22_a & !inst_coinc_aadd_133_a21COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a22_a,
	cin => inst_coinc_aadd_133_a21COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a22,
	cout => inst_coinc_aadd_133_a22COUT);

inst_coinc_await_cnt_a22_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a22_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a22 # inst_coinc_await_cnt_a22_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a22_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a22_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a22,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a22_a);

inst_coinc_aadd_133_a23_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a23 = inst_coinc_await_cnt_a23_a $ inst_coinc_aadd_133_a22COUT
-- inst_coinc_aadd_133_a23COUT = CARRY(!inst_coinc_aadd_133_a22COUT # !inst_coinc_await_cnt_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a23_a,
	cin => inst_coinc_aadd_133_a22COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a23,
	cout => inst_coinc_aadd_133_a23COUT);

inst_coinc_await_cnt_a23_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a23_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a23 # inst_coinc_await_cnt_a23_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a23_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "EAC0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_await_cnt_a23_a,
	datac => inst_coinc_aSelect_540_a13,
	datad => inst_coinc_aadd_133_a23,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a23_a);

inst_coinc_ai_a1164_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1164 = !inst_coinc_await_cnt_a22_a & !inst_coinc_await_cnt_a23_a & !inst_coinc_await_cnt_a21_a & !inst_coinc_await_cnt_a20_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a22_a,
	datab => inst_coinc_await_cnt_a23_a,
	datac => inst_coinc_await_cnt_a21_a,
	datad => inst_coinc_await_cnt_a20_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1164);

inst_coinc_ai_a1549_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1549 = (!inst_coinc_await_cnt_a16_a & !inst_coinc_await_cnt_a18_a & !inst_coinc_await_cnt_a17_a & !inst_coinc_await_cnt_a19_a) & CASCADE(inst_coinc_ai_a1164)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a16_a,
	datab => inst_coinc_await_cnt_a18_a,
	datac => inst_coinc_await_cnt_a17_a,
	datad => inst_coinc_await_cnt_a19_a,
	cascin => inst_coinc_ai_a1164,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1549);

inst_coinc_ai_a1194_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1194 = !inst_coinc_await_cnt_a15_a & !inst_coinc_await_cnt_a13_a & !inst_coinc_await_cnt_a12_a & !inst_coinc_await_cnt_a14_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a15_a,
	datab => inst_coinc_await_cnt_a13_a,
	datac => inst_coinc_await_cnt_a12_a,
	datad => inst_coinc_await_cnt_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1194);

inst_coinc_ai_a1550_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1550 = (!inst_coinc_await_cnt_a11_a & !inst_coinc_await_cnt_a9_a & !inst_coinc_await_cnt_a10_a & !inst_coinc_await_cnt_a8_a) & CASCADE(inst_coinc_ai_a1194)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a11_a,
	datab => inst_coinc_await_cnt_a9_a,
	datac => inst_coinc_await_cnt_a10_a,
	datad => inst_coinc_await_cnt_a8_a,
	cascin => inst_coinc_ai_a1194,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1550);

inst_coinc_aadd_133_a24_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a24 = inst_coinc_await_cnt_a24_a $ !inst_coinc_aadd_133_a23COUT
-- inst_coinc_aadd_133_a24COUT = CARRY(inst_coinc_await_cnt_a24_a & !inst_coinc_aadd_133_a23COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a24_a,
	cin => inst_coinc_aadd_133_a23COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a24,
	cout => inst_coinc_aadd_133_a24COUT);

inst_coinc_await_cnt_a24_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a24_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a24_a # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a24) # !inst_coinc_aSelect_540_a13 & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a24, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aSelect_509_a13,
	datac => inst_coinc_await_cnt_a24_a,
	datad => inst_coinc_aadd_133_a24,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a24_a);

inst_coinc_aadd_133_a25_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a25 = inst_coinc_await_cnt_a25_a $ inst_coinc_aadd_133_a24COUT
-- inst_coinc_aadd_133_a25COUT = CARRY(!inst_coinc_aadd_133_a24COUT # !inst_coinc_await_cnt_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a25_a,
	cin => inst_coinc_aadd_133_a24COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a25,
	cout => inst_coinc_aadd_133_a25COUT);

inst_coinc_await_cnt_a25_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a25_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a25_a # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a25) # !inst_coinc_aSelect_540_a13 & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a25, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aSelect_509_a13,
	datac => inst_coinc_await_cnt_a25_a,
	datad => inst_coinc_aadd_133_a25,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a25_a);

inst_coinc_aadd_133_a26_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a26 = inst_coinc_await_cnt_a26_a $ !inst_coinc_aadd_133_a25COUT
-- inst_coinc_aadd_133_a26COUT = CARRY(inst_coinc_await_cnt_a26_a & !inst_coinc_aadd_133_a25COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a26_a,
	cin => inst_coinc_aadd_133_a25COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a26,
	cout => inst_coinc_aadd_133_a26COUT);

inst_coinc_await_cnt_a26_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a26_a = DFFE(inst_coinc_await_cnt_a26_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a26 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a26_a & inst_coinc_aadd_133_a26 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a26_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a26,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a26_a);

inst_coinc_aadd_133_a27_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a27 = inst_coinc_await_cnt_a27_a $ inst_coinc_aadd_133_a26COUT
-- inst_coinc_aadd_133_a27COUT = CARRY(!inst_coinc_aadd_133_a26COUT # !inst_coinc_await_cnt_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a27_a,
	cin => inst_coinc_aadd_133_a26COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a27,
	cout => inst_coinc_aadd_133_a27COUT);

inst_coinc_await_cnt_a27_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a27_a = DFFE(inst_coinc_aSelect_540_a13 & (inst_coinc_await_cnt_a27_a # inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a27) # !inst_coinc_aSelect_540_a13 & inst_coinc_aSelect_509_a13 & inst_coinc_aadd_133_a27, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "ECA0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_540_a13,
	datab => inst_coinc_aSelect_509_a13,
	datac => inst_coinc_await_cnt_a27_a,
	datad => inst_coinc_aadd_133_a27,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a27_a);

inst_coinc_aadd_133_a28_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a28 = inst_coinc_await_cnt_a28_a $ !inst_coinc_aadd_133_a27COUT
-- inst_coinc_aadd_133_a28COUT = CARRY(inst_coinc_await_cnt_a28_a & !inst_coinc_aadd_133_a27COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a28_a,
	cin => inst_coinc_aadd_133_a27COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a28,
	cout => inst_coinc_aadd_133_a28COUT);

inst_coinc_await_cnt_a28_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a28_a = DFFE(inst_coinc_await_cnt_a28_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a28 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a28_a & inst_coinc_aadd_133_a28 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a28_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a28,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a28_a);

inst_coinc_aadd_133_a29_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a29 = inst_coinc_await_cnt_a29_a $ inst_coinc_aadd_133_a28COUT
-- inst_coinc_aadd_133_a29COUT = CARRY(!inst_coinc_aadd_133_a28COUT # !inst_coinc_await_cnt_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a29_a,
	cin => inst_coinc_aadd_133_a28COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a29,
	cout => inst_coinc_aadd_133_a29COUT);

inst_coinc_await_cnt_a29_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a29_a = DFFE(inst_coinc_aSelect_509_a13 & (inst_coinc_aadd_133_a29 # inst_coinc_await_cnt_a29_a & inst_coinc_aSelect_540_a13) # !inst_coinc_aSelect_509_a13 & inst_coinc_await_cnt_a29_a & inst_coinc_aSelect_540_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_aSelect_509_a13,
	datab => inst_coinc_aadd_133_a29,
	datac => inst_coinc_await_cnt_a29_a,
	datad => inst_coinc_aSelect_540_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a29_a);

inst_coinc_aadd_133_a30_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a30 = inst_coinc_await_cnt_a30_a $ !inst_coinc_aadd_133_a29COUT
-- inst_coinc_aadd_133_a30COUT = CARRY(inst_coinc_await_cnt_a30_a & !inst_coinc_aadd_133_a29COUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_await_cnt_a30_a,
	cin => inst_coinc_aadd_133_a29COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a30,
	cout => inst_coinc_aadd_133_a30COUT);

inst_coinc_await_cnt_a30_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a30_a = DFFE(inst_coinc_await_cnt_a30_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a30 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a30_a & inst_coinc_aadd_133_a30 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a30_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a30,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a30_a);

inst_coinc_aadd_133_a31_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aadd_133_a31 = inst_coinc_aadd_133_a30COUT $ inst_coinc_await_cnt_a31_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datad => inst_coinc_await_cnt_a31_a,
	cin => inst_coinc_aadd_133_a30COUT,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_aadd_133_a31);

inst_coinc_await_cnt_a31_a_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_await_cnt_a31_a = DFFE(inst_coinc_await_cnt_a31_a & (inst_coinc_aSelect_540_a13 # inst_coinc_aadd_133_a31 & inst_coinc_aSelect_509_a13) # !inst_coinc_await_cnt_a31_a & inst_coinc_aadd_133_a31 & inst_coinc_aSelect_509_a13, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , inst_coinc_await_cnt_a31_a_a0)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "F888",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a31_a,
	datab => inst_coinc_aSelect_540_a13,
	datac => inst_coinc_aadd_133_a31,
	datad => inst_coinc_aSelect_509_a13,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	ena => inst_coinc_await_cnt_a31_a_a0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_await_cnt_a31_a);

inst_coinc_ai_a1150_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1150 = !inst_coinc_await_cnt_a31_a & !inst_coinc_await_cnt_a30_a & !inst_coinc_await_cnt_a29_a & !inst_coinc_await_cnt_a28_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a31_a,
	datab => inst_coinc_await_cnt_a30_a,
	datac => inst_coinc_await_cnt_a29_a,
	datad => inst_coinc_await_cnt_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1150);

inst_coinc_ai_a1548_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1548 = (!inst_coinc_await_cnt_a25_a & !inst_coinc_await_cnt_a27_a & !inst_coinc_await_cnt_a24_a & !inst_coinc_await_cnt_a26_a) & CASCADE(inst_coinc_ai_a1150)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a25_a,
	datab => inst_coinc_await_cnt_a27_a,
	datac => inst_coinc_await_cnt_a24_a,
	datad => inst_coinc_await_cnt_a26_a,
	cascin => inst_coinc_ai_a1150,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1548);

inst_coinc_ai_a1240_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1240 = !inst_coinc_await_cnt_a7_a & !inst_coinc_await_cnt_a5_a & !inst_coinc_await_cnt_a4_a & !inst_coinc_await_cnt_a6_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0001",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a7_a,
	datab => inst_coinc_await_cnt_a5_a,
	datac => inst_coinc_await_cnt_a4_a,
	datad => inst_coinc_await_cnt_a6_a,
	devclrn => devclrn,
	devpor => devpor,
	cascout => inst_coinc_ai_a1240);

inst_coinc_ai_a1551_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1551 = (!inst_coinc_await_cnt_a1_a & !inst_coinc_await_cnt_a0_a & !inst_coinc_await_cnt_a3_a & inst_coinc_await_cnt_a2_a) & CASCADE(inst_coinc_ai_a1240)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0100",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_await_cnt_a1_a,
	datab => inst_coinc_await_cnt_a0_a,
	datac => inst_coinc_await_cnt_a3_a,
	datad => inst_coinc_await_cnt_a2_a,
	cascin => inst_coinc_ai_a1240,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1551);

inst_coinc_ai_a1072_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a1072 = inst_coinc_ai_a1549 & inst_coinc_ai_a1550 & inst_coinc_ai_a1548 & inst_coinc_ai_a1551

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "8000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1549,
	datab => inst_coinc_ai_a1550,
	datac => inst_coinc_ai_a1548,
	datad => inst_coinc_ai_a1551,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a1072);

inst_coinc_ai_a13_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a13 = inst_coinc_alast_down & slaveregister_inst_acommand_2_local_a0_a # !slaveregister_inst_acommand_2_local_a1_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "CF0F",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datab => inst_coinc_alast_down,
	datac => slaveregister_inst_acommand_2_local_a1_a,
	datad => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a13);

inst_coinc_alast_down_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down = DFFE(inst_coinc_ai_a13 $ (inst_coinc_ai_a1072 & inst_coinc_astate_a10), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_ai_a9)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "5AF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a1072,
	datac => inst_coinc_ai_a13,
	datad => inst_coinc_astate_a10,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_ai_a9,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_down);

inst_coinc_alast_down_pol_a8_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol_a8 = slaveregister_inst_acommand_2_local_a1_a & inst_coinc_astate_a10 & (!slaveregister_inst_acommand_2_local_a0_a # !inst_coinc_alast_down)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "20A0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datab => inst_coinc_alast_down,
	datac => inst_coinc_astate_a10,
	datad => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_down_pol_a8);

inst_coinc_alast_down_pol_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_down_pol = DFFE(inst_coinc_alast_down_pol $ inst_coinc_ai_a1072, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_alast_down_pol_a8)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_alast_down_pol,
	datad => inst_coinc_ai_a1072,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_alast_down_pol_a8,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_down_pol);

inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0 = DFFE(inst_coinc_ai_a9 & (inst_coinc_alast_down_pol $ inst_coinc_astate_a9) # !inst_coinc_ai_a9 & slaveregister_inst_acommand_2_local_a8_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2EE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a8_a,
	datab => inst_coinc_ai_a9,
	datac => inst_coinc_alast_down_pol,
	datad => inst_coinc_astate_a9,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0);

inst_coinc_ai_a522_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a522 = slaveregister_inst_acommand_2_local_a9_a # slaveregister_inst_acommand_2_local_a8_a

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FFF0",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	datac => slaveregister_inst_acommand_2_local_a9_a,
	datad => slaveregister_inst_acommand_2_local_a8_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a522);

inst_coinc_ai_a315_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a315 = DFFE(inst_coinc_ai_a9 & !inst_coinc_ai_a13 & inst_coinc_aSelect_509_a4 # !inst_coinc_ai_a9 & inst_coinc_ai_a522, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "3A0A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => inst_coinc_ai_a522,
	datab => inst_coinc_ai_a13,
	datac => inst_coinc_ai_a9,
	datad => inst_coinc_aSelect_509_a4,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_ai_a315);

inst_coinc_alast_up_pol_a4_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol_a4 = inst_coinc_astate_a10 & slaveregister_inst_acommand_2_local_a0_a & (inst_coinc_alast_down # !slaveregister_inst_acommand_2_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datab => inst_coinc_alast_down,
	datac => inst_coinc_astate_a10,
	datad => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_alast_up_pol_a4);

inst_coinc_alast_up_pol_aI : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_alast_up_pol = DFFE(inst_coinc_alast_up_pol $ inst_coinc_ai_a1072, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , inst_coinc_alast_up_pol_a4)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datac => inst_coinc_alast_up_pol,
	datad => inst_coinc_ai_a1072,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	ena => inst_coinc_alast_up_pol_a4,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_alast_up_pol);

inst_coinc_aCOINCIDENCE_OUT_UP_areg0_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_aCOINCIDENCE_OUT_UP_areg0 = DFFE(inst_coinc_ai_a9 & (inst_coinc_astate_a9 $ inst_coinc_alast_up_pol) # !inst_coinc_ai_a9 & slaveregister_inst_acommand_2_local_a10_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "2EE2",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a10_a,
	datab => inst_coinc_ai_a9,
	datac => inst_coinc_astate_a9,
	datad => inst_coinc_alast_up_pol,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_aCOINCIDENCE_OUT_UP_areg0);

inst_coinc_ai_a345_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a345 = inst_coinc_astate_a8 & slaveregister_inst_acommand_2_local_a0_a & (inst_coinc_alast_down # !slaveregister_inst_acommand_2_local_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "D000",
	output_mode => "comb_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a1_a,
	datab => inst_coinc_alast_down,
	datac => inst_coinc_astate_a8,
	datad => slaveregister_inst_acommand_2_local_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	combout => inst_coinc_ai_a345);

inst_coinc_ai_a316_I : apex20ke_lcell 
-- Equation(s):
-- inst_coinc_ai_a316 = DFFE(inst_coinc_ai_a345 # !inst_coinc_ai_a9 & (slaveregister_inst_acommand_2_local_a10_a # slaveregister_inst_acommand_2_local_a11_a), GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), !GLOBAL(inst_ROC_aRST_areg0), , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	packed_mode => "false",
	lut_mask => "FF32",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => slaveregister_inst_acommand_2_local_a10_a,
	datab => inst_coinc_ai_a9,
	datac => slaveregister_inst_acommand_2_local_a11_a,
	datad => inst_coinc_ai_a345,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	aclr => inst_ROC_aRST_areg0,
	devclrn => devclrn,
	devpor => devpor,
	regout => inst_coinc_ai_a316);

n2426_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY()

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "none")
-- pragma translate_on
PORT MAP (
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a1_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a1_a $ n2426_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a1_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a1_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a1_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a2_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a2_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a2_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a2_a & !n2426_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a2_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a1_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a2_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a3_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a3_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a3_a $ n2426_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a3_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a3_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a2_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a3_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a4_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a4_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a4_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a4_a & !n2426_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a4_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a3_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a4_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a5_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a5_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a5_a $ n2426_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a5_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a5_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a4_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a5_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a6_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a6_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a6_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a6_a & !n2426_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a6_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a5_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a6_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a7_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a7_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a7_a $ n2426_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a7_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a7_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a6_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a7_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a8_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a8_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a8_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a8_a & !n2426_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a8_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a7_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a8_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a9_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a9_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a9_a $ n2426_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a9_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a9_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a8_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a9_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a10_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a10_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a10_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a10_a & !n2426_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a10_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a9_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a10_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a11_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a11_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a11_a $ n2426_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a11_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a11_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a10_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a11_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a12_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a12_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a12_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a12_a & !n2426_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a12_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a11_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a12_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a13_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a13_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a13_a $ n2426_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a13_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a13_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a12_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a13_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a14_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a14_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a14_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a14_a & !n2426_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a14_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a13_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a14_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a15_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a15_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a15_a $ n2426_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a15_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a15_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a14_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a15_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a16_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a16_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a16_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a16_a & !n2426_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a16_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a15_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a16_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a17_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a17_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a17_a $ n2426_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a17_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a17_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a16_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a17_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a18_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a18_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a18_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a18_a & !n2426_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a18_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a17_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a18_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a19_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a19_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a19_a $ n2426_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a19_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a19_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a18_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a19_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a20_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a20_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a20_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a20_a & !n2426_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a20_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a19_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a20_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a21_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a21_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a21_a $ n2426_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a21_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a21_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a20_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a21_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a22_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a22_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a22_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a22_a & !n2426_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a22_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a21_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a22_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a23_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a23_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a23_a $ n2426_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a23_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a23_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a22_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a23_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a24_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a24_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a24_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a24_a & !n2426_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => n2426_rtl_0_awysi_counter_asload_path_a24_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a23_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a24_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a25_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a25_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a25_a $ n2426_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a25_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => n2426_rtl_0_awysi_counter_asload_path_a25_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a24_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a25_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a26_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a26_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a26_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a26_a & !n2426_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a26_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a25_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a26_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a27_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a27_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a27_a $ n2426_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a27_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a27_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a26_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a27_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a28_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a28_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a28_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a28_a & !n2426_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a28_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a27_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a28_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a29_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a29_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a29_a $ n2426_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a29_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a29_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a28_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a29_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a30_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a30_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a30_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a30_a & !n2426_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a30_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a29_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a30_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a31_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a31_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a31_a $ n2426_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a31_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a31_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a30_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a31_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a32_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a32_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a32_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a32_a & !n2426_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a32_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a31_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a32_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a33_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a33_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a33_a $ n2426_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a33_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a33_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a32_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a33_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a34_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a34_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a34_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a34_a & !n2426_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => n2426_rtl_0_awysi_counter_asload_path_a34_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a33_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a34_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a35_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a35_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a35_a $ n2426_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a35_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => n2426_rtl_0_awysi_counter_asload_path_a35_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a34_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a35_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a36_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a36_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a36_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a36_a & !n2426_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "A50A",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => n2426_rtl_0_awysi_counter_asload_path_a36_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a35_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a36_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a37_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a37_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a37_a $ n2426_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a37_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "5A5F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	dataa => n2426_rtl_0_awysi_counter_asload_path_a37_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a36_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a37_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a38_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a38_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a38_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a38_a & !n2426_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a38_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a37_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a38_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a39_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a39_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a39_a $ n2426_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a39_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a39_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a38_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a39_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a40_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a40_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a40_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a40_a & !n2426_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a40_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a39_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a40_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a41_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a41_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a41_a $ n2426_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a41_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a41_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a40_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a41_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a42_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a42_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a42_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a42_a & !n2426_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a42_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a41_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a42_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a43_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a43_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a43_a $ n2426_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a43_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a43_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a42_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a43_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a44_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a44_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a44_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a44_a & !n2426_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a44_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a43_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a44_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a45_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a45_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a45_a $ n2426_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT = CARRY(!n2426_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT # !n2426_rtl_0_awysi_counter_asload_path_a45_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "3C3F",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a45_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a44_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a45_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a46_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a46_a = DFFE(n2426_rtl_0_awysi_counter_asload_path_a46_a $ !n2426_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )
-- n2426_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT = CARRY(n2426_rtl_0_awysi_counter_asload_path_a46_a & !n2426_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "arithmetic",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "C30C",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datab => n2426_rtl_0_awysi_counter_asload_path_a46_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a45_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a46_a,
	cout => n2426_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT);

n2426_rtl_0_awysi_counter_acounter_cell_a47_a : apex20ke_lcell 
-- Equation(s):
-- n2426_rtl_0_awysi_counter_asload_path_a47_a = DFFE(n2426_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT $ n2426_rtl_0_awysi_counter_asload_path_a47_a, GLOBAL(inst_pll4x_aaltclklock_component_aoutclock1), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => n2426_rtl_0_awysi_counter_asload_path_a47_a,
	cin => n2426_rtl_0_awysi_counter_acounter_cell_a46_a_aCOUT,
	clk => inst_pll4x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	regout => n2426_rtl_0_awysi_counter_asload_path_a47_a);

CNT_rtl_0_awysi_counter_acounter_cell_a0_a : apex20ke_lcell 
-- Equation(s):
-- CNT_rtl_0_awysi_counter_asload_path_a0_a = DFFE(!CNT_rtl_0_awysi_counter_asload_path_a0_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )
-- CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT = CARRY(CNT_rtl_0_awysi_counter_asload_path_a0_a)

-- pragma translate_off
GENERIC MAP (
	operation_mode => "qfbk_counter",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => CNT_rtl_0_awysi_counter_asload_path_a0_a,
	cout => CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT);

CNT_rtl_0_awysi_counter_acounter_cell_a1_a : apex20ke_lcell 
-- Equation(s):
-- CNT_rtl_0_awysi_counter_asload_path_a1_a = DFFE(CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT $ CNT_rtl_0_awysi_counter_asload_path_a1_a, GLOBAL(inst_pll2x_aaltclklock_component_aoutclock0), , , )

-- pragma translate_off
GENERIC MAP (
	operation_mode => "normal",
	cin_used => "true",
	packed_mode => "false",
	lut_mask => "0FF0",
	output_mode => "reg_only")
-- pragma translate_on
PORT MAP (
	datad => CNT_rtl_0_awysi_counter_asload_path_a1_a,
	cin => CNT_rtl_0_awysi_counter_acounter_cell_a0_a_aCOUT,
	clk => inst_pll2x_aaltclklock_component_aoutclock0,
	devclrn => devclrn,
	devpor => devpor,
	regout => CNT_rtl_0_awysi_counter_asload_path_a1_a);

CLK1p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK1p);

CLK2p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK2p);

CLK3p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_CLK3p);

COM_AD_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(1));

COM_AD_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_D(0));

COM_AD_OTR_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_COM_AD_OTR);

HDV_Rx_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "input",
	reg_source_mode => "none",
	feedback_mode => "from_pin",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => GND,
	ena => VCC,
	padio => ww_HDV_Rx);

CLKLK_OUT2p_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_pll2x_aaltclklock_component_aoutclock1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CLKLK_OUT2p);

COM_TX_SLEEP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_TX_SLEEP);

COM_DB_a13_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a7_a_a537,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(13));

COM_DB_a12_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a6_a_a168,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(12));

COM_DB_a11_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(11));

COM_DB_a10_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(10));

COM_DB_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(9));

COM_DB_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(8));

COM_DB_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a5_a_a899,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(7));

COM_DB_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst15_adac_d_a0_a_a219,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COM_DB(6));

HDV_RxENA_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_RxENA);

HDV_TxENA_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst15_ars4_den_a98,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_TxENA);

HDV_IN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst15_ars4_in_a20,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_HDV_IN);

FLASH_AD_STBY_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FLASH_AD_STBY);

OutputEnable_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aOutputEnable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OutputEnable_0);

CounterClock_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aCounterClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CounterClock_0);

ShiftClock_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_readout_aShiftClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ShiftClock_0);

RampSet_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aRampSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_RampSet_0);

ChannelSelect_0_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_0(1));

ChannelSelect_0_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_0(0));

ReadWrite_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aReadWrite_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ReadWrite_0);

AnalogReset_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aAnalogReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_AnalogReset_0);

DigitalReset_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aDigitalReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalReset_0);

DigitalSet_0_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd0_ainst_atwd_control_aDigitalSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalSet_0);

ATWD0VDD_SUP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWD0VDD_SUP);

OutputEnable_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aOutputEnable_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OutputEnable_1);

CounterClock_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aCounterClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_CounterClock_1);

ShiftClock_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_readout_aShiftClock_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ShiftClock_1);

RampSet_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aRampSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_RampSet_1);

ChannelSelect_1_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_achannel_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_1(1));

ChannelSelect_1_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_achannel_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ChannelSelect_1(0));

ReadWrite_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aReadWrite_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ReadWrite_1);

AnalogReset_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aAnalogReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_AnalogReset_1);

DigitalReset_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aDigitalReset_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalReset_1);

DigitalSet_1_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => atwd1_ainst_atwd_control_aDigitalSet_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_DigitalSet_1);

ATWD1VDD_SUP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_ATWD1VDD_SUP);

MultiSPE_nl_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_hit_counter_aMultiSPE_nl_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_MultiSPE_nl);

OneSPE_nl_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_inst_hit_counter_aOneSPE_nl_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_OneSPE_nl);

FE_TEST_PULSE_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_testpulse_aFE_TEST_PULSE_areg0,
	oe => NOT_inst_fe_testpulse_ai_a21,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_TEST_PULSE);

FE_PULSER_P_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a3_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(3));

FE_PULSER_P_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a2_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(2));

FE_PULSER_P_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a1_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(1));

FE_PULSER_P_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_P_a0_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_P(0));

FE_PULSER_N_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a3_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(3));

FE_PULSER_N_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a2_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(2));

FE_PULSER_N_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a1_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(1));

FE_PULSER_N_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_fe_r2r_aFE_PULSER_N_a0_a_areg0,
	oe => NOT_inst_fe_r2r_ai_a59,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_FE_PULSER_N(0));

R2BUS_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a6_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(6));

R2BUS_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a5_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(5));

R2BUS_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a4_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(4));

R2BUS_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a3_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(3));

R2BUS_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a2_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(2));

R2BUS_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a1_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(1));

R2BUS_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_r2r_aR2BUS_a0_a_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_R2BUS(0));

SingleLED_TRIGGER_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_single_led_aSingleLED_TRIGGER_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SingleLED_TRIGGER);

COINCIDENCE_OUT_DOWN_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_coinc_aCOINCIDENCE_OUT_DOWN_areg0,
	oe => inst_coinc_ai_a315,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_COINCIDENCE_OUT_DOWN);

COINC_DOWN_ALATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a12_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_DOWN_ALATCH);

COINC_DOWN_BLATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a13_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_DOWN_BLATCH);

COINCIDENCE_OUT_UP_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => inst_coinc_aCOINCIDENCE_OUT_UP_areg0,
	oe => inst_coinc_ai_a316,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_COINCIDENCE_OUT_UP);

COINC_UP_ALATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a14_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_UP_ALATCH);

COINC_UP_BLATCH_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a15_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_COINC_UP_BLATCH);

FL_Trigger_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_Trigger);

FL_Trigger_bar_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => NOT_slaveregister_inst_acommand_2_local_a24_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_Trigger_bar);

FL_PRE_TRIG_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a26_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_PRE_TRIG);

FL_TMS_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a28_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_TMS);

FL_TCK_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a29_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_TCK);

FL_TDI_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acommand_2_local_a30_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_FL_TDI);

PDL_FPGA_D_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(7));

PDL_FPGA_D_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(6));

PDL_FPGA_D_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(5));

PDL_FPGA_D_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(4));

PDL_FPGA_D_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(3));

PDL_FPGA_D_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(2));

PDL_FPGA_D_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(1));

PDL_FPGA_D_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PDL_FPGA_D(0));

PGM_a15_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(15));

PGM_a14_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(14));

PGM_a13_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(13));

PGM_a12_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(12));

PGM_a11_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => GND,
	oe => GND,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	ena => VCC,
	padio => ww_PGM(11));

PGM_a10_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => n2426_rtl_0_awysi_counter_asload_path_a47_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(10));

PGM_a9_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => CNT_rtl_0_awysi_counter_asload_path_a1_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(9));

PGM_a8_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => CNT_rtl_0_awysi_counter_asload_path_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(8));

PGM_a7_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst25_ainst1_alpm_shiftreg_component_adffs_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(7));

PGM_a6_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst1_a53_alpm_shiftreg_component_adffs_a0_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(6));

PGM_a5_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Tx_chan_04_ainst6_actrl_sent_areg,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(5));

PGM_a4_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_acom_ctrl_local_a2_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(4));

PGM_a3_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_CTRL_adrbt_gnt_areg,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(3));

PGM_a2_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst29_ahl_edge_areg,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(2));

PGM_a1_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => dcom_inst_aDC_Rx_chan_04_ainst45_alpm_or_component_aor_node_a0_a_a7_a,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(1));

PGM_a0_a_aI : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => slaveregister_inst_atx_fifo_wr_areg0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_PGM(0));

stripe_inst_alpm_instance_acore_auartdtrn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTDTRN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTDTRN);

stripe_inst_alpm_instance_acore_auartrtsn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTRTSN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTRTSN);

stripe_inst_alpm_instance_acore_auarttxd_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aUARTTXD,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_UARTTXD);

stripe_inst_alpm_instance_acore_aebibe_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIBE0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIBE(0));

stripe_inst_alpm_instance_acore_aebibe_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIBE1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIBE(1));

stripe_inst_alpm_instance_acore_aebicsn_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(0));

stripe_inst_alpm_instance_acore_aebicsn_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(1));

stripe_inst_alpm_instance_acore_aebicsn_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(2));

stripe_inst_alpm_instance_acore_aebicsn_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICSN3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICSN(3));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(0));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(1));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(2));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(3));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(4));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(5));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(6));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(7));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(8));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(9));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(10));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(11));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(12));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(13));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(14));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a15_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR15,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(15));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a16_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR16,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(16));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a17_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR17,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(17));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a18_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR18,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(18));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a19_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR19,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(19));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a20_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR20,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(20));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a21_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR21,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(21));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a22_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR22,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(22));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a23_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR23,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(23));

stripe_inst_alpm_instance_acore_aebiaddr_pout_a24_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIADDR24,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIADDR(24));

stripe_inst_alpm_instance_acore_aebiclk_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBICLK,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBICLK);

stripe_inst_alpm_instance_acore_aebioen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIOEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIOEN);

stripe_inst_alpm_instance_acore_aebiwen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aEBIWEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_EBIWEN);

stripe_inst_alpm_instance_acore_asdramaddr_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(0));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(1));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(2));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(3));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a4_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR4,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(4));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a5_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR5,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(5));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a6_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR6,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(6));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a7_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR7,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(7));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a8_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR8,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(8));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a9_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR9,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(9));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a10_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR10,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(10));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a11_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR11,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(11));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a12_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR12,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(12));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a13_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR13,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(13));

stripe_inst_alpm_instance_acore_asdramaddr_pout_a14_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMADDR14,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMADDR(14));

stripe_inst_alpm_instance_acore_asdramcsn_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCSN0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCSN(0));

stripe_inst_alpm_instance_acore_asdramcsn_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCSN1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCSN(1));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a0_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM0,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(0));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a1_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM1,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(1));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a2_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM2,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(2));

stripe_inst_alpm_instance_acore_asdramdqm_pout_a3_a_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMDQM3,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMDQM(3));

stripe_inst_alpm_instance_acore_asdramrasn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMRASN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMRASN);

stripe_inst_alpm_instance_acore_asdramcasn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCASN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCASN);

stripe_inst_alpm_instance_acore_asdramwen_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMWEN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMWEN);

stripe_inst_alpm_instance_acore_asdramclke_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKE,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLKE);

stripe_inst_alpm_instance_acore_asdramclkn_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLKN,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLKN);

stripe_inst_alpm_instance_acore_asdramclk_pout_aioatom : apex20ke_io 
-- pragma translate_off
GENERIC MAP (
	operation_mode => "output",
	reg_source_mode => "none",
	feedback_mode => "none",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	datain => stripe_inst_alpm_instance_acore_acore_aSDRAMCLK,
	devclrn => devclrn,
	devpor => devpor,
	devoe => devoe,
	oe => VCC,
	ena => VCC,
	padio => ww_SDRAMCLK);
END structure;


