

================================================================
== Vivado HLS Report for 'forw_back'
================================================================
* Date:           Thu May 11 11:35:04 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.195|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_forward_fu_599   |forward   |    ?|    ?|    ?|    ?|   none  |
        |grp_backward_fu_635  |backward  |    ?|    ?|    ?|    ?|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.conv_kernel_1.conv1         |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.conv_kernel_2.conv2         |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.fc_hidden_layer1.fc1        |  721|  721|         3|          1|          1|   720|    yes   |
        |- memcpy.fc_hidden_layer2.fc2        |  201|  201|         3|          1|          1|   200|    yes   |
        |- memcpy.mnist_data.in               |  901|  901|         3|          1|          1|   900|    yes   |
        |- memcpy.out.probability_result.gep  |   11|   11|         3|          1|          1|    10|    yes   |
        |- memcpy.conv1.conv_kernel_1.gep     |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.conv2.conv_kernel_2.gep     |   10|   10|         3|          1|          1|     9|    yes   |
        |- memcpy.fc1.fc_hidden_layer1.gep    |  721|  721|         3|          1|          1|   720|    yes   |
        |- memcpy.fc2.fc_hidden_layer2.gep    |  201|  201|         3|          1|          1|   200|    yes   |
        +-------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    417|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       15|     91|   16490|  28207|    0|
|Memory           |        9|      -|     320|     35|    0|
|Multiplexer      |        -|      -|       -|   1627|    -|
|Register         |        -|      -|     835|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       24|     91|   17645|  30286|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        8|     41|      16|     56|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+-------+-------+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------------+----------------------+---------+-------+-------+-------+-----+
    |grp_backward_fu_635     |backward              |        9|     36|   5125|  10043|    0|
    |forw_back_ctrl_s_axi_U  |forw_back_ctrl_s_axi  |        0|      0|    378|    616|    0|
    |forw_back_data_m_axi_U  |forw_back_data_m_axi  |        2|      0|    512|    580|    0|
    |grp_forward_fu_599      |forward               |        4|     55|  10475|  16968|    0|
    +------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                   |                      |       15|     91|  16490|  28207|    0|
    +------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_kernel_1_U       |forw_back_conv_kevdy  |        0|  64|   5|    0|     9|   32|     1|          288|
    |conv_kernel_2_U       |forw_back_conv_kevdy  |        0|  64|   5|    0|     9|   32|     1|          288|
    |fc_hidden_layer1_U    |forw_back_fc_hiddxdS  |        2|   0|   0|    0|   720|   32|     1|        23040|
    |fc_hidden_layer2_U    |forw_back_fc_hiddyd2  |        1|   0|   0|    0|   200|   32|     1|         6400|
    |fc_out_1_0_U          |forw_back_fc_out_DeQ  |        0|  64|  10|    0|    20|   32|     1|          640|
    |fc_in_2_relu1_0_U     |forw_back_fc_out_DeQ  |        0|  64|  10|    0|    20|   32|     1|          640|
    |max_poo_out_1_U       |forw_back_max_pooAem  |        1|   0|   0|    0|   196|   32|     1|         6272|
    |max_poo_locate_1_U    |forw_back_max_pooAem  |        1|   0|   0|    0|   196|   32|     1|         6272|
    |mnist_data_U          |forw_back_mnist_dzec  |        2|   0|   0|    0|   900|   32|     1|        28800|
    |probability_result_U  |forward_fc_out_2_0    |        0|  64|   5|    0|    10|   32|     1|          320|
    |max_poo_locate_2_U    |forward_max_poo_ofYi  |        1|   0|   0|    0|    36|   32|     1|         1152|
    |fc_in_1_0_U           |forward_max_poo_ofYi  |        1|   0|   0|    0|    36|   32|     1|         1152|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                      |        9| 320|  35|    0|  2352|  384|    12|        75264|
    +----------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln216_fu_935_p2                   |     +    |      0|  0|  13|           4|           1|
    |add_ln217_fu_952_p2                   |     +    |      0|  0|  13|           4|           1|
    |add_ln218_fu_969_p2                   |     +    |      0|  0|  14|          10|           1|
    |add_ln219_fu_986_p2                   |     +    |      0|  0|  15|           8|           1|
    |add_ln222_fu_918_p2                   |     +    |      0|  0|  14|          10|           1|
    |add_ln232_fu_901_p2                   |     +    |      0|  0|  13|           4|           1|
    |add_ln235_fu_833_p2                   |     +    |      0|  0|  13|           4|           1|
    |add_ln236_fu_850_p2                   |     +    |      0|  0|  13|           4|           1|
    |add_ln237_fu_867_p2                   |     +    |      0|  0|  14|          10|           1|
    |add_ln238_fu_884_p2                   |     +    |      0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp7_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp8_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp9_stage0_11001             |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state29_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state34                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state56_pp5_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state67_pp6_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state77_pp7_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state87_pp8_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state97_pp9_stage0_iter1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op242_writeresp_state34  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln215_fu_797_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln216_fu_929_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln217_fu_946_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln218_fu_963_p2                  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln219_fu_980_p2                  |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln221_fu_803_p2                  |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln222_fu_912_p2                  |   icmp   |      0|  0|  13|          10|           8|
    |icmp_ln224_fu_809_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln227_fu_815_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln231_fu_821_p2                  |   icmp   |      0|  0|  18|          32|           3|
    |icmp_ln232_fu_895_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln235_fu_827_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln236_fu_844_p2                  |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln237_fu_861_p2                  |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln238_fu_878_p2                  |   icmp   |      0|  0|  11|           8|           7|
    |ap_enable_pp0                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp4                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp5                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp6                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp7                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp8                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp9                         |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp7_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp8_iter1               |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp9_iter1               |    xor   |      0|  0|   2|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 417|         344|         133|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+-----+-----------+-----+-----------+
    |                Name                | LUT | Input Size| Bits| Total Bits|
    +------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                           |  353|         80|    1|         80|
    |ap_enable_reg_pp0_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2             |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter1             |    9|          2|    1|          2|
    |ap_enable_reg_pp9_iter2             |    9|          2|    1|          2|
    |ap_phi_mux_phi_ln216_phi_fu_555_p4  |    9|          2|    4|          8|
    |ap_phi_mux_phi_ln217_phi_fu_567_p4  |    9|          2|    4|          8|
    |ap_phi_mux_phi_ln218_phi_fu_579_p4  |    9|          2|   10|         20|
    |ap_phi_mux_phi_ln219_phi_fu_591_p4  |    9|          2|    8|         16|
    |ap_phi_mux_phi_ln222_phi_fu_543_p4  |    9|          2|   10|         20|
    |conv_kernel_1_address0              |   27|          5|    4|         20|
    |conv_kernel_1_ce0                   |   21|          4|    1|          4|
    |conv_kernel_1_d0                    |   15|          3|   32|         96|
    |conv_kernel_1_we0                   |   15|          3|    1|          3|
    |conv_kernel_2_address0              |   27|          5|    4|         20|
    |conv_kernel_2_ce0                   |   21|          4|    1|          4|
    |conv_kernel_2_d0                    |   15|          3|   32|         96|
    |conv_kernel_2_we0                   |   15|          3|    1|          3|
    |data_ARADDR                         |   38|          7|   32|        224|
    |data_ARBURST                        |    9|          2|    2|          4|
    |data_ARCACHE                        |    9|          2|    4|          8|
    |data_ARID                           |    9|          2|    1|          2|
    |data_ARLEN                          |   33|          6|   32|        192|
    |data_ARLOCK                         |    9|          2|    2|          4|
    |data_ARPROT                         |    9|          2|    3|          6|
    |data_ARQOS                          |    9|          2|    4|          8|
    |data_ARREGION                       |    9|          2|    4|          8|
    |data_ARSIZE                         |    9|          2|    3|          6|
    |data_ARUSER                         |    9|          2|    1|          2|
    |data_ARVALID                        |   15|          3|    1|          3|
    |data_AWADDR                         |   33|          6|   32|        192|
    |data_AWLEN                          |   27|          5|   32|        160|
    |data_RREADY                         |   15|          3|    1|          3|
    |data_WDATA                          |   33|          6|   32|        192|
    |data_blk_n_AR                       |    9|          2|    1|          2|
    |data_blk_n_AW                       |    9|          2|    1|          2|
    |data_blk_n_B                        |    9|          2|    1|          2|
    |data_blk_n_R                        |    9|          2|    1|          2|
    |data_blk_n_W                        |    9|          2|    1|          2|
    |fc_hidden_layer1_address0           |   27|          5|   10|         50|
    |fc_hidden_layer1_ce0                |   21|          4|    1|          4|
    |fc_hidden_layer1_d0                 |   15|          3|   32|         96|
    |fc_hidden_layer1_we0                |   15|          3|    1|          3|
    |fc_hidden_layer2_address0           |   27|          5|    8|         40|
    |fc_hidden_layer2_ce0                |   21|          4|    1|          4|
    |fc_hidden_layer2_d0                 |   15|          3|   32|         96|
    |fc_hidden_layer2_we0                |   15|          3|    1|          3|
    |fc_in_1_0_address0                  |   15|          3|    6|         18|
    |fc_in_1_0_ce0                       |   15|          3|    1|          3|
    |fc_in_1_0_we0                       |    9|          2|    1|          2|
    |fc_in_2_relu1_0_address0            |   15|          3|    5|         15|
    |fc_in_2_relu1_0_ce0                 |   15|          3|    1|          3|
    |fc_in_2_relu1_0_we0                 |    9|          2|    1|          2|
    |fc_out_1_0_address0                 |   15|          3|    5|         15|
    |fc_out_1_0_ce0                      |   15|          3|    1|          3|
    |fc_out_1_0_we0                      |    9|          2|    1|          2|
    |max_poo_locate_1_address0           |   15|          3|    8|         24|
    |max_poo_locate_1_ce0                |   15|          3|    1|          3|
    |max_poo_locate_1_we0                |    9|          2|    1|          2|
    |max_poo_locate_2_address0           |   15|          3|    6|         18|
    |max_poo_locate_2_ce0                |   15|          3|    1|          3|
    |max_poo_locate_2_we0                |    9|          2|    1|          2|
    |max_poo_out_1_address0              |   15|          3|    8|         24|
    |max_poo_out_1_ce0                   |   15|          3|    1|          3|
    |max_poo_out_1_we0                   |    9|          2|    1|          2|
    |mnist_data_address0                 |   21|          4|   10|         40|
    |mnist_data_ce0                      |   21|          4|    1|          4|
    |phi_ln216_reg_551                   |    9|          2|    4|          8|
    |phi_ln217_reg_563                   |    9|          2|    4|          8|
    |phi_ln218_reg_575                   |    9|          2|   10|         20|
    |phi_ln219_reg_587                   |    9|          2|    8|         16|
    |phi_ln222_reg_539                   |    9|          2|   10|         20|
    |phi_ln232_reg_528                   |    9|          2|    4|          8|
    |phi_ln235_reg_484                   |    9|          2|    4|          8|
    |phi_ln236_reg_495                   |    9|          2|    4|          8|
    |phi_ln237_reg_506                   |    9|          2|   10|         20|
    |phi_ln238_reg_517                   |    9|          2|    8|         16|
    |probability_result_address0         |   21|          4|    4|         16|
    |probability_result_ce0              |   21|          4|    1|          4|
    |probability_result_we0              |    9|          2|    1|          2|
    +------------------------------------+-----+-----------+-----+-----------+
    |Total                               | 1627|        340|  543|       2100|
    +------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln216_reg_1180                 |   4|   0|    4|          0|
    |add_ln217_reg_1194                 |   4|   0|    4|          0|
    |add_ln218_reg_1208                 |  10|   0|   10|          0|
    |add_ln219_reg_1222                 |   8|   0|    8|          0|
    |add_ln222_reg_1166                 |  10|   0|   10|          0|
    |ap_CS_fsm                          |  79|   0|   79|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp9_iter2            |   1|   0|    1|          0|
    |conv_kernel_1_load_reg_1081        |  32|   0|   32|          0|
    |conv_kernel_2_load_reg_1100        |  32|   0|   32|          0|
    |data_addr_1_read_reg_1227          |  32|   0|   32|          0|
    |data_addr_1_reg_1013               |  30|   0|   32|          2|
    |data_addr_2_read_reg_1213          |  32|   0|   32|          0|
    |data_addr_2_reg_1020               |  30|   0|   32|          2|
    |data_addr_3_read_reg_1199          |  32|   0|   32|          0|
    |data_addr_3_reg_1027               |  30|   0|   32|          2|
    |data_addr_4_read_reg_1185          |  32|   0|   32|          0|
    |data_addr_4_reg_1034               |  30|   0|   32|          2|
    |data_addr_5_read_reg_1171          |  32|   0|   32|          0|
    |data_addr_5_reg_1041               |  30|   0|   32|          2|
    |data_addr_reg_1007                 |  30|   0|   32|          2|
    |fc_hidden_layer1_loa_reg_1119      |  32|   0|   32|          0|
    |fc_hidden_layer2_loa_reg_1138      |  32|   0|   32|          0|
    |grp_backward_fu_635_ap_start_reg   |   1|   0|    1|          0|
    |grp_forward_fu_599_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln216_reg_1176                |   1|   0|    1|          0|
    |icmp_ln216_reg_1176_pp6_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln217_reg_1190                |   1|   0|    1|          0|
    |icmp_ln217_reg_1190_pp7_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln218_reg_1204                |   1|   0|    1|          0|
    |icmp_ln218_reg_1204_pp8_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln219_reg_1218                |   1|   0|    1|          0|
    |icmp_ln219_reg_1218_pp9_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln221_reg_1051                |   1|   0|    1|          0|
    |icmp_ln222_reg_1162                |   1|   0|    1|          0|
    |icmp_ln222_reg_1162_pp5_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln224_reg_1055                |   1|   0|    1|          0|
    |icmp_ln227_reg_1059                |   1|   0|    1|          0|
    |icmp_ln231_reg_1063                |   1|   0|    1|          0|
    |icmp_ln232_reg_1143                |   1|   0|    1|          0|
    |icmp_ln232_reg_1143_pp4_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln235_reg_1067                |   1|   0|    1|          0|
    |icmp_ln235_reg_1067_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln236_reg_1086                |   1|   0|    1|          0|
    |icmp_ln236_reg_1086_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln237_reg_1105                |   1|   0|    1|          0|
    |icmp_ln237_reg_1105_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln238_reg_1124                |   1|   0|    1|          0|
    |icmp_ln238_reg_1124_pp3_iter1_reg  |   1|   0|    1|          0|
    |label_read_reg_997                 |  32|   0|   32|          0|
    |lr1_reg_1002                       |  30|   0|   30|          0|
    |phi_ln216_reg_551                  |   4|   0|    4|          0|
    |phi_ln216_reg_551_pp6_iter1_reg    |   4|   0|    4|          0|
    |phi_ln217_reg_563                  |   4|   0|    4|          0|
    |phi_ln217_reg_563_pp7_iter1_reg    |   4|   0|    4|          0|
    |phi_ln218_reg_575                  |  10|   0|   10|          0|
    |phi_ln218_reg_575_pp8_iter1_reg    |  10|   0|   10|          0|
    |phi_ln219_reg_587                  |   8|   0|    8|          0|
    |phi_ln219_reg_587_pp9_iter1_reg    |   8|   0|    8|          0|
    |phi_ln222_reg_539                  |  10|   0|   10|          0|
    |phi_ln222_reg_539_pp5_iter1_reg    |  10|   0|   10|          0|
    |phi_ln232_reg_528                  |   4|   0|    4|          0|
    |phi_ln235_reg_484                  |   4|   0|    4|          0|
    |phi_ln236_reg_495                  |   4|   0|    4|          0|
    |phi_ln237_reg_506                  |  10|   0|   10|          0|
    |phi_ln238_reg_517                  |   8|   0|    8|          0|
    |probability_result_l_reg_1157      |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 835|   0|  847|         12|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWREADY   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_AWADDR    |  in |    7|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WVALID    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WREADY    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WDATA     |  in |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_WSTRB     |  in |    4|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARVALID   |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARREADY   | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_ARADDR    |  in |    7|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RVALID    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RREADY    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RDATA     | out |   32|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_RRESP     | out |    2|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BVALID    | out |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BREADY    |  in |    1|    s_axi   |     ctrl     |    scalar    |
|s_axi_ctrl_BRESP     | out |    2|    s_axi   |     ctrl     |    scalar    |
|ap_clk               |  in |    1| ap_ctrl_hs |   forw_back  | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |   forw_back  | return value |
|interrupt            | out |    1| ap_ctrl_hs |   forw_back  | return value |
|m_axi_data_AWVALID   | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREADY   |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWADDR    | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_AWID      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLEN     | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_AWSIZE    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWBURST   | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLOCK    | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWCACHE   | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWPROT    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWQOS     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREGION  | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWUSER    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WVALID    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WREADY    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WDATA     | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_WSTRB     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_WLAST     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WID       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WUSER     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARVALID   | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREADY   |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARADDR    | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_ARID      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLEN     | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_ARSIZE    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARBURST   | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLOCK    | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARCACHE   | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARPROT    | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARQOS     | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREGION  | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARUSER    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RVALID    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RREADY    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RDATA     |  in |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_RLAST     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RID       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RUSER     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RRESP     |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BVALID    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BREADY    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BRESP     |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BID       |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BUSER     |  in |    1|    m_axi   |     data     |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

