ISim log file
Running: C:\Xilinx\Projects\ALU\ALUandALUControl_Tester_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Xilinx/Projects/ALU/ALUandALUControl_Tester_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
----------------------------------------------------------------------
INFO:Security:61 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:63 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:68 - For more information or for assistance in obtaining 
 a license, please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses".)
INFO:Security:68a - user is Ronnie, on host RONNIE-PC.
ERROR:Security:14 - No feature was available for 'ISIM'.

No such feature exists.
Feature:       ISIM
License path:  C:/.Xilinx\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\Xilinx.lic;C:\Xilinx\14.7\ISE_DS\ISE\/coregen/core_licenses\XilinxFree.lic;C:\Xilinx\14.7\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
FLEXnet Licensing error:-5,357
For further information, refer to the FLEXnet Licensing documentation,
available at "www.flexerasoftware.com".
----------------------------------------------------------------------
WARNING: A full ISim License cannot be checked out due to the issues listed above. Please use Xilinx License Configuration Manager to fix these issues in order to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Xilinx/Projects/ALU/ALUandALUControl.v" Line 13.  For instance uut/alu1/, width 32 of formal port A is not equal to width 4 of actual signal ALU_Ctl.
WARNING: File "C:/Xilinx/Projects/ALU/ALUandALUControl.v" Line 7.  For instance uut/alu1/, width 4 of formal port ALU_Ctl is not equal to width 32 of actual signal B.
WARNING: File "C:/Xilinx/Projects/ALU/ALUandALUControl.v" Line 8.  For instance uut/alu1/, width 1 of formal port Zero_Flag is not equal to width 32 of actual signal Output.
WARNING: File "C:/Xilinx/Projects/ALU/ALUandALUControl.v" Line 9.  For instance uut/alu1/, width 32 of formal port Output is not equal to width 1 of actual signal Zero_Flag.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 90 ns :  in File "C:/Xilinx/Projects/ALU/ALUandALUControl_Tester.v" Line 99 
