#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f154b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f0b970 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1ed7a00 .functor NOT 1, L_0x1f4f770, C4<0>, C4<0>, C4<0>;
L_0x1f4f5f0 .functor XOR 8, L_0x1f4f100, L_0x1f4f550, C4<00000000>, C4<00000000>;
L_0x1f4f700 .functor XOR 8, L_0x1f4f5f0, L_0x1f4f660, C4<00000000>, C4<00000000>;
L_0x7ff4c8c6d060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f4a380_0 .net "B3_next_dut", 0 0, L_0x7ff4c8c6d060;  1 drivers
v0x1f4a440_0 .net "B3_next_ref", 0 0, L_0x1f4bb20;  1 drivers
L_0x7ff4c8c6d0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f4a4e0_0 .net "Count_next_dut", 0 0, L_0x7ff4c8c6d0a8;  1 drivers
v0x1f4a580_0 .net "Count_next_ref", 0 0, L_0x1f4cd50;  1 drivers
v0x1f4a620_0 .net "S1_next_dut", 0 0, L_0x1f4e9a0;  1 drivers
v0x1f4a710_0 .net "S1_next_ref", 0 0, L_0x1f4c8d0;  1 drivers
v0x1f4a7e0_0 .net "S_next_dut", 0 0, L_0x1f4e500;  1 drivers
v0x1f4a8b0_0 .net "S_next_ref", 0 0, L_0x1f4c680;  1 drivers
v0x1f4a980_0 .net "Wait_next_dut", 0 0, L_0x1f4eba0;  1 drivers
v0x1f4aa50_0 .net "Wait_next_ref", 0 0, L_0x1f4d2e0;  1 drivers
v0x1f4ab20_0 .net *"_ivl_10", 7 0, L_0x1f4f660;  1 drivers
v0x1f4abc0_0 .net *"_ivl_12", 7 0, L_0x1f4f700;  1 drivers
v0x1f4ac60_0 .net *"_ivl_2", 7 0, L_0x1f4f010;  1 drivers
v0x1f4ad00_0 .net *"_ivl_4", 7 0, L_0x1f4f100;  1 drivers
v0x1f4ada0_0 .net *"_ivl_6", 7 0, L_0x1f4f550;  1 drivers
v0x1f4ae40_0 .net *"_ivl_8", 7 0, L_0x1f4f5f0;  1 drivers
v0x1f4af00_0 .net "ack", 0 0, v0x1f47480_0;  1 drivers
v0x1f4b0b0_0 .var "clk", 0 0;
L_0x7ff4c8c6d180 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f4b180_0 .net "counting_dut", 0 0, L_0x7ff4c8c6d180;  1 drivers
v0x1f4b250_0 .net "counting_ref", 0 0, L_0x1f4d5d0;  1 drivers
v0x1f4b320_0 .net "d", 0 0, v0x1f475e0_0;  1 drivers
v0x1f4b3c0_0 .net "done_counting", 0 0, v0x1f47680_0;  1 drivers
v0x1f4b460_0 .net "done_dut", 0 0, L_0x1f4ed80;  1 drivers
v0x1f4b530_0 .net "done_ref", 0 0, L_0x1f4d4e0;  1 drivers
L_0x7ff4c8c6d1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f4b600_0 .net "shift_ena_dut", 0 0, L_0x7ff4c8c6d1c8;  1 drivers
v0x1f4b6d0_0 .net "shift_ena_ref", 0 0, L_0x1f4d9e0;  1 drivers
v0x1f4b7a0_0 .net "state", 9 0, v0x1f478e0_0;  1 drivers
v0x1f4b840_0 .var/2u "stats1", 607 0;
v0x1f4b8e0_0 .var/2u "strobe", 0 0;
v0x1f4b980_0 .net "tb_match", 0 0, L_0x1f4f770;  1 drivers
v0x1f4ba50_0 .net "tb_mismatch", 0 0, L_0x1ed7a00;  1 drivers
LS_0x1f4f010_0_0 .concat [ 1 1 1 1], L_0x1f4d9e0, L_0x1f4d5d0, L_0x1f4d4e0, L_0x1f4d2e0;
LS_0x1f4f010_0_4 .concat [ 1 1 1 1], L_0x1f4cd50, L_0x1f4c8d0, L_0x1f4c680, L_0x1f4bb20;
L_0x1f4f010 .concat [ 4 4 0 0], LS_0x1f4f010_0_0, LS_0x1f4f010_0_4;
LS_0x1f4f100_0_0 .concat [ 1 1 1 1], L_0x1f4d9e0, L_0x1f4d5d0, L_0x1f4d4e0, L_0x1f4d2e0;
LS_0x1f4f100_0_4 .concat [ 1 1 1 1], L_0x1f4cd50, L_0x1f4c8d0, L_0x1f4c680, L_0x1f4bb20;
L_0x1f4f100 .concat [ 4 4 0 0], LS_0x1f4f100_0_0, LS_0x1f4f100_0_4;
LS_0x1f4f550_0_0 .concat [ 1 1 1 1], L_0x7ff4c8c6d1c8, L_0x7ff4c8c6d180, L_0x1f4ed80, L_0x1f4eba0;
LS_0x1f4f550_0_4 .concat [ 1 1 1 1], L_0x7ff4c8c6d0a8, L_0x1f4e9a0, L_0x1f4e500, L_0x7ff4c8c6d060;
L_0x1f4f550 .concat [ 4 4 0 0], LS_0x1f4f550_0_0, LS_0x1f4f550_0_4;
LS_0x1f4f660_0_0 .concat [ 1 1 1 1], L_0x1f4d9e0, L_0x1f4d5d0, L_0x1f4d4e0, L_0x1f4d2e0;
LS_0x1f4f660_0_4 .concat [ 1 1 1 1], L_0x1f4cd50, L_0x1f4c8d0, L_0x1f4c680, L_0x1f4bb20;
L_0x1f4f660 .concat [ 4 4 0 0], LS_0x1f4f660_0_0, LS_0x1f4f660_0_4;
L_0x1f4f770 .cmp/eeq 8, L_0x1f4f010, L_0x1f4f700;
S_0x1f12460 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1f0b970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1ee85f0 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1ee8630 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1ee8670 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1ee86b0 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1ee86f0 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1ee8730 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1ee8770 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1ee87b0 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1ee87f0 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1ee8830 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1eef5a0 .functor NOT 1, v0x1f475e0_0, C4<0>, C4<0>, C4<0>;
L_0x1ee4c20 .functor AND 1, L_0x1f4bc10, L_0x1eef5a0, C4<1>, C4<1>;
L_0x1f16a90 .functor NOT 1, v0x1f475e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f16b00 .functor AND 1, L_0x1f4bd70, L_0x1f16a90, C4<1>, C4<1>;
L_0x1f4bf10 .functor OR 1, L_0x1ee4c20, L_0x1f16b00, C4<0>, C4<0>;
L_0x1f4c0f0 .functor NOT 1, v0x1f475e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4c1a0 .functor AND 1, L_0x1f4c020, L_0x1f4c0f0, C4<1>, C4<1>;
L_0x1f4c2b0 .functor OR 1, L_0x1f4bf10, L_0x1f4c1a0, C4<0>, C4<0>;
L_0x1f4c5c0 .functor AND 1, L_0x1f4c410, v0x1f47480_0, C4<1>, C4<1>;
L_0x1f4c680 .functor OR 1, L_0x1f4c2b0, L_0x1f4c5c0, C4<0>, C4<0>;
L_0x1f4c8d0 .functor AND 1, L_0x1f4c7f0, v0x1f475e0_0, C4<1>, C4<1>;
L_0x1f4cb20 .functor NOT 1, v0x1f47680_0, C4<0>, C4<0>, C4<0>;
L_0x1f4cc90 .functor AND 1, L_0x1f4ca30, L_0x1f4cb20, C4<1>, C4<1>;
L_0x1f4cd50 .functor OR 1, L_0x1f4c990, L_0x1f4cc90, C4<0>, C4<0>;
L_0x1f4cc20 .functor AND 1, L_0x1f4cf30, v0x1f47680_0, C4<1>, C4<1>;
L_0x1f4d120 .functor NOT 1, v0x1f47480_0, C4<0>, C4<0>, C4<0>;
L_0x1f4d220 .functor AND 1, L_0x1f4d020, L_0x1f4d120, C4<1>, C4<1>;
L_0x1f4d2e0 .functor OR 1, L_0x1f4cc20, L_0x1f4d220, C4<0>, C4<0>;
v0x1f16c00_0 .net "B3_next", 0 0, L_0x1f4bb20;  alias, 1 drivers
v0x1ed62c0_0 .net "Count_next", 0 0, L_0x1f4cd50;  alias, 1 drivers
v0x1ed63c0_0 .net "S1_next", 0 0, L_0x1f4c8d0;  alias, 1 drivers
v0x1ed7b50_0 .net "S_next", 0 0, L_0x1f4c680;  alias, 1 drivers
v0x1ed7bf0_0 .net "Wait_next", 0 0, L_0x1f4d2e0;  alias, 1 drivers
v0x1ed7ee0_0 .net *"_ivl_10", 0 0, L_0x1f16a90;  1 drivers
v0x1f16ca0_0 .net *"_ivl_12", 0 0, L_0x1f16b00;  1 drivers
v0x1f45870_0 .net *"_ivl_14", 0 0, L_0x1f4bf10;  1 drivers
v0x1f45950_0 .net *"_ivl_17", 0 0, L_0x1f4c020;  1 drivers
v0x1f45a30_0 .net *"_ivl_18", 0 0, L_0x1f4c0f0;  1 drivers
v0x1f45b10_0 .net *"_ivl_20", 0 0, L_0x1f4c1a0;  1 drivers
v0x1f45bf0_0 .net *"_ivl_22", 0 0, L_0x1f4c2b0;  1 drivers
v0x1f45cd0_0 .net *"_ivl_25", 0 0, L_0x1f4c410;  1 drivers
v0x1f45db0_0 .net *"_ivl_26", 0 0, L_0x1f4c5c0;  1 drivers
v0x1f45e90_0 .net *"_ivl_3", 0 0, L_0x1f4bc10;  1 drivers
v0x1f45f70_0 .net *"_ivl_31", 0 0, L_0x1f4c7f0;  1 drivers
v0x1f46050_0 .net *"_ivl_35", 0 0, L_0x1f4c990;  1 drivers
v0x1f46130_0 .net *"_ivl_37", 0 0, L_0x1f4ca30;  1 drivers
v0x1f46210_0 .net *"_ivl_38", 0 0, L_0x1f4cb20;  1 drivers
v0x1f462f0_0 .net *"_ivl_4", 0 0, L_0x1eef5a0;  1 drivers
v0x1f463d0_0 .net *"_ivl_40", 0 0, L_0x1f4cc90;  1 drivers
v0x1f464b0_0 .net *"_ivl_45", 0 0, L_0x1f4cf30;  1 drivers
v0x1f46590_0 .net *"_ivl_46", 0 0, L_0x1f4cc20;  1 drivers
v0x1f46670_0 .net *"_ivl_49", 0 0, L_0x1f4d020;  1 drivers
v0x1f46750_0 .net *"_ivl_50", 0 0, L_0x1f4d120;  1 drivers
v0x1f46830_0 .net *"_ivl_52", 0 0, L_0x1f4d220;  1 drivers
v0x1f46910_0 .net *"_ivl_6", 0 0, L_0x1ee4c20;  1 drivers
v0x1f469f0_0 .net *"_ivl_61", 3 0, L_0x1f4d730;  1 drivers
v0x1f46ad0_0 .net *"_ivl_9", 0 0, L_0x1f4bd70;  1 drivers
v0x1f46bb0_0 .net "ack", 0 0, v0x1f47480_0;  alias, 1 drivers
v0x1f46c70_0 .net "counting", 0 0, L_0x1f4d5d0;  alias, 1 drivers
v0x1f46d30_0 .net "d", 0 0, v0x1f475e0_0;  alias, 1 drivers
v0x1f46df0_0 .net "done", 0 0, L_0x1f4d4e0;  alias, 1 drivers
v0x1f46eb0_0 .net "done_counting", 0 0, v0x1f47680_0;  alias, 1 drivers
v0x1f46f70_0 .net "shift_ena", 0 0, L_0x1f4d9e0;  alias, 1 drivers
v0x1f47030_0 .net "state", 9 0, v0x1f478e0_0;  alias, 1 drivers
L_0x1f4bb20 .part v0x1f478e0_0, 6, 1;
L_0x1f4bc10 .part v0x1f478e0_0, 0, 1;
L_0x1f4bd70 .part v0x1f478e0_0, 1, 1;
L_0x1f4c020 .part v0x1f478e0_0, 3, 1;
L_0x1f4c410 .part v0x1f478e0_0, 9, 1;
L_0x1f4c7f0 .part v0x1f478e0_0, 0, 1;
L_0x1f4c990 .part v0x1f478e0_0, 7, 1;
L_0x1f4ca30 .part v0x1f478e0_0, 8, 1;
L_0x1f4cf30 .part v0x1f478e0_0, 8, 1;
L_0x1f4d020 .part v0x1f478e0_0, 9, 1;
L_0x1f4d4e0 .part v0x1f478e0_0, 9, 1;
L_0x1f4d5d0 .part v0x1f478e0_0, 8, 1;
L_0x1f4d730 .part v0x1f478e0_0, 4, 4;
L_0x1f4d9e0 .reduce/or L_0x1f4d730;
S_0x1f47290 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1f0b970;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1f47480_0 .var "ack", 0 0;
v0x1f47540_0 .net "clk", 0 0, v0x1f4b0b0_0;  1 drivers
v0x1f475e0_0 .var "d", 0 0;
v0x1f47680_0 .var "done_counting", 0 0;
v0x1f47750_0 .var/2u "fail_onehot", 0 0;
v0x1f47840_0 .var/2u "failed", 0 0;
v0x1f478e0_0 .var "state", 9 0;
v0x1f47980_0 .net "tb_match", 0 0, L_0x1f4f770;  alias, 1 drivers
E_0x1ee4be0 .event posedge, v0x1f47540_0;
E_0x1ee3850/0 .event negedge, v0x1f47540_0;
E_0x1ee3850/1 .event posedge, v0x1f47540_0;
E_0x1ee3850 .event/or E_0x1ee3850/0, E_0x1ee3850/1;
S_0x1f47ae0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1f0b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1f47cf0 .param/l "B0" 1 4 21, C4<0000010000>;
P_0x1f47d30 .param/l "B1" 1 4 22, C4<0000100000>;
P_0x1f47d70 .param/l "B2" 1 4 23, C4<0001000000>;
P_0x1f47db0 .param/l "B3" 1 4 24, C4<0010000000>;
P_0x1f47df0 .param/l "Count" 1 4 25, C4<0100000000>;
P_0x1f47e30 .param/l "S" 1 4 17, C4<0000000001>;
P_0x1f47e70 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x1f47eb0 .param/l "S11" 1 4 19, C4<0000000100>;
P_0x1f47ef0 .param/l "S110" 1 4 20, C4<0000001000>;
P_0x1f47f30 .param/l "Wait" 1 4 26, C4<1000000000>;
L_0x1f4d6c0 .functor NOT 1, v0x1f475e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4dc40 .functor AND 1, L_0x1f4dba0, L_0x1f4d6c0, C4<1>, C4<1>;
L_0x1f4ddf0 .functor NOT 1, v0x1f475e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4de60 .functor AND 1, L_0x1f4dd50, L_0x1f4ddf0, C4<1>, C4<1>;
L_0x1f4df70 .functor OR 1, L_0x1f4dc40, L_0x1f4de60, C4<0>, C4<0>;
L_0x1f4e120 .functor NOT 1, v0x1f475e0_0, C4<0>, C4<0>, C4<0>;
L_0x1f4e1d0 .functor AND 1, L_0x1f4e080, L_0x1f4e120, C4<1>, C4<1>;
L_0x1f4e2e0 .functor OR 1, L_0x1f4df70, L_0x1f4e1d0, C4<0>, C4<0>;
L_0x7ff4c8c6d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1f4e440 .functor AND 1, L_0x7ff4c8c6d018, v0x1f47480_0, C4<1>, C4<1>;
L_0x1f4e500 .functor OR 1, L_0x1f4e2e0, L_0x1f4e440, C4<0>, C4<0>;
L_0x1f4e760 .functor AND 1, L_0x1f4e6c0, v0x1f475e0_0, C4<1>, C4<1>;
L_0x1f4e870 .functor AND 1, L_0x1f4e7d0, v0x1f475e0_0, C4<1>, C4<1>;
L_0x1f4e9a0 .functor OR 1, L_0x1f4e760, L_0x1f4e870, C4<0>, C4<0>;
L_0x7ff4c8c6d0f0 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1f4eba0 .functor AND 1, L_0x7ff4c8c6d0f0, v0x1f47680_0, C4<1>, C4<1>;
L_0x1f4e930 .functor NOT 1, v0x1f47480_0, C4<0>, C4<0>, C4<0>;
L_0x7ff4c8c6d138 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
L_0x1f4ed80 .functor AND 1, L_0x7ff4c8c6d138, L_0x1f4e930, C4<1>, C4<1>;
v0x1f48580_0 .net "B3_next", 0 0, L_0x7ff4c8c6d060;  alias, 1 drivers
v0x1f48660_0 .net "Count_next", 0 0, L_0x7ff4c8c6d0a8;  alias, 1 drivers
v0x1f48720_0 .net "S1_next", 0 0, L_0x1f4e9a0;  alias, 1 drivers
v0x1f487c0_0 .net "S_next", 0 0, L_0x1f4e500;  alias, 1 drivers
v0x1f48880_0 .net "Wait_next", 0 0, L_0x1f4eba0;  alias, 1 drivers
v0x1f48990_0 .net *"_ivl_1", 0 0, L_0x1f4dba0;  1 drivers
v0x1f48a70_0 .net *"_ivl_11", 0 0, L_0x1f4de60;  1 drivers
v0x1f48b30_0 .net *"_ivl_13", 0 0, L_0x1f4df70;  1 drivers
v0x1f48bf0_0 .net *"_ivl_15", 0 0, L_0x1f4e080;  1 drivers
v0x1f48cd0_0 .net *"_ivl_16", 0 0, L_0x1f4e120;  1 drivers
v0x1f48db0_0 .net *"_ivl_19", 0 0, L_0x1f4e1d0;  1 drivers
v0x1f48e70_0 .net *"_ivl_2", 0 0, L_0x1f4d6c0;  1 drivers
v0x1f48f50_0 .net *"_ivl_21", 0 0, L_0x1f4e2e0;  1 drivers
v0x1f49010_0 .net *"_ivl_22", 0 0, L_0x7ff4c8c6d018;  1 drivers
v0x1f490f0_0 .net *"_ivl_25", 0 0, L_0x1f4e440;  1 drivers
v0x1f491b0_0 .net *"_ivl_29", 0 0, L_0x1f4e6c0;  1 drivers
v0x1f49290_0 .net *"_ivl_31", 0 0, L_0x1f4e760;  1 drivers
v0x1f49350_0 .net *"_ivl_33", 0 0, L_0x1f4e7d0;  1 drivers
v0x1f49430_0 .net *"_ivl_35", 0 0, L_0x1f4e870;  1 drivers
v0x1f494f0_0 .net *"_ivl_42", 0 0, L_0x7ff4c8c6d0f0;  1 drivers
v0x1f495d0_0 .net *"_ivl_46", 0 0, L_0x7ff4c8c6d138;  1 drivers
v0x1f496b0_0 .net *"_ivl_48", 0 0, L_0x1f4e930;  1 drivers
v0x1f49790_0 .net *"_ivl_5", 0 0, L_0x1f4dc40;  1 drivers
v0x1f49850_0 .net *"_ivl_7", 0 0, L_0x1f4dd50;  1 drivers
v0x1f49930_0 .net *"_ivl_8", 0 0, L_0x1f4ddf0;  1 drivers
v0x1f49a10_0 .net "ack", 0 0, v0x1f47480_0;  alias, 1 drivers
v0x1f49ab0_0 .net "counting", 0 0, L_0x7ff4c8c6d180;  alias, 1 drivers
v0x1f49b70_0 .net "d", 0 0, v0x1f475e0_0;  alias, 1 drivers
v0x1f49c60_0 .net "done", 0 0, L_0x1f4ed80;  alias, 1 drivers
v0x1f49d20_0 .net "done_counting", 0 0, v0x1f47680_0;  alias, 1 drivers
v0x1f49e10_0 .net "shift_ena", 0 0, L_0x7ff4c8c6d1c8;  alias, 1 drivers
v0x1f49ed0_0 .net "state", 9 0, v0x1f478e0_0;  alias, 1 drivers
L_0x1f4dba0 .part v0x1f478e0_0, 2, 1;
L_0x1f4dd50 .part v0x1f478e0_0, 4, 1;
L_0x1f4e080 .part v0x1f478e0_0, 8, 1;
L_0x1f4e6c0 .part v0x1f478e0_0, 1, 1;
L_0x1f4e7d0 .part v0x1f478e0_0, 2, 1;
S_0x1f4a160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1f0b970;
 .timescale -12 -12;
E_0x1ee3250 .event anyedge, v0x1f4b8e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f4b8e0_0;
    %nor/r;
    %assign/vec4 v0x1f4b8e0_0, 0;
    %wait E_0x1ee3250;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f47290;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f47840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f47750_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1f47290;
T_2 ;
    %wait E_0x1ee3850;
    %load/vec4 v0x1f47980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f47840_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f47290;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1f47480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1f47680_0, 0;
    %assign/vec4 v0x1f475e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1f478e0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ee3850;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1f47480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1f47680_0, 0, 1;
    %store/vec4 v0x1f475e0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1f478e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1ee4be0;
    %load/vec4 v0x1f47840_0;
    %assign/vec4 v0x1f47750_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ee3850;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1f47480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1f47680_0, 0, 1;
    %store/vec4 v0x1f475e0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1f478e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1ee4be0;
    %load/vec4 v0x1f47750_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1f47840_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f0b970;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4b0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4b8e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f0b970;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f4b0b0_0;
    %inv;
    %store/vec4 v0x1f4b0b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f0b970;
T_6 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f47540_0, v0x1f4ba50_0, v0x1f4b320_0, v0x1f4b3c0_0, v0x1f4af00_0, v0x1f4b7a0_0, v0x1f4a440_0, v0x1f4a380_0, v0x1f4a8b0_0, v0x1f4a7e0_0, v0x1f4a710_0, v0x1f4a620_0, v0x1f4a580_0, v0x1f4a4e0_0, v0x1f4aa50_0, v0x1f4a980_0, v0x1f4b530_0, v0x1f4b460_0, v0x1f4b250_0, v0x1f4b180_0, v0x1f4b6d0_0, v0x1f4b600_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f0b970;
T_7 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.15;
T_7.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_7.15 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f0b970;
T_8 ;
    %wait E_0x1ee3850;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4b840_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
    %load/vec4 v0x1f4b980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4b840_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f4a440_0;
    %load/vec4 v0x1f4a440_0;
    %load/vec4 v0x1f4a380_0;
    %xor;
    %load/vec4 v0x1f4a440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1f4a8b0_0;
    %load/vec4 v0x1f4a8b0_0;
    %load/vec4 v0x1f4a7e0_0;
    %xor;
    %load/vec4 v0x1f4a8b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1f4a710_0;
    %load/vec4 v0x1f4a710_0;
    %load/vec4 v0x1f4a620_0;
    %xor;
    %load/vec4 v0x1f4a710_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1f4a580_0;
    %load/vec4 v0x1f4a580_0;
    %load/vec4 v0x1f4a4e0_0;
    %xor;
    %load/vec4 v0x1f4a580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1f4aa50_0;
    %load/vec4 v0x1f4aa50_0;
    %load/vec4 v0x1f4a980_0;
    %xor;
    %load/vec4 v0x1f4aa50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1f4b530_0;
    %load/vec4 v0x1f4b530_0;
    %load/vec4 v0x1f4b460_0;
    %xor;
    %load/vec4 v0x1f4b530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1f4b250_0;
    %load/vec4 v0x1f4b250_0;
    %load/vec4 v0x1f4b180_0;
    %xor;
    %load/vec4 v0x1f4b250_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.28 ;
    %load/vec4 v0x1f4b6d0_0;
    %load/vec4 v0x1f4b6d0_0;
    %load/vec4 v0x1f4b600_0;
    %xor;
    %load/vec4 v0x1f4b6d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.32, 6;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.34 ;
    %load/vec4 v0x1f4b840_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4b840_0, 4, 32;
T_8.32 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/review2015_fsmonehot/iter0/response45/top_module.sv";
