<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: event control
rc: 1 (means success: 0)
tags: 9.4.2
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-9
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-9/9.4.2--event_control_edge.sv.html" target="file-frame">tests/chapter-9/9.4.2--event_control_edge.sv</a>
defines: 
time_elapsed: 0.724s
ram usage: 38688 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpi4ckln0i/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-9 <a href="../../../tests/chapter-9/9.4.2--event_control_edge.sv.html" target="file-frame">tests/chapter-9/9.4.2--event_control_edge.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-9/9.4.2--event_control_edge.sv.html#l-6" target="file-frame">tests/chapter-9/9.4.2--event_control_edge.sv:6</a>: No timescale set for &#34;block_tb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-9/9.4.2--event_control_edge.sv.html#l-6" target="file-frame">tests/chapter-9/9.4.2--event_control_edge.sv:6</a>: Compile module &#34;work@block_tb&#34;.

[ERR:UH0700] <a href="../../../tests/chapter-9/9.4.2--event_control_edge.sv.html#l-9" target="file-frame">tests/chapter-9/9.4.2--event_control_edge.sv:9</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;50&gt; t&lt;Edge_Edge&gt; p&lt;55&gt; s&lt;54&gt; l&lt;9&gt;&gt; 	always @(edge clk) a = ~a;
&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-9/9.4.2--event_control_edge.sv.html#l-6" target="file-frame">tests/chapter-9/9.4.2--event_control_edge.sv:6</a>: Top level module &#34;work@block_tb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpi4ckln0i/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_block_tb
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpi4ckln0i/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpi4ckln0i/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@block_tb)
 |vpiName:work@block_tb
 |uhdmallPackages:
 \_package: builtin, parent:work@block_tb
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@block_tb, file:<a href="../../../tests/chapter-9/9.4.2--event_control_edge.sv.html" target="file-frame">tests/chapter-9/9.4.2--event_control_edge.sv</a>, line:6, parent:work@block_tb
   |vpiDefName:work@block_tb
   |vpiFullName:work@block_tb
   |vpiProcess:
   \_always: , line:9
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:9
       |vpiCondition:
       \_unsupported_expr: , line:9
         |STRING:	always @(edge clk) a = ~a;

       |vpiStmt:
       \_assignment: , line:9
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:9
           |vpiName:a
           |vpiFullName:work@block_tb.a
         |vpiRhs:
         \_operation: , line:9
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (a), line:9
             |vpiName:a
             |vpiFullName:work@block_tb.a
   |vpiContAssign:
   \_cont_assign: , line:8
     |vpiRhs:
     \_constant: , line:8
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_ref_obj: (clk), line:8
       |vpiName:clk
       |vpiFullName:work@block_tb.clk
   |vpiNet:
   \_logic_net: (a), line:7
     |vpiName:a
     |vpiFullName:work@block_tb.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:8
     |vpiName:clk
     |vpiFullName:work@block_tb.clk
     |vpiNetType:1
 |uhdmtopModules:
 \_module: work@block_tb (work@block_tb), file:<a href="../../../tests/chapter-9/9.4.2--event_control_edge.sv.html" target="file-frame">tests/chapter-9/9.4.2--event_control_edge.sv</a>, line:6
   |vpiDefName:work@block_tb
   |vpiName:work@block_tb
   |vpiNet:
   \_logic_net: (a), line:7, parent:work@block_tb
     |vpiName:a
     |vpiFullName:work@block_tb.a
     |vpiNetType:48
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (clk), line:8, parent:work@block_tb
     |vpiName:clk
     |vpiFullName:work@block_tb.clk
     |vpiNetType:1
Object: \work_block_tb of type 3000
Object: \work_block_tb of type 32
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \clk of type 36
Object: \work_block_tb of type 32
Object:  of type 8
Object: \clk of type 608
Object:  of type 7
Object:  of type 1
Object:  of type 13
Object:  of type 4001
ERROR: Encountered unhandled object type: 4001

</pre>
</body>