
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.572481                       # Number of seconds simulated
sim_ticks                                572481356000                       # Number of ticks simulated
final_tick                               1310663824000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 137338                       # Simulator instruction rate (inst/s)
host_op_rate                                   153784                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39311590                       # Simulator tick rate (ticks/s)
host_mem_usage                                2967040                       # Number of bytes of host memory used
host_seconds                                 14562.66                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2239509642                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        76864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    260988160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          261065024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        76864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         76864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    107144448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       107144448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      4077940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4079141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1674132                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1674132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       134265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    455889362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             456023626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       134265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           134265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       187157969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187157969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       187157969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       134265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    455889362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            643181596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4079141                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1674132                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4079141                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1674132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              261060608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               107142592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               261065024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            107144448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     69                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            255391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            254988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            254591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            254286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            254459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            254266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            254344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            254279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            253945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            254169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           254686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           254902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           256459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           256719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           255916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           255672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            104868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            104637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            104475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            104203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            104014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            103974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            103669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            103801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            104248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            104455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           104857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           105718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           105626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           105550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           105291                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  572477725000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4079141                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1674132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2366609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1183161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  425321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  103930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  98509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 102153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 102974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 103569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 104633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 105050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 104659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 103946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 108032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 110712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 106949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 105685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 109421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2816801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    130.715955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    90.204801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.339159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2140346     75.98%     75.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       319244     11.33%     87.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       124166      4.41%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        72050      2.56%     94.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        67124      2.38%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        26024      0.92%     97.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12669      0.45%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8268      0.29%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46910      1.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2816801                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       102242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.896021                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.625329                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.517998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            869      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         40002     39.12%     39.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         32649     31.93%     71.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63         17010     16.64%     88.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          6211      6.07%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          2759      2.70%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         1219      1.19%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          633      0.62%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143          388      0.38%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159          185      0.18%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175          134      0.13%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           61      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           33      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           19      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            5      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            5      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           10      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           12      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           25      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        102242                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       102242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.373927                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.354587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.820576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            83546     81.71%     81.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1755      1.72%     83.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14659     14.34%     97.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1982      1.94%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              289      0.28%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        102242                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 118711515250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            195194115250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                20395360000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29102.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47852.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       456.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       187.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    456.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.49                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2042086                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  894282                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.06                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.42                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      99504.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    51.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              10045808640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               5339454945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             14541352560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             4351606020                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43378218000.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          49988394660                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1524316320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    156311578230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     30901746240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       9515945385                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           325901920440                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            569.279535                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         458883071750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    939674000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   18360582000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  35618484000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  80474393250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   94297886500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 342790336250                       # Time in different power states
system.mem_ctrls_1.actEnergy              10066193340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               5350304850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             14583221520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             4387211640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         43314295440.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          50105869380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1507313760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    156051631440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     30859402560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9601659135                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           325829806215                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            569.153562                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         458667951500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    916114500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   18333134000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  36087252500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  80360925750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   94564156000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 342219773250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1310663824000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           9612005                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           283101623                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9613029                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             29.449784                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.220235                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.779765                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000215                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999785                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         610648969                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        610648969                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    180340418                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       180340418                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    102633182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      102633182                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    282973600                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        282973600                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    282973600                       # number of overall hits
system.cpu.dcache.overall_hits::total       282973600                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10215771                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10215771                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      7329111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      7329111                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     17544882                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17544882                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     17544882                       # number of overall misses
system.cpu.dcache.overall_misses::total      17544882                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 506107726000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 506107726000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 413878158080                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 413878158080                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 919985884080                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 919985884080                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 919985884080                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 919985884080                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    190556189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    190556189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    109962293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    109962293                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    300518482                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    300518482                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    300518482                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    300518482                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.053610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053610                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.066651                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066651                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.058382                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058382                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.058382                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058382                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 49541.804138                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49541.804138                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 56470.444789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56470.444789                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 52436.139729                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52436.139729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 52436.139729                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52436.139729                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     29880581                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1321931                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.603737                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4522773                       # number of writebacks
system.cpu.dcache.writebacks::total           4522773                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3476389                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3476389                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      4456488                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4456488                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      7932877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      7932877                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      7932877                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      7932877                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6739382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6739382                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2872623                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2872623                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      9612005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      9612005                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      9612005                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      9612005                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 317971521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 317971521000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 136982299636                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 136982299636                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 454953820636                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 454953820636                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 454953820636                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 454953820636                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.035367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.026124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.031985                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031985                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.031985                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031985                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 47181.109633                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47181.109633                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 47685.442759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47685.442759                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 47331.833539                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47331.833539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 47331.833539                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47331.833539                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1269                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           820052344                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1781                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          460444.887142                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   126.495988                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   385.504012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.247062                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.752938                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         483003657                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        483003657                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    241499791                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       241499791                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    241499791                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        241499791                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    241499791                       # number of overall hits
system.cpu.icache.overall_hits::total       241499791                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1403                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1403                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1403                       # number of overall misses
system.cpu.icache.overall_misses::total          1403                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    123935500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123935500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    123935500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123935500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    123935500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123935500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    241501194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    241501194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    241501194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    241501194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    241501194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    241501194                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 88336.065574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88336.065574                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 88336.065574                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88336.065574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 88336.065574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88336.065574                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1269                       # number of writebacks
system.cpu.icache.writebacks::total              1269                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          134                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          134                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          134                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          134                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1269                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1269                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         1269                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1269                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         1269                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1269                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    113875500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113875500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    113875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113875500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    113875500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113875500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 89736.406619                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89736.406619                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 89736.406619                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89736.406619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 89736.406619                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89736.406619                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   4080497                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    15427595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4113265                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.750693                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       14.192644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        244.918646                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    10.022253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32498.866457                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.007474                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.991787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27881                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 157807433                       # Number of tag accesses
system.l2.tags.data_accesses                157807433                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4522773                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4522773                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1267                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1267                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data      1619058                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1619058                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst           59                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 59                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      3915007                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3915007                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst            59                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5534065                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5534124                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst           59                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5534065                       # number of overall hits
system.l2.overall_hits::total                 5534124                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data      1253567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1253567                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst         1210                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1210                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      2824373                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2824373                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst         1210                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      4077940                       # number of demand (read+write) misses
system.l2.demand_misses::total                4079150                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1210                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      4077940                       # number of overall misses
system.l2.overall_misses::total               4079150                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data 115402933000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  115402933000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst    111269500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    111269500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 266082632000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 266082632000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    111269500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 381485565000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     381596834500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    111269500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 381485565000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    381596834500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4522773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4522773                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1267                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1267                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2872625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2872625                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      6739380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6739380                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      9612005                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9613274                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      9612005                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9613274                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.436384                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.436384                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.953507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.953507                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.419085                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.419085                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.953507                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.424255                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.424325                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.953507                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.424255                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.424325                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 92059.644997                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92059.644997                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 91958.264463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91958.264463                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 94209.451797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94209.451797                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 91958.264463                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 93548.596841                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93548.125100                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 91958.264463                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 93548.596841                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93548.125100                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1674132                       # number of writebacks
system.l2.writebacks::total                   1674132                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             9                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           68                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            68                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1253567                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1253567                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst         1201                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1201                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      2824373                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2824373                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      4077940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4079141                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      4077940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4079141                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 102867263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 102867263000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     98707500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     98707500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 237838902000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 237838902000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     98707500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 340706165000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 340804872500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     98707500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 340706165000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 340804872500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.436384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.436384                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.946414                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.946414                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.419085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.419085                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.946414                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.424255                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.424324                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.946414                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.424255                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.424324                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82059.644997                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82059.644997                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 82187.760200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82187.760200                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 84209.451797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84209.451797                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 82187.760200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 83548.596841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83548.196177                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 82187.760200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 83548.596841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83548.196177                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       8158220                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      4079109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2825574                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1674132                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2404947                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1253567                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1253567                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2825574                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12237361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12237361                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    368209472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               368209472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4079141                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4079141    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4079141                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7427374000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10978077250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        21943987                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     21632802                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       525614                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     21408408                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        20830679                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     97.301392                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS             166                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1310663824000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1144962721                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    241845473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1009634800                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            21943987                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     20830845                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             902427099                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1066974                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles          213                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         241501194                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        203565                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1144806272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.005095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.283026                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        653978572     57.13%     57.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        116399943     10.17%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         89043683      7.78%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        285384074     24.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1144806272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.019166                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.881806                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        181070390                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     517511585                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         407462942                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      38278076                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         483234                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     20640261                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred         50258                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1144939065                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       1883265                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         483234                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        201380764                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       339118145                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         421508258                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     182315827                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1142879492                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts        929530                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      32570087                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         167153                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       93370090                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       55010570                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents       203426                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1948935471                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8695688226                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    753528789                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1552661194                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1943397345                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          5538073                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          83598146                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    204331013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    110087358                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      4367200                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       442176                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1142140989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1145965633                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       130472                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      2651881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      8142931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1144806272                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.001013                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.280394                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    607324134     53.05%     53.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    172883826     15.10%     68.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    180286345     15.75%     83.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    142254418     12.43%     96.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     30801350      2.69%     99.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      7580156      0.66%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1775589      0.16%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1217483      0.11%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       682971      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1144806272                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        22931041     34.88%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             20      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     34.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      6949183     10.57%     45.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     45.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp      8833985     13.44%     58.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv      1413553      2.15%     61.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      9079812     13.81%     74.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      4156487      6.32%     81.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      7645165     11.63%     92.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt         7777      0.01%     92.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2395460      3.64%     96.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2330957      3.55%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     419402358     36.60%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        41783      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             1      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     36.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     62956393      5.49%     42.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     31566946      2.75%     44.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            3      0.00%     44.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv     17022720      1.49%     46.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc    157405843     13.74%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     74050968      6.46%     66.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     64882157      5.66%     72.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       104544      0.01%     72.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     38769012      3.38%     75.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     36181369      3.16%     78.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    169739528     14.81%     93.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     73842008      6.44%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1145965633                       # Type of FU issued
system.switch_cpus.iq.rate                   1.000876                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            65743440                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.057369                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2224843615                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    527126820                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    524352540                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1277767831                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    617674953                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    616097941                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      553960648                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       657748425                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     13277778                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1011566                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         6628                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         8920                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       125064                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4679565                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         483234                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          236572                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      21799333                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1142140990                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     204331013                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    110087358                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           2794                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents      21781236                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         8920                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       393471                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        82251                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       475722                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1145040597                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     208079297                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       925032                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     1                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            318081586                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         21597985                       # Number of branches executed
system.switch_cpus.iew.exec_stores          110002289                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.000068                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1140455376                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1140450481                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         497758063                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         991677372                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.996059                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.501935                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      1748817                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       475361                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1144242895                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.995845                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.205604                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    859936105     75.15%     75.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     63813448      5.58%     80.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     56401041      4.93%     85.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     40698628      3.56%     89.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     20251513      1.77%     90.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14371086      1.26%     92.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7285505      0.64%     92.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      7681387      0.67%     93.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     73804182      6.45%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1144242895                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1139489091                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              313281737                       # Number of memory references committed
system.switch_cpus.commit.loads             203319444                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           21564456                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          615954249                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         680994697                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls           23                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    418265589     36.71%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        41733      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            1      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     36.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     62952523      5.52%     42.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     42.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     31565681      2.77%     45.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            3      0.00%     45.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv     17020286      1.49%     46.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc    157351325     13.81%     60.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     74028258      6.50%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     64877411      5.69%     72.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt       104544      0.01%     72.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     37523793      3.29%     75.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     36138044      3.17%     78.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    165795651     14.55%     93.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     73824249      6.48%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1139489091                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      73804182                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2211676621                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2283039338                       # The number of ROB writes
system.switch_cpus.timesIdled                    1469                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  156449                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1139489091                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.144963                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.144963                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.873391                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.873391                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        731558031                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       361313933                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1505410872                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        880752801                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4077169924                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        442570081                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      4992668717                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      260251930                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     19226548                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9613278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10681                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1486                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1479                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1310663824000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6740649                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      6196905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1269                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7495597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2872625                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2872625                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6739380                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28836015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28839822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       162432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    904625792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              904788224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4080497                       # Total snoops (count)
system.tol2bus.snoopTraffic                 107144448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13693771                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000889                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029825                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               13681600     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  12164      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13693771                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14137316000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1908490                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14418007999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
