
---------- Begin Simulation Statistics ----------
final_tick                                 9058116250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    330                       # Simulator instruction rate (inst/s)
host_mem_usage                                7601548                       # Number of bytes of host memory used
host_op_rate                                      339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20347.45                       # Real time elapsed on the host
host_tick_rate                                 195010                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6715598                       # Number of instructions simulated
sim_ops                                       6889605                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003968                       # Number of seconds simulated
sim_ticks                                  3967956875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.194553                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   16498                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                25700                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2019                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             19672                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3226                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              476                       # Number of indirect misses.
system.cpu.branchPred.lookups                   39096                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6608                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          575                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      202708                       # Number of instructions committed
system.cpu.committedOps                        228504                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.265530                       # CPI: cycles per instruction
system.cpu.discardedOps                          6265                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             115143                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             53934                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            27168                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          568983                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234437                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      345                       # number of quiesce instructions executed
system.cpu.numCycles                           864657                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       345                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  128725     56.33%     56.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                    823      0.36%     56.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                  58422     25.57%     82.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 40534     17.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   228504                       # Class of committed instruction
system.cpu.quiesceCycles                      5484074                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          295674                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          105                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           500                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              157017                       # Transaction distribution
system.membus.trans_dist::ReadResp             157315                       # Transaction distribution
system.membus.trans_dist::WriteReq              76848                       # Transaction distribution
system.membus.trans_dist::WriteResp             76848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           47                       # Transaction distribution
system.membus.trans_dist::CleanEvict               47                       # Transaction distribution
system.membus.trans_dist::ReadExReq               102                       # Transaction distribution
system.membus.trans_dist::ReadExResp              102                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            164                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           134                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          520                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7483                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28462                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14784558                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            234379                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000060                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007728                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  234365     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              234379                       # Request fanout histogram
system.membus.reqLayer6.occupancy           588865000                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7027000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              306687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1326625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5158695                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          950366415                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             822250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316119                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316119                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       927150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4950                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7590                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14753190                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1602519625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          1010241                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          695                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1298094583                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         32.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    758487000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        73728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        73728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       278012                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       278012    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       278012                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    635754750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    857088000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       147456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3686400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2279424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3567522644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1189174215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4756696858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1981957024                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2526995206                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4508952230                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5549479668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3716169420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9265649088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10496                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10496                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          164                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          179                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2645190                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       241938                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2887128                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2645190                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2645190                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2645190                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       241938                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2887128                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10041152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4718592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4721600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156893                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           47                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        73728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73775                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2526995206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3564555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2530559761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         758073                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1189174215                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1189932287                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         758073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3716169420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3564555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3720492048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    230272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000500329750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           72                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           72                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              281275                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156893                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73775                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156893                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73775                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4611                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5051924485                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9166979485                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32226.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58476.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       108                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146243                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68777                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156893                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    216                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    950.243576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   884.721765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.977698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          322      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          301      1.94%      4.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          185      1.19%      5.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          268      1.73%      6.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          288      1.85%      8.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          201      1.29%     10.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          221      1.42%     11.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          278      1.79%     13.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13463     86.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           72                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2180.638889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1751.231136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1840.596652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           31     43.06%     43.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32     44.44%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.39%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            8     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            72                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           72                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.805556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1024.803306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.166576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17     23.61%     23.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           55     76.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            72                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10032896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4722304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10041152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4721600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2528.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1190.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2530.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1189.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3967848750                       # Total gap between requests
system.mem_ctrls.avgGap                      17201.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10018816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4717632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2524930667.246729850769                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3548425.661758231465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1177432.151401594980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1188932276.387202262878                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          221                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           47                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        73728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9157550930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9428555                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5661733375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  72696402000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58450.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42663.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 120462412.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    986008.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7663383.675000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5347498.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        285119981.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       102544093.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     37981301.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     74836879.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     22750601.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       536243740.125002                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        135.143540                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1157839625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    214620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2596126625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 690                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9935306.521739                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2282473.551388                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          345    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5628625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11971000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5630435500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3427680750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        80264                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            80264                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        80264                       # number of overall hits
system.cpu.icache.overall_hits::total           80264                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          164                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            164                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          164                       # number of overall misses
system.cpu.icache.overall_misses::total           164                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7128750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7128750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7128750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7128750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        80428                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        80428                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        80428                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        80428                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002039                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43467.987805                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43467.987805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43467.987805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43467.987805                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          164                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          164                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          164                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          164                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6865125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6865125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6865125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6865125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.518293                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.518293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.518293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.518293                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        80264                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           80264                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          164                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           164                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7128750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7128750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        80428                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        80428                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43467.987805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43467.987805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          164                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          164                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6865125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6865125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.518293                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.518293                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           297.229178                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 126                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                13                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.692308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   297.229178                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.580526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.580526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          303                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.591797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            161020                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           161020                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        95998                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            95998                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        95998                       # number of overall hits
system.cpu.dcache.overall_hits::total           95998                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          327                       # number of overall misses
system.cpu.dcache.overall_misses::total           327                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24587750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24587750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24587750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24587750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        96325                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        96325                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        96325                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        96325                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003395                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003395                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003395                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003395                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75191.896024                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75191.896024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75191.896024                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75191.896024                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           47                       # number of writebacks
system.cpu.dcache.writebacks::total                47                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           91                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           91                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17246250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17246250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17246250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17246250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7498125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7498125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002450                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002450                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002450                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002450                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73077.330508                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73077.330508                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73077.330508                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73077.330508                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2163.961039                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2163.961039                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     81                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        58998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           58998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9885000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9885000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        59132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        59132                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73768.656716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73768.656716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9676375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9676375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7498125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7498125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002266                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72211.753731                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72211.753731                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21733.695652                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21733.695652                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14702750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14702750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76180.051813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76180.051813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7569875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7569875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74214.460784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74214.460784                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           393.540001                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              132937                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                81                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1641.197531                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   393.540001                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.768633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.768633                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            385536                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           385536                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9058116250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 9058202500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    330                       # Simulator instruction rate (inst/s)
host_mem_usage                                7601548                       # Number of bytes of host memory used
host_op_rate                                      339                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20347.58                       # Real time elapsed on the host
host_tick_rate                                 195013                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6715607                       # Number of instructions simulated
sim_ops                                       6889620                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003968                       # Number of seconds simulated
sim_ticks                                  3968043125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.180962                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   16499                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                25707                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                346                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2021                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             19672                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3226                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              476                       # Number of indirect misses.
system.cpu.branchPred.lookups                   39105                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          575                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      202717                       # Number of instructions committed
system.cpu.committedOps                        228519                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.266021                       # CPI: cycles per instruction
system.cpu.discardedOps                          6272                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             115164                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             53934                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            27169                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          569074                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.234410                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      345                       # number of quiesce instructions executed
system.cpu.numCycles                           864795                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       345                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  128733     56.33%     56.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                    823      0.36%     56.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     56.69% # Class of committed instruction
system.cpu.op_class_0::MemRead                  58428     25.57%     82.26% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 40534     17.74%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   228519                       # Class of committed instruction
system.cpu.quiesceCycles                      5484074                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          295721                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              157017                       # Transaction distribution
system.membus.trans_dist::ReadResp             157316                       # Transaction distribution
system.membus.trans_dist::WriteReq              76848                       # Transaction distribution
system.membus.trans_dist::WriteResp             76848                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           47                       # Transaction distribution
system.membus.trans_dist::CleanEvict               48                       # Transaction distribution
system.membus.trans_dist::ReadExReq               102                       # Transaction distribution
system.membus.trans_dist::ReadExResp              102                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            164                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           135                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           33                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          523                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       460800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 468627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        28526                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14784622                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            234380                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000060                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007728                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  234366     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              234380                       # Request fanout histogram
system.membus.reqLayer6.occupancy           588867875                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7027000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              306687                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1326625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5164445                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          950366415                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             24.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             822250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       147456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316119                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316119                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5550                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       921600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       927150                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4950                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7590                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     14753190                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1602519625                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             40.4                       # Network utilization (%)
system.acctest.local_bus.numRequests          1010241                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          695                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay         6000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.18                       # Average queue length
system.acctest.local_bus.maxQueueLength             3                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   1298094583                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         32.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    758487000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         19.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        73728                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        73728                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       460800                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     14745600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       278012                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       278012    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       278012                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    635754750                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    857088000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         21.6                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     18874368                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       147456                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3686400                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2279424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3567445099                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma   1189148366                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4756593466                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1981913944                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2526940279                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4508854223                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5549359043                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3716088645                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9265447688                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10496                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          960                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10496                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10496                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          164                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           15                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          179                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      2645133                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       241933                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        2887065                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      2645133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      2645133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      2645133                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       241933                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       2887065                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10041216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         3008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4718592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4721600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           47                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        73728                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73775                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2526940279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3580606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2530520885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         758056                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma   1189148366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1189906423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         758056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3716088645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3580606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3720427308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        47.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    230272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000500329750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           72                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           72                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              281277                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156894                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73775                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156894                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73775                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4611                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.66                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5051924485                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783825000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9167005735                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32226.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58476.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       108                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146244                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   68777                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156894                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    216                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    950.243576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   884.721765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.977698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          322      2.07%      2.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          301      1.94%      4.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          185      1.19%      5.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          268      1.73%      6.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          288      1.85%      8.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          201      1.29%     10.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          221      1.42%     11.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          278      1.79%     13.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13463     86.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15527                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           72                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2180.638889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1751.231136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1840.596652                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           31     43.06%     43.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           32     44.44%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      1.39%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7040-7167            8     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            72                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           72                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean    1024.805556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean   1024.803306                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.166576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           17     23.61%     23.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           55     76.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            72                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10032960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4722304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10041216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4721600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2528.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1190.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2530.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1189.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3968060625                       # Total gap between requests
system.mem_ctrls.avgGap                      17202.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10018816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4672                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4717632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2524875784.962644577026                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3564477.389594902750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1177406.558553972282                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 1188906433.571081638336                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           47                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        73728                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9157550930                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9454805                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   5661733375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  72696402000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58450.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42589.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 120462412.23                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    986008.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         7663383.675000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         5347498.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           285121800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       102544093.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     37981301.400000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     74839211.137500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     22750601.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       536247890.212502                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        135.141649                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1157839625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    214620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2596212875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 690                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9935306.521739                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2282473.551388                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          345    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5628625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11971000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             345                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      5630521750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3427680750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        80276                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            80276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        80276                       # number of overall hits
system.cpu.icache.overall_hits::total           80276                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          164                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            164                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          164                       # number of overall misses
system.cpu.icache.overall_misses::total           164                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7128750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7128750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7128750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7128750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        80440                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        80440                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        80440                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        80440                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002039                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002039                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002039                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002039                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43467.987805                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43467.987805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43467.987805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43467.987805                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          164                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          164                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          164                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          164                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6865125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6865125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6865125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6865125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002039                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002039                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002039                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002039                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.518293                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.518293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.518293                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.518293                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        80276                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           80276                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          164                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           164                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7128750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7128750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        80440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        80440                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002039                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43467.987805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43467.987805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          164                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          164                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6865125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6865125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002039                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.518293                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.518293                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           297.229304                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1958088                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               316                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           6196.481013                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   297.229304                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.580526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.580526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          303                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.591797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            161044                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           161044                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        96002                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            96002                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        96002                       # number of overall hits
system.cpu.dcache.overall_hits::total           96002                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          328                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            328                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          328                       # number of overall misses
system.cpu.dcache.overall_misses::total           328                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24648375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24648375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24648375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24648375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        96330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        96330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        96330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        96330                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003405                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003405                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003405                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003405                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75147.484756                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75147.484756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75147.484756                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75147.484756                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           47                       # number of writebacks
system.cpu.dcache.writebacks::total                47                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           91                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           91                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          237                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3465                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17305125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17305125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17305125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17305125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7498125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7498125                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002460                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002460                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002460                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002460                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73017.405063                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73017.405063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73017.405063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73017.405063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2163.961039                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2163.961039                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     82                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        59002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           59002                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      9945625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9945625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        59137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        59137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002283                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73671.296296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73671.296296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          345                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9735250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9735250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7498125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7498125                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72112.962963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72112.962963                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21733.695652                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21733.695652                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        37000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          193                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     14702750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     14702750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        37193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37193                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005189                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76180.051813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76180.051813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           91                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3120                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7569875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7569875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002742                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74214.460784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74214.460784                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           393.541359                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              229246                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               538                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            426.107807                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   393.541359                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.768635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.768635                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          411                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            385557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           385557                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9058202500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
