Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: assa.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "assa.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "assa"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : assa
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ll01\c.v" into library work
Parsing module <Drive_74595>.
Analyzing Verilog file "D:\ll01\b.v" into library work
Parsing module <Clk_1Hz>.
WARNING:HDLCompiler:751 - "D:\ll01\b.v" Line 6: Redeclaration of ansi port Clk_Out is not allowed
Analyzing Verilog file "D:\ll01\a.v" into library work
Parsing module <Clk_2000Hz>.
WARNING:HDLCompiler:751 - "D:\ll01\a.v" Line 6: Redeclaration of ansi port Clk_Out is not allowed
Analyzing Verilog file "D:\ll01\assa.vf" into library work
Parsing module <CJ8CE_HXILINX_assa>.
Parsing module <assa>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <assa>.

Elaborating module <Clk_1Hz>.
WARNING:HDLCompiler:413 - "D:\ll01\b.v" Line 9: Result of 29-bit expression is truncated to fit in 28-bit target.

Elaborating module <Clk_2000Hz>.
WARNING:HDLCompiler:413 - "D:\ll01\a.v" Line 9: Result of 29-bit expression is truncated to fit in 28-bit target.

Elaborating module <Drive_74595>.
WARNING:HDLCompiler:413 - "D:\ll01\c.v" Line 14: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <CJ8CE_HXILINX_assa>.

Elaborating module <VCC>.

Elaborating module <GND>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <assa>.
    Related source file is "D:\ll01\assa.vf".
    Set property "HU_SET = XLXI_4_0" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <assa> synthesized.

Synthesizing Unit <Clk_1Hz>.
    Related source file is "D:\ll01\b.v".
    Found 1-bit register for signal <Clk_Out>.
    Found 28-bit register for signal <Counter>.
    Found 28-bit adder for signal <Counter[27]_GND_2_o_add_1_OUT> created at line 9.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <Clk_1Hz> synthesized.

Synthesizing Unit <Clk_2000Hz>.
    Related source file is "D:\ll01\a.v".
    Found 1-bit register for signal <Clk_Out>.
    Found 28-bit register for signal <Counter>.
    Found 28-bit adder for signal <Counter[27]_GND_3_o_add_1_OUT> created at line 9.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
Unit <Clk_2000Hz> synthesized.

Synthesizing Unit <Drive_74595>.
    Related source file is "D:\ll01\c.v".
        nBit = 8
    Found 1-bit register for signal <R_Shift>.
    Found 1-bit register for signal <R_Latch>.
    Found 1-bit register for signal <R_DataO>.
    Found 8-bit register for signal <Clk_Count>.
    Found 8-bit adder for signal <Clk_Count[7]_GND_4_o_add_1_OUT> created at line 14.
    Found 1-bit 8-to-1 multiplexer for signal <Clk_Count[3]_Data_In[7]_Mux_6_o> created at line 22.
    Found 8-bit comparator greater for signal <GND_4_o_Clk_Count[7]_LessThan_3_o> created at line 15
    Found 8-bit comparator greater for signal <Clk_Count[7]_GND_4_o_LessThan_5_o> created at line 19
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Drive_74595> synthesized.

Synthesizing Unit <CJ8CE_HXILINX_assa>.
    Related source file is "D:\ll01\assa.vf".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <CJ8CE_HXILINX_assa> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 28-bit adder                                          : 2
 8-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 5
 28-bit register                                       : 2
 8-bit register                                        : 2
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Clk_1Hz>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <Clk_1Hz> synthesized (advanced).

Synthesizing (advanced) Unit <Clk_2000Hz>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
Unit <Clk_2000Hz> synthesized (advanced).

Synthesizing (advanced) Unit <Drive_74595>.
The following registers are absorbed into counter <Clk_Count>: 1 register on signal <Clk_Count>.
Unit <Drive_74595> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 28-bit up counter                                     : 2
 8-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 1
 1-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <assa> ...

Optimizing unit <CJ8CE_HXILINX_assa> ...

Optimizing unit <Drive_74595> ...
WARNING:Xst:1710 - FF/Latch <XLXI_3/Clk_Count_7> (without init value) has a constant value of 0 in block <assa>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/Clk_Count_6> (without init value) has a constant value of 0 in block <assa>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_3/Clk_Count_5> (without init value) has a constant value of 0 in block <assa>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block assa, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 74
 Flip-Flops                                            : 74

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : assa.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 267
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 58
#      LUT4                        : 5
#      LUT5                        : 1
#      LUT6                        : 78
#      MUXCY                       : 58
#      VCC                         : 1
#      XORCY                       : 61
# FlipFlops/Latches                : 74
#      FD                          : 61
#      FDCE                        : 8
#      FDR                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              74  out of  11440     0%  
 Number of Slice LUTs:                  146  out of   5720     2%  
    Number used as Logic:               146  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    154
   Number with an unused Flip Flop:      80  out of    154    51%  
   Number with an unused LUT:             8  out of    154     5%  
   Number of fully used LUT-FF pairs:    66  out of    154    42%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    102    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------+-------+
Clock Signal                       | Clock buffer(FF name)   | Load  |
-----------------------------------+-------------------------+-------+
XLXI_1/Clk_Out                     | NONE(XLXI_4/Q_0)        | 8     |
XLXI_2/Clk_Out                     | NONE(XLXI_3/Clk_Count_4)| 8     |
Clk_50MHz                          | BUFGP                   | 58    |
-----------------------------------+-------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.885ns (Maximum Frequency: 257.400MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/Clk_Out'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            XLXI_4/Q_7 (FF)
  Destination:       XLXI_4/Q_0 (FF)
  Source Clock:      XLXI_1/Clk_Out rising
  Destination Clock: XLXI_1/Clk_Out rising

  Data Path: XLXI_4/Q_7 to XLXI_4/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   0.765  Q_7 (Q_7)
     INV:I->O              1   0.255   0.681  Q[7]_INV_4_o1_INV_0 (Q[7]_INV_4_o)
     FDCE:D                    0.074          Q_0
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/Clk_Out'
  Clock period: 3.312ns (frequency: 301.932MHz)
  Total number of paths / destination ports: 63 / 13
-------------------------------------------------------------------------
Delay:               3.312ns (Levels of Logic = 1)
  Source:            XLXI_3/Clk_Count_0 (FF)
  Destination:       XLXI_3/Clk_Count_4 (FF)
  Source Clock:      XLXI_2/Clk_Out rising
  Destination Clock: XLXI_2/Clk_Out rising

  Data Path: XLXI_3/Clk_Count_0 to XLXI_3/Clk_Count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.525   1.234  XLXI_3/Clk_Count_0 (XLXI_3/Clk_Count_0)
     LUT5:I0->O            5   0.254   0.840  XLXI_3/GND_4_o_Clk_Count[7]_LessThan_3_o11 (XLXI_3/GND_4_o_Clk_Count[7]_LessThan_3_o)
     FDR:R                     0.459          XLXI_3/Clk_Count_0
    ----------------------------------------
    Total                      3.312ns (1.238ns logic, 2.074ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 3.885ns (frequency: 257.400MHz)
  Total number of paths / destination ports: 2438 / 58
-------------------------------------------------------------------------
Delay:               3.885ns (Levels of Logic = 2)
  Source:            XLXI_2/Counter_19 (FF)
  Destination:       XLXI_2/Counter_22 (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_2/Counter_19 to XLXI_2/Counter_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   1.221  XLXI_2/Counter_19 (XLXI_2/Counter_19)
     LUT6:I0->O           14   0.254   1.557  XLXI_2/GND_3_o_GND_3_o_equal_3_o<27>4_1 (XLXI_2/GND_3_o_GND_3_o_equal_3_o<27>41)
     LUT6:I1->O            1   0.254   0.000  XLXI_2/Counter_22_rstpot (XLXI_2/Counter_22_rstpot)
     FD:D                      0.074          XLXI_2/Counter_22
    ----------------------------------------
    Total                      3.885ns (1.107ns logic, 2.778ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/Clk_Out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 2)
  Source:            XLXI_4/Q_7 (FF)
  Destination:       xCount<7> (PAD)
  Source Clock:      XLXI_1/Clk_Out rising

  Data Path: XLXI_4/Q_7 to xCount<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   0.765  Q_7 (Q_7)
     end scope: 'XLXI_4:Q<7>'
     OBUF:I->O                 2.912          xCount_7_OBUF (xCount<7>)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/Clk_Out'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            XLXI_3/R_Shift (FF)
  Destination:       zClock (PAD)
  Source Clock:      XLXI_2/Clk_Out rising

  Data Path: XLXI_3/R_Shift to zClock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.725  XLXI_3/R_Shift (XLXI_3/R_Shift)
     OBUF:I->O                 2.912          zClock_OBUF (zClock)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    3.885|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/Clk_Out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/Clk_Out |    2.300|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/Clk_Out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/Clk_Out |    3.219|         |         |         |
XLXI_2/Clk_Out |    3.312|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.03 secs
 
--> 

Total memory usage is 295356 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

