Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 15 11:57:29 2022
| Host         : DESKTOP-RTM9HP5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     82          
LUTAR-1    Warning           LUT drives async reset alert    25          
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (213)
5. checking no_input_delay (6)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: RESET (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: CRONO_C/freq_div_1_sec/CLK_OUT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CRONO_C/increment_load/incrementador.increment_reg[9]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: DISP_CTRL_C/divisor_de_frecuencia/CLK_OUT_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FSM_C/FSM_onehot_EstadoActual_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (213)
--------------------------------------------------
 There are 213 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.054       -0.216                      7                  549        0.167        0.000                      0                  549        4.500        0.000                       0                   342  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.054       -0.216                      7                  549        0.167        0.000                      0                  549        4.500        0.000                       0                   342  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            7  Failing Endpoints,  Worst Slack       -0.054ns,  Total Violation       -0.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 CRONO_C/increment_load/incrementador.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/increment_load/incrementador.increment_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.931ns  (logic 5.250ns (52.865%)  route 4.681ns (47.135%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.725     5.328    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  CRONO_C/increment_load/incrementador.count_reg[1]/Q
                         net (fo=3, routed)           0.433     6.279    CRONO_C/increment_load/incrementador.count_reg_n_0_[1]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.935 r  CRONO_C/increment_load/increment1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    CRONO_C/increment_load/increment1_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.248 r  CRONO_C/increment_load/increment1_inferred__0/i__carry__0/O[3]
                         net (fo=11, routed)          1.029     8.277    CRONO_C/increment_load/increment1[8]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.306     8.583 r  CRONO_C/increment_load/increment0__89_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.583    CRONO_C/increment_load/increment0__89_carry__1_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.133 r  CRONO_C/increment_load/increment0__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.133    CRONO_C/increment_load/increment0__89_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  CRONO_C/increment_load/increment0__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.247    CRONO_C/increment_load/increment0__89_carry__2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  CRONO_C/increment_load/increment0__89_carry__3/O[1]
                         net (fo=3, routed)           0.826    10.407    CRONO_C/increment_load/increment0__89_carry__3_n_6
    SLICE_X1Y57          LUT4 (Prop_lut4_I1_O)        0.303    10.710 r  CRONO_C/increment_load/increment0__172_carry__3_i_6/O
                         net (fo=1, routed)           0.000    10.710    CRONO_C/increment_load/increment0__172_carry__3_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.108 r  CRONO_C/increment_load/increment0__172_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.108    CRONO_C/increment_load/increment0__172_carry__3_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  CRONO_C/increment_load/increment0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.222    CRONO_C/increment_load/increment0__172_carry__4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.556 f  CRONO_C/increment_load/increment0__172_carry__5/O[1]
                         net (fo=3, routed)           1.046    12.601    CRONO_C/increment_load/increment0[28]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.303    12.904 r  CRONO_C/increment_load/count2_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000    12.904    CRONO_C/increment_load/count2_carry__2_i_5__1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.474 r  CRONO_C/increment_load/count2_carry__2/CO[2]
                         net (fo=1, routed)           0.424    13.898    edges[3].edge/incrementador.count_reg[0]_3[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.313    14.211 r  edges[3].edge/incrementador.count[30]_i_3/O
                         net (fo=62, routed)          0.924    15.135    CRONO_C/increment_load/count1__1
    SLICE_X11Y56         LUT5 (Prop_lut5_I4_O)        0.124    15.259 r  CRONO_C/increment_load/incrementador.increment[31]_i_1__1/O
                         net (fo=1, routed)           0.000    15.259    CRONO_C/increment_load/incrementador.increment[31]_i_1__1_n_0
    SLICE_X11Y56         FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.527    14.950    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[31]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y56         FDCE (Setup_fdce_C_D)        0.031    15.204    CRONO_C/increment_load/incrementador.increment_reg[31]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -15.259    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 CRONO_C/increment_load/incrementador.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/increment_load/incrementador.increment_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.008ns  (logic 5.250ns (52.457%)  route 4.758ns (47.543%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.725     5.328    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  CRONO_C/increment_load/incrementador.count_reg[1]/Q
                         net (fo=3, routed)           0.433     6.279    CRONO_C/increment_load/incrementador.count_reg_n_0_[1]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.935 r  CRONO_C/increment_load/increment1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    CRONO_C/increment_load/increment1_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.248 r  CRONO_C/increment_load/increment1_inferred__0/i__carry__0/O[3]
                         net (fo=11, routed)          1.029     8.277    CRONO_C/increment_load/increment1[8]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.306     8.583 r  CRONO_C/increment_load/increment0__89_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.583    CRONO_C/increment_load/increment0__89_carry__1_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.133 r  CRONO_C/increment_load/increment0__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.133    CRONO_C/increment_load/increment0__89_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  CRONO_C/increment_load/increment0__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.247    CRONO_C/increment_load/increment0__89_carry__2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  CRONO_C/increment_load/increment0__89_carry__3/O[1]
                         net (fo=3, routed)           0.826    10.407    CRONO_C/increment_load/increment0__89_carry__3_n_6
    SLICE_X1Y57          LUT4 (Prop_lut4_I1_O)        0.303    10.710 r  CRONO_C/increment_load/increment0__172_carry__3_i_6/O
                         net (fo=1, routed)           0.000    10.710    CRONO_C/increment_load/increment0__172_carry__3_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.108 r  CRONO_C/increment_load/increment0__172_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.108    CRONO_C/increment_load/increment0__172_carry__3_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  CRONO_C/increment_load/increment0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.222    CRONO_C/increment_load/increment0__172_carry__4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.556 f  CRONO_C/increment_load/increment0__172_carry__5/O[1]
                         net (fo=3, routed)           1.046    12.601    CRONO_C/increment_load/increment0[28]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.303    12.904 r  CRONO_C/increment_load/count2_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000    12.904    CRONO_C/increment_load/count2_carry__2_i_5__1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.474 r  CRONO_C/increment_load/count2_carry__2/CO[2]
                         net (fo=1, routed)           0.424    13.898    edges[3].edge/incrementador.count_reg[0]_3[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.313    14.211 r  edges[3].edge/incrementador.count[30]_i_3/O
                         net (fo=62, routed)          1.001    15.212    CRONO_C/increment_load/count1__1
    SLICE_X1Y52          LUT5 (Prop_lut5_I4_O)        0.124    15.336 r  CRONO_C/increment_load/incrementador.increment[15]_i_1__1/O
                         net (fo=1, routed)           0.000    15.336    CRONO_C/increment_load/incrementador.increment[15]_i_1__1_n_0
    SLICE_X1Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.606    15.029    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X1Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[15]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.031    15.283    CRONO_C/increment_load/incrementador.increment_reg[15]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -15.336    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.052ns  (required time - arrival time)
  Source:                 CRONO_C/increment_load/incrementador.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/increment_load/incrementador.increment_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.927ns  (logic 5.250ns (52.887%)  route 4.677ns (47.113%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.725     5.328    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  CRONO_C/increment_load/incrementador.count_reg[1]/Q
                         net (fo=3, routed)           0.433     6.279    CRONO_C/increment_load/incrementador.count_reg_n_0_[1]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.935 r  CRONO_C/increment_load/increment1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    CRONO_C/increment_load/increment1_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.248 r  CRONO_C/increment_load/increment1_inferred__0/i__carry__0/O[3]
                         net (fo=11, routed)          1.029     8.277    CRONO_C/increment_load/increment1[8]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.306     8.583 r  CRONO_C/increment_load/increment0__89_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.583    CRONO_C/increment_load/increment0__89_carry__1_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.133 r  CRONO_C/increment_load/increment0__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.133    CRONO_C/increment_load/increment0__89_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  CRONO_C/increment_load/increment0__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.247    CRONO_C/increment_load/increment0__89_carry__2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  CRONO_C/increment_load/increment0__89_carry__3/O[1]
                         net (fo=3, routed)           0.826    10.407    CRONO_C/increment_load/increment0__89_carry__3_n_6
    SLICE_X1Y57          LUT4 (Prop_lut4_I1_O)        0.303    10.710 r  CRONO_C/increment_load/increment0__172_carry__3_i_6/O
                         net (fo=1, routed)           0.000    10.710    CRONO_C/increment_load/increment0__172_carry__3_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.108 r  CRONO_C/increment_load/increment0__172_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.108    CRONO_C/increment_load/increment0__172_carry__3_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  CRONO_C/increment_load/increment0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.222    CRONO_C/increment_load/increment0__172_carry__4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.556 f  CRONO_C/increment_load/increment0__172_carry__5/O[1]
                         net (fo=3, routed)           1.046    12.601    CRONO_C/increment_load/increment0[28]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.303    12.904 r  CRONO_C/increment_load/count2_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000    12.904    CRONO_C/increment_load/count2_carry__2_i_5__1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.474 r  CRONO_C/increment_load/count2_carry__2/CO[2]
                         net (fo=1, routed)           0.424    13.898    edges[3].edge/incrementador.count_reg[0]_3[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.313    14.211 r  edges[3].edge/incrementador.count[30]_i_3/O
                         net (fo=62, routed)          0.920    15.131    CRONO_C/increment_load/count1__1
    SLICE_X11Y56         LUT5 (Prop_lut5_I4_O)        0.124    15.255 r  CRONO_C/increment_load/incrementador.increment[30]_i_1__1/O
                         net (fo=1, routed)           0.000    15.255    CRONO_C/increment_load/incrementador.increment[30]_i_1__1_n_0
    SLICE_X11Y56         FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.527    14.950    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X11Y56         FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[30]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y56         FDCE (Setup_fdce_C_D)        0.029    15.202    CRONO_C/increment_load/incrementador.increment_reg[30]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -15.255    
  -------------------------------------------------------------------
                         slack                                 -0.052    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 CRONO_C/increment_load/incrementador.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/increment_load/incrementador.increment_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.952ns  (logic 5.250ns (52.754%)  route 4.702ns (47.246%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.725     5.328    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  CRONO_C/increment_load/incrementador.count_reg[1]/Q
                         net (fo=3, routed)           0.433     6.279    CRONO_C/increment_load/incrementador.count_reg_n_0_[1]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.935 r  CRONO_C/increment_load/increment1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    CRONO_C/increment_load/increment1_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.248 r  CRONO_C/increment_load/increment1_inferred__0/i__carry__0/O[3]
                         net (fo=11, routed)          1.029     8.277    CRONO_C/increment_load/increment1[8]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.306     8.583 r  CRONO_C/increment_load/increment0__89_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.583    CRONO_C/increment_load/increment0__89_carry__1_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.133 r  CRONO_C/increment_load/increment0__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.133    CRONO_C/increment_load/increment0__89_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  CRONO_C/increment_load/increment0__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.247    CRONO_C/increment_load/increment0__89_carry__2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  CRONO_C/increment_load/increment0__89_carry__3/O[1]
                         net (fo=3, routed)           0.826    10.407    CRONO_C/increment_load/increment0__89_carry__3_n_6
    SLICE_X1Y57          LUT4 (Prop_lut4_I1_O)        0.303    10.710 r  CRONO_C/increment_load/increment0__172_carry__3_i_6/O
                         net (fo=1, routed)           0.000    10.710    CRONO_C/increment_load/increment0__172_carry__3_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.108 r  CRONO_C/increment_load/increment0__172_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.108    CRONO_C/increment_load/increment0__172_carry__3_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  CRONO_C/increment_load/increment0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.222    CRONO_C/increment_load/increment0__172_carry__4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.556 f  CRONO_C/increment_load/increment0__172_carry__5/O[1]
                         net (fo=3, routed)           1.046    12.601    CRONO_C/increment_load/increment0[28]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.303    12.904 r  CRONO_C/increment_load/count2_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000    12.904    CRONO_C/increment_load/count2_carry__2_i_5__1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.474 r  CRONO_C/increment_load/count2_carry__2/CO[2]
                         net (fo=1, routed)           0.424    13.898    edges[3].edge/incrementador.count_reg[0]_3[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.313    14.211 r  edges[3].edge/incrementador.count[30]_i_3/O
                         net (fo=62, routed)          0.945    15.156    CRONO_C/increment_load/count1__1
    SLICE_X10Y56         LUT5 (Prop_lut5_I4_O)        0.124    15.280 r  CRONO_C/increment_load/incrementador.increment[27]_i_1__1/O
                         net (fo=1, routed)           0.000    15.280    CRONO_C/increment_load/incrementador.increment[27]_i_1__1_n_0
    SLICE_X10Y56         FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.527    14.950    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[27]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y56         FDCE (Setup_fdce_C_D)        0.081    15.254    CRONO_C/increment_load/incrementador.increment_reg[27]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -15.280    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 CRONO_C/increment_load/incrementador.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/increment_load/incrementador.increment_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.941ns  (logic 5.250ns (52.812%)  route 4.691ns (47.188%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.725     5.328    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  CRONO_C/increment_load/incrementador.count_reg[1]/Q
                         net (fo=3, routed)           0.433     6.279    CRONO_C/increment_load/incrementador.count_reg_n_0_[1]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.935 r  CRONO_C/increment_load/increment1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    CRONO_C/increment_load/increment1_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.248 r  CRONO_C/increment_load/increment1_inferred__0/i__carry__0/O[3]
                         net (fo=11, routed)          1.029     8.277    CRONO_C/increment_load/increment1[8]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.306     8.583 r  CRONO_C/increment_load/increment0__89_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.583    CRONO_C/increment_load/increment0__89_carry__1_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.133 r  CRONO_C/increment_load/increment0__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.133    CRONO_C/increment_load/increment0__89_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  CRONO_C/increment_load/increment0__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.247    CRONO_C/increment_load/increment0__89_carry__2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  CRONO_C/increment_load/increment0__89_carry__3/O[1]
                         net (fo=3, routed)           0.826    10.407    CRONO_C/increment_load/increment0__89_carry__3_n_6
    SLICE_X1Y57          LUT4 (Prop_lut4_I1_O)        0.303    10.710 r  CRONO_C/increment_load/increment0__172_carry__3_i_6/O
                         net (fo=1, routed)           0.000    10.710    CRONO_C/increment_load/increment0__172_carry__3_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.108 r  CRONO_C/increment_load/increment0__172_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.108    CRONO_C/increment_load/increment0__172_carry__3_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  CRONO_C/increment_load/increment0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.222    CRONO_C/increment_load/increment0__172_carry__4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.556 f  CRONO_C/increment_load/increment0__172_carry__5/O[1]
                         net (fo=3, routed)           1.046    12.601    CRONO_C/increment_load/increment0[28]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.303    12.904 r  CRONO_C/increment_load/count2_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000    12.904    CRONO_C/increment_load/count2_carry__2_i_5__1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.474 r  CRONO_C/increment_load/count2_carry__2/CO[2]
                         net (fo=1, routed)           0.424    13.898    edges[3].edge/incrementador.count_reg[0]_3[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.313    14.211 r  edges[3].edge/incrementador.count[30]_i_3/O
                         net (fo=62, routed)          0.934    15.145    CRONO_C/increment_load/count1__1
    SLICE_X10Y56         LUT5 (Prop_lut5_I4_O)        0.124    15.269 r  CRONO_C/increment_load/incrementador.increment[28]_i_1__1/O
                         net (fo=1, routed)           0.000    15.269    CRONO_C/increment_load/incrementador.increment[28]_i_1__1_n_0
    SLICE_X10Y56         FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.527    14.950    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X10Y56         FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[28]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X10Y56         FDCE (Setup_fdce_C_D)        0.077    15.250    CRONO_C/increment_load/incrementador.increment_reg[28]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -15.269    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.011ns  (required time - arrival time)
  Source:                 CRONO_C/increment_load/incrementador.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/increment_load/incrementador.count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.963ns  (logic 5.250ns (52.694%)  route 4.713ns (47.306%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.725     5.328    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  CRONO_C/increment_load/incrementador.count_reg[1]/Q
                         net (fo=3, routed)           0.433     6.279    CRONO_C/increment_load/incrementador.count_reg_n_0_[1]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.935 r  CRONO_C/increment_load/increment1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    CRONO_C/increment_load/increment1_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.248 r  CRONO_C/increment_load/increment1_inferred__0/i__carry__0/O[3]
                         net (fo=11, routed)          1.029     8.277    CRONO_C/increment_load/increment1[8]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.306     8.583 r  CRONO_C/increment_load/increment0__89_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.583    CRONO_C/increment_load/increment0__89_carry__1_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.133 r  CRONO_C/increment_load/increment0__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.133    CRONO_C/increment_load/increment0__89_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  CRONO_C/increment_load/increment0__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.247    CRONO_C/increment_load/increment0__89_carry__2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  CRONO_C/increment_load/increment0__89_carry__3/O[1]
                         net (fo=3, routed)           0.826    10.407    CRONO_C/increment_load/increment0__89_carry__3_n_6
    SLICE_X1Y57          LUT4 (Prop_lut4_I1_O)        0.303    10.710 r  CRONO_C/increment_load/increment0__172_carry__3_i_6/O
                         net (fo=1, routed)           0.000    10.710    CRONO_C/increment_load/increment0__172_carry__3_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.108 r  CRONO_C/increment_load/increment0__172_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.108    CRONO_C/increment_load/increment0__172_carry__3_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  CRONO_C/increment_load/increment0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.222    CRONO_C/increment_load/increment0__172_carry__4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.556 f  CRONO_C/increment_load/increment0__172_carry__5/O[1]
                         net (fo=3, routed)           1.046    12.601    CRONO_C/increment_load/increment0[28]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.303    12.904 r  CRONO_C/increment_load/count2_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000    12.904    CRONO_C/increment_load/count2_carry__2_i_5__1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.474 r  CRONO_C/increment_load/count2_carry__2/CO[2]
                         net (fo=1, routed)           0.424    13.898    edges[3].edge/incrementador.count_reg[0]_3[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.313    14.211 r  edges[3].edge/incrementador.count[30]_i_3/O
                         net (fo=62, routed)          0.956    15.167    CRONO_C/increment_load/count1__1
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.124    15.291 r  CRONO_C/increment_load/incrementador.count[17]_i_1__1/O
                         net (fo=1, routed)           0.000    15.291    CRONO_C/increment_load/incrementador.count[17]_i_1__1_n_0
    SLICE_X3Y55          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.605    15.028    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[17]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y55          FDCE (Setup_fdce_C_D)        0.029    15.280    CRONO_C/increment_load/incrementador.count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -15.291    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (VIOLATED) :        -0.003ns  (required time - arrival time)
  Source:                 CRONO_C/increment_load/incrementador.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/increment_load/incrementador.increment_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.971ns  (logic 5.250ns (52.654%)  route 4.721ns (47.346%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.725     5.328    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  CRONO_C/increment_load/incrementador.count_reg[1]/Q
                         net (fo=3, routed)           0.433     6.279    CRONO_C/increment_load/incrementador.count_reg_n_0_[1]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.935 r  CRONO_C/increment_load/increment1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    CRONO_C/increment_load/increment1_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.248 r  CRONO_C/increment_load/increment1_inferred__0/i__carry__0/O[3]
                         net (fo=11, routed)          1.029     8.277    CRONO_C/increment_load/increment1[8]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.306     8.583 r  CRONO_C/increment_load/increment0__89_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.583    CRONO_C/increment_load/increment0__89_carry__1_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.133 r  CRONO_C/increment_load/increment0__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.133    CRONO_C/increment_load/increment0__89_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  CRONO_C/increment_load/increment0__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.247    CRONO_C/increment_load/increment0__89_carry__2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  CRONO_C/increment_load/increment0__89_carry__3/O[1]
                         net (fo=3, routed)           0.826    10.407    CRONO_C/increment_load/increment0__89_carry__3_n_6
    SLICE_X1Y57          LUT4 (Prop_lut4_I1_O)        0.303    10.710 r  CRONO_C/increment_load/increment0__172_carry__3_i_6/O
                         net (fo=1, routed)           0.000    10.710    CRONO_C/increment_load/increment0__172_carry__3_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.108 r  CRONO_C/increment_load/increment0__172_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.108    CRONO_C/increment_load/increment0__172_carry__3_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  CRONO_C/increment_load/increment0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.222    CRONO_C/increment_load/increment0__172_carry__4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.556 f  CRONO_C/increment_load/increment0__172_carry__5/O[1]
                         net (fo=3, routed)           1.046    12.601    CRONO_C/increment_load/increment0[28]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.303    12.904 r  CRONO_C/increment_load/count2_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000    12.904    CRONO_C/increment_load/count2_carry__2_i_5__1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.474 r  CRONO_C/increment_load/count2_carry__2/CO[2]
                         net (fo=1, routed)           0.424    13.898    edges[3].edge/incrementador.count_reg[0]_3[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.313    14.211 r  edges[3].edge/incrementador.count[30]_i_3/O
                         net (fo=62, routed)          0.963    15.174    CRONO_C/increment_load/count1__1
    SLICE_X7Y60          LUT5 (Prop_lut5_I4_O)        0.124    15.298 r  CRONO_C/increment_load/incrementador.increment[23]_i_1__1/O
                         net (fo=1, routed)           0.000    15.298    CRONO_C/increment_load/incrementador.increment[23]_i_1__1_n_0
    SLICE_X7Y60          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.601    15.024    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[23]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X7Y60          FDCE (Setup_fdce_C_D)        0.031    15.295    CRONO_C/increment_load/incrementador.increment_reg[23]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -15.298    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 CRONO_C/increment_load/incrementador.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/increment_load/incrementador.count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 5.250ns (52.705%)  route 4.711ns (47.295%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.725     5.328    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  CRONO_C/increment_load/incrementador.count_reg[1]/Q
                         net (fo=3, routed)           0.433     6.279    CRONO_C/increment_load/incrementador.count_reg_n_0_[1]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.935 r  CRONO_C/increment_load/increment1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    CRONO_C/increment_load/increment1_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.248 r  CRONO_C/increment_load/increment1_inferred__0/i__carry__0/O[3]
                         net (fo=11, routed)          1.029     8.277    CRONO_C/increment_load/increment1[8]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.306     8.583 r  CRONO_C/increment_load/increment0__89_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.583    CRONO_C/increment_load/increment0__89_carry__1_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.133 r  CRONO_C/increment_load/increment0__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.133    CRONO_C/increment_load/increment0__89_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  CRONO_C/increment_load/increment0__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.247    CRONO_C/increment_load/increment0__89_carry__2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  CRONO_C/increment_load/increment0__89_carry__3/O[1]
                         net (fo=3, routed)           0.826    10.407    CRONO_C/increment_load/increment0__89_carry__3_n_6
    SLICE_X1Y57          LUT4 (Prop_lut4_I1_O)        0.303    10.710 r  CRONO_C/increment_load/increment0__172_carry__3_i_6/O
                         net (fo=1, routed)           0.000    10.710    CRONO_C/increment_load/increment0__172_carry__3_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.108 r  CRONO_C/increment_load/increment0__172_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.108    CRONO_C/increment_load/increment0__172_carry__3_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  CRONO_C/increment_load/increment0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.222    CRONO_C/increment_load/increment0__172_carry__4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.556 f  CRONO_C/increment_load/increment0__172_carry__5/O[1]
                         net (fo=3, routed)           1.046    12.601    CRONO_C/increment_load/increment0[28]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.303    12.904 r  CRONO_C/increment_load/count2_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000    12.904    CRONO_C/increment_load/count2_carry__2_i_5__1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.474 r  CRONO_C/increment_load/count2_carry__2/CO[2]
                         net (fo=1, routed)           0.424    13.898    edges[3].edge/incrementador.count_reg[0]_3[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.313    14.211 r  edges[3].edge/incrementador.count[30]_i_3/O
                         net (fo=62, routed)          0.954    15.165    CRONO_C/increment_load/count1__1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124    15.289 r  CRONO_C/increment_load/incrementador.count[22]_i_1__1/O
                         net (fo=1, routed)           0.000    15.289    CRONO_C/increment_load/incrementador.count[22]_i_1__1_n_0
    SLICE_X5Y60          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.601    15.024    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[22]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y60          FDCE (Setup_fdce_C_D)        0.032    15.296    CRONO_C/increment_load/incrementador.count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                         -15.289    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 CRONO_C/increment_load/incrementador.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/increment_load/incrementador.count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.956ns  (logic 5.250ns (52.732%)  route 4.706ns (47.268%))
  Logic Levels:           14  (CARRY4=9 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.725     5.328    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  CRONO_C/increment_load/incrementador.count_reg[1]/Q
                         net (fo=3, routed)           0.433     6.279    CRONO_C/increment_load/incrementador.count_reg_n_0_[1]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.935 r  CRONO_C/increment_load/increment1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    CRONO_C/increment_load/increment1_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.248 r  CRONO_C/increment_load/increment1_inferred__0/i__carry__0/O[3]
                         net (fo=11, routed)          1.029     8.277    CRONO_C/increment_load/increment1[8]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.306     8.583 r  CRONO_C/increment_load/increment0__89_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.583    CRONO_C/increment_load/increment0__89_carry__1_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.133 r  CRONO_C/increment_load/increment0__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.133    CRONO_C/increment_load/increment0__89_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  CRONO_C/increment_load/increment0__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.247    CRONO_C/increment_load/increment0__89_carry__2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  CRONO_C/increment_load/increment0__89_carry__3/O[1]
                         net (fo=3, routed)           0.826    10.407    CRONO_C/increment_load/increment0__89_carry__3_n_6
    SLICE_X1Y57          LUT4 (Prop_lut4_I1_O)        0.303    10.710 r  CRONO_C/increment_load/increment0__172_carry__3_i_6/O
                         net (fo=1, routed)           0.000    10.710    CRONO_C/increment_load/increment0__172_carry__3_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.108 r  CRONO_C/increment_load/increment0__172_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.108    CRONO_C/increment_load/increment0__172_carry__3_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  CRONO_C/increment_load/increment0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.222    CRONO_C/increment_load/increment0__172_carry__4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.556 f  CRONO_C/increment_load/increment0__172_carry__5/O[1]
                         net (fo=3, routed)           1.046    12.601    CRONO_C/increment_load/increment0[28]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.303    12.904 r  CRONO_C/increment_load/count2_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000    12.904    CRONO_C/increment_load/count2_carry__2_i_5__1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.474 r  CRONO_C/increment_load/count2_carry__2/CO[2]
                         net (fo=1, routed)           0.424    13.898    edges[3].edge/incrementador.count_reg[0]_3[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.313    14.211 r  edges[3].edge/incrementador.count[30]_i_3/O
                         net (fo=62, routed)          0.949    15.160    CRONO_C/increment_load/count1__1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124    15.284 r  CRONO_C/increment_load/incrementador.count[29]_i_1__1/O
                         net (fo=1, routed)           0.000    15.284    CRONO_C/increment_load/incrementador.count[29]_i_1__1_n_0
    SLICE_X5Y60          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.601    15.024    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X5Y60          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[29]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X5Y60          FDCE (Setup_fdce_C_D)        0.031    15.295    CRONO_C/increment_load/incrementador.count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -15.284    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 CRONO_C/increment_load/incrementador.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/increment_load/incrementador.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 5.280ns (53.036%)  route 4.675ns (46.963%))
  Logic Levels:           14  (CARRY4=9 LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.725     5.328    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X6Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  CRONO_C/increment_load/incrementador.count_reg[1]/Q
                         net (fo=3, routed)           0.433     6.279    CRONO_C/increment_load/incrementador.count_reg_n_0_[1]
    SLICE_X4Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.935 r  CRONO_C/increment_load/increment1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    CRONO_C/increment_load/increment1_inferred__0/i__carry_n_0
    SLICE_X4Y54          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.248 r  CRONO_C/increment_load/increment1_inferred__0/i__carry__0/O[3]
                         net (fo=11, routed)          1.029     8.277    CRONO_C/increment_load/increment1[8]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.306     8.583 r  CRONO_C/increment_load/increment0__89_carry__1_i_7/O
                         net (fo=1, routed)           0.000     8.583    CRONO_C/increment_load/increment0__89_carry__1_i_7_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.133 r  CRONO_C/increment_load/increment0__89_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.133    CRONO_C/increment_load/increment0__89_carry__1_n_0
    SLICE_X0Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.247 r  CRONO_C/increment_load/increment0__89_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.247    CRONO_C/increment_load/increment0__89_carry__2_n_0
    SLICE_X0Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.581 r  CRONO_C/increment_load/increment0__89_carry__3/O[1]
                         net (fo=3, routed)           0.826    10.407    CRONO_C/increment_load/increment0__89_carry__3_n_6
    SLICE_X1Y57          LUT4 (Prop_lut4_I1_O)        0.303    10.710 r  CRONO_C/increment_load/increment0__172_carry__3_i_6/O
                         net (fo=1, routed)           0.000    10.710    CRONO_C/increment_load/increment0__172_carry__3_i_6_n_0
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.108 r  CRONO_C/increment_load/increment0__172_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.108    CRONO_C/increment_load/increment0__172_carry__3_n_0
    SLICE_X1Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.222 r  CRONO_C/increment_load/increment0__172_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.222    CRONO_C/increment_load/increment0__172_carry__4_n_0
    SLICE_X1Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.556 f  CRONO_C/increment_load/increment0__172_carry__5/O[1]
                         net (fo=3, routed)           1.046    12.601    CRONO_C/increment_load/increment0[28]
    SLICE_X3Y54          LUT5 (Prop_lut5_I1_O)        0.303    12.904 r  CRONO_C/increment_load/count2_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000    12.904    CRONO_C/increment_load/count2_carry__2_i_5__1_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    13.474 r  CRONO_C/increment_load/count2_carry__2/CO[2]
                         net (fo=1, routed)           0.424    13.898    edges[3].edge/incrementador.count_reg[0]_3[0]
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.313    14.211 r  edges[3].edge/incrementador.count[30]_i_3/O
                         net (fo=62, routed)          0.918    15.129    edges[3].edge/count1__1_1
    SLICE_X5Y53          LUT3 (Prop_lut3_I2_O)        0.154    15.283 r  edges[3].edge/incrementador.count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.283    CRONO_C/increment_load/incrementador.count_reg[0]_0[0]
    SLICE_X5Y53          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.603    15.026    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y53          FDCE (Setup_fdce_C_D)        0.075    15.341    CRONO_C/increment_load/incrementador.count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                         -15.283    
  -------------------------------------------------------------------
                         slack                                  0.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 edges[0].edge/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_C/FSM_onehot_EstadoActual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.574     1.493    edges[0].edge/CLK_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  edges[0].edge/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDCE (Prop_fdce_C_Q)         0.164     1.657 r  edges[0].edge/sreg_reg[2]/Q
                         net (fo=2, routed)           0.062     1.719    edges[0].edge/sreg[2]
    SLICE_X11Y57         LUT5 (Prop_lut5_I1_O)        0.045     1.764 r  edges[0].edge/FSM_onehot_EstadoActual[3]_i_1/O
                         net (fo=1, routed)           0.000     1.764    FSM_C/D[0]
    SLICE_X11Y57         FDCE                                         r  FSM_C/FSM_onehot_EstadoActual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.845     2.010    FSM_C/CLK_IBUF_BUFG
    SLICE_X11Y57         FDCE                                         r  FSM_C/FSM_onehot_EstadoActual_reg[3]/C
                         clock pessimism             -0.503     1.506    
    SLICE_X11Y57         FDCE (Hold_fdce_C_D)         0.091     1.597    FSM_C/FSM_onehot_EstadoActual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 edges[3].edge/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges[3].edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.303%)  route 0.139ns (49.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    edges[3].edge/CLK_IBUF_BUFG
    SLICE_X5Y52          FDCE                                         r  edges[3].edge/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  edges[3].edge/sreg_reg[1]/Q
                         net (fo=7, routed)           0.139     1.804    edges[3].edge/sreg[1]
    SLICE_X3Y53          FDCE                                         r  edges[3].edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.877     2.042    edges[3].edge/CLK_IBUF_BUFG
    SLICE_X3Y53          FDCE                                         r  edges[3].edge/sreg_reg[2]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X3Y53          FDCE (Hold_fdce_C_D)         0.070     1.632    edges[3].edge/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DISP_CTRL_C/conversor_tiempo/SEC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CTRL_C/seconds_BCD_conversion/BCD1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.668     1.588    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     1.729 r  DISP_CTRL_C/conversor_tiempo/SEC_reg[2]/Q
                         net (fo=5, routed)           0.098     1.827    DISP_CTRL_C/conversor_tiempo/SEC[2]
    SLICE_X5Y41          LUT4 (Prop_lut4_I3_O)        0.045     1.872 r  DISP_CTRL_C/conversor_tiempo/BCD1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    DISP_CTRL_C/seconds_BCD_conversion/BCD1_reg[2]_0[1]
    SLICE_X5Y41          FDRE                                         r  DISP_CTRL_C/seconds_BCD_conversion/BCD1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.945     2.110    DISP_CTRL_C/seconds_BCD_conversion/CLK_IBUF_BUFG
    SLICE_X5Y41          FDRE                                         r  DISP_CTRL_C/seconds_BCD_conversion/BCD1_reg[1]/C
                         clock pessimism             -0.509     1.601    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.091     1.692    DISP_CTRL_C/seconds_BCD_conversion/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 CRONO_C/increment_load/incrementador.increment_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP_CTRL_C/conversor_tiempo/MIN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.104%)  route 0.453ns (70.896%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  CRONO_C/increment_load/incrementador.increment_reg[12]/Q
                         net (fo=13, routed)          0.453     2.117    DISP_CTRL_C/conversor_tiempo/MIN_reg[0]_3[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I2_O)        0.045     2.162 r  DISP_CTRL_C/conversor_tiempo/MIN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.162    DISP_CTRL_C/conversor_tiempo/MIN[0]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.947     2.112    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[0]/C
                         clock pessimism             -0.250     1.861    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.121     1.982    DISP_CTRL_C/conversor_tiempo/MIN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 synchs[2].synch/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchs[2].synch/SYNC_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.574     1.493    synchs[2].synch/CLK_IBUF_BUFG
    SLICE_X8Y58          FDCE                                         r  synchs[2].synch/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.164     1.657 r  synchs[2].synch/sreg_reg[1]/Q
                         net (fo=1, routed)           0.116     1.773    synchs[2].synch/sreg_reg_n_0_[1]
    SLICE_X9Y58          FDRE                                         r  synchs[2].synch/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.845     2.010    synchs[2].synch/CLK_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  synchs[2].synch/SYNC_OUT_reg/C
                         clock pessimism             -0.503     1.506    
    SLICE_X9Y58          FDRE (Hold_fdre_C_D)         0.070     1.576    synchs[2].synch/SYNC_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 synchs[1].synch/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchs[1].synch/SYNC_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.574     1.493    synchs[1].synch/CLK_IBUF_BUFG
    SLICE_X8Y58          FDCE                                         r  synchs[1].synch/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDCE (Prop_fdce_C_Q)         0.164     1.657 r  synchs[1].synch/sreg_reg[1]/Q
                         net (fo=1, routed)           0.110     1.767    synchs[1].synch/sreg_reg_n_0_[1]
    SLICE_X8Y57          FDRE                                         r  synchs[1].synch/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.845     2.010    synchs[1].synch/CLK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  synchs[1].synch/SYNC_OUT_reg/C
                         clock pessimism             -0.500     1.509    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.059     1.568    synchs[1].synch/SYNC_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 synchs[0].synch/SYNC_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edges[0].edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.574     1.493    synchs[0].synch/CLK_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  synchs[0].synch/SYNC_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     1.657 r  synchs[0].synch/SYNC_OUT_reg/Q
                         net (fo=1, routed)           0.116     1.774    edges[0].edge/sreg_reg[0]_0[0]
    SLICE_X10Y57         FDCE                                         r  edges[0].edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.845     2.010    edges[0].edge/CLK_IBUF_BUFG
    SLICE_X10Y57         FDCE                                         r  edges[0].edge/sreg_reg[0]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X10Y57         FDCE (Hold_fdce_C_D)         0.059     1.568    edges[0].edge/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 synchs[0].synch/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            synchs[0].synch/SYNC_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.624%)  route 0.143ns (50.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.573     1.492    synchs[0].synch/CLK_IBUF_BUFG
    SLICE_X11Y60         FDCE                                         r  synchs[0].synch/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDCE (Prop_fdce_C_Q)         0.141     1.633 r  synchs[0].synch/sreg_reg[1]/Q
                         net (fo=1, routed)           0.143     1.776    synchs[0].synch/p_1_in
    SLICE_X10Y59         FDRE                                         r  synchs[0].synch/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.845     2.010    synchs[0].synch/CLK_IBUF_BUFG
    SLICE_X10Y59         FDRE                                         r  synchs[0].synch/SYNC_OUT_reg/C
                         clock pessimism             -0.500     1.509    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.059     1.568    synchs[0].synch/SYNC_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 MODOS_C/inclinacion/incrementador.increment_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MODOS_C/INCL_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.873%)  route 0.148ns (51.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.668     1.588    MODOS_C/inclinacion/CLK_IBUF_BUFG
    SLICE_X7Y42          FDCE                                         r  MODOS_C/inclinacion/incrementador.increment_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.141     1.729 r  MODOS_C/inclinacion/incrementador.increment_reg[3]/Q
                         net (fo=7, routed)           0.148     1.876    MODOS_C/incl_level[3]
    SLICE_X6Y42          FDRE                                         r  MODOS_C/INCL_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.945     2.110    MODOS_C/CLK_IBUF_BUFG
    SLICE_X6Y42          FDRE                                         r  MODOS_C/INCL_DATA_reg[3]/C
                         clock pessimism             -0.509     1.601    
    SLICE_X6Y42          FDRE (Hold_fdre_C_D)         0.060     1.661    MODOS_C/INCL_DATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FSM_C/FSM_onehot_EstadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_C/FSM_onehot_EstadoActual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.206%)  route 0.164ns (53.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.575     1.494    FSM_C/CLK_IBUF_BUFG
    SLICE_X11Y54         FDCE                                         r  FSM_C/FSM_onehot_EstadoActual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  FSM_C/FSM_onehot_EstadoActual_reg[1]/Q
                         net (fo=93, routed)          0.164     1.799    FSM_C/leds_OBUF[0]
    SLICE_X11Y53         FDCE                                         r  FSM_C/FSM_onehot_EstadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.846     2.011    FSM_C/CLK_IBUF_BUFG
    SLICE_X11Y53         FDCE                                         r  FSM_C/FSM_onehot_EstadoActual_reg[2]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X11Y53         FDCE (Hold_fdce_C_D)         0.066     1.576    FSM_C/FSM_onehot_EstadoActual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y80    CRONO_C/freq_div_1_sec/CLK_OUT_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y74    CRONO_C/freq_div_1_sec/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y77    CRONO_C/freq_div_1_sec/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y77    CRONO_C/freq_div_1_sec/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y77    CRONO_C/freq_div_1_sec/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y77    CRONO_C/freq_div_1_sec/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80    CRONO_C/freq_div_1_sec/CLK_OUT_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80    CRONO_C/freq_div_1_sec/CLK_OUT_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y74    CRONO_C/freq_div_1_sec/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y74    CRONO_C/freq_div_1_sec/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80    CRONO_C/freq_div_1_sec/CLK_OUT_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y80    CRONO_C/freq_div_1_sec/CLK_OUT_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y74    CRONO_C/freq_div_1_sec/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y74    CRONO_C/freq_div_1_sec/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y76    CRONO_C/freq_div_1_sec/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           228 Endpoints
Min Delay           228 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.458ns  (logic 4.378ns (38.211%)  route 7.080ns (61.789%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDPE                         0.000     0.000 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
    SLICE_X9Y48          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/Q
                         net (fo=8, routed)           1.401     1.857    DISP_CTRL_C/seconds_BCD_conversion/Q[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.981 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.801     2.782    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_2
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.906 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.565     3.471    DISP_CTRL_C/selector_de_digito/sel0[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.124     3.595 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.313     7.908    BCD_DATA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.458 r  BCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.458    BCD_DATA[3]
    K13                                                               r  BCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.096ns  (logic 4.549ns (40.997%)  route 6.547ns (59.003%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDPE                         0.000     0.000 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
    SLICE_X9Y48          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/Q
                         net (fo=8, routed)           1.401     1.857    DISP_CTRL_C/seconds_BCD_conversion/Q[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.981 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.801     2.782    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_2
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.906 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.646     3.552    DISP_CTRL_C/selector_de_digito/sel0[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.150     3.702 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.699     7.401    BCD_DATA_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695    11.096 r  BCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.096    BCD_DATA[4]
    K16                                                               r  BCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.802ns  (logic 4.601ns (42.599%)  route 6.200ns (57.401%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDPE                         0.000     0.000 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
    SLICE_X9Y48          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/Q
                         net (fo=8, routed)           1.401     1.857    DISP_CTRL_C/seconds_BCD_conversion/Q[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.981 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.801     2.782    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_2
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.906 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.651     3.557    DISP_CTRL_C/selector_de_digito/sel0[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I0_O)        0.152     3.709 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.348     7.056    BCD_DATA_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745    10.802 r  BCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.802    BCD_DATA[0]
    L18                                                               r  BCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.054ns  (logic 4.362ns (43.382%)  route 5.692ns (56.618%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDPE                         0.000     0.000 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
    SLICE_X9Y48          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/Q
                         net (fo=8, routed)           1.401     1.857    DISP_CTRL_C/seconds_BCD_conversion/Q[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.981 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.801     2.782    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_2
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.906 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.651     3.557    DISP_CTRL_C/selector_de_digito/sel0[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.124     3.681 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.840     6.520    BCD_DATA_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    10.054 r  BCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.054    BCD_DATA[2]
    P15                                                               r  BCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.530ns  (logic 4.389ns (46.052%)  route 5.141ns (53.948%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDPE                         0.000     0.000 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
    SLICE_X9Y48          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/Q
                         net (fo=8, routed)           1.401     1.857    DISP_CTRL_C/seconds_BCD_conversion/Q[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.981 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.801     2.782    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_2
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.906 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.646     3.552    DISP_CTRL_C/selector_de_digito/sel0[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.124     3.676 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.294     5.969    BCD_DATA_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.530 r  BCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.530    BCD_DATA[1]
    T11                                                               r  BCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.433ns  (logic 4.604ns (48.808%)  route 4.829ns (51.192%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDPE                         0.000     0.000 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
    SLICE_X9Y48          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/Q
                         net (fo=8, routed)           1.401     1.857    DISP_CTRL_C/seconds_BCD_conversion/Q[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.124     1.981 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.801     2.782    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_2
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.906 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.565     3.471    DISP_CTRL_C/selector_de_digito/sel0[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.120     3.591 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.062     5.653    BCD_DATA_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780     9.433 r  BCD_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.433    BCD_DATA[6]
    T10                                                               r  BCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/selector_de_digito/BIN_SEL_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_SEL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.036ns (43.671%)  route 5.205ns (56.329%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDPE                         0.000     0.000 r  DISP_CTRL_C/selector_de_digito/BIN_SEL_reg[1]/C
    SLICE_X10Y53         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  DISP_CTRL_C/selector_de_digito/BIN_SEL_reg[1]/Q
                         net (fo=1, routed)           5.205     5.723    BCD_SEL_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.241 r  BCD_SEL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.241    BCD_SEL[1]
    K2                                                                r  BCD_SEL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.210ns  (logic 4.646ns (50.448%)  route 4.564ns (49.552%))
  Logic Levels:           5  (FDPE=1 LUT4=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDPE                         0.000     0.000 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/C
    SLICE_X9Y48          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  DISP_CTRL_C/selector_de_digito/UINT_SEL_reg[1]/Q
                         net (fo=8, routed)           1.487     1.943    DISP_CTRL_C/seconds_BCD_conversion/Q[1]
    SLICE_X6Y41          LUT6 (Prop_lut6_I2_O)        0.124     2.067 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.000     2.067    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_1
    SLICE_X6Y41          MUXF7 (Prop_muxf7_I1_O)      0.214     2.281 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.169     3.450    DISP_CTRL_C/selector_de_digito/sel0[0]
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.297     3.747 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.908     5.655    BCD_DATA_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.210 r  BCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.210    BCD_DATA[5]
    R10                                                               r  BCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/selector_de_digito/BIN_SEL_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_SEL[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.092ns  (logic 4.070ns (50.296%)  route 4.022ns (49.704%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDPE                         0.000     0.000 r  DISP_CTRL_C/selector_de_digito/BIN_SEL_reg[4]/C
    SLICE_X10Y53         FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  DISP_CTRL_C/selector_de_digito/BIN_SEL_reg[4]/Q
                         net (fo=1, routed)           4.022     4.540    BCD_SEL_OBUF[4]
    J14                  OBUF (Prop_obuf_I_O)         3.552     8.092 r  BCD_SEL_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.092    BCD_SEL[4]
    J14                                                               r  BCD_SEL[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/selector_de_digito/BIN_SEL_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            BCD_SEL[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.185ns (52.791%)  route 3.742ns (47.209%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDPE                         0.000     0.000 r  DISP_CTRL_C/selector_de_digito/BIN_SEL_reg[6]/C
    SLICE_X10Y53         FDPE (Prop_fdpe_C_Q)         0.478     0.478 r  DISP_CTRL_C/selector_de_digito/BIN_SEL_reg[6]/Q
                         net (fo=1, routed)           3.742     4.220    BCD_SEL_OBUF[6]
    J18                  OBUF (Prop_obuf_I_O)         3.707     7.927 r  BCD_SEL_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.927    BCD_SEL[6]
    J18                                                               r  BCD_SEL[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CRONO_C/load_i_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONO_C/count_i_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.203ns (66.288%)  route 0.103ns (33.712%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y43          LDCE                         0.000     0.000 r  CRONO_C/load_i_reg[7]_LDC/G
    SLICE_X7Y43          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CRONO_C/load_i_reg[7]_LDC/Q
                         net (fo=4, routed)           0.103     0.261    CRONO_C/load_i_reg[7]_LDC_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I4_O)        0.045     0.306 r  CRONO_C/count_i[7]_i_1/O
                         net (fo=1, routed)           0.000     0.306    CRONO_C/count_i[7]_i_1_n_0
    SLICE_X6Y43          FDCE                                         r  CRONO_C/count_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/load_i_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            CRONO_C/count_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.873%)  route 0.110ns (35.127%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          LDCE                         0.000     0.000 r  CRONO_C/load_i_reg[2]_LDC/G
    SLICE_X0Y41          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CRONO_C/load_i_reg[2]_LDC/Q
                         net (fo=4, routed)           0.110     0.268    CRONO_C/load_i_reg[2]_LDC_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.313 r  CRONO_C/count_i[2]_i_1/O
                         net (fo=1, routed)           0.000     0.313    CRONO_C/count_i[2]_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  CRONO_C/count_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/load_i_reg[1]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CRONO_C/count_i_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.336%)  route 0.156ns (45.664%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  CRONO_C/load_i_reg[1]_C/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CRONO_C/load_i_reg[1]_C/Q
                         net (fo=4, routed)           0.156     0.297    CRONO_C/load_i_reg[1]_C_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  CRONO_C/count_i[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    CRONO_C/count_i[1]_i_1_n_0
    SLICE_X1Y41          FDCE                                         r  CRONO_C/count_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/load_i_reg[4]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            CRONO_C/count_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.841%)  route 0.166ns (47.159%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDPE                         0.000     0.000 r  CRONO_C/load_i_reg[4]_P/C
    SLICE_X4Y42          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  CRONO_C/load_i_reg[4]_P/Q
                         net (fo=4, routed)           0.166     0.307    CRONO_C/load_i_reg[4]_P_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.045     0.352 r  CRONO_C/count_i[4]_i_1/O
                         net (fo=1, routed)           0.000     0.352    CRONO_C/count_i[4]_i_1_n_0
    SLICE_X2Y41          FDCE                                         r  CRONO_C/count_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/load_i_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            CRONO_C/load_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE                         0.000     0.000 r  CRONO_C/load_i_reg[0]/C
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CRONO_C/load_i_reg[0]/Q
                         net (fo=4, routed)           0.168     0.309    CRONO_C/load_i_reg[0]_0
    SLICE_X1Y39          LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  CRONO_C/load_i[0]_i_2/O
                         net (fo=1, routed)           0.000     0.354    CRONO_C/minusOp[0]
    SLICE_X1Y39          FDCE                                         r  CRONO_C/load_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/load_i_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CRONO_C/count_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (52.001%)  route 0.172ns (47.999%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE                         0.000     0.000 r  CRONO_C/load_i_reg[6]_C/C
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CRONO_C/load_i_reg[6]_C/Q
                         net (fo=4, routed)           0.172     0.313    CRONO_C/load_i_reg[6]_C_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.045     0.358 r  CRONO_C/count_i[6]_i_1/O
                         net (fo=1, routed)           0.000     0.358    CRONO_C/count_i[6]_i_1_n_0
    SLICE_X6Y43          FDCE                                         r  CRONO_C/count_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/up_down_counter.final_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CRONO_C/up_down_counter.final_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE                         0.000     0.000 r  CRONO_C/up_down_counter.final_reg/C
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CRONO_C/up_down_counter.final_reg/Q
                         net (fo=4, routed)           0.179     0.320    FSM_C/S_TIME_FIN
    SLICE_X1Y49          LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  FSM_C/up_down_counter.final_i_1/O
                         net (fo=1, routed)           0.000     0.365    CRONO_C/up_down_counter.final_reg_1
    SLICE_X1Y49          FDRE                                         r  CRONO_C/up_down_counter.final_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/load_i_reg[8]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            CRONO_C/count_i_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.799%)  route 0.187ns (50.201%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE                         0.000     0.000 r  CRONO_C/load_i_reg[8]_C/C
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CRONO_C/load_i_reg[8]_C/Q
                         net (fo=4, routed)           0.187     0.328    CRONO_C/load_i_reg[8]_C_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.373 r  CRONO_C/count_i[8]_i_1/O
                         net (fo=1, routed)           0.000     0.373    CRONO_C/count_i[8]_i_1_n_0
    SLICE_X5Y44          FDCE                                         r  CRONO_C/count_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/load_i_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            CRONO_C/count_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.127%)  route 0.193ns (50.873%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDPE                         0.000     0.000 r  CRONO_C/load_i_reg[3]_P/C
    SLICE_X3Y41          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  CRONO_C/load_i_reg[3]_P/Q
                         net (fo=4, routed)           0.193     0.334    CRONO_C/load_i_reg[3]_P_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I3_O)        0.045     0.379 r  CRONO_C/count_i[3]_i_1/O
                         net (fo=1, routed)           0.000     0.379    CRONO_C/count_i[3]_i_1_n_0
    SLICE_X2Y41          FDCE                                         r  CRONO_C/count_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/load_i_reg[5]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            CRONO_C/load_i_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.256ns (63.113%)  route 0.150ns (36.887%))
  Logic Levels:           3  (CARRY4=1 FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDPE                         0.000     0.000 r  CRONO_C/load_i_reg[5]_P/C
    SLICE_X0Y44          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  CRONO_C/load_i_reg[5]_P/Q
                         net (fo=4, routed)           0.150     0.291    CRONO_C/load_i_reg[5]_P_n_0
    SLICE_X1Y43          LUT3 (Prop_lut3_I2_O)        0.045     0.336 r  CRONO_C/minusOp_carry__0_i_8/O
                         net (fo=1, routed)           0.000     0.336    CRONO_C/minusOp_carry__0_i_8_n_0
    SLICE_X1Y43          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.406 r  CRONO_C/minusOp_carry__0/O[0]
                         net (fo=2, routed)           0.000     0.406    CRONO_C/minusOp[5]
    SLICE_X1Y43          FDCE                                         r  CRONO_C/load_i_reg[5]_C/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_DATA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.288ns  (logic 4.378ns (38.786%)  route 6.910ns (61.214%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.898     5.501    DISP_CTRL_C/minutes_BCD_conversion/CLK_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.957 r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[3]/Q
                         net (fo=1, routed)           1.273     7.230    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_2_2[0]
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.490     7.844    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.968 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     8.802    DISP_CTRL_C/selector_de_digito/sel0[3]
    SLICE_X5Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.926 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.313    13.239    BCD_DATA_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.789 r  BCD_DATA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.789    BCD_DATA[3]
    K13                                                               r  BCD_DATA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.863ns  (logic 4.611ns (42.446%)  route 6.252ns (57.554%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.898     5.501    DISP_CTRL_C/minutes_BCD_conversion/CLK_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/Q
                         net (fo=1, routed)           1.106     7.125    DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_3_0[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.801     8.050    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_2
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.646     8.820    DISP_CTRL_C/selector_de_digito/sel0[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I2_O)        0.150     8.970 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.699    12.669    BCD_DATA_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695    16.364 r  BCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.364    BCD_DATA[4]
    K16                                                               r  BCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.569ns  (logic 4.663ns (44.123%)  route 5.906ns (55.877%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.898     5.501    DISP_CTRL_C/minutes_BCD_conversion/CLK_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/Q
                         net (fo=1, routed)           1.106     7.125    DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_3_0[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.801     8.050    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_2
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.651     8.825    DISP_CTRL_C/selector_de_digito/sel0[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I0_O)        0.152     8.977 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.348    12.324    BCD_DATA_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.745    16.070 r  BCD_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.070    BCD_DATA[0]
    L18                                                               r  BCD_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.821ns  (logic 4.424ns (45.040%)  route 5.398ns (54.960%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.898     5.501    DISP_CTRL_C/minutes_BCD_conversion/CLK_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/Q
                         net (fo=1, routed)           1.106     7.125    DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_3_0[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.801     8.050    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_2
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.651     8.825    DISP_CTRL_C/selector_de_digito/sel0[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I1_O)        0.124     8.949 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.840    11.788    BCD_DATA_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.322 r  BCD_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.322    BCD_DATA[2]
    P15                                                               r  BCD_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.297ns  (logic 4.451ns (47.870%)  route 4.847ns (52.130%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.898     5.501    DISP_CTRL_C/minutes_BCD_conversion/CLK_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     6.019 r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[1]/Q
                         net (fo=1, routed)           1.106     7.125    DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_3_0[1]
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.124     7.249 r  DISP_CTRL_C/seconds_BCD_conversion/BCD_DATA_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.801     8.050    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[2]_inst_i_1_2
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.646     8.820    DISP_CTRL_C/selector_de_digito/sel0[1]
    SLICE_X5Y42          LUT4 (Prop_lut4_I3_O)        0.124     8.944 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.294    11.237    BCD_DATA_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.798 r  BCD_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.798    BCD_DATA[1]
    T11                                                               r  BCD_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.297ns  (logic 4.638ns (49.888%)  route 4.659ns (50.112%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.898     5.501    DISP_CTRL_C/minutes_BCD_conversion/CLK_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.957 r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[3]/Q
                         net (fo=1, routed)           1.273     7.230    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_2_2[0]
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.490     7.844    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.968 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.834     8.802    DISP_CTRL_C/selector_de_digito/sel0[3]
    SLICE_X5Y42          LUT4 (Prop_lut4_I0_O)        0.154     8.956 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.062    11.018    BCD_DATA_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.780    14.798 r  BCD_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.798    BCD_DATA[6]
    T10                                                               r  BCD_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.855ns  (logic 4.383ns (49.504%)  route 4.471ns (50.496%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.898     5.501    DISP_CTRL_C/minutes_BCD_conversion/CLK_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.456     5.957 r  DISP_CTRL_C/minutes_BCD_conversion/BCD1_reg[3]/Q
                         net (fo=1, routed)           1.273     7.230    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_2_2[0]
    SLICE_X7Y41          LUT5 (Prop_lut5_I4_O)        0.124     7.354 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.490     7.844    DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_6_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.968 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.800     8.768    DISP_CTRL_C/selector_de_digito/sel0[3]
    SLICE_X5Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.892 r  DISP_CTRL_C/selector_de_digito/BCD_DATA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.908    10.800    BCD_DATA_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.355 r  BCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.355    BCD_DATA[5]
    R10                                                               r  BCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODOS_C/SPEED_DATA_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.234ns  (logic 4.071ns (49.439%)  route 4.163ns (50.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.820     5.423    MODOS_C/CLK_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  MODOS_C/SPEED_DATA_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  MODOS_C/SPEED_DATA_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.163    10.104    lopt_6
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.656 r  SPEED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.656    SPEED[2]
    J13                                                               r  SPEED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODOS_C/SPEED_DATA_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 4.038ns (51.125%)  route 3.861ns (48.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.820     5.423    MODOS_C/CLK_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  MODOS_C/SPEED_DATA_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     5.941 r  MODOS_C/SPEED_DATA_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.861     9.801    lopt_4
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.322 r  SPEED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.322    SPEED[0]
    H17                                                               r  SPEED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MODOS_C/SPEED_DATA_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPEED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.463ns  (logic 4.053ns (54.315%)  route 3.409ns (45.685%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.820     5.423    MODOS_C/CLK_IBUF_BUFG
    SLICE_X8Y45          FDRE                                         r  MODOS_C/SPEED_DATA_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.518     5.941 r  MODOS_C/SPEED_DATA_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.409     9.350    lopt_5
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.885 r  SPEED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.885    SPEED[1]
    K15                                                               r  SPEED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CRONO_C/increment_load/incrementador.increment_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/load_i_reg[5]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.186ns (28.218%)  route 0.473ns (71.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  CRONO_C/increment_load/incrementador.increment_reg[5]/Q
                         net (fo=14, routed)          0.294     1.958    FSM_C/load_i_reg[12]_C[4]
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.045     2.003 f  FSM_C/load_i_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.180     2.182    CRONO_C/load_i_reg[5]_P_0
    SLICE_X0Y44          FDPE                                         f  CRONO_C/load_i_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_C/FSM_onehot_EstadoActual_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/up_down_counter.final_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.227ns (31.825%)  route 0.486ns (68.175%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.576     1.495    FSM_C/CLK_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  FSM_C/FSM_onehot_EstadoActual_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.128     1.623 r  FSM_C/FSM_onehot_EstadoActual_reg[6]/Q
                         net (fo=34, routed)          0.486     2.110    FSM_C/leds_OBUF[5]
    SLICE_X1Y49          LUT6 (Prop_lut6_I1_O)        0.099     2.209 r  FSM_C/up_down_counter.final_i_1/O
                         net (fo=1, routed)           0.000     2.209    CRONO_C/up_down_counter.final_reg_1
    SLICE_X1Y49          FDRE                                         r  CRONO_C/up_down_counter.final_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/increment_load/incrementador.increment_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/load_i_reg[5]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.190ns (26.364%)  route 0.531ns (73.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  CRONO_C/increment_load/incrementador.increment_reg[5]/Q
                         net (fo=14, routed)          0.294     1.958    FSM_C/load_i_reg[12]_C[4]
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.049     2.007 f  FSM_C/load_i_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.237     2.244    CRONO_C/load_i_reg[5]_C_0
    SLICE_X1Y43          FDCE                                         f  CRONO_C/load_i_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/increment_load/incrementador.increment_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/load_i_reg[5]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.725ns  (logic 0.190ns (26.205%)  route 0.535ns (73.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X4Y51          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  CRONO_C/increment_load/incrementador.increment_reg[5]/Q
                         net (fo=14, routed)          0.294     1.958    FSM_C/load_i_reg[12]_C[4]
    SLICE_X4Y43          LUT3 (Prop_lut3_I2_O)        0.049     2.007 f  FSM_C/load_i_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.242     2.248    CRONO_C/load_i_reg[5]_C_0
    SLICE_X0Y43          LDCE                                         f  CRONO_C/load_i_reg[5]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_C/FSM_onehot_EstadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/count_i_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.757ns  (logic 0.186ns (24.576%)  route 0.571ns (75.424%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.576     1.495    FSM_C/CLK_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  FSM_C/FSM_onehot_EstadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  FSM_C/FSM_onehot_EstadoActual_reg[4]/Q
                         net (fo=46, routed)          0.571     2.207    CRONO_C/FSM_onehot_EstadoActual[6]_i_5[1]
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.045     2.252 r  CRONO_C/count_i[8]_i_1/O
                         net (fo=1, routed)           0.000     2.252    CRONO_C/count_i[8]_i_1_n_0
    SLICE_X5Y44          FDCE                                         r  CRONO_C/count_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/increment_load/incrementador.increment_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/load_i_reg[10]_C/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.746ns  (logic 0.186ns (24.921%)  route 0.560ns (75.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  CRONO_C/increment_load/incrementador.increment_reg[10]/Q
                         net (fo=13, routed)          0.383     2.047    FSM_C/load_i_reg[12]_C[9]
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.045     2.092 f  FSM_C/load_i_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.177     2.270    CRONO_C/load_i_reg[10]_C_0
    SLICE_X1Y48          FDCE                                         f  CRONO_C/load_i_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/increment_load/incrementador.increment_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/load_i_reg[10]_P/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.768ns  (logic 0.187ns (24.337%)  route 0.581ns (75.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  CRONO_C/increment_load/incrementador.increment_reg[10]/Q
                         net (fo=13, routed)          0.383     2.047    FSM_C/load_i_reg[12]_C[9]
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.046     2.093 f  FSM_C/load_i_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.198     2.292    CRONO_C/load_i_reg[10]_P_0
    SLICE_X2Y48          FDPE                                         f  CRONO_C/load_i_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_C/FSM_onehot_EstadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/count_i_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.186ns (23.309%)  route 0.612ns (76.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.576     1.495    FSM_C/CLK_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  FSM_C/FSM_onehot_EstadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  FSM_C/FSM_onehot_EstadoActual_reg[4]/Q
                         net (fo=46, routed)          0.612     2.248    CRONO_C/FSM_onehot_EstadoActual[6]_i_5[1]
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.045     2.293 r  CRONO_C/count_i[11]_i_1/O
                         net (fo=1, routed)           0.000     2.293    CRONO_C/count_i[11]_i_1_n_0
    SLICE_X6Y45          FDCE                                         r  CRONO_C/count_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_C/FSM_onehot_EstadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/count_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.812ns  (logic 0.186ns (22.909%)  route 0.626ns (77.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.576     1.495    FSM_C/CLK_IBUF_BUFG
    SLICE_X11Y52         FDCE                                         r  FSM_C/FSM_onehot_EstadoActual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  FSM_C/FSM_onehot_EstadoActual_reg[4]/Q
                         net (fo=46, routed)          0.626     2.262    CRONO_C/FSM_onehot_EstadoActual[6]_i_5[1]
    SLICE_X6Y43          LUT6 (Prop_lut6_I2_O)        0.045     2.307 r  CRONO_C/count_i[6]_i_1/O
                         net (fo=1, routed)           0.000     2.307    CRONO_C/count_i[6]_i_1_n_0
    SLICE_X6Y43          FDCE                                         r  CRONO_C/count_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CRONO_C/increment_load/incrementador.increment_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRONO_C/load_i_reg[10]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.820ns  (logic 0.186ns (22.687%)  route 0.634ns (77.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.604     1.523    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X4Y52          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  CRONO_C/increment_load/incrementador.increment_reg[10]/Q
                         net (fo=13, routed)          0.383     2.047    FSM_C/load_i_reg[12]_C[9]
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.045     2.092 f  FSM_C/load_i_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.251     2.343    CRONO_C/load_i_reg[10]_C_0
    SLICE_X2Y49          LDCE                                         f  CRONO_C/load_i_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           315 Endpoints
Min Delay           315 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CRONO_C/count_i_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/MIN_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.164ns  (logic 3.821ns (41.698%)  route 5.343ns (58.302%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[8]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CRONO_C/count_i_reg[8]/Q
                         net (fo=9, routed)           2.064     2.520    FSM_C/MIN0_carry__2_0[8]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  FSM_C/SEC0_carry__0_i_3/O
                         net (fo=3, routed)           0.487     3.131    DISP_CTRL_C/conversor_tiempo/MUX_TO_DISP[7]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.638 r  DISP_CTRL_C/conversor_tiempo/MIN0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    DISP_CTRL_C/conversor_tiempo/MIN0_carry__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.860 f  DISP_CTRL_C/conversor_tiempo/MIN0_carry__1/O[0]
                         net (fo=8, routed)           0.606     4.466    DISP_CTRL_C/conversor_tiempo/MIN0_carry__1_n_7
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299     4.765 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3/O
                         net (fo=1, routed)           0.000     4.765    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.315 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     5.315    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.429    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.763 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__1/O[1]
                         net (fo=3, routed)           0.597     6.360    CRONO_C/increment_load/MIN_reg[5]_3[1]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.303     6.663 r  CRONO_C/increment_load/MIN0__45_carry__1_i_1/O
                         net (fo=1, routed)           0.615     7.279    DISP_CTRL_C/conversor_tiempo/MIN_reg[0]_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     7.735 r  DISP_CTRL_C/conversor_tiempo/MIN0__45_carry__1/CO[1]
                         net (fo=2, routed)           0.443     8.178    CRONO_C/increment_load/MIN_reg[5]_1[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.332     8.510 r  CRONO_C/increment_load/MIN[6]_i_2/O
                         net (fo=6, routed)           0.529     9.040    CRONO_C/increment_load/count_i_reg[12]_0
    SLICE_X6Y47          LUT3 (Prop_lut3_I0_O)        0.124     9.164 r  CRONO_C/increment_load/MIN[5]_i_1/O
                         net (fo=1, routed)           0.000     9.164    DISP_CTRL_C/conversor_tiempo/MIN_reg[6]_2[0]
    SLICE_X6Y47          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.771     5.193    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[5]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/MIN_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.121ns  (logic 3.821ns (41.891%)  route 5.300ns (58.109%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[8]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CRONO_C/count_i_reg[8]/Q
                         net (fo=9, routed)           2.064     2.520    FSM_C/MIN0_carry__2_0[8]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  FSM_C/SEC0_carry__0_i_3/O
                         net (fo=3, routed)           0.487     3.131    DISP_CTRL_C/conversor_tiempo/MUX_TO_DISP[7]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.638 r  DISP_CTRL_C/conversor_tiempo/MIN0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    DISP_CTRL_C/conversor_tiempo/MIN0_carry__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.860 f  DISP_CTRL_C/conversor_tiempo/MIN0_carry__1/O[0]
                         net (fo=8, routed)           0.606     4.466    DISP_CTRL_C/conversor_tiempo/MIN0_carry__1_n_7
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299     4.765 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3/O
                         net (fo=1, routed)           0.000     4.765    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.315 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     5.315    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.429    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.763 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__1/O[1]
                         net (fo=3, routed)           0.597     6.360    CRONO_C/increment_load/MIN_reg[5]_3[1]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.303     6.663 r  CRONO_C/increment_load/MIN0__45_carry__1_i_1/O
                         net (fo=1, routed)           0.615     7.279    DISP_CTRL_C/conversor_tiempo/MIN_reg[0]_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     7.735 r  DISP_CTRL_C/conversor_tiempo/MIN0__45_carry__1/CO[1]
                         net (fo=2, routed)           0.443     8.178    CRONO_C/increment_load/MIN_reg[5]_1[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.332     8.510 r  CRONO_C/increment_load/MIN[6]_i_2/O
                         net (fo=6, routed)           0.487     8.997    DISP_CTRL_C/conversor_tiempo/MIN_reg[1]_1
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.124     9.121 r  DISP_CTRL_C/conversor_tiempo/MIN[4]_i_1/O
                         net (fo=1, routed)           0.000     9.121    DISP_CTRL_C/conversor_tiempo/MIN[4]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.770     5.192    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[4]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/MIN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.120ns  (logic 3.821ns (41.896%)  route 5.299ns (58.104%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[8]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CRONO_C/count_i_reg[8]/Q
                         net (fo=9, routed)           2.064     2.520    FSM_C/MIN0_carry__2_0[8]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  FSM_C/SEC0_carry__0_i_3/O
                         net (fo=3, routed)           0.487     3.131    DISP_CTRL_C/conversor_tiempo/MUX_TO_DISP[7]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.638 r  DISP_CTRL_C/conversor_tiempo/MIN0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    DISP_CTRL_C/conversor_tiempo/MIN0_carry__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.860 f  DISP_CTRL_C/conversor_tiempo/MIN0_carry__1/O[0]
                         net (fo=8, routed)           0.606     4.466    DISP_CTRL_C/conversor_tiempo/MIN0_carry__1_n_7
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299     4.765 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3/O
                         net (fo=1, routed)           0.000     4.765    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.315 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     5.315    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.429    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.763 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__1/O[1]
                         net (fo=3, routed)           0.597     6.360    CRONO_C/increment_load/MIN_reg[5]_3[1]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.303     6.663 r  CRONO_C/increment_load/MIN0__45_carry__1_i_1/O
                         net (fo=1, routed)           0.615     7.279    DISP_CTRL_C/conversor_tiempo/MIN_reg[0]_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     7.735 r  DISP_CTRL_C/conversor_tiempo/MIN0__45_carry__1/CO[1]
                         net (fo=2, routed)           0.443     8.178    CRONO_C/increment_load/MIN_reg[5]_1[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.332     8.510 r  CRONO_C/increment_load/MIN[6]_i_2/O
                         net (fo=6, routed)           0.486     8.996    DISP_CTRL_C/conversor_tiempo/MIN_reg[1]_1
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.124     9.120 r  DISP_CTRL_C/conversor_tiempo/MIN[1]_i_1/O
                         net (fo=1, routed)           0.000     9.120    DISP_CTRL_C/conversor_tiempo/MIN[1]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.770     5.192    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[1]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/MIN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.074ns  (logic 3.821ns (42.111%)  route 5.253ns (57.889%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[8]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CRONO_C/count_i_reg[8]/Q
                         net (fo=9, routed)           2.064     2.520    FSM_C/MIN0_carry__2_0[8]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  FSM_C/SEC0_carry__0_i_3/O
                         net (fo=3, routed)           0.487     3.131    DISP_CTRL_C/conversor_tiempo/MUX_TO_DISP[7]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.638 r  DISP_CTRL_C/conversor_tiempo/MIN0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    DISP_CTRL_C/conversor_tiempo/MIN0_carry__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.860 f  DISP_CTRL_C/conversor_tiempo/MIN0_carry__1/O[0]
                         net (fo=8, routed)           0.606     4.466    DISP_CTRL_C/conversor_tiempo/MIN0_carry__1_n_7
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299     4.765 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3/O
                         net (fo=1, routed)           0.000     4.765    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.315 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     5.315    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.429    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.763 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__1/O[1]
                         net (fo=3, routed)           0.597     6.360    CRONO_C/increment_load/MIN_reg[5]_3[1]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.303     6.663 r  CRONO_C/increment_load/MIN0__45_carry__1_i_1/O
                         net (fo=1, routed)           0.615     7.279    DISP_CTRL_C/conversor_tiempo/MIN_reg[0]_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     7.735 r  DISP_CTRL_C/conversor_tiempo/MIN0__45_carry__1/CO[1]
                         net (fo=2, routed)           0.443     8.178    CRONO_C/increment_load/MIN_reg[5]_1[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.332     8.510 r  CRONO_C/increment_load/MIN[6]_i_2/O
                         net (fo=6, routed)           0.439     8.950    DISP_CTRL_C/conversor_tiempo/MIN_reg[1]_1
    SLICE_X6Y46          LUT4 (Prop_lut4_I0_O)        0.124     9.074 r  DISP_CTRL_C/conversor_tiempo/MIN[2]_i_1/O
                         net (fo=1, routed)           0.000     9.074    DISP_CTRL_C/conversor_tiempo/MIN[2]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.770     5.192    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[2]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/MIN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.066ns  (logic 3.813ns (42.060%)  route 5.253ns (57.940%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT1=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[8]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CRONO_C/count_i_reg[8]/Q
                         net (fo=9, routed)           2.064     2.520    FSM_C/MIN0_carry__2_0[8]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  FSM_C/SEC0_carry__0_i_3/O
                         net (fo=3, routed)           0.487     3.131    DISP_CTRL_C/conversor_tiempo/MUX_TO_DISP[7]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.638 r  DISP_CTRL_C/conversor_tiempo/MIN0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    DISP_CTRL_C/conversor_tiempo/MIN0_carry__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.860 f  DISP_CTRL_C/conversor_tiempo/MIN0_carry__1/O[0]
                         net (fo=8, routed)           0.606     4.466    DISP_CTRL_C/conversor_tiempo/MIN0_carry__1_n_7
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299     4.765 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3/O
                         net (fo=1, routed)           0.000     4.765    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.315 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     5.315    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.429    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.763 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__1/O[1]
                         net (fo=3, routed)           0.597     6.360    CRONO_C/increment_load/MIN_reg[5]_3[1]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.303     6.663 r  CRONO_C/increment_load/MIN0__45_carry__1_i_1/O
                         net (fo=1, routed)           0.615     7.279    DISP_CTRL_C/conversor_tiempo/MIN_reg[0]_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     7.735 r  DISP_CTRL_C/conversor_tiempo/MIN0__45_carry__1/CO[1]
                         net (fo=2, routed)           0.443     8.178    CRONO_C/increment_load/MIN_reg[5]_1[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.332     8.510 r  CRONO_C/increment_load/MIN[6]_i_2/O
                         net (fo=6, routed)           0.439     8.950    DISP_CTRL_C/conversor_tiempo/MIN_reg[1]_1
    SLICE_X6Y46          LUT5 (Prop_lut5_I0_O)        0.116     9.066 r  DISP_CTRL_C/conversor_tiempo/MIN[3]_i_1/O
                         net (fo=1, routed)           0.000     9.066    DISP_CTRL_C/conversor_tiempo/MIN[3]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.770     5.192    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X6Y46          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[3]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/MIN_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.940ns  (logic 3.821ns (42.739%)  route 5.119ns (57.261%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[8]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CRONO_C/count_i_reg[8]/Q
                         net (fo=9, routed)           2.064     2.520    FSM_C/MIN0_carry__2_0[8]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  FSM_C/SEC0_carry__0_i_3/O
                         net (fo=3, routed)           0.487     3.131    DISP_CTRL_C/conversor_tiempo/MUX_TO_DISP[7]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.638 r  DISP_CTRL_C/conversor_tiempo/MIN0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    DISP_CTRL_C/conversor_tiempo/MIN0_carry__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.860 f  DISP_CTRL_C/conversor_tiempo/MIN0_carry__1/O[0]
                         net (fo=8, routed)           0.606     4.466    DISP_CTRL_C/conversor_tiempo/MIN0_carry__1_n_7
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299     4.765 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3/O
                         net (fo=1, routed)           0.000     4.765    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.315 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     5.315    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.429    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.763 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__1/O[1]
                         net (fo=3, routed)           0.597     6.360    CRONO_C/increment_load/MIN_reg[5]_3[1]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.303     6.663 r  CRONO_C/increment_load/MIN0__45_carry__1_i_1/O
                         net (fo=1, routed)           0.615     7.279    DISP_CTRL_C/conversor_tiempo/MIN_reg[0]_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     7.735 r  DISP_CTRL_C/conversor_tiempo/MIN0__45_carry__1/CO[1]
                         net (fo=2, routed)           0.443     8.178    CRONO_C/increment_load/MIN_reg[5]_1[0]
    SLICE_X6Y47          LUT5 (Prop_lut5_I0_O)        0.332     8.510 r  CRONO_C/increment_load/MIN[6]_i_2/O
                         net (fo=6, routed)           0.306     8.816    FSM_C/MIN_reg[6]_0
    SLICE_X6Y47          LUT4 (Prop_lut4_I0_O)        0.124     8.940 r  FSM_C/MIN[6]_i_1/O
                         net (fo=1, routed)           0.000     8.940    DISP_CTRL_C/conversor_tiempo/MIN_reg[6]_2[1]
    SLICE_X6Y47          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.771     5.193    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[6]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/MIN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.576ns  (logic 3.697ns (43.110%)  route 4.879ns (56.890%))
  Logic Levels:           11  (CARRY4=6 FDCE=1 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[8]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CRONO_C/count_i_reg[8]/Q
                         net (fo=9, routed)           2.064     2.520    FSM_C/MIN0_carry__2_0[8]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  FSM_C/SEC0_carry__0_i_3/O
                         net (fo=3, routed)           0.487     3.131    DISP_CTRL_C/conversor_tiempo/MUX_TO_DISP[7]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.638 r  DISP_CTRL_C/conversor_tiempo/MIN0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.638    DISP_CTRL_C/conversor_tiempo/MIN0_carry__0_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.860 f  DISP_CTRL_C/conversor_tiempo/MIN0_carry__1/O[0]
                         net (fo=8, routed)           0.606     4.466    DISP_CTRL_C/conversor_tiempo/MIN0_carry__1_n_7
    SLICE_X5Y45          LUT1 (Prop_lut1_I0_O)        0.299     4.765 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3/O
                         net (fo=1, routed)           0.000     4.765    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_i_3_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.315 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry/CO[3]
                         net (fo=1, routed)           0.000     5.315    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.429 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.429    DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__0_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.763 r  DISP_CTRL_C/conversor_tiempo/MIN0__20_carry__1/O[1]
                         net (fo=3, routed)           0.597     6.360    CRONO_C/increment_load/MIN_reg[5]_3[1]
    SLICE_X3Y47          LUT4 (Prop_lut4_I0_O)        0.303     6.663 r  CRONO_C/increment_load/MIN0__45_carry__1_i_1/O
                         net (fo=1, routed)           0.615     7.279    DISP_CTRL_C/conversor_tiempo/MIN_reg[0]_1[1]
    SLICE_X2Y47          CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456     7.735 r  DISP_CTRL_C/conversor_tiempo/MIN0__45_carry__1/CO[1]
                         net (fo=2, routed)           0.509     8.244    DISP_CTRL_C/conversor_tiempo/incrementador.increment_reg[11][0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I4_O)        0.332     8.576 r  DISP_CTRL_C/conversor_tiempo/MIN[0]_i_1/O
                         net (fo=1, routed)           0.000     8.576    DISP_CTRL_C/conversor_tiempo/MIN[0]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.771     5.193    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/MIN_reg[0]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/SEC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.798ns  (logic 3.466ns (44.448%)  route 4.332ns (55.551%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[8]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CRONO_C/count_i_reg[8]/Q
                         net (fo=9, routed)           2.064     2.520    FSM_C/MIN0_carry__2_0[8]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  FSM_C/SEC0_carry__0_i_3/O
                         net (fo=3, routed)           0.514     3.158    DISP_CTRL_C/conversor_tiempo/MUX_TO_DISP[7]
    SLICE_X3Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.665 r  DISP_CTRL_C/conversor_tiempo/SEC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.665    DISP_CTRL_C/conversor_tiempo/SEC0_carry__0_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.887 f  DISP_CTRL_C/conversor_tiempo/SEC0_carry__1/O[0]
                         net (fo=1, routed)           0.448     4.335    FSM_C/O[0]
    SLICE_X2Y43          LUT1 (Prop_lut1_I0_O)        0.299     4.634 r  FSM_C/SEC0__15_carry_i_3/O
                         net (fo=1, routed)           0.000     4.634    DISP_CTRL_C/conversor_tiempo/SEC0__24_carry_i_5[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.277 r  DISP_CTRL_C/conversor_tiempo/SEC0__15_carry/O[3]
                         net (fo=1, routed)           0.484     5.761    CRONO_C/increment_load/SEC0__24_carry__0[3]
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.307     6.068 r  CRONO_C/increment_load/SEC0__24_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.068    DISP_CTRL_C/conversor_tiempo/SEC_reg[4]_0[1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.648 r  DISP_CTRL_C/conversor_tiempo/SEC0__24_carry__0/O[2]
                         net (fo=4, routed)           0.821     7.470    CRONO_C/increment_load/O[2]
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.328     7.798 r  CRONO_C/increment_load/SEC[3]_i_1/O
                         net (fo=1, routed)           0.000     7.798    DISP_CTRL_C/conversor_tiempo/SEC_reg[5]_0[1]
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.769     5.191    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[3]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/SEC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.772ns  (logic 3.440ns (44.263%)  route 4.332ns (55.737%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[8]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CRONO_C/count_i_reg[8]/Q
                         net (fo=9, routed)           2.064     2.520    FSM_C/MIN0_carry__2_0[8]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  FSM_C/SEC0_carry__0_i_3/O
                         net (fo=3, routed)           0.514     3.158    DISP_CTRL_C/conversor_tiempo/MUX_TO_DISP[7]
    SLICE_X3Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.665 r  DISP_CTRL_C/conversor_tiempo/SEC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.665    DISP_CTRL_C/conversor_tiempo/SEC0_carry__0_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.887 f  DISP_CTRL_C/conversor_tiempo/SEC0_carry__1/O[0]
                         net (fo=1, routed)           0.448     4.335    FSM_C/O[0]
    SLICE_X2Y43          LUT1 (Prop_lut1_I0_O)        0.299     4.634 r  FSM_C/SEC0__15_carry_i_3/O
                         net (fo=1, routed)           0.000     4.634    DISP_CTRL_C/conversor_tiempo/SEC0__24_carry_i_5[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.277 r  DISP_CTRL_C/conversor_tiempo/SEC0__15_carry/O[3]
                         net (fo=1, routed)           0.484     5.761    CRONO_C/increment_load/SEC0__24_carry__0[3]
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.307     6.068 r  CRONO_C/increment_load/SEC0__24_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.068    DISP_CTRL_C/conversor_tiempo/SEC_reg[4]_0[1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.648 r  DISP_CTRL_C/conversor_tiempo/SEC0__24_carry__0/O[2]
                         net (fo=4, routed)           0.821     7.470    CRONO_C/increment_load/O[2]
    SLICE_X4Y41          LUT5 (Prop_lut5_I0_O)        0.302     7.772 r  CRONO_C/increment_load/SEC[2]_i_1/O
                         net (fo=1, routed)           0.000     7.772    DISP_CTRL_C/conversor_tiempo/SEC_reg[5]_0[0]
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.769     5.191    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[2]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/SEC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.746ns  (logic 3.242ns (41.856%)  route 4.504ns (58.144%))
  Logic Levels:           9  (CARRY4=4 FDCE=1 LUT1=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[8]/C
    SLICE_X5Y44          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  CRONO_C/count_i_reg[8]/Q
                         net (fo=9, routed)           2.064     2.520    FSM_C/MIN0_carry__2_0[8]
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     2.644 r  FSM_C/SEC0_carry__0_i_3/O
                         net (fo=3, routed)           0.514     3.158    DISP_CTRL_C/conversor_tiempo/MUX_TO_DISP[7]
    SLICE_X3Y45          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.665 r  DISP_CTRL_C/conversor_tiempo/SEC0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.665    DISP_CTRL_C/conversor_tiempo/SEC0_carry__0_n_0
    SLICE_X3Y46          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.887 f  DISP_CTRL_C/conversor_tiempo/SEC0_carry__1/O[0]
                         net (fo=1, routed)           0.448     4.335    FSM_C/O[0]
    SLICE_X2Y43          LUT1 (Prop_lut1_I0_O)        0.299     4.634 r  FSM_C/SEC0__15_carry_i_3/O
                         net (fo=1, routed)           0.000     4.634    DISP_CTRL_C/conversor_tiempo/SEC0__24_carry_i_5[0]
    SLICE_X2Y43          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.212 r  DISP_CTRL_C/conversor_tiempo/SEC0__15_carry/O[2]
                         net (fo=1, routed)           0.496     5.708    CRONO_C/increment_load/SEC0__24_carry__0[2]
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.301     6.009 r  CRONO_C/increment_load/SEC0__24_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.009    DISP_CTRL_C/conversor_tiempo/SEC_reg[4]_0[0]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.433 r  DISP_CTRL_C/conversor_tiempo/SEC0__24_carry__0/O[1]
                         net (fo=4, routed)           0.981     7.415    CRONO_C/increment_load/O[1]
    SLICE_X4Y41          LUT5 (Prop_lut5_I3_O)        0.331     7.746 r  CRONO_C/increment_load/SEC[5]_i_1/O
                         net (fo=1, routed)           0.000     7.746    DISP_CTRL_C/conversor_tiempo/SEC_reg[5]_0[3]
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         1.769     5.191    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CRONO_C/count_i_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/SEC_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.478ns  (logic 0.251ns (52.460%)  route 0.227ns (47.540%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[1]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  CRONO_C/count_i_reg[1]/Q
                         net (fo=4, routed)           0.227     0.368    FSM_C/MIN0_carry__2_0[1]
    SLICE_X3Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.413 r  FSM_C/SEC0__24_carry_i_6/O
                         net (fo=1, routed)           0.000     0.413    DISP_CTRL_C/conversor_tiempo/SEC_reg[1]_0[1]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.478 r  DISP_CTRL_C/conversor_tiempo/SEC0__24_carry/O[1]
                         net (fo=1, routed)           0.000     0.478    DISP_CTRL_C/conversor_tiempo/SEC0__24_carry_n_6
    SLICE_X3Y42          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.946     2.111    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[1]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/SEC_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.279ns (48.903%)  route 0.292ns (51.097%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[0]/C
    SLICE_X2Y41          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  CRONO_C/count_i_reg[0]/Q
                         net (fo=6, routed)           0.292     0.456    FSM_C/MIN0_carry__2_0[0]
    SLICE_X3Y42          LUT5 (Prop_lut5_I0_O)        0.045     0.501 r  FSM_C/SEC0__24_carry_i_7/O
                         net (fo=1, routed)           0.000     0.501    DISP_CTRL_C/conversor_tiempo/SEC_reg[1]_0[0]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.571 r  DISP_CTRL_C/conversor_tiempo/SEC0__24_carry/O[0]
                         net (fo=1, routed)           0.000     0.571    DISP_CTRL_C/conversor_tiempo/SEC0__24_carry_n_7
    SLICE_X3Y42          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.946     2.111    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CRONO_C/increment_load/incrementador.count_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.292ns (41.324%)  route 0.414ns (58.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  RESET_IBUF_inst/O
                         net (fo=366, routed)         0.414     0.705    CRONO_C/increment_load/RESET_IBUF
    SLICE_X3Y57          FDCE                                         f  CRONO_C/increment_load/incrementador.count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.876     2.041    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[15]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CRONO_C/increment_load/incrementador.count_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.292ns (41.324%)  route 0.414ns (58.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  RESET_IBUF_inst/O
                         net (fo=366, routed)         0.414     0.705    CRONO_C/increment_load/RESET_IBUF
    SLICE_X3Y57          FDCE                                         f  CRONO_C/increment_load/incrementador.count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.876     2.041    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[27]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CRONO_C/increment_load/incrementador.increment_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.292ns (41.324%)  route 0.414ns (58.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  RESET_IBUF_inst/O
                         net (fo=366, routed)         0.414     0.705    CRONO_C/increment_load/RESET_IBUF
    SLICE_X3Y57          FDCE                                         f  CRONO_C/increment_load/incrementador.increment_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.876     2.041    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X3Y57          FDCE                                         r  CRONO_C/increment_load/incrementador.increment_reg[1]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/SEC_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.360ns (47.140%)  route 0.404ns (52.860%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[2]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CRONO_C/count_i_reg[2]/Q
                         net (fo=8, routed)           0.114     0.255    CRONO_C/increment_load/MIN_reg[5]_2[2]
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.045     0.300 r  CRONO_C/increment_load/SEC0__24_carry_i_5/O
                         net (fo=1, routed)           0.000     0.300    DISP_CTRL_C/conversor_tiempo/SEC_reg[1]_0[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.366 r  DISP_CTRL_C/conversor_tiempo/SEC0__24_carry/O[2]
                         net (fo=4, routed)           0.290     0.656    CRONO_C/increment_load/SEC_reg[4][0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I1_O)        0.108     0.764 r  CRONO_C/increment_load/SEC[4]_i_1/O
                         net (fo=1, routed)           0.000     0.764    DISP_CTRL_C/conversor_tiempo/SEC_reg[5]_0[2]
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.945     2.110    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[4]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/SEC_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.360ns (47.140%)  route 0.404ns (52.860%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[2]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CRONO_C/count_i_reg[2]/Q
                         net (fo=8, routed)           0.114     0.255    CRONO_C/increment_load/MIN_reg[5]_2[2]
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.045     0.300 r  CRONO_C/increment_load/SEC0__24_carry_i_5/O
                         net (fo=1, routed)           0.000     0.300    DISP_CTRL_C/conversor_tiempo/SEC_reg[1]_0[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.366 r  DISP_CTRL_C/conversor_tiempo/SEC0__24_carry/O[2]
                         net (fo=4, routed)           0.290     0.656    CRONO_C/increment_load/SEC_reg[4][0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I1_O)        0.108     0.764 r  CRONO_C/increment_load/SEC[5]_i_1/O
                         net (fo=1, routed)           0.000     0.764    DISP_CTRL_C/conversor_tiempo/SEC_reg[5]_0[3]
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.945     2.110    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[5]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/SEC_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.773ns  (logic 0.359ns (46.448%)  route 0.414ns (53.552%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[2]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CRONO_C/count_i_reg[2]/Q
                         net (fo=8, routed)           0.114     0.255    CRONO_C/increment_load/MIN_reg[5]_2[2]
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.045     0.300 r  CRONO_C/increment_load/SEC0__24_carry_i_5/O
                         net (fo=1, routed)           0.000     0.300    DISP_CTRL_C/conversor_tiempo/SEC_reg[1]_0[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.366 r  DISP_CTRL_C/conversor_tiempo/SEC0__24_carry/O[2]
                         net (fo=4, routed)           0.300     0.666    CRONO_C/increment_load/SEC_reg[4][0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I1_O)        0.107     0.773 r  CRONO_C/increment_load/SEC[3]_i_1/O
                         net (fo=1, routed)           0.000     0.773    DISP_CTRL_C/conversor_tiempo/SEC_reg[5]_0[1]
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.945     2.110    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[3]/C

Slack:                    inf
  Source:                 CRONO_C/count_i_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            DISP_CTRL_C/conversor_tiempo/SEC_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.774ns  (logic 0.360ns (46.517%)  route 0.414ns (53.483%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE                         0.000     0.000 r  CRONO_C/count_i_reg[2]/C
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  CRONO_C/count_i_reg[2]/Q
                         net (fo=8, routed)           0.114     0.255    CRONO_C/increment_load/MIN_reg[5]_2[2]
    SLICE_X3Y42          LUT4 (Prop_lut4_I2_O)        0.045     0.300 r  CRONO_C/increment_load/SEC0__24_carry_i_5/O
                         net (fo=1, routed)           0.000     0.300    DISP_CTRL_C/conversor_tiempo/SEC_reg[1]_0[2]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.366 r  DISP_CTRL_C/conversor_tiempo/SEC0__24_carry/O[2]
                         net (fo=4, routed)           0.300     0.666    CRONO_C/increment_load/SEC_reg[4][0]
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.108     0.774 r  CRONO_C/increment_load/SEC[2]_i_1/O
                         net (fo=1, routed)           0.000     0.774    DISP_CTRL_C/conversor_tiempo/SEC_reg[5]_0[0]
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.945     2.110    DISP_CTRL_C/conversor_tiempo/CLK_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  DISP_CTRL_C/conversor_tiempo/SEC_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CRONO_C/increment_load/incrementador.count_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.292ns (37.413%)  route 0.488ns (62.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  RESET_IBUF_inst/O
                         net (fo=366, routed)         0.488     0.779    CRONO_C/increment_load/RESET_IBUF
    SLICE_X3Y56          FDCE                                         f  CRONO_C/increment_load/incrementador.count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=341, routed)         0.877     2.042    CRONO_C/increment_load/CLK_IBUF_BUFG
    SLICE_X3Y56          FDCE                                         r  CRONO_C/increment_load/incrementador.count_reg[13]/C





