Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/masao/Desktop/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 21053131875a4b90af7c137fbcce6bde --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cpu_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "cpu_tb_time_synth.sdf", for root module "cpu_tb/mips".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "cpu_tb_time_synth.sdf", for root module "cpu_tb/mips".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.adder
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.adder_0
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module xil_defaultlib.flopr
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD23
Compiling module xil_defaultlib.RAM32M_HD24
Compiling module xil_defaultlib.RAM32M_HD25
Compiling module xil_defaultlib.RAM32M_HD26
Compiling module xil_defaultlib.RAM32M_HD27
Compiling module xil_defaultlib.RAM32M_HD28
Compiling module xil_defaultlib.RAM32M_HD29
Compiling module xil_defaultlib.RAM32M_HD30
Compiling module xil_defaultlib.RAM32M_HD31
Compiling module xil_defaultlib.RAM32M_HD32
Compiling module xil_defaultlib.RAM32M_HD33
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.cpu_tb
WARNING: [XSIM 43-3373] "C:/Users/masao/Desktop/ICS2/ICS-Spring20-Fudan-master/assignment-1/benchtest/cpu_tb.sv" Line 35. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/masao/Desktop/ICS2/ICS-Spring20-Fudan-master/assignment-1/benchtest/cpu_tb.sv" Line 53. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/masao/Desktop/ICS2/ICS-Spring20-Fudan-master/assignment-1/benchtest/cpu_tb.sv" Line 108. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/masao/Desktop/ICS2/ICS-Spring20-Fudan-master/assignment-1/benchtest/cpu_tb.sv" Line 118. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "C:/Users/masao/Desktop/ICS2/ICS-Spring20-Fudan-master/assignment-1/benchtest/cpu_tb.sv" Line 136. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_time_synth
