Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Dec 02 22:28:32 2016
| Host         : DESKTOP-DTLTLR3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Fourier_Func_Gen_control_sets_placed.rpt
| Design       : Fourier_Func_Gen
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            7 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              68 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+----------------------------------------------+------------------+----------------+
|       Clock Signal      | Enable Signal |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------+---------------+----------------------------------------------+------------------+----------------+
|  Display_Clk_Gen/Toggle |               | LCD_Driver/digit[1]                          |                1 |              1 |
|  Display_Clk_Gen/Toggle |               | LCD_Driver/plusOp[0]                         |                1 |              1 |
|  Clk_IBUF_BUFG          |               |                                              |                2 |              2 |
|  Display_Clk_Gen/Toggle |               | LCD_Driver/digit[0]                          |                1 |              2 |
|  Main_Clk_Gen/CLK       |               |                                              |                1 |              3 |
|  Main_Clk_Gen/CLK       |               | Store_Amplitude/FSM_sequential_PS[2]_i_2_n_0 |                1 |              3 |
|  Display_Clk_Gen/Toggle |               |                                              |                4 |             13 |
|  Clk_IBUF_BUFG          |               | Main_Clk_Gen/clear                           |                8 |             32 |
|  Clk_IBUF_BUFG          |               | Display_Clk_Gen/counter[0]_i_1__0_n_0        |                8 |             32 |
+-------------------------+---------------+----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 2      |                     2 |
| 3      |                     2 |
| 13     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


