\hypertarget{struct_t_i_m___type_def}{}\section{T\+I\+M\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_i_m___type_def}\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}


T\+IM.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a61400ce239355b62aa25c95fcc18a5e1}{C\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a149feba01f9c4a49570c6d88619f504f}{R\+E\+S\+E\+R\+V\+E\+D0}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}{C\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a8249a3955aace28d92109b391311eb30}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a02758713abfe580460dd5bcd8762702a}{S\+M\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a5573848497a716a9947fd87487709feb}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a1481b34cc41018c17e4ab592a1c8cb55}{D\+I\+ER}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a44962ea5442d203bf4954035d1bfeb9d}{SR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_aa0223808025f5bf9c056185038c9d545}{R\+E\+S\+E\+R\+V\+E\+D4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a980df1a5752e36604de4d71ce14fbfa3}{E\+GR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_abd36010ac282682d1f3c641b183b1b6f}{R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a90d89aec51d8012b8a565ef48333b24b}{C\+C\+M\+R1}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_aab502dde158ab7da8e7823d1f8a06edb}{R\+E\+S\+E\+R\+V\+E\+D6}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a977b3cf310388b5ad02440d64d03810a}{C\+C\+M\+R2}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_ab1820c97e368d349f5f4121f015d9fab}{R\+E\+S\+E\+R\+V\+E\+D7}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_ab1da3e84848ed66e0577c87c199bfb6d}{C\+C\+ER}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_afc22764fbf9ee7ce28174d65d0260f18}{R\+E\+S\+E\+R\+V\+E\+D8}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}{C\+NT}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_aba5df4ecbb3ecb97b966b188c3681600}{P\+SC}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_ad8b1fadb520f7a200ee0046e110edc79}{R\+E\+S\+E\+R\+V\+E\+D9}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}{A\+RR}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_aa0663aab6ed640b7594c8c6d32f6c1cd}{R\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_ad68efe7a323ac2fcb823a26c0c51445b}{R\+E\+S\+E\+R\+V\+E\+D10}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}{C\+C\+R1}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}{C\+C\+R2}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}{C\+C\+R3}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}{C\+C\+R4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a112c0403ac38905a70cf5aaa9c8cc38a}{B\+D\+TR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a11e504ee49142f46dcc67740ae9235e5}{R\+E\+S\+E\+R\+V\+E\+D11}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a0afd527a4ec64faf878f9957096102bf}{D\+CR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a2f133f27cf624e76a2ac1092ab5789f7}{R\+E\+S\+E\+R\+V\+E\+D12}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a30c2d8aa9c76dfba0b9a378b64700bda}{D\+M\+AR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a85b970173fe49d3959c0c7f7528dacf0}{R\+E\+S\+E\+R\+V\+E\+D13}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a47766f433b160258ec05dbb6498fd271}{OR}
\item 
uint16\+\_\+t \hyperlink{struct_t_i_m___type_def_a1841fa0366924d522d6ac880fb14d766}{R\+E\+S\+E\+R\+V\+E\+D14}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+IM. 

Definition at line 868 of file stm32f4xx.\+h.



\subsection{Field Documentation}
\mbox{\Hypertarget{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}\label{struct_t_i_m___type_def_af17f19bb4aeea3cc14fa73dfa7772cb8}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!A\+RR@{A\+RR}}
\index{A\+RR@{A\+RR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{A\+RR}{ARR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+RR}

T\+IM auto-\/reload register, Address offset\+: 0x2C 

Definition at line 891 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a112c0403ac38905a70cf5aaa9c8cc38a}\label{struct_t_i_m___type_def_a112c0403ac38905a70cf5aaa9c8cc38a}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!B\+D\+TR@{B\+D\+TR}}
\index{B\+D\+TR@{B\+D\+TR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{B\+D\+TR}{BDTR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t B\+D\+TR}

T\+IM break and dead-\/time register, Address offset\+: 0x44 

Definition at line 898 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_ab1da3e84848ed66e0577c87c199bfb6d}\label{struct_t_i_m___type_def_ab1da3e84848ed66e0577c87c199bfb6d}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+ER@{C\+C\+ER}}
\index{C\+C\+ER@{C\+C\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+C\+ER}{CCER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+C\+ER}

T\+IM capture/compare enable register, Address offset\+: 0x20 

Definition at line 886 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a90d89aec51d8012b8a565ef48333b24b}\label{struct_t_i_m___type_def_a90d89aec51d8012b8a565ef48333b24b}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R1@{C\+C\+M\+R1}}
\index{C\+C\+M\+R1@{C\+C\+M\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+C\+M\+R1}{CCMR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+C\+M\+R1}

T\+IM capture/compare mode register 1, Address offset\+: 0x18 

Definition at line 882 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a977b3cf310388b5ad02440d64d03810a}\label{struct_t_i_m___type_def_a977b3cf310388b5ad02440d64d03810a}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+M\+R2@{C\+C\+M\+R2}}
\index{C\+C\+M\+R2@{C\+C\+M\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+C\+M\+R2}{CCMR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+C\+M\+R2}

T\+IM capture/compare mode register 2, Address offset\+: 0x1C 

Definition at line 884 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}\label{struct_t_i_m___type_def_adab1e24ef769bbcb3e3769feae192ffb}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R1@{C\+C\+R1}}
\index{C\+C\+R1@{C\+C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+C\+R1}{CCR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+R1}

T\+IM capture/compare register 1, Address offset\+: 0x34 

Definition at line 894 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}\label{struct_t_i_m___type_def_ab90aa584f07eeeac364a67f5e05faa93}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R2@{C\+C\+R2}}
\index{C\+C\+R2@{C\+C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+C\+R2}{CCR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+R2}

T\+IM capture/compare register 2, Address offset\+: 0x38 

Definition at line 895 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}\label{struct_t_i_m___type_def_a27a478cc47a3dff478555ccb985b06a2}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R3@{C\+C\+R3}}
\index{C\+C\+R3@{C\+C\+R3}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+C\+R3}{CCR3}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+R3}

T\+IM capture/compare register 3, Address offset\+: 0x3C 

Definition at line 896 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}\label{struct_t_i_m___type_def_a85fdb75569bd7ea26fa48544786535be}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+C\+R4@{C\+C\+R4}}
\index{C\+C\+R4@{C\+C\+R4}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+C\+R4}{CCR4}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+C\+R4}

T\+IM capture/compare register 4, Address offset\+: 0x40 

Definition at line 897 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}\label{struct_t_i_m___type_def_a6095a27d764d06750fc0d642e08f8b2a}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+NT@{C\+NT}}
\index{C\+NT@{C\+NT}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+NT}{CNT}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+NT}

T\+IM counter register, Address offset\+: 0x24 

Definition at line 888 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a61400ce239355b62aa25c95fcc18a5e1}\label{struct_t_i_m___type_def_a61400ce239355b62aa25c95fcc18a5e1}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R1}{CR1}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+R1}

T\+IM control register 1, Address offset\+: 0x00 

Definition at line 870 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}\label{struct_t_i_m___type_def_a2a3e81bd118d1bc52d24a0b0772e6a0c}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R2}{CR2}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t C\+R2}

T\+IM control register 2, Address offset\+: 0x04 

Definition at line 872 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a0afd527a4ec64faf878f9957096102bf}\label{struct_t_i_m___type_def_a0afd527a4ec64faf878f9957096102bf}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+CR@{D\+CR}}
\index{D\+CR@{D\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+CR}{DCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t D\+CR}

T\+IM D\+MA control register, Address offset\+: 0x48 

Definition at line 900 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a1481b34cc41018c17e4ab592a1c8cb55}\label{struct_t_i_m___type_def_a1481b34cc41018c17e4ab592a1c8cb55}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+I\+ER@{D\+I\+ER}}
\index{D\+I\+ER@{D\+I\+ER}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+I\+ER}{DIER}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t D\+I\+ER}

T\+IM D\+M\+A/interrupt enable register, Address offset\+: 0x0C 

Definition at line 876 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a30c2d8aa9c76dfba0b9a378b64700bda}\label{struct_t_i_m___type_def_a30c2d8aa9c76dfba0b9a378b64700bda}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!D\+M\+AR@{D\+M\+AR}}
\index{D\+M\+AR@{D\+M\+AR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{D\+M\+AR}{DMAR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t D\+M\+AR}

T\+IM D\+MA address for full transfer, Address offset\+: 0x4C 

Definition at line 902 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a980df1a5752e36604de4d71ce14fbfa3}\label{struct_t_i_m___type_def_a980df1a5752e36604de4d71ce14fbfa3}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!E\+GR@{E\+GR}}
\index{E\+GR@{E\+GR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{E\+GR}{EGR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t E\+GR}

T\+IM event generation register, Address offset\+: 0x14 

Definition at line 880 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a47766f433b160258ec05dbb6498fd271}\label{struct_t_i_m___type_def_a47766f433b160258ec05dbb6498fd271}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!OR@{OR}}
\index{OR@{OR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{OR}{OR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t OR}

T\+IM option register, Address offset\+: 0x50 

Definition at line 904 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_aba5df4ecbb3ecb97b966b188c3681600}\label{struct_t_i_m___type_def_aba5df4ecbb3ecb97b966b188c3681600}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!P\+SC@{P\+SC}}
\index{P\+SC@{P\+SC}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{P\+SC}{PSC}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t P\+SC}

T\+IM prescaler, Address offset\+: 0x28 

Definition at line 889 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_aa0663aab6ed640b7594c8c6d32f6c1cd}\label{struct_t_i_m___type_def_aa0663aab6ed640b7594c8c6d32f6c1cd}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+CR@{R\+CR}}
\index{R\+CR@{R\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+CR}{RCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t R\+CR}

T\+IM repetition counter register, Address offset\+: 0x30 

Definition at line 892 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a149feba01f9c4a49570c6d88619f504f}\label{struct_t_i_m___type_def_a149feba01f9c4a49570c6d88619f504f}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}

Reserved, 0x02 

Definition at line 871 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a8249a3955aace28d92109b391311eb30}\label{struct_t_i_m___type_def_a8249a3955aace28d92109b391311eb30}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x06 

Definition at line 873 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_ad68efe7a323ac2fcb823a26c0c51445b}\label{struct_t_i_m___type_def_ad68efe7a323ac2fcb823a26c0c51445b}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}}
\index{R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D10}{RESERVED10}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D10}

Reserved, 0x32 

Definition at line 893 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a11e504ee49142f46dcc67740ae9235e5}\label{struct_t_i_m___type_def_a11e504ee49142f46dcc67740ae9235e5}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D11@{R\+E\+S\+E\+R\+V\+E\+D11}}
\index{R\+E\+S\+E\+R\+V\+E\+D11@{R\+E\+S\+E\+R\+V\+E\+D11}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D11}{RESERVED11}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D11}

Reserved, 0x46 

Definition at line 899 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a2f133f27cf624e76a2ac1092ab5789f7}\label{struct_t_i_m___type_def_a2f133f27cf624e76a2ac1092ab5789f7}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D12@{R\+E\+S\+E\+R\+V\+E\+D12}}
\index{R\+E\+S\+E\+R\+V\+E\+D12@{R\+E\+S\+E\+R\+V\+E\+D12}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D12}{RESERVED12}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D12}

Reserved, 0x4A 

Definition at line 901 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a85b970173fe49d3959c0c7f7528dacf0}\label{struct_t_i_m___type_def_a85b970173fe49d3959c0c7f7528dacf0}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D13@{R\+E\+S\+E\+R\+V\+E\+D13}}
\index{R\+E\+S\+E\+R\+V\+E\+D13@{R\+E\+S\+E\+R\+V\+E\+D13}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D13}{RESERVED13}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D13}

Reserved, 0x4E 

Definition at line 903 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a1841fa0366924d522d6ac880fb14d766}\label{struct_t_i_m___type_def_a1841fa0366924d522d6ac880fb14d766}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D14@{R\+E\+S\+E\+R\+V\+E\+D14}}
\index{R\+E\+S\+E\+R\+V\+E\+D14@{R\+E\+S\+E\+R\+V\+E\+D14}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D14}{RESERVED14}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D14}

Reserved, 0x52 

Definition at line 905 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a5573848497a716a9947fd87487709feb}\label{struct_t_i_m___type_def_a5573848497a716a9947fd87487709feb}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x0A 

Definition at line 875 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}\label{struct_t_i_m___type_def_a6c3b31022e6f59b800e9f5cc2a89d54c}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x0E 

Definition at line 877 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_aa0223808025f5bf9c056185038c9d545}\label{struct_t_i_m___type_def_aa0223808025f5bf9c056185038c9d545}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x12 

Definition at line 879 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_abd36010ac282682d1f3c641b183b1b6f}\label{struct_t_i_m___type_def_abd36010ac282682d1f3c641b183b1b6f}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}

Reserved, 0x16 

Definition at line 881 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_aab502dde158ab7da8e7823d1f8a06edb}\label{struct_t_i_m___type_def_aab502dde158ab7da8e7823d1f8a06edb}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}

Reserved, 0x1A 

Definition at line 883 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_ab1820c97e368d349f5f4121f015d9fab}\label{struct_t_i_m___type_def_ab1820c97e368d349f5f4121f015d9fab}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}

Reserved, 0x1E 

Definition at line 885 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_afc22764fbf9ee7ce28174d65d0260f18}\label{struct_t_i_m___type_def_afc22764fbf9ee7ce28174d65d0260f18}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D8}

Reserved, 0x22 

Definition at line 887 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_ad8b1fadb520f7a200ee0046e110edc79}\label{struct_t_i_m___type_def_ad8b1fadb520f7a200ee0046e110edc79}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}}
\index{R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D9}{RESERVED9}}
{\footnotesize\ttfamily uint16\+\_\+t R\+E\+S\+E\+R\+V\+E\+D9}

Reserved, 0x2A 

Definition at line 890 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a02758713abfe580460dd5bcd8762702a}\label{struct_t_i_m___type_def_a02758713abfe580460dd5bcd8762702a}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!S\+M\+CR@{S\+M\+CR}}
\index{S\+M\+CR@{S\+M\+CR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+M\+CR}{SMCR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t S\+M\+CR}

T\+IM slave mode control register, Address offset\+: 0x08 

Definition at line 874 of file stm32f4xx.\+h.

\mbox{\Hypertarget{struct_t_i_m___type_def_a44962ea5442d203bf4954035d1bfeb9d}\label{struct_t_i_m___type_def_a44962ea5442d203bf4954035d1bfeb9d}} 
\index{T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}!SR@{SR}}
\index{SR@{SR}!T\+I\+M\+\_\+\+Type\+Def@{T\+I\+M\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint16\+\_\+t SR}

T\+IM status register, Address offset\+: 0x10 

Definition at line 878 of file stm32f4xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Wilma/\+Documents/\+Git\+Hub/\+S\+D\+\_\+\+H\+U\+\_\+3/\+V\+E\+S\+O\+F\+T\+O\+N-\/16/cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
