# Loading project tb
vsim work.tb
# vsim work.tb 
# Start time: 15:52:15 on Mar 22,2019
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(79): [PCDPC] - Port size (32) does not match connection size (8) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MOSI_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(79): [PCDPC] - Port size (1) does not match connection size (32) for port 'valid'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MOSI_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(89): [PCDPC] - Port size (32) does not match connection size (8) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MISO_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(89): [PCDPC] - Port size (1) does not match connection size (32) for port 'valid'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MISO_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(99): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(99): [PCDPC] - Port size (1) does not match connection size (32) for port 'valid'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(112): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(125): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(137): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb/SPIM_0/*
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(79): [PCDPC] - Port size (32) does not match connection size (8) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MOSI_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(79): [PCDPC] - Port size (1) does not match connection size (32) for port 'valid'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MOSI_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(89): [PCDPC] - Port size (32) does not match connection size (8) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MISO_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(89): [PCDPC] - Port size (1) does not match connection size (32) for port 'valid'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MISO_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(99): [PCDPC] - Port size (1) does not match connection size (32) for port 'valid'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(25).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(112): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(125): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(137): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
# Warning in wave window restart: (vish-4014) No objects found matching '/tb/SPIM_0/nb_sclk'. 
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(79): [PCDPC] - Port size (32) does not match connection size (8) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MOSI_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(89): [PCDPC] - Port size (32) does not match connection size (8) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MISO_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(112): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(125): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(137): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
add wave -position insertpoint sim:/tb/SPIM_0/*
add wave -position insertpoint  \
sim:/tb/SPIM_0/IILC_MOSI_0/S_IDLE \
sim:/tb/SPIM_0/IILC_MOSI_0/S_CALC \
sim:/tb/SPIM_0/IILC_MOSI_0/clk \
sim:/tb/SPIM_0/IILC_MOSI_0/rst \
sim:/tb/SPIM_0/IILC_MOSI_0/m \
sim:/tb/SPIM_0/IILC_MOSI_0/x \
sim:/tb/SPIM_0/IILC_MOSI_0/b \
sim:/tb/SPIM_0/IILC_MOSI_0/y \
sim:/tb/SPIM_0/IILC_MOSI_0/valid \
sim:/tb/SPIM_0/IILC_MOSI_0/i_m_0 \
sim:/tb/SPIM_0/IILC_MOSI_0/i_x_0 \
sim:/tb/SPIM_0/IILC_MOSI_0/i_dy \
sim:/tb/SPIM_0/IILC_MOSI_0/cnt \
sim:/tb/SPIM_0/IILC_MOSI_0/fsm \
sim:/tb/SPIM_0/IILC_MOSI_0/state_str
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(79): [PCDPC] - Port size (32) does not match connection size (8) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MOSI_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(89): [PCDPC] - Port size (32) does not match connection size (8) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_MISO_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(112): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(125): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(137): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
# Warning in wave window restart: (vish-4014) No objects found matching '/tb/SPIM_0/max_cnt_valid'. 
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(99): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(112): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(125): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(137): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
# Warning in wave window restart: (vish-4014) No objects found matching '/tb/SPIM_0/nc_sclk'. 
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(101): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(114): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(127): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(139): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
# End time: 16:14:21 on Mar 22,2019, Elapsed time: 0:22:06
# Errors: 3, Warnings: 36
