# Pipelined CPU implemented on FPGA

A complete pipelined CPU with deep pipeline in the ALU part, designed and implemented by Zhongyao Cao, Sufang Yang as well as Pengzhi Yang.
All the parts were written in verilog.
