#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jul 25 12:09:47 2022
# Process ID: 11880
# Current directory: D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/LS_estimator/xsim_script.tcl}
# Log file: D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/xsim.log
# Journal file: D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/LS_estimator/xsim_script.tcl
# xsim {LS_estimator} -autoloadwcfg -tclbatch {LS_estimator.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source LS_estimator.tcl
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LS_estimator_top/AESL_inst_LS_estimator/LS_estimator_fsubibs_U3/LS_estimator_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Softwares\Xilinx\Vivado\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LS_estimator_top/AESL_inst_LS_estimator/LS_estimator_faddhbi_U2/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Softwares\Xilinx\Vivado\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_LS_estimator_top/AESL_inst_LS_estimator/LS_estimator_faddhbi_U1/LS_estimator_ap_fadd_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Softwares\Xilinx\Vivado\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "4095000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 4135 ns : File "D:/IIIT-D/Independent_Project/HLS/least_squares/2__pipelined/sim/verilog/LS_estimator.autotb.v" Line 218
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jul 25 12:10:21 2022...
