// Seed: 3861994147
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    output wor id_3,
    input supply1 id_4,
    input tri1 id_5
);
  wire id_7;
  id_8(
      .id_0(1), .id_1(id_3), .id_2(1), .id_3(1), .id_4(""), .id_5(1), .id_6("")
  );
  assign module_1.id_8 = 0.0;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri1 id_1,
    input  wire id_2
);
  always id_0 = id_1;
  int id_4;
  assign id_0 = 1;
  wire id_5;
  assign id_4 = 1;
  real id_6, id_8;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_2
  );
  wire id_9;
endmodule
