=====
SETUP
0.185
45.219
45.404
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_82_s0
45.219
=====
SETUP
0.108
7.044
7.152
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.151
2.457
i2s_tx/n68_s4
2.571
2.969
i2s_tx/n147_s7
3.432
3.801
i2s_tx/n147_s4
3.803
4.201
i2s_tx/dacdat_s1
7.044
=====
SETUP
3.282
8.782
12.063
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n13_s0
8.361
8.782
i2s_tx/daclrc_pose_s0
8.782
=====
SETUP
3.297
8.768
12.065
I2S_DACLRC_ibuf
5.000
5.591
i2s_tx/n15_s0
8.347
8.768
i2s_tx/daclrc_nege_s0
8.768
=====
SETUP
3.424
8.635
12.059
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_windows_num_0_s0
3.567
3.873
gw_gao_inst_0/u_la0_top/n3241_s26
5.906
5.946
gw_gao_inst_0/u_la0_top/n3241_s27
5.946
5.986
gw_gao_inst_0/u_la0_top/n3241_s28
5.986
6.026
gw_gao_inst_0/u_la0_top/n3241_s29
6.026
6.066
gw_gao_inst_0/u_la0_top/n3241_s30
6.066
6.106
gw_gao_inst_0/u_la0_top/n3241_s31
6.106
6.146
gw_gao_inst_0/u_la0_top/n3241_s32
6.146
6.186
gw_gao_inst_0/u_la0_top/n3241_s33
6.186
6.226
gw_gao_inst_0/u_la0_top/n3241_s34
6.226
6.266
gw_gao_inst_0/u_la0_top/n3241_s35
6.266
6.306
gw_gao_inst_0/u_la0_top/n3241_s36
6.306
6.346
gw_gao_inst_0/u_la0_top/n3241_s37
6.346
6.386
gw_gao_inst_0/u_la0_top/start_reg1_s1
7.445
7.655
gw_gao_inst_0/u_la0_top/start_reg1_s0
8.214
8.635
gw_gao_inst_0/u_la0_top/start_reg_s0
8.635
=====
SETUP
4.101
7.945
12.046
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_11_s0
3.554
3.860
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n677_s12
4.276
4.693
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n677_s11
4.971
5.181
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n677_s7
5.307
5.720
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n677_s4
6.026
6.236
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n687_s1
7.524
7.945
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
7.945
=====
SETUP
2.106
4.843
6.950
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.149
2.455
i2s_tx/n146_s7
2.911
3.280
i2s_tx/state_1_s5
3.406
3.738
i2s_tx/state_1_s3
3.848
4.261
i2s_tx/state_0_s1
4.843
=====
SETUP
2.106
4.843
6.950
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.149
2.455
i2s_tx/n146_s7
2.911
3.280
i2s_tx/state_1_s5
3.406
3.738
i2s_tx/state_1_s3
3.848
4.261
i2s_tx/state_1_s1
4.843
=====
SETUP
4.397
7.661
12.058
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_windows_num_9_s0
3.552
3.858
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s14
4.736
5.157
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_4_s6
5.298
5.630
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s17
6.178
6.591
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s13
6.701
7.122
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_9_s10
7.248
7.661
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_start_reg_9_s0
7.661
=====
SETUP
4.421
7.633
12.053
gw_gao_inst_0/tck_ibuf
0.000
0.587
gw_gao_inst_0/u_gw_jtag
0.587
1.174
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_11_s0
3.554
3.860
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n677_s12
4.276
4.693
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n677_s11
4.971
5.181
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n677_s7
5.307
5.720
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n677_s4
6.026
6.236
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n678_s1
7.264
7.633
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1
7.633
=====
SETUP
3.312
3.836
7.148
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.151
2.457
i2s_tx/n68_s4
2.571
2.969
i2s_tx/n72_s1
3.438
3.836
i2s_tx/bit_cnt_3_s1
3.836
=====
SETUP
3.463
3.677
7.140
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.151
2.457
i2s_tx/n68_s4
2.571
2.969
i2s_tx/n146_s8
3.308
3.677
i2s_tx/bit_cnt_0_s1
3.677
=====
SETUP
3.466
3.687
7.153
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.151
2.457
i2s_tx/n68_s4
2.571
2.969
i2s_tx/n73_s1
3.266
3.687
i2s_tx/bit_cnt_2_s1
3.687
=====
SETUP
3.474
3.679
7.153
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.151
2.457
i2s_tx/n68_s4
2.571
2.969
i2s_tx/n70_s2
3.266
3.679
i2s_tx/bit_cnt_5_s1
3.679
=====
SETUP
3.548
3.407
6.955
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.149
2.455
i2s_tx/bit_cnt_7_s4
2.759
3.091
i2s_tx/bit_cnt_1_s1
3.407
=====
SETUP
3.548
3.407
6.955
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.149
2.455
i2s_tx/bit_cnt_7_s4
2.759
3.091
i2s_tx/bit_cnt_2_s1
3.407
=====
SETUP
3.548
3.407
6.955
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.149
2.455
i2s_tx/bit_cnt_7_s4
2.759
3.091
i2s_tx/bit_cnt_4_s1
3.407
=====
SETUP
3.548
3.407
6.955
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.149
2.455
i2s_tx/bit_cnt_7_s4
2.759
3.091
i2s_tx/bit_cnt_5_s1
3.407
=====
SETUP
3.570
3.373
6.944
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.149
2.455
i2s_tx/bit_cnt_7_s4
2.759
3.091
i2s_tx/bit_cnt_7_s1
3.373
=====
SETUP
3.591
3.359
6.950
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.149
2.455
i2s_tx/bit_cnt_7_s4
2.759
3.091
i2s_tx/bit_cnt_3_s1
3.359
=====
SETUP
3.611
3.531
7.142
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.151
2.457
i2s_tx/n68_s4
2.571
2.969
i2s_tx/n68_s1
3.110
3.531
i2s_tx/bit_cnt_7_s1
3.531
=====
SETUP
3.700
3.249
6.950
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_pose_s0
2.149
2.455
i2s_tx/bit_cnt_7_s4
2.759
3.091
i2s_tx/bit_cnt_6_s1
3.249
=====
SETUP
3.794
3.353
7.148
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.151
2.457
i2s_tx/n68_s4
2.571
2.969
i2s_tx/n69_s1
2.984
3.353
i2s_tx/bit_cnt_6_s1
3.353
=====
SETUP
3.835
3.318
7.153
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.151
2.457
i2s_tx/n68_s4
2.571
2.969
i2s_tx/n74_s1
3.108
3.318
i2s_tx/bit_cnt_1_s1
3.318
=====
SETUP
4.045
3.108
7.153
I2S_BCLK_ibuf
0.000
0.587
i2s_tx/daclrc_nege_s0
2.151
2.457
i2s_tx/n71_s1
2.739
3.108
i2s_tx/bit_cnt_4_s1
3.108
=====
HOLD
-0.773
0.581
1.353
I2S_BCLK_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_83_s0
0.581
=====
HOLD
-0.773
0.581
1.353
I2S_DACLRC_ibuf
0.000
0.581
i2s_tx/daclrc_r0_s0
0.581
=====
HOLD
-0.634
1.743
2.377
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1
1.275
1.416
gw_gao_inst_0/u_la0_top/n3303_s1
1.488
1.743
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
1.743
=====
HOLD
0.205
1.522
1.317
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_35_s0
1.285
1.429
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_17_s
1.522
=====
HOLD
0.215
1.530
1.315
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/cnt_4_s1
1.289
1.433
WM8960_Init/I2C_Init_Dev/wm8960_init_table/lut_0_s
1.530
=====
HOLD
0.219
1.532
1.313
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
1.532
=====
HOLD
0.224
1.541
1.317
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1
1.290
1.434
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_21_s
1.541
=====
HOLD
0.241
2.602
2.361
gw_gao_inst_0/tck_ibuf
0.000
0.581
gw_gao_inst_0/u_gw_jtag
0.581
1.162
gw_gao_inst_0/u_la0_top/address_counter_0_s0
2.343
2.487
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s
2.602
=====
HOLD
0.275
2.648
2.373
gw_gao_inst_0/tck_ibuf
0.000
0.581
gw_gao_inst_0/u_gw_jtag
0.581
1.162
gw_gao_inst_0/u_la0_top/word_count_10_s0
2.348
2.489
gw_gao_inst_0/u_la0_top/data_to_word_counter_10_s0
2.495
2.648
gw_gao_inst_0/u_la0_top/word_count_10_s0
2.648
=====
HOLD
0.275
1.585
1.310
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1
1.285
1.426
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n565_s0
1.432
1.585
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1
1.585
=====
HOLD
0.275
1.582
1.307
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1
1.282
1.423
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n558_s0
1.429
1.582
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_9_s1
1.582
=====
HOLD
0.275
1.593
1.318
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1
1.293
1.434
gw_gao_inst_0/u_la0_top/n3337_s3
1.440
1.593
gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1
1.593
=====
HOLD
0.275
1.575
1.300
clk_ibuf
0.000
0.581
gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1
1.275
1.416
gw_gao_inst_0/u_la0_top/n3333_s1
1.422
1.575
gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1
1.575
=====
HOLD
0.275
2.646
2.371
gw_gao_inst_0/tck_ibuf
0.000
0.581
gw_gao_inst_0/u_gw_jtag
0.581
1.162
gw_gao_inst_0/u_la0_top/bit_count_4_s1
2.346
2.487
gw_gao_inst_0/u_la0_top/n781_s2
2.493
2.646
gw_gao_inst_0/u_la0_top/bit_count_4_s1
2.646
=====
HOLD
0.275
2.642
2.367
gw_gao_inst_0/tck_ibuf
0.000
0.581
gw_gao_inst_0/u_gw_jtag
0.581
1.162
gw_gao_inst_0/u_la0_top/word_count_7_s0
2.342
2.483
gw_gao_inst_0/u_la0_top/data_to_word_counter_7_s0
2.489
2.642
gw_gao_inst_0/u_la0_top/word_count_7_s0
2.642
=====
HOLD
0.275
2.561
2.286
gw_gao_inst_0/tck_ibuf
0.000
0.581
gw_gao_inst_0/u_gw_jtag
0.581
1.162
gw_gao_inst_0/u_la0_top/data_register_32_s0
2.339
2.483
gw_gao_inst_0/u_la0_top/data_register_31_s0
2.561
=====
HOLD
0.275
1.566
1.291
clk_ibuf
0.000
0.581
compressor_0/attack_counter_0_s1
1.266
1.407
compressor_0/n90_s2
1.413
1.566
compressor_0/attack_counter_0_s1
1.566
=====
HOLD
0.275
1.574
1.299
clk_ibuf
0.000
0.581
compressor_0/attack_counter_3_s1
1.274
1.415
compressor_0/n87_s2
1.421
1.574
compressor_0/attack_counter_3_s1
1.574
=====
HOLD
0.275
1.571
1.296
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Tx_DATA_2_s1
1.271
1.412
WM8960_Init/I2C_Init_Dev/i2c_control/n286_s6
1.418
1.571
WM8960_Init/I2C_Init_Dev/i2c_control/Tx_DATA_2_s1
1.571
=====
HOLD
0.275
1.575
1.300
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Tx_DATA_5_s1
1.275
1.416
WM8960_Init/I2C_Init_Dev/i2c_control/n280_s6
1.422
1.575
WM8960_Init/I2C_Init_Dev/i2c_control/Tx_DATA_5_s1
1.575
=====
HOLD
0.275
1.562
1.287
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1
1.262
1.403
WM8960_Init/I2C_Init_Dev/i2c_control/n274_s7
1.409
1.562
WM8960_Init/I2C_Init_Dev/i2c_control/Cmd_0_s1
1.562
=====
HOLD
0.275
1.581
1.306
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0
1.281
1.422
WM8960_Init/I2C_Init_Dev/i2c_control/n262_s7
1.428
1.581
WM8960_Init/I2C_Init_Dev/i2c_control/state.RD_REG_DONE_s0
1.581
=====
HOLD
0.275
1.566
1.291
clk_ibuf
0.000
0.581
WM8960_Init/I2C_Init_Dev/wrreg_req_s6
1.266
1.407
WM8960_Init/I2C_Init_Dev/n75_s7
1.413
1.566
WM8960_Init/I2C_Init_Dev/wrreg_req_s6
1.566
=====
HOLD
0.276
6.614
6.338
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/bit_cnt_0_s1
6.296
6.452
i2s_tx/n146_s8
6.461
6.614
i2s_tx/bit_cnt_0_s1
6.614
=====
HOLD
0.276
6.623
6.347
I2S_BCLK_ibuf
5.000
5.583
i2s_tx/bit_cnt_4_s1
6.305
6.461
i2s_tx/n71_s1
6.470
6.623
i2s_tx/bit_cnt_4_s1
6.623
