#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* SW2 */
#define SW2__0__DR CYREG_GPIO_PRT2_DR
#define SW2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SW2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SW2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SW2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SW2__0__HSIOM_MASK 0xF0000000u
#define SW2__0__HSIOM_SHIFT 28u
#define SW2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SW2__0__INTR CYREG_GPIO_PRT2_INTR
#define SW2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SW2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SW2__0__MASK 0x80u
#define SW2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SW2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SW2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SW2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SW2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SW2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SW2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SW2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SW2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SW2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SW2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SW2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SW2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SW2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SW2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SW2__0__PC CYREG_GPIO_PRT2_PC
#define SW2__0__PC2 CYREG_GPIO_PRT2_PC2
#define SW2__0__PORT 2u
#define SW2__0__PS CYREG_GPIO_PRT2_PS
#define SW2__0__SHIFT 7
#define SW2__DR CYREG_GPIO_PRT2_DR
#define SW2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SW2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SW2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SW2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SW2__INTR CYREG_GPIO_PRT2_INTR
#define SW2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SW2__INTSTAT CYREG_GPIO_PRT2_INTR
#define SW2__MASK 0x80u
#define SW2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SW2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SW2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SW2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SW2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SW2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SW2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SW2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SW2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SW2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SW2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SW2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SW2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SW2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SW2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SW2__PC CYREG_GPIO_PRT2_PC
#define SW2__PC2 CYREG_GPIO_PRT2_PC2
#define SW2__PORT 2u
#define SW2__PS CYREG_GPIO_PRT2_PS
#define SW2__SHIFT 7
#define SW2__SNAP CYREG_GPIO_PRT2_INTR

/* SW2_Interrupt */
#define SW2_Interrupt__INTC_CLR_EN_REG CYREG_CM0_ICER
#define SW2_Interrupt__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define SW2_Interrupt__INTC_MASK 0x04u
#define SW2_Interrupt__INTC_NUMBER 2u
#define SW2_Interrupt__INTC_PRIOR_MASK 0xC00000u
#define SW2_Interrupt__INTC_PRIOR_NUM 1u
#define SW2_Interrupt__INTC_PRIOR_REG CYREG_CM0_IPR0
#define SW2_Interrupt__INTC_SET_EN_REG CYREG_CM0_ISER
#define SW2_Interrupt__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Led_Red */
#define Led_Red__0__DR CYREG_GPIO_PRT2_DR
#define Led_Red__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Led_Red__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Led_Red__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Led_Red__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Led_Red__0__HSIOM_MASK 0x0F000000u
#define Led_Red__0__HSIOM_SHIFT 24u
#define Led_Red__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Led_Red__0__INTR CYREG_GPIO_PRT2_INTR
#define Led_Red__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Led_Red__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define Led_Red__0__MASK 0x40u
#define Led_Red__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Led_Red__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Led_Red__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Led_Red__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Led_Red__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Led_Red__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Led_Red__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Led_Red__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Led_Red__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Led_Red__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Led_Red__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Led_Red__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Led_Red__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Led_Red__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Led_Red__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Led_Red__0__PC CYREG_GPIO_PRT2_PC
#define Led_Red__0__PC2 CYREG_GPIO_PRT2_PC2
#define Led_Red__0__PORT 2u
#define Led_Red__0__PS CYREG_GPIO_PRT2_PS
#define Led_Red__0__SHIFT 6
#define Led_Red__DR CYREG_GPIO_PRT2_DR
#define Led_Red__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define Led_Red__DR_INV CYREG_GPIO_PRT2_DR_INV
#define Led_Red__DR_SET CYREG_GPIO_PRT2_DR_SET
#define Led_Red__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define Led_Red__INTR CYREG_GPIO_PRT2_INTR
#define Led_Red__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define Led_Red__INTSTAT CYREG_GPIO_PRT2_INTR
#define Led_Red__MASK 0x40u
#define Led_Red__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Led_Red__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Led_Red__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Led_Red__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Led_Red__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Led_Red__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Led_Red__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Led_Red__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Led_Red__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Led_Red__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Led_Red__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Led_Red__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Led_Red__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Led_Red__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Led_Red__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Led_Red__PC CYREG_GPIO_PRT2_PC
#define Led_Red__PC2 CYREG_GPIO_PRT2_PC2
#define Led_Red__PORT 2u
#define Led_Red__PS CYREG_GPIO_PRT2_PS
#define Led_Red__SHIFT 6

/* TCPWM_1_cy_m0s8_tcpwm_1 */
#define TCPWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define TCPWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define TCPWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define TCPWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define TCPWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define TCPWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define TCPWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define TCPWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define TCPWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define TCPWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Led_Blue */
#define Led_Blue__0__DR CYREG_GPIO_PRT3_DR
#define Led_Blue__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Led_Blue__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Led_Blue__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Led_Blue__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Led_Blue__0__HSIOM_MASK 0xF0000000u
#define Led_Blue__0__HSIOM_SHIFT 28u
#define Led_Blue__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Led_Blue__0__INTR CYREG_GPIO_PRT3_INTR
#define Led_Blue__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Led_Blue__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Led_Blue__0__MASK 0x80u
#define Led_Blue__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Led_Blue__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Led_Blue__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Led_Blue__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Led_Blue__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Led_Blue__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Led_Blue__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Led_Blue__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Led_Blue__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Led_Blue__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Led_Blue__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Led_Blue__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Led_Blue__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Led_Blue__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Led_Blue__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Led_Blue__0__PC CYREG_GPIO_PRT3_PC
#define Led_Blue__0__PC2 CYREG_GPIO_PRT3_PC2
#define Led_Blue__0__PORT 3u
#define Led_Blue__0__PS CYREG_GPIO_PRT3_PS
#define Led_Blue__0__SHIFT 7
#define Led_Blue__DR CYREG_GPIO_PRT3_DR
#define Led_Blue__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Led_Blue__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Led_Blue__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Led_Blue__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Led_Blue__INTR CYREG_GPIO_PRT3_INTR
#define Led_Blue__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Led_Blue__INTSTAT CYREG_GPIO_PRT3_INTR
#define Led_Blue__MASK 0x80u
#define Led_Blue__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Led_Blue__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Led_Blue__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Led_Blue__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Led_Blue__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Led_Blue__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Led_Blue__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Led_Blue__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Led_Blue__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Led_Blue__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Led_Blue__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Led_Blue__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Led_Blue__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Led_Blue__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Led_Blue__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Led_Blue__PC CYREG_GPIO_PRT3_PC
#define Led_Blue__PC2 CYREG_GPIO_PRT3_PC2
#define Led_Blue__PORT 3u
#define Led_Blue__PS CYREG_GPIO_PRT3_PS
#define Led_Blue__SHIFT 7

/* tc_isr_1 */
#define tc_isr_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define tc_isr_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define tc_isr_1__INTC_MASK 0x20000u
#define tc_isr_1__INTC_NUMBER 17u
#define tc_isr_1__INTC_PRIOR_MASK 0xC000u
#define tc_isr_1__INTC_PRIOR_NUM 3u
#define tc_isr_1__INTC_PRIOR_REG CYREG_CM0_IPR4
#define tc_isr_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define tc_isr_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Led_Green */
#define Led_Green__0__DR CYREG_GPIO_PRT3_DR
#define Led_Green__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Led_Green__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Led_Green__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Led_Green__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Led_Green__0__HSIOM_MASK 0x0F000000u
#define Led_Green__0__HSIOM_SHIFT 24u
#define Led_Green__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Led_Green__0__INTR CYREG_GPIO_PRT3_INTR
#define Led_Green__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Led_Green__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define Led_Green__0__MASK 0x40u
#define Led_Green__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Led_Green__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Led_Green__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Led_Green__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Led_Green__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Led_Green__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Led_Green__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Led_Green__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Led_Green__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Led_Green__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Led_Green__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Led_Green__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Led_Green__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Led_Green__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Led_Green__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Led_Green__0__PC CYREG_GPIO_PRT3_PC
#define Led_Green__0__PC2 CYREG_GPIO_PRT3_PC2
#define Led_Green__0__PORT 3u
#define Led_Green__0__PS CYREG_GPIO_PRT3_PS
#define Led_Green__0__SHIFT 6
#define Led_Green__DR CYREG_GPIO_PRT3_DR
#define Led_Green__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define Led_Green__DR_INV CYREG_GPIO_PRT3_DR_INV
#define Led_Green__DR_SET CYREG_GPIO_PRT3_DR_SET
#define Led_Green__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define Led_Green__INTR CYREG_GPIO_PRT3_INTR
#define Led_Green__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define Led_Green__INTSTAT CYREG_GPIO_PRT3_INTR
#define Led_Green__MASK 0x40u
#define Led_Green__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Led_Green__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Led_Green__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Led_Green__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Led_Green__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Led_Green__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Led_Green__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Led_Green__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Led_Green__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Led_Green__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Led_Green__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Led_Green__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Led_Green__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Led_Green__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Led_Green__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Led_Green__PC CYREG_GPIO_PRT3_PC
#define Led_Green__PC2 CYREG_GPIO_PRT3_PC2
#define Led_Green__PORT 3u
#define Led_Green__PS CYREG_GPIO_PRT3_PS
#define Led_Green__SHIFT 6

/* SW_Tx_UART_tx */
#define SW_Tx_UART_tx__0__DR CYREG_GPIO_PRT1_DR
#define SW_Tx_UART_tx__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SW_Tx_UART_tx__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SW_Tx_UART_tx__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SW_Tx_UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SW_Tx_UART_tx__0__HSIOM_MASK 0x00F00000u
#define SW_Tx_UART_tx__0__HSIOM_SHIFT 20u
#define SW_Tx_UART_tx__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SW_Tx_UART_tx__0__INTR CYREG_GPIO_PRT1_INTR
#define SW_Tx_UART_tx__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SW_Tx_UART_tx__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SW_Tx_UART_tx__0__MASK 0x20u
#define SW_Tx_UART_tx__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW_Tx_UART_tx__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW_Tx_UART_tx__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW_Tx_UART_tx__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW_Tx_UART_tx__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW_Tx_UART_tx__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW_Tx_UART_tx__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW_Tx_UART_tx__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW_Tx_UART_tx__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW_Tx_UART_tx__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW_Tx_UART_tx__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW_Tx_UART_tx__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW_Tx_UART_tx__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW_Tx_UART_tx__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW_Tx_UART_tx__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW_Tx_UART_tx__0__PC CYREG_GPIO_PRT1_PC
#define SW_Tx_UART_tx__0__PC2 CYREG_GPIO_PRT1_PC2
#define SW_Tx_UART_tx__0__PORT 1u
#define SW_Tx_UART_tx__0__PS CYREG_GPIO_PRT1_PS
#define SW_Tx_UART_tx__0__SHIFT 5
#define SW_Tx_UART_tx__DR CYREG_GPIO_PRT1_DR
#define SW_Tx_UART_tx__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SW_Tx_UART_tx__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SW_Tx_UART_tx__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SW_Tx_UART_tx__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SW_Tx_UART_tx__INTR CYREG_GPIO_PRT1_INTR
#define SW_Tx_UART_tx__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SW_Tx_UART_tx__INTSTAT CYREG_GPIO_PRT1_INTR
#define SW_Tx_UART_tx__MASK 0x20u
#define SW_Tx_UART_tx__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SW_Tx_UART_tx__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SW_Tx_UART_tx__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SW_Tx_UART_tx__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SW_Tx_UART_tx__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SW_Tx_UART_tx__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SW_Tx_UART_tx__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SW_Tx_UART_tx__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SW_Tx_UART_tx__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SW_Tx_UART_tx__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SW_Tx_UART_tx__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SW_Tx_UART_tx__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SW_Tx_UART_tx__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SW_Tx_UART_tx__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SW_Tx_UART_tx__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SW_Tx_UART_tx__PC CYREG_GPIO_PRT1_PC
#define SW_Tx_UART_tx__PC2 CYREG_GPIO_PRT1_PC2
#define SW_Tx_UART_tx__PORT 1u
#define SW_Tx_UART_tx__PS CYREG_GPIO_PRT1_PS
#define SW_Tx_UART_tx__SHIFT 5

/* Miscellaneous */
#define CY_PROJECT_NAME "Connection_Parameters"
#define CY_VERSION "PSoC Creator  3.3 CP2"
#define CYDEV_BCLK__HFCLK__HZ 12000000U
#define CYDEV_BCLK__HFCLK__KHZ 12000U
#define CYDEV_BCLK__HFCLK__MHZ 12U
#define CYDEV_BCLK__SYSCLK__HZ 12000000U
#define CYDEV_BCLK__SYSCLK__KHZ 12000U
#define CYDEV_BCLK__SYSCLK__MHZ 12U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E09119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
