
//*****************************************************************************
//
// WARNING: Automatically generated file, don't modify anymore!!!
//
// Copyright (c) 2019-2029 Semidrive Incorporated.  All rights reserved.
// Software License Agreement
//
//*****************************************************************************

#ifndef __IRQ_H__
#define __IRQ_H__
#include "irq_v.h"

#define DMA1_INTR_NUM IRQ_GIC1_DMA1_INTR_NUM
#define DMA2_INTR_NUM IRQ_GIC1_DMA2_INTR_NUM
#define DMA3_INTR_NUM IRQ_GIC1_DMA3_INTR_NUM
#define DMA4_INTR_NUM IRQ_GIC1_DMA4_INTR_NUM
#define DMA5_INTR_NUM IRQ_GIC1_DMA5_INTR_NUM
#define DMA6_INTR_NUM IRQ_GIC1_DMA6_INTR_NUM
#define DMA7_INTR_NUM IRQ_GIC1_DMA7_INTR_NUM
#define DMA8_INTR_NUM IRQ_GIC1_DMA8_INTR_NUM
#define SEM1_O_SEM_INT_CPU_NUM IRQ_GIC1_SEM1_O_SEM_INT_CPU_NUM
#define SEM2_O_SEM_INT_CPU_NUM IRQ_GIC1_SEM2_O_SEM_INT_CPU_NUM
#define UART1_INTR_NUM IRQ_GIC1_UART1_INTR_NUM
#define UART2_INTR_NUM IRQ_GIC1_UART2_INTR_NUM
#define UART3_INTR_NUM IRQ_GIC1_UART3_INTR_NUM
#define UART4_INTR_NUM IRQ_GIC1_UART4_INTR_NUM
#define UART5_INTR_NUM IRQ_GIC1_UART5_INTR_NUM
#define UART6_INTR_NUM IRQ_GIC1_UART6_INTR_NUM
#define UART7_INTR_NUM IRQ_GIC1_UART7_INTR_NUM
#define UART8_INTR_NUM IRQ_GIC1_UART8_INTR_NUM
#define UART9_INTR_NUM IRQ_GIC1_UART9_INTR_NUM
#define UART10_INTR_NUM IRQ_GIC1_UART10_INTR_NUM
#define UART11_INTR_NUM IRQ_GIC1_UART11_INTR_NUM
#define UART12_INTR_NUM IRQ_GIC1_UART12_INTR_NUM
#define UART13_INTR_NUM IRQ_GIC1_UART13_INTR_NUM
#define UART14_INTR_NUM IRQ_GIC1_UART14_INTR_NUM
#define UART15_INTR_NUM IRQ_GIC1_UART15_INTR_NUM
#define UART16_INTR_NUM IRQ_GIC1_UART16_INTR_NUM
#define I2C1_IC_INTR_NUM IRQ_GIC1_I2C1_IC_INTR_NUM
#define I2C2_IC_INTR_NUM IRQ_GIC1_I2C2_IC_INTR_NUM
#define I2C3_IC_INTR_NUM IRQ_GIC1_I2C3_IC_INTR_NUM
#define I2C4_IC_INTR_NUM IRQ_GIC1_I2C4_IC_INTR_NUM
#define I2C5_IC_INTR_NUM IRQ_GIC1_I2C5_IC_INTR_NUM
#define I2C6_IC_INTR_NUM IRQ_GIC1_I2C6_IC_INTR_NUM
#define I2C7_IC_INTR_NUM IRQ_GIC1_I2C7_IC_INTR_NUM
#define I2C8_IC_INTR_NUM IRQ_GIC1_I2C8_IC_INTR_NUM
#define I2C9_IC_INTR_NUM IRQ_GIC1_I2C9_IC_INTR_NUM
#define I2C10_IC_INTR_NUM IRQ_GIC1_I2C10_IC_INTR_NUM
#define I2C11_IC_INTR_NUM IRQ_GIC1_I2C11_IC_INTR_NUM
#define I2C12_IC_INTR_NUM IRQ_GIC1_I2C12_IC_INTR_NUM
#define I2C13_IC_INTR_NUM IRQ_GIC1_I2C13_IC_INTR_NUM
#define I2C14_IC_INTR_NUM IRQ_GIC1_I2C14_IC_INTR_NUM
#define I2C15_IC_INTR_NUM IRQ_GIC1_I2C15_IC_INTR_NUM
#define I2C16_IC_INTR_NUM IRQ_GIC1_I2C16_IC_INTR_NUM
#define SPI1_O_SSI_INTR_NUM IRQ_GIC1_SPI1_O_SSI_INTR_NUM
#define SPI2_O_SSI_INTR_NUM IRQ_GIC1_SPI2_O_SSI_INTR_NUM
#define SPI3_O_SSI_INTR_NUM IRQ_GIC1_SPI3_O_SSI_INTR_NUM
#define SPI4_O_SSI_INTR_NUM IRQ_GIC1_SPI4_O_SSI_INTR_NUM
#define SPI5_O_SSI_INTR_NUM IRQ_GIC1_SPI5_O_SSI_INTR_NUM
#define SPI6_O_SSI_INTR_NUM IRQ_GIC1_SPI6_O_SSI_INTR_NUM
#define SPI7_O_SSI_INTR_NUM IRQ_GIC1_SPI7_O_SSI_INTR_NUM
#define SPI8_O_SSI_INTR_NUM IRQ_GIC1_SPI8_O_SSI_INTR_NUM
#define OSPI1_O_INTERRUPT_NUM IRQ_GIC1_OSPI1_O_INTERRUPT_NUM
#define OSPI2_O_INTERRUPT_NUM IRQ_GIC1_OSPI2_O_INTERRUPT_NUM
#define I2S_SC1_INTERRUPT_NUM IRQ_GIC1_I2S_SC1_INTERRUPT_NUM
#define I2S_SC2_INTERRUPT_NUM IRQ_GIC1_I2S_SC2_INTERRUPT_NUM
#define I2S_SC3_INTERRUPT_NUM IRQ_GIC1_I2S_SC3_INTERRUPT_NUM
#define I2S_SC4_INTERRUPT_NUM IRQ_GIC1_I2S_SC4_INTERRUPT_NUM
#define I2S_SC5_INTERRUPT_NUM IRQ_GIC1_I2S_SC5_INTERRUPT_NUM
#define I2S_SC6_INTERRUPT_NUM IRQ_GIC1_I2S_SC6_INTERRUPT_NUM
#define I2S_SC7_INTERRUPT_NUM IRQ_GIC1_I2S_SC7_INTERRUPT_NUM
#define I2S_SC8_INTERRUPT_NUM IRQ_GIC1_I2S_SC8_INTERRUPT_NUM
#define I2S_MC1_INTREQ_NUM IRQ_GIC1_I2S_MC1_INTREQ_NUM
#define I2S_MC2_INTREQ_NUM IRQ_GIC1_I2S_MC2_INTREQ_NUM
#define SPDIF1_INTREQ_NUM IRQ_GIC1_SPDIF1_INTREQ_NUM
#define SPDIF2_INTREQ_NUM IRQ_GIC1_SPDIF2_INTREQ_NUM
#define SPDIF3_INTREQ_NUM IRQ_GIC1_SPDIF3_INTREQ_NUM
#define SPDIF4_INTREQ_NUM IRQ_GIC1_SPDIF4_INTREQ_NUM
#define USB1_O_USB1_USB3_INTERRUPT_NUM IRQ_GIC1_USB1_O_USB1_USB3_INTERRUPT_NUM
#define USB1_O_USB1_USB3_WAKEUP_INTERRUPT_NUM IRQ_GIC1_USB1_O_USB1_USB3_WAKEUP_INTERRUPT_NUM
#define USB1_O_USB1_USB3_CHGDET_INTERRUPT_NUM IRQ_GIC1_USB1_O_USB1_USB3_CHGDET_INTERRUPT_NUM
#define USB2_O_USB2_USB3_INTERRUPT_NUM IRQ_GIC1_USB2_O_USB2_USB3_INTERRUPT_NUM
#define USB2_O_USB2_USB3_WAKEUP_INTERRUPT_NUM IRQ_GIC1_USB2_O_USB2_USB3_WAKEUP_INTERRUPT_NUM
#define USB2_O_USB2_USB3_CHGDET_INTERRUPT_NUM IRQ_GIC1_USB2_O_USB2_USB3_CHGDET_INTERRUPT_NUM
#define PCIE1_O_PCIEX2_IRQ_INT_A_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_INT_A_NUM
#define PCIE1_O_PCIEX2_IRQ_INT_B_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_INT_B_NUM
#define PCIE1_O_PCIEX2_IRQ_INT_C_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_INT_C_NUM
#define PCIE1_O_PCIEX2_IRQ_INT_D_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_INT_D_NUM
#define PCIE1_O_PCIEX2_IRQ_LINK_DOWN_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_LINK_DOWN_NUM
#define PCIE1_O_PCIEX2_IRQ_EDMA_INT0_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_EDMA_INT0_NUM
#define PCIE1_O_PCIEX2_IRQ_EDMA_INT1_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_EDMA_INT1_NUM
#define PCIE1_O_PCIEX2_IRQ_EDMA_INT2_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_EDMA_INT2_NUM
#define PCIE1_O_PCIEX2_IRQ_EDMA_INT3_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_EDMA_INT3_NUM
#define PCIE1_O_PCIEX2_IRQ_EDMA_INT4_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_EDMA_INT4_NUM
#define PCIE1_O_PCIEX2_IRQ_EDMA_INT5_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_EDMA_INT5_NUM
#define PCIE1_O_PCIEX2_IRQ_EDMA_INT6_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_EDMA_INT6_NUM
#define PCIE1_O_PCIEX2_IRQ_EDMA_INT7_NUM IRQ_GIC1_PCIE1_O_PCIEX2_IRQ_EDMA_INT7_NUM
#define PCIE1_O_PCIEX2_SAFETY_UNCORR_NUM IRQ_GIC1_PCIE1_O_PCIEX2_SAFETY_UNCORR_NUM
#define PCIE1_O_PCIEX2_SAFETY_CORR_NUM IRQ_GIC1_PCIE1_O_PCIEX2_SAFETY_CORR_NUM
#define PCIE2_O_PCIEX1_IRQ_INT_A_NUM IRQ_GIC1_PCIE2_O_PCIEX1_IRQ_INT_A_NUM
#define PCIE2_O_PCIEX1_IRQ_INT_B_NUM IRQ_GIC1_PCIE2_O_PCIEX1_IRQ_INT_B_NUM
#define PCIE2_O_PCIEX1_IRQ_INT_C_NUM IRQ_GIC1_PCIE2_O_PCIEX1_IRQ_INT_C_NUM
#define PCIE2_O_PCIEX1_IRQ_INT_D_NUM IRQ_GIC1_PCIE2_O_PCIEX1_IRQ_INT_D_NUM
#define PCIE2_O_PCIEX1_IRQ_LINK_DOWN_NUM IRQ_GIC1_PCIE2_O_PCIEX1_IRQ_LINK_DOWN_NUM
#define PCIE2_O_PCIEX1_IRQ_EDMA_INT0_NUM IRQ_GIC1_PCIE2_O_PCIEX1_IRQ_EDMA_INT0_NUM
#define PCIE2_O_PCIEX1_IRQ_EDMA_INT1_NUM IRQ_GIC1_PCIE2_O_PCIEX1_IRQ_EDMA_INT1_NUM
#define PCIE2_O_PCIEX1_SAFETY_UNCORR_NUM IRQ_GIC1_PCIE2_O_PCIEX1_SAFETY_UNCORR_NUM
#define PCIE2_O_PCIEX1_SAFETY_CORR_NUM IRQ_GIC1_PCIE2_O_PCIEX1_SAFETY_CORR_NUM
#define ENET1_SBD_INTR_O_NUM IRQ_GIC1_ENET1_SBD_INTR_O_NUM
#define ENET1_SBD_PERCH_TX_INTR_O0_NUM IRQ_GIC1_ENET1_SBD_PERCH_TX_INTR_O0_NUM
#define ENET1_SBD_PERCH_TX_INTR_O1_NUM IRQ_GIC1_ENET1_SBD_PERCH_TX_INTR_O1_NUM
#define ENET1_SBD_PERCH_TX_INTR_O2_NUM IRQ_GIC1_ENET1_SBD_PERCH_TX_INTR_O2_NUM
#define ENET1_SBD_PERCH_TX_INTR_O3_NUM IRQ_GIC1_ENET1_SBD_PERCH_TX_INTR_O3_NUM
#define ENET1_SBD_PERCH_TX_INTR_O4_NUM IRQ_GIC1_ENET1_SBD_PERCH_TX_INTR_O4_NUM
#define ENET1_SBD_PERCH_RX_INTR_O0_NUM IRQ_GIC1_ENET1_SBD_PERCH_RX_INTR_O0_NUM
#define ENET1_SBD_PERCH_RX_INTR_O1_NUM IRQ_GIC1_ENET1_SBD_PERCH_RX_INTR_O1_NUM
#define ENET1_SBD_PERCH_RX_INTR_O2_NUM IRQ_GIC1_ENET1_SBD_PERCH_RX_INTR_O2_NUM
#define ENET1_SBD_PERCH_RX_INTR_O3_NUM IRQ_GIC1_ENET1_SBD_PERCH_RX_INTR_O3_NUM
#define ENET1_SBD_PERCH_RX_INTR_O4_NUM IRQ_GIC1_ENET1_SBD_PERCH_RX_INTR_O4_NUM
#define ENET1_LPI_INTR_O_NUM IRQ_GIC1_ENET1_LPI_INTR_O_NUM
#define ENET1_PMT_INTR_O_NUM IRQ_GIC1_ENET1_PMT_INTR_O_NUM
#define ENET2_SBD_INTR_O_NUM IRQ_GIC1_ENET2_SBD_INTR_O_NUM
#define ENET2_SBD_PERCH_TX_INTR_O0_NUM IRQ_GIC1_ENET2_SBD_PERCH_TX_INTR_O0_NUM
#define ENET2_SBD_PERCH_TX_INTR_O1_NUM IRQ_GIC1_ENET2_SBD_PERCH_TX_INTR_O1_NUM
#define ENET2_SBD_PERCH_TX_INTR_O2_NUM IRQ_GIC1_ENET2_SBD_PERCH_TX_INTR_O2_NUM
#define ENET2_SBD_PERCH_TX_INTR_O3_NUM IRQ_GIC1_ENET2_SBD_PERCH_TX_INTR_O3_NUM
#define ENET2_SBD_PERCH_TX_INTR_O4_NUM IRQ_GIC1_ENET2_SBD_PERCH_TX_INTR_O4_NUM
#define ENET2_SBD_PERCH_RX_INTR_O0_NUM IRQ_GIC1_ENET2_SBD_PERCH_RX_INTR_O0_NUM
#define ENET2_SBD_PERCH_RX_INTR_O1_NUM IRQ_GIC1_ENET2_SBD_PERCH_RX_INTR_O1_NUM
#define ENET2_SBD_PERCH_RX_INTR_O2_NUM IRQ_GIC1_ENET2_SBD_PERCH_RX_INTR_O2_NUM
#define ENET2_SBD_PERCH_RX_INTR_O3_NUM IRQ_GIC1_ENET2_SBD_PERCH_RX_INTR_O3_NUM
#define ENET2_SBD_PERCH_RX_INTR_O4_NUM IRQ_GIC1_ENET2_SBD_PERCH_RX_INTR_O4_NUM
#define ENET2_LPI_INTR_O_NUM IRQ_GIC1_ENET2_LPI_INTR_O_NUM
#define ENET2_PMT_INTR_O_NUM IRQ_GIC1_ENET2_PMT_INTR_O_NUM
#define MSHC1_INTR_NUM IRQ_GIC1_MSHC1_INTR_NUM
#define MSHC1_WAKEUP_INTR_NUM IRQ_GIC1_MSHC1_WAKEUP_INTR_NUM
#define MSHC2_INTR_NUM IRQ_GIC1_MSHC2_INTR_NUM
#define MSHC2_WAKEUP_INTR_NUM IRQ_GIC1_MSHC2_WAKEUP_INTR_NUM
#define MSHC3_INTR_NUM IRQ_GIC1_MSHC3_INTR_NUM
#define MSHC3_WAKEUP_INTR_NUM IRQ_GIC1_MSHC3_WAKEUP_INTR_NUM
#define MSHC4_INTR_NUM IRQ_GIC1_MSHC4_INTR_NUM
#define MSHC4_WAKEUP_INTR_NUM IRQ_GIC1_MSHC4_WAKEUP_INTR_NUM
#define CANFD1_IPI_INT_BUSOFF_NUM IRQ_GIC1_CANFD1_IPI_INT_BUSOFF_NUM
#define CANFD1_IPI_INT_ERROR_NUM IRQ_GIC1_CANFD1_IPI_INT_ERROR_NUM
#define CANFD1_IPI_INT_MBOR_NUM IRQ_GIC1_CANFD1_IPI_INT_MBOR_NUM
#define CANFD1_IPI_INT_RX_WARNING_NUM IRQ_GIC1_CANFD1_IPI_INT_RX_WARNING_NUM
#define CANFD1_IPI_INT_TX_WARNING_NUM IRQ_GIC1_CANFD1_IPI_INT_TX_WARNING_NUM
#define CANFD1_IPI_INT_WAKEIN_NUM IRQ_GIC1_CANFD1_IPI_INT_WAKEIN_NUM
#define CANFD1_IPI_INT_WAKE_MATCH_NUM IRQ_GIC1_CANFD1_IPI_INT_WAKE_MATCH_NUM
#define CANFD1_IPI_INT_WAKE_TO_NUM IRQ_GIC1_CANFD1_IPI_INT_WAKE_TO_NUM
#define CANFD1_IPI_INT_BUSOFF_DONE_NUM IRQ_GIC1_CANFD1_IPI_INT_BUSOFF_DONE_NUM
#define CANFD1_IPI_INT_ERROR_FD_NUM IRQ_GIC1_CANFD1_IPI_INT_ERROR_FD_NUM
#define CANFD2_IPI_INT_BUSOFF_NUM IRQ_GIC1_CANFD2_IPI_INT_BUSOFF_NUM
#define CANFD2_IPI_INT_ERROR_NUM IRQ_GIC1_CANFD2_IPI_INT_ERROR_NUM
#define CANFD2_IPI_INT_MBOR_NUM IRQ_GIC1_CANFD2_IPI_INT_MBOR_NUM
#define CANFD2_IPI_INT_RX_WARNING_NUM IRQ_GIC1_CANFD2_IPI_INT_RX_WARNING_NUM
#define CANFD2_IPI_INT_TX_WARNING_NUM IRQ_GIC1_CANFD2_IPI_INT_TX_WARNING_NUM
#define CANFD2_IPI_INT_WAKEIN_NUM IRQ_GIC1_CANFD2_IPI_INT_WAKEIN_NUM
#define CANFD2_IPI_INT_WAKE_MATCH_NUM IRQ_GIC1_CANFD2_IPI_INT_WAKE_MATCH_NUM
#define CANFD2_IPI_INT_WAKE_TO_NUM IRQ_GIC1_CANFD2_IPI_INT_WAKE_TO_NUM
#define CANFD2_IPI_INT_BUSOFF_DONE_NUM IRQ_GIC1_CANFD2_IPI_INT_BUSOFF_DONE_NUM
#define CANFD2_IPI_INT_ERROR_FD_NUM IRQ_GIC1_CANFD2_IPI_INT_ERROR_FD_NUM
#define CANFD3_IPI_INT_BUSOFF_NUM IRQ_GIC1_CANFD3_IPI_INT_BUSOFF_NUM
#define CANFD3_IPI_INT_ERROR_NUM IRQ_GIC1_CANFD3_IPI_INT_ERROR_NUM
#define CANFD3_IPI_INT_MBOR_NUM IRQ_GIC1_CANFD3_IPI_INT_MBOR_NUM
#define CANFD3_IPI_INT_RX_WARNING_NUM IRQ_GIC1_CANFD3_IPI_INT_RX_WARNING_NUM
#define CANFD3_IPI_INT_TX_WARNING_NUM IRQ_GIC1_CANFD3_IPI_INT_TX_WARNING_NUM
#define CANFD3_IPI_INT_WAKEIN_NUM IRQ_GIC1_CANFD3_IPI_INT_WAKEIN_NUM
#define CANFD3_IPI_INT_WAKE_MATCH_NUM IRQ_GIC1_CANFD3_IPI_INT_WAKE_MATCH_NUM
#define CANFD3_IPI_INT_WAKE_TO_NUM IRQ_GIC1_CANFD3_IPI_INT_WAKE_TO_NUM
#define CANFD3_IPI_INT_BUSOFF_DONE_NUM IRQ_GIC1_CANFD3_IPI_INT_BUSOFF_DONE_NUM
#define CANFD3_IPI_INT_ERROR_FD_NUM IRQ_GIC1_CANFD3_IPI_INT_ERROR_FD_NUM
#define CANFD4_IPI_INT_BUSOFF_NUM IRQ_GIC1_CANFD4_IPI_INT_BUSOFF_NUM
#define CANFD4_IPI_INT_ERROR_NUM IRQ_GIC1_CANFD4_IPI_INT_ERROR_NUM
#define CANFD4_IPI_INT_MBOR_NUM IRQ_GIC1_CANFD4_IPI_INT_MBOR_NUM
#define CANFD4_IPI_INT_RX_WARNING_NUM IRQ_GIC1_CANFD4_IPI_INT_RX_WARNING_NUM
#define CANFD4_IPI_INT_TX_WARNING_NUM IRQ_GIC1_CANFD4_IPI_INT_TX_WARNING_NUM
#define CANFD4_IPI_INT_WAKEIN_NUM IRQ_GIC1_CANFD4_IPI_INT_WAKEIN_NUM
#define CANFD4_IPI_INT_WAKE_MATCH_NUM IRQ_GIC1_CANFD4_IPI_INT_WAKE_MATCH_NUM
#define CANFD4_IPI_INT_WAKE_TO_NUM IRQ_GIC1_CANFD4_IPI_INT_WAKE_TO_NUM
#define CANFD4_IPI_INT_BUSOFF_DONE_NUM IRQ_GIC1_CANFD4_IPI_INT_BUSOFF_DONE_NUM
#define CANFD4_IPI_INT_ERROR_FD_NUM IRQ_GIC1_CANFD4_IPI_INT_ERROR_FD_NUM
#define CANFD5_IPI_INT_BUSOFF_NUM IRQ_GIC1_CANFD5_IPI_INT_BUSOFF_NUM
#define CANFD5_IPI_INT_ERROR_NUM IRQ_GIC1_CANFD5_IPI_INT_ERROR_NUM
#define CANFD5_IPI_INT_MBOR_NUM IRQ_GIC1_CANFD5_IPI_INT_MBOR_NUM
#define CANFD5_IPI_INT_RX_WARNING_NUM IRQ_GIC1_CANFD5_IPI_INT_RX_WARNING_NUM
#define CANFD5_IPI_INT_TX_WARNING_NUM IRQ_GIC1_CANFD5_IPI_INT_TX_WARNING_NUM
#define CANFD5_IPI_INT_WAKEIN_NUM IRQ_GIC1_CANFD5_IPI_INT_WAKEIN_NUM
#define CANFD5_IPI_INT_WAKE_MATCH_NUM IRQ_GIC1_CANFD5_IPI_INT_WAKE_MATCH_NUM
#define CANFD5_IPI_INT_WAKE_TO_NUM IRQ_GIC1_CANFD5_IPI_INT_WAKE_TO_NUM
#define CANFD5_IPI_INT_BUSOFF_DONE_NUM IRQ_GIC1_CANFD5_IPI_INT_BUSOFF_DONE_NUM
#define CANFD5_IPI_INT_ERROR_FD_NUM IRQ_GIC1_CANFD5_IPI_INT_ERROR_FD_NUM
#define CANFD6_IPI_INT_BUSOFF_NUM IRQ_GIC1_CANFD6_IPI_INT_BUSOFF_NUM
#define CANFD6_IPI_INT_ERROR_NUM IRQ_GIC1_CANFD6_IPI_INT_ERROR_NUM
#define CANFD6_IPI_INT_MBOR_NUM IRQ_GIC1_CANFD6_IPI_INT_MBOR_NUM
#define CANFD6_IPI_INT_RX_WARNING_NUM IRQ_GIC1_CANFD6_IPI_INT_RX_WARNING_NUM
#define CANFD6_IPI_INT_TX_WARNING_NUM IRQ_GIC1_CANFD6_IPI_INT_TX_WARNING_NUM
#define CANFD6_IPI_INT_WAKEIN_NUM IRQ_GIC1_CANFD6_IPI_INT_WAKEIN_NUM
#define CANFD6_IPI_INT_WAKE_MATCH_NUM IRQ_GIC1_CANFD6_IPI_INT_WAKE_MATCH_NUM
#define CANFD6_IPI_INT_WAKE_TO_NUM IRQ_GIC1_CANFD6_IPI_INT_WAKE_TO_NUM
#define CANFD6_IPI_INT_BUSOFF_DONE_NUM IRQ_GIC1_CANFD6_IPI_INT_BUSOFF_DONE_NUM
#define CANFD6_IPI_INT_ERROR_FD_NUM IRQ_GIC1_CANFD6_IPI_INT_ERROR_FD_NUM
#define CANFD7_IPI_INT_BUSOFF_NUM IRQ_GIC1_CANFD7_IPI_INT_BUSOFF_NUM
#define CANFD7_IPI_INT_ERROR_NUM IRQ_GIC1_CANFD7_IPI_INT_ERROR_NUM
#define CANFD7_IPI_INT_MBOR_NUM IRQ_GIC1_CANFD7_IPI_INT_MBOR_NUM
#define CANFD7_IPI_INT_RX_WARNING_NUM IRQ_GIC1_CANFD7_IPI_INT_RX_WARNING_NUM
#define CANFD7_IPI_INT_TX_WARNING_NUM IRQ_GIC1_CANFD7_IPI_INT_TX_WARNING_NUM
#define CANFD7_IPI_INT_WAKEIN_NUM IRQ_GIC1_CANFD7_IPI_INT_WAKEIN_NUM
#define CANFD7_IPI_INT_WAKE_MATCH_NUM IRQ_GIC1_CANFD7_IPI_INT_WAKE_MATCH_NUM
#define CANFD7_IPI_INT_WAKE_TO_NUM IRQ_GIC1_CANFD7_IPI_INT_WAKE_TO_NUM
#define CANFD7_IPI_INT_BUSOFF_DONE_NUM IRQ_GIC1_CANFD7_IPI_INT_BUSOFF_DONE_NUM
#define CANFD7_IPI_INT_ERROR_FD_NUM IRQ_GIC1_CANFD7_IPI_INT_ERROR_FD_NUM
#define CANFD8_IPI_INT_BUSOFF_NUM IRQ_GIC1_CANFD8_IPI_INT_BUSOFF_NUM
#define CANFD8_IPI_INT_ERROR_NUM IRQ_GIC1_CANFD8_IPI_INT_ERROR_NUM
#define CANFD8_IPI_INT_MBOR_NUM IRQ_GIC1_CANFD8_IPI_INT_MBOR_NUM
#define CANFD8_IPI_INT_RX_WARNING_NUM IRQ_GIC1_CANFD8_IPI_INT_RX_WARNING_NUM
#define CANFD8_IPI_INT_TX_WARNING_NUM IRQ_GIC1_CANFD8_IPI_INT_TX_WARNING_NUM
#define CANFD8_IPI_INT_WAKEIN_NUM IRQ_GIC1_CANFD8_IPI_INT_WAKEIN_NUM
#define CANFD8_IPI_INT_WAKE_MATCH_NUM IRQ_GIC1_CANFD8_IPI_INT_WAKE_MATCH_NUM
#define CANFD8_IPI_INT_WAKE_TO_NUM IRQ_GIC1_CANFD8_IPI_INT_WAKE_TO_NUM
#define CANFD8_IPI_INT_BUSOFF_DONE_NUM IRQ_GIC1_CANFD8_IPI_INT_BUSOFF_DONE_NUM
#define CANFD8_IPI_INT_ERROR_FD_NUM IRQ_GIC1_CANFD8_IPI_INT_ERROR_FD_NUM
#define DC1_DC_IRQ0_NUM IRQ_GIC1_DC1_DC_IRQ0_NUM
#define DC1_DC_IRQ1_NUM IRQ_GIC1_DC1_DC_IRQ1_NUM
#define DC2_DC_IRQ0_NUM IRQ_GIC1_DC2_DC_IRQ0_NUM
#define DC2_DC_IRQ1_NUM IRQ_GIC1_DC2_DC_IRQ1_NUM
#define DC3_DC_IRQ0_NUM IRQ_GIC1_DC3_DC_IRQ0_NUM
#define DC3_DC_IRQ1_NUM IRQ_GIC1_DC3_DC_IRQ1_NUM
#define DC4_DC_IRQ0_NUM IRQ_GIC1_DC4_DC_IRQ0_NUM
#define DC4_DC_IRQ1_NUM IRQ_GIC1_DC4_DC_IRQ1_NUM
#define DC5_DC_IRQ0_NUM IRQ_GIC1_DC5_DC_IRQ0_NUM
#define DC5_DC_IRQ1_NUM IRQ_GIC1_DC5_DC_IRQ1_NUM
#define DP1_DP_IRQ_NUM IRQ_GIC1_DP1_DP_IRQ_NUM
#define DP2_DP_IRQ_NUM IRQ_GIC1_DP2_DP_IRQ_NUM
#define DP3_DP_IRQ_NUM IRQ_GIC1_DP3_DP_IRQ_NUM
#define MIPI_DSI1_INTERRUPT_NUM IRQ_GIC1_MIPI_DSI1_INTERRUPT_NUM
#define MIPI_DSI2_INTERRUPT_NUM IRQ_GIC1_MIPI_DSI2_INTERRUPT_NUM
#define CSI1_INTERRUPT_NUM IRQ_GIC1_CSI1_INTERRUPT_NUM
#define CSI2_INTERRUPT_NUM IRQ_GIC1_CSI2_INTERRUPT_NUM
#define CSI3_INTERRUPT_NUM IRQ_GIC1_CSI3_INTERRUPT_NUM
#define MIPI_CSI1_INTERRUPT_NUM IRQ_GIC1_MIPI_CSI1_INTERRUPT_NUM
#define MIPI_CSI2_INTERRUPT_NUM IRQ_GIC1_MIPI_CSI2_INTERRUPT_NUM
#define G2D1_G2D_IRQ_NUM IRQ_GIC1_G2D1_G2D_IRQ_NUM
#define G2D2_G2D_IRQ_NUM IRQ_GIC1_G2D2_G2D_IRQ_NUM
#define GPU1_IRQ_NUM IRQ_GIC1_GPU1_IRQ_NUM
#define GPU1_OS_IRQ0_NUM IRQ_GIC1_GPU1_OS_IRQ0_NUM
#define GPU1_OS_IRQ1_NUM IRQ_GIC1_GPU1_OS_IRQ1_NUM
#define GPU1_OS_IRQ2_NUM IRQ_GIC1_GPU1_OS_IRQ2_NUM
#define GPU1_OS_IRQ3_NUM IRQ_GIC1_GPU1_OS_IRQ3_NUM
#define GPU1_OS_IRQ4_NUM IRQ_GIC1_GPU1_OS_IRQ4_NUM
#define GPU1_OS_IRQ5_NUM IRQ_GIC1_GPU1_OS_IRQ5_NUM
#define GPU1_OS_IRQ6_NUM IRQ_GIC1_GPU1_OS_IRQ6_NUM
#define GPU1_OS_IRQ7_NUM IRQ_GIC1_GPU1_OS_IRQ7_NUM
#define GPU2_IRQ_NUM IRQ_GIC1_GPU2_IRQ_NUM
#define GPU2_OS_IRQ0_NUM IRQ_GIC1_GPU2_OS_IRQ0_NUM
#define GPU2_OS_IRQ1_NUM IRQ_GIC1_GPU2_OS_IRQ1_NUM
#define GPU2_OS_IRQ2_NUM IRQ_GIC1_GPU2_OS_IRQ2_NUM
#define GPU2_OS_IRQ3_NUM IRQ_GIC1_GPU2_OS_IRQ3_NUM
#define GPU2_OS_IRQ4_NUM IRQ_GIC1_GPU2_OS_IRQ4_NUM
#define GPU2_OS_IRQ5_NUM IRQ_GIC1_GPU2_OS_IRQ5_NUM
#define GPU2_OS_IRQ6_NUM IRQ_GIC1_GPU2_OS_IRQ6_NUM
#define GPU2_OS_IRQ7_NUM IRQ_GIC1_GPU2_OS_IRQ7_NUM
#define VPU1_O_VPU_INTRPT_NUM IRQ_GIC1_VPU1_O_VPU_INTRPT_NUM
#define VPU2_O_HOST_INTRPT_NUM IRQ_GIC1_VPU2_O_HOST_INTRPT_NUM
#define MJPEG_O_INTRPT_REQ_NUM IRQ_GIC1_MJPEG_O_INTRPT_REQ_NUM
#define CE1_CE0_INT_O_NUM IRQ_GIC1_CE1_CE0_INT_O_NUM
#define CE1_TRNG_IRQ_NUM IRQ_GIC1_CE1_TRNG_IRQ_NUM
#define CE2_CE0_INT_O_NUM IRQ_GIC1_CE2_CE0_INT_O_NUM
#define CE2_CE1_INT_O_NUM IRQ_GIC1_CE2_CE1_INT_O_NUM
#define CE2_CE2_INT_O_NUM IRQ_GIC1_CE2_CE2_INT_O_NUM
#define CE2_CE3_INT_O_NUM IRQ_GIC1_CE2_CE3_INT_O_NUM
#define CE2_CE4_INT_O_NUM IRQ_GIC1_CE2_CE4_INT_O_NUM
#define CE2_CE5_INT_O_NUM IRQ_GIC1_CE2_CE5_INT_O_NUM
#define CE2_CE6_INT_O_NUM IRQ_GIC1_CE2_CE6_INT_O_NUM
#define CE2_CE7_INT_O_NUM IRQ_GIC1_CE2_CE7_INT_O_NUM
#define CE2_TRNG_IRQ_NUM IRQ_GIC1_CE2_TRNG_IRQ_NUM
#define DDR_SS_DDR_SS_INT_NUM IRQ_GIC1_DDR_SS_DDR_SS_INT_NUM
#define WDT1_ILL_WIN_REFR_INT_NUM IRQ_GIC1_WDT1_ILL_WIN_REFR_INT_NUM
#define WDT1_ILL_SEQ_REFR_INT_NUM IRQ_GIC1_WDT1_ILL_SEQ_REFR_INT_NUM
#define WDT1_OVFLOW_INT_NUM IRQ_GIC1_WDT1_OVFLOW_INT_NUM
#define WDT8_ILL_WIN_REFR_INT_NUM IRQ_GIC1_WDT8_ILL_WIN_REFR_INT_NUM
#define WDT8_ILL_SEQ_REFR_INT_NUM IRQ_GIC1_WDT8_ILL_SEQ_REFR_INT_NUM
#define WDT8_OVFLOW_INT_NUM IRQ_GIC1_WDT8_OVFLOW_INT_NUM
#define TIMER1_CHN_A_IRQ_NUM IRQ_GIC1_TIMER1_CHN_A_IRQ_NUM
#define TIMER1_CHN_B_IRQ_NUM IRQ_GIC1_TIMER1_CHN_B_IRQ_NUM
#define TIMER1_CHN_C_IRQ_NUM IRQ_GIC1_TIMER1_CHN_C_IRQ_NUM
#define TIMER1_CHN_D_IRQ_NUM IRQ_GIC1_TIMER1_CHN_D_IRQ_NUM
#define TIMER1_CNT_OVF_IRQ_NUM IRQ_GIC1_TIMER1_CNT_OVF_IRQ_NUM
#define TIMER2_CHN_A_IRQ_NUM IRQ_GIC1_TIMER2_CHN_A_IRQ_NUM
#define TIMER2_CHN_B_IRQ_NUM IRQ_GIC1_TIMER2_CHN_B_IRQ_NUM
#define TIMER2_CHN_C_IRQ_NUM IRQ_GIC1_TIMER2_CHN_C_IRQ_NUM
#define TIMER2_CHN_D_IRQ_NUM IRQ_GIC1_TIMER2_CHN_D_IRQ_NUM
#define TIMER2_CNT_OVF_IRQ_NUM IRQ_GIC1_TIMER2_CNT_OVF_IRQ_NUM
#define TIMER3_CHN_A_IRQ_NUM IRQ_GIC1_TIMER3_CHN_A_IRQ_NUM
#define TIMER3_CHN_B_IRQ_NUM IRQ_GIC1_TIMER3_CHN_B_IRQ_NUM
#define TIMER3_CHN_C_IRQ_NUM IRQ_GIC1_TIMER3_CHN_C_IRQ_NUM
#define TIMER3_CHN_D_IRQ_NUM IRQ_GIC1_TIMER3_CHN_D_IRQ_NUM
#define TIMER3_CNT_OVF_IRQ_NUM IRQ_GIC1_TIMER3_CNT_OVF_IRQ_NUM
#define TIMER4_CHN_A_IRQ_NUM IRQ_GIC1_TIMER4_CHN_A_IRQ_NUM
#define TIMER4_CHN_B_IRQ_NUM IRQ_GIC1_TIMER4_CHN_B_IRQ_NUM
#define TIMER4_CHN_C_IRQ_NUM IRQ_GIC1_TIMER4_CHN_C_IRQ_NUM
#define TIMER4_CHN_D_IRQ_NUM IRQ_GIC1_TIMER4_CHN_D_IRQ_NUM
#define TIMER4_CNT_OVF_IRQ_NUM IRQ_GIC1_TIMER4_CNT_OVF_IRQ_NUM
#define TIMER5_CHN_A_IRQ_NUM IRQ_GIC1_TIMER5_CHN_A_IRQ_NUM
#define TIMER5_CHN_B_IRQ_NUM IRQ_GIC1_TIMER5_CHN_B_IRQ_NUM
#define TIMER5_CHN_C_IRQ_NUM IRQ_GIC1_TIMER5_CHN_C_IRQ_NUM
#define TIMER5_CHN_D_IRQ_NUM IRQ_GIC1_TIMER5_CHN_D_IRQ_NUM
#define TIMER5_CNT_OVF_IRQ_NUM IRQ_GIC1_TIMER5_CNT_OVF_IRQ_NUM
#define TIMER6_CHN_A_IRQ_NUM IRQ_GIC1_TIMER6_CHN_A_IRQ_NUM
#define TIMER6_CHN_B_IRQ_NUM IRQ_GIC1_TIMER6_CHN_B_IRQ_NUM
#define TIMER6_CHN_C_IRQ_NUM IRQ_GIC1_TIMER6_CHN_C_IRQ_NUM
#define TIMER6_CHN_D_IRQ_NUM IRQ_GIC1_TIMER6_CHN_D_IRQ_NUM
#define TIMER6_CNT_OVF_IRQ_NUM IRQ_GIC1_TIMER6_CNT_OVF_IRQ_NUM
#define TIMER7_CHN_A_IRQ_NUM IRQ_GIC1_TIMER7_CHN_A_IRQ_NUM
#define TIMER7_CHN_B_IRQ_NUM IRQ_GIC1_TIMER7_CHN_B_IRQ_NUM
#define TIMER7_CHN_C_IRQ_NUM IRQ_GIC1_TIMER7_CHN_C_IRQ_NUM
#define TIMER7_CHN_D_IRQ_NUM IRQ_GIC1_TIMER7_CHN_D_IRQ_NUM
#define TIMER7_CNT_OVF_IRQ_NUM IRQ_GIC1_TIMER7_CNT_OVF_IRQ_NUM
#define TIMER8_CHN_A_IRQ_NUM IRQ_GIC1_TIMER8_CHN_A_IRQ_NUM
#define TIMER8_CHN_B_IRQ_NUM IRQ_GIC1_TIMER8_CHN_B_IRQ_NUM
#define TIMER8_CHN_C_IRQ_NUM IRQ_GIC1_TIMER8_CHN_C_IRQ_NUM
#define TIMER8_CHN_D_IRQ_NUM IRQ_GIC1_TIMER8_CHN_D_IRQ_NUM
#define TIMER8_CNT_OVF_IRQ_NUM IRQ_GIC1_TIMER8_CNT_OVF_IRQ_NUM
#define PWM1_PWM_IRQ_NUM IRQ_GIC1_PWM1_PWM_IRQ_NUM
#define PWM2_PWM_IRQ_NUM IRQ_GIC1_PWM2_PWM_IRQ_NUM
#define PWM3_PWM_IRQ_NUM IRQ_GIC1_PWM3_PWM_IRQ_NUM
#define PWM4_PWM_IRQ_NUM IRQ_GIC1_PWM4_PWM_IRQ_NUM
#define PWM5_PWM_IRQ_NUM IRQ_GIC1_PWM5_PWM_IRQ_NUM
#define PWM6_PWM_IRQ_NUM IRQ_GIC1_PWM6_PWM_IRQ_NUM
#define PWM7_PWM_IRQ_NUM IRQ_GIC1_PWM7_PWM_IRQ_NUM
#define PWM8_PWM_IRQ_NUM IRQ_GIC1_PWM8_PWM_IRQ_NUM
#define RTC1_RTC_WAKEUP_IRQ_NUM IRQ_GIC1_RTC1_RTC_WAKEUP_IRQ_NUM
#define RTC1_RTC_PERIODICAL_IRQ_NUM IRQ_GIC1_RTC1_RTC_PERIODICAL_IRQ_NUM
#define RTC1_VIOLATION_IRQ_NUM IRQ_GIC1_RTC1_VIOLATION_IRQ_NUM
#define RTC2_RTC_WAKEUP_IRQ_NUM IRQ_GIC1_RTC2_RTC_WAKEUP_IRQ_NUM
#define RTC2_RTC_PERIODICAL_IRQ_NUM IRQ_GIC1_RTC2_RTC_PERIODICAL_IRQ_NUM
#define RTC2_VIOLATION_IRQ_NUM IRQ_GIC1_RTC2_VIOLATION_IRQ_NUM
#define TM_VIOLATION_INT_NUM IRQ_GIC1_TM_VIOLATION_INT_NUM
#define PVT_SNS_SEC_PVT_INT_0_NUM IRQ_GIC1_PVT_SNS_SEC_PVT_INT_0_NUM
#define PVT_SNS_SEC_PVT_INT_1_NUM IRQ_GIC1_PVT_SNS_SEC_PVT_INT_1_NUM
#define PVT_SNS_SAF_PVT_INT_0_NUM IRQ_GIC1_PVT_SNS_SAF_PVT_INT_0_NUM
#define PVT_SNS_SAF_PVT_INT_1_NUM IRQ_GIC1_PVT_SNS_SAF_PVT_INT_1_NUM
#define MU_MU_MESSAGE_READY_INT_O0_NUM IRQ_GIC1_MU_MU_MESSAGE_READY_INT_O0_NUM
#define MU_MU_WAKEUP_INT_O0_NUM IRQ_GIC1_MU_MU_WAKEUP_INT_O0_NUM
#define MU_SEMAPHORE_LOCK_FAIL_INT_O0_NUM IRQ_GIC1_MU_SEMAPHORE_LOCK_FAIL_INT_O0_NUM
#define MU_SEMAPHORE_LOCK_STATUS_CHANGE_INT_O0_NUM IRQ_GIC1_MU_SEMAPHORE_LOCK_STATUS_CHANGE_INT_O0_NUM
#define GPIO1_GPIO_INT0_NUM IRQ_GIC1_GPIO1_GPIO_INT0_NUM
#define GPIO1_GPIO_INT1_NUM IRQ_GIC1_GPIO1_GPIO_INT1_NUM
#define GPIO1_GPIO_INT2_NUM IRQ_GIC1_GPIO1_GPIO_INT2_NUM
#define GPIO1_GPIO_INT3_NUM IRQ_GIC1_GPIO1_GPIO_INT3_NUM
#define GPIO1_GPIO_INT4_NUM IRQ_GIC1_GPIO1_GPIO_INT4_NUM
#define GPIO1_GPIO_INT5_NUM IRQ_GIC1_GPIO1_GPIO_INT5_NUM
#define MAX_INT_NUM IRQ_GIC1_MAX_INT_NUM

#endif /* __IRQ_H__*/
