#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 28 16:20:55 2021
# Process ID: 21028
# Current directory: D:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.runs/ZyboIPCreation_myGpio2_0_0_synth_1
# Command line: vivado.exe -log ZyboIPCreation_myGpio2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZyboIPCreation_myGpio2_0_0.tcl
# Log file: D:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.runs/ZyboIPCreation_myGpio2_0_0_synth_1/ZyboIPCreation_myGpio2_0_0.vds
# Journal file: D:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.runs/ZyboIPCreation_myGpio2_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/hodac/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source ZyboIPCreation_myGpio2_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Y4/hardsoft/Lab/ip_repo/myGpio2_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top ZyboIPCreation_myGpio2_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 926.336 ; gain = 234.398
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ZyboIPCreation_myGpio2_0_0' [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ip/ZyboIPCreation_myGpio2_0_0/synth/ZyboIPCreation_myGpio2_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'myGpio2_v1_0' declared at 'd:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ipshared/2b55/hdl/myGpio2_v1_0.vhd:5' bound to instance 'U0' of component 'myGpio2_v1_0' [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ip/ZyboIPCreation_myGpio2_0_0/synth/ZyboIPCreation_myGpio2_0_0.vhd:158]
INFO: [Synth 8-638] synthesizing module 'myGpio2_v1_0' [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ipshared/2b55/hdl/myGpio2_v1_0.vhd:50]
	Parameter C_GPIO_WIDTH bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myGpio2_v1_0_S00_AXI' [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ipshared/2b55/hdl/myGpio2_v1_0_S00_AXI.vhd:87]
	Parameter C_GPIO_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element psor_reg_reg was removed.  [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ipshared/2b55/hdl/myGpio2_v1_0_S00_AXI.vhd:224]
WARNING: [Synth 8-6014] Unused sequential element pcor_reg_reg was removed.  [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ipshared/2b55/hdl/myGpio2_v1_0_S00_AXI.vhd:225]
WARNING: [Synth 8-6014] Unused sequential element ptor_reg_reg was removed.  [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ipshared/2b55/hdl/myGpio2_v1_0_S00_AXI.vhd:226]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ipshared/2b55/hdl/myGpio2_v1_0_S00_AXI.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'myGpio2_v1_0_S00_AXI' (1#1) [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ipshared/2b55/hdl/myGpio2_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'myGpio2_v1_0' (2#1) [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ipshared/2b55/hdl/myGpio2_v1_0.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'ZyboIPCreation_myGpio2_0_0' (3#1) [d:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.srcs/sources_1/bd/ZyboIPCreation/ip/ZyboIPCreation_myGpio2_0_0/synth/ZyboIPCreation_myGpio2_0_0.vhd:85]
WARNING: [Synth 8-3331] design myGpio2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myGpio2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myGpio2_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myGpio2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myGpio2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myGpio2_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.734 ; gain = 310.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.734 ; gain = 310.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.734 ; gain = 310.797
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1002.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1086.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1088.215 ; gain = 1.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.215 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.215 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.215 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.215 ; gain = 396.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myGpio2_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ZyboIPCreation_myGpio2_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design ZyboIPCreation_myGpio2_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design ZyboIPCreation_myGpio2_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design ZyboIPCreation_myGpio2_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design ZyboIPCreation_myGpio2_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design ZyboIPCreation_myGpio2_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[12]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[13]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[14]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[15]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[16]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[17]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[18]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[19]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[20]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[21]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[22]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[23]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[24]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[25]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[26]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[27]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[28]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[29]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[30]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/myGpio2_v1_0_S00_AXI_inst/pdir_reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/myGpio2_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/myGpio2_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/myGpio2_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/myGpio2_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1088.215 ; gain = 396.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1088.215 ; gain = 396.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1088.215 ; gain = 396.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1099.109 ; gain = 407.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.965 ; gain = 412.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.965 ; gain = 412.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.965 ; gain = 412.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.965 ; gain = 412.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.965 ; gain = 412.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.965 ; gain = 412.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |    13|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     7|
|5     |LUT5 |    61|
|6     |LUT6 |    17|
|7     |FDRE |   128|
|8     |FDSE |     4|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   232|
|2     |  U0                          |myGpio2_v1_0         |   232|
|3     |    myGpio2_v1_0_S00_AXI_inst |myGpio2_v1_0_S00_AXI |   232|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.965 ; gain = 412.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1103.965 ; gain = 326.547
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.965 ; gain = 412.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1117.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1126.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1126.211 ; gain = 708.047
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1126.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.runs/ZyboIPCreation_myGpio2_0_0_synth_1/ZyboIPCreation_myGpio2_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ZyboIPCreation_myGpio2_0_0, cache-ID = c7440240af3543b4
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1126.211 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Y4/hardsoft/Lab/Lab1_attempt2/Lab1_attempt2.runs/ZyboIPCreation_myGpio2_0_0_synth_1/ZyboIPCreation_myGpio2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZyboIPCreation_myGpio2_0_0_utilization_synth.rpt -pb ZyboIPCreation_myGpio2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 28 16:21:31 2021...
