Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Oct 19 01:50:33 2021
| Host         : LAPTOP-97HEA2HM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_2_control_sets_placed.rpt
| Design       : lab4_2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           26 |
| No           | No                    | Yes                    |              22 |           10 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              17 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+-----------------------------+--------------------+------------------+----------------+--------------+
|        Clock Signal        |        Enable Signal        |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+-----------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG             | onpulse_rst/pb_1pulse_reg_0 | onpulse_rst/AR[0]  |                1 |              1 |         1.00 |
|  next_counting_reg_i_2_n_0 |                             |                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                             | onpulse_rst/AR[0]  |                2 |              6 |         3.00 |
|  DISPLAY_reg[6]_i_2_n_0    |                             |                    |                2 |              7 |         3.50 |
|  clk_div16/num_reg[15]_0   |                             |                    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG             | next_mem3                   | onpulse_rst/AR[0]  |                6 |             16 |         2.67 |
|  clk_01second/CLK          |                             | onpulse_rst/AR[0]  |                8 |             16 |         2.00 |
|  next_machine__0           |                             |                    |                8 |             18 |         2.25 |
|  clk_IBUF_BUFG             |                             | clk_01second/clock |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG             |                             |                    |               13 |             42 |         3.23 |
+----------------------------+-----------------------------+--------------------+------------------+----------------+--------------+


