// Seed: 3311475170
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input wor id_2,
    input supply0 id_3,
    output wand id_4
    , id_11,
    input supply0 id_5,
    output uwire id_6,
    output tri1 id_7,
    output wire id_8,
    output wor id_9
);
  logic id_12;
endmodule
module module_1 #(
    parameter id_2 = 32'd77,
    parameter id_4 = 32'd9
) (
    output tri1 id_0,
    output wand id_1[-1 : id_2  +  -1 'b0],
    input supply0 _id_2,
    output supply0 id_3,
    input wire _id_4,
    input wire id_5,
    input wor id_6,
    output uwire id_7
);
  logic [7:0][id_2 : id_4] id_9, id_10["" : -1];
  logic id_11;
  ;
  supply0 id_12;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5,
      id_6,
      id_3,
      id_5,
      id_1,
      id_1,
      id_1,
      id_1
  );
  supply0 id_13 = -1;
  assign id_12 = id_13 + id_9;
  logic id_14;
  ;
  assign id_9 = $signed(87);
  ;
  assign id_7 = -1;
endmodule
