--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Hardware_TL.twx Hardware_TL.ncd -o Hardware_TL.twr
Hardware_TL.pcf -ucf UMD RISC-16.ucf

Design file:              Hardware_TL.ncd
Physical constraint file: Hardware_TL.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.879|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |JA<0>          |    5.803|
SW<0>          |JB<0>          |    6.831|
SW<0>          |JC<0>          |    5.047|
SW<0>          |JD<0>          |    5.047|
SW<1>          |JA<1>          |    5.462|
SW<1>          |JB<1>          |    7.486|
SW<1>          |JC<1>          |    5.048|
SW<1>          |JD<1>          |    6.218|
SW<2>          |JA<2>          |    5.440|
SW<2>          |JB<2>          |    6.928|
SW<2>          |JC<2>          |    6.079|
SW<2>          |JD<2>          |    6.101|
SW<3>          |JA<3>          |    5.186|
SW<3>          |JB<3>          |    6.451|
SW<3>          |JC<3>          |    6.004|
SW<3>          |JD<3>          |    5.439|
SW<4>          |JA<4>          |    5.439|
SW<4>          |JB<4>          |    4.827|
SW<4>          |JC<4>          |    6.984|
SW<5>          |JA<5>          |    4.807|
SW<5>          |JB<5>          |    5.703|
SW<5>          |JC<5>          |    6.674|
SW<6>          |JA<6>          |    4.807|
SW<6>          |JB<6>          |    5.316|
SW<6>          |JC<6>          |    6.512|
SW<7>          |JA<7>          |    5.562|
SW<7>          |JB<7>          |    5.047|
SW<7>          |JC<7>          |    7.613|
---------------+---------------+---------+


Analysis completed Thu Apr 28 20:50:45 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



