INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/10632/Documents/GitHub/CPU_CDE1/mycpu_verify/testbench/mycpu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
