(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param71 = (((~^(8'ha1)) ? (-{(8'hae)}) : (~((8'haf) ? (8'hab) : (8'hab)))) ^~ (((~|(8'h9c)) || (+(8'hac))) << (8'hae))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h36):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire3;
  input wire signed [(4'ha):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire signed [(4'hb):(1'h0)] wire0;
  wire [(3'h6):(1'h0)] wire69;
  wire signed [(4'h8):(1'h0)] wire68;
  wire [(4'h9):(1'h0)] wire66;
  wire signed [(2'h2):(1'h0)] wire64;
  wire [(3'h6):(1'h0)] wire63;
  wire signed [(4'h8):(1'h0)] wire61;
  wire signed [(2'h3):(1'h0)] wire25;
  wire [(4'hb):(1'h0)] wire4;
  assign y = {wire69,
                 wire68,
                 wire66,
                 wire64,
                 wire63,
                 wire61,
                 wire25,
                 wire4,
                 (1'h0)};
  assign wire4 = $unsigned($signed((~&$unsigned(wire0))));
  module5 #() modinst26 (.wire6(wire4), .wire7(wire0), .clk(clk), .y(wire25), .wire9(wire2), .wire8(wire1));
  module27 #() modinst62 (.wire28(wire3), .wire31(wire2), .y(wire61), .clk(clk), .wire29(wire1), .wire30(wire0));
  assign wire63 = ((-wire1[(4'h9):(4'h9)]) ?
                      $unsigned(wire2[(3'h4):(2'h2)]) : (!wire61));
  module5 #() modinst65 (wire64, clk, wire63, wire3, wire61, wire2);
  module37 #() modinst67 (.wire39(wire0), .y(wire66), .wire38(wire61), .clk(clk), .wire41(wire4), .wire40(wire3));
  assign wire68 = $signed((((wire63 ~^ wire61) ~^ wire2[(4'ha):(4'h8)]) + (~&(wire61 ^ (8'hb0)))));
  module5 #() modinst70 (.y(wire69), .wire8(wire66), .wire9(wire2), .clk(clk), .wire6(wire63), .wire7(wire61));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module27
#(parameter param60 = (!((((8'h9d) ? (8'ha5) : (8'ha6)) ? {(8'haf)} : (|(8'ha6))) && (((8'ha5) ? (8'haa) : (8'ha4)) ? {(8'hae)} : ((8'h9e) || (8'ha7))))))
(y, clk, wire31, wire30, wire29, wire28);
  output wire [(32'h33):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'ha):(1'h0)] wire31;
  input wire signed [(4'h8):(1'h0)] wire30;
  input wire [(3'h4):(1'h0)] wire29;
  input wire [(4'h9):(1'h0)] wire28;
  wire [(3'h7):(1'h0)] wire58;
  wire signed [(4'ha):(1'h0)] wire36;
  wire [(4'hb):(1'h0)] wire35;
  wire [(3'h7):(1'h0)] wire34;
  wire [(4'ha):(1'h0)] wire33;
  wire signed [(3'h5):(1'h0)] wire32;
  assign y = {wire58, wire36, wire35, wire34, wire33, wire32, (1'h0)};
  assign wire32 = (~|{(~(~&wire31))});
  assign wire33 = ($unsigned($signed(((8'h9f) ? wire31 : wire31))) ?
                      ((8'haf) ?
                          {(~&(8'ha2))} : {(wire31 ?
                                  (8'ha7) : (8'hae))}) : {($unsigned(wire28) ?
                              $unsigned(wire29) : wire30)});
  assign wire34 = $signed(wire29[(1'h1):(1'h1)]);
  assign wire35 = wire33;
  assign wire36 = $signed((~$unsigned((wire35 || (8'ha5)))));
  module37 #() modinst59 (wire58, clk, wire36, wire33, wire35, wire30);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5  (y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h77):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h6):(1'h0)] wire9;
  input wire [(4'h9):(1'h0)] wire8;
  input wire signed [(2'h2):(1'h0)] wire7;
  input wire [(3'h5):(1'h0)] wire6;
  wire signed [(4'hb):(1'h0)] wire13;
  wire signed [(4'hb):(1'h0)] wire12;
  wire signed [(3'h4):(1'h0)] wire11;
  wire [(4'ha):(1'h0)] wire10;
  reg [(2'h2):(1'h0)] reg24 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg23 = (1'h0);
  reg [(4'hb):(1'h0)] reg22 = (1'h0);
  reg [(3'h5):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg20 = (1'h0);
  reg [(4'ha):(1'h0)] reg19 = (1'h0);
  reg [(4'ha):(1'h0)] reg18 = (1'h0);
  reg [(4'hb):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg16 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg15 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg14 = (1'h0);
  assign y = {wire13,
                 wire12,
                 wire11,
                 wire10,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 (1'h0)};
  assign wire10 = {{wire9[(1'h0):(1'h0)]}};
  assign wire11 = wire6[(2'h3):(2'h3)];
  assign wire12 = (((wire7 ? (-wire7) : (wire9 ? wire11 : wire7)) ?
                          wire8 : wire7[(1'h0):(1'h0)]) ?
                      (($signed(wire7) ?
                          (-wire11) : wire9[(3'h5):(3'h5)]) ^~ (^~wire7)) : $signed(wire8[(1'h0):(1'h0)]));
  assign wire13 = wire6[(3'h4):(1'h1)];
  always
    @(posedge clk) begin
      if ((wire11 ? (~^wire7) : $unsigned(wire7)))
        begin
          reg14 <= wire7;
          reg15 <= {$unsigned({(wire6 ? wire9 : wire9)})};
          reg16 <= $unsigned({$signed((reg15 ? wire7 : reg15))});
        end
      else
        begin
          if ((reg15 ? reg16[(2'h2):(2'h2)] : (8'had)))
            begin
              reg14 <= (($unsigned(wire13) ?
                  ($signed(wire9) ?
                      (!wire11) : (reg16 || wire8)) : (~|$signed(wire13))) == (!reg14));
            end
          else
            begin
              reg14 <= (wire10[(3'h4):(2'h3)] - $signed(($unsigned(wire13) ?
                  wire8[(3'h6):(1'h0)] : (~|reg15))));
            end
        end
      if (((8'h9f) ?
          ({$signed((8'h9f))} || ((reg14 + (8'ha7)) ?
              reg15[(3'h6):(3'h6)] : $unsigned(wire13))) : wire9))
        begin
          reg17 <= $unsigned((((8'ha1) > $signed(wire10)) && ((~&wire10) ?
              reg14 : wire7[(1'h0):(1'h0)])));
          reg18 <= ((((-wire7) * $unsigned((8'h9c))) ?
                  (8'hb0) : ((wire12 ? reg17 : (8'hac)) ?
                      $signed(wire7) : (reg15 ? reg15 : wire13))) ?
              {wire9[(2'h2):(2'h2)]} : reg14);
          reg19 <= (|wire12);
        end
      else
        begin
          if ((($unsigned(reg17) | reg18) >> (wire6 + (|(reg18 >>> wire10)))))
            begin
              reg17 <= $unsigned((^(wire9[(1'h1):(1'h0)] <= $signed(reg19))));
            end
          else
            begin
              reg17 <= (reg14[(1'h1):(1'h0)] ?
                  $signed(((!reg16) ?
                      $unsigned(reg17) : (wire6 ?
                          wire11 : wire7))) : $signed(reg14));
              reg18 <= (wire10[(4'ha):(2'h2)] ?
                  $unsigned($signed(wire12[(1'h1):(1'h0)])) : (((reg18 << reg18) & reg18) ^~ wire11));
              reg19 <= ($signed(({wire7} || (reg14 ?
                  (8'ha5) : (8'hae)))) <= reg17);
            end
          if ((8'h9d))
            begin
              reg20 <= reg15[(3'h5):(2'h3)];
              reg21 <= $signed((((wire8 ?
                  (8'hac) : reg20) * $unsigned(reg14)) && wire7[(1'h0):(1'h0)]));
            end
          else
            begin
              reg20 <= (reg14[(2'h2):(1'h0)] ?
                  ((+(reg17 >> reg20)) >= $unsigned(reg15)) : $unsigned({(reg14 ?
                          wire13 : reg21)}));
              reg21 <= wire6;
              reg22 <= ((wire6[(1'h1):(1'h0)] <<< {(&reg16)}) ?
                  (+($signed(reg15) ?
                      (wire11 ?
                          (8'ha6) : wire13) : $unsigned(wire9))) : (reg17[(3'h5):(3'h4)] | $unsigned((wire9 ?
                      wire6 : (8'hab)))));
            end
          reg23 <= (($signed((wire9 ?
                  wire9 : wire12)) - (reg19[(3'h6):(2'h3)] < $unsigned(reg17))) ?
              $signed((wire13 ?
                  reg21[(2'h2):(1'h0)] : wire7[(2'h2):(1'h0)])) : reg19[(2'h2):(1'h1)]);
        end
      reg24 <= (-($signed(((8'haa) ? wire6 : wire10)) ?
          reg17 : $signed($unsigned(reg20))));
    end
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module37
#(parameter param57 = ((&(~^(+(8'ha3)))) ? (~|(|((8'had) ^ (8'hb0)))) : (~&({(8'ha6)} ? (~^(8'ha9)) : ((8'ha7) ? (8'ha9) : (8'haf))))))
(y, clk, wire41, wire40, wire39, wire38);
  output wire [(32'h68):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire41;
  input wire signed [(4'ha):(1'h0)] wire40;
  input wire signed [(4'hb):(1'h0)] wire39;
  input wire [(4'h8):(1'h0)] wire38;
  wire [(4'ha):(1'h0)] wire56;
  wire [(4'h9):(1'h0)] wire55;
  wire signed [(4'ha):(1'h0)] wire54;
  wire signed [(3'h6):(1'h0)] wire53;
  wire signed [(3'h6):(1'h0)] wire48;
  wire signed [(3'h7):(1'h0)] wire47;
  wire signed [(2'h2):(1'h0)] wire46;
  wire signed [(2'h2):(1'h0)] wire45;
  reg signed [(4'ha):(1'h0)] reg52 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg51 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg50 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg49 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg43 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg42 = (1'h0);
  assign y = {wire56,
                 wire55,
                 wire54,
                 wire53,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg44,
                 reg43,
                 reg42,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg42 <= $signed(wire40);
      reg43 <= ((wire40[(4'h8):(1'h1)] ?
              {$unsigned((8'ha9))} : wire41[(4'h8):(2'h3)]) ?
          wire41 : ((-$unsigned(wire40)) ?
              $unsigned(wire40[(3'h4):(2'h3)]) : $unsigned($signed(wire40))));
      reg44 <= $signed((~(~|(8'h9f))));
    end
  assign wire45 = ({reg42[(1'h1):(1'h1)]} ?
                      (8'ha9) : $unsigned((~^wire39[(3'h6):(2'h3)])));
  assign wire46 = wire40;
  assign wire47 = (^$signed($signed({reg44})));
  assign wire48 = (wire39[(2'h3):(2'h2)] ?
                      $signed($unsigned(wire40[(4'ha):(1'h1)])) : $signed(reg42));
  always
    @(posedge clk) begin
      reg49 <= wire39[(2'h3):(2'h2)];
      if ($signed(reg43[(3'h4):(1'h1)]))
        begin
          if (wire47[(3'h5):(1'h1)])
            begin
              reg50 <= ($unsigned({(~reg42)}) ?
                  reg44[(1'h1):(1'h1)] : $unsigned(($signed(reg43) ?
                      ((8'hac) && wire38) : $unsigned(wire46))));
            end
          else
            begin
              reg50 <= ($unsigned(((~|(8'h9c)) ?
                  (&wire46) : {wire39})) >> ((wire46 > $signed(wire38)) ?
                  $signed($unsigned(wire48)) : reg43[(2'h3):(2'h3)]));
              reg51 <= (~$unsigned(wire46[(1'h1):(1'h0)]));
              reg52 <= reg49;
            end
        end
      else
        begin
          reg50 <= $signed((~^($unsigned(wire47) | $unsigned(wire47))));
        end
    end
  assign wire53 = (8'haf);
  assign wire54 = $unsigned(($unsigned((8'ha2)) ?
                      (-reg49) : $signed($unsigned(reg44))));
  assign wire55 = $signed($unsigned(((wire48 ? reg50 : reg42) ?
                      wire39 : wire38[(3'h6):(2'h3)])));
  assign wire56 = wire54[(4'ha):(2'h2)];
endmodule