$date
	Fri Jul 12 14:22:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 8 ! vector [7:0] $end
$var reg 3 " digit [2:0] $end
$scope module DUT $end
$var wire 3 # in [2:0] $end
$var wire 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 $
b0 #
b0 "
b1 !
$end
#10000
b10 !
b10 $
b1 "
b1 #
#20000
b100 !
b100 $
b10 "
b10 #
#30000
b1000 !
b1000 $
b11 "
b11 #
#40000
