<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="1850" height="1053" x="70" y="27" />
 <systemtable filter="All Interfaces" />
 <library expandedCategories="Library,Existing IP Variants,Project" />
 <generation path="" simulation="NONE" modelsim="1" />
 <hdlexample language="VERILOG" />
 <sysinfo autosync="1" />
</preferences>
