

================================================================
== Vivado HLS Report for 'moyenneXY'
================================================================
* Date:           Mon Feb 17 15:38:30 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Peason
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.434|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  130|  130|   40|   40| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|      8|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      5|   1109|   1705|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    412|    -|
|Register         |        -|      -|   1164|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      5|   2273|   2125|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      6|      6|     12|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                  Instance                 |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |pearson_fadd_32ns_32ns_32_5_full_dsp_1_U8  |pearson_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |pearson_fdiv_32ns_32ns_32_16_1_U10         |pearson_fdiv_32ns_32ns_32_16_1          |        0|      0|  761|  994|    0|
    |pearson_fmul_32ns_32ns_32_4_max_dsp_1_U9   |pearson_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                      |                                        |        0|      5| 1109| 1705|    0|
    +-------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |ap_block_pp0_stage10_11001  |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001   |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|   8|           4|           5|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                |  181|         41|    1|         41|
    |ap_enable_reg_pp0_iter0  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |    9|          2|    1|          2|
    |grp_fu_54_p0             |   27|          5|   32|        160|
    |grp_fu_54_p1             |   97|         20|   32|        640|
    |grp_fu_59_p0             |   38|          7|   32|        224|
    |grp_fu_59_p1             |   33|          6|   32|        192|
    |mat_blk_n_AR             |    9|          2|    1|          2|
    |mat_blk_n_R              |    9|          2|    1|          2|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  412|         87|  133|       1265|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |  40|   0|   40|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3       |   1|   0|    1|          0|
    |mat_addr_read_38_reg_206      |  32|   0|   32|          0|
    |reg_104                       |  32|   0|   32|          0|
    |reg_109                       |  32|   0|   32|          0|
    |reg_114                       |  32|   0|   32|          0|
    |reg_119                       |  32|   0|   32|          0|
    |reg_68                        |  32|   0|   32|          0|
    |reg_74                        |  32|   0|   32|          0|
    |reg_80                        |  32|   0|   32|          0|
    |reg_86                        |  32|   0|   32|          0|
    |reg_92                        |  32|   0|   32|          0|
    |reg_98                        |  32|   0|   32|          0|
    |somme_19_reg_226              |  32|   0|   32|          0|
    |tmp_10_reg_176                |  32|   0|   32|          0|
    |tmp_11_reg_181                |  32|   0|   32|          0|
    |tmp_12_reg_186                |  32|   0|   32|          0|
    |tmp_12_reg_186_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_13_reg_191                |  32|   0|   32|          0|
    |tmp_13_reg_191_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_14_reg_196                |  32|   0|   32|          0|
    |tmp_14_reg_196_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_15_reg_201                |  32|   0|   32|          0|
    |tmp_15_reg_201_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_16_reg_211                |  32|   0|   32|          0|
    |tmp_16_reg_211_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_17_reg_216                |  32|   0|   32|          0|
    |tmp_17_reg_216_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_18_reg_221                |  32|   0|   32|          0|
    |tmp_18_reg_221_pp0_iter2_reg  |  32|   0|   32|          0|
    |tmp_2_reg_141                 |  32|   0|   32|          0|
    |tmp_4_reg_146                 |  32|   0|   32|          0|
    |tmp_6_reg_151                 |  32|   0|   32|          0|
    |tmp_7_reg_156                 |  32|   0|   32|          0|
    |tmp_8_reg_161                 |  32|   0|   32|          0|
    |tmp_9_reg_166                 |  32|   0|   32|          0|
    |tmp_s_reg_171                 |  32|   0|   32|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1164|   0| 1164|          0|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_done             | out |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   moyenneXY  | return value |
|ap_return           | out |   32| ap_ctrl_hs |   moyenneXY  | return value |
|mat_blk_n_AR        | out |    1| ap_ctrl_hs |   moyenneXY  | return value |
|mat_blk_n_R         | out |    1| ap_ctrl_hs |   moyenneXY  | return value |
|m_axi_mat_AWVALID   | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWREADY   |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWADDR    | out |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWID      | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWLEN     | out |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWSIZE    | out |    3|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWBURST   | out |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWLOCK    | out |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWCACHE   | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWPROT    | out |    3|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWQOS     | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWREGION  | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_AWUSER    | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WVALID    | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WREADY    |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WDATA     | out |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WSTRB     | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WLAST     | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WID       | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_WUSER     | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARVALID   | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARREADY   |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARADDR    | out |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARID      | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARLEN     | out |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARSIZE    | out |    3|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARBURST   | out |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARLOCK    | out |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARCACHE   | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARPROT    | out |    3|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARQOS     | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARREGION  | out |    4|    m_axi   |      mat     |    pointer   |
|m_axi_mat_ARUSER    | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RVALID    |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RREADY    | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RDATA     |  in |   32|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RLAST     |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RID       |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RUSER     |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_RRESP     |  in |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_BVALID    |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_BREADY    | out |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_BRESP     |  in |    2|    m_axi   |      mat     |    pointer   |
|m_axi_mat_BID       |  in |    1|    m_axi   |      mat     |    pointer   |
|m_axi_mat_BUSER     |  in |    1|    m_axi   |      mat     |    pointer   |
|mat_offset          |  in |   30|   ap_none  |  mat_offset  |    scalar    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 131


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 131
* Pipeline : 1
  Pipeline-0 : II = 40, D = 131, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mat_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %mat_offset)" [src/algo.c:55]   --->   Operation 132 'read' 'mat_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i30 %mat_offset_read to i64" [src/algo.c:55]   --->   Operation 133 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%mat_addr = getelementptr float* %mat, i64 %zext_ln55" [src/algo.c:55]   --->   Operation 134 'getelementptr' 'mat_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [7/7] (8.75ns)   --->   "%mat_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mat_addr, i32 40)" [src/algo.c:55]   --->   Operation 135 'readreq' 'mat_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 136 [6/7] (8.75ns)   --->   "%mat_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mat_addr, i32 40)" [src/algo.c:55]   --->   Operation 136 'readreq' 'mat_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 137 [5/7] (8.75ns)   --->   "%mat_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mat_addr, i32 40)" [src/algo.c:55]   --->   Operation 137 'readreq' 'mat_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 138 [4/7] (8.75ns)   --->   "%mat_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mat_addr, i32 40)" [src/algo.c:55]   --->   Operation 138 'readreq' 'mat_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 139 [3/7] (8.75ns)   --->   "%mat_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mat_addr, i32 40)" [src/algo.c:55]   --->   Operation 139 'readreq' 'mat_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 140 [2/7] (8.75ns)   --->   "%mat_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mat_addr, i32 40)" [src/algo.c:55]   --->   Operation 140 'readreq' 'mat_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 141 [1/7] (8.75ns)   --->   "%mat_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %mat_addr, i32 40)" [src/algo.c:55]   --->   Operation 141 'readreq' 'mat_addr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 142 [1/1] (8.75ns)   --->   "%mat_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 142 'read' 'mat_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 143 [1/1] (8.75ns)   --->   "%mat_addr_read_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 143 'read' 'mat_addr_read_1' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 144 [4/4] (7.87ns)   --->   "%tmp = fmul float %mat_addr_read, %mat_addr_read_1" [src/algo.c:55]   --->   Operation 144 'fmul' 'tmp' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (8.75ns)   --->   "%mat_addr_read_2 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 145 'read' 'mat_addr_read_2' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 146 [3/4] (5.70ns)   --->   "%tmp = fmul float %mat_addr_read, %mat_addr_read_1" [src/algo.c:55]   --->   Operation 146 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (8.75ns)   --->   "%mat_addr_read_3 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 147 'read' 'mat_addr_read_3' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 148 [2/4] (5.70ns)   --->   "%tmp = fmul float %mat_addr_read, %mat_addr_read_1" [src/algo.c:55]   --->   Operation 148 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [4/4] (7.87ns)   --->   "%tmp_1 = fmul float %mat_addr_read_2, %mat_addr_read_3" [src/algo.c:55]   --->   Operation 149 'fmul' 'tmp_1' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (8.75ns)   --->   "%mat_addr_read_4 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 150 'read' 'mat_addr_read_4' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 151 [1/4] (5.70ns)   --->   "%tmp = fmul float %mat_addr_read, %mat_addr_read_1" [src/algo.c:55]   --->   Operation 151 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %mat_addr_read_2, %mat_addr_read_3" [src/algo.c:55]   --->   Operation 152 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 153 [1/1] (8.75ns)   --->   "%mat_addr_read_5 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 153 'read' 'mat_addr_read_5' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 9.43>
ST_14 : Operation 154 [5/5] (9.43ns)   --->   "%somme_s = fadd float %tmp, 0.000000e+00" [src/algo.c:55]   --->   Operation 154 'fadd' 'somme_s' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %mat_addr_read_2, %mat_addr_read_3" [src/algo.c:55]   --->   Operation 155 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [4/4] (7.87ns)   --->   "%tmp_2 = fmul float %mat_addr_read_4, %mat_addr_read_5" [src/algo.c:55]   --->   Operation 156 'fmul' 'tmp_2' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (8.75ns)   --->   "%mat_addr_read_6 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 157 'read' 'mat_addr_read_6' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 158 [4/5] (7.25ns)   --->   "%somme_s = fadd float %tmp, 0.000000e+00" [src/algo.c:55]   --->   Operation 158 'fadd' 'somme_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %mat_addr_read_2, %mat_addr_read_3" [src/algo.c:55]   --->   Operation 159 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [3/4] (5.70ns)   --->   "%tmp_2 = fmul float %mat_addr_read_4, %mat_addr_read_5" [src/algo.c:55]   --->   Operation 160 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (8.75ns)   --->   "%mat_addr_read_7 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 161 'read' 'mat_addr_read_7' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 162 [3/5] (7.25ns)   --->   "%somme_s = fadd float %tmp, 0.000000e+00" [src/algo.c:55]   --->   Operation 162 'fadd' 'somme_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [2/4] (5.70ns)   --->   "%tmp_2 = fmul float %mat_addr_read_4, %mat_addr_read_5" [src/algo.c:55]   --->   Operation 163 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 164 [4/4] (7.87ns)   --->   "%tmp_3 = fmul float %mat_addr_read_6, %mat_addr_read_7" [src/algo.c:55]   --->   Operation 164 'fmul' 'tmp_3' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (8.75ns)   --->   "%mat_addr_read_8 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 165 'read' 'mat_addr_read_8' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 166 [2/5] (7.25ns)   --->   "%somme_s = fadd float %tmp, 0.000000e+00" [src/algo.c:55]   --->   Operation 166 'fadd' 'somme_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [1/4] (5.70ns)   --->   "%tmp_2 = fmul float %mat_addr_read_4, %mat_addr_read_5" [src/algo.c:55]   --->   Operation 167 'fmul' 'tmp_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 168 [3/4] (5.70ns)   --->   "%tmp_3 = fmul float %mat_addr_read_6, %mat_addr_read_7" [src/algo.c:55]   --->   Operation 168 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (8.75ns)   --->   "%mat_addr_read_9 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 169 'read' 'mat_addr_read_9' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 170 [1/5] (7.25ns)   --->   "%somme_s = fadd float %tmp, 0.000000e+00" [src/algo.c:55]   --->   Operation 170 'fadd' 'somme_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [2/4] (5.70ns)   --->   "%tmp_3 = fmul float %mat_addr_read_6, %mat_addr_read_7" [src/algo.c:55]   --->   Operation 171 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [4/4] (7.87ns)   --->   "%tmp_4 = fmul float %mat_addr_read_8, %mat_addr_read_9" [src/algo.c:55]   --->   Operation 172 'fmul' 'tmp_4' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (8.75ns)   --->   "%mat_addr_read_10 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 173 'read' 'mat_addr_read_10' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 9.43>
ST_19 : Operation 174 [5/5] (9.43ns)   --->   "%somme_1 = fadd float %somme_s, %tmp_1" [src/algo.c:55]   --->   Operation 174 'fadd' 'somme_1' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 175 [1/4] (5.70ns)   --->   "%tmp_3 = fmul float %mat_addr_read_6, %mat_addr_read_7" [src/algo.c:55]   --->   Operation 175 'fmul' 'tmp_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 176 [3/4] (5.70ns)   --->   "%tmp_4 = fmul float %mat_addr_read_8, %mat_addr_read_9" [src/algo.c:55]   --->   Operation 176 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 177 [1/1] (8.75ns)   --->   "%mat_addr_read_11 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 177 'read' 'mat_addr_read_11' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 178 [4/5] (7.25ns)   --->   "%somme_1 = fadd float %somme_s, %tmp_1" [src/algo.c:55]   --->   Operation 178 'fadd' 'somme_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [2/4] (5.70ns)   --->   "%tmp_4 = fmul float %mat_addr_read_8, %mat_addr_read_9" [src/algo.c:55]   --->   Operation 179 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 180 [4/4] (7.87ns)   --->   "%tmp_5 = fmul float %mat_addr_read_10, %mat_addr_read_11" [src/algo.c:55]   --->   Operation 180 'fmul' 'tmp_5' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (8.75ns)   --->   "%mat_addr_read_12 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 181 'read' 'mat_addr_read_12' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 182 [3/5] (7.25ns)   --->   "%somme_1 = fadd float %somme_s, %tmp_1" [src/algo.c:55]   --->   Operation 182 'fadd' 'somme_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 183 [1/4] (5.70ns)   --->   "%tmp_4 = fmul float %mat_addr_read_8, %mat_addr_read_9" [src/algo.c:55]   --->   Operation 183 'fmul' 'tmp_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 184 [3/4] (5.70ns)   --->   "%tmp_5 = fmul float %mat_addr_read_10, %mat_addr_read_11" [src/algo.c:55]   --->   Operation 184 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 185 [1/1] (8.75ns)   --->   "%mat_addr_read_13 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 185 'read' 'mat_addr_read_13' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 186 [2/5] (7.25ns)   --->   "%somme_1 = fadd float %somme_s, %tmp_1" [src/algo.c:55]   --->   Operation 186 'fadd' 'somme_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [2/4] (5.70ns)   --->   "%tmp_5 = fmul float %mat_addr_read_10, %mat_addr_read_11" [src/algo.c:55]   --->   Operation 187 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 188 [4/4] (7.87ns)   --->   "%tmp_6 = fmul float %mat_addr_read_12, %mat_addr_read_13" [src/algo.c:55]   --->   Operation 188 'fmul' 'tmp_6' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 189 [1/1] (8.75ns)   --->   "%mat_addr_read_14 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 189 'read' 'mat_addr_read_14' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 190 [1/5] (7.25ns)   --->   "%somme_1 = fadd float %somme_s, %tmp_1" [src/algo.c:55]   --->   Operation 190 'fadd' 'somme_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 191 [1/4] (5.70ns)   --->   "%tmp_5 = fmul float %mat_addr_read_10, %mat_addr_read_11" [src/algo.c:55]   --->   Operation 191 'fmul' 'tmp_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 192 [3/4] (5.70ns)   --->   "%tmp_6 = fmul float %mat_addr_read_12, %mat_addr_read_13" [src/algo.c:55]   --->   Operation 192 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (8.75ns)   --->   "%mat_addr_read_15 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 193 'read' 'mat_addr_read_15' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 9.43>
ST_24 : Operation 194 [5/5] (9.43ns)   --->   "%somme_2 = fadd float %somme_1, %tmp_2" [src/algo.c:55]   --->   Operation 194 'fadd' 'somme_2' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 195 [2/4] (5.70ns)   --->   "%tmp_6 = fmul float %mat_addr_read_12, %mat_addr_read_13" [src/algo.c:55]   --->   Operation 195 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [4/4] (7.87ns)   --->   "%tmp_7 = fmul float %mat_addr_read_14, %mat_addr_read_15" [src/algo.c:55]   --->   Operation 196 'fmul' 'tmp_7' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [1/1] (8.75ns)   --->   "%mat_addr_read_16 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 197 'read' 'mat_addr_read_16' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 198 [4/5] (7.25ns)   --->   "%somme_2 = fadd float %somme_1, %tmp_2" [src/algo.c:55]   --->   Operation 198 'fadd' 'somme_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 199 [1/4] (5.70ns)   --->   "%tmp_6 = fmul float %mat_addr_read_12, %mat_addr_read_13" [src/algo.c:55]   --->   Operation 199 'fmul' 'tmp_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %mat_addr_read_14, %mat_addr_read_15" [src/algo.c:55]   --->   Operation 200 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 201 [1/1] (8.75ns)   --->   "%mat_addr_read_17 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 201 'read' 'mat_addr_read_17' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 202 [3/5] (7.25ns)   --->   "%somme_2 = fadd float %somme_1, %tmp_2" [src/algo.c:55]   --->   Operation 202 'fadd' 'somme_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 203 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %mat_addr_read_14, %mat_addr_read_15" [src/algo.c:55]   --->   Operation 203 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 204 [4/4] (7.87ns)   --->   "%tmp_8 = fmul float %mat_addr_read_16, %mat_addr_read_17" [src/algo.c:55]   --->   Operation 204 'fmul' 'tmp_8' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 205 [1/1] (8.75ns)   --->   "%mat_addr_read_18 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 205 'read' 'mat_addr_read_18' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 206 [2/5] (7.25ns)   --->   "%somme_2 = fadd float %somme_1, %tmp_2" [src/algo.c:55]   --->   Operation 206 'fadd' 'somme_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 207 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %mat_addr_read_14, %mat_addr_read_15" [src/algo.c:55]   --->   Operation 207 'fmul' 'tmp_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [3/4] (5.70ns)   --->   "%tmp_8 = fmul float %mat_addr_read_16, %mat_addr_read_17" [src/algo.c:55]   --->   Operation 208 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 209 [1/1] (8.75ns)   --->   "%mat_addr_read_19 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 209 'read' 'mat_addr_read_19' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 8.75>
ST_28 : Operation 210 [1/5] (7.25ns)   --->   "%somme_2 = fadd float %somme_1, %tmp_2" [src/algo.c:55]   --->   Operation 210 'fadd' 'somme_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 211 [2/4] (5.70ns)   --->   "%tmp_8 = fmul float %mat_addr_read_16, %mat_addr_read_17" [src/algo.c:55]   --->   Operation 211 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 212 [4/4] (7.87ns)   --->   "%tmp_9 = fmul float %mat_addr_read_18, %mat_addr_read_19" [src/algo.c:55]   --->   Operation 212 'fmul' 'tmp_9' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 213 [1/1] (8.75ns)   --->   "%mat_addr_read_20 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 213 'read' 'mat_addr_read_20' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 9.43>
ST_29 : Operation 214 [5/5] (9.43ns)   --->   "%somme_3 = fadd float %somme_2, %tmp_3" [src/algo.c:55]   --->   Operation 214 'fadd' 'somme_3' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 215 [1/4] (5.70ns)   --->   "%tmp_8 = fmul float %mat_addr_read_16, %mat_addr_read_17" [src/algo.c:55]   --->   Operation 215 'fmul' 'tmp_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 216 [3/4] (5.70ns)   --->   "%tmp_9 = fmul float %mat_addr_read_18, %mat_addr_read_19" [src/algo.c:55]   --->   Operation 216 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 217 [1/1] (8.75ns)   --->   "%mat_addr_read_21 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 217 'read' 'mat_addr_read_21' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 8.75>
ST_30 : Operation 218 [4/5] (7.25ns)   --->   "%somme_3 = fadd float %somme_2, %tmp_3" [src/algo.c:55]   --->   Operation 218 'fadd' 'somme_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 219 [2/4] (5.70ns)   --->   "%tmp_9 = fmul float %mat_addr_read_18, %mat_addr_read_19" [src/algo.c:55]   --->   Operation 219 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 220 [4/4] (7.87ns)   --->   "%tmp_s = fmul float %mat_addr_read_20, %mat_addr_read_21" [src/algo.c:55]   --->   Operation 220 'fmul' 'tmp_s' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 221 [1/1] (8.75ns)   --->   "%mat_addr_read_22 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 221 'read' 'mat_addr_read_22' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 8.75>
ST_31 : Operation 222 [3/5] (7.25ns)   --->   "%somme_3 = fadd float %somme_2, %tmp_3" [src/algo.c:55]   --->   Operation 222 'fadd' 'somme_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 223 [1/4] (5.70ns)   --->   "%tmp_9 = fmul float %mat_addr_read_18, %mat_addr_read_19" [src/algo.c:55]   --->   Operation 223 'fmul' 'tmp_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 224 [3/4] (5.70ns)   --->   "%tmp_s = fmul float %mat_addr_read_20, %mat_addr_read_21" [src/algo.c:55]   --->   Operation 224 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 225 [1/1] (8.75ns)   --->   "%mat_addr_read_23 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 225 'read' 'mat_addr_read_23' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 8.75>
ST_32 : Operation 226 [2/5] (7.25ns)   --->   "%somme_3 = fadd float %somme_2, %tmp_3" [src/algo.c:55]   --->   Operation 226 'fadd' 'somme_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 227 [2/4] (5.70ns)   --->   "%tmp_s = fmul float %mat_addr_read_20, %mat_addr_read_21" [src/algo.c:55]   --->   Operation 227 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 228 [4/4] (7.87ns)   --->   "%tmp_10 = fmul float %mat_addr_read_22, %mat_addr_read_23" [src/algo.c:55]   --->   Operation 228 'fmul' 'tmp_10' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 229 [1/1] (8.75ns)   --->   "%mat_addr_read_24 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 229 'read' 'mat_addr_read_24' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 8.75>
ST_33 : Operation 230 [1/5] (7.25ns)   --->   "%somme_3 = fadd float %somme_2, %tmp_3" [src/algo.c:55]   --->   Operation 230 'fadd' 'somme_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 231 [1/4] (5.70ns)   --->   "%tmp_s = fmul float %mat_addr_read_20, %mat_addr_read_21" [src/algo.c:55]   --->   Operation 231 'fmul' 'tmp_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 232 [3/4] (5.70ns)   --->   "%tmp_10 = fmul float %mat_addr_read_22, %mat_addr_read_23" [src/algo.c:55]   --->   Operation 232 'fmul' 'tmp_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 233 [1/1] (8.75ns)   --->   "%mat_addr_read_25 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 233 'read' 'mat_addr_read_25' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 9.43>
ST_34 : Operation 234 [5/5] (9.43ns)   --->   "%somme_4 = fadd float %somme_3, %tmp_4" [src/algo.c:55]   --->   Operation 234 'fadd' 'somme_4' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 235 [2/4] (5.70ns)   --->   "%tmp_10 = fmul float %mat_addr_read_22, %mat_addr_read_23" [src/algo.c:55]   --->   Operation 235 'fmul' 'tmp_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 236 [4/4] (7.87ns)   --->   "%tmp_11 = fmul float %mat_addr_read_24, %mat_addr_read_25" [src/algo.c:55]   --->   Operation 236 'fmul' 'tmp_11' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 237 [1/1] (8.75ns)   --->   "%mat_addr_read_26 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 237 'read' 'mat_addr_read_26' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 8.75>
ST_35 : Operation 238 [4/5] (7.25ns)   --->   "%somme_4 = fadd float %somme_3, %tmp_4" [src/algo.c:55]   --->   Operation 238 'fadd' 'somme_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 239 [1/4] (5.70ns)   --->   "%tmp_10 = fmul float %mat_addr_read_22, %mat_addr_read_23" [src/algo.c:55]   --->   Operation 239 'fmul' 'tmp_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 240 [3/4] (5.70ns)   --->   "%tmp_11 = fmul float %mat_addr_read_24, %mat_addr_read_25" [src/algo.c:55]   --->   Operation 240 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 241 [1/1] (8.75ns)   --->   "%mat_addr_read_27 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 241 'read' 'mat_addr_read_27' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 8.75>
ST_36 : Operation 242 [3/5] (7.25ns)   --->   "%somme_4 = fadd float %somme_3, %tmp_4" [src/algo.c:55]   --->   Operation 242 'fadd' 'somme_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 243 [2/4] (5.70ns)   --->   "%tmp_11 = fmul float %mat_addr_read_24, %mat_addr_read_25" [src/algo.c:55]   --->   Operation 243 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 244 [4/4] (7.87ns)   --->   "%tmp_12 = fmul float %mat_addr_read_26, %mat_addr_read_27" [src/algo.c:55]   --->   Operation 244 'fmul' 'tmp_12' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 245 [1/1] (8.75ns)   --->   "%mat_addr_read_28 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 245 'read' 'mat_addr_read_28' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 8.75>
ST_37 : Operation 246 [2/5] (7.25ns)   --->   "%somme_4 = fadd float %somme_3, %tmp_4" [src/algo.c:55]   --->   Operation 246 'fadd' 'somme_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 247 [1/4] (5.70ns)   --->   "%tmp_11 = fmul float %mat_addr_read_24, %mat_addr_read_25" [src/algo.c:55]   --->   Operation 247 'fmul' 'tmp_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 248 [3/4] (5.70ns)   --->   "%tmp_12 = fmul float %mat_addr_read_26, %mat_addr_read_27" [src/algo.c:55]   --->   Operation 248 'fmul' 'tmp_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 249 [1/1] (8.75ns)   --->   "%mat_addr_read_29 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 249 'read' 'mat_addr_read_29' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 8.75>
ST_38 : Operation 250 [1/5] (7.25ns)   --->   "%somme_4 = fadd float %somme_3, %tmp_4" [src/algo.c:55]   --->   Operation 250 'fadd' 'somme_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 251 [2/4] (5.70ns)   --->   "%tmp_12 = fmul float %mat_addr_read_26, %mat_addr_read_27" [src/algo.c:55]   --->   Operation 251 'fmul' 'tmp_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 252 [4/4] (7.87ns)   --->   "%tmp_13 = fmul float %mat_addr_read_28, %mat_addr_read_29" [src/algo.c:55]   --->   Operation 252 'fmul' 'tmp_13' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 253 [1/1] (8.75ns)   --->   "%mat_addr_read_30 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 253 'read' 'mat_addr_read_30' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 9.43>
ST_39 : Operation 254 [5/5] (9.43ns)   --->   "%somme_5 = fadd float %somme_4, %tmp_5" [src/algo.c:55]   --->   Operation 254 'fadd' 'somme_5' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 255 [1/4] (5.70ns)   --->   "%tmp_12 = fmul float %mat_addr_read_26, %mat_addr_read_27" [src/algo.c:55]   --->   Operation 255 'fmul' 'tmp_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 256 [3/4] (5.70ns)   --->   "%tmp_13 = fmul float %mat_addr_read_28, %mat_addr_read_29" [src/algo.c:55]   --->   Operation 256 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 257 [1/1] (8.75ns)   --->   "%mat_addr_read_31 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 257 'read' 'mat_addr_read_31' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 8.75>
ST_40 : Operation 258 [4/5] (7.25ns)   --->   "%somme_5 = fadd float %somme_4, %tmp_5" [src/algo.c:55]   --->   Operation 258 'fadd' 'somme_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 259 [2/4] (5.70ns)   --->   "%tmp_13 = fmul float %mat_addr_read_28, %mat_addr_read_29" [src/algo.c:55]   --->   Operation 259 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 260 [4/4] (7.87ns)   --->   "%tmp_14 = fmul float %mat_addr_read_30, %mat_addr_read_31" [src/algo.c:55]   --->   Operation 260 'fmul' 'tmp_14' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 261 [1/1] (8.75ns)   --->   "%mat_addr_read_32 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 261 'read' 'mat_addr_read_32' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 8.75>
ST_41 : Operation 262 [3/5] (7.25ns)   --->   "%somme_5 = fadd float %somme_4, %tmp_5" [src/algo.c:55]   --->   Operation 262 'fadd' 'somme_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 263 [1/4] (5.70ns)   --->   "%tmp_13 = fmul float %mat_addr_read_28, %mat_addr_read_29" [src/algo.c:55]   --->   Operation 263 'fmul' 'tmp_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 264 [3/4] (5.70ns)   --->   "%tmp_14 = fmul float %mat_addr_read_30, %mat_addr_read_31" [src/algo.c:55]   --->   Operation 264 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 265 [1/1] (8.75ns)   --->   "%mat_addr_read_33 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 265 'read' 'mat_addr_read_33' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 8.75>
ST_42 : Operation 266 [2/5] (7.25ns)   --->   "%somme_5 = fadd float %somme_4, %tmp_5" [src/algo.c:55]   --->   Operation 266 'fadd' 'somme_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 267 [2/4] (5.70ns)   --->   "%tmp_14 = fmul float %mat_addr_read_30, %mat_addr_read_31" [src/algo.c:55]   --->   Operation 267 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 268 [4/4] (7.87ns)   --->   "%tmp_15 = fmul float %mat_addr_read_32, %mat_addr_read_33" [src/algo.c:55]   --->   Operation 268 'fmul' 'tmp_15' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 269 [1/1] (8.75ns)   --->   "%mat_addr_read_34 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 269 'read' 'mat_addr_read_34' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 8.75>
ST_43 : Operation 270 [1/5] (7.25ns)   --->   "%somme_5 = fadd float %somme_4, %tmp_5" [src/algo.c:55]   --->   Operation 270 'fadd' 'somme_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 271 [1/4] (5.70ns)   --->   "%tmp_14 = fmul float %mat_addr_read_30, %mat_addr_read_31" [src/algo.c:55]   --->   Operation 271 'fmul' 'tmp_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 272 [3/4] (5.70ns)   --->   "%tmp_15 = fmul float %mat_addr_read_32, %mat_addr_read_33" [src/algo.c:55]   --->   Operation 272 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 273 [1/1] (8.75ns)   --->   "%mat_addr_read_35 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 273 'read' 'mat_addr_read_35' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 9.43>
ST_44 : Operation 274 [5/5] (9.43ns)   --->   "%somme_6 = fadd float %somme_5, %tmp_6" [src/algo.c:55]   --->   Operation 274 'fadd' 'somme_6' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 275 [2/4] (5.70ns)   --->   "%tmp_15 = fmul float %mat_addr_read_32, %mat_addr_read_33" [src/algo.c:55]   --->   Operation 275 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 276 [4/4] (7.87ns)   --->   "%tmp_16 = fmul float %mat_addr_read_34, %mat_addr_read_35" [src/algo.c:55]   --->   Operation 276 'fmul' 'tmp_16' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 277 [1/1] (8.75ns)   --->   "%mat_addr_read_36 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 277 'read' 'mat_addr_read_36' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 8.75>
ST_45 : Operation 278 [4/5] (7.25ns)   --->   "%somme_6 = fadd float %somme_5, %tmp_6" [src/algo.c:55]   --->   Operation 278 'fadd' 'somme_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 279 [1/4] (5.70ns)   --->   "%tmp_15 = fmul float %mat_addr_read_32, %mat_addr_read_33" [src/algo.c:55]   --->   Operation 279 'fmul' 'tmp_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 280 [3/4] (5.70ns)   --->   "%tmp_16 = fmul float %mat_addr_read_34, %mat_addr_read_35" [src/algo.c:55]   --->   Operation 280 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 281 [1/1] (8.75ns)   --->   "%mat_addr_read_37 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 281 'read' 'mat_addr_read_37' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 8.75>
ST_46 : Operation 282 [3/5] (7.25ns)   --->   "%somme_6 = fadd float %somme_5, %tmp_6" [src/algo.c:55]   --->   Operation 282 'fadd' 'somme_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 283 [2/4] (5.70ns)   --->   "%tmp_16 = fmul float %mat_addr_read_34, %mat_addr_read_35" [src/algo.c:55]   --->   Operation 283 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 284 [4/4] (7.87ns)   --->   "%tmp_17 = fmul float %mat_addr_read_36, %mat_addr_read_37" [src/algo.c:55]   --->   Operation 284 'fmul' 'tmp_17' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 285 [1/1] (8.75ns)   --->   "%mat_addr_read_38 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 285 'read' 'mat_addr_read_38' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 8.75>
ST_47 : Operation 286 [2/5] (7.25ns)   --->   "%somme_6 = fadd float %somme_5, %tmp_6" [src/algo.c:55]   --->   Operation 286 'fadd' 'somme_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 287 [1/4] (5.70ns)   --->   "%tmp_16 = fmul float %mat_addr_read_34, %mat_addr_read_35" [src/algo.c:55]   --->   Operation 287 'fmul' 'tmp_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 288 [3/4] (5.70ns)   --->   "%tmp_17 = fmul float %mat_addr_read_36, %mat_addr_read_37" [src/algo.c:55]   --->   Operation 288 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 289 [1/1] (8.75ns)   --->   "%mat_addr_read_39 = call float @_ssdm_op_Read.m_axi.floatP(float* %mat_addr)" [src/algo.c:55]   --->   Operation 289 'read' 'mat_addr_read_39' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.87>
ST_48 : Operation 290 [1/5] (7.25ns)   --->   "%somme_6 = fadd float %somme_5, %tmp_6" [src/algo.c:55]   --->   Operation 290 'fadd' 'somme_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 291 [2/4] (5.70ns)   --->   "%tmp_17 = fmul float %mat_addr_read_36, %mat_addr_read_37" [src/algo.c:55]   --->   Operation 291 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 292 [4/4] (7.87ns)   --->   "%tmp_18 = fmul float %mat_addr_read_38, %mat_addr_read_39" [src/algo.c:55]   --->   Operation 292 'fmul' 'tmp_18' <Predicate = true> <Delay = 7.87> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 9.43>
ST_49 : Operation 293 [5/5] (9.43ns)   --->   "%somme_7 = fadd float %somme_6, %tmp_7" [src/algo.c:55]   --->   Operation 293 'fadd' 'somme_7' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 294 [1/4] (5.70ns)   --->   "%tmp_17 = fmul float %mat_addr_read_36, %mat_addr_read_37" [src/algo.c:55]   --->   Operation 294 'fmul' 'tmp_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 295 [3/4] (5.70ns)   --->   "%tmp_18 = fmul float %mat_addr_read_38, %mat_addr_read_39" [src/algo.c:55]   --->   Operation 295 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 296 [4/5] (7.25ns)   --->   "%somme_7 = fadd float %somme_6, %tmp_7" [src/algo.c:55]   --->   Operation 296 'fadd' 'somme_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 297 [2/4] (5.70ns)   --->   "%tmp_18 = fmul float %mat_addr_read_38, %mat_addr_read_39" [src/algo.c:55]   --->   Operation 297 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 298 [3/5] (7.25ns)   --->   "%somme_7 = fadd float %somme_6, %tmp_7" [src/algo.c:55]   --->   Operation 298 'fadd' 'somme_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 299 [1/4] (5.70ns)   --->   "%tmp_18 = fmul float %mat_addr_read_38, %mat_addr_read_39" [src/algo.c:55]   --->   Operation 299 'fmul' 'tmp_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 300 [2/5] (7.25ns)   --->   "%somme_7 = fadd float %somme_6, %tmp_7" [src/algo.c:55]   --->   Operation 300 'fadd' 'somme_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 301 [1/5] (7.25ns)   --->   "%somme_7 = fadd float %somme_6, %tmp_7" [src/algo.c:55]   --->   Operation 301 'fadd' 'somme_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 0.00>

State 55 <SV = 54> <Delay = 9.43>
ST_55 : Operation 302 [5/5] (9.43ns)   --->   "%somme_8 = fadd float %somme_7, %tmp_8" [src/algo.c:55]   --->   Operation 302 'fadd' 'somme_8' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 303 [4/5] (7.25ns)   --->   "%somme_8 = fadd float %somme_7, %tmp_8" [src/algo.c:55]   --->   Operation 303 'fadd' 'somme_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 304 [3/5] (7.25ns)   --->   "%somme_8 = fadd float %somme_7, %tmp_8" [src/algo.c:55]   --->   Operation 304 'fadd' 'somme_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 305 [2/5] (7.25ns)   --->   "%somme_8 = fadd float %somme_7, %tmp_8" [src/algo.c:55]   --->   Operation 305 'fadd' 'somme_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 306 [1/5] (7.25ns)   --->   "%somme_8 = fadd float %somme_7, %tmp_8" [src/algo.c:55]   --->   Operation 306 'fadd' 'somme_8' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 9.43>
ST_60 : Operation 307 [5/5] (9.43ns)   --->   "%somme_9 = fadd float %somme_8, %tmp_9" [src/algo.c:55]   --->   Operation 307 'fadd' 'somme_9' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 308 [4/5] (7.25ns)   --->   "%somme_9 = fadd float %somme_8, %tmp_9" [src/algo.c:55]   --->   Operation 308 'fadd' 'somme_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 309 [3/5] (7.25ns)   --->   "%somme_9 = fadd float %somme_8, %tmp_9" [src/algo.c:55]   --->   Operation 309 'fadd' 'somme_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 310 [2/5] (7.25ns)   --->   "%somme_9 = fadd float %somme_8, %tmp_9" [src/algo.c:55]   --->   Operation 310 'fadd' 'somme_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 311 [1/5] (7.25ns)   --->   "%somme_9 = fadd float %somme_8, %tmp_9" [src/algo.c:55]   --->   Operation 311 'fadd' 'somme_9' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 9.43>
ST_65 : Operation 312 [5/5] (9.43ns)   --->   "%somme_10 = fadd float %somme_9, %tmp_s" [src/algo.c:55]   --->   Operation 312 'fadd' 'somme_10' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 313 [4/5] (7.25ns)   --->   "%somme_10 = fadd float %somme_9, %tmp_s" [src/algo.c:55]   --->   Operation 313 'fadd' 'somme_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 314 [3/5] (7.25ns)   --->   "%somme_10 = fadd float %somme_9, %tmp_s" [src/algo.c:55]   --->   Operation 314 'fadd' 'somme_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 315 [2/5] (7.25ns)   --->   "%somme_10 = fadd float %somme_9, %tmp_s" [src/algo.c:55]   --->   Operation 315 'fadd' 'somme_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 316 [1/5] (7.25ns)   --->   "%somme_10 = fadd float %somme_9, %tmp_s" [src/algo.c:55]   --->   Operation 316 'fadd' 'somme_10' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 9.43>
ST_70 : Operation 317 [5/5] (9.43ns)   --->   "%somme_11 = fadd float %somme_10, %tmp_10" [src/algo.c:55]   --->   Operation 317 'fadd' 'somme_11' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 318 [4/5] (7.25ns)   --->   "%somme_11 = fadd float %somme_10, %tmp_10" [src/algo.c:55]   --->   Operation 318 'fadd' 'somme_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 319 [3/5] (7.25ns)   --->   "%somme_11 = fadd float %somme_10, %tmp_10" [src/algo.c:55]   --->   Operation 319 'fadd' 'somme_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 320 [2/5] (7.25ns)   --->   "%somme_11 = fadd float %somme_10, %tmp_10" [src/algo.c:55]   --->   Operation 320 'fadd' 'somme_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 321 [1/5] (7.25ns)   --->   "%somme_11 = fadd float %somme_10, %tmp_10" [src/algo.c:55]   --->   Operation 321 'fadd' 'somme_11' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 9.43>
ST_75 : Operation 322 [5/5] (9.43ns)   --->   "%somme_12 = fadd float %somme_11, %tmp_11" [src/algo.c:55]   --->   Operation 322 'fadd' 'somme_12' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 323 [4/5] (7.25ns)   --->   "%somme_12 = fadd float %somme_11, %tmp_11" [src/algo.c:55]   --->   Operation 323 'fadd' 'somme_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 324 [3/5] (7.25ns)   --->   "%somme_12 = fadd float %somme_11, %tmp_11" [src/algo.c:55]   --->   Operation 324 'fadd' 'somme_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 325 [2/5] (7.25ns)   --->   "%somme_12 = fadd float %somme_11, %tmp_11" [src/algo.c:55]   --->   Operation 325 'fadd' 'somme_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 326 [1/5] (7.25ns)   --->   "%somme_12 = fadd float %somme_11, %tmp_11" [src/algo.c:55]   --->   Operation 326 'fadd' 'somme_12' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 9.43>
ST_80 : Operation 327 [5/5] (9.43ns)   --->   "%somme_13 = fadd float %somme_12, %tmp_12" [src/algo.c:55]   --->   Operation 327 'fadd' 'somme_13' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 328 [4/5] (7.25ns)   --->   "%somme_13 = fadd float %somme_12, %tmp_12" [src/algo.c:55]   --->   Operation 328 'fadd' 'somme_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 329 [3/5] (7.25ns)   --->   "%somme_13 = fadd float %somme_12, %tmp_12" [src/algo.c:55]   --->   Operation 329 'fadd' 'somme_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 330 [2/5] (7.25ns)   --->   "%somme_13 = fadd float %somme_12, %tmp_12" [src/algo.c:55]   --->   Operation 330 'fadd' 'somme_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 331 [1/5] (7.25ns)   --->   "%somme_13 = fadd float %somme_12, %tmp_12" [src/algo.c:55]   --->   Operation 331 'fadd' 'somme_13' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 9.43>
ST_85 : Operation 332 [5/5] (9.43ns)   --->   "%somme_14 = fadd float %somme_13, %tmp_13" [src/algo.c:55]   --->   Operation 332 'fadd' 'somme_14' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 333 [4/5] (7.25ns)   --->   "%somme_14 = fadd float %somme_13, %tmp_13" [src/algo.c:55]   --->   Operation 333 'fadd' 'somme_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 334 [3/5] (7.25ns)   --->   "%somme_14 = fadd float %somme_13, %tmp_13" [src/algo.c:55]   --->   Operation 334 'fadd' 'somme_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 335 [2/5] (7.25ns)   --->   "%somme_14 = fadd float %somme_13, %tmp_13" [src/algo.c:55]   --->   Operation 335 'fadd' 'somme_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 336 [1/5] (7.25ns)   --->   "%somme_14 = fadd float %somme_13, %tmp_13" [src/algo.c:55]   --->   Operation 336 'fadd' 'somme_14' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 9.43>
ST_90 : Operation 337 [5/5] (9.43ns)   --->   "%somme_15 = fadd float %somme_14, %tmp_14" [src/algo.c:55]   --->   Operation 337 'fadd' 'somme_15' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 338 [4/5] (7.25ns)   --->   "%somme_15 = fadd float %somme_14, %tmp_14" [src/algo.c:55]   --->   Operation 338 'fadd' 'somme_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 339 [3/5] (7.25ns)   --->   "%somme_15 = fadd float %somme_14, %tmp_14" [src/algo.c:55]   --->   Operation 339 'fadd' 'somme_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 340 [2/5] (7.25ns)   --->   "%somme_15 = fadd float %somme_14, %tmp_14" [src/algo.c:55]   --->   Operation 340 'fadd' 'somme_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 341 [1/5] (7.25ns)   --->   "%somme_15 = fadd float %somme_14, %tmp_14" [src/algo.c:55]   --->   Operation 341 'fadd' 'somme_15' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 0.00>

State 96 <SV = 95> <Delay = 9.43>
ST_96 : Operation 342 [5/5] (9.43ns)   --->   "%somme_16 = fadd float %somme_15, %tmp_15" [src/algo.c:55]   --->   Operation 342 'fadd' 'somme_16' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 343 [4/5] (7.25ns)   --->   "%somme_16 = fadd float %somme_15, %tmp_15" [src/algo.c:55]   --->   Operation 343 'fadd' 'somme_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 344 [3/5] (7.25ns)   --->   "%somme_16 = fadd float %somme_15, %tmp_15" [src/algo.c:55]   --->   Operation 344 'fadd' 'somme_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 345 [2/5] (7.25ns)   --->   "%somme_16 = fadd float %somme_15, %tmp_15" [src/algo.c:55]   --->   Operation 345 'fadd' 'somme_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 346 [1/5] (7.25ns)   --->   "%somme_16 = fadd float %somme_15, %tmp_15" [src/algo.c:55]   --->   Operation 346 'fadd' 'somme_16' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 9.43>
ST_101 : Operation 347 [5/5] (9.43ns)   --->   "%somme_17 = fadd float %somme_16, %tmp_16" [src/algo.c:55]   --->   Operation 347 'fadd' 'somme_17' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 348 [4/5] (7.25ns)   --->   "%somme_17 = fadd float %somme_16, %tmp_16" [src/algo.c:55]   --->   Operation 348 'fadd' 'somme_17' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 349 [3/5] (7.25ns)   --->   "%somme_17 = fadd float %somme_16, %tmp_16" [src/algo.c:55]   --->   Operation 349 'fadd' 'somme_17' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 350 [2/5] (7.25ns)   --->   "%somme_17 = fadd float %somme_16, %tmp_16" [src/algo.c:55]   --->   Operation 350 'fadd' 'somme_17' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 351 [1/5] (7.25ns)   --->   "%somme_17 = fadd float %somme_16, %tmp_16" [src/algo.c:55]   --->   Operation 351 'fadd' 'somme_17' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 9.43>
ST_106 : Operation 352 [5/5] (9.43ns)   --->   "%somme_18 = fadd float %somme_17, %tmp_17" [src/algo.c:55]   --->   Operation 352 'fadd' 'somme_18' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 353 [4/5] (7.25ns)   --->   "%somme_18 = fadd float %somme_17, %tmp_17" [src/algo.c:55]   --->   Operation 353 'fadd' 'somme_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 354 [3/5] (7.25ns)   --->   "%somme_18 = fadd float %somme_17, %tmp_17" [src/algo.c:55]   --->   Operation 354 'fadd' 'somme_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 355 [2/5] (7.25ns)   --->   "%somme_18 = fadd float %somme_17, %tmp_17" [src/algo.c:55]   --->   Operation 355 'fadd' 'somme_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 356 [1/5] (7.25ns)   --->   "%somme_18 = fadd float %somme_17, %tmp_17" [src/algo.c:55]   --->   Operation 356 'fadd' 'somme_18' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 9.43>
ST_111 : Operation 357 [5/5] (9.43ns)   --->   "%somme_19 = fadd float %somme_18, %tmp_18" [src/algo.c:55]   --->   Operation 357 'fadd' 'somme_19' <Predicate = true> <Delay = 9.43> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 358 [4/5] (7.25ns)   --->   "%somme_19 = fadd float %somme_18, %tmp_18" [src/algo.c:55]   --->   Operation 358 'fadd' 'somme_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 359 [3/5] (7.25ns)   --->   "%somme_19 = fadd float %somme_18, %tmp_18" [src/algo.c:55]   --->   Operation 359 'fadd' 'somme_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 360 [2/5] (7.25ns)   --->   "%somme_19 = fadd float %somme_18, %tmp_18" [src/algo.c:55]   --->   Operation 360 'fadd' 'somme_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 361 [1/5] (7.25ns)   --->   "%somme_19 = fadd float %somme_18, %tmp_18" [src/algo.c:55]   --->   Operation 361 'fadd' 'somme_19' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 6.07>
ST_116 : Operation 362 [16/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 362 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 6.07>
ST_117 : Operation 363 [15/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 363 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.07>
ST_118 : Operation 364 [14/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 364 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.07>
ST_119 : Operation 365 [13/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 365 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.07>
ST_120 : Operation 366 [12/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 366 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.07>
ST_121 : Operation 367 [11/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 367 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.07>
ST_122 : Operation 368 [10/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 368 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.07>
ST_123 : Operation 369 [9/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 369 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.07>
ST_124 : Operation 370 [8/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 370 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.07>
ST_125 : Operation 371 [7/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 371 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.07>
ST_126 : Operation 372 [6/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 372 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.07>
ST_127 : Operation 373 [5/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 373 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.07>
ST_128 : Operation 374 [4/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 374 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.07>
ST_129 : Operation 375 [3/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 375 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.07>
ST_130 : Operation 376 [2/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 376 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.07>
ST_131 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %mat, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 40, [6 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 377 'specinterface' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/algo.c:49]   --->   Operation 378 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 379 [1/16] (6.07ns)   --->   "%moyenneXY_1 = fdiv float %somme_19, 2.000000e+01" [src/algo.c:57]   --->   Operation 379 'fdiv' 'moyenneXY_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 380 [1/1] (0.00ns)   --->   "ret float %moyenneXY_1" [src/algo.c:59]   --->   Operation 380 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mat]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mat_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mat_offset_read   (read         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln55         (zext         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr          (getelementptr) [ 011111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_req      (readreq      ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read     (read         ) [ 000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_1   (read         ) [ 000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_2   (read         ) [ 000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_3   (read         ) [ 000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_4   (read         ) [ 000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp               (fmul         ) [ 000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_5   (read         ) [ 000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_6   (read         ) [ 000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1             (fmul         ) [ 000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_7   (read         ) [ 000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_8   (read         ) [ 000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2             (fmul         ) [ 000000000000000000111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_9   (read         ) [ 000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
somme_s           (fadd         ) [ 000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_10  (read         ) [ 000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3             (fmul         ) [ 000000000000000000001111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_11  (read         ) [ 000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_12  (read         ) [ 000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4             (fmul         ) [ 000000000000000000000011111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_13  (read         ) [ 000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_14  (read         ) [ 000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
somme_1           (fadd         ) [ 000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5             (fmul         ) [ 011100000000000000000000111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_15  (read         ) [ 000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_16  (read         ) [ 000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6             (fmul         ) [ 011111111000000000000000001111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_17  (read         ) [ 000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_18  (read         ) [ 000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7             (fmul         ) [ 011111111111110000000000000011111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_19  (read         ) [ 000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
somme_2           (fadd         ) [ 000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_20  (read         ) [ 000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8             (fmul         ) [ 011111111111111111110000000000111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_21  (read         ) [ 000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_22  (read         ) [ 000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9             (fmul         ) [ 011111111111111111111111100000001111111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_23  (read         ) [ 000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_24  (read         ) [ 000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
somme_3           (fadd         ) [ 000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s             (fmul         ) [ 011111111111111111111111111111000011111111111111111111111111111111111100000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_25  (read         ) [ 000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_26  (read         ) [ 000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10            (fmul         ) [ 011111111111111111111111111111111110111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000]
mat_addr_read_27  (read         ) [ 000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_28  (read         ) [ 010000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11            (fmul         ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000000000]
mat_addr_read_29  (read         ) [ 010000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
somme_4           (fadd         ) [ 011100000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_30  (read         ) [ 011100000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12            (fmul         ) [ 011111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000000000000]
mat_addr_read_31  (read         ) [ 011100000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_32  (read         ) [ 011111000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13            (fmul         ) [ 011111111111111111111111111111111111111110111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000]
mat_addr_read_33  (read         ) [ 001111000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_34  (read         ) [ 000111110000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
somme_5           (fadd         ) [ 000011111000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14            (fmul         ) [ 011111111111111111111111111111111111111110001111111111111111111111111111111111111111111111111110000000000000000000000000000000000000]
mat_addr_read_35  (read         ) [ 000011110000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_36  (read         ) [ 000001111100000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15            (fmul         ) [ 011111111111111111111111111111111111111110000011111111111111111111111111111111111111111111111111111110000000000000000000000000000000]
mat_addr_read_37  (read         ) [ 000000111100000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mat_addr_read_38  (read         ) [ 000000011111000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16            (fmul         ) [ 011111111111111111111111111111111111111110000000111111111111111111111111111111111111111111111111111111111100000000000000000000000000]
mat_addr_read_39  (read         ) [ 000000001111000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000]
somme_6           (fadd         ) [ 000000000111110000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17            (fmul         ) [ 011111111111111111111111111111111111111110000000001111111111111111111111111111111111111111111111111111111111111000000000000000000000]
tmp_18            (fmul         ) [ 011111111111111111111111111111111111111110000000000011111111111111111111111111111111111111111111111111111111111111110000000000000000]
somme_7           (fadd         ) [ 000000000000001111110000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000]
somme_8           (fadd         ) [ 000000000000000000001111100000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000]
somme_9           (fadd         ) [ 000000000000000000000000011111000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000]
somme_10          (fadd         ) [ 000000000000000000000000000000111110000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000]
somme_11          (fadd         ) [ 000000000000000000000000000000000001111100000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000]
somme_12          (fadd         ) [ 011110000000000000000000000000000000000010000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000]
somme_13          (fadd         ) [ 000001111100000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000]
somme_14          (fadd         ) [ 000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000]
somme_15          (fadd         ) [ 000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000]
somme_16          (fadd         ) [ 000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000]
somme_17          (fadd         ) [ 000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000]
somme_18          (fadd         ) [ 000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000]
somme_19          (fadd         ) [ 011111111111000000000000000000000000111110000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln49 (specpipeline ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
moyenneXY_1       (fdiv         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln59          (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mat">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mat_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mat_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="mat_offset_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="30" slack="0"/>
<pin id="38" dir="0" index="1" bw="30" slack="0"/>
<pin id="39" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_offset_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_readreq_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="7" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="mat_addr_req/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_read_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="7"/>
<pin id="52" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mat_addr_read/8 mat_addr_read_1/9 mat_addr_read_2/10 mat_addr_read_3/11 mat_addr_read_4/12 mat_addr_read_5/13 mat_addr_read_6/14 mat_addr_read_7/15 mat_addr_read_8/16 mat_addr_read_9/17 mat_addr_read_10/18 mat_addr_read_11/19 mat_addr_read_12/20 mat_addr_read_13/21 mat_addr_read_14/22 mat_addr_read_15/23 mat_addr_read_16/24 mat_addr_read_17/25 mat_addr_read_18/26 mat_addr_read_19/27 mat_addr_read_20/28 mat_addr_read_21/29 mat_addr_read_22/30 mat_addr_read_23/31 mat_addr_read_24/32 mat_addr_read_25/33 mat_addr_read_26/34 mat_addr_read_27/35 mat_addr_read_28/36 mat_addr_read_29/37 mat_addr_read_30/38 mat_addr_read_31/39 mat_addr_read_32/40 mat_addr_read_33/41 mat_addr_read_34/42 mat_addr_read_35/43 mat_addr_read_36/44 mat_addr_read_37/45 mat_addr_read_38/46 mat_addr_read_39/47 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="1"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="somme_s/14 somme_1/19 somme_2/24 somme_3/29 somme_4/34 somme_5/39 somme_6/44 somme_7/49 somme_8/55 somme_9/60 somme_10/65 somme_11/70 somme_12/75 somme_13/80 somme_14/85 somme_15/90 somme_16/96 somme_17/101 somme_18/106 somme_19/111 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="2"/>
<pin id="61" dir="0" index="1" bw="32" slack="1"/>
<pin id="62" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/10 tmp_1/12 tmp_2/14 tmp_3/16 tmp_4/18 tmp_5/20 tmp_6/22 tmp_7/24 tmp_8/26 tmp_9/28 tmp_s/30 tmp_10/32 tmp_11/34 tmp_12/36 tmp_13/38 tmp_14/40 tmp_15/42 tmp_16/44 tmp_17/46 tmp_18/48 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="32" slack="1"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="moyenneXY_1/116 "/>
</bind>
</comp>

<comp id="68" class="1005" name="reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="1"/>
<pin id="70" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_addr_read mat_addr_read_5 mat_addr_read_9 mat_addr_read_13 mat_addr_read_17 mat_addr_read_21 mat_addr_read_25 mat_addr_read_29 mat_addr_read_33 "/>
</bind>
</comp>

<comp id="74" class="1005" name="reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="1"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_addr_read_1 mat_addr_read_6 mat_addr_read_11 mat_addr_read_15 mat_addr_read_19 mat_addr_read_23 mat_addr_read_27 mat_addr_read_31 mat_addr_read_35 "/>
</bind>
</comp>

<comp id="80" class="1005" name="reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_addr_read_2 mat_addr_read_7 mat_addr_read_12 mat_addr_read_18 mat_addr_read_24 mat_addr_read_30 mat_addr_read_36 "/>
</bind>
</comp>

<comp id="86" class="1005" name="reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_addr_read_3 mat_addr_read_8 mat_addr_read_14 mat_addr_read_20 mat_addr_read_26 mat_addr_read_32 mat_addr_read_37 "/>
</bind>
</comp>

<comp id="92" class="1005" name="reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="1"/>
<pin id="94" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_addr_read_4 mat_addr_read_10 mat_addr_read_16 mat_addr_read_22 mat_addr_read_28 mat_addr_read_34 mat_addr_read_39 "/>
</bind>
</comp>

<comp id="98" class="1005" name="reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_3 "/>
</bind>
</comp>

<comp id="104" class="1005" name="reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="4"/>
<pin id="106" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 tmp_5 "/>
</bind>
</comp>

<comp id="109" class="1005" name="reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_s somme_1 somme_2 somme_3 somme_4 somme_5 somme_6 "/>
</bind>
</comp>

<comp id="114" class="1005" name="reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_7 somme_8 somme_9 somme_10 somme_11 somme_12 somme_13 "/>
</bind>
</comp>

<comp id="119" class="1005" name="reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_14 somme_15 somme_16 somme_17 somme_18 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln55_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="30" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln55/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mat_addr_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mat_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1005" name="mat_addr_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mat_addr "/>
</bind>
</comp>

<comp id="141" class="1005" name="tmp_2_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="7"/>
<pin id="143" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="tmp_4_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="13"/>
<pin id="148" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="tmp_6_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="19"/>
<pin id="153" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="156" class="1005" name="tmp_7_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="22"/>
<pin id="158" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="161" class="1005" name="tmp_8_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="26"/>
<pin id="163" dir="1" index="1" bw="32" slack="26"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="166" class="1005" name="tmp_9_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="29"/>
<pin id="168" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="171" class="1005" name="tmp_s_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="32"/>
<pin id="173" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_10_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="35"/>
<pin id="178" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="181" class="1005" name="tmp_11_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="38"/>
<pin id="183" dir="1" index="1" bw="32" slack="38"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_12_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="41"/>
<pin id="188" dir="1" index="1" bw="32" slack="41"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_13_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="44"/>
<pin id="193" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="196" class="1005" name="tmp_14_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="47"/>
<pin id="198" dir="1" index="1" bw="32" slack="47"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_15_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="51"/>
<pin id="203" dir="1" index="1" bw="32" slack="51"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="206" class="1005" name="mat_addr_read_38_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2"/>
<pin id="208" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mat_addr_read_38 "/>
</bind>
</comp>

<comp id="211" class="1005" name="tmp_16_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="54"/>
<pin id="213" dir="1" index="1" bw="32" slack="54"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="216" class="1005" name="tmp_17_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="57"/>
<pin id="218" dir="1" index="1" bw="32" slack="57"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_18_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="60"/>
<pin id="223" dir="1" index="1" bw="32" slack="60"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="226" class="1005" name="somme_19_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="somme_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="58"><net_src comp="12" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="71"><net_src comp="49" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="73"><net_src comp="68" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="77"><net_src comp="49" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="79"><net_src comp="74" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="83"><net_src comp="49" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="85"><net_src comp="80" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="89"><net_src comp="49" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="95"><net_src comp="49" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="59" pin=1"/></net>

<net id="101"><net_src comp="59" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="103"><net_src comp="98" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="107"><net_src comp="59" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="112"><net_src comp="54" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="117"><net_src comp="54" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="122"><net_src comp="54" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="127"><net_src comp="36" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="124" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="128" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="140"><net_src comp="135" pin="1"/><net_sink comp="49" pin=1"/></net>

<net id="144"><net_src comp="59" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="149"><net_src comp="59" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="154"><net_src comp="59" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="159"><net_src comp="59" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="164"><net_src comp="59" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="169"><net_src comp="59" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="174"><net_src comp="59" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="179"><net_src comp="59" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="184"><net_src comp="59" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="189"><net_src comp="59" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="194"><net_src comp="59" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="199"><net_src comp="59" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="204"><net_src comp="59" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="209"><net_src comp="49" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="59" pin=0"/></net>

<net id="214"><net_src comp="59" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="219"><net_src comp="59" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="224"><net_src comp="59" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="229"><net_src comp="54" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mat | {}
	Port: mat_offset | {}
 - Input state : 
	Port: moyenneXY : mat | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
	Port: moyenneXY : mat_offset | {1 }
  - Chain level:
	State 1
		mat_addr : 1
		mat_addr_req : 2
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
		ret_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fdiv   |          grp_fu_63         |    0    |   761   |   994   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_54         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_59         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|   read   | mat_offset_read_read_fu_36 |    0    |    0    |    0    |
|          |       grp_read_fu_49       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_42     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      zext_ln55_fu_124      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   1109  |   1705  |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|mat_addr_read_38_reg_206|   32   |
|    mat_addr_reg_135    |   32   |
|         reg_104        |   32   |
|         reg_109        |   32   |
|         reg_114        |   32   |
|         reg_119        |   32   |
|         reg_68         |   32   |
|         reg_74         |   32   |
|         reg_80         |   32   |
|         reg_86         |   32   |
|         reg_92         |   32   |
|         reg_98         |   32   |
|    somme_19_reg_226    |   32   |
|     tmp_10_reg_176     |   32   |
|     tmp_11_reg_181     |   32   |
|     tmp_12_reg_186     |   32   |
|     tmp_13_reg_191     |   32   |
|     tmp_14_reg_196     |   32   |
|     tmp_15_reg_201     |   32   |
|     tmp_16_reg_211     |   32   |
|     tmp_17_reg_216     |   32   |
|     tmp_18_reg_221     |   32   |
|      tmp_2_reg_141     |   32   |
|      tmp_4_reg_146     |   32   |
|      tmp_6_reg_151     |   32   |
|      tmp_7_reg_156     |   32   |
|      tmp_8_reg_161     |   32   |
|      tmp_9_reg_166     |   32   |
|      tmp_s_reg_171     |   32   |
+------------------------+--------+
|          Total         |   928  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_42 |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_54     |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_54     |  p1  |  19  |  32  |   608  ||    93   |
|     grp_fu_59     |  p0  |   6  |  32  |   192  ||    33   |
|     grp_fu_59     |  p1  |   5  |  32  |   160  ||    27   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1152  || 9.78725 ||   183   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  1109  |  1705  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   183  |
|  Register |    -   |    -   |   928  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    9   |  2037  |  1888  |
+-----------+--------+--------+--------+--------+
