Record=SubProject|ProjectPath=Embedded\Actel_CoreMP7_UART.PrjEmb
Record=TopLevelDocument|FileName=Actel_CoreMP7_UART.SchDoc
Record=NEXUS_CORE|ComponentDesignator=U3|BaseComponentDesignator=U3|DocumentName=Actel_CoreMP7_UART.SchDoc|LibraryReference=COREMP7|NexusDeviceId=COREMP7|SubProjectPath=Embedded\Actel_CoreMP7_UART.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=SVIDOHLE|Description=CoreMP7 RISC Processor|Comment=COREMP7|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=2|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0116 Using the ARM Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0131 ARM Embedded Tools Reference.pdf|ComponentLink4Description=Manufacturers D&ata Sheet|ComponentLink4URL=http://www.actel.com/documents/CoreMP7_DS.pdf|ConfigurationParameters={}Version[1.0]{}Option_Processor[8]{}Option_Memory[1]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL= |IncludeInDSF=__COREMP7__|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=COREMP7|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[GPIO]{}Memory_Depth[0x0002]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[ARM:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U2]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[UART]{}Memory_Depth[0x0010]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF100000]{}Memory_BusType[ARM:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U2]{}Memory_FillBitPattern[]{}Memory_Interrupts[0]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[NEXUS_CORE]{}ComponentDesignator[irom]{}Memory_Depth[2k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x00000000]{}Memory_BusType[ARM:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[5k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[ARM:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U4]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[3k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x01001400]{}Memory_BusType[ARM:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=03-May-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=Actel_CoreMP7_UART.SchDoc|LibraryReference=RAMSEB|NexusDeviceId=RAMSEB|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=KPLHPPBB|Description=Single Port Random Access Memory With Enable, Byte Write Enable|Comment=RAMSEB|Component Kind=Standard|Footprint= |FunctionalClass=Memory|HelpURL=CR0118 FPGA Generic Library Guide.pdf#page=419|LastRevisionNo=1.00.00|Library Name=FPGA Generic.IntLib|Library Reference=RAMSEB|Memory_ByteWrites=True|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=2048|Memory_EnablePin=True|Memory_Type=RAM_SinglePortBlock|Memory_Width=32|Nexus_Core=Memory_Program|PCB3D= |Published=12-Jan-2005|Publisher=Altium Limited|Signal Integrity= |Simulation= |SubClass=RAM
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=Actel_CoreMP7_UART.SchDoc|LibraryReference=RAMSEB|SubProjectPath= |Configuration= |Description=Single Port Random Access Memory With Enable, Byte Write Enable|SubPartUniqueId1=KPLHPPBB|SubPartDocPath1=Actel_CoreMP7_UART.SchDoc|Comment=RAMSEB|Component Kind=Standard|Footprint= |FunctionalClass=Memory|HelpURL=CR0118 FPGA Generic Library Guide.pdf#page=419|LastRevisionNo=1.00.00|Library Name=FPGA Generic.IntLib|Library Reference=RAMSEB|Memory_ByteWrites=True|Memory_ClockEdge=Rising|Memory_ContentFile= |Memory_Depth=2048|Memory_EnablePin=True|Memory_Type=RAM_SinglePortBlock|Memory_Width=32|Nexus_Core=Memory_Program|PCB3D= |Published=12-Jan-2005|Publisher=Altium Limited|Signal Integrity= |Simulation= |SubClass=RAM
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U3|DocumentName=Actel_CoreMP7_UART.SchDoc|LibraryReference=COREMP7|SubProjectPath=Embedded\Actel_CoreMP7_UART.PrjEmb|Configuration= |Description=CoreMP7 RISC Processor|SubPartUniqueId1=SVIDOHLE|SubPartDocPath1=Actel_CoreMP7_UART.SchDoc|Comment=COREMP7|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=2|ComponentLink2Description=Embedded &Tools Guide|ComponentLink2URL=GU0116 Using the ARM Embedded Tools.pdf|ComponentLink3Description=Embedded T&echnical References|ComponentLink3URL=TR0131 ARM Embedded Tools Reference.pdf|ComponentLink4Description=Manufacturers D&ata Sheet|ComponentLink4URL=http://www.actel.com/documents/CoreMP7_DS.pdf|ConfigurationParameters={}Version[1.0]{}Option_Processor[8]{}Option_Memory[1]{}Option_MDU[0]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL= |IncludeInDSF=__COREMP7__|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=COREMP7|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[GPIO]{}Memory_Depth[0x0002]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[ARM:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U2]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[PERIPHERAL]{}ComponentDesignator[UART]{}Memory_Depth[0x0010]{}Memory_UsageType[peripheral]{}ProgramDownloadAddress[0xFF100000]{}Memory_BusType[ARM:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U2]{}Memory_FillBitPattern[]{}Memory_Interrupts[0]{n}Record[CODE_EXPORT]{}ExportType[1]{n}Record[NEXUS_CORE]{}ComponentDesignator[irom]{}Memory_Depth[2k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x00000000]{}Memory_BusType[ARM:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xrom]{}Memory_Depth[5k]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[ARM:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U4]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[xram]{}Memory_Depth[3k]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x01001400]{}Memory_BusType[ARM:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=03-May-2007|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=M7A3PE600-FG484|DeviceName=M7A3PE600-FG484
