$date
	Sun Aug  6 23:08:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module startup $end
$scope module core $end
$var wire 1 ! clk $end
$var wire 5 " reg_read_addr [4:0] $end
$var wire 5 # reg_write_addr [4:0] $end
$var wire 32 $ reg_write_data [31:0] $end
$var wire 1 % rst $end
$var wire 32 & reg_read_data [31:0] $end
$var reg 3 ' stage [2:0] $end
$scope module regfile $end
$var wire 1 ! clk $end
$var wire 5 ( reg_read_addr [4:0] $end
$var wire 32 ) reg_read_data [31:0] $end
$var wire 5 * reg_write_addr [4:0] $end
$var wire 32 + reg_write_data [31:0] $end
$var integer 32 , i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100000 ,
bz +
bz *
bx )
bz (
bx '
bx &
0%
bz $
bz #
bz "
1!
$end
#5000
0!
#10000
1%
1!
#15000
0!
#20000
b0 '
0%
1!
#25000
0!
#30000
b1 '
1!
#35000
0!
#40000
b10 '
1!
#45000
0!
#50000
b11 '
1!
#55000
0!
#60000
b100 '
1!
#65000
0!
#70000
b0 '
1!
#75000
0!
#80000
b1 '
1!
#85000
0!
#90000
b10 '
1!
#95000
0!
#100000
b11 '
1!
#105000
0!
#110000
b100 '
1!
#115000
0!
#120000
b0 '
1!
#125000
0!
#130000
b1 '
1!
#135000
0!
#140000
b10 '
1!
#145000
0!
#150000
b11 '
1!
#155000
0!
#160000
b100 '
1!
#165000
0!
#170000
b0 '
1!
#175000
0!
#180000
b1 '
1!
#185000
0!
#190000
b10 '
1!
#195000
0!
#200000
b11 '
1!
#205000
0!
#210000
b100 '
1!
#215000
0!
#220000
b0 '
1!
#225000
0!
#230000
b1 '
1!
#235000
0!
#240000
b10 '
1!
#245000
0!
#250000
b11 '
1!
#255000
0!
#260000
b100 '
1!
#265000
0!
#270000
b0 '
1!
#275000
0!
#280000
b1 '
1!
#285000
0!
#290000
b10 '
1!
#295000
0!
#300000
b11 '
1!
#305000
0!
#310000
b100 '
1!
#315000
0!
#320000
b0 '
1!
#325000
0!
#330000
b1 '
1!
#335000
0!
#340000
b10 '
1!
#345000
0!
#350000
b11 '
1!
#355000
0!
#360000
b100 '
1!
#365000
0!
#370000
b0 '
1!
#375000
0!
#380000
b1 '
1!
#385000
0!
#390000
b10 '
1!
#395000
0!
#400000
b11 '
1!
