5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd mbit_sel6.4.vcd -o mbit_sel6.4.cdd -v mbit_sel6.4.v
3 0 $root $root NA 0 0
3 0 main main mbit_sel6.4.v 1 17
1 b 0 80000 1 0 31 0 32 1 5 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 1 15 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 1 45 0 0 0 0 0 0 0
1 b 0 80000 1 0 31 0 32 1 55 0 0 0 0 0 0 0
3 0 foo main.f0 mbit_sel6.4.v 20 29
2 1 27 150015 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 27 f0011 0 1 400 0 0 bar
2 3 27 f0015 1 36 f006 1 2
1 incr 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 b 0 80000 1 0 3 0 4 1 5
1 a 0 80000 1 0 15 0 16 1 1 4 10 40
1 c 0 80000 1 0 3 0 4 1 1
1 bar 27 3000f 1 0 0 0 1 1 2
4 3 3 3
3 0 foo main.f1 mbit_sel6.4.v 20 29
2 4 27 150015 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 5 27 f0011 0 1 400 0 0 bar
2 6 27 f0015 1 36 f006 4 5
1 incr 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 b 0 80000 1 0 3 0 4 1 15
1 a 0 80000 1 0 15 0 16 1 1 4 10 40
1 c 0 80000 1 0 3 0 4 1 4
1 bar 27 3000f 1 0 1 0 2 1 a
4 6 6 6
3 0 foo main.f2 mbit_sel6.4.v 20 29
2 7 27 150015 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 8 27 f0011 0 1 400 0 0 bar
2 9 27 f0015 1 36 f006 7 8
1 incr 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 b 0 80000 1 0 3 0 4 1 45
1 a 0 80000 1 0 15 0 16 1 1 4 10 40
1 c 0 80000 1 0 3 0 4 1 10
1 bar 27 3000f 1 0 3 0 4 1 aa
4 9 9 9
3 0 foo main.f3 mbit_sel6.4.v 20 29
2 10 27 150015 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 11 27 f0011 0 1 400 0 0 bar
2 12 27 f0015 1 36 f006 10 11
1 incr 0 80000 1 0 31 0 32 1 10 0 0 0 0 0 0 0
1 b 0 80000 1 0 3 0 4 1 55
1 a 0 80000 1 0 15 0 16 1 1 4 10 40
1 c 0 80000 1 0 3 0 4 1 40
1 bar 27 3000f 1 0 7 0 8 1 aa aa
4 12 12 12
