Date Thu Nov GMT Server NCSA Content type text html The Chinook Project The Chinook Project shiNOOK chinook salmon large salmon Oncorhynchus tshawytscha the Pacific Amer Ind name tribe warm dry wind which blows east the Rocky Mountains warm wet southerly wind west the Rocky Mountains rare American sled doga hardware software synthesis CAD tool for real time embedded systems Chinook hardware software synthesis CAD tool for embedded systems designed for control dominated reactive systems under timing constraints Chinook maps behavioral description the user target architecture filling all the details needed build the complete system This enables designers make informed design decisions the high level early the design cycle rather than reiterate after having worked out all the low level details Retargetability will not only make the designs more maintainable but also enables the designer take advantage new technologies instead being tied down legacy code Chinook currently under active development new generation Currently are actively working software architecture synthesis interprocessor communication synthesis and efficient and accurate simulation More details will become available shortly Chinook characterized follows meets timing constraints rather than trying maximize average performance utilization assumes manual partitioning because believe the issues are too intricate and sometimes not even technical want the designers evaluate different architectures rather than forcing single fixed Processor Bus ASIC architecture synthesize software architectures rather than rely off the shelf real time kernels because they discourage retargeting The first version the Chinook synthesis tool was operational November Version roe was shown DAC Design Automation Conference San Diego June Its main features include automatic connection between the processor and peripheral devices generation sequential code from concurrent description and synthesizing device drivers Its inputs Verilog and outputs hardware netlist needed connect the hardware components together and the software program run the processor The main topics include the interfacing problem between hardware and software components scheduling under timing constraints and partitioning functionality improved version was demonstrated the NATO summer school CodeDesign Tremezzo Italy June incorporated several more interface synthesis techniques including memory mapped more efficient code generation and new simulator ChinookersFacultyGaetano BorrielloGraduate students Pai Chou Ross OrtegaKen HinesIan MacDuff Recent sElizabeth WalkupScott Hauck Henrik HulgaardStaffLarry McMurchieList PapersChinook sponsorsARPA under contract National Science Foundation under Grant MIP National Science Graduate Fellowship Walkup Patricia Roberts Harris Fellowship Ortega GTE Graduate Fellowship Chou Embedded LinksUniversity WashingtonLast updated Tue Nov PDT 