Analysis & Synthesis report for project4
Thu Dec 05 00:31:26 2013
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "transmitter:transx|crc:crccalc"
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 05 00:31:26 2013      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; project4                                   ;
; Top-level Entity Name              ; project4                                   ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 41                                         ;
;     Total combinational functions  ; 27                                         ;
;     Dedicated logic registers      ; 22                                         ;
; Total registers                    ; 22                                         ;
; Total pins                         ; 17                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; project4           ; project4           ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; crc/crc.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/crc/crc.sv                         ;         ;
; baudratedivisor/baudratedivisor.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/baudratedivisor/baudratedivisor.sv ;         ;
; regoneinterrupt/regoneinterrupt.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/regoneinterrupt/regoneinterrupt.sv ;         ;
; statusregister/statusregister.sv   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/statusregister/statusregister.sv   ;         ;
; tristate.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/tristate.sv                        ;         ;
; project4.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/project4.sv                        ;         ;
; onefourbusdecode.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/onefourbusdecode.sv                ;         ;
; interruptlogic.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/interruptlogic.sv                  ;         ;
; fouronebusmux.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/fouronebusmux.sv                   ;         ;
; transmit.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/transmit.sv                        ;         ;
; transmitter.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/Hardy/Documents/GitHub/ECS154A/project4/transmitter.sv                     ;         ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 17               ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; CLK~input        ;
; Maximum fan-out          ; 18               ;
; Total fan-out            ; 198              ;
; Average fan-out          ; 2.18             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                 ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name             ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------+--------------+
; |project4                  ; 27 (4)            ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 17   ; 0            ; |project4                       ; work         ;
;    |baudratedivisor:brd|   ; 6 (6)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |project4|baudratedivisor:brd   ; work         ;
;    |fouronebusmux:readbus| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |project4|fouronebusmux:readbus ; work         ;
;    |interruptlogic:il|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |project4|interruptlogic:il     ; work         ;
;    |regoneinterrupt:im|    ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |project4|regoneinterrupt:im    ; work         ;
;    |statusregister:sr|     ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |project4|statusregister:sr     ; work         ;
;    |transmit:txfifo|       ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |project4|transmit:txfifo       ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+----------------------------------------------+----------------------------------------+
; Register name                                ; Reason for Removal                     ;
+----------------------------------------------+----------------------------------------+
; statusregister:sr|out[1]                     ; Stuck at GND due to stuck port data_in ;
; transmitter:transx|crc:crccalc|dataout[0,7]  ; Stuck at GND due to stuck port clear   ;
; transmitter:transx|crc:crccalc|dataout[1..6] ; Lost fanout                            ;
; statusregister:sr|out[3..7]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 14       ;                                        ;
+----------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                 ;
+-------------------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                              ;
+-------------------------------------------+---------------------------+---------------------------------------------------------------------+
; statusregister:sr|out[1]                  ; Stuck at GND              ; transmitter:transx|crc:crccalc|dataout[0],                          ;
;                                           ; due to stuck port data_in ; transmitter:transx|crc:crccalc|dataout[3],                          ;
;                                           ;                           ; transmitter:transx|crc:crccalc|dataout[2],                          ;
;                                           ;                           ; transmitter:transx|crc:crccalc|dataout[1], statusregister:sr|out[3] ;
; transmitter:transx|crc:crccalc|dataout[7] ; Stuck at GND              ; transmitter:transx|crc:crccalc|dataout[6],                          ;
;                                           ; due to stuck port clear   ; transmitter:transx|crc:crccalc|dataout[5],                          ;
;                                           ;                           ; transmitter:transx|crc:crccalc|dataout[4]                           ;
+-------------------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 22    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 16    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; baudratedivisor:brd|out[0]             ; 1       ;
; baudratedivisor:brd|out[2]             ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |project4|fouronebusmux:readbus|Mux6 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project4|fouronebusmux:readbus|Mux7 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "transmitter:transx|crc:crccalc"                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; dataout[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Dec 05 00:31:23 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project4 -c project4
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/altera/13.1/quartus/bin64/assignment_defaults.qdf
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file crc/crc.sv
    Info (12023): Found entity 1: crc
Info (12021): Found 1 design units, including 1 entities, in source file baudratedivisor/baudratedivisor.sv
    Info (12023): Found entity 1: baudratedivisor
Info (12021): Found 1 design units, including 1 entities, in source file regoneinterrupt/regoneinterrupt.sv
    Info (12023): Found entity 1: regoneinterrupt
Info (12021): Found 1 design units, including 1 entities, in source file statusregister/statusregister.sv
    Info (12023): Found entity 1: statusregister
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate
Info (12021): Found 1 design units, including 1 entities, in source file project4.sv
    Info (12023): Found entity 1: project4
Info (12021): Found 1 design units, including 1 entities, in source file onefourbusdecode.sv
    Info (12023): Found entity 1: onefourbusdecode
Info (12021): Found 1 design units, including 1 entities, in source file interruptlogic.sv
    Info (12023): Found entity 1: interruptlogic
Info (12021): Found 1 design units, including 1 entities, in source file fouronebusmux.sv
    Info (12023): Found entity 1: fouronebusmux
Info (12021): Found 1 design units, including 1 entities, in source file transmit.sv
    Info (12023): Found entity 1: transmit
Info (12021): Found 1 design units, including 1 entities, in source file transmitter.sv
    Info (12023): Found entity 1: transmitter
Info (12021): Found 1 design units, including 1 entities, in source file receive.sv
    Info (12023): Found entity 1: receive
Info (12127): Elaborating entity "project4" for the top level hierarchy
Info (12128): Elaborating entity "tristate" for hierarchy "tristate:ts"
Info (12128): Elaborating entity "onefourbusdecode" for hierarchy "onefourbusdecode:busdmx"
Info (12128): Elaborating entity "fouronebusmux" for hierarchy "fouronebusmux:readbus"
Info (12128): Elaborating entity "statusregister" for hierarchy "statusregister:sr"
Info (12128): Elaborating entity "regoneinterrupt" for hierarchy "regoneinterrupt:im"
Info (12128): Elaborating entity "transmit" for hierarchy "transmit:txfifo"
Critical Warning (10237): Verilog HDL warning at transmit.sv(13): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Info (12128): Elaborating entity "baudratedivisor" for hierarchy "baudratedivisor:brd"
Info (12128): Elaborating entity "interruptlogic" for hierarchy "interruptlogic:il"
Info (12128): Elaborating entity "transmitter" for hierarchy "transmitter:transx"
Warning (10240): Verilog HDL Always Construct warning at transmitter.sv(25): inferring latch(es) for variable "reset", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at transmitter.sv(25): inferring latch(es) for variable "TXI", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at transmitter.sv(25): inferring latch(es) for variable "TX", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at transmitter.sv(25): inferring latch(es) for variable "baudcounter", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at transmitter.sv(25): inferring latch(es) for variable "statemachine", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at transmitter.sv(25): inferring latch(es) for variable "en", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at transmitter.sv(25): inferring latch(es) for variable "crcin", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at transmitter.sv(25): inferring latch(es) for variable "framesizecounter", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at transmitter.sv(25): inferring latch(es) for variable "bytecounter", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at transmitter.sv(25): inferring latch(es) for variable "framecounter", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "crcin" at transmitter.sv(25)
Info (10041): Inferred latch for "en" at transmitter.sv(25)
Info (10041): Inferred latch for "TX" at transmitter.sv(25)
Info (10041): Inferred latch for "TXI" at transmitter.sv(25)
Info (10041): Inferred latch for "reset" at transmitter.sv(25)
Info (10041): Inferred latch for "framecounter[0]" at transmitter.sv(26)
Info (10041): Inferred latch for "framecounter[1]" at transmitter.sv(26)
Info (10041): Inferred latch for "framecounter[2]" at transmitter.sv(26)
Info (10041): Inferred latch for "framecounter[3]" at transmitter.sv(26)
Info (10041): Inferred latch for "bytecounter[0]" at transmitter.sv(26)
Info (10041): Inferred latch for "bytecounter[1]" at transmitter.sv(26)
Info (10041): Inferred latch for "bytecounter[2]" at transmitter.sv(26)
Info (10041): Inferred latch for "framesizecounter[0]" at transmitter.sv(26)
Info (10041): Inferred latch for "framesizecounter[1]" at transmitter.sv(26)
Info (10041): Inferred latch for "statemachine.100" at transmitter.sv(26)
Info (10041): Inferred latch for "statemachine.011" at transmitter.sv(26)
Info (10041): Inferred latch for "statemachine.010" at transmitter.sv(26)
Info (10041): Inferred latch for "statemachine.001" at transmitter.sv(26)
Info (10041): Inferred latch for "statemachine.000" at transmitter.sv(26)
Info (10041): Inferred latch for "baudcounter[0]" at transmitter.sv(26)
Info (10041): Inferred latch for "baudcounter[1]" at transmitter.sv(26)
Info (10041): Inferred latch for "baudcounter[2]" at transmitter.sv(26)
Info (10041): Inferred latch for "baudcounter[3]" at transmitter.sv(26)
Info (10041): Inferred latch for "baudcounter[4]" at transmitter.sv(26)
Info (10041): Inferred latch for "baudcounter[5]" at transmitter.sv(26)
Info (10041): Inferred latch for "baudcounter[6]" at transmitter.sv(26)
Info (10041): Inferred latch for "baudcounter[7]" at transmitter.sv(26)
Info (12128): Elaborating entity "crc" for hierarchy "transmitter:transx|crc:crccalc"
Warning (14025): LATCH primitive "transmitter:transx|statemachine.011_634" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|statemachine.010_656" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|statemachine.001_678" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|statemachine.000_700" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|baudcounter[1]" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|baudcounter[2]" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|baudcounter[3]" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|baudcounter[4]" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|baudcounter[5]" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|baudcounter[6]" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|baudcounter[7]" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|crcin" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|TX" is permanently disabled
Warning (14025): LATCH primitive "transmitter:transx|TXI" is permanently disabled
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "TX" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Hardy/Documents/GitHub/ECS154A/project4/project4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RX"
Info (21057): Implemented 58 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 41 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 550 megabytes
    Info: Processing ended: Thu Dec 05 00:31:26 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Hardy/Documents/GitHub/ECS154A/project4/project4.map.smsg.


