

================================================================
== Vivado HLS Report for 'dut_conv1'
================================================================
* Date:           Wed Dec 14 20:04:13 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        fixed_64_4_20.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  562933|  23508385|  562933|  23508385|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+-----------------+-----------+-----------+---------+----------+
        |                   |      Latency      |    Iteration    |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min  |    max   |     Latency     |  achieved |   target  |  Count  | Pipelined|
        +-------------------+--------+----------+-----------------+-----------+-----------+---------+----------+
        |- LOOP_N           |  562932|  23508384| 93822 ~ 1469274 |          -|          -|  6 ~ 16 |    no    |
        | + LOOP_X          |   93820|   1469272|   9382 ~ 52474  |          -|          -| 10 ~ 28 |    no    |
        |  ++ LOOP_Y        |    9380|     52472|    938 ~ 1874   |          -|          -| 10 ~ 28 |    no    |
        |   +++ LOOP_M      |     936|      1872|              312|          -|          -|  3 ~ 6  |    no    |
        |    ++++ LOOP_C    |     310|       310|               62|          -|          -|        5|    no    |
        |     +++++ LOOP_R  |      60|        60|               12|          -|          -|        5|    no    |
        +-------------------+--------+----------+-----------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      4|       0|    163|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    150|
|Register         |        -|      -|     399|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      9|     747|   1024|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      4|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance              |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U1  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U2   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                |                                  |        0|      5|  348|  711|
    +-------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |conv1_weight_U  |dut_conv1_conv1_weight  |        1|  0|   0|   450|   32|     1|        14400|
    |conv2_weight_U  |dut_conv1_conv2_weight  |        8|  0|   0|  2400|   32|     1|        76800|
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                        |        9|  0|   0|  2850|   64|     2|        91200|
    +----------------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_382_p2       |     *    |      1|  0|   0|           9|           6|
    |tmp5_fu_541_p2       |     *    |      1|  0|   0|           8|           7|
    |tmp_13_fu_345_p2     |     *    |      1|  0|   4|           6|           5|
    |tmp_22_fu_449_p2     |     *    |      1|  0|   2|           7|           5|
    |O_fu_295_p2          |     +    |      0|  0|   6|           4|           6|
    |c_2_fu_473_p2        |     +    |      0|  0|   3|           3|           1|
    |i_index_fu_555_p2    |     +    |      0|  0|   1|          13|          13|
    |m_3_fu_433_p2        |     +    |      0|  0|   3|           3|           1|
    |n_2_fu_339_p2        |     +    |      0|  0|   5|           5|           1|
    |next_mul3_fu_321_p2  |     +    |      0|  0|   7|           7|           7|
    |next_mul_fu_415_p2   |     +    |      0|  0|   8|           8|           8|
    |o_index_fu_410_p2    |     +    |      0|  0|  14|          14|          14|
    |r_2_fu_498_p2        |     +    |      0|  0|   3|           3|           1|
    |tmp1_fu_504_p2       |     +    |      0|  0|   1|           8|           8|
    |tmp2_fu_551_p2       |     +    |      0|  0|   1|          13|          13|
    |tmp4_fu_510_p2       |     +    |      0|  0|   1|           8|           8|
    |tmp6_fu_523_p2       |     +    |      0|  0|   5|           5|           5|
    |tmp7_fu_479_p2       |     +    |      0|  0|  12|          12|          12|
    |tmp_21_fu_439_p2     |     +    |      0|  0|   7|           7|           7|
    |tmp_fu_373_p2        |     +    |      0|  0|   9|           9|           9|
    |w_index_fu_533_p2    |     +    |      0|  0|  12|          12|          12|
    |x_2_fu_367_p2        |     +    |      0|  0|   5|           5|           1|
    |y_2_fu_404_p2        |     +    |      0|  0|   5|           5|           1|
    |exitcond1_fu_467_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_399_p2  |   icmp   |      0|  0|   3|           6|           6|
    |exitcond_fu_492_p2   |   icmp   |      0|  0|   2|           3|           3|
    |tmp_15_fu_362_p2     |   icmp   |      0|  0|   3|           6|           6|
    |tmp_18_fu_428_p2     |   icmp   |      0|  0|   2|           4|           4|
    |tmp_s_fu_334_p2      |   icmp   |      0|  0|   3|           6|           6|
    |p_pn_v_fu_565_p3     |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0| 163|         203|         211|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  15|         19|    1|         19|
    |c_reg_247         |   3|          2|    3|          6|
    |m_reg_212         |   3|          2|    3|          6|
    |n_reg_154         |   5|          2|    5|         10|
    |phi_mul2_reg_165  |   7|          2|    7|         14|
    |phi_mul_reg_223   |   8|          2|    8|         16|
    |r_reg_270         |   3|          2|    3|          6|
    |sum_1_reg_235     |  32|          2|   32|         64|
    |sum_2_reg_258     |  32|          2|   32|         64|
    |sum_reg_199       |  32|          2|   32|         64|
    |x_reg_177         |   5|          2|    5|         10|
    |y_reg_188         |   5|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             | 150|         41|  136|        289|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |I_cast4_reg_608        |   7|   0|    8|          1|
    |I_cast_reg_613         |   7|   0|   13|          6|
    |M_cast_reg_603         |   4|   0|    7|          3|
    |O_cast20_cast_reg_593  |   6|   0|   14|          8|
    |O_cast_cast_reg_598    |   6|   0|    9|          3|
    |O_reg_587              |   6|   0|    6|          0|
    |ap_CS_fsm              |  18|   0|   18|          0|
    |c_2_reg_698            |   3|   0|    3|          0|
    |c_cast1_reg_690        |   3|   0|   13|         10|
    |c_reg_247              |   3|   0|    3|          0|
    |m_3_reg_680            |   3|   0|    3|          0|
    |m_reg_212              |   3|   0|    3|          0|
    |n_2_reg_626            |   5|   0|    5|          0|
    |n_reg_154              |   5|   0|    5|          0|
    |next_mul3_reg_618      |   7|   0|    7|          0|
    |next_mul_reg_672       |   8|   0|    8|          0|
    |o_index_reg_667        |  14|   0|   14|          0|
    |p_pn_reg_756           |  32|   0|   32|          0|
    |p_pn_v_reg_746         |  32|   0|   32|          0|
    |phi_mul2_reg_165       |   7|   0|    7|          0|
    |phi_mul_reg_223        |   8|   0|    8|          0|
    |r_2_reg_711            |   3|   0|    3|          0|
    |r_reg_270              |   3|   0|    3|          0|
    |sum_1_reg_235          |  32|   0|   32|          0|
    |sum_2_reg_258          |  32|   0|   32|          0|
    |sum_reg_199            |  32|   0|   32|          0|
    |tmp3_reg_649           |  14|   0|   14|          0|
    |tmp4_reg_716           |   8|   0|    8|          0|
    |tmp5_reg_726           |  13|   0|   13|          0|
    |tmp7_reg_703           |  12|   0|   12|          0|
    |tmp_13_reg_631         |   9|   0|    9|          0|
    |tmp_22_reg_685         |  12|   0|   12|          0|
    |w_index_reg_721        |  12|   0|   12|          0|
    |x_2_reg_644            |   5|   0|    5|          0|
    |x_cast1_reg_636        |   5|   0|    8|          3|
    |x_reg_177              |   5|   0|    5|          0|
    |y_2_reg_662            |   5|   0|    5|          0|
    |y_cast1_reg_654        |   5|   0|   13|          8|
    |y_reg_188              |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 399|   0|  441|         42|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_done            | out |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   dut_conv1  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   dut_conv1  | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|M                  |  in |    4|   ap_none  |       M      |    scalar    |
|N                  |  in |    6|   ap_none  |       N      |    scalar    |
|I                  |  in |    7|   ap_none  |       I      |    scalar    |
|L                  |  in |    1|   ap_none  |       L      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

