library ieee;
use ieee.std_logic_1164.all;
--u1: entity work.divf(arqdivf) generic map(25) port map(clk, clk1);
entity divf is
port (clk: in std_logic:
		sal: out std_logic);
end entity

architecture arqdivf of divf is
signal conteo: integer range 0 to 25000000;
begin
	process(clk)
		begin
			if(rising_edge(clk)) then
				if(conteo <= 500) then
					snl <= '1';
				else
					snl <= '0';
				end if;
				if(conteo = 25000000) then
					conteo <= 0;
				else
					conteo <= conteo + 1;
				end if;
			end if;
		end process;
end architecture;