From 0c5d9ce06df8097c40b2a8ffb27f6f5b4227b6bf Mon Sep 17 00:00:00 2001
From: Siddharth Heroor <heroor@ti.com>
Date: Tue, 12 Apr 2011 22:07:15 +0530
Subject: [PATCH 1/3] CE Examples: Update memory map for EZSDK Release

---
 .../examples/servers/all_codecs/serverplatforms.xs |   16 ++++++++--------
 1 files changed, 8 insertions(+), 8 deletions(-)

diff --git a/examples/ti/sdo/ce/examples/servers/all_codecs/serverplatforms.xs b/examples/ti/sdo/ce/examples/servers/all_codecs/serverplatforms.xs
index 192179a..07fb2ed 100644
--- a/examples/ti/sdo/ce/examples/servers/all_codecs/serverplatforms.xs
+++ b/examples/ti/sdo/ce/examples/servers/all_codecs/serverplatforms.xs
@@ -230,48 +230,48 @@ var TI816X_DSP_MemoryMap = [
                 comment: "DDR3 Memory reserved for use by the A8",
                 name: "DDR3_HOST",
                 base: 0x80000000,
-                len:  0x0B000000    /* 176 MB */
+                len:  0x10000000    /* 256 MB */
             }],
             ["DDR3_DSP", {
                 comment: "DDR3 Memory reserved for use by the C674",
                 name: "DDR3_DSP",
-                base: 0x8B000000,
+                base: 0x94A00000,
                 len:  0x01800000    /* 24 MB */
             }],
             ["DDRALGHEAP", {
                 comment: "DDR3 Memory reserved for use by algorithms on the C674",
                 name: "DDRALGHEAP",
-                base: 0x8C800000,
+                base: 0x96200000,
                 len:  0x00800000    /* 8 MB */
             }],
             ["DDR3_SR1", {
                 comment: "DDR3 Memory reserved for use by SharedRegion 1",
                 name: "DDR3_SR1",
-                base: 0x8D000000,
+                base: 0x96A00000,
                 len:  0x00C00000    /* 12 MB */
             }],
             ["DDR3_HDVPSS", {
                 comment: "DDR3 Memory reserved for use by HDVPSS",
                 name: "DDR3_HDVPSS",
-                base: 0x8DC00000,
+                base: 0xA0000000,
                 len:  0x00200000    /* 2 MB */
             }],
             ["DDR3_V4L2", {
                 comment: "DDR3 Memory reserved for use by V4L2",
                 name: "DDR3_V4L2",
-                base: 0x8DE00000,
+                base: 0xA0200000,
                 len:  0x00200000    /* 2 MB */
             }],
             ["DDR3_SR0", {
                 comment: "DDR3 Memory reserved for use by SharedRegion 0",
                 name: "DDR3_SR0",
-                base: 0x8E000000,
+                base: 0x97600000,
                 len:  0x01000000    /* 16 MB */
             }],
             ["DDR3_M3", {
                 comment: "DDR3 Memory reserved for use by the M3 core",
                 name: "DDR3_M3",
-                base: 0x8F000000,
+                base: 0xAC000000,
                 len:  0x01000000    /* 16 MB */
             }],
 ];
-- 
1.7.0.4

