strict digraph "" {
	node [label="\N"];
	"40:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bf898750>",
		fillcolor=turquoise,
		label="40:BL
next_state <= SA;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6bfd6ba10>]",
		style=filled,
		typ=Block];
	"Leaf_31:AL"	[def_var="['next_state']",
		label="Leaf_31:AL"];
	"40:BL" -> "Leaf_31:AL"	[cond="[]",
		lineno=None];
	"48:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bf898790>",
		fillcolor=springgreen,
		label="48:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"49:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bf898850>",
		fillcolor=turquoise,
		label="49:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"48:IF" -> "49:BL"	[cond="['cur_state', 'SA']",
		label="(cur_state == SA)",
		lineno=48];
	"44:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bf898d50>",
		fillcolor=turquoise,
		label="44:BL
next_state <= SB;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6bf898c10>]",
		style=filled,
		typ=Block];
	"44:BL" -> "Leaf_31:AL"	[cond="[]",
		lineno=None];
	"50:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bf898890>",
		fillcolor=springgreen,
		label="50:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"51:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bf8988d0>",
		fillcolor=turquoise,
		label="51:BL
next_state <= SAB;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6bf898910>]",
		style=filled,
		typ=Block];
	"50:IF" -> "51:BL"	[cond="['b']",
		label="(b == 1'b1)",
		lineno=50];
	"31:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff6bf88b5d0>",
		clk_sens=False,
		fillcolor=gold,
		label="31:AL",
		sens="['cur_state', 'a', 'b']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['a', 'cur_state', 'IDLE', 'b', 'SA']"];
	"32:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bf88b550>",
		fillcolor=turquoise,
		label="32:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"31:AL" -> "32:BL"	[cond="[]",
		lineno=None];
	"43:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bf898e10>",
		fillcolor=springgreen,
		label="43:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"43:IF" -> "44:BL"	[cond="['b']",
		label="(b == 1'b1)",
		lineno=43];
	"33:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bf88b1d0>",
		fillcolor=springgreen,
		label="33:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"33:IF" -> "48:IF"	[cond="['cur_state', 'IDLE']",
		label="!((cur_state == IDLE))",
		lineno=33];
	"34:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bf88b210>",
		fillcolor=turquoise,
		label="34:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"33:IF" -> "34:BL"	[cond="['cur_state', 'IDLE']",
		label="(cur_state == IDLE)",
		lineno=33];
	"32:BL" -> "33:IF"	[cond="[]",
		lineno=None];
	"39:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bf898dd0>",
		fillcolor=springgreen,
		label="39:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"39:IF" -> "40:BL"	[cond="['a']",
		label="(a == 1'b1)",
		lineno=39];
	"39:IF" -> "43:IF"	[cond="['a']",
		label="!((a == 1'b1))",
		lineno=39];
	"35:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff6bf88b250>",
		fillcolor=springgreen,
		label="35:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"34:BL" -> "35:IF"	[cond="[]",
		lineno=None];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff6bf88b150>",
		fillcolor=turquoise,
		label="36:BL
next_state <= SAB;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff6bf898fd0>]",
		style=filled,
		typ=Block];
	"36:BL" -> "Leaf_31:AL"	[cond="[]",
		lineno=None];
	"35:IF" -> "39:IF"	[cond="['a', 'b']",
		label="!(((a == 1'b1) && (b == 1'b1)))",
		lineno=35];
	"35:IF" -> "36:BL"	[cond="['a', 'b']",
		label="((a == 1'b1) && (b == 1'b1))",
		lineno=35];
	"49:BL" -> "50:IF"	[cond="[]",
		lineno=None];
	"51:BL" -> "Leaf_31:AL"	[cond="[]",
		lineno=None];
}
