{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Web Edition " "Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 19 18:10:14 2018 " "Info: Processing started: Thu Jul 19 18:10:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Transmitter " "Info: Found entity 1: Transmitter" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dram Dram testmp.v(13) " "Info (10281): Verilog HDL Declaration information at testmp.v(13): object \"dram\" differs only in case from object \"Dram\" in the same scope" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pram Pram testmp.v(13) " "Info (10281): Verilog HDL Declaration information at testmp.v(13): object \"pram\" differs only in case from object \"Pram\" in the same scope" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file testmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 testmp " "Info: Found entity 1: testmp" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sregister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRegister " "Info: Found entity 1: SRegister" {  } { { "SRegister.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/SRegister.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Info: Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receiver " "Info: Found entity 1: Receiver" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 processor.v(13) " "Info (10281): Verilog HDL Declaration information at processor.v(13): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 processor.v(13) " "Info (10281): Verilog HDL Declaration information at processor.v(13): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 processor.v(13) " "Info (10281): Verilog HDL Declaration information at processor.v(13): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 processor.v(13) " "Info (10281): Verilog HDL Declaration information at processor.v(13): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 processor.v(13) " "Info (10281): Verilog HDL Declaration information at processor.v(13): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR processor.v(13) " "Info (10281): Verilog HDL Declaration information at processor.v(13): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR processor.v(13) " "Info (10281): Verilog HDL Declaration information at processor.v(13): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC processor.v(13) " "Info (10281): Verilog HDL Declaration information at processor.v(13): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC processor.v(13) " "Info (10281): Verilog HDL Declaration information at processor.v(13): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 Mux.v(3) " "Info (10281): Verilog HDL Declaration information at Mux.v(3): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 Mux.v(3) " "Info (10281): Verilog HDL Declaration information at Mux.v(3): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 Mux.v(3) " "Info (10281): Verilog HDL Declaration information at Mux.v(3): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 Mux.v(3) " "Info (10281): Verilog HDL Declaration information at Mux.v(3): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 Mux.v(3) " "Info (10281): Verilog HDL Declaration information at Mux.v(3): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR Mux.v(3) " "Info (10281): Verilog HDL Declaration information at Mux.v(3): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC Mux.v(3) " "Info (10281): Verilog HDL Declaration information at Mux.v(3): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR Mux.v(3) " "Info (10281): Verilog HDL Declaration information at Mux.v(3): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pram Pram Mux.v(3) " "Info (10281): Verilog HDL Declaration information at Mux.v(3): object \"pram\" differs only in case from object \"Pram\" in the same scope" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dram Dram Mux.v(3) " "Info (10281): Verilog HDL Declaration information at Mux.v(3): object \"dram\" differs only in case from object \"Dram\" in the same scope" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux Mux.v " "Warning: Entity \"Mux\" obtained from \"Mux.v\" instead of from Quartus II megafunction library" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 1 -1 0 } }  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Info: Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Info: Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMemory " "Info: Found entity 1: DMemory" {  } { { "DMemory.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/DMemory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r1 R1 Decoder.v(3) " "Info (10281): Verilog HDL Declaration information at Decoder.v(3): object \"r1\" differs only in case from object \"R1\" in the same scope" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r2 R2 Decoder.v(3) " "Info (10281): Verilog HDL Declaration information at Decoder.v(3): object \"r2\" differs only in case from object \"R2\" in the same scope" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r3 R3 Decoder.v(3) " "Info (10281): Verilog HDL Declaration information at Decoder.v(3): object \"r3\" differs only in case from object \"R3\" in the same scope" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r4 R4 Decoder.v(3) " "Info (10281): Verilog HDL Declaration information at Decoder.v(3): object \"r4\" differs only in case from object \"R4\" in the same scope" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "r5 R5 Decoder.v(3) " "Info (10281): Verilog HDL Declaration information at Decoder.v(3): object \"r5\" differs only in case from object \"R5\" in the same scope" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ar AR Decoder.v(4) " "Info (10281): Verilog HDL Declaration information at Decoder.v(4): object \"ar\" differs only in case from object \"AR\" in the same scope" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ac AC Decoder.v(3) " "Info (10281): Verilog HDL Declaration information at Decoder.v(3): object \"ac\" differs only in case from object \"AC\" in the same scope" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ir IR Decoder.v(3) " "Info (10281): Verilog HDL Declaration information at Decoder.v(3): object \"ir\" differs only in case from object \"IR\" in the same scope" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pc PC Decoder.v(3) " "Info (10281): Verilog HDL Declaration information at Decoder.v(3): object \"pc\" differs only in case from object \"PC\" in the same scope" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ControlUnit.v(91) " "Warning (10268): Verilog HDL information at ControlUnit.v(91): always construct contains both blocking and non-blocking assignments" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Info: Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file baudgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudGen " "Info: Found entity 1: BaudGen" {  } { { "BaudGen.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/BaudGen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "boudgen Transmitter.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at Transmitter.v(21): created implicit net for \"boudgen\"" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read testmp.v(38) " "Warning (10236): Verilog HDL Implicit Net warning at testmp.v(38): created implicit net for \"read\"" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write testmp.v(38) " "Warning (10236): Verilog HDL Implicit Net warning at testmp.v(38): created implicit net for \"write\"" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "testmp " "Info: Elaborating entity \"testmp\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 testmp.v(54) " "Warning (10230): Verilog HDL assignment warning at testmp.v(54): truncated value with size 17 to match size of target (16)" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 testmp.v(66) " "Warning (10230): Verilog HDL assignment warning at testmp.v(66): truncated value with size 32 to match size of target (17)" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 testmp.v(88) " "Warning (10230): Verilog HDL assignment warning at testmp.v(88): truncated value with size 32 to match size of target (17)" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "s testmp.v(7) " "Warning (10034): Output port \"s\" at testmp.v(7) has no driver" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMemory DMemory:Dram " "Info: Elaborating entity \"DMemory\" for hierarchy \"DMemory:Dram\"" {  } { { "testmp.v" "Dram" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Pram " "Info: Elaborating entity \"Memory\" for hierarchy \"Memory:Pram\"" {  } { { "testmp.v" "Pram" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:pro " "Info: Elaborating entity \"processor\" for hierarchy \"processor:pro\"" {  } { { "testmp.v" "pro" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register processor:pro\|Register:R1 " "Info: Elaborating entity \"Register\" for hierarchy \"processor:pro\|Register:R1\"" {  } { { "processor.v" "R1" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRegister processor:pro\|SRegister:AC " "Info: Elaborating entity \"SRegister\" for hierarchy \"processor:pro\|SRegister:AC\"" {  } { { "processor.v" "AC" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:pro\|ALU:alu " "Info: Elaborating entity \"ALU\" for hierarchy \"processor:pro\|ALU:alu\"" {  } { { "processor.v" "alu" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.v(43) " "Warning (10230): Verilog HDL assignment warning at ALU.v(43): truncated value with size 32 to match size of target (16)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data ALU.v(44) " "Warning (10235): Verilog HDL Always Construct warning at ALU.v(44): variable \"data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data ALU.v(29) " "Warning (10240): Verilog HDL Always Construct warning at ALU.v(29): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[0\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[1\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[2\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[3\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[4\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[5\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[6\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[7\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[8\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[9\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[10\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[11\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[12\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[13\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[14\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] ALU.v(29) " "Info (10041): Inferred latch for \"data\[15\]\" at ALU.v(29)" {  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux processor:pro\|Mux:mux " "Info: Elaborating entity \"Mux\" for hierarchy \"processor:pro\|Mux:mux\"" {  } { { "processor.v" "mux" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r4 Mux.v(27) " "Warning (10235): Verilog HDL Always Construct warning at Mux.v(27): variable \"r4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mux.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Mux.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder processor:pro\|Decoder:decoder " "Info: Elaborating entity \"Decoder\" for hierarchy \"processor:pro\|Decoder:decoder\"" {  } { { "processor.v" "decoder" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(18) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(18): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(19) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(19): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(20) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(20): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(21) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(21): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(22) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(22): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(23) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(23): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(24) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(24): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(25) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(25): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Decoder.v(26) " "Warning (10230): Verilog HDL assignment warning at Decoder.v(26): truncated value with size 32 to match size of target (1)" {  } { { "Decoder.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Decoder.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit processor:pro\|ControlUnit:cu " "Info: Elaborating entity \"ControlUnit\" for hierarchy \"processor:pro\|ControlUnit:cu\"" {  } { { "processor.v" "cu" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ControlUnit.v(74) " "Warning (10230): Verilog HDL assignment warning at ControlUnit.v(74): truncated value with size 16 to match size of target (8)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "z ControlUnit.v(98) " "Warning (10235): Verilog HDL Always Construct warning at ControlUnit.v(98): variable \"z\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(93) " "Warning (10270): Verilog HDL Case Statement warning at ControlUnit.v(93): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mins ControlUnit.v(91) " "Warning (10240): Verilog HDL Always Construct warning at ControlUnit.v(91): inferring latch(es) for variable \"mins\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "musec.data_a 0 ControlUnit.v(17) " "Warning (10030): Net \"musec.data_a\" at ControlUnit.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "musec.waddr_a 0 ControlUnit.v(17) " "Warning (10030): Net \"musec.waddr_a\" at ControlUnit.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "musec.we_a 0 ControlUnit.v(17) " "Warning (10030): Net \"musec.we_a\" at ControlUnit.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mins\[0\] ControlUnit.v(91) " "Info (10041): Inferred latch for \"mins\[0\]\" at ControlUnit.v(91)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mins\[1\] ControlUnit.v(91) " "Info (10041): Inferred latch for \"mins\[1\]\" at ControlUnit.v(91)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mins\[2\] ControlUnit.v(91) " "Info (10041): Inferred latch for \"mins\[2\]\" at ControlUnit.v(91)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mins\[3\] ControlUnit.v(91) " "Info (10041): Inferred latch for \"mins\[3\]\" at ControlUnit.v(91)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mins\[4\] ControlUnit.v(91) " "Info (10041): Inferred latch for \"mins\[4\]\" at ControlUnit.v(91)" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudGen BaudGen:baud " "Info: Elaborating entity \"BaudGen\" for hierarchy \"BaudGen:baud\"" {  } { { "testmp.v" "baud" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 BaudGen.v(31) " "Warning (10230): Verilog HDL assignment warning at BaudGen.v(31): truncated value with size 32 to match size of target (9)" {  } { { "BaudGen.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/BaudGen.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Transmitter Transmitter:tr " "Info: Elaborating entity \"Transmitter\" for hierarchy \"Transmitter:tr\"" {  } { { "testmp.v" "tr" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(33) " "Warning (10230): Verilog HDL assignment warning at Transmitter.v(33): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(38) " "Warning (10230): Verilog HDL assignment warning at Transmitter.v(38): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(43) " "Warning (10230): Verilog HDL assignment warning at Transmitter.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(48) " "Warning (10230): Verilog HDL assignment warning at Transmitter.v(48): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(53) " "Warning (10230): Verilog HDL assignment warning at Transmitter.v(53): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(58) " "Warning (10230): Verilog HDL assignment warning at Transmitter.v(58): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(63) " "Warning (10230): Verilog HDL assignment warning at Transmitter.v(63): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(68) " "Warning (10230): Verilog HDL assignment warning at Transmitter.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(73) " "Warning (10230): Verilog HDL assignment warning at Transmitter.v(73): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Transmitter.v(78) " "Warning (10230): Verilog HDL assignment warning at Transmitter.v(78): truncated value with size 32 to match size of target (4)" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receiver Receiver:re " "Info: Elaborating entity \"Receiver\" for hierarchy \"Receiver:re\"" {  } { { "testmp.v" "re" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(23) " "Warning (10230): Verilog HDL assignment warning at Receiver.v(23): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(27) " "Warning (10230): Verilog HDL assignment warning at Receiver.v(27): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(31) " "Warning (10230): Verilog HDL assignment warning at Receiver.v(31): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(35) " "Warning (10230): Verilog HDL assignment warning at Receiver.v(35): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(39) " "Warning (10230): Verilog HDL assignment warning at Receiver.v(39): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(43) " "Warning (10230): Verilog HDL assignment warning at Receiver.v(43): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(47) " "Warning (10230): Verilog HDL assignment warning at Receiver.v(47): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(51) " "Warning (10230): Verilog HDL assignment warning at Receiver.v(51): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Receiver.v(55) " "Warning (10230): Verilog HDL assignment warning at Receiver.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning: Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[15\] " "Warning (12110): Net \"processor:pro\|lr1\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[15\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[14\] " "Warning (12110): Net \"processor:pro\|lr1\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[14\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[13\] " "Warning (12110): Net \"processor:pro\|lr1\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[13\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[12\] " "Warning (12110): Net \"processor:pro\|lr1\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[12\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[11\] " "Warning (12110): Net \"processor:pro\|lr1\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[11\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[10\] " "Warning (12110): Net \"processor:pro\|lr1\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[10\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[9\] " "Warning (12110): Net \"processor:pro\|lr1\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[9\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[8\] " "Warning (12110): Net \"processor:pro\|lr1\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[8\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[7\] " "Warning (12110): Net \"processor:pro\|lr1\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[7\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[6\] " "Warning (12110): Net \"processor:pro\|lr1\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[6\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[5\] " "Warning (12110): Net \"processor:pro\|lr1\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[5\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[4\] " "Warning (12110): Net \"processor:pro\|lr1\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[4\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[3\] " "Warning (12110): Net \"processor:pro\|lr1\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[3\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[2\] " "Warning (12110): Net \"processor:pro\|lr1\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[2\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr1\[1\] " "Warning (12110): Net \"processor:pro\|lr1\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr1\[1\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[15\] " "Warning (12110): Net \"processor:pro\|lr2\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[15\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[14\] " "Warning (12110): Net \"processor:pro\|lr2\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[14\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[13\] " "Warning (12110): Net \"processor:pro\|lr2\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[13\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[12\] " "Warning (12110): Net \"processor:pro\|lr2\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[12\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[11\] " "Warning (12110): Net \"processor:pro\|lr2\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[11\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[10\] " "Warning (12110): Net \"processor:pro\|lr2\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[10\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[9\] " "Warning (12110): Net \"processor:pro\|lr2\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[9\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[8\] " "Warning (12110): Net \"processor:pro\|lr2\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[8\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[7\] " "Warning (12110): Net \"processor:pro\|lr2\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[7\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[6\] " "Warning (12110): Net \"processor:pro\|lr2\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[6\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[5\] " "Warning (12110): Net \"processor:pro\|lr2\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[5\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[4\] " "Warning (12110): Net \"processor:pro\|lr2\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[4\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[3\] " "Warning (12110): Net \"processor:pro\|lr2\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[3\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[2\] " "Warning (12110): Net \"processor:pro\|lr2\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[2\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr2\[1\] " "Warning (12110): Net \"processor:pro\|lr2\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr2\[1\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[15\] " "Warning (12110): Net \"processor:pro\|lr3\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[15\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[14\] " "Warning (12110): Net \"processor:pro\|lr3\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[14\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[13\] " "Warning (12110): Net \"processor:pro\|lr3\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[13\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[12\] " "Warning (12110): Net \"processor:pro\|lr3\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[12\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[11\] " "Warning (12110): Net \"processor:pro\|lr3\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[11\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[10\] " "Warning (12110): Net \"processor:pro\|lr3\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[10\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[9\] " "Warning (12110): Net \"processor:pro\|lr3\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[9\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[8\] " "Warning (12110): Net \"processor:pro\|lr3\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[8\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[7\] " "Warning (12110): Net \"processor:pro\|lr3\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[7\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[6\] " "Warning (12110): Net \"processor:pro\|lr3\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[6\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[5\] " "Warning (12110): Net \"processor:pro\|lr3\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[5\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[4\] " "Warning (12110): Net \"processor:pro\|lr3\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[4\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[3\] " "Warning (12110): Net \"processor:pro\|lr3\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[3\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[2\] " "Warning (12110): Net \"processor:pro\|lr3\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[2\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr3\[1\] " "Warning (12110): Net \"processor:pro\|lr3\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr3\[1\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[15\] " "Warning (12110): Net \"processor:pro\|lr4\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[15\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[14\] " "Warning (12110): Net \"processor:pro\|lr4\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[14\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[13\] " "Warning (12110): Net \"processor:pro\|lr4\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[13\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[12\] " "Warning (12110): Net \"processor:pro\|lr4\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[12\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[11\] " "Warning (12110): Net \"processor:pro\|lr4\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[11\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[10\] " "Warning (12110): Net \"processor:pro\|lr4\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[10\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[9\] " "Warning (12110): Net \"processor:pro\|lr4\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[9\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[8\] " "Warning (12110): Net \"processor:pro\|lr4\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[8\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[7\] " "Warning (12110): Net \"processor:pro\|lr4\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[7\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[6\] " "Warning (12110): Net \"processor:pro\|lr4\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[6\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[5\] " "Warning (12110): Net \"processor:pro\|lr4\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[5\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[4\] " "Warning (12110): Net \"processor:pro\|lr4\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[4\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[3\] " "Warning (12110): Net \"processor:pro\|lr4\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[3\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[2\] " "Warning (12110): Net \"processor:pro\|lr4\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[2\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr4\[1\] " "Warning (12110): Net \"processor:pro\|lr4\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr4\[1\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[15\] " "Warning (12110): Net \"processor:pro\|lr5\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[15\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[14\] " "Warning (12110): Net \"processor:pro\|lr5\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[14\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[13\] " "Warning (12110): Net \"processor:pro\|lr5\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[13\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[12\] " "Warning (12110): Net \"processor:pro\|lr5\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[12\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[11\] " "Warning (12110): Net \"processor:pro\|lr5\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[11\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[10\] " "Warning (12110): Net \"processor:pro\|lr5\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[10\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[9\] " "Warning (12110): Net \"processor:pro\|lr5\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[9\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[8\] " "Warning (12110): Net \"processor:pro\|lr5\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[8\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[7\] " "Warning (12110): Net \"processor:pro\|lr5\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[7\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[6\] " "Warning (12110): Net \"processor:pro\|lr5\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[6\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[5\] " "Warning (12110): Net \"processor:pro\|lr5\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[5\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[4\] " "Warning (12110): Net \"processor:pro\|lr5\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[4\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[3\] " "Warning (12110): Net \"processor:pro\|lr5\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[3\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[2\] " "Warning (12110): Net \"processor:pro\|lr5\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[2\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lr5\[1\] " "Warning (12110): Net \"processor:pro\|lr5\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lr5\[1\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[15\] " "Warning (12110): Net \"processor:pro\|lar\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[15\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[14\] " "Warning (12110): Net \"processor:pro\|lar\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[14\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[13\] " "Warning (12110): Net \"processor:pro\|lar\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[13\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[12\] " "Warning (12110): Net \"processor:pro\|lar\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[12\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[11\] " "Warning (12110): Net \"processor:pro\|lar\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[11\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[10\] " "Warning (12110): Net \"processor:pro\|lar\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[10\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[9\] " "Warning (12110): Net \"processor:pro\|lar\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[9\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[8\] " "Warning (12110): Net \"processor:pro\|lar\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[8\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[7\] " "Warning (12110): Net \"processor:pro\|lar\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[7\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[6\] " "Warning (12110): Net \"processor:pro\|lar\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[6\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[5\] " "Warning (12110): Net \"processor:pro\|lar\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[5\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[4\] " "Warning (12110): Net \"processor:pro\|lar\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[4\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[3\] " "Warning (12110): Net \"processor:pro\|lar\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[3\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[2\] " "Warning (12110): Net \"processor:pro\|lar\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[2\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lar\[1\] " "Warning (12110): Net \"processor:pro\|lar\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lar\[1\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[15\] " "Warning (12110): Net \"processor:pro\|lac\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[15\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[14\] " "Warning (12110): Net \"processor:pro\|lac\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[14\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[13\] " "Warning (12110): Net \"processor:pro\|lac\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[13\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[12\] " "Warning (12110): Net \"processor:pro\|lac\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[12\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[11\] " "Warning (12110): Net \"processor:pro\|lac\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[11\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[10\] " "Warning (12110): Net \"processor:pro\|lac\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[10\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[9\] " "Warning (12110): Net \"processor:pro\|lac\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[9\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[8\] " "Warning (12110): Net \"processor:pro\|lac\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[8\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[7\] " "Warning (12110): Net \"processor:pro\|lac\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[7\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[6\] " "Warning (12110): Net \"processor:pro\|lac\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[6\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[5\] " "Warning (12110): Net \"processor:pro\|lac\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[5\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[4\] " "Warning (12110): Net \"processor:pro\|lac\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[4\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[3\] " "Warning (12110): Net \"processor:pro\|lac\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[3\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[2\] " "Warning (12110): Net \"processor:pro\|lac\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[2\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lac\[1\] " "Warning (12110): Net \"processor:pro\|lac\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lac\[1\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[15\] " "Warning (12110): Net \"processor:pro\|lir\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[15\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[14\] " "Warning (12110): Net \"processor:pro\|lir\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[14\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[13\] " "Warning (12110): Net \"processor:pro\|lir\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[13\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[12\] " "Warning (12110): Net \"processor:pro\|lir\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[12\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[11\] " "Warning (12110): Net \"processor:pro\|lir\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[11\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[10\] " "Warning (12110): Net \"processor:pro\|lir\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[10\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[9\] " "Warning (12110): Net \"processor:pro\|lir\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[9\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[8\] " "Warning (12110): Net \"processor:pro\|lir\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[8\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[7\] " "Warning (12110): Net \"processor:pro\|lir\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[7\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[6\] " "Warning (12110): Net \"processor:pro\|lir\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[6\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[5\] " "Warning (12110): Net \"processor:pro\|lir\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[5\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[4\] " "Warning (12110): Net \"processor:pro\|lir\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[4\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[3\] " "Warning (12110): Net \"processor:pro\|lir\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[3\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[2\] " "Warning (12110): Net \"processor:pro\|lir\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[2\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lir\[1\] " "Warning (12110): Net \"processor:pro\|lir\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lir\[1\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[15\] " "Warning (12110): Net \"processor:pro\|lpc\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[15\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[14\] " "Warning (12110): Net \"processor:pro\|lpc\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[14\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[13\] " "Warning (12110): Net \"processor:pro\|lpc\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[13\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[12\] " "Warning (12110): Net \"processor:pro\|lpc\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[12\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[11\] " "Warning (12110): Net \"processor:pro\|lpc\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[11\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[10\] " "Warning (12110): Net \"processor:pro\|lpc\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[10\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[9\] " "Warning (12110): Net \"processor:pro\|lpc\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[9\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[8\] " "Warning (12110): Net \"processor:pro\|lpc\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[8\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[7\] " "Warning (12110): Net \"processor:pro\|lpc\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[7\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[6\] " "Warning (12110): Net \"processor:pro\|lpc\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[6\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[5\] " "Warning (12110): Net \"processor:pro\|lpc\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[5\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[4\] " "Warning (12110): Net \"processor:pro\|lpc\[4\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[4\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[3\] " "Warning (12110): Net \"processor:pro\|lpc\[3\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[3\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[2\] " "Warning (12110): Net \"processor:pro\|lpc\[2\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[2\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:pro\|lpc\[1\] " "Warning (12110): Net \"processor:pro\|lpc\[1\]\" is missing source, defaulting to GND" {  } { { "processor.v" "lpc\[1\]" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/processor.v" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 0 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Receiver:re\|activeClock " "Warning: Found clock multiplexer Receiver:re\|activeClock" {  } { { "Receiver.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Receiver.v" 14 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Transmitter:tr\|transmeterClock " "Warning: Found clock multiplexer Transmitter:tr\|transmeterClock" {  } { { "Transmitter.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Transmitter.v" 20 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DMemory:Dram\|memory~0 " "Warning: Inferred dual-clock RAM node \"DMemory:Dram\|memory~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "DMemory.v" "memory~0" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/DMemory.v" 10 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "processor:pro\|ControlUnit:cu\|musec " "Info: RAM logic \"processor:pro\|ControlUnit:cu\|musec\" is uninferred due to inappropriate RAM size" {  } { { "ControlUnit.v" "musec" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 17 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 24 Processor.ram0_ControlUnit_3556cbc7.hdl.mif " "Critical Warning: Memory depth (32) in the design file differs from memory depth (24) in the Memory Initialization File \"Processor.ram0_ControlUnit_3556cbc7.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "DMemory:Dram\|memory~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"DMemory:Dram\|memory~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Info: Parameter WIDTHAD_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Info: Parameter NUMWORDS_A set to 65536" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Info: Parameter WIDTHAD_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Info: Parameter NUMWORDS_B set to 65536" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "DMemory.v" "memory~0" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/DMemory.v" 10 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "Memory:Pram\|memory~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"Memory:Pram\|memory~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Info: Parameter WIDTHAD_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Info: Parameter NUMWORDS_A set to 256" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processor.ram0_Memory_a0c6519c.hdl.mif " "Info: Parameter INIT_FILE set to db/Processor.ram0_Memory_a0c6519c.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "Memory.v" "memory~0" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Memory.v" 10 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DMemory:Dram\|altsyncram:memory_rtl_0 " "Info: Elaborated megafunction instantiation \"DMemory:Dram\|altsyncram:memory_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMemory:Dram\|altsyncram:memory_rtl_0 " "Info: Instantiated megafunction \"DMemory:Dram\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Info: Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Info: Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Info: Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Info: Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m3e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_m3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m3e1 " "Info: Found entity 1: altsyncram_m3e1" {  } { { "db/altsyncram_m3e1.tdf" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/db/altsyncram_m3e1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Info: Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/db/decode_rsa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Info: Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/db/mux_bnb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:Pram\|altsyncram:memory_rtl_1 " "Info: Elaborated megafunction instantiation \"Memory:Pram\|altsyncram:memory_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:Pram\|altsyncram:memory_rtl_1 " "Info: Instantiated megafunction \"Memory:Pram\|altsyncram:memory_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Info: Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Info: Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processor.ram0_Memory_a0c6519c.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/Processor.ram0_Memory_a0c6519c.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qs71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qs71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qs71 " "Info: Found entity 1: altsyncram_qs71" {  } { { "db/altsyncram_qs71.tdf" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/db/altsyncram_qs71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "Processor.ram0_Memory_a0c6519c.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"Processor.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "Processor.ram0_Memory_a0c6519c.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"Processor.ram0_Memory_a0c6519c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "f:/altera/quartus/libraries/megafunctions/altsyncram.tdf" 789 4 0 } }  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "Warning: 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ControlUnit:cu\|mins\[4\] " "Warning: Latch processor:pro\|ControlUnit:cu\|mins\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|Register:IR\|d\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|Register:IR\|d\[0\]" {  } { { "Register.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ControlUnit:cu\|mins\[3\] " "Warning: Latch processor:pro\|ControlUnit:cu\|mins\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|Register:IR\|d\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|Register:IR\|d\[0\]" {  } { { "Register.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ControlUnit:cu\|mins\[2\] " "Warning: Latch processor:pro\|ControlUnit:cu\|mins\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|Register:IR\|d\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|Register:IR\|d\[0\]" {  } { { "Register.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ControlUnit:cu\|mins\[0\] " "Warning: Latch processor:pro\|ControlUnit:cu\|mins\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|Register:IR\|d\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|Register:IR\|d\[0\]" {  } { { "Register.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ControlUnit:cu\|mins\[1\] " "Warning: Latch processor:pro\|ControlUnit:cu\|mins\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|Register:IR\|d\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|Register:IR\|d\[2\]" {  } { { "Register.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/Register.v" 11 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 91 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[15\] " "Warning: Latch processor:pro\|ALU:alu\|data\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[14\] " "Warning: Latch processor:pro\|ALU:alu\|data\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[13\] " "Warning: Latch processor:pro\|ALU:alu\|data\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[0\] " "Warning: Latch processor:pro\|ALU:alu\|data\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[2\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[1\] " "Warning: Latch processor:pro\|ALU:alu\|data\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[2\] " "Warning: Latch processor:pro\|ALU:alu\|data\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[3\] " "Warning: Latch processor:pro\|ALU:alu\|data\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[4\] " "Warning: Latch processor:pro\|ALU:alu\|data\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[5\] " "Warning: Latch processor:pro\|ALU:alu\|data\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[6\] " "Warning: Latch processor:pro\|ALU:alu\|data\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[7\] " "Warning: Latch processor:pro\|ALU:alu\|data\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[8\] " "Warning: Latch processor:pro\|ALU:alu\|data\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[9\] " "Warning: Latch processor:pro\|ALU:alu\|data\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[10\] " "Warning: Latch processor:pro\|ALU:alu\|data\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[11\] " "Warning: Latch processor:pro\|ALU:alu\|data\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "processor:pro\|ALU:alu\|data\[12\] " "Warning: Latch processor:pro\|ALU:alu\|data\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA processor:pro\|ControlUnit:cu\|operation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal processor:pro\|ControlUnit:cu\|operation\[0\]" {  } { { "ControlUnit.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ControlUnit.v" 76 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/ALU.v" 29 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "s\[0\] GND " "Warning (13410): Pin \"s\[0\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[1\] GND " "Warning (13410): Pin \"s\[1\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[2\] GND " "Warning (13410): Pin \"s\[2\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[3\] GND " "Warning (13410): Pin \"s\[3\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[4\] GND " "Warning (13410): Pin \"s\[4\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[5\] GND " "Warning (13410): Pin \"s\[5\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[6\] GND " "Warning (13410): Pin \"s\[6\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "s\[7\] GND " "Warning (13410): Pin \"s\[7\]\" is stuck at GND" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 16 " "Info: 16 registers lost all their fanouts during netlist optimizations. The first 16 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.00 " "Info: Register \"state.00\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.pros " "Info: Register \"state.pros\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.trans " "Info: Register \"state.trans\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state.nope " "Info: Register \"state.nope\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "staten~5 " "Info: Register \"staten~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "staten~6 " "Info: Register \"staten~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~2 " "Info: Register \"state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~3 " "Info: Register \"state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:pro\|SRegister:PC\|d\[8\] " "Info: Register \"processor:pro\|SRegister:PC\|d\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:pro\|SRegister:PC\|d\[9\] " "Info: Register \"processor:pro\|SRegister:PC\|d\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:pro\|SRegister:PC\|d\[10\] " "Info: Register \"processor:pro\|SRegister:PC\|d\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:pro\|SRegister:PC\|d\[11\] " "Info: Register \"processor:pro\|SRegister:PC\|d\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:pro\|SRegister:PC\|d\[12\] " "Info: Register \"processor:pro\|SRegister:PC\|d\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:pro\|SRegister:PC\|d\[13\] " "Info: Register \"processor:pro\|SRegister:PC\|d\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:pro\|SRegister:PC\|d\[14\] " "Info: Register \"processor:pro\|SRegister:PC\|d\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "processor:pro\|SRegister:PC\|d\[15\] " "Info: Register \"processor:pro\|SRegister:PC\|d\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart " "Warning: Ignored assignments for entity \"uart\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity uart -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity uart -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity uart -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/output_files/Processor.map.smsg " "Info: Generated suppressed messages file C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/output_files/Processor.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "Warning (15610): No output dependent on input pin \"start\"" {  } { { "testmp.v" "" { Text "C:/Users/ASUS-PC/Desktop/Fpga project/quartus/quartus-complete/testmp.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "751 " "Info: Implemented 751 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "666 " "Info: Implemented 666 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Info: Implemented 72 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 259 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 259 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Info: Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 19 18:10:21 2018 " "Info: Processing ended: Thu Jul 19 18:10:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
