{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"gefa"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"gefa.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"gefa.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"gefa.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"68"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"gefa.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"7"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"gefa.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"gefa.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":90
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":44
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"314"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":44
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"diag_block"
                  , "Start Cycle":"338"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":465
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":43
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"466"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":466
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"343"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"343"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"gefa.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":10
          , "name":"gefa.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":92
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":208
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"ipvt"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":467
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":468
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":11
          , "name":"gefa.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":93
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":202
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"diag_block"
                  , "Start Cycle":"8"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":94
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":202
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":469
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":199
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"470"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":470
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"18"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"18"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":12
          , "name":"gefa.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":13
          , "name":"gefa.B10"
          , "children":
          [
            {
              "type":"inst"
              , "id":95
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":219
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"col_order"
                  , "Start Cycle":"10"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":96
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"19"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":98
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"19"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"19"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":100
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"19"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"19"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"19"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":103
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"19"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":104
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":105
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":106
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":107
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":108
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":109
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":110
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":111
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":112
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":113
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":114
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":115
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":116
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":117
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":118
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":119
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":120
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":121
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":122
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":123
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":124
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":125
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":126
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":127
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":128
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_col"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":129
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_col"
                  , "Start Cycle":"25"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":471
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":213
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"21"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":472
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"34"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":14
          , "name":"gefa.B11"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"14"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
              , "Loops To":"14"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":15
          , "name":"gefa.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":16
          , "name":"gefa.B13"
          , "children":
          [
            {
              "type":"inst"
              , "id":130
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":236
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"col_order"
                  , "Start Cycle":"8"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":131
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":236
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_col"
                  , "Start Cycle":"16"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":132
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":236
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_scale_col"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":133
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":237
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":473
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":235
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"474"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":474
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"29"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"29"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":17
          , "name":"gefa.B14"
          , "children":
          [
            {
              "type":"inst"
              , "id":134
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":241
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":135
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":241
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"8"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":475
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":240
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"476"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":476
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":18
          , "name":"gefa.B15"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":19
          , "name":"gefa.B16"
          , "children":
          [
            {
              "type":"inst"
              , "id":136
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"col_order"
                  , "Start Cycle":"8"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":137
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":138
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":251
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_scale_col"
                  , "Start Cycle":"17"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":139
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":140
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":141
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":142
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":143
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":144
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":145
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":146
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":147
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":148
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":149
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":150
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":151
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":152
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":153
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":154
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":155
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":156
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":157
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":158
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":159
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":160
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":161
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":162
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":163
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":164
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":165
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":166
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":167
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":168
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":169
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":170
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":171
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":172
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":173
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":174
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":175
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":176
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":177
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":178
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":179
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":180
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":181
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":182
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":183
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":184
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":477
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":245
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"478"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":478
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"32"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"32"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":20
          , "name":"gefa.B17"
          , "children":
          [
            {
              "type":"inst"
              , "id":185
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":186
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":187
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":188
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":189
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":190
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":191
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":192
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":193
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":194
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":195
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":196
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":197
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":198
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":199
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":200
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"64 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":201
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":259
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":479
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":256
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"480"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":480
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"19"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"19"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":21
          , "name":"gefa.B18"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":22
          , "name":"gefa.B19"
          , "children":
          [
            {
              "type":"inst"
              , "id":202
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":266
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"8"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":203
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":266
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"diag_block_out"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":204
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":266
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"diag_block_out"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":481
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":263
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"482"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":482
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"18"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"18"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":23
          , "name":"gefa.B20"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":24
          , "name":"gefa.B21"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":25
          , "name":"gefa.B22"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"26"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":26
          , "name":"gefa.B23"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":27
          , "name":"gefa.B24"
          , "children":
          [
            {
              "type":"inst"
              , "id":205
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"diag_block_out"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":206
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"18"
                  , "Latency":"160"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":483
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"484"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":484
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"178"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"178"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":28
          , "name":"gefa.B25"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":29
          , "name":"gefa.B26"
          , "children":
          [
            {
              "type":"inst"
              , "id":207
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":485
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ipvt"
                  , "Start Cycle":"8"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":208
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":484
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"17"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":485
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":483
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"486"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":486
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"19"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"19"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":30
          , "name":"gefa.B27"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":31
          , "name":"gefa.B28"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"67"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":32
          , "name":"gefa.B29"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"33"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":33
          , "name":"gefa.B30"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":34
          , "name":"gefa.B31"
          , "children":
          [
            {
              "type":"inst"
              , "id":209
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":44
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"314"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":210
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":44
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block"
                  , "Start Cycle":"338"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":487
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":43
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"488"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":488
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"343"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"343"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":35
          , "name":"gefa.B32"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":36
          , "name":"gefa.B33"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"37"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":37
          , "name":"gefa.B34"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":38
          , "name":"gefa.B35"
          , "children":
          [
            {
              "type":"inst"
              , "id":211
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":44
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"314"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":212
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":44
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_block"
                  , "Start Cycle":"338"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":489
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":43
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"490"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":490
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"343"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"343"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":39
          , "name":"gefa.B36"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":40
          , "name":"gefa.B37"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":41
          , "name":"gefa.B38"
          , "children":
          [
            {
              "type":"inst"
              , "id":213
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":214
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":215
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":216
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":217
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":218
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":219
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":220
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":221
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":222
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":223
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":224
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":225
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":226
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":227
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":228
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":229
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":230
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":231
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":232
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":233
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":234
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":235
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":236
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":237
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":238
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":239
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":240
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":241
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":242
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":243
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":244
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":245
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":299
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read2"
                  , "Start Cycle":"16"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":491
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":296
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"492"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":492
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"21"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":42
          , "name":"gefa.B39"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":43
          , "name":"gefa.B40"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":44
          , "name":"gefa.B41"
          , "children":
          [
            {
              "type":"inst"
              , "id":246
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":309
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"scale_factors"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":247
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":309
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read2"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":248
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":310
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write2"
                  , "Start Cycle":"29"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":493
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":304
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"42"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":494
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"34"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":45
          , "name":"gefa.B42"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":46
          , "name":"gefa.B43"
          , "children":
          [
            {
              "type":"inst"
              , "id":249
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":318
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"diag_block_out"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":250
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":317
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read2"
                  , "Start Cycle":"8"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":251
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":316
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write2"
                  , "Start Cycle":"19"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":495
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":313
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"496"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":496
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":47
          , "name":"gefa.B44"
          , "children":
          [
            {
              "type":"inst"
              , "id":252
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":324
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write2"
                  , "Start Cycle":"8"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":253
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":324
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read2"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":497
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":321
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"498"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":498
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"20"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":48
          , "name":"gefa.B45"
          , "children":
          [
            {
              "type":"inst"
              , "id":254
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write2"
                  , "Start Cycle":"8"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":255
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":256
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":257
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":258
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":259
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":260
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":261
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":262
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":263
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":264
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":265
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":266
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":267
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":268
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":269
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":270
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":271
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":272
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":273
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":274
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":275
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":276
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":277
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":278
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":279
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":280
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":281
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":282
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":283
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":284
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":285
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":286
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":331
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":499
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":328
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"500"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":500
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"20"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":49
          , "name":"gefa.B46"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":50
          , "name":"gefa.B47"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":51
          , "name":"gefa.B48"
          , "children":
          [
            {
              "type":"inst"
              , "id":287
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_block"
                  , "Start Cycle":"8"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":288
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":289
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":290
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":291
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":292
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":293
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":294
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":295
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":296
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":297
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":298
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":299
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":300
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":301
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":302
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":303
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":304
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":305
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":306
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":307
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":308
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":309
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":310
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":311
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":312
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":313
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":314
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":315
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":316
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":317
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":318
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":319
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":360
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":501
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":357
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"502"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":502
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"20"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":52
          , "name":"gefa.B49"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":53
          , "name":"gefa.B50"
          , "children":
          [
            {
              "type":"inst"
              , "id":320
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":370
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"col_order"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":321
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":372
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"ipvt"
                  , "Start Cycle":"17"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":322
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":372
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"col_order"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":323
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":373
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"col_order"
                  , "Start Cycle":"25"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":324
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"col_order"
                  , "Start Cycle":"26"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":325
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"35"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":326
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":327
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":328
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":329
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":330
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":331
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":332
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":333
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":334
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":335
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":336
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":337
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":338
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":339
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":340
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":341
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":342
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":343
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":344
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":345
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":346
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":347
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":348
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":349
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":350
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":351
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":352
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":353
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":354
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":355
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":356
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":384
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"36"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":503
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":366
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"57"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":504
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"47"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"47"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":54
          , "name":"gefa.B51"
          , "children":
          [
            {
              "type":"inst"
              , "id":357
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":379
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"diag_block_out"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":358
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":359
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":360
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":361
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":362
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":363
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":364
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":365
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":366
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":367
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":368
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":369
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":370
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":371
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":372
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_write3"
                  , "Start Cycle":"28"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":373
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"col_order"
                  , "Start Cycle":"8"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":374
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"16"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":375
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":376
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":377
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":378
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":379
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":380
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":381
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":382
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":383
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":384
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":385
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":386
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":387
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":388
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":389
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":390
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":391
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":383
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read3"
                  , "Start Cycle":"17"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":505
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":375
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"506"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":506
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"33"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":55
          , "name":"gefa.B52"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":56
          , "name":"gefa.B53"
          , "children":
          [
            {
              "type":"inst"
              , "id":392
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write3"
                  , "Start Cycle":"8"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":393
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":394
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":395
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":396
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":397
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":398
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":399
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":400
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":401
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":402
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":403
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":404
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":405
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":406
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":407
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":408
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":409
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":410
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":411
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":412
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":413
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":414
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":415
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":416
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":417
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":418
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":419
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":420
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":421
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":422
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":423
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":424
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":390
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tmp_block_read3"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":507
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":387
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"508"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":508
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"20"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":57
          , "name":"gefa.B54"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":58
          , "name":"gefa.B55"
          , "children":
          [
            {
              "type":"inst"
              , "id":425
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":397
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_write3"
                  , "Start Cycle":"8"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":426
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":397
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_block_out"
                  , "Start Cycle":"15"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":509
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":394
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"510"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":510
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"20"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":59
          , "name":"gefa.B56"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":60
          , "name":"gefa.B57"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"61"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":61
          , "name":"gefa.B58"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":62
          , "name":"gefa.B59"
          , "children":
          [
            {
              "type":"inst"
              , "id":427
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_block_out"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":428
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"20"
                  , "Latency":"160"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":511
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"512"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":512
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"180"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"180"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":63
          , "name":"gefa.B60"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":64
          , "name":"gefa.B61"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"65"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":65
          , "name":"gefa.B62"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":66
          , "name":"gefa.B63"
          , "children":
          [
            {
              "type":"inst"
              , "id":429
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block_out"
                  , "Start Cycle":"9"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":430
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"18"
                  , "Latency":"160"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":513
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"514"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":514
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"178"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"178"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":67
          , "name":"gefa.B64"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":68
          , "name":"gefa.B65"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":69
          , "name":"gefa.B66"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"72"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":70
          , "name":"gefa.B67"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":71
          , "name":"gefa.B68"
          , "children":
          [
            {
              "type":"inst"
              , "id":431
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":525
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"314"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":432
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":532
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_block_out"
                  , "Start Cycle":"342"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":433
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":532
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_block_out"
                  , "Start Cycle":"342"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":515
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":520
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"516"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":516
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"347"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"347"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":72
          , "name":"gefa.B69"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":73
          , "name":"gefa.B70"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"86"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":74
          , "name":"gefa.B71"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":75
          , "name":"gefa.B72"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"76"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":76
          , "name":"gefa.B73"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":77
          , "name":"gefa.B74"
          , "children":
          [
            {
              "type":"inst"
              , "id":434
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":44
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"314"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":435
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":44
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_block"
                  , "Start Cycle":"337"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":517
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":43
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"518"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":518
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"342"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"342"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":78
          , "name":"gefa.B75"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":79
          , "name":"gefa.B76"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"520"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":80
          , "name":"gefa.B77"
          , "children":
          [
            {
              "type":"inst"
              , "id":436
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_block"
                  , "Start Cycle":"4"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":437
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_block_out"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":438
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_block"
                  , "Start Cycle":"4"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":439
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_block_out"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":440
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_block"
                  , "Start Cycle":"4"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":441
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_block_out"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":442
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_block"
                  , "Start Cycle":"4"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":443
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_block_out"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":444
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_block"
                  , "Start Cycle":"4"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":445
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_block_out"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":446
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_block"
                  , "Start Cycle":"4"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":447
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_block_out"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":448
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_block"
                  , "Start Cycle":"4"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":449
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_block_out"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":450
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_block"
                  , "Start Cycle":"4"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":451
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":446
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_block_out"
                  , "Start Cycle":"14"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":519
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":520
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"19"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"19"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":81
          , "name":"gefa.B78"
          , "children":
          [
            {
              "type":"inst"
              , "id":452
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":97
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_block_out"
                  , "Start Cycle":"7"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":453
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":98
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_block_out"
                  , "Start Cycle":"7"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":521
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":436
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"522"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":522
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"35"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"35"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":82
          , "name":"gefa.B79"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":83
          , "name":"gefa.B80"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"84"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":84
          , "name":"gefa.B81"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":85
          , "name":"gefa.B82"
          , "children":
          [
            {
              "type":"inst"
              , "id":454
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_block_out"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":455
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":69
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"20"
                  , "Latency":"160"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":523
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":67
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"524"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":524
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"180"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"180"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":86
          , "name":"gefa.B83"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":87
          , "name":"gefa.B84"
          , "children":
          [
            {
              "type":"inst"
              , "id":456
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":551
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"314"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":457
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":558
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"342"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":458
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":558
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_block_out"
                  , "Start Cycle":"342"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":525
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":546
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"526"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":526
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"347"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"347"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":88
          , "name":"gefa.B85"
          , "children":
          [
            {
              "type":"inst"
              , "id":459
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":233
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"17"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":460
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":228
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"ipvt"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":461
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":229
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"col_order"
                  , "Start Cycle":"16"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":462
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":230
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"col_order"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":463
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":233
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"scale_factors"
                  , "Start Cycle":"48"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":527
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":528
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"53"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"53"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":89
          , "name":"gefa.B86"
          , "children":
          [
            {
              "type":"inst"
              , "id":464
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":251
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tmp_block_read"
                  , "Start Cycle":"4"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":529
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":530
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"13"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"13"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":531
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":532
              , "name":"tmp_block_write"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":195
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n4096B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"64 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":573
              , "name":"tmp_block_read"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":196
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n65536B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"65536 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"16"
                  , "Additional Information":"Replicated 16 times to efficiently support multiple accesses"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":639
              , "name":"tmp_scale_col"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":215
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":643
              , "name":"col_order"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":216
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":649
              , "name":"current_col"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":222
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":654
              , "name":"tmp_block_write2"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":291
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"357"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":659
              , "name":"tmp_block_read2"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":292
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"328"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":664
              , "name":"tmp_block_read3"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":354
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"32"
                  , "Bank width":"32 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"394"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":793
              , "name":"tmp_block_write3"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":355
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"65"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":798
              , "name":"col_order"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":367
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":804
              , "name":"diag_block"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":469
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n4096B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":808
              , "name":"diag_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":470
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n4096B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"512 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":814
              , "name":"scale_factors"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":474
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":818
              , "name":"ipvt"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":475
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"128B requested\n128B implemented"
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":824
              , "name":"top_block"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":494
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n65536B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"65536 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"16"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"366"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":828
              , "name":"left_block"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":495
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"512 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"256"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"304"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                    , {
                      "type":"text"
                      , "text":"Replicated 32 times to efficiently support multiple accesses"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":863
              , "name":"top_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":496
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n16384B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"16384 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"32 words"
                  , "Total replication":"4"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"4 independent copies of this memory were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"65"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":867
              , "name":"left_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":497
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n65536B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"65536 bytes"
                  , "Number of banks":"32"
                  , "Bank width":"512 bits"
                  , "Bank depth":"2 words"
                  , "Total replication":"16"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"492"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":964
              , "name":"top_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":516
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n65536B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"65536 bytes"
                  , "Number of banks":"2"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"8 words"
                  , "Total replication":"16"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"16 independent copies of this memory were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"513"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":971
              , "name":"left_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":540
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"2"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"8 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"65"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":978
              , "name":"current_block"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":542
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n262144B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"262144 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"512 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"64"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"65"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                    , {
                      "type":"text"
                      , "text":"Replicated 8 times to efficiently support multiple accesses"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":989
              , "name":"current_block_out"
              , "debug":
              [
                [
                  {
                    "filename":"src/device/lu_blocked_pvt.cl"
                    , "line":543
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n32768B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32768 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"512 bits"
                  , "Bank depth":"8 words"
                  , "Total replication":"8"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"8 independent copies of this memory were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"src/device/lu_blocked_pvt.cl"
                          , "line":"538"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":1014
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":133
      , "to":532
    }
    , {
      "from":134
      , "to":532
    }
    , {
      "from":139
      , "to":532
    }
    , {
      "from":532
      , "to":185
    }
    , {
      "from":142
      , "to":532
    }
    , {
      "from":532
      , "to":186
    }
    , {
      "from":145
      , "to":532
    }
    , {
      "from":532
      , "to":187
    }
    , {
      "from":148
      , "to":532
    }
    , {
      "from":532
      , "to":188
    }
    , {
      "from":151
      , "to":532
    }
    , {
      "from":532
      , "to":189
    }
    , {
      "from":154
      , "to":532
    }
    , {
      "from":532
      , "to":190
    }
    , {
      "from":532
      , "to":191
    }
    , {
      "from":157
      , "to":532
    }
    , {
      "from":532
      , "to":192
    }
    , {
      "from":160
      , "to":532
    }
    , {
      "from":532
      , "to":193
    }
    , {
      "from":163
      , "to":532
    }
    , {
      "from":532
      , "to":194
    }
    , {
      "from":166
      , "to":532
    }
    , {
      "from":532
      , "to":195
    }
    , {
      "from":169
      , "to":532
    }
    , {
      "from":532
      , "to":196
    }
    , {
      "from":172
      , "to":532
    }
    , {
      "from":532
      , "to":197
    }
    , {
      "from":175
      , "to":532
    }
    , {
      "from":532
      , "to":198
    }
    , {
      "from":178
      , "to":532
    }
    , {
      "from":532
      , "to":199
    }
    , {
      "from":181
      , "to":532
    }
    , {
      "from":532
      , "to":200
    }
    , {
      "from":184
      , "to":532
    }
    , {
      "from":94
      , "to":573
    }
    , {
      "from":201
      , "to":573
    }
    , {
      "from":573
      , "to":96
    }
    , {
      "from":573
      , "to":97
    }
    , {
      "from":573
      , "to":140
    }
    , {
      "from":573
      , "to":464
    }
    , {
      "from":573
      , "to":98
    }
    , {
      "from":573
      , "to":141
    }
    , {
      "from":573
      , "to":202
    }
    , {
      "from":573
      , "to":99
    }
    , {
      "from":573
      , "to":143
    }
    , {
      "from":573
      , "to":100
    }
    , {
      "from":573
      , "to":144
    }
    , {
      "from":573
      , "to":101
    }
    , {
      "from":573
      , "to":146
    }
    , {
      "from":573
      , "to":459
    }
    , {
      "from":573
      , "to":102
    }
    , {
      "from":573
      , "to":147
    }
    , {
      "from":573
      , "to":103
    }
    , {
      "from":573
      , "to":135
    }
    , {
      "from":573
      , "to":149
    }
    , {
      "from":573
      , "to":104
    }
    , {
      "from":573
      , "to":150
    }
    , {
      "from":573
      , "to":105
    }
    , {
      "from":573
      , "to":152
    }
    , {
      "from":573
      , "to":106
    }
    , {
      "from":573
      , "to":153
    }
    , {
      "from":573
      , "to":107
    }
    , {
      "from":573
      , "to":155
    }
    , {
      "from":573
      , "to":108
    }
    , {
      "from":573
      , "to":156
    }
    , {
      "from":573
      , "to":109
    }
    , {
      "from":573
      , "to":158
    }
    , {
      "from":573
      , "to":110
    }
    , {
      "from":573
      , "to":159
    }
    , {
      "from":573
      , "to":111
    }
    , {
      "from":573
      , "to":161
    }
    , {
      "from":573
      , "to":112
    }
    , {
      "from":573
      , "to":162
    }
    , {
      "from":573
      , "to":113
    }
    , {
      "from":573
      , "to":164
    }
    , {
      "from":573
      , "to":114
    }
    , {
      "from":573
      , "to":165
    }
    , {
      "from":573
      , "to":115
    }
    , {
      "from":573
      , "to":167
    }
    , {
      "from":573
      , "to":116
    }
    , {
      "from":573
      , "to":168
    }
    , {
      "from":573
      , "to":117
    }
    , {
      "from":573
      , "to":170
    }
    , {
      "from":573
      , "to":118
    }
    , {
      "from":573
      , "to":171
    }
    , {
      "from":573
      , "to":119
    }
    , {
      "from":573
      , "to":173
    }
    , {
      "from":573
      , "to":120
    }
    , {
      "from":573
      , "to":174
    }
    , {
      "from":573
      , "to":121
    }
    , {
      "from":573
      , "to":176
    }
    , {
      "from":573
      , "to":122
    }
    , {
      "from":573
      , "to":177
    }
    , {
      "from":573
      , "to":123
    }
    , {
      "from":573
      , "to":179
    }
    , {
      "from":573
      , "to":124
    }
    , {
      "from":573
      , "to":180
    }
    , {
      "from":573
      , "to":125
    }
    , {
      "from":573
      , "to":182
    }
    , {
      "from":573
      , "to":126
    }
    , {
      "from":573
      , "to":183
    }
    , {
      "from":573
      , "to":127
    }
    , {
      "from":573
      , "to":137
    }
    , {
      "from":639
      , "to":138
    }
    , {
      "from":132
      , "to":639
    }
    , {
      "from":643
      , "to":130
    }
    , {
      "from":643
      , "to":136
    }
    , {
      "from":95
      , "to":643
    }
    , {
      "from":461
      , "to":643
    }
    , {
      "from":462
      , "to":643
    }
    , {
      "from":649
      , "to":129
    }
    , {
      "from":649
      , "to":131
    }
    , {
      "from":128
      , "to":649
    }
    , {
      "from":248
      , "to":654
    }
    , {
      "from":251
      , "to":654
    }
    , {
      "from":654
      , "to":252
    }
    , {
      "from":654
      , "to":254
    }
    , {
      "from":659
      , "to":247
    }
    , {
      "from":659
      , "to":250
    }
    , {
      "from":253
      , "to":659
    }
    , {
      "from":245
      , "to":659
    }
    , {
      "from":664
      , "to":325
    }
    , {
      "from":664
      , "to":374
    }
    , {
      "from":393
      , "to":664
    }
    , {
      "from":664
      , "to":326
    }
    , {
      "from":664
      , "to":375
    }
    , {
      "from":394
      , "to":664
    }
    , {
      "from":664
      , "to":327
    }
    , {
      "from":664
      , "to":376
    }
    , {
      "from":395
      , "to":664
    }
    , {
      "from":664
      , "to":328
    }
    , {
      "from":664
      , "to":377
    }
    , {
      "from":396
      , "to":664
    }
    , {
      "from":664
      , "to":329
    }
    , {
      "from":664
      , "to":378
    }
    , {
      "from":397
      , "to":664
    }
    , {
      "from":664
      , "to":330
    }
    , {
      "from":664
      , "to":379
    }
    , {
      "from":398
      , "to":664
    }
    , {
      "from":664
      , "to":331
    }
    , {
      "from":664
      , "to":380
    }
    , {
      "from":399
      , "to":664
    }
    , {
      "from":664
      , "to":332
    }
    , {
      "from":664
      , "to":381
    }
    , {
      "from":400
      , "to":664
    }
    , {
      "from":664
      , "to":333
    }
    , {
      "from":664
      , "to":382
    }
    , {
      "from":401
      , "to":664
    }
    , {
      "from":664
      , "to":334
    }
    , {
      "from":664
      , "to":383
    }
    , {
      "from":402
      , "to":664
    }
    , {
      "from":664
      , "to":335
    }
    , {
      "from":664
      , "to":384
    }
    , {
      "from":403
      , "to":664
    }
    , {
      "from":664
      , "to":336
    }
    , {
      "from":664
      , "to":385
    }
    , {
      "from":404
      , "to":664
    }
    , {
      "from":664
      , "to":337
    }
    , {
      "from":664
      , "to":386
    }
    , {
      "from":405
      , "to":664
    }
    , {
      "from":664
      , "to":338
    }
    , {
      "from":664
      , "to":387
    }
    , {
      "from":406
      , "to":664
    }
    , {
      "from":664
      , "to":339
    }
    , {
      "from":664
      , "to":388
    }
    , {
      "from":407
      , "to":664
    }
    , {
      "from":664
      , "to":340
    }
    , {
      "from":664
      , "to":389
    }
    , {
      "from":408
      , "to":664
    }
    , {
      "from":664
      , "to":341
    }
    , {
      "from":664
      , "to":390
    }
    , {
      "from":409
      , "to":664
    }
    , {
      "from":664
      , "to":342
    }
    , {
      "from":664
      , "to":391
    }
    , {
      "from":410
      , "to":664
    }
    , {
      "from":664
      , "to":343
    }
    , {
      "from":664
      , "to":358
    }
    , {
      "from":411
      , "to":664
    }
    , {
      "from":664
      , "to":344
    }
    , {
      "from":664
      , "to":359
    }
    , {
      "from":412
      , "to":664
    }
    , {
      "from":664
      , "to":345
    }
    , {
      "from":664
      , "to":360
    }
    , {
      "from":413
      , "to":664
    }
    , {
      "from":664
      , "to":346
    }
    , {
      "from":664
      , "to":361
    }
    , {
      "from":414
      , "to":664
    }
    , {
      "from":664
      , "to":347
    }
    , {
      "from":664
      , "to":362
    }
    , {
      "from":415
      , "to":664
    }
    , {
      "from":664
      , "to":348
    }
    , {
      "from":664
      , "to":363
    }
    , {
      "from":416
      , "to":664
    }
    , {
      "from":664
      , "to":349
    }
    , {
      "from":664
      , "to":364
    }
    , {
      "from":417
      , "to":664
    }
    , {
      "from":664
      , "to":350
    }
    , {
      "from":664
      , "to":365
    }
    , {
      "from":418
      , "to":664
    }
    , {
      "from":664
      , "to":351
    }
    , {
      "from":664
      , "to":366
    }
    , {
      "from":419
      , "to":664
    }
    , {
      "from":664
      , "to":352
    }
    , {
      "from":664
      , "to":367
    }
    , {
      "from":420
      , "to":664
    }
    , {
      "from":664
      , "to":353
    }
    , {
      "from":664
      , "to":368
    }
    , {
      "from":421
      , "to":664
    }
    , {
      "from":664
      , "to":354
    }
    , {
      "from":664
      , "to":369
    }
    , {
      "from":422
      , "to":664
    }
    , {
      "from":664
      , "to":355
    }
    , {
      "from":664
      , "to":370
    }
    , {
      "from":423
      , "to":664
    }
    , {
      "from":664
      , "to":356
    }
    , {
      "from":664
      , "to":371
    }
    , {
      "from":424
      , "to":664
    }
    , {
      "from":288
      , "to":664
    }
    , {
      "from":289
      , "to":664
    }
    , {
      "from":290
      , "to":664
    }
    , {
      "from":291
      , "to":664
    }
    , {
      "from":292
      , "to":664
    }
    , {
      "from":293
      , "to":664
    }
    , {
      "from":294
      , "to":664
    }
    , {
      "from":295
      , "to":664
    }
    , {
      "from":296
      , "to":664
    }
    , {
      "from":297
      , "to":664
    }
    , {
      "from":298
      , "to":664
    }
    , {
      "from":299
      , "to":664
    }
    , {
      "from":300
      , "to":664
    }
    , {
      "from":301
      , "to":664
    }
    , {
      "from":302
      , "to":664
    }
    , {
      "from":303
      , "to":664
    }
    , {
      "from":304
      , "to":664
    }
    , {
      "from":305
      , "to":664
    }
    , {
      "from":306
      , "to":664
    }
    , {
      "from":307
      , "to":664
    }
    , {
      "from":308
      , "to":664
    }
    , {
      "from":309
      , "to":664
    }
    , {
      "from":310
      , "to":664
    }
    , {
      "from":311
      , "to":664
    }
    , {
      "from":312
      , "to":664
    }
    , {
      "from":313
      , "to":664
    }
    , {
      "from":314
      , "to":664
    }
    , {
      "from":315
      , "to":664
    }
    , {
      "from":316
      , "to":664
    }
    , {
      "from":317
      , "to":664
    }
    , {
      "from":318
      , "to":664
    }
    , {
      "from":319
      , "to":664
    }
    , {
      "from":372
      , "to":793
    }
    , {
      "from":793
      , "to":392
    }
    , {
      "from":793
      , "to":425
    }
    , {
      "from":798
      , "to":324
    }
    , {
      "from":798
      , "to":373
    }
    , {
      "from":320
      , "to":798
    }
    , {
      "from":322
      , "to":798
    }
    , {
      "from":323
      , "to":798
    }
    , {
      "from":804
      , "to":93
    }
    , {
      "from":91
      , "to":804
    }
    , {
      "from":204
      , "to":808
    }
    , {
      "from":808
      , "to":205
    }
    , {
      "from":808
      , "to":357
    }
    , {
      "from":203
      , "to":808
    }
    , {
      "from":808
      , "to":249
    }
    , {
      "from":814
      , "to":246
    }
    , {
      "from":463
      , "to":814
    }
    , {
      "from":818
      , "to":207
    }
    , {
      "from":818
      , "to":321
    }
    , {
      "from":92
      , "to":818
    }
    , {
      "from":460
      , "to":818
    }
    , {
      "from":824
      , "to":287
    }
    , {
      "from":212
      , "to":824
    }
    , {
      "from":828
      , "to":213
    }
    , {
      "from":828
      , "to":214
    }
    , {
      "from":828
      , "to":215
    }
    , {
      "from":828
      , "to":216
    }
    , {
      "from":828
      , "to":217
    }
    , {
      "from":828
      , "to":218
    }
    , {
      "from":828
      , "to":219
    }
    , {
      "from":828
      , "to":220
    }
    , {
      "from":828
      , "to":221
    }
    , {
      "from":828
      , "to":222
    }
    , {
      "from":828
      , "to":223
    }
    , {
      "from":828
      , "to":224
    }
    , {
      "from":828
      , "to":225
    }
    , {
      "from":828
      , "to":226
    }
    , {
      "from":828
      , "to":227
    }
    , {
      "from":828
      , "to":228
    }
    , {
      "from":828
      , "to":229
    }
    , {
      "from":828
      , "to":230
    }
    , {
      "from":828
      , "to":231
    }
    , {
      "from":828
      , "to":232
    }
    , {
      "from":828
      , "to":233
    }
    , {
      "from":828
      , "to":234
    }
    , {
      "from":828
      , "to":235
    }
    , {
      "from":828
      , "to":236
    }
    , {
      "from":828
      , "to":237
    }
    , {
      "from":828
      , "to":238
    }
    , {
      "from":828
      , "to":239
    }
    , {
      "from":828
      , "to":240
    }
    , {
      "from":828
      , "to":241
    }
    , {
      "from":828
      , "to":242
    }
    , {
      "from":828
      , "to":243
    }
    , {
      "from":828
      , "to":244
    }
    , {
      "from":210
      , "to":828
    }
    , {
      "from":863
      , "to":427
    }
    , {
      "from":426
      , "to":863
    }
    , {
      "from":867
      , "to":429
    }
    , {
      "from":255
      , "to":867
    }
    , {
      "from":256
      , "to":867
    }
    , {
      "from":257
      , "to":867
    }
    , {
      "from":258
      , "to":867
    }
    , {
      "from":259
      , "to":867
    }
    , {
      "from":260
      , "to":867
    }
    , {
      "from":261
      , "to":867
    }
    , {
      "from":262
      , "to":867
    }
    , {
      "from":263
      , "to":867
    }
    , {
      "from":264
      , "to":867
    }
    , {
      "from":265
      , "to":867
    }
    , {
      "from":266
      , "to":867
    }
    , {
      "from":267
      , "to":867
    }
    , {
      "from":268
      , "to":867
    }
    , {
      "from":269
      , "to":867
    }
    , {
      "from":270
      , "to":867
    }
    , {
      "from":271
      , "to":867
    }
    , {
      "from":272
      , "to":867
    }
    , {
      "from":273
      , "to":867
    }
    , {
      "from":274
      , "to":867
    }
    , {
      "from":275
      , "to":867
    }
    , {
      "from":276
      , "to":867
    }
    , {
      "from":277
      , "to":867
    }
    , {
      "from":278
      , "to":867
    }
    , {
      "from":279
      , "to":867
    }
    , {
      "from":280
      , "to":867
    }
    , {
      "from":281
      , "to":867
    }
    , {
      "from":282
      , "to":867
    }
    , {
      "from":283
      , "to":867
    }
    , {
      "from":284
      , "to":867
    }
    , {
      "from":285
      , "to":867
    }
    , {
      "from":286
      , "to":867
    }
    , {
      "from":964
      , "to":453
    }
    , {
      "from":432
      , "to":964
    }
    , {
      "from":433
      , "to":964
    }
    , {
      "from":971
      , "to":452
    }
    , {
      "from":457
      , "to":971
    }
    , {
      "from":458
      , "to":971
    }
    , {
      "from":978
      , "to":436
    }
    , {
      "from":978
      , "to":438
    }
    , {
      "from":978
      , "to":440
    }
    , {
      "from":978
      , "to":442
    }
    , {
      "from":978
      , "to":444
    }
    , {
      "from":978
      , "to":446
    }
    , {
      "from":978
      , "to":448
    }
    , {
      "from":978
      , "to":450
    }
    , {
      "from":435
      , "to":978
    }
    , {
      "from":989
      , "to":454
    }
    , {
      "from":437
      , "to":989
    }
    , {
      "from":439
      , "to":989
    }
    , {
      "from":441
      , "to":989
    }
    , {
      "from":443
      , "to":989
    }
    , {
      "from":445
      , "to":989
    }
    , {
      "from":447
      , "to":989
    }
    , {
      "from":449
      , "to":989
    }
    , {
      "from":451
      , "to":989
    }
    , {
      "from":68
      , "to":4
    }
    , {
      "from":68
      , "to":5
    }
    , {
      "from":3
      , "to":5
    }
    , {
      "from":7
      , "to":6
    }
    , {
      "from":5
      , "to":6
    }
    , {
      "from":466
      , "to":7
    }
    , {
      "from":466
      , "to":465
    }
    , {
      "from":6
      , "to":465
    }
    , {
      "from":90
      , "to":466
    }
    , {
      "from":91
      , "to":466
    }
    , {
      "from":7
      , "to":9
    }
    , {
      "from":470
      , "to":467
    }
    , {
      "from":92
      , "to":468
    }
    , {
      "from":470
      , "to":469
    }
    , {
      "from":9
      , "to":469
    }
    , {
      "from":94
      , "to":470
    }
    , {
      "from":21
      , "to":12
    }
    , {
      "from":21
      , "to":471
    }
    , {
      "from":468
      , "to":471
    }
    , {
      "from":95
      , "to":472
    }
    , {
      "from":129
      , "to":472
    }
    , {
      "from":14
      , "to":14
    }
    , {
      "from":472
      , "to":14
    }
    , {
      "from":474
      , "to":15
    }
    , {
      "from":474
      , "to":473
    }
    , {
      "from":528
      , "to":473
    }
    , {
      "from":132
      , "to":474
    }
    , {
      "from":133
      , "to":474
    }
    , {
      "from":476
      , "to":475
    }
    , {
      "from":15
      , "to":475
    }
    , {
      "from":134
      , "to":476
    }
    , {
      "from":135
      , "to":476
    }
    , {
      "from":478
      , "to":18
    }
    , {
      "from":478
      , "to":477
    }
    , {
      "from":530
      , "to":477
    }
    , {
      "from":139
      , "to":478
    }
    , {
      "from":142
      , "to":478
    }
    , {
      "from":145
      , "to":478
    }
    , {
      "from":148
      , "to":478
    }
    , {
      "from":151
      , "to":478
    }
    , {
      "from":154
      , "to":478
    }
    , {
      "from":157
      , "to":478
    }
    , {
      "from":160
      , "to":478
    }
    , {
      "from":163
      , "to":478
    }
    , {
      "from":166
      , "to":478
    }
    , {
      "from":169
      , "to":478
    }
    , {
      "from":172
      , "to":478
    }
    , {
      "from":175
      , "to":478
    }
    , {
      "from":178
      , "to":478
    }
    , {
      "from":181
      , "to":478
    }
    , {
      "from":184
      , "to":478
    }
    , {
      "from":480
      , "to":479
    }
    , {
      "from":18
      , "to":479
    }
    , {
      "from":201
      , "to":480
    }
    , {
      "from":480
      , "to":21
    }
    , {
      "from":482
      , "to":481
    }
    , {
      "from":12
      , "to":481
    }
    , {
      "from":203
      , "to":482
    }
    , {
      "from":204
      , "to":482
    }
    , {
      "from":482
      , "to":23
    }
    , {
      "from":486
      , "to":24
    }
    , {
      "from":26
      , "to":25
    }
    , {
      "from":24
      , "to":25
    }
    , {
      "from":484
      , "to":26
    }
    , {
      "from":484
      , "to":483
    }
    , {
      "from":25
      , "to":483
    }
    , {
      "from":205
      , "to":484
    }
    , {
      "from":206
      , "to":484
    }
    , {
      "from":26
      , "to":28
    }
    , {
      "from":486
      , "to":485
    }
    , {
      "from":23
      , "to":485
    }
    , {
      "from":207
      , "to":486
    }
    , {
      "from":208
      , "to":486
    }
    , {
      "from":67
      , "to":30
    }
    , {
      "from":67
      , "to":31
    }
    , {
      "from":28
      , "to":31
    }
    , {
      "from":33
      , "to":32
    }
    , {
      "from":31
      , "to":32
    }
    , {
      "from":488
      , "to":33
    }
    , {
      "from":488
      , "to":487
    }
    , {
      "from":32
      , "to":487
    }
    , {
      "from":209
      , "to":488
    }
    , {
      "from":210
      , "to":488
    }
    , {
      "from":33
      , "to":35
    }
    , {
      "from":37
      , "to":36
    }
    , {
      "from":35
      , "to":36
    }
    , {
      "from":490
      , "to":37
    }
    , {
      "from":490
      , "to":489
    }
    , {
      "from":36
      , "to":489
    }
    , {
      "from":211
      , "to":490
    }
    , {
      "from":212
      , "to":490
    }
    , {
      "from":37
      , "to":39
    }
    , {
      "from":492
      , "to":40
    }
    , {
      "from":492
      , "to":491
    }
    , {
      "from":39
      , "to":491
    }
    , {
      "from":245
      , "to":492
    }
    , {
      "from":498
      , "to":42
    }
    , {
      "from":42
      , "to":43
    }
    , {
      "from":42
      , "to":493
    }
    , {
      "from":40
      , "to":493
    }
    , {
      "from":248
      , "to":494
    }
    , {
      "from":496
      , "to":45
    }
    , {
      "from":496
      , "to":495
    }
    , {
      "from":494
      , "to":495
    }
    , {
      "from":251
      , "to":496
    }
    , {
      "from":498
      , "to":497
    }
    , {
      "from":45
      , "to":497
    }
    , {
      "from":253
      , "to":498
    }
    , {
      "from":500
      , "to":499
    }
    , {
      "from":43
      , "to":499
    }
    , {
      "from":255
      , "to":500
    }
    , {
      "from":256
      , "to":500
    }
    , {
      "from":257
      , "to":500
    }
    , {
      "from":258
      , "to":500
    }
    , {
      "from":259
      , "to":500
    }
    , {
      "from":260
      , "to":500
    }
    , {
      "from":261
      , "to":500
    }
    , {
      "from":262
      , "to":500
    }
    , {
      "from":263
      , "to":500
    }
    , {
      "from":264
      , "to":500
    }
    , {
      "from":265
      , "to":500
    }
    , {
      "from":266
      , "to":500
    }
    , {
      "from":267
      , "to":500
    }
    , {
      "from":268
      , "to":500
    }
    , {
      "from":269
      , "to":500
    }
    , {
      "from":270
      , "to":500
    }
    , {
      "from":271
      , "to":500
    }
    , {
      "from":272
      , "to":500
    }
    , {
      "from":273
      , "to":500
    }
    , {
      "from":274
      , "to":500
    }
    , {
      "from":275
      , "to":500
    }
    , {
      "from":276
      , "to":500
    }
    , {
      "from":277
      , "to":500
    }
    , {
      "from":278
      , "to":500
    }
    , {
      "from":279
      , "to":500
    }
    , {
      "from":280
      , "to":500
    }
    , {
      "from":281
      , "to":500
    }
    , {
      "from":282
      , "to":500
    }
    , {
      "from":283
      , "to":500
    }
    , {
      "from":284
      , "to":500
    }
    , {
      "from":285
      , "to":500
    }
    , {
      "from":286
      , "to":500
    }
    , {
      "from":500
      , "to":49
    }
    , {
      "from":502
      , "to":50
    }
    , {
      "from":502
      , "to":501
    }
    , {
      "from":49
      , "to":501
    }
    , {
      "from":288
      , "to":502
    }
    , {
      "from":289
      , "to":502
    }
    , {
      "from":290
      , "to":502
    }
    , {
      "from":291
      , "to":502
    }
    , {
      "from":292
      , "to":502
    }
    , {
      "from":293
      , "to":502
    }
    , {
      "from":294
      , "to":502
    }
    , {
      "from":295
      , "to":502
    }
    , {
      "from":296
      , "to":502
    }
    , {
      "from":297
      , "to":502
    }
    , {
      "from":298
      , "to":502
    }
    , {
      "from":299
      , "to":502
    }
    , {
      "from":300
      , "to":502
    }
    , {
      "from":301
      , "to":502
    }
    , {
      "from":302
      , "to":502
    }
    , {
      "from":303
      , "to":502
    }
    , {
      "from":304
      , "to":502
    }
    , {
      "from":305
      , "to":502
    }
    , {
      "from":306
      , "to":502
    }
    , {
      "from":307
      , "to":502
    }
    , {
      "from":308
      , "to":502
    }
    , {
      "from":309
      , "to":502
    }
    , {
      "from":310
      , "to":502
    }
    , {
      "from":311
      , "to":502
    }
    , {
      "from":312
      , "to":502
    }
    , {
      "from":313
      , "to":502
    }
    , {
      "from":314
      , "to":502
    }
    , {
      "from":315
      , "to":502
    }
    , {
      "from":316
      , "to":502
    }
    , {
      "from":317
      , "to":502
    }
    , {
      "from":318
      , "to":502
    }
    , {
      "from":319
      , "to":502
    }
    , {
      "from":57
      , "to":52
    }
    , {
      "from":57
      , "to":503
    }
    , {
      "from":50
      , "to":503
    }
    , {
      "from":325
      , "to":504
    }
    , {
      "from":326
      , "to":504
    }
    , {
      "from":327
      , "to":504
    }
    , {
      "from":328
      , "to":504
    }
    , {
      "from":329
      , "to":504
    }
    , {
      "from":330
      , "to":504
    }
    , {
      "from":331
      , "to":504
    }
    , {
      "from":332
      , "to":504
    }
    , {
      "from":333
      , "to":504
    }
    , {
      "from":334
      , "to":504
    }
    , {
      "from":335
      , "to":504
    }
    , {
      "from":336
      , "to":504
    }
    , {
      "from":337
      , "to":504
    }
    , {
      "from":338
      , "to":504
    }
    , {
      "from":339
      , "to":504
    }
    , {
      "from":340
      , "to":504
    }
    , {
      "from":341
      , "to":504
    }
    , {
      "from":342
      , "to":504
    }
    , {
      "from":343
      , "to":504
    }
    , {
      "from":344
      , "to":504
    }
    , {
      "from":345
      , "to":504
    }
    , {
      "from":346
      , "to":504
    }
    , {
      "from":347
      , "to":504
    }
    , {
      "from":348
      , "to":504
    }
    , {
      "from":349
      , "to":504
    }
    , {
      "from":350
      , "to":504
    }
    , {
      "from":351
      , "to":504
    }
    , {
      "from":352
      , "to":504
    }
    , {
      "from":353
      , "to":504
    }
    , {
      "from":354
      , "to":504
    }
    , {
      "from":355
      , "to":504
    }
    , {
      "from":356
      , "to":504
    }
    , {
      "from":506
      , "to":505
    }
    , {
      "from":504
      , "to":505
    }
    , {
      "from":372
      , "to":506
    }
    , {
      "from":374
      , "to":506
    }
    , {
      "from":375
      , "to":506
    }
    , {
      "from":376
      , "to":506
    }
    , {
      "from":377
      , "to":506
    }
    , {
      "from":378
      , "to":506
    }
    , {
      "from":379
      , "to":506
    }
    , {
      "from":380
      , "to":506
    }
    , {
      "from":381
      , "to":506
    }
    , {
      "from":382
      , "to":506
    }
    , {
      "from":383
      , "to":506
    }
    , {
      "from":384
      , "to":506
    }
    , {
      "from":385
      , "to":506
    }
    , {
      "from":386
      , "to":506
    }
    , {
      "from":387
      , "to":506
    }
    , {
      "from":388
      , "to":506
    }
    , {
      "from":389
      , "to":506
    }
    , {
      "from":390
      , "to":506
    }
    , {
      "from":391
      , "to":506
    }
    , {
      "from":506
      , "to":55
    }
    , {
      "from":508
      , "to":507
    }
    , {
      "from":55
      , "to":507
    }
    , {
      "from":393
      , "to":508
    }
    , {
      "from":394
      , "to":508
    }
    , {
      "from":395
      , "to":508
    }
    , {
      "from":396
      , "to":508
    }
    , {
      "from":397
      , "to":508
    }
    , {
      "from":398
      , "to":508
    }
    , {
      "from":399
      , "to":508
    }
    , {
      "from":400
      , "to":508
    }
    , {
      "from":401
      , "to":508
    }
    , {
      "from":402
      , "to":508
    }
    , {
      "from":403
      , "to":508
    }
    , {
      "from":404
      , "to":508
    }
    , {
      "from":405
      , "to":508
    }
    , {
      "from":406
      , "to":508
    }
    , {
      "from":407
      , "to":508
    }
    , {
      "from":408
      , "to":508
    }
    , {
      "from":409
      , "to":508
    }
    , {
      "from":410
      , "to":508
    }
    , {
      "from":411
      , "to":508
    }
    , {
      "from":412
      , "to":508
    }
    , {
      "from":413
      , "to":508
    }
    , {
      "from":414
      , "to":508
    }
    , {
      "from":415
      , "to":508
    }
    , {
      "from":416
      , "to":508
    }
    , {
      "from":417
      , "to":508
    }
    , {
      "from":418
      , "to":508
    }
    , {
      "from":419
      , "to":508
    }
    , {
      "from":420
      , "to":508
    }
    , {
      "from":421
      , "to":508
    }
    , {
      "from":422
      , "to":508
    }
    , {
      "from":423
      , "to":508
    }
    , {
      "from":424
      , "to":508
    }
    , {
      "from":508
      , "to":57
    }
    , {
      "from":510
      , "to":509
    }
    , {
      "from":52
      , "to":509
    }
    , {
      "from":426
      , "to":510
    }
    , {
      "from":510
      , "to":59
    }
    , {
      "from":61
      , "to":60
    }
    , {
      "from":59
      , "to":60
    }
    , {
      "from":512
      , "to":61
    }
    , {
      "from":512
      , "to":511
    }
    , {
      "from":60
      , "to":511
    }
    , {
      "from":427
      , "to":512
    }
    , {
      "from":428
      , "to":512
    }
    , {
      "from":61
      , "to":63
    }
    , {
      "from":65
      , "to":64
    }
    , {
      "from":63
      , "to":64
    }
    , {
      "from":514
      , "to":65
    }
    , {
      "from":514
      , "to":513
    }
    , {
      "from":64
      , "to":513
    }
    , {
      "from":429
      , "to":514
    }
    , {
      "from":430
      , "to":514
    }
    , {
      "from":65
      , "to":67
    }
    , {
      "from":72
      , "to":68
    }
    , {
      "from":72
      , "to":69
    }
    , {
      "from":30
      , "to":69
    }
    , {
      "from":516
      , "to":70
    }
    , {
      "from":516
      , "to":515
    }
    , {
      "from":69
      , "to":515
    }
    , {
      "from":431
      , "to":516
    }
    , {
      "from":432
      , "to":516
    }
    , {
      "from":433
      , "to":516
    }
    , {
      "from":86
      , "to":72
    }
    , {
      "from":86
      , "to":73
    }
    , {
      "from":70
      , "to":73
    }
    , {
      "from":526
      , "to":74
    }
    , {
      "from":76
      , "to":75
    }
    , {
      "from":74
      , "to":75
    }
    , {
      "from":518
      , "to":76
    }
    , {
      "from":518
      , "to":517
    }
    , {
      "from":75
      , "to":517
    }
    , {
      "from":434
      , "to":518
    }
    , {
      "from":435
      , "to":518
    }
    , {
      "from":76
      , "to":78
    }
    , {
      "from":520
      , "to":79
    }
    , {
      "from":78
      , "to":79
    }
    , {
      "from":522
      , "to":519
    }
    , {
      "from":437
      , "to":520
    }
    , {
      "from":439
      , "to":520
    }
    , {
      "from":441
      , "to":520
    }
    , {
      "from":443
      , "to":520
    }
    , {
      "from":445
      , "to":520
    }
    , {
      "from":447
      , "to":520
    }
    , {
      "from":449
      , "to":520
    }
    , {
      "from":451
      , "to":520
    }
    , {
      "from":522
      , "to":521
    }
    , {
      "from":79
      , "to":521
    }
    , {
      "from":452
      , "to":522
    }
    , {
      "from":453
      , "to":522
    }
    , {
      "from":520
      , "to":82
    }
    , {
      "from":84
      , "to":83
    }
    , {
      "from":82
      , "to":83
    }
    , {
      "from":524
      , "to":84
    }
    , {
      "from":524
      , "to":523
    }
    , {
      "from":83
      , "to":523
    }
    , {
      "from":454
      , "to":524
    }
    , {
      "from":455
      , "to":524
    }
    , {
      "from":84
      , "to":86
    }
    , {
      "from":526
      , "to":525
    }
    , {
      "from":73
      , "to":525
    }
    , {
      "from":456
      , "to":526
    }
    , {
      "from":457
      , "to":526
    }
    , {
      "from":458
      , "to":526
    }
    , {
      "from":14
      , "to":527
    }
    , {
      "from":460
      , "to":528
    }
    , {
      "from":462
      , "to":528
    }
    , {
      "from":463
      , "to":528
    }
    , {
      "from":476
      , "to":529
    }
    , {
      "from":464
      , "to":530
    }
    , {
      "from":465
      , "to":90
    }
    , {
      "from":90
      , "to":91
    }
    , {
      "from":467
      , "to":92
    }
    , {
      "from":469
      , "to":93
    }
    , {
      "from":93
      , "to":94
    }
    , {
      "from":471
      , "to":95
    }
    , {
      "from":471
      , "to":96
    }
    , {
      "from":471
      , "to":97
    }
    , {
      "from":471
      , "to":98
    }
    , {
      "from":471
      , "to":99
    }
    , {
      "from":471
      , "to":100
    }
    , {
      "from":471
      , "to":101
    }
    , {
      "from":471
      , "to":102
    }
    , {
      "from":471
      , "to":103
    }
    , {
      "from":471
      , "to":104
    }
    , {
      "from":471
      , "to":105
    }
    , {
      "from":471
      , "to":106
    }
    , {
      "from":471
      , "to":107
    }
    , {
      "from":471
      , "to":108
    }
    , {
      "from":471
      , "to":109
    }
    , {
      "from":471
      , "to":110
    }
    , {
      "from":471
      , "to":111
    }
    , {
      "from":471
      , "to":112
    }
    , {
      "from":471
      , "to":113
    }
    , {
      "from":471
      , "to":114
    }
    , {
      "from":471
      , "to":115
    }
    , {
      "from":471
      , "to":116
    }
    , {
      "from":471
      , "to":117
    }
    , {
      "from":471
      , "to":118
    }
    , {
      "from":471
      , "to":119
    }
    , {
      "from":471
      , "to":120
    }
    , {
      "from":471
      , "to":121
    }
    , {
      "from":471
      , "to":122
    }
    , {
      "from":471
      , "to":123
    }
    , {
      "from":471
      , "to":124
    }
    , {
      "from":471
      , "to":125
    }
    , {
      "from":471
      , "to":126
    }
    , {
      "from":471
      , "to":127
    }
    , {
      "from":96
      , "to":128
    }
    , {
      "from":97
      , "to":128
    }
    , {
      "from":98
      , "to":128
    }
    , {
      "from":99
      , "to":128
    }
    , {
      "from":100
      , "to":128
    }
    , {
      "from":101
      , "to":128
    }
    , {
      "from":102
      , "to":128
    }
    , {
      "from":103
      , "to":128
    }
    , {
      "from":104
      , "to":128
    }
    , {
      "from":105
      , "to":128
    }
    , {
      "from":106
      , "to":128
    }
    , {
      "from":107
      , "to":128
    }
    , {
      "from":108
      , "to":128
    }
    , {
      "from":109
      , "to":128
    }
    , {
      "from":110
      , "to":128
    }
    , {
      "from":111
      , "to":128
    }
    , {
      "from":112
      , "to":128
    }
    , {
      "from":113
      , "to":128
    }
    , {
      "from":114
      , "to":128
    }
    , {
      "from":115
      , "to":128
    }
    , {
      "from":116
      , "to":128
    }
    , {
      "from":117
      , "to":128
    }
    , {
      "from":118
      , "to":128
    }
    , {
      "from":119
      , "to":128
    }
    , {
      "from":120
      , "to":128
    }
    , {
      "from":121
      , "to":128
    }
    , {
      "from":122
      , "to":128
    }
    , {
      "from":123
      , "to":128
    }
    , {
      "from":124
      , "to":128
    }
    , {
      "from":125
      , "to":128
    }
    , {
      "from":126
      , "to":128
    }
    , {
      "from":127
      , "to":128
    }
    , {
      "from":128
      , "to":129
    }
    , {
      "from":473
      , "to":130
    }
    , {
      "from":130
      , "to":131
    }
    , {
      "from":131
      , "to":132
    }
    , {
      "from":131
      , "to":133
    }
    , {
      "from":475
      , "to":134
    }
    , {
      "from":475
      , "to":135
    }
    , {
      "from":477
      , "to":136
    }
    , {
      "from":136
      , "to":137
    }
    , {
      "from":477
      , "to":138
    }
    , {
      "from":137
      , "to":139
    }
    , {
      "from":138
      , "to":139
    }
    , {
      "from":136
      , "to":140
    }
    , {
      "from":136
      , "to":141
    }
    , {
      "from":138
      , "to":142
    }
    , {
      "from":140
      , "to":142
    }
    , {
      "from":141
      , "to":142
    }
    , {
      "from":136
      , "to":143
    }
    , {
      "from":136
      , "to":144
    }
    , {
      "from":138
      , "to":145
    }
    , {
      "from":143
      , "to":145
    }
    , {
      "from":144
      , "to":145
    }
    , {
      "from":136
      , "to":146
    }
    , {
      "from":136
      , "to":147
    }
    , {
      "from":138
      , "to":148
    }
    , {
      "from":146
      , "to":148
    }
    , {
      "from":147
      , "to":148
    }
    , {
      "from":136
      , "to":149
    }
    , {
      "from":136
      , "to":150
    }
    , {
      "from":138
      , "to":151
    }
    , {
      "from":149
      , "to":151
    }
    , {
      "from":150
      , "to":151
    }
    , {
      "from":136
      , "to":152
    }
    , {
      "from":136
      , "to":153
    }
    , {
      "from":138
      , "to":154
    }
    , {
      "from":152
      , "to":154
    }
    , {
      "from":153
      , "to":154
    }
    , {
      "from":136
      , "to":155
    }
    , {
      "from":136
      , "to":156
    }
    , {
      "from":138
      , "to":157
    }
    , {
      "from":155
      , "to":157
    }
    , {
      "from":156
      , "to":157
    }
    , {
      "from":136
      , "to":158
    }
    , {
      "from":136
      , "to":159
    }
    , {
      "from":138
      , "to":160
    }
    , {
      "from":158
      , "to":160
    }
    , {
      "from":159
      , "to":160
    }
    , {
      "from":136
      , "to":161
    }
    , {
      "from":136
      , "to":162
    }
    , {
      "from":138
      , "to":163
    }
    , {
      "from":161
      , "to":163
    }
    , {
      "from":162
      , "to":163
    }
    , {
      "from":136
      , "to":164
    }
    , {
      "from":136
      , "to":165
    }
    , {
      "from":138
      , "to":166
    }
    , {
      "from":164
      , "to":166
    }
    , {
      "from":165
      , "to":166
    }
    , {
      "from":136
      , "to":167
    }
    , {
      "from":136
      , "to":168
    }
    , {
      "from":138
      , "to":169
    }
    , {
      "from":167
      , "to":169
    }
    , {
      "from":168
      , "to":169
    }
    , {
      "from":136
      , "to":170
    }
    , {
      "from":136
      , "to":171
    }
    , {
      "from":138
      , "to":172
    }
    , {
      "from":170
      , "to":172
    }
    , {
      "from":171
      , "to":172
    }
    , {
      "from":136
      , "to":173
    }
    , {
      "from":136
      , "to":174
    }
    , {
      "from":138
      , "to":175
    }
    , {
      "from":173
      , "to":175
    }
    , {
      "from":174
      , "to":175
    }
    , {
      "from":136
      , "to":176
    }
    , {
      "from":136
      , "to":177
    }
    , {
      "from":138
      , "to":178
    }
    , {
      "from":176
      , "to":178
    }
    , {
      "from":177
      , "to":178
    }
    , {
      "from":136
      , "to":179
    }
    , {
      "from":136
      , "to":180
    }
    , {
      "from":138
      , "to":181
    }
    , {
      "from":179
      , "to":181
    }
    , {
      "from":180
      , "to":181
    }
    , {
      "from":136
      , "to":182
    }
    , {
      "from":136
      , "to":183
    }
    , {
      "from":138
      , "to":184
    }
    , {
      "from":182
      , "to":184
    }
    , {
      "from":183
      , "to":184
    }
    , {
      "from":479
      , "to":185
    }
    , {
      "from":479
      , "to":186
    }
    , {
      "from":479
      , "to":187
    }
    , {
      "from":479
      , "to":188
    }
    , {
      "from":479
      , "to":189
    }
    , {
      "from":479
      , "to":190
    }
    , {
      "from":479
      , "to":191
    }
    , {
      "from":479
      , "to":192
    }
    , {
      "from":479
      , "to":193
    }
    , {
      "from":479
      , "to":194
    }
    , {
      "from":479
      , "to":195
    }
    , {
      "from":479
      , "to":196
    }
    , {
      "from":479
      , "to":197
    }
    , {
      "from":479
      , "to":198
    }
    , {
      "from":479
      , "to":199
    }
    , {
      "from":479
      , "to":200
    }
    , {
      "from":185
      , "to":201
    }
    , {
      "from":186
      , "to":201
    }
    , {
      "from":187
      , "to":201
    }
    , {
      "from":188
      , "to":201
    }
    , {
      "from":189
      , "to":201
    }
    , {
      "from":190
      , "to":201
    }
    , {
      "from":191
      , "to":201
    }
    , {
      "from":192
      , "to":201
    }
    , {
      "from":193
      , "to":201
    }
    , {
      "from":194
      , "to":201
    }
    , {
      "from":195
      , "to":201
    }
    , {
      "from":196
      , "to":201
    }
    , {
      "from":197
      , "to":201
    }
    , {
      "from":198
      , "to":201
    }
    , {
      "from":199
      , "to":201
    }
    , {
      "from":200
      , "to":201
    }
    , {
      "from":481
      , "to":202
    }
    , {
      "from":202
      , "to":203
    }
    , {
      "from":202
      , "to":204
    }
    , {
      "from":483
      , "to":205
    }
    , {
      "from":205
      , "to":206
    }
    , {
      "from":485
      , "to":207
    }
    , {
      "from":207
      , "to":208
    }
    , {
      "from":487
      , "to":209
    }
    , {
      "from":209
      , "to":210
    }
    , {
      "from":489
      , "to":211
    }
    , {
      "from":211
      , "to":212
    }
    , {
      "from":491
      , "to":213
    }
    , {
      "from":491
      , "to":214
    }
    , {
      "from":491
      , "to":215
    }
    , {
      "from":491
      , "to":216
    }
    , {
      "from":491
      , "to":217
    }
    , {
      "from":491
      , "to":218
    }
    , {
      "from":491
      , "to":219
    }
    , {
      "from":491
      , "to":220
    }
    , {
      "from":491
      , "to":221
    }
    , {
      "from":491
      , "to":222
    }
    , {
      "from":491
      , "to":223
    }
    , {
      "from":491
      , "to":224
    }
    , {
      "from":491
      , "to":225
    }
    , {
      "from":491
      , "to":226
    }
    , {
      "from":491
      , "to":227
    }
    , {
      "from":491
      , "to":228
    }
    , {
      "from":491
      , "to":229
    }
    , {
      "from":491
      , "to":230
    }
    , {
      "from":491
      , "to":231
    }
    , {
      "from":491
      , "to":232
    }
    , {
      "from":491
      , "to":233
    }
    , {
      "from":491
      , "to":234
    }
    , {
      "from":491
      , "to":235
    }
    , {
      "from":491
      , "to":236
    }
    , {
      "from":491
      , "to":237
    }
    , {
      "from":491
      , "to":238
    }
    , {
      "from":491
      , "to":239
    }
    , {
      "from":491
      , "to":240
    }
    , {
      "from":491
      , "to":241
    }
    , {
      "from":491
      , "to":242
    }
    , {
      "from":491
      , "to":243
    }
    , {
      "from":491
      , "to":244
    }
    , {
      "from":213
      , "to":245
    }
    , {
      "from":214
      , "to":245
    }
    , {
      "from":215
      , "to":245
    }
    , {
      "from":216
      , "to":245
    }
    , {
      "from":217
      , "to":245
    }
    , {
      "from":218
      , "to":245
    }
    , {
      "from":219
      , "to":245
    }
    , {
      "from":220
      , "to":245
    }
    , {
      "from":221
      , "to":245
    }
    , {
      "from":222
      , "to":245
    }
    , {
      "from":223
      , "to":245
    }
    , {
      "from":224
      , "to":245
    }
    , {
      "from":225
      , "to":245
    }
    , {
      "from":226
      , "to":245
    }
    , {
      "from":227
      , "to":245
    }
    , {
      "from":228
      , "to":245
    }
    , {
      "from":229
      , "to":245
    }
    , {
      "from":230
      , "to":245
    }
    , {
      "from":231
      , "to":245
    }
    , {
      "from":232
      , "to":245
    }
    , {
      "from":233
      , "to":245
    }
    , {
      "from":234
      , "to":245
    }
    , {
      "from":235
      , "to":245
    }
    , {
      "from":236
      , "to":245
    }
    , {
      "from":237
      , "to":245
    }
    , {
      "from":238
      , "to":245
    }
    , {
      "from":239
      , "to":245
    }
    , {
      "from":240
      , "to":245
    }
    , {
      "from":241
      , "to":245
    }
    , {
      "from":242
      , "to":245
    }
    , {
      "from":243
      , "to":245
    }
    , {
      "from":244
      , "to":245
    }
    , {
      "from":493
      , "to":246
    }
    , {
      "from":493
      , "to":247
    }
    , {
      "from":246
      , "to":248
    }
    , {
      "from":247
      , "to":248
    }
    , {
      "from":495
      , "to":249
    }
    , {
      "from":495
      , "to":250
    }
    , {
      "from":249
      , "to":251
    }
    , {
      "from":250
      , "to":251
    }
    , {
      "from":497
      , "to":252
    }
    , {
      "from":252
      , "to":253
    }
    , {
      "from":499
      , "to":254
    }
    , {
      "from":254
      , "to":255
    }
    , {
      "from":254
      , "to":256
    }
    , {
      "from":254
      , "to":257
    }
    , {
      "from":254
      , "to":258
    }
    , {
      "from":254
      , "to":259
    }
    , {
      "from":254
      , "to":260
    }
    , {
      "from":254
      , "to":261
    }
    , {
      "from":254
      , "to":262
    }
    , {
      "from":254
      , "to":263
    }
    , {
      "from":254
      , "to":264
    }
    , {
      "from":254
      , "to":265
    }
    , {
      "from":254
      , "to":266
    }
    , {
      "from":254
      , "to":267
    }
    , {
      "from":254
      , "to":268
    }
    , {
      "from":254
      , "to":269
    }
    , {
      "from":254
      , "to":270
    }
    , {
      "from":254
      , "to":271
    }
    , {
      "from":254
      , "to":272
    }
    , {
      "from":254
      , "to":273
    }
    , {
      "from":254
      , "to":274
    }
    , {
      "from":254
      , "to":275
    }
    , {
      "from":254
      , "to":276
    }
    , {
      "from":254
      , "to":277
    }
    , {
      "from":254
      , "to":278
    }
    , {
      "from":254
      , "to":279
    }
    , {
      "from":254
      , "to":280
    }
    , {
      "from":254
      , "to":281
    }
    , {
      "from":254
      , "to":282
    }
    , {
      "from":254
      , "to":283
    }
    , {
      "from":254
      , "to":284
    }
    , {
      "from":254
      , "to":285
    }
    , {
      "from":254
      , "to":286
    }
    , {
      "from":501
      , "to":287
    }
    , {
      "from":287
      , "to":288
    }
    , {
      "from":287
      , "to":289
    }
    , {
      "from":287
      , "to":290
    }
    , {
      "from":287
      , "to":291
    }
    , {
      "from":287
      , "to":292
    }
    , {
      "from":287
      , "to":293
    }
    , {
      "from":287
      , "to":294
    }
    , {
      "from":287
      , "to":295
    }
    , {
      "from":287
      , "to":296
    }
    , {
      "from":287
      , "to":297
    }
    , {
      "from":287
      , "to":298
    }
    , {
      "from":287
      , "to":299
    }
    , {
      "from":287
      , "to":300
    }
    , {
      "from":287
      , "to":301
    }
    , {
      "from":287
      , "to":302
    }
    , {
      "from":287
      , "to":303
    }
    , {
      "from":287
      , "to":304
    }
    , {
      "from":287
      , "to":305
    }
    , {
      "from":287
      , "to":306
    }
    , {
      "from":287
      , "to":307
    }
    , {
      "from":287
      , "to":308
    }
    , {
      "from":287
      , "to":309
    }
    , {
      "from":287
      , "to":310
    }
    , {
      "from":287
      , "to":311
    }
    , {
      "from":287
      , "to":312
    }
    , {
      "from":287
      , "to":313
    }
    , {
      "from":287
      , "to":314
    }
    , {
      "from":287
      , "to":315
    }
    , {
      "from":287
      , "to":316
    }
    , {
      "from":287
      , "to":317
    }
    , {
      "from":287
      , "to":318
    }
    , {
      "from":287
      , "to":319
    }
    , {
      "from":503
      , "to":320
    }
    , {
      "from":503
      , "to":321
    }
    , {
      "from":320
      , "to":322
    }
    , {
      "from":321
      , "to":322
    }
    , {
      "from":322
      , "to":323
    }
    , {
      "from":321
      , "to":323
    }
    , {
      "from":323
      , "to":324
    }
    , {
      "from":324
      , "to":325
    }
    , {
      "from":324
      , "to":326
    }
    , {
      "from":324
      , "to":327
    }
    , {
      "from":324
      , "to":328
    }
    , {
      "from":324
      , "to":329
    }
    , {
      "from":324
      , "to":330
    }
    , {
      "from":324
      , "to":331
    }
    , {
      "from":324
      , "to":332
    }
    , {
      "from":324
      , "to":333
    }
    , {
      "from":324
      , "to":334
    }
    , {
      "from":324
      , "to":335
    }
    , {
      "from":324
      , "to":336
    }
    , {
      "from":324
      , "to":337
    }
    , {
      "from":324
      , "to":338
    }
    , {
      "from":324
      , "to":339
    }
    , {
      "from":324
      , "to":340
    }
    , {
      "from":324
      , "to":341
    }
    , {
      "from":324
      , "to":342
    }
    , {
      "from":324
      , "to":343
    }
    , {
      "from":324
      , "to":344
    }
    , {
      "from":324
      , "to":345
    }
    , {
      "from":324
      , "to":346
    }
    , {
      "from":324
      , "to":347
    }
    , {
      "from":324
      , "to":348
    }
    , {
      "from":324
      , "to":349
    }
    , {
      "from":324
      , "to":350
    }
    , {
      "from":324
      , "to":351
    }
    , {
      "from":324
      , "to":352
    }
    , {
      "from":324
      , "to":353
    }
    , {
      "from":324
      , "to":354
    }
    , {
      "from":324
      , "to":355
    }
    , {
      "from":324
      , "to":356
    }
    , {
      "from":505
      , "to":357
    }
    , {
      "from":505
      , "to":358
    }
    , {
      "from":505
      , "to":359
    }
    , {
      "from":505
      , "to":360
    }
    , {
      "from":505
      , "to":361
    }
    , {
      "from":505
      , "to":362
    }
    , {
      "from":505
      , "to":363
    }
    , {
      "from":505
      , "to":364
    }
    , {
      "from":505
      , "to":365
    }
    , {
      "from":505
      , "to":366
    }
    , {
      "from":505
      , "to":367
    }
    , {
      "from":505
      , "to":368
    }
    , {
      "from":505
      , "to":369
    }
    , {
      "from":505
      , "to":370
    }
    , {
      "from":505
      , "to":371
    }
    , {
      "from":357
      , "to":372
    }
    , {
      "from":358
      , "to":372
    }
    , {
      "from":359
      , "to":372
    }
    , {
      "from":360
      , "to":372
    }
    , {
      "from":361
      , "to":372
    }
    , {
      "from":362
      , "to":372
    }
    , {
      "from":363
      , "to":372
    }
    , {
      "from":364
      , "to":372
    }
    , {
      "from":365
      , "to":372
    }
    , {
      "from":366
      , "to":372
    }
    , {
      "from":367
      , "to":372
    }
    , {
      "from":368
      , "to":372
    }
    , {
      "from":369
      , "to":372
    }
    , {
      "from":370
      , "to":372
    }
    , {
      "from":371
      , "to":372
    }
    , {
      "from":505
      , "to":373
    }
    , {
      "from":373
      , "to":374
    }
    , {
      "from":373
      , "to":375
    }
    , {
      "from":373
      , "to":376
    }
    , {
      "from":373
      , "to":377
    }
    , {
      "from":373
      , "to":378
    }
    , {
      "from":373
      , "to":379
    }
    , {
      "from":373
      , "to":380
    }
    , {
      "from":373
      , "to":381
    }
    , {
      "from":373
      , "to":382
    }
    , {
      "from":373
      , "to":383
    }
    , {
      "from":373
      , "to":384
    }
    , {
      "from":373
      , "to":385
    }
    , {
      "from":373
      , "to":386
    }
    , {
      "from":373
      , "to":387
    }
    , {
      "from":373
      , "to":388
    }
    , {
      "from":373
      , "to":389
    }
    , {
      "from":373
      , "to":390
    }
    , {
      "from":373
      , "to":391
    }
    , {
      "from":507
      , "to":392
    }
    , {
      "from":392
      , "to":393
    }
    , {
      "from":392
      , "to":394
    }
    , {
      "from":392
      , "to":395
    }
    , {
      "from":392
      , "to":396
    }
    , {
      "from":392
      , "to":397
    }
    , {
      "from":392
      , "to":398
    }
    , {
      "from":392
      , "to":399
    }
    , {
      "from":392
      , "to":400
    }
    , {
      "from":392
      , "to":401
    }
    , {
      "from":392
      , "to":402
    }
    , {
      "from":392
      , "to":403
    }
    , {
      "from":392
      , "to":404
    }
    , {
      "from":392
      , "to":405
    }
    , {
      "from":392
      , "to":406
    }
    , {
      "from":392
      , "to":407
    }
    , {
      "from":392
      , "to":408
    }
    , {
      "from":392
      , "to":409
    }
    , {
      "from":392
      , "to":410
    }
    , {
      "from":392
      , "to":411
    }
    , {
      "from":392
      , "to":412
    }
    , {
      "from":392
      , "to":413
    }
    , {
      "from":392
      , "to":414
    }
    , {
      "from":392
      , "to":415
    }
    , {
      "from":392
      , "to":416
    }
    , {
      "from":392
      , "to":417
    }
    , {
      "from":392
      , "to":418
    }
    , {
      "from":392
      , "to":419
    }
    , {
      "from":392
      , "to":420
    }
    , {
      "from":392
      , "to":421
    }
    , {
      "from":392
      , "to":422
    }
    , {
      "from":392
      , "to":423
    }
    , {
      "from":392
      , "to":424
    }
    , {
      "from":509
      , "to":425
    }
    , {
      "from":425
      , "to":426
    }
    , {
      "from":511
      , "to":427
    }
    , {
      "from":427
      , "to":428
    }
    , {
      "from":513
      , "to":429
    }
    , {
      "from":429
      , "to":430
    }
    , {
      "from":515
      , "to":431
    }
    , {
      "from":431
      , "to":432
    }
    , {
      "from":431
      , "to":433
    }
    , {
      "from":517
      , "to":434
    }
    , {
      "from":434
      , "to":435
    }
    , {
      "from":519
      , "to":436
    }
    , {
      "from":436
      , "to":437
    }
    , {
      "from":519
      , "to":438
    }
    , {
      "from":438
      , "to":439
    }
    , {
      "from":519
      , "to":440
    }
    , {
      "from":440
      , "to":441
    }
    , {
      "from":519
      , "to":442
    }
    , {
      "from":442
      , "to":443
    }
    , {
      "from":519
      , "to":444
    }
    , {
      "from":444
      , "to":445
    }
    , {
      "from":519
      , "to":446
    }
    , {
      "from":446
      , "to":447
    }
    , {
      "from":519
      , "to":448
    }
    , {
      "from":448
      , "to":449
    }
    , {
      "from":519
      , "to":450
    }
    , {
      "from":450
      , "to":451
    }
    , {
      "from":521
      , "to":452
    }
    , {
      "from":521
      , "to":453
    }
    , {
      "from":523
      , "to":454
    }
    , {
      "from":454
      , "to":455
    }
    , {
      "from":525
      , "to":456
    }
    , {
      "from":456
      , "to":457
    }
    , {
      "from":456
      , "to":458
    }
    , {
      "from":527
      , "to":459
    }
    , {
      "from":527
      , "to":460
    }
    , {
      "from":527
      , "to":461
    }
    , {
      "from":461
      , "to":462
    }
    , {
      "from":459
      , "to":463
    }
    , {
      "from":529
      , "to":464
    }
    , {
      "from":455
      , "to":1014
    }
    , {
      "from":1014
      , "to":209
    }
    , {
      "from":1014
      , "to":434
    }
    , {
      "from":428
      , "to":1014
    }
    , {
      "from":1014
      , "to":456
    }
    , {
      "from":208
      , "to":1014
    }
    , {
      "from":430
      , "to":1014
    }
    , {
      "from":206
      , "to":1014
    }
    , {
      "from":1014
      , "to":211
    }
    , {
      "from":1014
      , "to":431
    }
    , {
      "from":1014
      , "to":90
    }
  ]
}
