
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000c6cc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040c6cc  0040c6cc  0001c6cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d8  20400000  0040c6d4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000488  204009d8  0040d0ac  000209d8  2**2
                  ALLOC
  4 .stack        00002000  20400e60  0040d534  000209d8  2**0
                  ALLOC
  5 .heap         00000200  20402e60  0040f534  000209d8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020a06  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002af99  00000000  00000000  00020a5f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00005d50  00000000  00000000  0004b9f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000fd68  00000000  00000000  00051748  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000011d0  00000000  00000000  000614b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001738  00000000  00000000  00062680  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00027d4d  00000000  00000000  00063db8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00018db3  00000000  00000000  0008bb05  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0009a962  00000000  00000000  000a48b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004420  00000000  00000000  0013f21c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	60 2e 40 20 f9 1e 40 00 f7 1e 40 00 f7 1e 40 00     `.@ ..@...@...@.
  400010:	f7 1e 40 00 f7 1e 40 00 f7 1e 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d1 22 40 00 f7 1e 40 00 00 00 00 00 71 23 40 00     ."@...@.....q#@.
  40003c:	d9 23 40 00 f7 1e 40 00 f7 1e 40 00 f7 1e 40 00     .#@...@...@...@.
  40004c:	f7 1e 40 00 f7 1e 40 00 f7 1e 40 00 f7 1e 40 00     ..@...@...@...@.
  40005c:	f7 1e 40 00 f7 1e 40 00 00 00 00 00 e9 1b 40 00     ..@...@.......@.
  40006c:	fd 1b 40 00 11 1c 40 00 f7 1e 40 00 f7 1e 40 00     ..@...@...@...@.
  40007c:	f7 1e 40 00 25 1c 40 00 39 1c 40 00 f7 1e 40 00     ..@.%.@.9.@...@.
  40008c:	f7 1e 40 00 f7 1e 40 00 f7 1e 40 00 f7 1e 40 00     ..@...@...@...@.
  40009c:	f7 1e 40 00 f7 1e 40 00 f7 1e 40 00 f7 1e 40 00     ..@...@...@...@.
  4000ac:	f7 1e 40 00 f7 1e 40 00 f7 1e 40 00 f7 1e 40 00     ..@...@...@...@.
  4000bc:	f7 1e 40 00 f7 1e 40 00 f7 1e 40 00 f7 1e 40 00     ..@...@...@...@.
  4000cc:	f7 1e 40 00 00 00 00 00 f7 1e 40 00 00 00 00 00     ..@.......@.....
  4000dc:	f7 1e 40 00 f7 1e 40 00 f7 1e 40 00 f7 1e 40 00     ..@...@...@...@.
  4000ec:	f7 1e 40 00 f7 1e 40 00 f7 1e 40 00 f7 1e 40 00     ..@...@...@...@.
  4000fc:	f7 1e 40 00 f7 1e 40 00 f7 1e 40 00 f7 1e 40 00     ..@...@...@...@.
  40010c:	f7 1e 40 00 f7 1e 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 f7 1e 40 00 f7 1e 40 00 f7 1e 40 00     ......@...@...@.
  40012c:	f7 1e 40 00 f7 1e 40 00 00 00 00 00 f7 1e 40 00     ..@...@.......@.
  40013c:	f7 1e 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d8 	.word	0x204009d8
  40015c:	00000000 	.word	0x00000000
  400160:	0040c6d4 	.word	0x0040c6d4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040c6d4 	.word	0x0040c6d4
  4001a0:	204009dc 	.word	0x204009dc
  4001a4:	0040c6d4 	.word	0x0040c6d4
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00401d6d 	.word	0x00401d6d

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider){
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;
	}
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr
	...

004002f8 <twihs_set_speed>:
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4002f8:	4b28      	ldr	r3, [pc, #160]	; (40039c <twihs_set_speed+0xa4>)
  4002fa:	4299      	cmp	r1, r3
  4002fc:	d84b      	bhi.n	400396 <twihs_set_speed+0x9e>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4002fe:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  400302:	4299      	cmp	r1, r3
  400304:	d92d      	bls.n	400362 <twihs_set_speed+0x6a>
{
  400306:	b410      	push	{r4}
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400308:	4c25      	ldr	r4, [pc, #148]	; (4003a0 <twihs_set_speed+0xa8>)
  40030a:	fba4 3402 	umull	r3, r4, r4, r2
  40030e:	0ba4      	lsrs	r4, r4, #14
  400310:	3c03      	subs	r4, #3
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400312:	4b24      	ldr	r3, [pc, #144]	; (4003a4 <twihs_set_speed+0xac>)
  400314:	440b      	add	r3, r1
  400316:	009b      	lsls	r3, r3, #2
  400318:	fbb2 f2f3 	udiv	r2, r2, r3
  40031c:	3a03      	subs	r2, #3
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40031e:	2cff      	cmp	r4, #255	; 0xff
  400320:	d91d      	bls.n	40035e <twihs_set_speed+0x66>
  400322:	2100      	movs	r1, #0
			/* Increase clock divider */
			ckdiv++;
  400324:	3101      	adds	r1, #1
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  400326:	0864      	lsrs	r4, r4, #1
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400328:	2cff      	cmp	r4, #255	; 0xff
  40032a:	d901      	bls.n	400330 <twihs_set_speed+0x38>
  40032c:	2906      	cmp	r1, #6
  40032e:	d9f9      	bls.n	400324 <twihs_set_speed+0x2c>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400330:	2aff      	cmp	r2, #255	; 0xff
  400332:	d907      	bls.n	400344 <twihs_set_speed+0x4c>
  400334:	2906      	cmp	r1, #6
  400336:	d805      	bhi.n	400344 <twihs_set_speed+0x4c>
			/* Increase clock divider */
			ckdiv++;
  400338:	3101      	adds	r1, #1
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  40033a:	0852      	lsrs	r2, r2, #1
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40033c:	2aff      	cmp	r2, #255	; 0xff
  40033e:	d901      	bls.n	400344 <twihs_set_speed+0x4c>
  400340:	2906      	cmp	r1, #6
  400342:	d9f9      	bls.n	400338 <twihs_set_speed+0x40>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  400344:	0213      	lsls	r3, r2, #8
  400346:	b29b      	uxth	r3, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  400348:	0409      	lsls	r1, r1, #16
  40034a:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  40034e:	430b      	orrs	r3, r1
  400350:	b2e4      	uxtb	r4, r4
  400352:	4323      	orrs	r3, r4
		p_twihs->TWIHS_CWGR =
  400354:	6103      	str	r3, [r0, #16]
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
				TWIHS_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  400356:	2000      	movs	r0, #0
}
  400358:	f85d 4b04 	ldr.w	r4, [sp], #4
  40035c:	4770      	bx	lr
	uint32_t ckdiv = 0;
  40035e:	2100      	movs	r1, #0
  400360:	e7e6      	b.n	400330 <twihs_set_speed+0x38>
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  400362:	0049      	lsls	r1, r1, #1
  400364:	fbb2 f2f1 	udiv	r2, r2, r1
  400368:	3a03      	subs	r2, #3
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  40036a:	2aff      	cmp	r2, #255	; 0xff
  40036c:	d911      	bls.n	400392 <twihs_set_speed+0x9a>
  40036e:	2300      	movs	r3, #0
			ckdiv++;
  400370:	3301      	adds	r3, #1
			c_lh_div /= TWIHS_CLK_DIVIDER;
  400372:	0852      	lsrs	r2, r2, #1
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  400374:	2aff      	cmp	r2, #255	; 0xff
  400376:	d901      	bls.n	40037c <twihs_set_speed+0x84>
  400378:	2b06      	cmp	r3, #6
  40037a:	d9f9      	bls.n	400370 <twihs_set_speed+0x78>
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  40037c:	0211      	lsls	r1, r2, #8
  40037e:	b289      	uxth	r1, r1
				TWIHS_CWGR_CKDIV(ckdiv);
  400380:	041b      	lsls	r3, r3, #16
  400382:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  400386:	430b      	orrs	r3, r1
  400388:	b2d2      	uxtb	r2, r2
  40038a:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  40038c:	6102      	str	r2, [r0, #16]
	return PASS;
  40038e:	2000      	movs	r0, #0
  400390:	4770      	bx	lr
	uint32_t ckdiv = 0;
  400392:	2300      	movs	r3, #0
  400394:	e7f2      	b.n	40037c <twihs_set_speed+0x84>
		return FAIL;
  400396:	2001      	movs	r0, #1
  400398:	4770      	bx	lr
  40039a:	bf00      	nop
  40039c:	00061a80 	.word	0x00061a80
  4003a0:	057619f1 	.word	0x057619f1
  4003a4:	3ffd1200 	.word	0x3ffd1200

004003a8 <twihs_master_init>:
{
  4003a8:	b508      	push	{r3, lr}
	p_twihs->TWIHS_IDR = ~0UL;
  4003aa:	f04f 32ff 	mov.w	r2, #4294967295
  4003ae:	6282      	str	r2, [r0, #40]	; 0x28
	p_twihs->TWIHS_SR;
  4003b0:	6a02      	ldr	r2, [r0, #32]
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  4003b2:	2280      	movs	r2, #128	; 0x80
  4003b4:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_RHR;
  4003b6:	6b02      	ldr	r2, [r0, #48]	; 0x30
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  4003b8:	2208      	movs	r2, #8
  4003ba:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  4003bc:	2220      	movs	r2, #32
  4003be:	6002      	str	r2, [r0, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  4003c0:	2204      	movs	r2, #4
  4003c2:	6002      	str	r2, [r0, #0]
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  4003c4:	680a      	ldr	r2, [r1, #0]
  4003c6:	6849      	ldr	r1, [r1, #4]
  4003c8:	4b03      	ldr	r3, [pc, #12]	; (4003d8 <twihs_master_init+0x30>)
  4003ca:	4798      	blx	r3
}
  4003cc:	2801      	cmp	r0, #1
  4003ce:	bf14      	ite	ne
  4003d0:	2000      	movne	r0, #0
  4003d2:	2001      	moveq	r0, #1
  4003d4:	bd08      	pop	{r3, pc}
  4003d6:	bf00      	nop
  4003d8:	004002f9 	.word	0x004002f9

004003dc <twihs_master_read>:
	uint32_t status, cnt = p_packet->length;
  4003dc:	68ca      	ldr	r2, [r1, #12]
	if (cnt == 0) {
  4003de:	2a00      	cmp	r2, #0
  4003e0:	d04c      	beq.n	40047c <twihs_master_read+0xa0>
{
  4003e2:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  4003e4:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  4003e6:	2600      	movs	r6, #0
  4003e8:	6046      	str	r6, [r0, #4]
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  4003ea:	684b      	ldr	r3, [r1, #4]
  4003ec:	021b      	lsls	r3, r3, #8
  4003ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  4003f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
  4003f6:	7c0d      	ldrb	r5, [r1, #16]
  4003f8:	042d      	lsls	r5, r5, #16
  4003fa:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  4003fe:	432b      	orrs	r3, r5
  400400:	6043      	str	r3, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  400402:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  400404:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  400406:	b15d      	cbz	r5, 400420 <twihs_master_read+0x44>
	val = addr[0];
  400408:	780b      	ldrb	r3, [r1, #0]
	if (len > 1) {
  40040a:	2d01      	cmp	r5, #1
  40040c:	dd02      	ble.n	400414 <twihs_master_read+0x38>
		val |= addr[1];
  40040e:	784e      	ldrb	r6, [r1, #1]
  400410:	ea46 2303 	orr.w	r3, r6, r3, lsl #8
	if (len > 2) {
  400414:	2d02      	cmp	r5, #2
  400416:	dd04      	ble.n	400422 <twihs_master_read+0x46>
		val |= addr[2];
  400418:	7889      	ldrb	r1, [r1, #2]
  40041a:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
  40041e:	e000      	b.n	400422 <twihs_master_read+0x46>
		return 0;
  400420:	2300      	movs	r3, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  400422:	60c3      	str	r3, [r0, #12]
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  400424:	2301      	movs	r3, #1
  400426:	6003      	str	r3, [r0, #0]
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  400428:	2502      	movs	r5, #2
  40042a:	e012      	b.n	400452 <twihs_master_read+0x76>
  40042c:	6005      	str	r5, [r0, #0]
		if (!(status & TWIHS_SR_RXRDY)) {
  40042e:	f013 0f02 	tst.w	r3, #2
  400432:	d01b      	beq.n	40046c <twihs_master_read+0x90>
		*buffer++ = p_twihs->TWIHS_RHR;
  400434:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400436:	7023      	strb	r3, [r4, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  400438:	6a03      	ldr	r3, [r0, #32]
  40043a:	f013 0f01 	tst.w	r3, #1
  40043e:	d0fb      	beq.n	400438 <twihs_master_read+0x5c>
	p_twihs->TWIHS_SR;
  400440:	6a03      	ldr	r3, [r0, #32]
	return TWIHS_SUCCESS;
  400442:	2000      	movs	r0, #0
}
  400444:	bc70      	pop	{r4, r5, r6}
  400446:	4770      	bx	lr
		*buffer++ = p_twihs->TWIHS_RHR;
  400448:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40044a:	f804 3b01 	strb.w	r3, [r4], #1
	while (cnt > 0) {
  40044e:	3a01      	subs	r2, #1
  400450:	d0f2      	beq.n	400438 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  400452:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  400454:	f413 7f80 	tst.w	r3, #256	; 0x100
  400458:	d114      	bne.n	400484 <twihs_master_read+0xa8>
  40045a:	f247 5130 	movw	r1, #30000	; 0x7530
		if (cnt == 1) {
  40045e:	2a01      	cmp	r2, #1
  400460:	d0e4      	beq.n	40042c <twihs_master_read+0x50>
		if (!(status & TWIHS_SR_RXRDY)) {
  400462:	f013 0f02 	tst.w	r3, #2
  400466:	d1ef      	bne.n	400448 <twihs_master_read+0x6c>
	while (cnt > 0) {
  400468:	2a00      	cmp	r2, #0
  40046a:	d0e5      	beq.n	400438 <twihs_master_read+0x5c>
		status = p_twihs->TWIHS_SR;
  40046c:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  40046e:	f413 7f80 	tst.w	r3, #256	; 0x100
  400472:	d105      	bne.n	400480 <twihs_master_read+0xa4>
		if (!timeout--) {
  400474:	3901      	subs	r1, #1
  400476:	d1f2      	bne.n	40045e <twihs_master_read+0x82>
			return TWIHS_ERROR_TIMEOUT;
  400478:	2009      	movs	r0, #9
  40047a:	e7e3      	b.n	400444 <twihs_master_read+0x68>
		return TWIHS_INVALID_ARGUMENT;
  40047c:	2001      	movs	r0, #1
  40047e:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  400480:	2005      	movs	r0, #5
  400482:	e7df      	b.n	400444 <twihs_master_read+0x68>
  400484:	2005      	movs	r0, #5
  400486:	e7dd      	b.n	400444 <twihs_master_read+0x68>

00400488 <twihs_master_write>:
	uint32_t status, cnt = p_packet->length;
  400488:	68cb      	ldr	r3, [r1, #12]
	if (cnt == 0) {
  40048a:	2b00      	cmp	r3, #0
  40048c:	d043      	beq.n	400516 <twihs_master_write+0x8e>
{
  40048e:	b470      	push	{r4, r5, r6}
	uint8_t *buffer = p_packet->buffer;
  400490:	688c      	ldr	r4, [r1, #8]
	p_twihs->TWIHS_MMR = 0;
  400492:	2600      	movs	r6, #0
  400494:	6046      	str	r6, [r0, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  400496:	7c0a      	ldrb	r2, [r1, #16]
  400498:	0412      	lsls	r2, r2, #16
  40049a:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  40049e:	684d      	ldr	r5, [r1, #4]
  4004a0:	022d      	lsls	r5, r5, #8
  4004a2:	f405 7540 	and.w	r5, r5, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  4004a6:	432a      	orrs	r2, r5
  4004a8:	6042      	str	r2, [r0, #4]
	p_twihs->TWIHS_IADR = 0;
  4004aa:	60c6      	str	r6, [r0, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4004ac:	684d      	ldr	r5, [r1, #4]
	if (len == 0)
  4004ae:	b15d      	cbz	r5, 4004c8 <twihs_master_write+0x40>
	val = addr[0];
  4004b0:	780a      	ldrb	r2, [r1, #0]
	if (len > 1) {
  4004b2:	2d01      	cmp	r5, #1
  4004b4:	dd02      	ble.n	4004bc <twihs_master_write+0x34>
		val |= addr[1];
  4004b6:	784e      	ldrb	r6, [r1, #1]
  4004b8:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
	if (len > 2) {
  4004bc:	2d02      	cmp	r5, #2
  4004be:	dd04      	ble.n	4004ca <twihs_master_write+0x42>
		val |= addr[2];
  4004c0:	7889      	ldrb	r1, [r1, #2]
  4004c2:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
  4004c6:	e000      	b.n	4004ca <twihs_master_write+0x42>
		return 0;
  4004c8:	2200      	movs	r2, #0
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  4004ca:	60c2      	str	r2, [r0, #12]
  4004cc:	e004      	b.n	4004d8 <twihs_master_write+0x50>
		p_twihs->TWIHS_THR = *buffer++;
  4004ce:	f814 2b01 	ldrb.w	r2, [r4], #1
  4004d2:	6342      	str	r2, [r0, #52]	; 0x34
	while (cnt > 0) {
  4004d4:	3b01      	subs	r3, #1
  4004d6:	d00f      	beq.n	4004f8 <twihs_master_write+0x70>
		status = p_twihs->TWIHS_SR;
  4004d8:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4004da:	f412 7f80 	tst.w	r2, #256	; 0x100
  4004de:	d11e      	bne.n	40051e <twihs_master_write+0x96>
		if (!(status & TWIHS_SR_TXRDY)) {
  4004e0:	f012 0f04 	tst.w	r2, #4
  4004e4:	d1f3      	bne.n	4004ce <twihs_master_write+0x46>
		status = p_twihs->TWIHS_SR;
  4004e6:	6a02      	ldr	r2, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4004e8:	f412 7f80 	tst.w	r2, #256	; 0x100
  4004ec:	d115      	bne.n	40051a <twihs_master_write+0x92>
		if (!(status & TWIHS_SR_TXRDY)) {
  4004ee:	f012 0f04 	tst.w	r2, #4
  4004f2:	d1ec      	bne.n	4004ce <twihs_master_write+0x46>
	while (cnt > 0) {
  4004f4:	2b00      	cmp	r3, #0
  4004f6:	d1f6      	bne.n	4004e6 <twihs_master_write+0x5e>
		status = p_twihs->TWIHS_SR;
  4004f8:	6a03      	ldr	r3, [r0, #32]
		if (status & TWIHS_SR_NACK) {
  4004fa:	f413 7f80 	tst.w	r3, #256	; 0x100
  4004fe:	d111      	bne.n	400524 <twihs_master_write+0x9c>
		if (status & TWIHS_SR_TXRDY) {
  400500:	f013 0f04 	tst.w	r3, #4
  400504:	d0f8      	beq.n	4004f8 <twihs_master_write+0x70>
	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  400506:	2302      	movs	r3, #2
  400508:	6003      	str	r3, [r0, #0]
	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  40050a:	6a03      	ldr	r3, [r0, #32]
  40050c:	f013 0f01 	tst.w	r3, #1
  400510:	d0fb      	beq.n	40050a <twihs_master_write+0x82>
	return TWIHS_SUCCESS;
  400512:	2000      	movs	r0, #0
  400514:	e004      	b.n	400520 <twihs_master_write+0x98>
		return TWIHS_INVALID_ARGUMENT;
  400516:	2001      	movs	r0, #1
  400518:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  40051a:	2005      	movs	r0, #5
  40051c:	e000      	b.n	400520 <twihs_master_write+0x98>
  40051e:	2005      	movs	r0, #5
}
  400520:	bc70      	pop	{r4, r5, r6}
  400522:	4770      	bx	lr
			return TWIHS_RECEIVE_NACK;
  400524:	2005      	movs	r0, #5
  400526:	e7fb      	b.n	400520 <twihs_master_write+0x98>

00400528 <twihs_probe>:
{
  400528:	b500      	push	{lr}
  40052a:	b087      	sub	sp, #28
	uint8_t data = 0;
  40052c:	2300      	movs	r3, #0
  40052e:	aa06      	add	r2, sp, #24
  400530:	f802 3d15 	strb.w	r3, [r2, #-21]!
	packet.buffer = &data;
  400534:	9203      	str	r2, [sp, #12]
	packet.length = 1;
  400536:	2201      	movs	r2, #1
  400538:	9204      	str	r2, [sp, #16]
	packet.chip = (uint32_t) uc_slave_addr;
  40053a:	f88d 1014 	strb.w	r1, [sp, #20]
	packet.addr[0] = 0;
  40053e:	f88d 3004 	strb.w	r3, [sp, #4]
	packet.addr_length = 0;
  400542:	9302      	str	r3, [sp, #8]
	return (twihs_master_write(p_twihs, &packet));
  400544:	a901      	add	r1, sp, #4
  400546:	4b02      	ldr	r3, [pc, #8]	; (400550 <twihs_probe+0x28>)
  400548:	4798      	blx	r3
}
  40054a:	b007      	add	sp, #28
  40054c:	f85d fb04 	ldr.w	pc, [sp], #4
  400550:	00400489 	.word	0x00400489

00400554 <FusionAhrsReset>:
 * @brief Resets the AHRS algorithm.  This is equivalent to reinitialising the
 * algorithm while maintaining the current settings.
 * @param ahrs AHRS algorithm structure.
 */
void FusionAhrsReset(FusionAhrs *const ahrs) {
    ahrs->quaternion = FUSION_IDENTITY_QUATERNION;
  400554:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
  400558:	6143      	str	r3, [r0, #20]
  40055a:	2300      	movs	r3, #0
  40055c:	6183      	str	r3, [r0, #24]
  40055e:	61c3      	str	r3, [r0, #28]
  400560:	6203      	str	r3, [r0, #32]
    ahrs->accelerometer = FUSION_VECTOR_ZERO;
  400562:	6243      	str	r3, [r0, #36]	; 0x24
  400564:	6283      	str	r3, [r0, #40]	; 0x28
  400566:	62c3      	str	r3, [r0, #44]	; 0x2c
    ahrs->initialising = true;
  400568:	2201      	movs	r2, #1
  40056a:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
    ahrs->rampedGain = INITIAL_GAIN;
  40056e:	4a0a      	ldr	r2, [pc, #40]	; (400598 <FusionAhrsReset+0x44>)
  400570:	6342      	str	r2, [r0, #52]	; 0x34
    ahrs->halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400572:	63c3      	str	r3, [r0, #60]	; 0x3c
  400574:	6403      	str	r3, [r0, #64]	; 0x40
  400576:	6443      	str	r3, [r0, #68]	; 0x44
    ahrs->halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  400578:	6483      	str	r3, [r0, #72]	; 0x48
  40057a:	64c3      	str	r3, [r0, #76]	; 0x4c
  40057c:	6503      	str	r3, [r0, #80]	; 0x50
    ahrs->accelerometerIgnored = false;
  40057e:	2300      	movs	r3, #0
  400580:	f880 3054 	strb.w	r3, [r0, #84]	; 0x54
    ahrs->accelerationRejectionTimer = 0;
  400584:	6583      	str	r3, [r0, #88]	; 0x58
    ahrs->accelerationRejectionTimeout = false;
  400586:	f880 305c 	strb.w	r3, [r0, #92]	; 0x5c
    ahrs->magnetometerIgnored = false;
  40058a:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
    ahrs->magneticRejectionTimer = 0;
  40058e:	6603      	str	r3, [r0, #96]	; 0x60
    ahrs->magneticRejectionTimeout = false;
  400590:	f880 3064 	strb.w	r3, [r0, #100]	; 0x64
  400594:	4770      	bx	lr
  400596:	bf00      	nop
  400598:	41200000 	.word	0x41200000

0040059c <FusionAhrsSetSettings>:
/**
 * @brief Sets the AHRS algorithm settings.
 * @param ahrs AHRS algorithm structure.
 * @param settings Settings.
 */
void FusionAhrsSetSettings(FusionAhrs *const ahrs, const FusionAhrsSettings *const settings) {
  40059c:	b538      	push	{r3, r4, r5, lr}
  40059e:	ed2d 8b02 	vpush	{d8}
  4005a2:	4604      	mov	r4, r0
  4005a4:	460d      	mov	r5, r1
    ahrs->settings.convention = settings->convention;
  4005a6:	780b      	ldrb	r3, [r1, #0]
  4005a8:	7003      	strb	r3, [r0, #0]
    ahrs->settings.gain = settings->gain;
  4005aa:	ed91 8a01 	vldr	s16, [r1, #4]
  4005ae:	ed80 8a01 	vstr	s16, [r0, #4]
    if ((settings->accelerationRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  4005b2:	edd1 7a02 	vldr	s15, [r1, #8]
  4005b6:	eef5 7a40 	vcmp.f32	s15, #0.0
  4005ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4005be:	d001      	beq.n	4005c4 <FusionAhrsSetSettings+0x28>
  4005c0:	690b      	ldr	r3, [r1, #16]
  4005c2:	bb03      	cbnz	r3, 400606 <FusionAhrsSetSettings+0x6a>
        ahrs->settings.accelerationRejection = FLT_MAX;
  4005c4:	4b23      	ldr	r3, [pc, #140]	; (400654 <FusionAhrsSetSettings+0xb8>)
  4005c6:	60a3      	str	r3, [r4, #8]
    } else {
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
    }
    if ((settings->magneticRejection == 0.0f) || (settings->rejectionTimeout == 0)) {
  4005c8:	edd5 7a03 	vldr	s15, [r5, #12]
  4005cc:	eef5 7a40 	vcmp.f32	s15, #0.0
  4005d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4005d4:	d001      	beq.n	4005da <FusionAhrsSetSettings+0x3e>
  4005d6:	692b      	ldr	r3, [r5, #16]
  4005d8:	bb43      	cbnz	r3, 40062c <FusionAhrsSetSettings+0x90>
        ahrs->settings.magneticRejection = FLT_MAX;
  4005da:	4b1e      	ldr	r3, [pc, #120]	; (400654 <FusionAhrsSetSettings+0xb8>)
  4005dc:	60e3      	str	r3, [r4, #12]
    } else {
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
    }
    ahrs->settings.rejectionTimeout = settings->rejectionTimeout;
  4005de:	692b      	ldr	r3, [r5, #16]
  4005e0:	6123      	str	r3, [r4, #16]
    if (ahrs->initialising == false) {
  4005e2:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  4005e6:	b90b      	cbnz	r3, 4005ec <FusionAhrsSetSettings+0x50>
        ahrs->rampedGain = ahrs->settings.gain;
  4005e8:	ed84 8a0d 	vstr	s16, [r4, #52]	; 0x34
    }
    ahrs->rampedGainStep = (INITIAL_GAIN - ahrs->settings.gain) / INITIALISATION_PERIOD;
  4005ec:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
  4005f0:	ee77 7ac8 	vsub.f32	s15, s15, s16
  4005f4:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
  4005f8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
  4005fc:	ed84 7a0e 	vstr	s14, [r4, #56]	; 0x38
}
  400600:	ecbd 8b02 	vpop	{d8}
  400604:	bd38      	pop	{r3, r4, r5, pc}
        ahrs->settings.accelerationRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->accelerationRejection)), 2);
  400606:	ed9f 7a14 	vldr	s14, [pc, #80]	; 400658 <FusionAhrsSetSettings+0xbc>
  40060a:	ee67 7a87 	vmul.f32	s15, s15, s14
  40060e:	ee17 0a90 	vmov	r0, s15
  400612:	4b12      	ldr	r3, [pc, #72]	; (40065c <FusionAhrsSetSettings+0xc0>)
  400614:	4798      	blx	r3
  400616:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  40061a:	ee07 0a10 	vmov	s14, r0
  40061e:	ee67 7a27 	vmul.f32	s15, s14, s15
  400622:	ee67 7aa7 	vmul.f32	s15, s15, s15
  400626:	edc4 7a02 	vstr	s15, [r4, #8]
  40062a:	e7cd      	b.n	4005c8 <FusionAhrsSetSettings+0x2c>
        ahrs->settings.magneticRejection = powf(0.5f * sinf(FusionDegreesToRadians(settings->magneticRejection)), 2);
  40062c:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 400658 <FusionAhrsSetSettings+0xbc>
  400630:	ee67 7a87 	vmul.f32	s15, s15, s14
  400634:	ee17 0a90 	vmov	r0, s15
  400638:	4b08      	ldr	r3, [pc, #32]	; (40065c <FusionAhrsSetSettings+0xc0>)
  40063a:	4798      	blx	r3
  40063c:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  400640:	ee07 0a10 	vmov	s14, r0
  400644:	ee67 7a27 	vmul.f32	s15, s14, s15
  400648:	ee67 7aa7 	vmul.f32	s15, s15, s15
  40064c:	edc4 7a03 	vstr	s15, [r4, #12]
  400650:	e7c5      	b.n	4005de <FusionAhrsSetSettings+0x42>
  400652:	bf00      	nop
  400654:	7f7fffff 	.word	0x7f7fffff
  400658:	3c8efa35 	.word	0x3c8efa35
  40065c:	00404761 	.word	0x00404761

00400660 <FusionAhrsInitialise>:
void FusionAhrsInitialise(FusionAhrs *const ahrs) {
  400660:	b570      	push	{r4, r5, r6, lr}
  400662:	b086      	sub	sp, #24
  400664:	4606      	mov	r6, r0
    const FusionAhrsSettings settings = {
  400666:	ac01      	add	r4, sp, #4
  400668:	4d06      	ldr	r5, [pc, #24]	; (400684 <FusionAhrsInitialise+0x24>)
  40066a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40066c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40066e:	682b      	ldr	r3, [r5, #0]
  400670:	6023      	str	r3, [r4, #0]
    FusionAhrsSetSettings(ahrs, &settings);
  400672:	a901      	add	r1, sp, #4
  400674:	4630      	mov	r0, r6
  400676:	4b04      	ldr	r3, [pc, #16]	; (400688 <FusionAhrsInitialise+0x28>)
  400678:	4798      	blx	r3
    FusionAhrsReset(ahrs);
  40067a:	4630      	mov	r0, r6
  40067c:	4b03      	ldr	r3, [pc, #12]	; (40068c <FusionAhrsInitialise+0x2c>)
  40067e:	4798      	blx	r3
}
  400680:	b006      	add	sp, #24
  400682:	bd70      	pop	{r4, r5, r6, pc}
  400684:	0040bbdc 	.word	0x0040bbdc
  400688:	0040059d 	.word	0x0040059d
  40068c:	00400555 	.word	0x00400555

00400690 <FusionAhrsGetQuaternion>:
/**
 * @brief Returns the quaternion describing the sensor relative to the Earth.
 * @param ahrs AHRS algorithm structure.
 * @return Quaternion describing the sensor relative to the Earth.
 */
FusionQuaternion FusionAhrsGetQuaternion(const FusionAhrs *const ahrs) {
  400690:	b410      	push	{r4}
  400692:	4604      	mov	r4, r0
    return ahrs->quaternion;
  400694:	3114      	adds	r1, #20
  400696:	c90f      	ldmia	r1, {r0, r1, r2, r3}
  400698:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
  40069c:	4620      	mov	r0, r4
  40069e:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006a2:	4770      	bx	lr

004006a4 <FusionAhrsSetHeading>:
 * algorithm.  This function can be used to reset drift in heading when the AHRS
 * algorithm is being used without a magnetometer.
 * @param ahrs AHRS algorithm structure.
 * @param heading Heading angle in degrees.
 */
void FusionAhrsSetHeading(FusionAhrs *const ahrs, const float heading) {
  4006a4:	b510      	push	{r4, lr}
  4006a6:	ed2d 8b04 	vpush	{d8-d9}
  4006aa:	4604      	mov	r4, r0
  4006ac:	ee08 1a10 	vmov	s16, r1
#define Q ahrs->quaternion.element
    const float yaw = atan2f(Q.w * Q.z + Q.x * Q.y, 0.5f - Q.y * Q.y - Q.z * Q.z);
  4006b0:	ed90 7a08 	vldr	s14, [r0, #32]
  4006b4:	edd0 7a07 	vldr	s15, [r0, #28]
  4006b8:	ee67 6aa7 	vmul.f32	s13, s15, s15
  4006bc:	eeb6 9a00 	vmov.f32	s18, #96	; 0x3f000000  0.5
  4006c0:	ee79 6a66 	vsub.f32	s13, s18, s13
  4006c4:	ee27 6a07 	vmul.f32	s12, s14, s14
  4006c8:	edd0 5a05 	vldr	s11, [r0, #20]
  4006cc:	ee27 7a25 	vmul.f32	s14, s14, s11
  4006d0:	edd0 5a06 	vldr	s11, [r0, #24]
  4006d4:	ee67 7aa5 	vmul.f32	s15, s15, s11
  4006d8:	ee76 6ac6 	vsub.f32	s13, s13, s12
  4006dc:	ee16 1a90 	vmov	r1, s13
  4006e0:	ee77 7a27 	vadd.f32	s15, s14, s15
  4006e4:	ee17 0a90 	vmov	r0, s15
  4006e8:	4b2f      	ldr	r3, [pc, #188]	; (4007a8 <FusionAhrsSetHeading+0x104>)
  4006ea:	4798      	blx	r3
 * @brief Converts degrees to radians.
 * @param degrees Degrees.
 * @return Radians.
 */
static inline float FusionDegreesToRadians(const float degrees) {
    return degrees * ((float) M_PI / 180.0f);
  4006ec:	eddf 8a2f 	vldr	s17, [pc, #188]	; 4007ac <FusionAhrsSetHeading+0x108>
  4006f0:	ee68 8a28 	vmul.f32	s17, s16, s17
    const float halfYawMinusHeading = 0.5f * (yaw - FusionDegreesToRadians(heading));
  4006f4:	ee07 0a90 	vmov	s15, r0
  4006f8:	ee77 8ae8 	vsub.f32	s17, s15, s17
  4006fc:	ee68 8a89 	vmul.f32	s17, s17, s18
    const FusionQuaternion rotation = {.element = {
            .w = cosf(halfYawMinusHeading),
  400700:	ee18 0a90 	vmov	r0, s17
  400704:	4b2a      	ldr	r3, [pc, #168]	; (4007b0 <FusionAhrsSetHeading+0x10c>)
  400706:	4798      	blx	r3
  400708:	ee08 0a10 	vmov	s16, r0
            .x = 0.0f,
            .y = 0.0f,
            .z = -1.0f * sinf(halfYawMinusHeading),
  40070c:	ee18 0a90 	vmov	r0, s17
  400710:	4b28      	ldr	r3, [pc, #160]	; (4007b4 <FusionAhrsSetHeading+0x110>)
  400712:	4798      	blx	r3
  400714:	ee07 0a90 	vmov	s15, r0
  400718:	eeb1 5a67 	vneg.f32	s10, s15
  40071c:	ed94 6a05 	vldr	s12, [r4, #20]
  400720:	edd4 5a06 	vldr	s11, [r4, #24]
  400724:	edd4 7a07 	vldr	s15, [r4, #28]
  400728:	edd4 4a08 	vldr	s9, [r4, #32]
 */
static inline FusionQuaternion FusionQuaternionMultiply(const FusionQuaternion quaternionA, const FusionQuaternion quaternionB) {
#define A quaternionA.element
#define B quaternionB.element
    const FusionQuaternion result = {.element = {
            .w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z,
  40072c:	ed9f 7a22 	vldr	s14, [pc, #136]	; 4007b8 <FusionAhrsSetHeading+0x114>
  400730:	ee25 4a87 	vmul.f32	s8, s11, s14
  400734:	ee67 3a87 	vmul.f32	s7, s15, s14
            .x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y,
  400738:	ee26 3a07 	vmul.f32	s6, s12, s14
  40073c:	ee24 7a87 	vmul.f32	s14, s9, s14
            .w = A.w * B.w - A.x * B.x - A.y * B.y - A.z * B.z,
  400740:	ee68 6a06 	vmul.f32	s13, s16, s12
  400744:	ee76 6ac4 	vsub.f32	s13, s13, s8
  400748:	ee76 6ae3 	vsub.f32	s13, s13, s7
  40074c:	ee65 2a24 	vmul.f32	s5, s10, s9
  400750:	ee76 6ae2 	vsub.f32	s13, s13, s5
    }};
    ahrs->quaternion = FusionQuaternionMultiply(rotation, ahrs->quaternion);
  400754:	edc4 6a05 	vstr	s13, [r4, #20]
            .x = A.w * B.x + A.x * B.w + A.y * B.z - A.z * B.y,
  400758:	ee68 6a25 	vmul.f32	s13, s16, s11
  40075c:	ee76 6a83 	vadd.f32	s13, s13, s6
  400760:	ee76 6a87 	vadd.f32	s13, s13, s14
  400764:	ee67 2a85 	vmul.f32	s5, s15, s10
  400768:	ee76 6ae2 	vsub.f32	s13, s13, s5
  40076c:	edc4 6a06 	vstr	s13, [r4, #24]
            .y = A.w * B.y - A.x * B.z + A.y * B.w + A.z * B.x,
  400770:	ee68 7a27 	vmul.f32	s15, s16, s15
  400774:	ee77 7ac7 	vsub.f32	s15, s15, s14
  400778:	ee77 7a83 	vadd.f32	s15, s15, s6
  40077c:	ee65 5a85 	vmul.f32	s11, s11, s10
  400780:	ee77 7aa5 	vadd.f32	s15, s15, s11
  400784:	edc4 7a07 	vstr	s15, [r4, #28]
            .z = A.w * B.z + A.x * B.y - A.y * B.x + A.z * B.w,
  400788:	ee28 8a24 	vmul.f32	s16, s16, s9
  40078c:	ee38 8a23 	vadd.f32	s16, s16, s7
  400790:	ee38 8a44 	vsub.f32	s16, s16, s8
  400794:	ee26 6a05 	vmul.f32	s12, s12, s10
  400798:	ee38 8a06 	vadd.f32	s16, s16, s12
  40079c:	ed84 8a08 	vstr	s16, [r4, #32]
#undef Q
}
  4007a0:	ecbd 8b04 	vpop	{d8-d9}
  4007a4:	bd10      	pop	{r4, pc}
  4007a6:	bf00      	nop
  4007a8:	0040487d 	.word	0x0040487d
  4007ac:	3c8efa35 	.word	0x3c8efa35
  4007b0:	004046e9 	.word	0x004046e9
  4007b4:	00404761 	.word	0x00404761
  4007b8:	00000000 	.word	0x00000000

004007bc <FusionAhrsUpdate>:
void FusionAhrsUpdate(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const FusionVector magnetometer, const float deltaTime) {
  4007bc:	b570      	push	{r4, r5, r6, lr}
  4007be:	ed2d 8b0a 	vpush	{d8-d12}
  4007c2:	b090      	sub	sp, #64	; 0x40
  4007c4:	4604      	mov	r4, r0
  4007c6:	a805      	add	r0, sp, #20
  4007c8:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  4007cc:	ed9d 9a24 	vldr	s18, [sp, #144]	; 0x90
    ahrs->accelerometer = accelerometer;
  4007d0:	f104 0324 	add.w	r3, r4, #36	; 0x24
  4007d4:	aa1e      	add	r2, sp, #120	; 0x78
  4007d6:	ca07      	ldmia	r2, {r0, r1, r2}
  4007d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    if (ahrs->initialising == true) {
  4007dc:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  4007e0:	b1bb      	cbz	r3, 400812 <FusionAhrsUpdate+0x56>
        ahrs->rampedGain -= ahrs->rampedGainStep * deltaTime;
  4007e2:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
  4007e6:	ee29 7a27 	vmul.f32	s14, s18, s15
  4007ea:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
  4007ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
  4007f2:	edc4 7a0d 	vstr	s15, [r4, #52]	; 0x34
        if (ahrs->rampedGain < ahrs->settings.gain) {
  4007f6:	ed94 7a01 	vldr	s14, [r4, #4]
  4007fa:	eef4 7ac7 	vcmpe.f32	s15, s14
  4007fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400802:	d506      	bpl.n	400812 <FusionAhrsUpdate+0x56>
            ahrs->rampedGain = ahrs->settings.gain;
  400804:	ed84 7a0d 	vstr	s14, [r4, #52]	; 0x34
            ahrs->initialising = false;
  400808:	2300      	movs	r3, #0
  40080a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
            ahrs->accelerationRejectionTimeout = false;
  40080e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    switch (ahrs->settings.convention) {
  400812:	7823      	ldrb	r3, [r4, #0]
  400814:	2b01      	cmp	r3, #1
  400816:	d908      	bls.n	40082a <FusionAhrsUpdate+0x6e>
  400818:	2b02      	cmp	r3, #2
  40081a:	d06f      	beq.n	4008fc <FusionAhrsUpdate+0x140>
    return FUSION_VECTOR_ZERO; // avoid compiler warning
  40081c:	ed9f aa9f 	vldr	s20, [pc, #636]	; 400a9c <FusionAhrsUpdate+0x2e0>
  400820:	eef0 aa4a 	vmov.f32	s21, s20
  400824:	eeb0 ba4a 	vmov.f32	s22, s20
  400828:	e01d      	b.n	400866 <FusionAhrsUpdate+0xaa>
                    .x = Q.x * Q.z - Q.w * Q.y,
  40082a:	ed94 7a06 	vldr	s14, [r4, #24]
  40082e:	ed94 aa08 	vldr	s20, [r4, #32]
  400832:	ed94 6a05 	vldr	s12, [r4, #20]
  400836:	edd4 aa07 	vldr	s21, [r4, #28]
  40083a:	ee27 ba0a 	vmul.f32	s22, s14, s20
  40083e:	ee66 7a2a 	vmul.f32	s15, s12, s21
  400842:	ee3b ba67 	vsub.f32	s22, s22, s15
                    .y = Q.y * Q.z + Q.w * Q.x,
  400846:	ee6a aa2a 	vmul.f32	s21, s20, s21
  40084a:	ee27 7a06 	vmul.f32	s14, s14, s12
  40084e:	ee7a aa87 	vadd.f32	s21, s21, s14
                    .z = Q.w * Q.w - 0.5f + Q.z * Q.z,
  400852:	ee26 6a06 	vmul.f32	s12, s12, s12
  400856:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  40085a:	ee36 7a47 	vsub.f32	s14, s12, s14
  40085e:	ee2a aa0a 	vmul.f32	s20, s20, s20
  400862:	ee37 aa0a 	vadd.f32	s20, s14, s20
    ahrs->accelerometerIgnored = true;
  400866:	2301      	movs	r3, #1
  400868:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
  40086c:	eddd 9a1e 	vldr	s19, [sp, #120]	; 0x78
  400870:	ed9d 8a1f 	vldr	s16, [sp, #124]	; 0x7c
  400874:	eddd 8a20 	vldr	s17, [sp, #128]	; 0x80
    return (vector.axis.x == 0.0f) && (vector.axis.y == 0.0f) && (vector.axis.z == 0.0f);
  400878:	eef5 9a40 	vcmp.f32	s19, #0.0
  40087c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400880:	bf18      	it	ne
  400882:	2300      	movne	r3, #0
  400884:	eeb5 8a40 	vcmp.f32	s16, #0.0
  400888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    if (FusionVectorIsZero(accelerometer) == false) {
  40088c:	f003 0301 	and.w	r3, r3, #1
  400890:	bf18      	it	ne
  400892:	2300      	movne	r3, #0
  400894:	2b00      	cmp	r3, #0
  400896:	d052      	beq.n	40093e <FusionAhrsUpdate+0x182>
  400898:	eef5 8a40 	vcmp.f32	s17, #0.0
  40089c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008a0:	d14d      	bne.n	40093e <FusionAhrsUpdate+0x182>
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  4008a2:	ed9f 8a7e 	vldr	s16, [pc, #504]	; 400a9c <FusionAhrsUpdate+0x2e0>
  4008a6:	eef0 8a48 	vmov.f32	s17, s16
  4008aa:	eef0 9a48 	vmov.f32	s19, s16
    ahrs->magnetometerIgnored = true;
  4008ae:	2301      	movs	r3, #1
  4008b0:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  4008b4:	ed9d ca21 	vldr	s24, [sp, #132]	; 0x84
  4008b8:	eddd ca22 	vldr	s25, [sp, #136]	; 0x88
  4008bc:	eddd ba23 	vldr	s23, [sp, #140]	; 0x8c
  4008c0:	eef5 ca40 	vcmp.f32	s25, #0.0
  4008c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008c8:	bf18      	it	ne
  4008ca:	2300      	movne	r3, #0
  4008cc:	eeb5 ca40 	vcmp.f32	s24, #0.0
  4008d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
    if (FusionVectorIsZero(magnetometer) == false) {
  4008d4:	f003 0301 	and.w	r3, r3, #1
  4008d8:	bf18      	it	ne
  4008da:	2300      	movne	r3, #0
  4008dc:	2b00      	cmp	r3, #0
  4008de:	f000 80aa 	beq.w	400a36 <FusionAhrsUpdate+0x27a>
  4008e2:	eef5 ba40 	vcmp.f32	s23, #0.0
  4008e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4008ea:	f040 80a4 	bne.w	400a36 <FusionAhrsUpdate+0x27a>
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  4008ee:	eddf 5a6b 	vldr	s11, [pc, #428]	; 400a9c <FusionAhrsUpdate+0x2e0>
  4008f2:	eef0 6a65 	vmov.f32	s13, s11
  4008f6:	eeb0 6a65 	vmov.f32	s12, s11
  4008fa:	e167      	b.n	400bcc <FusionAhrsUpdate+0x410>
                    .x = Q.w * Q.y - Q.x * Q.z,
  4008fc:	ed94 7a05 	vldr	s14, [r4, #20]
  400900:	edd4 5a07 	vldr	s11, [r4, #28]
  400904:	ed94 5a06 	vldr	s10, [r4, #24]
  400908:	ed94 6a08 	vldr	s12, [r4, #32]
  40090c:	ee27 ba25 	vmul.f32	s22, s14, s11
  400910:	ee65 7a06 	vmul.f32	s15, s10, s12
  400914:	ee3b ba67 	vsub.f32	s22, s22, s15
                    .y = -1.0f * (Q.y * Q.z + Q.w * Q.x),
  400918:	ee65 aa86 	vmul.f32	s21, s11, s12
  40091c:	ee27 5a05 	vmul.f32	s10, s14, s10
  400920:	ee7a aa85 	vadd.f32	s21, s21, s10
  400924:	eef1 aa6a 	vneg.f32	s21, s21
                    .z = 0.5f - Q.w * Q.w - Q.z * Q.z,
  400928:	ee27 7a07 	vmul.f32	s14, s14, s14
  40092c:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
  400930:	ee3a 7a47 	vsub.f32	s14, s20, s14
  400934:	ee26 6a06 	vmul.f32	s12, s12, s12
  400938:	ee37 aa46 	vsub.f32	s20, s14, s12
  40093c:	e793      	b.n	400866 <FusionAhrsUpdate+0xaa>
        if (ahrs->accelerationRejectionTimer > ahrs->settings.rejectionTimeout) {
  40093e:	6da2      	ldr	r2, [r4, #88]	; 0x58
  400940:	6923      	ldr	r3, [r4, #16]
  400942:	429a      	cmp	r2, r3
  400944:	d859      	bhi.n	4009fa <FusionAhrsUpdate+0x23e>
            .x = vectorA.axis.x * vectorB.axis.x,
  400946:	ee69 7aa9 	vmul.f32	s15, s19, s19
            .y = vectorA.axis.y * vectorB.axis.y,
  40094a:	ee28 7a08 	vmul.f32	s14, s16, s16
    return vector.axis.x + vector.axis.y + vector.axis.z;
  40094e:	ee77 7a87 	vadd.f32	s15, s15, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  400952:	ee28 7aa8 	vmul.f32	s14, s17, s17
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400956:	ee77 7a87 	vadd.f32	s15, s15, s14
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  40095a:	4b51      	ldr	r3, [pc, #324]	; (400aa0 <FusionAhrsUpdate+0x2e4>)
  40095c:	ee17 2a90 	vmov	r2, s15
  400960:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400964:	ee06 3a90 	vmov	s13, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400968:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 400aa4 <FusionAhrsUpdate+0x2e8>
  40096c:	ee67 7a87 	vmul.f32	s15, s15, s14
  400970:	ee67 7aa6 	vmul.f32	s15, s15, s13
  400974:	ee67 7aa6 	vmul.f32	s15, s15, s13
  400978:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 400aa8 <FusionAhrsUpdate+0x2ec>
  40097c:	ee77 7a67 	vsub.f32	s15, s14, s15
  400980:	ee67 7aa6 	vmul.f32	s15, s15, s13
            .x = vector.axis.x * scalar,
  400984:	ee27 5aa9 	vmul.f32	s10, s15, s19
            .y = vector.axis.y * scalar,
  400988:	ee67 5a88 	vmul.f32	s11, s15, s16
            .z = vector.axis.z * scalar,
  40098c:	ee68 8aa7 	vmul.f32	s17, s17, s15
            .x = A.y * B.z - A.z * B.y,
  400990:	ee25 7a8a 	vmul.f32	s14, s11, s20
  400994:	ee6a 7aa8 	vmul.f32	s15, s21, s17
  400998:	ee77 9a67 	vsub.f32	s19, s14, s15
            .y = A.z * B.x - A.x * B.z,
  40099c:	ee68 8a8b 	vmul.f32	s17, s17, s22
  4009a0:	ee65 6a0a 	vmul.f32	s13, s10, s20
  4009a4:	ee78 8ae6 	vsub.f32	s17, s17, s13
            .z = A.x * B.y - A.y * B.x,
  4009a8:	ee2a 8a85 	vmul.f32	s16, s21, s10
  4009ac:	ee65 5a8b 	vmul.f32	s11, s11, s22
  4009b0:	ee38 8a65 	vsub.f32	s16, s16, s11
        ahrs->halfAccelerometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(accelerometer), halfGravity);
  4009b4:	edc4 9a0f 	vstr	s19, [r4, #60]	; 0x3c
  4009b8:	edc4 8a10 	vstr	s17, [r4, #64]	; 0x40
  4009bc:	ed84 8a11 	vstr	s16, [r4, #68]	; 0x44
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfAccelerometerFeedback) <= ahrs->settings.accelerationRejection)) {
  4009c0:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  4009c4:	b973      	cbnz	r3, 4009e4 <FusionAhrsUpdate+0x228>
            .x = vectorA.axis.x * vectorB.axis.x,
  4009c6:	ee69 7aa9 	vmul.f32	s15, s19, s19
            .y = vectorA.axis.y * vectorB.axis.y,
  4009ca:	ee28 7aa8 	vmul.f32	s14, s17, s17
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4009ce:	ee77 7a87 	vadd.f32	s15, s15, s14
  4009d2:	ee48 7a08 	vmla.f32	s15, s16, s16
  4009d6:	ed94 7a02 	vldr	s14, [r4, #8]
  4009da:	eef4 7ac7 	vcmpe.f32	s15, s14
  4009de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4009e2:	d81e      	bhi.n	400a22 <FusionAhrsUpdate+0x266>
            ahrs->accelerometerIgnored = false;
  4009e4:	2300      	movs	r3, #0
  4009e6:	f884 3054 	strb.w	r3, [r4, #84]	; 0x54
            ahrs->accelerationRejectionTimer -= ahrs->accelerationRejectionTimer >= 10 ? 10 : 0;
  4009ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
  4009ec:	2b09      	cmp	r3, #9
  4009ee:	bf8c      	ite	hi
  4009f0:	220a      	movhi	r2, #10
  4009f2:	2200      	movls	r2, #0
  4009f4:	1a9b      	subs	r3, r3, r2
  4009f6:	65a3      	str	r3, [r4, #88]	; 0x58
  4009f8:	e759      	b.n	4008ae <FusionAhrsUpdate+0xf2>
            const FusionQuaternion quaternion = ahrs->quaternion;
  4009fa:	ae09      	add	r6, sp, #36	; 0x24
  4009fc:	f104 0514 	add.w	r5, r4, #20
  400a00:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  400a04:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
            FusionAhrsReset(ahrs);
  400a08:	4620      	mov	r0, r4
  400a0a:	4b28      	ldr	r3, [pc, #160]	; (400aac <FusionAhrsUpdate+0x2f0>)
  400a0c:	4798      	blx	r3
            ahrs->quaternion = quaternion;
  400a0e:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
  400a12:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
            ahrs->accelerationRejectionTimer = 0;
  400a16:	2300      	movs	r3, #0
  400a18:	65a3      	str	r3, [r4, #88]	; 0x58
            ahrs->accelerationRejectionTimeout = true;
  400a1a:	2301      	movs	r3, #1
  400a1c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
  400a20:	e791      	b.n	400946 <FusionAhrsUpdate+0x18a>
            ahrs->accelerationRejectionTimer++;
  400a22:	6da3      	ldr	r3, [r4, #88]	; 0x58
  400a24:	3301      	adds	r3, #1
  400a26:	65a3      	str	r3, [r4, #88]	; 0x58
    FusionVector halfAccelerometerFeedback = FUSION_VECTOR_ZERO;
  400a28:	ed9f 8a1c 	vldr	s16, [pc, #112]	; 400a9c <FusionAhrsUpdate+0x2e0>
  400a2c:	eef0 8a48 	vmov.f32	s17, s16
  400a30:	eef0 9a48 	vmov.f32	s19, s16
  400a34:	e73b      	b.n	4008ae <FusionAhrsUpdate+0xf2>
        ahrs->magneticRejectionTimeout = false;
  400a36:	2300      	movs	r3, #0
  400a38:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
        if (ahrs->magneticRejectionTimer > ahrs->settings.rejectionTimeout) {
  400a3c:	6e22      	ldr	r2, [r4, #96]	; 0x60
  400a3e:	6923      	ldr	r3, [r4, #16]
  400a40:	429a      	cmp	r2, r3
  400a42:	d80f      	bhi.n	400a64 <FusionAhrsUpdate+0x2a8>
    switch (ahrs->settings.convention) {
  400a44:	7823      	ldrb	r3, [r4, #0]
  400a46:	2b01      	cmp	r3, #1
  400a48:	f000 8157 	beq.w	400cfa <FusionAhrsUpdate+0x53e>
  400a4c:	2b00      	cmp	r3, #0
  400a4e:	d033      	beq.n	400ab8 <FusionAhrsUpdate+0x2fc>
  400a50:	2b02      	cmp	r3, #2
  400a52:	f000 8173 	beq.w	400d3c <FusionAhrsUpdate+0x580>
    return FUSION_VECTOR_ZERO; // avoid compiler warning
  400a56:	eddf 4a11 	vldr	s9, [pc, #68]	; 400a9c <FusionAhrsUpdate+0x2e0>
  400a5a:	eef0 3a64 	vmov.f32	s7, s9
  400a5e:	eeb0 4a64 	vmov.f32	s8, s9
  400a62:	e047      	b.n	400af4 <FusionAhrsUpdate+0x338>
            FusionAhrsSetHeading(ahrs, FusionCompassCalculateHeading(ahrs->settings.convention, halfGravity, magnetometer));
  400a64:	7825      	ldrb	r5, [r4, #0]
  400a66:	ed8d ba0d 	vstr	s22, [sp, #52]	; 0x34
  400a6a:	edcd aa0e 	vstr	s21, [sp, #56]	; 0x38
  400a6e:	ed8d aa0f 	vstr	s20, [sp, #60]	; 0x3c
  400a72:	ab21      	add	r3, sp, #132	; 0x84
  400a74:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400a78:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  400a7c:	ab10      	add	r3, sp, #64	; 0x40
  400a7e:	e913 000e 	ldmdb	r3, {r1, r2, r3}
  400a82:	4628      	mov	r0, r5
  400a84:	4d0a      	ldr	r5, [pc, #40]	; (400ab0 <FusionAhrsUpdate+0x2f4>)
  400a86:	47a8      	blx	r5
  400a88:	4601      	mov	r1, r0
  400a8a:	4620      	mov	r0, r4
  400a8c:	4b09      	ldr	r3, [pc, #36]	; (400ab4 <FusionAhrsUpdate+0x2f8>)
  400a8e:	4798      	blx	r3
            ahrs->magneticRejectionTimer = 0;
  400a90:	2300      	movs	r3, #0
  400a92:	6623      	str	r3, [r4, #96]	; 0x60
            ahrs->magneticRejectionTimeout = true;
  400a94:	2301      	movs	r3, #1
  400a96:	f884 3064 	strb.w	r3, [r4, #100]	; 0x64
  400a9a:	e7d3      	b.n	400a44 <FusionAhrsUpdate+0x288>
  400a9c:	00000000 	.word	0x00000000
  400aa0:	5f1f1412 	.word	0x5f1f1412
  400aa4:	3f36d312 	.word	0x3f36d312
  400aa8:	3fd851ff 	.word	0x3fd851ff
  400aac:	00400555 	.word	0x00400555
  400ab0:	00400e05 	.word	0x00400e05
  400ab4:	004006a5 	.word	0x004006a5
                    .x = Q.x * Q.y + Q.w * Q.z,
  400ab8:	edd4 6a06 	vldr	s13, [r4, #24]
  400abc:	edd4 7a07 	vldr	s15, [r4, #28]
  400ac0:	edd4 4a05 	vldr	s9, [r4, #20]
  400ac4:	ed94 6a08 	vldr	s12, [r4, #32]
  400ac8:	ee26 4aa7 	vmul.f32	s8, s13, s15
  400acc:	ee24 7a86 	vmul.f32	s14, s9, s12
  400ad0:	ee34 4a07 	vadd.f32	s8, s8, s14
                    .y = Q.w * Q.w - 0.5f + Q.y * Q.y,
  400ad4:	ee64 5aa4 	vmul.f32	s11, s9, s9
  400ad8:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
  400adc:	ee75 5ae3 	vsub.f32	s11, s11, s7
  400ae0:	ee67 3aa7 	vmul.f32	s7, s15, s15
  400ae4:	ee75 3aa3 	vadd.f32	s7, s11, s7
                    .z = Q.y * Q.z - Q.w * Q.x,
  400ae8:	ee67 7a86 	vmul.f32	s15, s15, s12
  400aec:	ee66 6aa4 	vmul.f32	s13, s13, s9
  400af0:	ee77 4ae6 	vsub.f32	s9, s15, s13
            .x = A.y * B.z - A.z * B.y,
  400af4:	ee2a 6aab 	vmul.f32	s12, s21, s23
  400af8:	ee6c 7a8a 	vmul.f32	s15, s25, s20
  400afc:	ee36 6a67 	vsub.f32	s12, s12, s15
            .y = A.z * B.x - A.x * B.z,
  400b00:	ee2c 7a0a 	vmul.f32	s14, s24, s20
  400b04:	ee6b ba2b 	vmul.f32	s23, s22, s23
  400b08:	ee37 7a6b 	vsub.f32	s14, s14, s23
            .z = A.x * B.y - A.y * B.x,
  400b0c:	ee6b 7a2c 	vmul.f32	s15, s22, s25
  400b10:	ee6a 6a8c 	vmul.f32	s13, s21, s24
  400b14:	ee77 6ae6 	vsub.f32	s13, s15, s13
            .x = vectorA.axis.x * vectorB.axis.x,
  400b18:	ee26 5a06 	vmul.f32	s10, s12, s12
            .y = vectorA.axis.y * vectorB.axis.y,
  400b1c:	ee67 7a07 	vmul.f32	s15, s14, s14
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400b20:	ee35 5a27 	vadd.f32	s10, s10, s15
            .z = vectorA.axis.z * vectorB.axis.z,
  400b24:	ee66 7aa6 	vmul.f32	s15, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400b28:	ee35 5a27 	vadd.f32	s10, s10, s15
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400b2c:	4b99      	ldr	r3, [pc, #612]	; (400d94 <FusionAhrsUpdate+0x5d8>)
  400b2e:	ee15 2a10 	vmov	r2, s10
  400b32:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400b36:	ee05 3a90 	vmov	s11, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400b3a:	eddf 7a97 	vldr	s15, [pc, #604]	; 400d98 <FusionAhrsUpdate+0x5dc>
  400b3e:	ee25 5a27 	vmul.f32	s10, s10, s15
  400b42:	ee25 5a25 	vmul.f32	s10, s10, s11
  400b46:	ee25 5a25 	vmul.f32	s10, s10, s11
  400b4a:	eddf 7a94 	vldr	s15, [pc, #592]	; 400d9c <FusionAhrsUpdate+0x5e0>
  400b4e:	ee77 7ac5 	vsub.f32	s15, s15, s10
  400b52:	ee67 7aa5 	vmul.f32	s15, s15, s11
            .x = vector.axis.x * scalar,
  400b56:	ee67 5a86 	vmul.f32	s11, s15, s12
            .y = vector.axis.y * scalar,
  400b5a:	ee27 7a87 	vmul.f32	s14, s15, s14
            .z = vector.axis.z * scalar,
  400b5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
            .x = A.y * B.z - A.z * B.y,
  400b62:	ee27 6a24 	vmul.f32	s12, s14, s9
  400b66:	ee67 6aa3 	vmul.f32	s13, s15, s7
  400b6a:	ee36 6a66 	vsub.f32	s12, s12, s13
            .y = A.z * B.x - A.x * B.z,
  400b6e:	ee67 7a84 	vmul.f32	s15, s15, s8
  400b72:	ee65 6aa4 	vmul.f32	s13, s11, s9
  400b76:	ee77 6ae6 	vsub.f32	s13, s15, s13
            .z = A.x * B.y - A.y * B.x,
  400b7a:	ee65 5aa3 	vmul.f32	s11, s11, s7
  400b7e:	ee27 7a04 	vmul.f32	s14, s14, s8
  400b82:	ee75 5ac7 	vsub.f32	s11, s11, s14
        ahrs->halfMagnetometerFeedback = FusionVectorCrossProduct(FusionVectorNormalise(FusionVectorCrossProduct(halfGravity, magnetometer)), halfMagnetic);
  400b86:	ed84 6a12 	vstr	s12, [r4, #72]	; 0x48
  400b8a:	edc4 6a13 	vstr	s13, [r4, #76]	; 0x4c
  400b8e:	edc4 5a14 	vstr	s11, [r4, #80]	; 0x50
        if ((ahrs->initialising == true) || (FusionVectorMagnitudeSquared(ahrs->halfMagnetometerFeedback) <= ahrs->settings.magneticRejection)) {
  400b92:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
  400b96:	b97b      	cbnz	r3, 400bb8 <FusionAhrsUpdate+0x3fc>
            .x = vectorA.axis.x * vectorB.axis.x,
  400b98:	ee66 7a06 	vmul.f32	s15, s12, s12
            .y = vectorA.axis.y * vectorB.axis.y,
  400b9c:	ee26 7aa6 	vmul.f32	s14, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400ba0:	ee77 7a87 	vadd.f32	s15, s15, s14
  400ba4:	ee45 7aa5 	vmla.f32	s15, s11, s11
  400ba8:	ed94 7a03 	vldr	s14, [r4, #12]
  400bac:	eef4 7ac7 	vcmpe.f32	s15, s14
  400bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  400bb4:	f200 80e3 	bhi.w	400d7e <FusionAhrsUpdate+0x5c2>
            ahrs->magnetometerIgnored = false;
  400bb8:	2300      	movs	r3, #0
  400bba:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
            ahrs->magneticRejectionTimer -= ahrs->magneticRejectionTimer >= 10 ? 10 : 0;
  400bbe:	6e23      	ldr	r3, [r4, #96]	; 0x60
  400bc0:	2b09      	cmp	r3, #9
  400bc2:	bf8c      	ite	hi
  400bc4:	220a      	movhi	r2, #10
  400bc6:	2200      	movls	r2, #0
  400bc8:	1a9b      	subs	r3, r3, r2
  400bca:	6623      	str	r3, [r4, #96]	; 0x60
    const FusionVector adjustedHalfGyroscope = FusionVectorAdd(halfGyroscope, FusionVectorMultiplyScalar(FusionVectorAdd(halfAccelerometerFeedback, halfMagnetometerFeedback), ahrs->rampedGain));
  400bcc:	edd4 7a0d 	vldr	s15, [r4, #52]	; 0x34
            .x = vectorA.axis.x + vectorB.axis.x,
  400bd0:	ee36 7a29 	vadd.f32	s14, s12, s19
            .x = vector.axis.x * scalar,
  400bd4:	ee27 7a27 	vmul.f32	s14, s14, s15
  400bd8:	ed9f 5a71 	vldr	s10, [pc, #452]	; 400da0 <FusionAhrsUpdate+0x5e4>
  400bdc:	ed9d 6a05 	vldr	s12, [sp, #20]
  400be0:	ee26 6a05 	vmul.f32	s12, s12, s10
            .x = vectorA.axis.x + vectorB.axis.x,
  400be4:	ee37 7a06 	vadd.f32	s14, s14, s12
            .x = vector.axis.x * scalar,
  400be8:	ee27 7a09 	vmul.f32	s14, s14, s18
            .y = vectorA.axis.y + vectorB.axis.y,
  400bec:	ee78 6aa6 	vadd.f32	s13, s17, s13
            .y = vector.axis.y * scalar,
  400bf0:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400bf4:	eddd 8a06 	vldr	s17, [sp, #24]
  400bf8:	ee68 8a85 	vmul.f32	s17, s17, s10
            .y = vectorA.axis.y + vectorB.axis.y,
  400bfc:	ee76 6aa8 	vadd.f32	s13, s13, s17
            .y = vector.axis.y * scalar,
  400c00:	ee66 6a89 	vmul.f32	s13, s13, s18
            .z = vectorA.axis.z + vectorB.axis.z,
  400c04:	ee38 8a25 	vadd.f32	s16, s16, s11
            .z = vector.axis.z * scalar,
  400c08:	ee28 8a27 	vmul.f32	s16, s16, s15
  400c0c:	eddd 7a07 	vldr	s15, [sp, #28]
  400c10:	ee67 7a85 	vmul.f32	s15, s15, s10
            .z = vectorA.axis.z + vectorB.axis.z,
  400c14:	ee38 8a27 	vadd.f32	s16, s16, s15
            .z = vector.axis.z * scalar,
  400c18:	ee68 7a09 	vmul.f32	s15, s16, s18
  400c1c:	ed94 3a05 	vldr	s6, [r4, #20]
  400c20:	edd4 3a06 	vldr	s7, [r4, #24]
  400c24:	ed94 4a07 	vldr	s8, [r4, #28]
  400c28:	ed94 5a08 	vldr	s10, [r4, #32]
 */
static inline FusionQuaternion FusionQuaternionMultiplyVector(const FusionQuaternion quaternion, const FusionVector vector) {
#define Q quaternion.element
#define V vector.axis
    const FusionQuaternion result = {.element = {
            .w = -Q.x * V.x - Q.y * V.y - Q.z * V.z,
  400c2c:	ee63 5ac7 	vnmul.f32	s11, s7, s14
  400c30:	ee26 6a84 	vmul.f32	s12, s13, s8
  400c34:	ee75 5ac6 	vsub.f32	s11, s11, s12
  400c38:	ee27 6a85 	vmul.f32	s12, s15, s10
  400c3c:	ee75 5ac6 	vsub.f32	s11, s11, s12
            .w = quaternionA.element.w + quaternionB.element.w,
  400c40:	ee75 5a83 	vadd.f32	s11, s11, s6
            .x = Q.w * V.x + Q.y * V.z - Q.z * V.y,
  400c44:	ee67 4a03 	vmul.f32	s9, s14, s6
  400c48:	ee27 6a84 	vmul.f32	s12, s15, s8
  400c4c:	ee74 4a86 	vadd.f32	s9, s9, s12
  400c50:	ee26 6a85 	vmul.f32	s12, s13, s10
  400c54:	ee74 4ac6 	vsub.f32	s9, s9, s12
            .x = quaternionA.element.x + quaternionB.element.x,
  400c58:	ee74 4aa3 	vadd.f32	s9, s9, s7
            .y = Q.w * V.y - Q.x * V.z + Q.z * V.x,
  400c5c:	ee26 6a83 	vmul.f32	s12, s13, s6
  400c60:	ee67 2aa3 	vmul.f32	s5, s15, s7
  400c64:	ee36 6a62 	vsub.f32	s12, s12, s5
  400c68:	ee67 2a05 	vmul.f32	s5, s14, s10
  400c6c:	ee36 6a22 	vadd.f32	s12, s12, s5
            .y = quaternionA.element.y + quaternionB.element.y,
  400c70:	ee36 6a04 	vadd.f32	s12, s12, s8
            .z = Q.w * V.z + Q.x * V.y - Q.y * V.x,
  400c74:	ee67 7a83 	vmul.f32	s15, s15, s6
  400c78:	ee66 6aa3 	vmul.f32	s13, s13, s7
  400c7c:	ee77 7aa6 	vadd.f32	s15, s15, s13
  400c80:	ee27 7a04 	vmul.f32	s14, s14, s8
  400c84:	ee77 7ac7 	vsub.f32	s15, s15, s14
            .z = quaternionA.element.z + quaternionB.element.z,
  400c88:	ee77 7a85 	vadd.f32	s15, s15, s10
static inline FusionQuaternion FusionQuaternionNormalise(const FusionQuaternion quaternion) {
#define Q quaternion.element
#ifdef FUSION_USE_NORMAL_SQRT
    const float magnitudeReciprocal = 1.0f / sqrtf(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
#else
    const float magnitudeReciprocal = FusionFastInverseSqrt(Q.w * Q.w + Q.x * Q.x + Q.y * Q.y + Q.z * Q.z);
  400c8c:	ee25 7aa5 	vmul.f32	s14, s11, s11
  400c90:	ee64 6aa4 	vmul.f32	s13, s9, s9
  400c94:	ee37 7a26 	vadd.f32	s14, s14, s13
  400c98:	ee66 6a06 	vmul.f32	s13, s12, s12
  400c9c:	ee37 7a26 	vadd.f32	s14, s14, s13
  400ca0:	ee67 6aa7 	vmul.f32	s13, s15, s15
  400ca4:	ee37 7a26 	vadd.f32	s14, s14, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400ca8:	4b3a      	ldr	r3, [pc, #232]	; (400d94 <FusionAhrsUpdate+0x5d8>)
  400caa:	ee17 2a10 	vmov	r2, s14
  400cae:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400cb2:	ee05 3a10 	vmov	s10, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400cb6:	eddf 6a38 	vldr	s13, [pc, #224]	; 400d98 <FusionAhrsUpdate+0x5dc>
  400cba:	ee27 7a26 	vmul.f32	s14, s14, s13
  400cbe:	ee27 7a05 	vmul.f32	s14, s14, s10
  400cc2:	ee27 7a05 	vmul.f32	s14, s14, s10
  400cc6:	eddf 6a35 	vldr	s13, [pc, #212]	; 400d9c <FusionAhrsUpdate+0x5e0>
  400cca:	ee36 7ac7 	vsub.f32	s14, s13, s14
  400cce:	ee27 7a05 	vmul.f32	s14, s14, s10
#endif
    const FusionQuaternion result = {.element = {
            .w = Q.w * magnitudeReciprocal,
  400cd2:	ee67 5a25 	vmul.f32	s11, s14, s11
    ahrs->quaternion = FusionQuaternionNormalise(ahrs->quaternion);
  400cd6:	edc4 5a05 	vstr	s11, [r4, #20]
            .x = Q.x * magnitudeReciprocal,
  400cda:	ee67 6a24 	vmul.f32	s13, s14, s9
  400cde:	edc4 6a06 	vstr	s13, [r4, #24]
            .y = Q.y * magnitudeReciprocal,
  400ce2:	ee27 6a06 	vmul.f32	s12, s14, s12
  400ce6:	ed84 6a07 	vstr	s12, [r4, #28]
            .z = Q.z * magnitudeReciprocal,
  400cea:	ee27 7a27 	vmul.f32	s14, s14, s15
  400cee:	ed84 7a08 	vstr	s14, [r4, #32]
}
  400cf2:	b010      	add	sp, #64	; 0x40
  400cf4:	ecbd 8b0a 	vpop	{d8-d12}
  400cf8:	bd70      	pop	{r4, r5, r6, pc}
                    .x = 0.5f - Q.w * Q.w - Q.x * Q.x,
  400cfa:	edd4 6a05 	vldr	s13, [r4, #20]
  400cfe:	edd4 7a06 	vldr	s15, [r4, #24]
  400d02:	ee26 4aa6 	vmul.f32	s8, s13, s13
  400d06:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
  400d0a:	ee37 7a44 	vsub.f32	s14, s14, s8
  400d0e:	ee27 4aa7 	vmul.f32	s8, s15, s15
  400d12:	ee37 4a44 	vsub.f32	s8, s14, s8
                    .y = Q.w * Q.z - Q.x * Q.y,
  400d16:	edd4 4a08 	vldr	s9, [r4, #32]
  400d1a:	ed94 5a07 	vldr	s10, [r4, #28]
  400d1e:	ee66 5aa4 	vmul.f32	s11, s13, s9
  400d22:	ee27 7a85 	vmul.f32	s14, s15, s10
  400d26:	ee75 3ac7 	vsub.f32	s7, s11, s14
                    .z = -1.0f * (Q.x * Q.z + Q.w * Q.y),
  400d2a:	ee67 4aa4 	vmul.f32	s9, s15, s9
  400d2e:	ee66 6a85 	vmul.f32	s13, s13, s10
  400d32:	ee74 4aa6 	vadd.f32	s9, s9, s13
  400d36:	eef1 4a64 	vneg.f32	s9, s9
  400d3a:	e6db      	b.n	400af4 <FusionAhrsUpdate+0x338>
                    .x = -1.0f * (Q.x * Q.y + Q.w * Q.z),
  400d3c:	edd4 6a06 	vldr	s13, [r4, #24]
  400d40:	edd4 7a07 	vldr	s15, [r4, #28]
  400d44:	edd4 4a05 	vldr	s9, [r4, #20]
  400d48:	ed94 6a08 	vldr	s12, [r4, #32]
  400d4c:	ee26 7aa7 	vmul.f32	s14, s13, s15
  400d50:	ee24 4a86 	vmul.f32	s8, s9, s12
  400d54:	ee37 7a04 	vadd.f32	s14, s14, s8
  400d58:	eeb1 4a47 	vneg.f32	s8, s14
                    .y = 0.5f - Q.w * Q.w - Q.y * Q.y,
  400d5c:	ee64 3aa4 	vmul.f32	s7, s9, s9
  400d60:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
  400d64:	ee75 5ae3 	vsub.f32	s11, s11, s7
  400d68:	ee67 3aa7 	vmul.f32	s7, s15, s15
  400d6c:	ee75 3ae3 	vsub.f32	s7, s11, s7
                    .z = Q.w * Q.x - Q.y * Q.z,
  400d70:	ee66 6aa4 	vmul.f32	s13, s13, s9
  400d74:	ee67 7a86 	vmul.f32	s15, s15, s12
  400d78:	ee76 4ae7 	vsub.f32	s9, s13, s15
  400d7c:	e6ba      	b.n	400af4 <FusionAhrsUpdate+0x338>
            ahrs->magneticRejectionTimer++;
  400d7e:	6e23      	ldr	r3, [r4, #96]	; 0x60
  400d80:	3301      	adds	r3, #1
  400d82:	6623      	str	r3, [r4, #96]	; 0x60
    FusionVector halfMagnetometerFeedback = FUSION_VECTOR_ZERO;
  400d84:	eddf 5a07 	vldr	s11, [pc, #28]	; 400da4 <FusionAhrsUpdate+0x5e8>
  400d88:	eef0 6a65 	vmov.f32	s13, s11
  400d8c:	eeb0 6a65 	vmov.f32	s12, s11
  400d90:	e71c      	b.n	400bcc <FusionAhrsUpdate+0x410>
  400d92:	bf00      	nop
  400d94:	5f1f1412 	.word	0x5f1f1412
  400d98:	3f36d312 	.word	0x3f36d312
  400d9c:	3fd851ff 	.word	0x3fd851ff
  400da0:	3c0efa35 	.word	0x3c0efa35
  400da4:	00000000 	.word	0x00000000

00400da8 <FusionAhrsUpdateNoMagnetometer>:
void FusionAhrsUpdateNoMagnetometer(FusionAhrs *const ahrs, const FusionVector gyroscope, const FusionVector accelerometer, const float deltaTime) {
  400da8:	b530      	push	{r4, r5, lr}
  400daa:	b091      	sub	sp, #68	; 0x44
  400dac:	4605      	mov	r5, r0
  400dae:	ac09      	add	r4, sp, #36	; 0x24
  400db0:	e884 000e 	stmia.w	r4, {r1, r2, r3}
    FusionAhrsUpdate(ahrs, gyroscope, accelerometer, FUSION_VECTOR_ZERO, deltaTime);
  400db4:	2300      	movs	r3, #0
  400db6:	930d      	str	r3, [sp, #52]	; 0x34
  400db8:	930e      	str	r3, [sp, #56]	; 0x38
  400dba:	930f      	str	r3, [sp, #60]	; 0x3c
  400dbc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  400dbe:	9306      	str	r3, [sp, #24]
  400dc0:	ab03      	add	r3, sp, #12
  400dc2:	aa10      	add	r2, sp, #64	; 0x40
  400dc4:	e912 0007 	ldmdb	r2, {r0, r1, r2}
  400dc8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  400dcc:	ab14      	add	r3, sp, #80	; 0x50
  400dce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400dd2:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  400dd6:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
  400dda:	4628      	mov	r0, r5
  400ddc:	4c07      	ldr	r4, [pc, #28]	; (400dfc <FusionAhrsUpdateNoMagnetometer+0x54>)
  400dde:	47a0      	blx	r4
    if ((ahrs->initialising == true) && (ahrs->accelerationRejectionTimeout == false)) {
  400de0:	f895 3030 	ldrb.w	r3, [r5, #48]	; 0x30
  400de4:	b113      	cbz	r3, 400dec <FusionAhrsUpdateNoMagnetometer+0x44>
  400de6:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
  400dea:	b10b      	cbz	r3, 400df0 <FusionAhrsUpdateNoMagnetometer+0x48>
}
  400dec:	b011      	add	sp, #68	; 0x44
  400dee:	bd30      	pop	{r4, r5, pc}
        FusionAhrsSetHeading(ahrs, 0.0f);
  400df0:	2100      	movs	r1, #0
  400df2:	4628      	mov	r0, r5
  400df4:	4b02      	ldr	r3, [pc, #8]	; (400e00 <FusionAhrsUpdateNoMagnetometer+0x58>)
  400df6:	4798      	blx	r3
}
  400df8:	e7f8      	b.n	400dec <FusionAhrsUpdateNoMagnetometer+0x44>
  400dfa:	bf00      	nop
  400dfc:	004007bd 	.word	0x004007bd
  400e00:	004006a5 	.word	0x004006a5

00400e04 <FusionCompassCalculateHeading>:
 * @param convention Earth axes convention.
 * @param accelerometer Accelerometer measurement in any calibrated units.
 * @param magnetometer Magnetometer measurement in any calibrated units.
 * @return Heading angle in degrees.
 */
float FusionCompassCalculateHeading(const FusionConvention convention, const FusionVector accelerometer, const FusionVector magnetometer) {
  400e04:	b500      	push	{lr}
  400e06:	b085      	sub	sp, #20
  400e08:	f10d 0e10 	add.w	lr, sp, #16
  400e0c:	e90e 000e 	stmdb	lr, {r1, r2, r3}
  400e10:	eddd 4a01 	vldr	s9, [sp, #4]
  400e14:	eddd 7a02 	vldr	s15, [sp, #8]
  400e18:	ed9d 7a03 	vldr	s14, [sp, #12]
  400e1c:	ed9d 5a06 	vldr	s10, [sp, #24]
  400e20:	eddd 5a07 	vldr	s11, [sp, #28]
  400e24:	ed9d 4a08 	vldr	s8, [sp, #32]
    switch (convention) {
  400e28:	2801      	cmp	r0, #1
  400e2a:	d07c      	beq.n	400f26 <FusionCompassCalculateHeading+0x122>
  400e2c:	b128      	cbz	r0, 400e3a <FusionCompassCalculateHeading+0x36>
  400e2e:	2802      	cmp	r0, #2
  400e30:	f000 80ed 	beq.w	40100e <FusionCompassCalculateHeading+0x20a>
            const FusionVector west = FusionVectorNormalise(FusionVectorCrossProduct(up, magnetometer));
            const FusionVector north = FusionVectorNormalise(FusionVectorCrossProduct(west, up));
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
        }
    }
	return 0; // avoid compiler warning
  400e34:	eddf 7ab2 	vldr	s15, [pc, #712]	; 401100 <FusionCompassCalculateHeading+0x2fc>
  400e38:	e070      	b.n	400f1c <FusionCompassCalculateHeading+0x118>
            .x = A.y * B.z - A.z * B.y,
  400e3a:	ee67 3a84 	vmul.f32	s7, s15, s8
  400e3e:	ee67 6a25 	vmul.f32	s13, s14, s11
  400e42:	ee73 3ae6 	vsub.f32	s7, s7, s13
            .y = A.z * B.x - A.x * B.z,
  400e46:	ee67 6a05 	vmul.f32	s13, s14, s10
  400e4a:	ee24 4a84 	vmul.f32	s8, s9, s8
  400e4e:	ee36 4ac4 	vsub.f32	s8, s13, s8
            .z = A.x * B.y - A.y * B.x,
  400e52:	ee24 6aa5 	vmul.f32	s12, s9, s11
  400e56:	ee27 5a85 	vmul.f32	s10, s15, s10
  400e5a:	ee36 5a45 	vsub.f32	s10, s12, s10
            .x = vectorA.axis.x * vectorB.axis.x,
  400e5e:	ee63 5aa3 	vmul.f32	s11, s7, s7
            .y = vectorA.axis.y * vectorB.axis.y,
  400e62:	ee64 6a04 	vmul.f32	s13, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e66:	ee75 5aa6 	vadd.f32	s11, s11, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400e6a:	ee65 6a05 	vmul.f32	s13, s10, s10
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400e6e:	ee75 5aa6 	vadd.f32	s11, s11, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400e72:	4ba4      	ldr	r3, [pc, #656]	; (401104 <FusionCompassCalculateHeading+0x300>)
  400e74:	ee15 2a90 	vmov	r2, s11
  400e78:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400e7c:	ee06 2a10 	vmov	s12, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400e80:	eddf 2aa1 	vldr	s5, [pc, #644]	; 401108 <FusionCompassCalculateHeading+0x304>
  400e84:	ee65 5aa2 	vmul.f32	s11, s11, s5
  400e88:	ee65 5a86 	vmul.f32	s11, s11, s12
  400e8c:	ee65 5a86 	vmul.f32	s11, s11, s12
  400e90:	ed9f 3a9e 	vldr	s6, [pc, #632]	; 40110c <FusionCompassCalculateHeading+0x308>
  400e94:	ee73 5a65 	vsub.f32	s11, s6, s11
  400e98:	ee25 6a86 	vmul.f32	s12, s11, s12
            .x = vector.axis.x * scalar,
  400e9c:	ee66 5a23 	vmul.f32	s11, s12, s7
            .y = vector.axis.y * scalar,
  400ea0:	ee26 4a04 	vmul.f32	s8, s12, s8
            .z = vector.axis.z * scalar,
  400ea4:	ee26 6a05 	vmul.f32	s12, s12, s10
            .x = A.y * B.z - A.z * B.y,
  400ea8:	ee24 5a07 	vmul.f32	s10, s8, s14
  400eac:	ee66 6a27 	vmul.f32	s13, s12, s15
  400eb0:	ee35 5a66 	vsub.f32	s10, s10, s13
            .y = A.z * B.x - A.x * B.z,
  400eb4:	ee26 6a24 	vmul.f32	s12, s12, s9
  400eb8:	ee25 7a87 	vmul.f32	s14, s11, s14
  400ebc:	ee36 6a47 	vsub.f32	s12, s12, s14
            .z = A.x * B.y - A.y * B.x,
  400ec0:	ee65 7aa7 	vmul.f32	s15, s11, s15
  400ec4:	ee24 4a24 	vmul.f32	s8, s8, s9
  400ec8:	ee37 4ac4 	vsub.f32	s8, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  400ecc:	ee25 7a05 	vmul.f32	s14, s10, s10
            .y = vectorA.axis.y * vectorB.axis.y,
  400ed0:	ee26 6a06 	vmul.f32	s12, s12, s12
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400ed4:	ee37 6a06 	vadd.f32	s12, s14, s12
            .z = vectorA.axis.z * vectorB.axis.z,
  400ed8:	ee24 4a04 	vmul.f32	s8, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400edc:	ee36 6a04 	vadd.f32	s12, s12, s8
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400ee0:	ee16 2a10 	vmov	r2, s12
  400ee4:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400ee8:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400eec:	ee26 6a22 	vmul.f32	s12, s12, s5
  400ef0:	ee26 6a27 	vmul.f32	s12, s12, s15
  400ef4:	ee26 6a27 	vmul.f32	s12, s12, s15
  400ef8:	ee33 6a46 	vsub.f32	s12, s6, s12
  400efc:	ee26 6a27 	vmul.f32	s12, s12, s15
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
  400f00:	ee66 7a05 	vmul.f32	s15, s12, s10
  400f04:	ee17 1a90 	vmov	r1, s15
  400f08:	ee15 0a90 	vmov	r0, s11
  400f0c:	4b80      	ldr	r3, [pc, #512]	; (401110 <FusionCompassCalculateHeading+0x30c>)
  400f0e:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  400f10:	eddf 7a80 	vldr	s15, [pc, #512]	; 401114 <FusionCompassCalculateHeading+0x310>
  400f14:	ee07 0a10 	vmov	s14, r0
  400f18:	ee67 7a27 	vmul.f32	s15, s14, s15
}
  400f1c:	ee17 0a90 	vmov	r0, s15
  400f20:	b005      	add	sp, #20
  400f22:	f85d fb04 	ldr.w	pc, [sp], #4
            .x = A.y * B.z - A.z * B.y,
  400f26:	ee67 3a84 	vmul.f32	s7, s15, s8
  400f2a:	ee67 6a25 	vmul.f32	s13, s14, s11
  400f2e:	ee73 3ae6 	vsub.f32	s7, s7, s13
            .y = A.z * B.x - A.x * B.z,
  400f32:	ee67 6a05 	vmul.f32	s13, s14, s10
  400f36:	ee24 4a84 	vmul.f32	s8, s9, s8
  400f3a:	ee36 4ac4 	vsub.f32	s8, s13, s8
            .z = A.x * B.y - A.y * B.x,
  400f3e:	ee64 5aa5 	vmul.f32	s11, s9, s11
  400f42:	ee67 6a85 	vmul.f32	s13, s15, s10
  400f46:	ee75 5ae6 	vsub.f32	s11, s11, s13
            .x = vectorA.axis.x * vectorB.axis.x,
  400f4a:	ee23 6aa3 	vmul.f32	s12, s7, s7
            .y = vectorA.axis.y * vectorB.axis.y,
  400f4e:	ee64 6a04 	vmul.f32	s13, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f52:	ee36 6a26 	vadd.f32	s12, s12, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400f56:	ee65 6aa5 	vmul.f32	s13, s11, s11
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400f5a:	ee36 6a26 	vadd.f32	s12, s12, s13
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400f5e:	4b69      	ldr	r3, [pc, #420]	; (401104 <FusionCompassCalculateHeading+0x300>)
  400f60:	ee16 2a10 	vmov	r2, s12
  400f64:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  400f68:	ee06 2a90 	vmov	s13, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400f6c:	eddf 2a66 	vldr	s5, [pc, #408]	; 401108 <FusionCompassCalculateHeading+0x304>
  400f70:	ee26 6a22 	vmul.f32	s12, s12, s5
  400f74:	ee26 6a26 	vmul.f32	s12, s12, s13
  400f78:	ee26 6a26 	vmul.f32	s12, s12, s13
  400f7c:	ed9f 3a63 	vldr	s6, [pc, #396]	; 40110c <FusionCompassCalculateHeading+0x308>
  400f80:	ee33 6a46 	vsub.f32	s12, s6, s12
  400f84:	ee66 6a26 	vmul.f32	s13, s12, s13
            .x = vector.axis.x * scalar,
  400f88:	ee26 5aa3 	vmul.f32	s10, s13, s7
            .y = vector.axis.y * scalar,
  400f8c:	ee26 4a84 	vmul.f32	s8, s13, s8
            .z = vector.axis.z * scalar,
  400f90:	ee66 6aa5 	vmul.f32	s13, s13, s11
            .x = A.y * B.z - A.z * B.y,
  400f94:	ee64 5a07 	vmul.f32	s11, s8, s14
  400f98:	ee26 6aa7 	vmul.f32	s12, s13, s15
  400f9c:	ee75 5ac6 	vsub.f32	s11, s11, s12
            .y = A.z * B.x - A.x * B.z,
  400fa0:	ee66 6aa4 	vmul.f32	s13, s13, s9
  400fa4:	ee25 7a07 	vmul.f32	s14, s10, s14
  400fa8:	ee76 6ac7 	vsub.f32	s13, s13, s14
            .z = A.x * B.y - A.y * B.x,
  400fac:	ee65 7a27 	vmul.f32	s15, s10, s15
  400fb0:	ee24 4a24 	vmul.f32	s8, s8, s9
  400fb4:	ee37 4ac4 	vsub.f32	s8, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  400fb8:	ee25 7aa5 	vmul.f32	s14, s11, s11
            .y = vectorA.axis.y * vectorB.axis.y,
  400fbc:	ee66 6aa6 	vmul.f32	s13, s13, s13
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400fc0:	ee77 6a26 	vadd.f32	s13, s14, s13
            .z = vectorA.axis.z * vectorB.axis.z,
  400fc4:	ee24 4a04 	vmul.f32	s8, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  400fc8:	ee76 6a84 	vadd.f32	s13, s13, s8
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  400fcc:	ee16 2a90 	vmov	r2, s13
  400fd0:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  400fd4:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  400fd8:	ee66 6aa2 	vmul.f32	s13, s13, s5
  400fdc:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400fe0:	ee66 6aa7 	vmul.f32	s13, s13, s15
  400fe4:	ee73 6a66 	vsub.f32	s13, s6, s13
  400fe8:	ee66 6aa7 	vmul.f32	s13, s13, s15
            return FusionRadiansToDegrees(atan2f(north.axis.x, east.axis.x));
  400fec:	eef1 7a45 	vneg.f32	s15, s10
  400ff0:	ee17 1a90 	vmov	r1, s15
  400ff4:	ee66 7aa5 	vmul.f32	s15, s13, s11
  400ff8:	ee17 0a90 	vmov	r0, s15
  400ffc:	4b44      	ldr	r3, [pc, #272]	; (401110 <FusionCompassCalculateHeading+0x30c>)
  400ffe:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  401000:	eddf 7a44 	vldr	s15, [pc, #272]	; 401114 <FusionCompassCalculateHeading+0x310>
  401004:	ee07 0a10 	vmov	s14, r0
  401008:	ee67 7a27 	vmul.f32	s15, s14, s15
  40100c:	e786      	b.n	400f1c <FusionCompassCalculateHeading+0x118>
            .x = vector.axis.x * scalar,
  40100e:	eef1 4a64 	vneg.f32	s9, s9
            .y = vector.axis.y * scalar,
  401012:	eef1 7a67 	vneg.f32	s15, s15
            .z = vector.axis.z * scalar,
  401016:	eeb1 6a47 	vneg.f32	s12, s14
            .x = A.y * B.z - A.z * B.y,
  40101a:	ee27 3a84 	vmul.f32	s6, s15, s8
  40101e:	ee26 7a25 	vmul.f32	s14, s12, s11
  401022:	ee33 3a47 	vsub.f32	s6, s6, s14
            .y = A.z * B.x - A.x * B.z,
  401026:	ee66 3a05 	vmul.f32	s7, s12, s10
  40102a:	ee24 4a84 	vmul.f32	s8, s9, s8
  40102e:	ee33 4ac4 	vsub.f32	s8, s7, s8
            .z = A.x * B.y - A.y * B.x,
  401032:	ee64 5aa5 	vmul.f32	s11, s9, s11
  401036:	ee27 5a85 	vmul.f32	s10, s15, s10
  40103a:	ee75 5ac5 	vsub.f32	s11, s11, s10
            .x = vectorA.axis.x * vectorB.axis.x,
  40103e:	ee63 6a03 	vmul.f32	s13, s6, s6
            .y = vectorA.axis.y * vectorB.axis.y,
  401042:	ee24 7a04 	vmul.f32	s14, s8, s8
    return vector.axis.x + vector.axis.y + vector.axis.z;
  401046:	ee76 6a87 	vadd.f32	s13, s13, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  40104a:	ee25 7aa5 	vmul.f32	s14, s11, s11
    return vector.axis.x + vector.axis.y + vector.axis.z;
  40104e:	ee76 6a87 	vadd.f32	s13, s13, s14
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  401052:	4b2c      	ldr	r3, [pc, #176]	; (401104 <FusionCompassCalculateHeading+0x300>)
  401054:	ee16 2a90 	vmov	r2, s13
  401058:	eba3 0262 	sub.w	r2, r3, r2, asr #1
  40105c:	ee07 2a10 	vmov	s14, r2
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  401060:	eddf 2a29 	vldr	s5, [pc, #164]	; 401108 <FusionCompassCalculateHeading+0x304>
  401064:	ee66 6aa2 	vmul.f32	s13, s13, s5
  401068:	ee66 6a87 	vmul.f32	s13, s13, s14
  40106c:	ee66 6a87 	vmul.f32	s13, s13, s14
  401070:	eddf 3a26 	vldr	s7, [pc, #152]	; 40110c <FusionCompassCalculateHeading+0x308>
  401074:	ee73 6ae6 	vsub.f32	s13, s7, s13
  401078:	ee26 7a87 	vmul.f32	s14, s13, s14
            .x = vector.axis.x * scalar,
  40107c:	ee27 5a03 	vmul.f32	s10, s14, s6
            .y = vector.axis.y * scalar,
  401080:	ee27 4a04 	vmul.f32	s8, s14, s8
            .z = vector.axis.z * scalar,
  401084:	ee27 7a25 	vmul.f32	s14, s14, s11
            .x = A.y * B.z - A.z * B.y,
  401088:	ee64 5a06 	vmul.f32	s11, s8, s12
  40108c:	ee67 6a27 	vmul.f32	s13, s14, s15
  401090:	ee75 5ae6 	vsub.f32	s11, s11, s13
            .y = A.z * B.x - A.x * B.z,
  401094:	ee27 7a24 	vmul.f32	s14, s14, s9
  401098:	ee25 6a06 	vmul.f32	s12, s10, s12
  40109c:	ee37 7a46 	vsub.f32	s14, s14, s12
            .z = A.x * B.y - A.y * B.x,
  4010a0:	ee65 7a27 	vmul.f32	s15, s10, s15
  4010a4:	ee24 4a24 	vmul.f32	s8, s8, s9
  4010a8:	ee77 7ac4 	vsub.f32	s15, s15, s8
            .x = vectorA.axis.x * vectorB.axis.x,
  4010ac:	ee65 6aa5 	vmul.f32	s13, s11, s11
            .y = vectorA.axis.y * vectorB.axis.y,
  4010b0:	ee27 7a07 	vmul.f32	s14, s14, s14
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4010b4:	ee36 7a87 	vadd.f32	s14, s13, s14
            .z = vectorA.axis.z * vectorB.axis.z,
  4010b8:	ee67 7aa7 	vmul.f32	s15, s15, s15
    return vector.axis.x + vector.axis.y + vector.axis.z;
  4010bc:	ee37 7a27 	vadd.f32	s14, s14, s15
    union32.i = 0x5F1F1412 - (union32.i >> 1);
  4010c0:	ee17 2a10 	vmov	r2, s14
  4010c4:	eba3 0362 	sub.w	r3, r3, r2, asr #1
  4010c8:	ee07 3a90 	vmov	s15, r3
    return union32.f * (1.69000231f - 0.714158168f * x * union32.f * union32.f);
  4010cc:	ee27 7a22 	vmul.f32	s14, s14, s5
  4010d0:	ee27 7a27 	vmul.f32	s14, s14, s15
  4010d4:	ee27 7a27 	vmul.f32	s14, s14, s15
  4010d8:	ee33 7ac7 	vsub.f32	s14, s7, s14
  4010dc:	ee27 7a27 	vmul.f32	s14, s14, s15
            return FusionRadiansToDegrees(atan2f(west.axis.x, north.axis.x));
  4010e0:	ee67 7a25 	vmul.f32	s15, s14, s11
  4010e4:	ee17 1a90 	vmov	r1, s15
  4010e8:	ee15 0a10 	vmov	r0, s10
  4010ec:	4b08      	ldr	r3, [pc, #32]	; (401110 <FusionCompassCalculateHeading+0x30c>)
  4010ee:	4798      	blx	r3
    return radians * (180.0f / (float) M_PI);
  4010f0:	eddf 7a08 	vldr	s15, [pc, #32]	; 401114 <FusionCompassCalculateHeading+0x310>
  4010f4:	ee07 0a10 	vmov	s14, r0
  4010f8:	ee67 7a27 	vmul.f32	s15, s14, s15
  4010fc:	e70e      	b.n	400f1c <FusionCompassCalculateHeading+0x118>
  4010fe:	bf00      	nop
  401100:	00000000 	.word	0x00000000
  401104:	5f1f1412 	.word	0x5f1f1412
  401108:	3f36d312 	.word	0x3f36d312
  40110c:	3fd851ff 	.word	0x3fd851ff
  401110:	0040487d 	.word	0x0040487d
  401114:	42652ee0 	.word	0x42652ee0

00401118 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  401118:	4b01      	ldr	r3, [pc, #4]	; (401120 <gfx_mono_set_framebuffer+0x8>)
  40111a:	6018      	str	r0, [r3, #0]
  40111c:	4770      	bx	lr
  40111e:	bf00      	nop
  401120:	204009f4 	.word	0x204009f4

00401124 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  401124:	4b02      	ldr	r3, [pc, #8]	; (401130 <gfx_mono_framebuffer_put_byte+0xc>)
  401126:	681b      	ldr	r3, [r3, #0]
  401128:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  40112c:	5442      	strb	r2, [r0, r1]
  40112e:	4770      	bx	lr
  401130:	204009f4 	.word	0x204009f4

00401134 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  401134:	4b02      	ldr	r3, [pc, #8]	; (401140 <gfx_mono_framebuffer_get_byte+0xc>)
  401136:	681b      	ldr	r3, [r3, #0]
  401138:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  40113c:	5c40      	ldrb	r0, [r0, r1]
  40113e:	4770      	bx	lr
  401140:	204009f4 	.word	0x204009f4

00401144 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  401144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  401148:	1884      	adds	r4, r0, r2
  40114a:	2c80      	cmp	r4, #128	; 0x80
  40114c:	dd02      	ble.n	401154 <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  40114e:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  401152:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  401154:	b322      	cbz	r2, 4011a0 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  401156:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  401158:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  40115c:	2601      	movs	r6, #1
  40115e:	fa06 f101 	lsl.w	r1, r6, r1
  401162:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  401164:	2b01      	cmp	r3, #1
  401166:	d01d      	beq.n	4011a4 <gfx_mono_generic_draw_horizontal_line+0x60>
  401168:	2b00      	cmp	r3, #0
  40116a:	d035      	beq.n	4011d8 <gfx_mono_generic_draw_horizontal_line+0x94>
  40116c:	2b02      	cmp	r3, #2
  40116e:	d117      	bne.n	4011a0 <gfx_mono_generic_draw_horizontal_line+0x5c>
  401170:	3801      	subs	r0, #1
  401172:	b2c7      	uxtb	r7, r0
  401174:	19d4      	adds	r4, r2, r7
  401176:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  401178:	f8df a090 	ldr.w	sl, [pc, #144]	; 40120c <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  40117c:	f04f 0900 	mov.w	r9, #0
  401180:	f8df 808c 	ldr.w	r8, [pc, #140]	; 401210 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  401184:	4621      	mov	r1, r4
  401186:	4628      	mov	r0, r5
  401188:	47d0      	blx	sl
			temp ^= pixelmask;
  40118a:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40118e:	464b      	mov	r3, r9
  401190:	b2d2      	uxtb	r2, r2
  401192:	4621      	mov	r1, r4
  401194:	4628      	mov	r0, r5
  401196:	47c0      	blx	r8
  401198:	3c01      	subs	r4, #1
  40119a:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40119c:	42bc      	cmp	r4, r7
  40119e:	d1f1      	bne.n	401184 <gfx_mono_generic_draw_horizontal_line+0x40>
  4011a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4011a4:	3801      	subs	r0, #1
  4011a6:	b2c7      	uxtb	r7, r0
  4011a8:	19d4      	adds	r4, r2, r7
  4011aa:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4011ac:	f8df a05c 	ldr.w	sl, [pc, #92]	; 40120c <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4011b0:	f04f 0900 	mov.w	r9, #0
  4011b4:	f8df 8058 	ldr.w	r8, [pc, #88]	; 401210 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4011b8:	4621      	mov	r1, r4
  4011ba:	4628      	mov	r0, r5
  4011bc:	47d0      	blx	sl
			temp |= pixelmask;
  4011be:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4011c2:	464b      	mov	r3, r9
  4011c4:	b2d2      	uxtb	r2, r2
  4011c6:	4621      	mov	r1, r4
  4011c8:	4628      	mov	r0, r5
  4011ca:	47c0      	blx	r8
  4011cc:	3c01      	subs	r4, #1
  4011ce:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4011d0:	42bc      	cmp	r4, r7
  4011d2:	d1f1      	bne.n	4011b8 <gfx_mono_generic_draw_horizontal_line+0x74>
  4011d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4011d8:	3801      	subs	r0, #1
  4011da:	b2c7      	uxtb	r7, r0
  4011dc:	19d4      	adds	r4, r2, r7
  4011de:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4011e0:	f8df 8028 	ldr.w	r8, [pc, #40]	; 40120c <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  4011e4:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  4011e6:	f8df 9028 	ldr.w	r9, [pc, #40]	; 401210 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4011ea:	4621      	mov	r1, r4
  4011ec:	4628      	mov	r0, r5
  4011ee:	47c0      	blx	r8
			temp &= ~pixelmask;
  4011f0:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4011f4:	2300      	movs	r3, #0
  4011f6:	b2d2      	uxtb	r2, r2
  4011f8:	4621      	mov	r1, r4
  4011fa:	4628      	mov	r0, r5
  4011fc:	47c8      	blx	r9
  4011fe:	3c01      	subs	r4, #1
  401200:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  401202:	42bc      	cmp	r4, r7
  401204:	d1f1      	bne.n	4011ea <gfx_mono_generic_draw_horizontal_line+0xa6>
  401206:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40120a:	bf00      	nop
  40120c:	00401445 	.word	0x00401445
  401210:	00401341 	.word	0x00401341

00401214 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  401214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401218:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  40121c:	b18b      	cbz	r3, 401242 <gfx_mono_generic_draw_filled_rect+0x2e>
  40121e:	461c      	mov	r4, r3
  401220:	4690      	mov	r8, r2
  401222:	4606      	mov	r6, r0
  401224:	1e4d      	subs	r5, r1, #1
  401226:	b2ed      	uxtb	r5, r5
  401228:	442c      	add	r4, r5
  40122a:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  40122c:	f8df 9018 	ldr.w	r9, [pc, #24]	; 401248 <gfx_mono_generic_draw_filled_rect+0x34>
  401230:	463b      	mov	r3, r7
  401232:	4642      	mov	r2, r8
  401234:	4621      	mov	r1, r4
  401236:	4630      	mov	r0, r6
  401238:	47c8      	blx	r9
  40123a:	3c01      	subs	r4, #1
  40123c:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  40123e:	42ac      	cmp	r4, r5
  401240:	d1f6      	bne.n	401230 <gfx_mono_generic_draw_filled_rect+0x1c>
  401242:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401246:	bf00      	nop
  401248:	00401145 	.word	0x00401145

0040124c <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  40124c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401250:	b083      	sub	sp, #12
  401252:	4604      	mov	r4, r0
  401254:	4688      	mov	r8, r1
  401256:	4691      	mov	r9, r2
  401258:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40125a:	7a5b      	ldrb	r3, [r3, #9]
  40125c:	f89b 2008 	ldrb.w	r2, [fp, #8]
  401260:	2100      	movs	r1, #0
  401262:	9100      	str	r1, [sp, #0]
  401264:	4649      	mov	r1, r9
  401266:	4640      	mov	r0, r8
  401268:	4d21      	ldr	r5, [pc, #132]	; (4012f0 <gfx_mono_draw_char+0xa4>)
  40126a:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  40126c:	f89b 3000 	ldrb.w	r3, [fp]
  401270:	b113      	cbz	r3, 401278 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  401272:	b003      	add	sp, #12
  401274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  401278:	f89b 2008 	ldrb.w	r2, [fp, #8]
  40127c:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  40127e:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  401282:	bf18      	it	ne
  401284:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  401286:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  40128a:	f89b 700a 	ldrb.w	r7, [fp, #10]
  40128e:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  401290:	fb17 f70a 	smulbb	r7, r7, sl
  401294:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  401298:	f8db 3004 	ldr.w	r3, [fp, #4]
  40129c:	fa13 f787 	uxtah	r7, r3, r7
  4012a0:	e01f      	b.n	4012e2 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4012a2:	0064      	lsls	r4, r4, #1
  4012a4:	b2e4      	uxtb	r4, r4
  4012a6:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4012a8:	b2eb      	uxtb	r3, r5
  4012aa:	429e      	cmp	r6, r3
  4012ac:	d910      	bls.n	4012d0 <gfx_mono_draw_char+0x84>
  4012ae:	b2eb      	uxtb	r3, r5
  4012b0:	eb08 0003 	add.w	r0, r8, r3
  4012b4:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4012b6:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4012ba:	bf08      	it	eq
  4012bc:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  4012c0:	f014 0f80 	tst.w	r4, #128	; 0x80
  4012c4:	d0ed      	beq.n	4012a2 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  4012c6:	2201      	movs	r2, #1
  4012c8:	4649      	mov	r1, r9
  4012ca:	4b0a      	ldr	r3, [pc, #40]	; (4012f4 <gfx_mono_draw_char+0xa8>)
  4012cc:	4798      	blx	r3
  4012ce:	e7e8      	b.n	4012a2 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  4012d0:	f109 0901 	add.w	r9, r9, #1
  4012d4:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  4012d8:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  4012dc:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  4012e0:	d0c7      	beq.n	401272 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  4012e2:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  4012e6:	2e00      	cmp	r6, #0
  4012e8:	d0f2      	beq.n	4012d0 <gfx_mono_draw_char+0x84>
  4012ea:	2500      	movs	r5, #0
  4012ec:	462c      	mov	r4, r5
  4012ee:	e7de      	b.n	4012ae <gfx_mono_draw_char+0x62>
  4012f0:	00401215 	.word	0x00401215
  4012f4:	004013e1 	.word	0x004013e1

004012f8 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  4012f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4012fc:	4604      	mov	r4, r0
  4012fe:	4690      	mov	r8, r2
  401300:	461d      	mov	r5, r3
  401302:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  401304:	4f0d      	ldr	r7, [pc, #52]	; (40133c <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  401306:	460e      	mov	r6, r1
  401308:	e008      	b.n	40131c <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40130a:	7a6a      	ldrb	r2, [r5, #9]
  40130c:	3201      	adds	r2, #1
  40130e:	4442      	add	r2, r8
  401310:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  401314:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  401316:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40131a:	b16b      	cbz	r3, 401338 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  40131c:	7820      	ldrb	r0, [r4, #0]
  40131e:	280a      	cmp	r0, #10
  401320:	d0f3      	beq.n	40130a <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  401322:	280d      	cmp	r0, #13
  401324:	d0f7      	beq.n	401316 <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  401326:	462b      	mov	r3, r5
  401328:	4642      	mov	r2, r8
  40132a:	4649      	mov	r1, r9
  40132c:	47b8      	blx	r7
			x += font->width;
  40132e:	7a2b      	ldrb	r3, [r5, #8]
  401330:	4499      	add	r9, r3
  401332:	fa5f f989 	uxtb.w	r9, r9
  401336:	e7ee      	b.n	401316 <gfx_mono_draw_string+0x1e>
}
  401338:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40133c:	0040124d 	.word	0x0040124d

00401340 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  401340:	b570      	push	{r4, r5, r6, lr}
  401342:	4604      	mov	r4, r0
  401344:	460d      	mov	r5, r1
  401346:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  401348:	b91b      	cbnz	r3, 401352 <gfx_mono_ssd1306_put_byte+0x12>
  40134a:	4b0d      	ldr	r3, [pc, #52]	; (401380 <gfx_mono_ssd1306_put_byte+0x40>)
  40134c:	4798      	blx	r3
  40134e:	42b0      	cmp	r0, r6
  401350:	d015      	beq.n	40137e <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  401352:	4632      	mov	r2, r6
  401354:	4629      	mov	r1, r5
  401356:	4620      	mov	r0, r4
  401358:	4b0a      	ldr	r3, [pc, #40]	; (401384 <gfx_mono_ssd1306_put_byte+0x44>)
  40135a:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  40135c:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  401360:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  401364:	4c08      	ldr	r4, [pc, #32]	; (401388 <gfx_mono_ssd1306_put_byte+0x48>)
  401366:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  401368:	f3c5 1002 	ubfx	r0, r5, #4, #3
  40136c:	f040 0010 	orr.w	r0, r0, #16
  401370:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  401372:	f005 000f 	and.w	r0, r5, #15
  401376:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  401378:	4630      	mov	r0, r6
  40137a:	4b04      	ldr	r3, [pc, #16]	; (40138c <gfx_mono_ssd1306_put_byte+0x4c>)
  40137c:	4798      	blx	r3
  40137e:	bd70      	pop	{r4, r5, r6, pc}
  401380:	00401135 	.word	0x00401135
  401384:	00401125 	.word	0x00401125
  401388:	00401451 	.word	0x00401451
  40138c:	00401671 	.word	0x00401671

00401390 <gfx_mono_ssd1306_init>:
{
  401390:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  401394:	480d      	ldr	r0, [pc, #52]	; (4013cc <gfx_mono_ssd1306_init+0x3c>)
  401396:	4b0e      	ldr	r3, [pc, #56]	; (4013d0 <gfx_mono_ssd1306_init+0x40>)
  401398:	4798      	blx	r3
	ssd1306_init();
  40139a:	4b0e      	ldr	r3, [pc, #56]	; (4013d4 <gfx_mono_ssd1306_init+0x44>)
  40139c:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  40139e:	2040      	movs	r0, #64	; 0x40
  4013a0:	4b0d      	ldr	r3, [pc, #52]	; (4013d8 <gfx_mono_ssd1306_init+0x48>)
  4013a2:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4013a4:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4013a6:	f04f 0801 	mov.w	r8, #1
  4013aa:	462f      	mov	r7, r5
  4013ac:	4e0b      	ldr	r6, [pc, #44]	; (4013dc <gfx_mono_ssd1306_init+0x4c>)
{
  4013ae:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4013b0:	4643      	mov	r3, r8
  4013b2:	463a      	mov	r2, r7
  4013b4:	b2e1      	uxtb	r1, r4
  4013b6:	4628      	mov	r0, r5
  4013b8:	47b0      	blx	r6
  4013ba:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  4013bc:	2c80      	cmp	r4, #128	; 0x80
  4013be:	d1f7      	bne.n	4013b0 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4013c0:	3501      	adds	r5, #1
  4013c2:	b2ed      	uxtb	r5, r5
  4013c4:	2d04      	cmp	r5, #4
  4013c6:	d1f2      	bne.n	4013ae <gfx_mono_ssd1306_init+0x1e>
  4013c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4013cc:	204009f8 	.word	0x204009f8
  4013d0:	00401119 	.word	0x00401119
  4013d4:	00401491 	.word	0x00401491
  4013d8:	00401451 	.word	0x00401451
  4013dc:	00401341 	.word	0x00401341

004013e0 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  4013e0:	09c3      	lsrs	r3, r0, #7
  4013e2:	d12a      	bne.n	40143a <gfx_mono_ssd1306_draw_pixel+0x5a>
  4013e4:	291f      	cmp	r1, #31
  4013e6:	d828      	bhi.n	40143a <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  4013e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4013ec:	4614      	mov	r4, r2
  4013ee:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  4013f0:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  4013f2:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  4013f6:	2201      	movs	r2, #1
  4013f8:	fa02 f701 	lsl.w	r7, r2, r1
  4013fc:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  401400:	4601      	mov	r1, r0
  401402:	4630      	mov	r0, r6
  401404:	4b0d      	ldr	r3, [pc, #52]	; (40143c <gfx_mono_ssd1306_draw_pixel+0x5c>)
  401406:	4798      	blx	r3
  401408:	4602      	mov	r2, r0
	switch (color) {
  40140a:	2c01      	cmp	r4, #1
  40140c:	d009      	beq.n	401422 <gfx_mono_ssd1306_draw_pixel+0x42>
  40140e:	b164      	cbz	r4, 40142a <gfx_mono_ssd1306_draw_pixel+0x4a>
  401410:	2c02      	cmp	r4, #2
  401412:	d00e      	beq.n	401432 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  401414:	2300      	movs	r3, #0
  401416:	4629      	mov	r1, r5
  401418:	4630      	mov	r0, r6
  40141a:	4c09      	ldr	r4, [pc, #36]	; (401440 <gfx_mono_ssd1306_draw_pixel+0x60>)
  40141c:	47a0      	blx	r4
  40141e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  401422:	ea48 0200 	orr.w	r2, r8, r0
  401426:	b2d2      	uxtb	r2, r2
		break;
  401428:	e7f4      	b.n	401414 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40142a:	ea20 0207 	bic.w	r2, r0, r7
  40142e:	b2d2      	uxtb	r2, r2
		break;
  401430:	e7f0      	b.n	401414 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  401432:	ea88 0200 	eor.w	r2, r8, r0
  401436:	b2d2      	uxtb	r2, r2
		break;
  401438:	e7ec      	b.n	401414 <gfx_mono_ssd1306_draw_pixel+0x34>
  40143a:	4770      	bx	lr
  40143c:	00401135 	.word	0x00401135
  401440:	00401341 	.word	0x00401341

00401444 <gfx_mono_ssd1306_get_byte>:
{
  401444:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  401446:	4b01      	ldr	r3, [pc, #4]	; (40144c <gfx_mono_ssd1306_get_byte+0x8>)
  401448:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40144a:	bd08      	pop	{r3, pc}
  40144c:	00401135 	.word	0x00401135

00401450 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  401450:	b538      	push	{r3, r4, r5, lr}
  401452:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401454:	2208      	movs	r2, #8
  401456:	4b09      	ldr	r3, [pc, #36]	; (40147c <ssd1306_write_command+0x2c>)
  401458:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40145a:	4c09      	ldr	r4, [pc, #36]	; (401480 <ssd1306_write_command+0x30>)
  40145c:	2101      	movs	r1, #1
  40145e:	4620      	mov	r0, r4
  401460:	4b08      	ldr	r3, [pc, #32]	; (401484 <ssd1306_write_command+0x34>)
  401462:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  401464:	2301      	movs	r3, #1
  401466:	461a      	mov	r2, r3
  401468:	4629      	mov	r1, r5
  40146a:	4620      	mov	r0, r4
  40146c:	4c06      	ldr	r4, [pc, #24]	; (401488 <ssd1306_write_command+0x38>)
  40146e:	47a0      	blx	r4
	delay_us(10);
  401470:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401474:	4b05      	ldr	r3, [pc, #20]	; (40148c <ssd1306_write_command+0x3c>)
  401476:	4798      	blx	r3
  401478:	bd38      	pop	{r3, r4, r5, pc}
  40147a:	bf00      	nop
  40147c:	400e1000 	.word	0x400e1000
  401480:	40008000 	.word	0x40008000
  401484:	004001d9 	.word	0x004001d9
  401488:	004001ef 	.word	0x004001ef
  40148c:	20400001 	.word	0x20400001

00401490 <ssd1306_init>:
{
  401490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401494:	4d66      	ldr	r5, [pc, #408]	; (401630 <ssd1306_init+0x1a0>)
  401496:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  40149a:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40149c:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4014a0:	4b64      	ldr	r3, [pc, #400]	; (401634 <ssd1306_init+0x1a4>)
  4014a2:	2708      	movs	r7, #8
  4014a4:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4014a6:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4014aa:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4014ac:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4014b0:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4014b2:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4014b4:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4014b8:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  4014ba:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4014be:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4014c0:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  4014c2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  4014c6:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  4014c8:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4014ca:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4014ce:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4014d0:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4014d2:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4014d6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4014d8:	f022 0208 	bic.w	r2, r2, #8
  4014dc:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4014de:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4014e0:	f022 0208 	bic.w	r2, r2, #8
  4014e4:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4014e6:	601f      	str	r7, [r3, #0]
  4014e8:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4014ea:	631f      	str	r7, [r3, #48]	; 0x30
  4014ec:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4014ee:	f8df 817c 	ldr.w	r8, [pc, #380]	; 40166c <ssd1306_init+0x1dc>
  4014f2:	2300      	movs	r3, #0
  4014f4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4014f8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4014fc:	4640      	mov	r0, r8
  4014fe:	4c4e      	ldr	r4, [pc, #312]	; (401638 <ssd1306_init+0x1a8>)
  401500:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  401502:	2300      	movs	r3, #0
  401504:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401508:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40150c:	4640      	mov	r0, r8
  40150e:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  401510:	2300      	movs	r3, #0
  401512:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401516:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40151a:	4640      	mov	r0, r8
  40151c:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40151e:	2300      	movs	r3, #0
  401520:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401524:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401528:	4640      	mov	r0, r8
  40152a:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40152c:	2300      	movs	r3, #0
  40152e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401532:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401536:	4640      	mov	r0, r8
  401538:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40153a:	2300      	movs	r3, #0
  40153c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401540:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401544:	4640      	mov	r0, r8
  401546:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  401548:	4c3c      	ldr	r4, [pc, #240]	; (40163c <ssd1306_init+0x1ac>)
  40154a:	f04f 0902 	mov.w	r9, #2
  40154e:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  401552:	f04f 0880 	mov.w	r8, #128	; 0x80
  401556:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  40155a:	6863      	ldr	r3, [r4, #4]
  40155c:	f043 0301 	orr.w	r3, r3, #1
  401560:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  401562:	463a      	mov	r2, r7
  401564:	2101      	movs	r1, #1
  401566:	4620      	mov	r0, r4
  401568:	4b35      	ldr	r3, [pc, #212]	; (401640 <ssd1306_init+0x1b0>)
  40156a:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  40156c:	2200      	movs	r2, #0
  40156e:	2101      	movs	r1, #1
  401570:	4620      	mov	r0, r4
  401572:	4b34      	ldr	r3, [pc, #208]	; (401644 <ssd1306_init+0x1b4>)
  401574:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  401576:	2200      	movs	r2, #0
  401578:	2101      	movs	r1, #1
  40157a:	4620      	mov	r0, r4
  40157c:	4b32      	ldr	r3, [pc, #200]	; (401648 <ssd1306_init+0x1b8>)
  40157e:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  401580:	6863      	ldr	r3, [r4, #4]
  401582:	f023 0302 	bic.w	r3, r3, #2
  401586:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  401588:	2200      	movs	r2, #0
  40158a:	2101      	movs	r1, #1
  40158c:	4620      	mov	r0, r4
  40158e:	4b2f      	ldr	r3, [pc, #188]	; (40164c <ssd1306_init+0x1bc>)
  401590:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401592:	6863      	ldr	r3, [r4, #4]
  401594:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  401598:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40159a:	6863      	ldr	r3, [r4, #4]
  40159c:	f043 0310 	orr.w	r3, r3, #16
  4015a0:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4015a2:	492b      	ldr	r1, [pc, #172]	; (401650 <ssd1306_init+0x1c0>)
  4015a4:	482b      	ldr	r0, [pc, #172]	; (401654 <ssd1306_init+0x1c4>)
  4015a6:	4b2c      	ldr	r3, [pc, #176]	; (401658 <ssd1306_init+0x1c8>)
  4015a8:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4015aa:	b2c2      	uxtb	r2, r0
  4015ac:	2101      	movs	r1, #1
  4015ae:	4620      	mov	r0, r4
  4015b0:	4b2a      	ldr	r3, [pc, #168]	; (40165c <ssd1306_init+0x1cc>)
  4015b2:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4015b4:	4620      	mov	r0, r4
  4015b6:	4b2a      	ldr	r3, [pc, #168]	; (401660 <ssd1306_init+0x1d0>)
  4015b8:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4015ba:	2301      	movs	r3, #1
  4015bc:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4015be:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  4015c0:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4015c4:	4c27      	ldr	r4, [pc, #156]	; (401664 <ssd1306_init+0x1d4>)
  4015c6:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4015c8:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  4015ca:	f640 30b8 	movw	r0, #3000	; 0xbb8
  4015ce:	47a0      	blx	r4
  4015d0:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4015d2:	20a8      	movs	r0, #168	; 0xa8
  4015d4:	4c24      	ldr	r4, [pc, #144]	; (401668 <ssd1306_init+0x1d8>)
  4015d6:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  4015d8:	201f      	movs	r0, #31
  4015da:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4015dc:	20d3      	movs	r0, #211	; 0xd3
  4015de:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  4015e0:	2000      	movs	r0, #0
  4015e2:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4015e4:	2040      	movs	r0, #64	; 0x40
  4015e6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4015e8:	20a1      	movs	r0, #161	; 0xa1
  4015ea:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4015ec:	20c8      	movs	r0, #200	; 0xc8
  4015ee:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4015f0:	20da      	movs	r0, #218	; 0xda
  4015f2:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  4015f4:	4648      	mov	r0, r9
  4015f6:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4015f8:	2081      	movs	r0, #129	; 0x81
  4015fa:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  4015fc:	208f      	movs	r0, #143	; 0x8f
  4015fe:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  401600:	20a4      	movs	r0, #164	; 0xa4
  401602:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  401604:	20a6      	movs	r0, #166	; 0xa6
  401606:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  401608:	20d5      	movs	r0, #213	; 0xd5
  40160a:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  40160c:	4640      	mov	r0, r8
  40160e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  401610:	208d      	movs	r0, #141	; 0x8d
  401612:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  401614:	2014      	movs	r0, #20
  401616:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  401618:	20db      	movs	r0, #219	; 0xdb
  40161a:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  40161c:	2040      	movs	r0, #64	; 0x40
  40161e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  401620:	20d9      	movs	r0, #217	; 0xd9
  401622:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  401624:	20f1      	movs	r0, #241	; 0xf1
  401626:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  401628:	20af      	movs	r0, #175	; 0xaf
  40162a:	47a0      	blx	r4
  40162c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401630:	400e1200 	.word	0x400e1200
  401634:	400e1000 	.word	0x400e1000
  401638:	00401a59 	.word	0x00401a59
  40163c:	40008000 	.word	0x40008000
  401640:	0040025f 	.word	0x0040025f
  401644:	00400223 	.word	0x00400223
  401648:	00400241 	.word	0x00400241
  40164c:	004002a5 	.word	0x004002a5
  401650:	08f0d180 	.word	0x08f0d180
  401654:	001e8480 	.word	0x001e8480
  401658:	004002b9 	.word	0x004002b9
  40165c:	004002cf 	.word	0x004002cf
  401660:	004001ad 	.word	0x004001ad
  401664:	20400001 	.word	0x20400001
  401668:	00401451 	.word	0x00401451
  40166c:	400e1400 	.word	0x400e1400

00401670 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401670:	b538      	push	{r3, r4, r5, lr}
  401672:	4605      	mov	r5, r0
  401674:	2208      	movs	r2, #8
  401676:	4b09      	ldr	r3, [pc, #36]	; (40169c <ssd1306_write_data+0x2c>)
  401678:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40167a:	4c09      	ldr	r4, [pc, #36]	; (4016a0 <ssd1306_write_data+0x30>)
  40167c:	2101      	movs	r1, #1
  40167e:	4620      	mov	r0, r4
  401680:	4b08      	ldr	r3, [pc, #32]	; (4016a4 <ssd1306_write_data+0x34>)
  401682:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  401684:	2301      	movs	r3, #1
  401686:	461a      	mov	r2, r3
  401688:	4629      	mov	r1, r5
  40168a:	4620      	mov	r0, r4
  40168c:	4c06      	ldr	r4, [pc, #24]	; (4016a8 <ssd1306_write_data+0x38>)
  40168e:	47a0      	blx	r4
	delay_us(10);
  401690:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  401694:	4b05      	ldr	r3, [pc, #20]	; (4016ac <ssd1306_write_data+0x3c>)
  401696:	4798      	blx	r3
  401698:	bd38      	pop	{r3, r4, r5, pc}
  40169a:	bf00      	nop
  40169c:	400e1000 	.word	0x400e1000
  4016a0:	40008000 	.word	0x40008000
  4016a4:	004001d9 	.word	0x004001d9
  4016a8:	004001ef 	.word	0x004001ef
  4016ac:	20400001 	.word	0x20400001

004016b0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4016b0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4016b2:	4810      	ldr	r0, [pc, #64]	; (4016f4 <sysclk_init+0x44>)
  4016b4:	4b10      	ldr	r3, [pc, #64]	; (4016f8 <sysclk_init+0x48>)
  4016b6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4016b8:	213e      	movs	r1, #62	; 0x3e
  4016ba:	2000      	movs	r0, #0
  4016bc:	4b0f      	ldr	r3, [pc, #60]	; (4016fc <sysclk_init+0x4c>)
  4016be:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4016c0:	4c0f      	ldr	r4, [pc, #60]	; (401700 <sysclk_init+0x50>)
  4016c2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4016c4:	2800      	cmp	r0, #0
  4016c6:	d0fc      	beq.n	4016c2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4016c8:	4b0e      	ldr	r3, [pc, #56]	; (401704 <sysclk_init+0x54>)
  4016ca:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4016cc:	4a0e      	ldr	r2, [pc, #56]	; (401708 <sysclk_init+0x58>)
  4016ce:	4b0f      	ldr	r3, [pc, #60]	; (40170c <sysclk_init+0x5c>)
  4016d0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4016d2:	4c0f      	ldr	r4, [pc, #60]	; (401710 <sysclk_init+0x60>)
  4016d4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4016d6:	2800      	cmp	r0, #0
  4016d8:	d0fc      	beq.n	4016d4 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4016da:	2002      	movs	r0, #2
  4016dc:	4b0d      	ldr	r3, [pc, #52]	; (401714 <sysclk_init+0x64>)
  4016de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4016e0:	2000      	movs	r0, #0
  4016e2:	4b0d      	ldr	r3, [pc, #52]	; (401718 <sysclk_init+0x68>)
  4016e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4016e6:	4b0d      	ldr	r3, [pc, #52]	; (40171c <sysclk_init+0x6c>)
  4016e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4016ea:	4802      	ldr	r0, [pc, #8]	; (4016f4 <sysclk_init+0x44>)
  4016ec:	4b02      	ldr	r3, [pc, #8]	; (4016f8 <sysclk_init+0x48>)
  4016ee:	4798      	blx	r3
  4016f0:	bd10      	pop	{r4, pc}
  4016f2:	bf00      	nop
  4016f4:	11e1a300 	.word	0x11e1a300
  4016f8:	004020cd 	.word	0x004020cd
  4016fc:	00401ce9 	.word	0x00401ce9
  401700:	00401d3d 	.word	0x00401d3d
  401704:	00401d4d 	.word	0x00401d4d
  401708:	20183f01 	.word	0x20183f01
  40170c:	400e0600 	.word	0x400e0600
  401710:	00401d5d 	.word	0x00401d5d
  401714:	00401c4d 	.word	0x00401c4d
  401718:	00401c85 	.word	0x00401c85
  40171c:	00401fc1 	.word	0x00401fc1

00401720 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  401724:	b980      	cbnz	r0, 401748 <_read+0x28>
  401726:	460c      	mov	r4, r1
  401728:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40172a:	2a00      	cmp	r2, #0
  40172c:	dd0f      	ble.n	40174e <_read+0x2e>
  40172e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  401730:	4e08      	ldr	r6, [pc, #32]	; (401754 <_read+0x34>)
  401732:	4d09      	ldr	r5, [pc, #36]	; (401758 <_read+0x38>)
  401734:	6830      	ldr	r0, [r6, #0]
  401736:	4621      	mov	r1, r4
  401738:	682b      	ldr	r3, [r5, #0]
  40173a:	4798      	blx	r3
		ptr++;
  40173c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  40173e:	42bc      	cmp	r4, r7
  401740:	d1f8      	bne.n	401734 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  401742:	4640      	mov	r0, r8
  401744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  401748:	f04f 38ff 	mov.w	r8, #4294967295
  40174c:	e7f9      	b.n	401742 <_read+0x22>
	for (; len > 0; --len) {
  40174e:	4680      	mov	r8, r0
  401750:	e7f7      	b.n	401742 <_read+0x22>
  401752:	bf00      	nop
  401754:	20400df0 	.word	0x20400df0
  401758:	20400de8 	.word	0x20400de8

0040175c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  40175c:	3801      	subs	r0, #1
  40175e:	2802      	cmp	r0, #2
  401760:	d815      	bhi.n	40178e <_write+0x32>
{
  401762:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401766:	460e      	mov	r6, r1
  401768:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40176a:	b19a      	cbz	r2, 401794 <_write+0x38>
  40176c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40176e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4017a8 <_write+0x4c>
  401772:	4f0c      	ldr	r7, [pc, #48]	; (4017a4 <_write+0x48>)
  401774:	f8d8 0000 	ldr.w	r0, [r8]
  401778:	f815 1b01 	ldrb.w	r1, [r5], #1
  40177c:	683b      	ldr	r3, [r7, #0]
  40177e:	4798      	blx	r3
  401780:	2800      	cmp	r0, #0
  401782:	db0a      	blt.n	40179a <_write+0x3e>
  401784:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  401786:	3c01      	subs	r4, #1
  401788:	d1f4      	bne.n	401774 <_write+0x18>
  40178a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40178e:	f04f 30ff 	mov.w	r0, #4294967295
  401792:	4770      	bx	lr
	for (; len != 0; --len) {
  401794:	4610      	mov	r0, r2
  401796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40179a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40179e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4017a2:	bf00      	nop
  4017a4:	20400dec 	.word	0x20400dec
  4017a8:	20400df0 	.word	0x20400df0

004017ac <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4017ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4017ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4017b2:	4b5c      	ldr	r3, [pc, #368]	; (401924 <board_init+0x178>)
  4017b4:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4017b6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017ba:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4017be:	4b5a      	ldr	r3, [pc, #360]	; (401928 <board_init+0x17c>)
  4017c0:	2200      	movs	r2, #0
  4017c2:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4017c6:	695a      	ldr	r2, [r3, #20]
  4017c8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  4017cc:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  4017ce:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4017d2:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4017d6:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4017da:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4017de:	f007 0007 	and.w	r0, r7, #7
  4017e2:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4017e4:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4017e8:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4017ec:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4017f0:	f3bf 8f4f 	dsb	sy
  4017f4:	f04f 34ff 	mov.w	r4, #4294967295
  4017f8:	fa04 fc00 	lsl.w	ip, r4, r0
  4017fc:	fa06 f000 	lsl.w	r0, r6, r0
  401800:	fa04 f40e 	lsl.w	r4, r4, lr
  401804:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  401808:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40180a:	463a      	mov	r2, r7
  40180c:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  40180e:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  401812:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  401816:	3a01      	subs	r2, #1
  401818:	4423      	add	r3, r4
  40181a:	f1b2 3fff 	cmp.w	r2, #4294967295
  40181e:	d1f6      	bne.n	40180e <board_init+0x62>
        } while(sets--);
  401820:	3e01      	subs	r6, #1
  401822:	4460      	add	r0, ip
  401824:	f1b6 3fff 	cmp.w	r6, #4294967295
  401828:	d1ef      	bne.n	40180a <board_init+0x5e>
  40182a:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  40182e:	4b3e      	ldr	r3, [pc, #248]	; (401928 <board_init+0x17c>)
  401830:	695a      	ldr	r2, [r3, #20]
  401832:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  401836:	615a      	str	r2, [r3, #20]
  401838:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40183c:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401840:	4a3a      	ldr	r2, [pc, #232]	; (40192c <board_init+0x180>)
  401842:	493b      	ldr	r1, [pc, #236]	; (401930 <board_init+0x184>)
  401844:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401846:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40184a:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  40184c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401850:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401854:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  401858:	f022 0201 	bic.w	r2, r2, #1
  40185c:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401860:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  401864:	f022 0201 	bic.w	r2, r2, #1
  401868:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  40186c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401870:	f3bf 8f6f 	isb	sy
  401874:	200a      	movs	r0, #10
  401876:	4c2f      	ldr	r4, [pc, #188]	; (401934 <board_init+0x188>)
  401878:	47a0      	blx	r4
  40187a:	200b      	movs	r0, #11
  40187c:	47a0      	blx	r4
  40187e:	200c      	movs	r0, #12
  401880:	47a0      	blx	r4
  401882:	2010      	movs	r0, #16
  401884:	47a0      	blx	r4
  401886:	2011      	movs	r0, #17
  401888:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40188a:	4b2b      	ldr	r3, [pc, #172]	; (401938 <board_init+0x18c>)
  40188c:	f44f 7280 	mov.w	r2, #256	; 0x100
  401890:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401892:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401896:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401898:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  40189c:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4018a0:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4018a2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4018a6:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4018a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018ac:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4018ae:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4018b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4018b4:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4018b6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4018ba:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4018bc:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4018be:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4018c2:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  4018c4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  4018c8:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  4018cc:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  4018d0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4018d4:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4018d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4018da:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4018dc:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4018de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4018e2:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4018e4:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4018e8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4018ea:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4018ec:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  4018f0:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4018f2:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  4018f4:	4a11      	ldr	r2, [pc, #68]	; (40193c <board_init+0x190>)
  4018f6:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  4018fa:	f043 0310 	orr.w	r3, r3, #16
  4018fe:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  401902:	4b0f      	ldr	r3, [pc, #60]	; (401940 <board_init+0x194>)
  401904:	2210      	movs	r2, #16
  401906:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  401908:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40190c:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40190e:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  401910:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  401914:	6f19      	ldr	r1, [r3, #112]	; 0x70
  401916:	4311      	orrs	r1, r2
  401918:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40191a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40191c:	4311      	orrs	r1, r2
  40191e:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  401920:	605a      	str	r2, [r3, #4]
  401922:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401924:	400e1850 	.word	0x400e1850
  401928:	e000ed00 	.word	0xe000ed00
  40192c:	400e0c00 	.word	0x400e0c00
  401930:	5a00080c 	.word	0x5a00080c
  401934:	00401d6d 	.word	0x00401d6d
  401938:	400e1200 	.word	0x400e1200
  40193c:	40088000 	.word	0x40088000
  401940:	400e1000 	.word	0x400e1000

00401944 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  401944:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  401948:	0053      	lsls	r3, r2, #1
  40194a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40194e:	fbb2 f2f3 	udiv	r2, r2, r3
  401952:	3a01      	subs	r2, #1
  401954:	f3c2 020d 	ubfx	r2, r2, #0, #14
  401958:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  40195c:	4770      	bx	lr

0040195e <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40195e:	6301      	str	r1, [r0, #48]	; 0x30
  401960:	4770      	bx	lr

00401962 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  401962:	6341      	str	r1, [r0, #52]	; 0x34
  401964:	4770      	bx	lr

00401966 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401966:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401968:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40196c:	d03a      	beq.n	4019e4 <pio_set_peripheral+0x7e>
  40196e:	d813      	bhi.n	401998 <pio_set_peripheral+0x32>
  401970:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401974:	d025      	beq.n	4019c2 <pio_set_peripheral+0x5c>
  401976:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40197a:	d10a      	bne.n	401992 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40197c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40197e:	4313      	orrs	r3, r2
  401980:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401982:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401984:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401986:	400b      	ands	r3, r1
  401988:	ea23 0302 	bic.w	r3, r3, r2
  40198c:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40198e:	6042      	str	r2, [r0, #4]
  401990:	4770      	bx	lr
	switch (ul_type) {
  401992:	2900      	cmp	r1, #0
  401994:	d1fb      	bne.n	40198e <pio_set_peripheral+0x28>
  401996:	4770      	bx	lr
  401998:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40199c:	d021      	beq.n	4019e2 <pio_set_peripheral+0x7c>
  40199e:	d809      	bhi.n	4019b4 <pio_set_peripheral+0x4e>
  4019a0:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4019a4:	d1f3      	bne.n	40198e <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4019a6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4019a8:	4313      	orrs	r3, r2
  4019aa:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4019ac:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4019ae:	4313      	orrs	r3, r2
  4019b0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4019b2:	e7ec      	b.n	40198e <pio_set_peripheral+0x28>
	switch (ul_type) {
  4019b4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4019b8:	d013      	beq.n	4019e2 <pio_set_peripheral+0x7c>
  4019ba:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4019be:	d010      	beq.n	4019e2 <pio_set_peripheral+0x7c>
  4019c0:	e7e5      	b.n	40198e <pio_set_peripheral+0x28>
{
  4019c2:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4019c4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4019c6:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4019c8:	43d3      	mvns	r3, r2
  4019ca:	4021      	ands	r1, r4
  4019cc:	461c      	mov	r4, r3
  4019ce:	4019      	ands	r1, r3
  4019d0:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4019d2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4019d4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4019d6:	400b      	ands	r3, r1
  4019d8:	4023      	ands	r3, r4
  4019da:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  4019dc:	6042      	str	r2, [r0, #4]
}
  4019de:	f85d 4b04 	ldr.w	r4, [sp], #4
  4019e2:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4019e4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4019e6:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4019e8:	400b      	ands	r3, r1
  4019ea:	ea23 0302 	bic.w	r3, r3, r2
  4019ee:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4019f0:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4019f2:	4313      	orrs	r3, r2
  4019f4:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4019f6:	e7ca      	b.n	40198e <pio_set_peripheral+0x28>

004019f8 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4019f8:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4019fa:	f012 0f01 	tst.w	r2, #1
  4019fe:	d10d      	bne.n	401a1c <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  401a00:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401a02:	f012 0f0a 	tst.w	r2, #10
  401a06:	d00b      	beq.n	401a20 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  401a08:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  401a0a:	f012 0f02 	tst.w	r2, #2
  401a0e:	d109      	bne.n	401a24 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  401a10:	f012 0f08 	tst.w	r2, #8
  401a14:	d008      	beq.n	401a28 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  401a16:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  401a1a:	e005      	b.n	401a28 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  401a1c:	6641      	str	r1, [r0, #100]	; 0x64
  401a1e:	e7f0      	b.n	401a02 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  401a20:	6241      	str	r1, [r0, #36]	; 0x24
  401a22:	e7f2      	b.n	401a0a <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  401a24:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  401a28:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401a2a:	6001      	str	r1, [r0, #0]
  401a2c:	4770      	bx	lr

00401a2e <pio_set_output>:
{
  401a2e:	b410      	push	{r4}
  401a30:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  401a32:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  401a34:	b94c      	cbnz	r4, 401a4a <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  401a36:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  401a38:	b14b      	cbz	r3, 401a4e <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  401a3a:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  401a3c:	b94a      	cbnz	r2, 401a52 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  401a3e:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  401a40:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401a42:	6001      	str	r1, [r0, #0]
}
  401a44:	f85d 4b04 	ldr.w	r4, [sp], #4
  401a48:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  401a4a:	6641      	str	r1, [r0, #100]	; 0x64
  401a4c:	e7f4      	b.n	401a38 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  401a4e:	6541      	str	r1, [r0, #84]	; 0x54
  401a50:	e7f4      	b.n	401a3c <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  401a52:	6301      	str	r1, [r0, #48]	; 0x30
  401a54:	e7f4      	b.n	401a40 <pio_set_output+0x12>
	...

00401a58 <pio_configure>:
{
  401a58:	b570      	push	{r4, r5, r6, lr}
  401a5a:	b082      	sub	sp, #8
  401a5c:	4605      	mov	r5, r0
  401a5e:	4616      	mov	r6, r2
  401a60:	461c      	mov	r4, r3
	switch (ul_type) {
  401a62:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401a66:	d014      	beq.n	401a92 <pio_configure+0x3a>
  401a68:	d90a      	bls.n	401a80 <pio_configure+0x28>
  401a6a:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401a6e:	d024      	beq.n	401aba <pio_configure+0x62>
  401a70:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401a74:	d021      	beq.n	401aba <pio_configure+0x62>
  401a76:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401a7a:	d017      	beq.n	401aac <pio_configure+0x54>
		return 0;
  401a7c:	2000      	movs	r0, #0
  401a7e:	e01a      	b.n	401ab6 <pio_configure+0x5e>
	switch (ul_type) {
  401a80:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401a84:	d005      	beq.n	401a92 <pio_configure+0x3a>
  401a86:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401a8a:	d002      	beq.n	401a92 <pio_configure+0x3a>
  401a8c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401a90:	d1f4      	bne.n	401a7c <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  401a92:	4632      	mov	r2, r6
  401a94:	4628      	mov	r0, r5
  401a96:	4b11      	ldr	r3, [pc, #68]	; (401adc <pio_configure+0x84>)
  401a98:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401a9a:	f014 0f01 	tst.w	r4, #1
  401a9e:	d102      	bne.n	401aa6 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  401aa0:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  401aa2:	2001      	movs	r0, #1
  401aa4:	e007      	b.n	401ab6 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  401aa6:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  401aa8:	2001      	movs	r0, #1
  401aaa:	e004      	b.n	401ab6 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  401aac:	461a      	mov	r2, r3
  401aae:	4631      	mov	r1, r6
  401ab0:	4b0b      	ldr	r3, [pc, #44]	; (401ae0 <pio_configure+0x88>)
  401ab2:	4798      	blx	r3
	return 1;
  401ab4:	2001      	movs	r0, #1
}
  401ab6:	b002      	add	sp, #8
  401ab8:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  401aba:	f004 0301 	and.w	r3, r4, #1
  401abe:	9300      	str	r3, [sp, #0]
  401ac0:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401ac4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401ac8:	bf14      	ite	ne
  401aca:	2200      	movne	r2, #0
  401acc:	2201      	moveq	r2, #1
  401ace:	4631      	mov	r1, r6
  401ad0:	4628      	mov	r0, r5
  401ad2:	4c04      	ldr	r4, [pc, #16]	; (401ae4 <pio_configure+0x8c>)
  401ad4:	47a0      	blx	r4
	return 1;
  401ad6:	2001      	movs	r0, #1
		break;
  401ad8:	e7ed      	b.n	401ab6 <pio_configure+0x5e>
  401ada:	bf00      	nop
  401adc:	00401967 	.word	0x00401967
  401ae0:	004019f9 	.word	0x004019f9
  401ae4:	00401a2f 	.word	0x00401a2f

00401ae8 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  401ae8:	f012 0f10 	tst.w	r2, #16
  401aec:	d012      	beq.n	401b14 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  401aee:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  401af2:	f012 0f20 	tst.w	r2, #32
  401af6:	d007      	beq.n	401b08 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  401af8:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  401afc:	f012 0f40 	tst.w	r2, #64	; 0x40
  401b00:	d005      	beq.n	401b0e <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  401b02:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  401b06:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  401b08:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  401b0c:	e7f6      	b.n	401afc <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  401b0e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  401b12:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  401b14:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401b18:	4770      	bx	lr

00401b1a <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  401b1a:	6401      	str	r1, [r0, #64]	; 0x40
  401b1c:	4770      	bx	lr

00401b1e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401b1e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401b20:	4770      	bx	lr

00401b22 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401b22:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401b24:	4770      	bx	lr
	...

00401b28 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401b2c:	4604      	mov	r4, r0
  401b2e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401b30:	4b0e      	ldr	r3, [pc, #56]	; (401b6c <pio_handler_process+0x44>)
  401b32:	4798      	blx	r3
  401b34:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401b36:	4620      	mov	r0, r4
  401b38:	4b0d      	ldr	r3, [pc, #52]	; (401b70 <pio_handler_process+0x48>)
  401b3a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401b3c:	4005      	ands	r5, r0
  401b3e:	d013      	beq.n	401b68 <pio_handler_process+0x40>
  401b40:	4c0c      	ldr	r4, [pc, #48]	; (401b74 <pio_handler_process+0x4c>)
  401b42:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401b46:	e003      	b.n	401b50 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401b48:	42b4      	cmp	r4, r6
  401b4a:	d00d      	beq.n	401b68 <pio_handler_process+0x40>
  401b4c:	3410      	adds	r4, #16
		while (status != 0) {
  401b4e:	b15d      	cbz	r5, 401b68 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401b50:	6820      	ldr	r0, [r4, #0]
  401b52:	4540      	cmp	r0, r8
  401b54:	d1f8      	bne.n	401b48 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401b56:	6861      	ldr	r1, [r4, #4]
  401b58:	4229      	tst	r1, r5
  401b5a:	d0f5      	beq.n	401b48 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401b5c:	68e3      	ldr	r3, [r4, #12]
  401b5e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401b60:	6863      	ldr	r3, [r4, #4]
  401b62:	ea25 0503 	bic.w	r5, r5, r3
  401b66:	e7ef      	b.n	401b48 <pio_handler_process+0x20>
  401b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401b6c:	00401b1f 	.word	0x00401b1f
  401b70:	00401b23 	.word	0x00401b23
  401b74:	20400bf8 	.word	0x20400bf8

00401b78 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401b7a:	4c18      	ldr	r4, [pc, #96]	; (401bdc <pio_handler_set+0x64>)
  401b7c:	6826      	ldr	r6, [r4, #0]
  401b7e:	2e06      	cmp	r6, #6
  401b80:	d82a      	bhi.n	401bd8 <pio_handler_set+0x60>
  401b82:	f04f 0c00 	mov.w	ip, #0
  401b86:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401b88:	4f15      	ldr	r7, [pc, #84]	; (401be0 <pio_handler_set+0x68>)
  401b8a:	e004      	b.n	401b96 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401b8c:	3401      	adds	r4, #1
  401b8e:	b2e4      	uxtb	r4, r4
  401b90:	46a4      	mov	ip, r4
  401b92:	42a6      	cmp	r6, r4
  401b94:	d309      	bcc.n	401baa <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  401b96:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401b98:	0125      	lsls	r5, r4, #4
  401b9a:	597d      	ldr	r5, [r7, r5]
  401b9c:	428d      	cmp	r5, r1
  401b9e:	d1f5      	bne.n	401b8c <pio_handler_set+0x14>
  401ba0:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  401ba4:	686d      	ldr	r5, [r5, #4]
  401ba6:	4295      	cmp	r5, r2
  401ba8:	d1f0      	bne.n	401b8c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  401baa:	4d0d      	ldr	r5, [pc, #52]	; (401be0 <pio_handler_set+0x68>)
  401bac:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  401bb0:	eb05 040e 	add.w	r4, r5, lr
  401bb4:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  401bb8:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  401bba:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  401bbc:	9906      	ldr	r1, [sp, #24]
  401bbe:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  401bc0:	3601      	adds	r6, #1
  401bc2:	4566      	cmp	r6, ip
  401bc4:	d005      	beq.n	401bd2 <pio_handler_set+0x5a>
  401bc6:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401bc8:	461a      	mov	r2, r3
  401bca:	4b06      	ldr	r3, [pc, #24]	; (401be4 <pio_handler_set+0x6c>)
  401bcc:	4798      	blx	r3

	return 0;
  401bce:	2000      	movs	r0, #0
  401bd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  401bd2:	4902      	ldr	r1, [pc, #8]	; (401bdc <pio_handler_set+0x64>)
  401bd4:	600e      	str	r6, [r1, #0]
  401bd6:	e7f6      	b.n	401bc6 <pio_handler_set+0x4e>
		return 1;
  401bd8:	2001      	movs	r0, #1
}
  401bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401bdc:	20400c68 	.word	0x20400c68
  401be0:	20400bf8 	.word	0x20400bf8
  401be4:	00401ae9 	.word	0x00401ae9

00401be8 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401be8:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401bea:	210a      	movs	r1, #10
  401bec:	4801      	ldr	r0, [pc, #4]	; (401bf4 <PIOA_Handler+0xc>)
  401bee:	4b02      	ldr	r3, [pc, #8]	; (401bf8 <PIOA_Handler+0x10>)
  401bf0:	4798      	blx	r3
  401bf2:	bd08      	pop	{r3, pc}
  401bf4:	400e0e00 	.word	0x400e0e00
  401bf8:	00401b29 	.word	0x00401b29

00401bfc <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401bfc:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401bfe:	210b      	movs	r1, #11
  401c00:	4801      	ldr	r0, [pc, #4]	; (401c08 <PIOB_Handler+0xc>)
  401c02:	4b02      	ldr	r3, [pc, #8]	; (401c0c <PIOB_Handler+0x10>)
  401c04:	4798      	blx	r3
  401c06:	bd08      	pop	{r3, pc}
  401c08:	400e1000 	.word	0x400e1000
  401c0c:	00401b29 	.word	0x00401b29

00401c10 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401c10:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401c12:	210c      	movs	r1, #12
  401c14:	4801      	ldr	r0, [pc, #4]	; (401c1c <PIOC_Handler+0xc>)
  401c16:	4b02      	ldr	r3, [pc, #8]	; (401c20 <PIOC_Handler+0x10>)
  401c18:	4798      	blx	r3
  401c1a:	bd08      	pop	{r3, pc}
  401c1c:	400e1200 	.word	0x400e1200
  401c20:	00401b29 	.word	0x00401b29

00401c24 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  401c24:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  401c26:	2110      	movs	r1, #16
  401c28:	4801      	ldr	r0, [pc, #4]	; (401c30 <PIOD_Handler+0xc>)
  401c2a:	4b02      	ldr	r3, [pc, #8]	; (401c34 <PIOD_Handler+0x10>)
  401c2c:	4798      	blx	r3
  401c2e:	bd08      	pop	{r3, pc}
  401c30:	400e1400 	.word	0x400e1400
  401c34:	00401b29 	.word	0x00401b29

00401c38 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  401c38:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  401c3a:	2111      	movs	r1, #17
  401c3c:	4801      	ldr	r0, [pc, #4]	; (401c44 <PIOE_Handler+0xc>)
  401c3e:	4b02      	ldr	r3, [pc, #8]	; (401c48 <PIOE_Handler+0x10>)
  401c40:	4798      	blx	r3
  401c42:	bd08      	pop	{r3, pc}
  401c44:	400e1600 	.word	0x400e1600
  401c48:	00401b29 	.word	0x00401b29

00401c4c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  401c4c:	2803      	cmp	r0, #3
  401c4e:	d011      	beq.n	401c74 <pmc_mck_set_division+0x28>
  401c50:	2804      	cmp	r0, #4
  401c52:	d012      	beq.n	401c7a <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  401c54:	2802      	cmp	r0, #2
  401c56:	bf0c      	ite	eq
  401c58:	f44f 7180 	moveq.w	r1, #256	; 0x100
  401c5c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401c5e:	4a08      	ldr	r2, [pc, #32]	; (401c80 <pmc_mck_set_division+0x34>)
  401c60:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401c62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  401c66:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  401c68:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401c6a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401c6c:	f013 0f08 	tst.w	r3, #8
  401c70:	d0fb      	beq.n	401c6a <pmc_mck_set_division+0x1e>
}
  401c72:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  401c74:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  401c78:	e7f1      	b.n	401c5e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401c7a:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  401c7e:	e7ee      	b.n	401c5e <pmc_mck_set_division+0x12>
  401c80:	400e0600 	.word	0x400e0600

00401c84 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401c84:	4a17      	ldr	r2, [pc, #92]	; (401ce4 <pmc_switch_mck_to_pllack+0x60>)
  401c86:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401c8c:	4318      	orrs	r0, r3
  401c8e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c90:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401c92:	f013 0f08 	tst.w	r3, #8
  401c96:	d10a      	bne.n	401cae <pmc_switch_mck_to_pllack+0x2a>
  401c98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401c9c:	4911      	ldr	r1, [pc, #68]	; (401ce4 <pmc_switch_mck_to_pllack+0x60>)
  401c9e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401ca0:	f012 0f08 	tst.w	r2, #8
  401ca4:	d103      	bne.n	401cae <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401ca6:	3b01      	subs	r3, #1
  401ca8:	d1f9      	bne.n	401c9e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401caa:	2001      	movs	r0, #1
  401cac:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401cae:	4a0d      	ldr	r2, [pc, #52]	; (401ce4 <pmc_switch_mck_to_pllack+0x60>)
  401cb0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401cb2:	f023 0303 	bic.w	r3, r3, #3
  401cb6:	f043 0302 	orr.w	r3, r3, #2
  401cba:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401cbc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401cbe:	f013 0f08 	tst.w	r3, #8
  401cc2:	d10a      	bne.n	401cda <pmc_switch_mck_to_pllack+0x56>
  401cc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  401cc8:	4906      	ldr	r1, [pc, #24]	; (401ce4 <pmc_switch_mck_to_pllack+0x60>)
  401cca:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401ccc:	f012 0f08 	tst.w	r2, #8
  401cd0:	d105      	bne.n	401cde <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401cd2:	3b01      	subs	r3, #1
  401cd4:	d1f9      	bne.n	401cca <pmc_switch_mck_to_pllack+0x46>
			return 1;
  401cd6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401cd8:	4770      	bx	lr
	return 0;
  401cda:	2000      	movs	r0, #0
  401cdc:	4770      	bx	lr
  401cde:	2000      	movs	r0, #0
  401ce0:	4770      	bx	lr
  401ce2:	bf00      	nop
  401ce4:	400e0600 	.word	0x400e0600

00401ce8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401ce8:	b9a0      	cbnz	r0, 401d14 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401cea:	480e      	ldr	r0, [pc, #56]	; (401d24 <pmc_switch_mainck_to_xtal+0x3c>)
  401cec:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401cee:	0209      	lsls	r1, r1, #8
  401cf0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401cf2:	4a0d      	ldr	r2, [pc, #52]	; (401d28 <pmc_switch_mainck_to_xtal+0x40>)
  401cf4:	401a      	ands	r2, r3
  401cf6:	4b0d      	ldr	r3, [pc, #52]	; (401d2c <pmc_switch_mainck_to_xtal+0x44>)
  401cf8:	4313      	orrs	r3, r2
  401cfa:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401cfc:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401cfe:	4602      	mov	r2, r0
  401d00:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401d02:	f013 0f01 	tst.w	r3, #1
  401d06:	d0fb      	beq.n	401d00 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401d08:	4a06      	ldr	r2, [pc, #24]	; (401d24 <pmc_switch_mainck_to_xtal+0x3c>)
  401d0a:	6a11      	ldr	r1, [r2, #32]
  401d0c:	4b08      	ldr	r3, [pc, #32]	; (401d30 <pmc_switch_mainck_to_xtal+0x48>)
  401d0e:	430b      	orrs	r3, r1
  401d10:	6213      	str	r3, [r2, #32]
  401d12:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401d14:	4903      	ldr	r1, [pc, #12]	; (401d24 <pmc_switch_mainck_to_xtal+0x3c>)
  401d16:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401d18:	4a06      	ldr	r2, [pc, #24]	; (401d34 <pmc_switch_mainck_to_xtal+0x4c>)
  401d1a:	401a      	ands	r2, r3
  401d1c:	4b06      	ldr	r3, [pc, #24]	; (401d38 <pmc_switch_mainck_to_xtal+0x50>)
  401d1e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401d20:	620b      	str	r3, [r1, #32]
  401d22:	4770      	bx	lr
  401d24:	400e0600 	.word	0x400e0600
  401d28:	ffc8fffc 	.word	0xffc8fffc
  401d2c:	00370001 	.word	0x00370001
  401d30:	01370000 	.word	0x01370000
  401d34:	fec8fffc 	.word	0xfec8fffc
  401d38:	01370002 	.word	0x01370002

00401d3c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401d3c:	4b02      	ldr	r3, [pc, #8]	; (401d48 <pmc_osc_is_ready_mainck+0xc>)
  401d3e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401d40:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401d44:	4770      	bx	lr
  401d46:	bf00      	nop
  401d48:	400e0600 	.word	0x400e0600

00401d4c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401d4c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401d50:	4b01      	ldr	r3, [pc, #4]	; (401d58 <pmc_disable_pllack+0xc>)
  401d52:	629a      	str	r2, [r3, #40]	; 0x28
  401d54:	4770      	bx	lr
  401d56:	bf00      	nop
  401d58:	400e0600 	.word	0x400e0600

00401d5c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401d5c:	4b02      	ldr	r3, [pc, #8]	; (401d68 <pmc_is_locked_pllack+0xc>)
  401d5e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401d60:	f000 0002 	and.w	r0, r0, #2
  401d64:	4770      	bx	lr
  401d66:	bf00      	nop
  401d68:	400e0600 	.word	0x400e0600

00401d6c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401d6c:	283f      	cmp	r0, #63	; 0x3f
  401d6e:	d81e      	bhi.n	401dae <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401d70:	281f      	cmp	r0, #31
  401d72:	d80c      	bhi.n	401d8e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401d74:	4b11      	ldr	r3, [pc, #68]	; (401dbc <pmc_enable_periph_clk+0x50>)
  401d76:	699a      	ldr	r2, [r3, #24]
  401d78:	2301      	movs	r3, #1
  401d7a:	4083      	lsls	r3, r0
  401d7c:	4393      	bics	r3, r2
  401d7e:	d018      	beq.n	401db2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401d80:	2301      	movs	r3, #1
  401d82:	fa03 f000 	lsl.w	r0, r3, r0
  401d86:	4b0d      	ldr	r3, [pc, #52]	; (401dbc <pmc_enable_periph_clk+0x50>)
  401d88:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401d8a:	2000      	movs	r0, #0
  401d8c:	4770      	bx	lr
		ul_id -= 32;
  401d8e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401d90:	4b0a      	ldr	r3, [pc, #40]	; (401dbc <pmc_enable_periph_clk+0x50>)
  401d92:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401d96:	2301      	movs	r3, #1
  401d98:	4083      	lsls	r3, r0
  401d9a:	4393      	bics	r3, r2
  401d9c:	d00b      	beq.n	401db6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401d9e:	2301      	movs	r3, #1
  401da0:	fa03 f000 	lsl.w	r0, r3, r0
  401da4:	4b05      	ldr	r3, [pc, #20]	; (401dbc <pmc_enable_periph_clk+0x50>)
  401da6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401daa:	2000      	movs	r0, #0
  401dac:	4770      	bx	lr
		return 1;
  401dae:	2001      	movs	r0, #1
  401db0:	4770      	bx	lr
	return 0;
  401db2:	2000      	movs	r0, #0
  401db4:	4770      	bx	lr
  401db6:	2000      	movs	r0, #0
}
  401db8:	4770      	bx	lr
  401dba:	bf00      	nop
  401dbc:	400e0600 	.word	0x400e0600

00401dc0 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401dc0:	6943      	ldr	r3, [r0, #20]
  401dc2:	f013 0f02 	tst.w	r3, #2
  401dc6:	d002      	beq.n	401dce <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401dc8:	61c1      	str	r1, [r0, #28]
	return 0;
  401dca:	2000      	movs	r0, #0
  401dcc:	4770      	bx	lr
		return 1;
  401dce:	2001      	movs	r0, #1
}
  401dd0:	4770      	bx	lr

00401dd2 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401dd2:	6943      	ldr	r3, [r0, #20]
  401dd4:	f013 0f01 	tst.w	r3, #1
  401dd8:	d003      	beq.n	401de2 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401dda:	6983      	ldr	r3, [r0, #24]
  401ddc:	700b      	strb	r3, [r1, #0]
	return 0;
  401dde:	2000      	movs	r0, #0
  401de0:	4770      	bx	lr
		return 1;
  401de2:	2001      	movs	r0, #1
}
  401de4:	4770      	bx	lr

00401de6 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401de6:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401de8:	010b      	lsls	r3, r1, #4
  401dea:	4293      	cmp	r3, r2
  401dec:	d914      	bls.n	401e18 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401dee:	00c9      	lsls	r1, r1, #3
  401df0:	084b      	lsrs	r3, r1, #1
  401df2:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  401df6:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401dfa:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401dfc:	1e5c      	subs	r4, r3, #1
  401dfe:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401e02:	428c      	cmp	r4, r1
  401e04:	d901      	bls.n	401e0a <usart_set_async_baudrate+0x24>
		return 1;
  401e06:	2001      	movs	r0, #1
  401e08:	e017      	b.n	401e3a <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  401e0a:	6841      	ldr	r1, [r0, #4]
  401e0c:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  401e10:	6041      	str	r1, [r0, #4]
  401e12:	e00c      	b.n	401e2e <usart_set_async_baudrate+0x48>
		return 1;
  401e14:	2001      	movs	r0, #1
  401e16:	e010      	b.n	401e3a <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401e18:	0859      	lsrs	r1, r3, #1
  401e1a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  401e1e:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  401e22:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401e24:	1e5c      	subs	r4, r3, #1
  401e26:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  401e2a:	428c      	cmp	r4, r1
  401e2c:	d8f2      	bhi.n	401e14 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401e2e:	0412      	lsls	r2, r2, #16
  401e30:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  401e34:	431a      	orrs	r2, r3
  401e36:	6202      	str	r2, [r0, #32]

	return 0;
  401e38:	2000      	movs	r0, #0
}
  401e3a:	f85d 4b04 	ldr.w	r4, [sp], #4
  401e3e:	4770      	bx	lr

00401e40 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401e40:	4b08      	ldr	r3, [pc, #32]	; (401e64 <usart_reset+0x24>)
  401e42:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  401e46:	2300      	movs	r3, #0
  401e48:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  401e4a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401e4c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  401e4e:	2388      	movs	r3, #136	; 0x88
  401e50:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  401e52:	2324      	movs	r3, #36	; 0x24
  401e54:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  401e56:	f44f 7380 	mov.w	r3, #256	; 0x100
  401e5a:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  401e5c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  401e60:	6003      	str	r3, [r0, #0]
  401e62:	4770      	bx	lr
  401e64:	55534100 	.word	0x55534100

00401e68 <usart_init_rs232>:
{
  401e68:	b570      	push	{r4, r5, r6, lr}
  401e6a:	4605      	mov	r5, r0
  401e6c:	460c      	mov	r4, r1
  401e6e:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401e70:	4b0f      	ldr	r3, [pc, #60]	; (401eb0 <usart_init_rs232+0x48>)
  401e72:	4798      	blx	r3
	ul_reg_val = 0;
  401e74:	2200      	movs	r2, #0
  401e76:	4b0f      	ldr	r3, [pc, #60]	; (401eb4 <usart_init_rs232+0x4c>)
  401e78:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401e7a:	b1a4      	cbz	r4, 401ea6 <usart_init_rs232+0x3e>
  401e7c:	4632      	mov	r2, r6
  401e7e:	6821      	ldr	r1, [r4, #0]
  401e80:	4628      	mov	r0, r5
  401e82:	4b0d      	ldr	r3, [pc, #52]	; (401eb8 <usart_init_rs232+0x50>)
  401e84:	4798      	blx	r3
  401e86:	4602      	mov	r2, r0
  401e88:	b978      	cbnz	r0, 401eaa <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401e8a:	6863      	ldr	r3, [r4, #4]
  401e8c:	68a1      	ldr	r1, [r4, #8]
  401e8e:	430b      	orrs	r3, r1
  401e90:	6921      	ldr	r1, [r4, #16]
  401e92:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401e94:	68e1      	ldr	r1, [r4, #12]
  401e96:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401e98:	4906      	ldr	r1, [pc, #24]	; (401eb4 <usart_init_rs232+0x4c>)
  401e9a:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401e9c:	6869      	ldr	r1, [r5, #4]
  401e9e:	430b      	orrs	r3, r1
  401ea0:	606b      	str	r3, [r5, #4]
}
  401ea2:	4610      	mov	r0, r2
  401ea4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  401ea6:	2201      	movs	r2, #1
  401ea8:	e7fb      	b.n	401ea2 <usart_init_rs232+0x3a>
  401eaa:	2201      	movs	r2, #1
  401eac:	e7f9      	b.n	401ea2 <usart_init_rs232+0x3a>
  401eae:	bf00      	nop
  401eb0:	00401e41 	.word	0x00401e41
  401eb4:	20400c6c 	.word	0x20400c6c
  401eb8:	00401de7 	.word	0x00401de7

00401ebc <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401ebc:	2340      	movs	r3, #64	; 0x40
  401ebe:	6003      	str	r3, [r0, #0]
  401ec0:	4770      	bx	lr

00401ec2 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  401ec2:	2310      	movs	r3, #16
  401ec4:	6003      	str	r3, [r0, #0]
  401ec6:	4770      	bx	lr

00401ec8 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401ec8:	6943      	ldr	r3, [r0, #20]
  401eca:	f013 0f02 	tst.w	r3, #2
  401ece:	d004      	beq.n	401eda <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401ed0:	f3c1 0108 	ubfx	r1, r1, #0, #9
  401ed4:	61c1      	str	r1, [r0, #28]
	return 0;
  401ed6:	2000      	movs	r0, #0
  401ed8:	4770      	bx	lr
		return 1;
  401eda:	2001      	movs	r0, #1
}
  401edc:	4770      	bx	lr

00401ede <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401ede:	6943      	ldr	r3, [r0, #20]
  401ee0:	f013 0f01 	tst.w	r3, #1
  401ee4:	d005      	beq.n	401ef2 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401ee6:	6983      	ldr	r3, [r0, #24]
  401ee8:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401eec:	600b      	str	r3, [r1, #0]
	return 0;
  401eee:	2000      	movs	r0, #0
  401ef0:	4770      	bx	lr
		return 1;
  401ef2:	2001      	movs	r0, #1
}
  401ef4:	4770      	bx	lr

00401ef6 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401ef6:	e7fe      	b.n	401ef6 <Dummy_Handler>

00401ef8 <Reset_Handler>:
{
  401ef8:	b500      	push	{lr}
  401efa:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401efc:	4b25      	ldr	r3, [pc, #148]	; (401f94 <Reset_Handler+0x9c>)
  401efe:	4a26      	ldr	r2, [pc, #152]	; (401f98 <Reset_Handler+0xa0>)
  401f00:	429a      	cmp	r2, r3
  401f02:	d010      	beq.n	401f26 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401f04:	4b25      	ldr	r3, [pc, #148]	; (401f9c <Reset_Handler+0xa4>)
  401f06:	4a23      	ldr	r2, [pc, #140]	; (401f94 <Reset_Handler+0x9c>)
  401f08:	429a      	cmp	r2, r3
  401f0a:	d20c      	bcs.n	401f26 <Reset_Handler+0x2e>
  401f0c:	3b01      	subs	r3, #1
  401f0e:	1a9b      	subs	r3, r3, r2
  401f10:	f023 0303 	bic.w	r3, r3, #3
  401f14:	3304      	adds	r3, #4
  401f16:	4413      	add	r3, r2
  401f18:	491f      	ldr	r1, [pc, #124]	; (401f98 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401f1a:	f851 0b04 	ldr.w	r0, [r1], #4
  401f1e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  401f22:	429a      	cmp	r2, r3
  401f24:	d1f9      	bne.n	401f1a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  401f26:	4b1e      	ldr	r3, [pc, #120]	; (401fa0 <Reset_Handler+0xa8>)
  401f28:	4a1e      	ldr	r2, [pc, #120]	; (401fa4 <Reset_Handler+0xac>)
  401f2a:	429a      	cmp	r2, r3
  401f2c:	d20a      	bcs.n	401f44 <Reset_Handler+0x4c>
  401f2e:	3b01      	subs	r3, #1
  401f30:	1a9b      	subs	r3, r3, r2
  401f32:	f023 0303 	bic.w	r3, r3, #3
  401f36:	3304      	adds	r3, #4
  401f38:	4413      	add	r3, r2
                *pDest++ = 0;
  401f3a:	2100      	movs	r1, #0
  401f3c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  401f40:	4293      	cmp	r3, r2
  401f42:	d1fb      	bne.n	401f3c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401f44:	4a18      	ldr	r2, [pc, #96]	; (401fa8 <Reset_Handler+0xb0>)
  401f46:	4b19      	ldr	r3, [pc, #100]	; (401fac <Reset_Handler+0xb4>)
  401f48:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401f4c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  401f4e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401f52:	fab3 f383 	clz	r3, r3
  401f56:	095b      	lsrs	r3, r3, #5
  401f58:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401f5a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401f5c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401f60:	2200      	movs	r2, #0
  401f62:	4b13      	ldr	r3, [pc, #76]	; (401fb0 <Reset_Handler+0xb8>)
  401f64:	701a      	strb	r2, [r3, #0]
	return flags;
  401f66:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401f68:	4a12      	ldr	r2, [pc, #72]	; (401fb4 <Reset_Handler+0xbc>)
  401f6a:	6813      	ldr	r3, [r2, #0]
  401f6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401f70:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401f72:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401f76:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401f7a:	b129      	cbz	r1, 401f88 <Reset_Handler+0x90>
		cpu_irq_enable();
  401f7c:	2201      	movs	r2, #1
  401f7e:	4b0c      	ldr	r3, [pc, #48]	; (401fb0 <Reset_Handler+0xb8>)
  401f80:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401f82:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401f86:	b662      	cpsie	i
        __libc_init_array();
  401f88:	4b0b      	ldr	r3, [pc, #44]	; (401fb8 <Reset_Handler+0xc0>)
  401f8a:	4798      	blx	r3
        main();
  401f8c:	4b0b      	ldr	r3, [pc, #44]	; (401fbc <Reset_Handler+0xc4>)
  401f8e:	4798      	blx	r3
  401f90:	e7fe      	b.n	401f90 <Reset_Handler+0x98>
  401f92:	bf00      	nop
  401f94:	20400000 	.word	0x20400000
  401f98:	0040c6d4 	.word	0x0040c6d4
  401f9c:	204009d8 	.word	0x204009d8
  401fa0:	20400e60 	.word	0x20400e60
  401fa4:	204009d8 	.word	0x204009d8
  401fa8:	e000ed00 	.word	0xe000ed00
  401fac:	00400000 	.word	0x00400000
  401fb0:	20400018 	.word	0x20400018
  401fb4:	e000ed88 	.word	0xe000ed88
  401fb8:	00406c39 	.word	0x00406c39
  401fbc:	00404509 	.word	0x00404509

00401fc0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401fc0:	4b3b      	ldr	r3, [pc, #236]	; (4020b0 <SystemCoreClockUpdate+0xf0>)
  401fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fc4:	f003 0303 	and.w	r3, r3, #3
  401fc8:	2b01      	cmp	r3, #1
  401fca:	d01d      	beq.n	402008 <SystemCoreClockUpdate+0x48>
  401fcc:	b183      	cbz	r3, 401ff0 <SystemCoreClockUpdate+0x30>
  401fce:	2b02      	cmp	r3, #2
  401fd0:	d036      	beq.n	402040 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401fd2:	4b37      	ldr	r3, [pc, #220]	; (4020b0 <SystemCoreClockUpdate+0xf0>)
  401fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401fd6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401fda:	2b70      	cmp	r3, #112	; 0x70
  401fdc:	d05f      	beq.n	40209e <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401fde:	4b34      	ldr	r3, [pc, #208]	; (4020b0 <SystemCoreClockUpdate+0xf0>)
  401fe0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401fe2:	4934      	ldr	r1, [pc, #208]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  401fe4:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401fe8:	680b      	ldr	r3, [r1, #0]
  401fea:	40d3      	lsrs	r3, r2
  401fec:	600b      	str	r3, [r1, #0]
  401fee:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401ff0:	4b31      	ldr	r3, [pc, #196]	; (4020b8 <SystemCoreClockUpdate+0xf8>)
  401ff2:	695b      	ldr	r3, [r3, #20]
  401ff4:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401ff8:	bf14      	ite	ne
  401ffa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401ffe:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  402002:	4b2c      	ldr	r3, [pc, #176]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  402004:	601a      	str	r2, [r3, #0]
  402006:	e7e4      	b.n	401fd2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402008:	4b29      	ldr	r3, [pc, #164]	; (4020b0 <SystemCoreClockUpdate+0xf0>)
  40200a:	6a1b      	ldr	r3, [r3, #32]
  40200c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402010:	d003      	beq.n	40201a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402012:	4a2a      	ldr	r2, [pc, #168]	; (4020bc <SystemCoreClockUpdate+0xfc>)
  402014:	4b27      	ldr	r3, [pc, #156]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  402016:	601a      	str	r2, [r3, #0]
  402018:	e7db      	b.n	401fd2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40201a:	4a29      	ldr	r2, [pc, #164]	; (4020c0 <SystemCoreClockUpdate+0x100>)
  40201c:	4b25      	ldr	r3, [pc, #148]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  40201e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402020:	4b23      	ldr	r3, [pc, #140]	; (4020b0 <SystemCoreClockUpdate+0xf0>)
  402022:	6a1b      	ldr	r3, [r3, #32]
  402024:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402028:	2b10      	cmp	r3, #16
  40202a:	d005      	beq.n	402038 <SystemCoreClockUpdate+0x78>
  40202c:	2b20      	cmp	r3, #32
  40202e:	d1d0      	bne.n	401fd2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  402030:	4a22      	ldr	r2, [pc, #136]	; (4020bc <SystemCoreClockUpdate+0xfc>)
  402032:	4b20      	ldr	r3, [pc, #128]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  402034:	601a      	str	r2, [r3, #0]
          break;
  402036:	e7cc      	b.n	401fd2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  402038:	4a22      	ldr	r2, [pc, #136]	; (4020c4 <SystemCoreClockUpdate+0x104>)
  40203a:	4b1e      	ldr	r3, [pc, #120]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  40203c:	601a      	str	r2, [r3, #0]
          break;
  40203e:	e7c8      	b.n	401fd2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402040:	4b1b      	ldr	r3, [pc, #108]	; (4020b0 <SystemCoreClockUpdate+0xf0>)
  402042:	6a1b      	ldr	r3, [r3, #32]
  402044:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402048:	d016      	beq.n	402078 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40204a:	4a1c      	ldr	r2, [pc, #112]	; (4020bc <SystemCoreClockUpdate+0xfc>)
  40204c:	4b19      	ldr	r3, [pc, #100]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  40204e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402050:	4b17      	ldr	r3, [pc, #92]	; (4020b0 <SystemCoreClockUpdate+0xf0>)
  402052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402054:	f003 0303 	and.w	r3, r3, #3
  402058:	2b02      	cmp	r3, #2
  40205a:	d1ba      	bne.n	401fd2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40205c:	4a14      	ldr	r2, [pc, #80]	; (4020b0 <SystemCoreClockUpdate+0xf0>)
  40205e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402060:	6a92      	ldr	r2, [r2, #40]	; 0x28
  402062:	4814      	ldr	r0, [pc, #80]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402064:	f3c1 410a 	ubfx	r1, r1, #16, #11
  402068:	6803      	ldr	r3, [r0, #0]
  40206a:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40206e:	b2d2      	uxtb	r2, r2
  402070:	fbb3 f3f2 	udiv	r3, r3, r2
  402074:	6003      	str	r3, [r0, #0]
  402076:	e7ac      	b.n	401fd2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402078:	4a11      	ldr	r2, [pc, #68]	; (4020c0 <SystemCoreClockUpdate+0x100>)
  40207a:	4b0e      	ldr	r3, [pc, #56]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  40207c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40207e:	4b0c      	ldr	r3, [pc, #48]	; (4020b0 <SystemCoreClockUpdate+0xf0>)
  402080:	6a1b      	ldr	r3, [r3, #32]
  402082:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402086:	2b10      	cmp	r3, #16
  402088:	d005      	beq.n	402096 <SystemCoreClockUpdate+0xd6>
  40208a:	2b20      	cmp	r3, #32
  40208c:	d1e0      	bne.n	402050 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40208e:	4a0b      	ldr	r2, [pc, #44]	; (4020bc <SystemCoreClockUpdate+0xfc>)
  402090:	4b08      	ldr	r3, [pc, #32]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  402092:	601a      	str	r2, [r3, #0]
          break;
  402094:	e7dc      	b.n	402050 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  402096:	4a0b      	ldr	r2, [pc, #44]	; (4020c4 <SystemCoreClockUpdate+0x104>)
  402098:	4b06      	ldr	r3, [pc, #24]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  40209a:	601a      	str	r2, [r3, #0]
          break;
  40209c:	e7d8      	b.n	402050 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40209e:	4a05      	ldr	r2, [pc, #20]	; (4020b4 <SystemCoreClockUpdate+0xf4>)
  4020a0:	6813      	ldr	r3, [r2, #0]
  4020a2:	4909      	ldr	r1, [pc, #36]	; (4020c8 <SystemCoreClockUpdate+0x108>)
  4020a4:	fba1 1303 	umull	r1, r3, r1, r3
  4020a8:	085b      	lsrs	r3, r3, #1
  4020aa:	6013      	str	r3, [r2, #0]
  4020ac:	4770      	bx	lr
  4020ae:	bf00      	nop
  4020b0:	400e0600 	.word	0x400e0600
  4020b4:	2040001c 	.word	0x2040001c
  4020b8:	400e1810 	.word	0x400e1810
  4020bc:	00b71b00 	.word	0x00b71b00
  4020c0:	003d0900 	.word	0x003d0900
  4020c4:	007a1200 	.word	0x007a1200
  4020c8:	aaaaaaab 	.word	0xaaaaaaab

004020cc <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4020cc:	4b16      	ldr	r3, [pc, #88]	; (402128 <system_init_flash+0x5c>)
  4020ce:	4298      	cmp	r0, r3
  4020d0:	d913      	bls.n	4020fa <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4020d2:	4b16      	ldr	r3, [pc, #88]	; (40212c <system_init_flash+0x60>)
  4020d4:	4298      	cmp	r0, r3
  4020d6:	d915      	bls.n	402104 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4020d8:	4b15      	ldr	r3, [pc, #84]	; (402130 <system_init_flash+0x64>)
  4020da:	4298      	cmp	r0, r3
  4020dc:	d916      	bls.n	40210c <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4020de:	4b15      	ldr	r3, [pc, #84]	; (402134 <system_init_flash+0x68>)
  4020e0:	4298      	cmp	r0, r3
  4020e2:	d917      	bls.n	402114 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4020e4:	4b14      	ldr	r3, [pc, #80]	; (402138 <system_init_flash+0x6c>)
  4020e6:	4298      	cmp	r0, r3
  4020e8:	d918      	bls.n	40211c <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4020ea:	4b14      	ldr	r3, [pc, #80]	; (40213c <system_init_flash+0x70>)
  4020ec:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4020ee:	bf94      	ite	ls
  4020f0:	4a13      	ldrls	r2, [pc, #76]	; (402140 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4020f2:	4a14      	ldrhi	r2, [pc, #80]	; (402144 <system_init_flash+0x78>)
  4020f4:	4b14      	ldr	r3, [pc, #80]	; (402148 <system_init_flash+0x7c>)
  4020f6:	601a      	str	r2, [r3, #0]
  4020f8:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4020fa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4020fe:	4b12      	ldr	r3, [pc, #72]	; (402148 <system_init_flash+0x7c>)
  402100:	601a      	str	r2, [r3, #0]
  402102:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402104:	4a11      	ldr	r2, [pc, #68]	; (40214c <system_init_flash+0x80>)
  402106:	4b10      	ldr	r3, [pc, #64]	; (402148 <system_init_flash+0x7c>)
  402108:	601a      	str	r2, [r3, #0]
  40210a:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40210c:	4a10      	ldr	r2, [pc, #64]	; (402150 <system_init_flash+0x84>)
  40210e:	4b0e      	ldr	r3, [pc, #56]	; (402148 <system_init_flash+0x7c>)
  402110:	601a      	str	r2, [r3, #0]
  402112:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402114:	4a0f      	ldr	r2, [pc, #60]	; (402154 <system_init_flash+0x88>)
  402116:	4b0c      	ldr	r3, [pc, #48]	; (402148 <system_init_flash+0x7c>)
  402118:	601a      	str	r2, [r3, #0]
  40211a:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40211c:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402120:	4b09      	ldr	r3, [pc, #36]	; (402148 <system_init_flash+0x7c>)
  402122:	601a      	str	r2, [r3, #0]
  402124:	4770      	bx	lr
  402126:	bf00      	nop
  402128:	015ef3bf 	.word	0x015ef3bf
  40212c:	02bde77f 	.word	0x02bde77f
  402130:	041cdb3f 	.word	0x041cdb3f
  402134:	057bceff 	.word	0x057bceff
  402138:	06dac2bf 	.word	0x06dac2bf
  40213c:	0839b67f 	.word	0x0839b67f
  402140:	04000500 	.word	0x04000500
  402144:	04000600 	.word	0x04000600
  402148:	400e0c00 	.word	0x400e0c00
  40214c:	04000100 	.word	0x04000100
  402150:	04000200 	.word	0x04000200
  402154:	04000300 	.word	0x04000300

00402158 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402158:	4b0a      	ldr	r3, [pc, #40]	; (402184 <_sbrk+0x2c>)
  40215a:	681b      	ldr	r3, [r3, #0]
  40215c:	b153      	cbz	r3, 402174 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40215e:	4b09      	ldr	r3, [pc, #36]	; (402184 <_sbrk+0x2c>)
  402160:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402162:	181a      	adds	r2, r3, r0
  402164:	4908      	ldr	r1, [pc, #32]	; (402188 <_sbrk+0x30>)
  402166:	4291      	cmp	r1, r2
  402168:	db08      	blt.n	40217c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40216a:	4610      	mov	r0, r2
  40216c:	4a05      	ldr	r2, [pc, #20]	; (402184 <_sbrk+0x2c>)
  40216e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402170:	4618      	mov	r0, r3
  402172:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  402174:	4a05      	ldr	r2, [pc, #20]	; (40218c <_sbrk+0x34>)
  402176:	4b03      	ldr	r3, [pc, #12]	; (402184 <_sbrk+0x2c>)
  402178:	601a      	str	r2, [r3, #0]
  40217a:	e7f0      	b.n	40215e <_sbrk+0x6>
		return (caddr_t) -1;	
  40217c:	f04f 30ff 	mov.w	r0, #4294967295
}
  402180:	4770      	bx	lr
  402182:	bf00      	nop
  402184:	20400c70 	.word	0x20400c70
  402188:	2045fffc 	.word	0x2045fffc
  40218c:	20403060 	.word	0x20403060

00402190 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  402190:	f04f 30ff 	mov.w	r0, #4294967295
  402194:	4770      	bx	lr

00402196 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  402196:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40219a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40219c:	2000      	movs	r0, #0
  40219e:	4770      	bx	lr

004021a0 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4021a0:	2001      	movs	r0, #1
  4021a2:	4770      	bx	lr

004021a4 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4021a4:	2000      	movs	r0, #0
  4021a6:	4770      	bx	lr

004021a8 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4021a8:	f100 0308 	add.w	r3, r0, #8
  4021ac:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  4021ae:	f04f 32ff 	mov.w	r2, #4294967295
  4021b2:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4021b4:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4021b6:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  4021b8:	2300      	movs	r3, #0
  4021ba:	6003      	str	r3, [r0, #0]
  4021bc:	4770      	bx	lr

004021be <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  4021be:	2300      	movs	r3, #0
  4021c0:	6103      	str	r3, [r0, #16]
  4021c2:	4770      	bx	lr

004021c4 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  4021c4:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  4021c6:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  4021c8:	689a      	ldr	r2, [r3, #8]
  4021ca:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  4021cc:	689a      	ldr	r2, [r3, #8]
  4021ce:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  4021d0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4021d2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4021d4:	6803      	ldr	r3, [r0, #0]
  4021d6:	3301      	adds	r3, #1
  4021d8:	6003      	str	r3, [r0, #0]
  4021da:	4770      	bx	lr

004021dc <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  4021dc:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  4021de:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4021e0:	f1b5 3fff 	cmp.w	r5, #4294967295
  4021e4:	d002      	beq.n	4021ec <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4021e6:	f100 0208 	add.w	r2, r0, #8
  4021ea:	e002      	b.n	4021f2 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  4021ec:	6902      	ldr	r2, [r0, #16]
  4021ee:	e004      	b.n	4021fa <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4021f0:	461a      	mov	r2, r3
  4021f2:	6853      	ldr	r3, [r2, #4]
  4021f4:	681c      	ldr	r4, [r3, #0]
  4021f6:	42a5      	cmp	r5, r4
  4021f8:	d2fa      	bcs.n	4021f0 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4021fa:	6853      	ldr	r3, [r2, #4]
  4021fc:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  4021fe:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  402200:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  402202:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  402204:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  402206:	6803      	ldr	r3, [r0, #0]
  402208:	3301      	adds	r3, #1
  40220a:	6003      	str	r3, [r0, #0]
}
  40220c:	bc30      	pop	{r4, r5}
  40220e:	4770      	bx	lr

00402210 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  402210:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  402212:	6842      	ldr	r2, [r0, #4]
  402214:	6881      	ldr	r1, [r0, #8]
  402216:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  402218:	6882      	ldr	r2, [r0, #8]
  40221a:	6841      	ldr	r1, [r0, #4]
  40221c:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  40221e:	685a      	ldr	r2, [r3, #4]
  402220:	4290      	cmp	r0, r2
  402222:	d005      	beq.n	402230 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  402224:	2200      	movs	r2, #0
  402226:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  402228:	6818      	ldr	r0, [r3, #0]
  40222a:	3801      	subs	r0, #1
  40222c:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  40222e:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  402230:	6882      	ldr	r2, [r0, #8]
  402232:	605a      	str	r2, [r3, #4]
  402234:	e7f6      	b.n	402224 <uxListRemove+0x14>
	...

00402238 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  402238:	4b0d      	ldr	r3, [pc, #52]	; (402270 <prvTaskExitError+0x38>)
  40223a:	681b      	ldr	r3, [r3, #0]
  40223c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402240:	d00a      	beq.n	402258 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  402242:	f04f 0380 	mov.w	r3, #128	; 0x80
  402246:	b672      	cpsid	i
  402248:	f383 8811 	msr	BASEPRI, r3
  40224c:	f3bf 8f6f 	isb	sy
  402250:	f3bf 8f4f 	dsb	sy
  402254:	b662      	cpsie	i
  402256:	e7fe      	b.n	402256 <prvTaskExitError+0x1e>
  402258:	f04f 0380 	mov.w	r3, #128	; 0x80
  40225c:	b672      	cpsid	i
  40225e:	f383 8811 	msr	BASEPRI, r3
  402262:	f3bf 8f6f 	isb	sy
  402266:	f3bf 8f4f 	dsb	sy
  40226a:	b662      	cpsie	i
  40226c:	e7fe      	b.n	40226c <prvTaskExitError+0x34>
  40226e:	bf00      	nop
  402270:	20400020 	.word	0x20400020

00402274 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  402274:	4806      	ldr	r0, [pc, #24]	; (402290 <prvPortStartFirstTask+0x1c>)
  402276:	6800      	ldr	r0, [r0, #0]
  402278:	6800      	ldr	r0, [r0, #0]
  40227a:	f380 8808 	msr	MSP, r0
  40227e:	b662      	cpsie	i
  402280:	b661      	cpsie	f
  402282:	f3bf 8f4f 	dsb	sy
  402286:	f3bf 8f6f 	isb	sy
  40228a:	df00      	svc	0
  40228c:	bf00      	nop
  40228e:	0000      	.short	0x0000
  402290:	e000ed08 	.word	0xe000ed08

00402294 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  402294:	f8df 000c 	ldr.w	r0, [pc, #12]	; 4022a4 <vPortEnableVFP+0x10>
  402298:	6801      	ldr	r1, [r0, #0]
  40229a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40229e:	6001      	str	r1, [r0, #0]
  4022a0:	4770      	bx	lr
  4022a2:	0000      	.short	0x0000
  4022a4:	e000ed88 	.word	0xe000ed88

004022a8 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  4022a8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4022ac:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  4022b0:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  4022b4:	4b05      	ldr	r3, [pc, #20]	; (4022cc <pxPortInitialiseStack+0x24>)
  4022b6:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  4022ba:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  4022be:	f06f 0302 	mvn.w	r3, #2
  4022c2:	f840 3c24 	str.w	r3, [r0, #-36]
}
  4022c6:	3844      	subs	r0, #68	; 0x44
  4022c8:	4770      	bx	lr
  4022ca:	bf00      	nop
  4022cc:	00402239 	.word	0x00402239

004022d0 <SVC_Handler>:
	__asm volatile (
  4022d0:	4b06      	ldr	r3, [pc, #24]	; (4022ec <pxCurrentTCBConst2>)
  4022d2:	6819      	ldr	r1, [r3, #0]
  4022d4:	6808      	ldr	r0, [r1, #0]
  4022d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4022da:	f380 8809 	msr	PSP, r0
  4022de:	f3bf 8f6f 	isb	sy
  4022e2:	f04f 0000 	mov.w	r0, #0
  4022e6:	f380 8811 	msr	BASEPRI, r0
  4022ea:	4770      	bx	lr

004022ec <pxCurrentTCBConst2>:
  4022ec:	20400c7c 	.word	0x20400c7c
  4022f0:	4770      	bx	lr
  4022f2:	bf00      	nop

004022f4 <vPortEnterCritical>:
  4022f4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4022f8:	b672      	cpsid	i
  4022fa:	f383 8811 	msr	BASEPRI, r3
  4022fe:	f3bf 8f6f 	isb	sy
  402302:	f3bf 8f4f 	dsb	sy
  402306:	b662      	cpsie	i
	uxCriticalNesting++;
  402308:	4a0b      	ldr	r2, [pc, #44]	; (402338 <vPortEnterCritical+0x44>)
  40230a:	6813      	ldr	r3, [r2, #0]
  40230c:	3301      	adds	r3, #1
  40230e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  402310:	2b01      	cmp	r3, #1
  402312:	d10f      	bne.n	402334 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  402314:	4b09      	ldr	r3, [pc, #36]	; (40233c <vPortEnterCritical+0x48>)
  402316:	681b      	ldr	r3, [r3, #0]
  402318:	f013 0fff 	tst.w	r3, #255	; 0xff
  40231c:	d00a      	beq.n	402334 <vPortEnterCritical+0x40>
  40231e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402322:	b672      	cpsid	i
  402324:	f383 8811 	msr	BASEPRI, r3
  402328:	f3bf 8f6f 	isb	sy
  40232c:	f3bf 8f4f 	dsb	sy
  402330:	b662      	cpsie	i
  402332:	e7fe      	b.n	402332 <vPortEnterCritical+0x3e>
  402334:	4770      	bx	lr
  402336:	bf00      	nop
  402338:	20400020 	.word	0x20400020
  40233c:	e000ed04 	.word	0xe000ed04

00402340 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  402340:	4b0a      	ldr	r3, [pc, #40]	; (40236c <vPortExitCritical+0x2c>)
  402342:	681b      	ldr	r3, [r3, #0]
  402344:	b953      	cbnz	r3, 40235c <vPortExitCritical+0x1c>
  402346:	f04f 0380 	mov.w	r3, #128	; 0x80
  40234a:	b672      	cpsid	i
  40234c:	f383 8811 	msr	BASEPRI, r3
  402350:	f3bf 8f6f 	isb	sy
  402354:	f3bf 8f4f 	dsb	sy
  402358:	b662      	cpsie	i
  40235a:	e7fe      	b.n	40235a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  40235c:	3b01      	subs	r3, #1
  40235e:	4a03      	ldr	r2, [pc, #12]	; (40236c <vPortExitCritical+0x2c>)
  402360:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  402362:	b90b      	cbnz	r3, 402368 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  402364:	f383 8811 	msr	BASEPRI, r3
  402368:	4770      	bx	lr
  40236a:	bf00      	nop
  40236c:	20400020 	.word	0x20400020

00402370 <PendSV_Handler>:
	__asm volatile
  402370:	f3ef 8009 	mrs	r0, PSP
  402374:	f3bf 8f6f 	isb	sy
  402378:	4b15      	ldr	r3, [pc, #84]	; (4023d0 <pxCurrentTCBConst>)
  40237a:	681a      	ldr	r2, [r3, #0]
  40237c:	f01e 0f10 	tst.w	lr, #16
  402380:	bf08      	it	eq
  402382:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  402386:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40238a:	6010      	str	r0, [r2, #0]
  40238c:	f84d 3d04 	str.w	r3, [sp, #-4]!
  402390:	f04f 0080 	mov.w	r0, #128	; 0x80
  402394:	b672      	cpsid	i
  402396:	f380 8811 	msr	BASEPRI, r0
  40239a:	f3bf 8f4f 	dsb	sy
  40239e:	f3bf 8f6f 	isb	sy
  4023a2:	b662      	cpsie	i
  4023a4:	f001 f890 	bl	4034c8 <vTaskSwitchContext>
  4023a8:	f04f 0000 	mov.w	r0, #0
  4023ac:	f380 8811 	msr	BASEPRI, r0
  4023b0:	bc08      	pop	{r3}
  4023b2:	6819      	ldr	r1, [r3, #0]
  4023b4:	6808      	ldr	r0, [r1, #0]
  4023b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4023ba:	f01e 0f10 	tst.w	lr, #16
  4023be:	bf08      	it	eq
  4023c0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  4023c4:	f380 8809 	msr	PSP, r0
  4023c8:	f3bf 8f6f 	isb	sy
  4023cc:	4770      	bx	lr
  4023ce:	bf00      	nop

004023d0 <pxCurrentTCBConst>:
  4023d0:	20400c7c 	.word	0x20400c7c
  4023d4:	4770      	bx	lr
  4023d6:	bf00      	nop

004023d8 <SysTick_Handler>:
{
  4023d8:	b508      	push	{r3, lr}
	__asm volatile
  4023da:	f3ef 8311 	mrs	r3, BASEPRI
  4023de:	f04f 0280 	mov.w	r2, #128	; 0x80
  4023e2:	b672      	cpsid	i
  4023e4:	f382 8811 	msr	BASEPRI, r2
  4023e8:	f3bf 8f6f 	isb	sy
  4023ec:	f3bf 8f4f 	dsb	sy
  4023f0:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  4023f2:	4b05      	ldr	r3, [pc, #20]	; (402408 <SysTick_Handler+0x30>)
  4023f4:	4798      	blx	r3
  4023f6:	b118      	cbz	r0, 402400 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4023f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4023fc:	4b03      	ldr	r3, [pc, #12]	; (40240c <SysTick_Handler+0x34>)
  4023fe:	601a      	str	r2, [r3, #0]
	__asm volatile
  402400:	2300      	movs	r3, #0
  402402:	f383 8811 	msr	BASEPRI, r3
  402406:	bd08      	pop	{r3, pc}
  402408:	00403135 	.word	0x00403135
  40240c:	e000ed04 	.word	0xe000ed04

00402410 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  402410:	4a03      	ldr	r2, [pc, #12]	; (402420 <vPortSetupTimerInterrupt+0x10>)
  402412:	4b04      	ldr	r3, [pc, #16]	; (402424 <vPortSetupTimerInterrupt+0x14>)
  402414:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  402416:	2207      	movs	r2, #7
  402418:	3b04      	subs	r3, #4
  40241a:	601a      	str	r2, [r3, #0]
  40241c:	4770      	bx	lr
  40241e:	bf00      	nop
  402420:	000927bf 	.word	0x000927bf
  402424:	e000e014 	.word	0xe000e014

00402428 <xPortStartScheduler>:
{
  402428:	b500      	push	{lr}
  40242a:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  40242c:	4b25      	ldr	r3, [pc, #148]	; (4024c4 <xPortStartScheduler+0x9c>)
  40242e:	781a      	ldrb	r2, [r3, #0]
  402430:	b2d2      	uxtb	r2, r2
  402432:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  402434:	22ff      	movs	r2, #255	; 0xff
  402436:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  402438:	781b      	ldrb	r3, [r3, #0]
  40243a:	b2db      	uxtb	r3, r3
  40243c:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  402440:	f89d 3003 	ldrb.w	r3, [sp, #3]
  402444:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402448:	4a1f      	ldr	r2, [pc, #124]	; (4024c8 <xPortStartScheduler+0xa0>)
  40244a:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  40244c:	2207      	movs	r2, #7
  40244e:	4b1f      	ldr	r3, [pc, #124]	; (4024cc <xPortStartScheduler+0xa4>)
  402450:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  402452:	f89d 3003 	ldrb.w	r3, [sp, #3]
  402456:	f013 0f80 	tst.w	r3, #128	; 0x80
  40245a:	d010      	beq.n	40247e <xPortStartScheduler+0x56>
  40245c:	2206      	movs	r2, #6
  40245e:	e000      	b.n	402462 <xPortStartScheduler+0x3a>
  402460:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  402462:	f89d 3003 	ldrb.w	r3, [sp, #3]
  402466:	005b      	lsls	r3, r3, #1
  402468:	b2db      	uxtb	r3, r3
  40246a:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40246e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  402472:	1e51      	subs	r1, r2, #1
  402474:	f013 0f80 	tst.w	r3, #128	; 0x80
  402478:	d1f2      	bne.n	402460 <xPortStartScheduler+0x38>
  40247a:	4b14      	ldr	r3, [pc, #80]	; (4024cc <xPortStartScheduler+0xa4>)
  40247c:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40247e:	4a13      	ldr	r2, [pc, #76]	; (4024cc <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  402480:	6813      	ldr	r3, [r2, #0]
  402482:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  402484:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  402488:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  40248a:	9b01      	ldr	r3, [sp, #4]
  40248c:	b2db      	uxtb	r3, r3
  40248e:	4a0d      	ldr	r2, [pc, #52]	; (4024c4 <xPortStartScheduler+0x9c>)
  402490:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  402492:	4b0f      	ldr	r3, [pc, #60]	; (4024d0 <xPortStartScheduler+0xa8>)
  402494:	681a      	ldr	r2, [r3, #0]
  402496:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  40249a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  40249c:	681a      	ldr	r2, [r3, #0]
  40249e:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  4024a2:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  4024a4:	4b0b      	ldr	r3, [pc, #44]	; (4024d4 <xPortStartScheduler+0xac>)
  4024a6:	4798      	blx	r3
	uxCriticalNesting = 0;
  4024a8:	2200      	movs	r2, #0
  4024aa:	4b0b      	ldr	r3, [pc, #44]	; (4024d8 <xPortStartScheduler+0xb0>)
  4024ac:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  4024ae:	4b0b      	ldr	r3, [pc, #44]	; (4024dc <xPortStartScheduler+0xb4>)
  4024b0:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  4024b2:	4a0b      	ldr	r2, [pc, #44]	; (4024e0 <xPortStartScheduler+0xb8>)
  4024b4:	6813      	ldr	r3, [r2, #0]
  4024b6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  4024ba:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  4024bc:	4b09      	ldr	r3, [pc, #36]	; (4024e4 <xPortStartScheduler+0xbc>)
  4024be:	4798      	blx	r3
	prvTaskExitError();
  4024c0:	4b09      	ldr	r3, [pc, #36]	; (4024e8 <xPortStartScheduler+0xc0>)
  4024c2:	4798      	blx	r3
  4024c4:	e000e400 	.word	0xe000e400
  4024c8:	20400c74 	.word	0x20400c74
  4024cc:	20400c78 	.word	0x20400c78
  4024d0:	e000ed20 	.word	0xe000ed20
  4024d4:	00402411 	.word	0x00402411
  4024d8:	20400020 	.word	0x20400020
  4024dc:	00402295 	.word	0x00402295
  4024e0:	e000ef34 	.word	0xe000ef34
  4024e4:	00402275 	.word	0x00402275
  4024e8:	00402239 	.word	0x00402239

004024ec <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  4024ec:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4024f0:	2b0f      	cmp	r3, #15
  4024f2:	d911      	bls.n	402518 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4024f4:	4a12      	ldr	r2, [pc, #72]	; (402540 <vPortValidateInterruptPriority+0x54>)
  4024f6:	5c9b      	ldrb	r3, [r3, r2]
  4024f8:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4024fa:	4a12      	ldr	r2, [pc, #72]	; (402544 <vPortValidateInterruptPriority+0x58>)
  4024fc:	7812      	ldrb	r2, [r2, #0]
  4024fe:	429a      	cmp	r2, r3
  402500:	d90a      	bls.n	402518 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  402502:	f04f 0380 	mov.w	r3, #128	; 0x80
  402506:	b672      	cpsid	i
  402508:	f383 8811 	msr	BASEPRI, r3
  40250c:	f3bf 8f6f 	isb	sy
  402510:	f3bf 8f4f 	dsb	sy
  402514:	b662      	cpsie	i
  402516:	e7fe      	b.n	402516 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  402518:	4b0b      	ldr	r3, [pc, #44]	; (402548 <vPortValidateInterruptPriority+0x5c>)
  40251a:	681b      	ldr	r3, [r3, #0]
  40251c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  402520:	4a0a      	ldr	r2, [pc, #40]	; (40254c <vPortValidateInterruptPriority+0x60>)
  402522:	6812      	ldr	r2, [r2, #0]
  402524:	4293      	cmp	r3, r2
  402526:	d90a      	bls.n	40253e <vPortValidateInterruptPriority+0x52>
  402528:	f04f 0380 	mov.w	r3, #128	; 0x80
  40252c:	b672      	cpsid	i
  40252e:	f383 8811 	msr	BASEPRI, r3
  402532:	f3bf 8f6f 	isb	sy
  402536:	f3bf 8f4f 	dsb	sy
  40253a:	b662      	cpsie	i
  40253c:	e7fe      	b.n	40253c <vPortValidateInterruptPriority+0x50>
  40253e:	4770      	bx	lr
  402540:	e000e3f0 	.word	0xe000e3f0
  402544:	20400c74 	.word	0x20400c74
  402548:	e000ed0c 	.word	0xe000ed0c
  40254c:	20400c78 	.word	0x20400c78

00402550 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  402550:	b510      	push	{r4, lr}
  402552:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  402554:	4b06      	ldr	r3, [pc, #24]	; (402570 <pvPortMalloc+0x20>)
  402556:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  402558:	4620      	mov	r0, r4
  40255a:	4b06      	ldr	r3, [pc, #24]	; (402574 <pvPortMalloc+0x24>)
  40255c:	4798      	blx	r3
  40255e:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  402560:	4b05      	ldr	r3, [pc, #20]	; (402578 <pvPortMalloc+0x28>)
  402562:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  402564:	b10c      	cbz	r4, 40256a <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  402566:	4620      	mov	r0, r4
  402568:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  40256a:	4b04      	ldr	r3, [pc, #16]	; (40257c <pvPortMalloc+0x2c>)
  40256c:	4798      	blx	r3
	return pvReturn;
  40256e:	e7fa      	b.n	402566 <pvPortMalloc+0x16>
  402570:	00403119 	.word	0x00403119
  402574:	00406c89 	.word	0x00406c89
  402578:	00403281 	.word	0x00403281
  40257c:	00404063 	.word	0x00404063

00402580 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  402580:	b148      	cbz	r0, 402596 <vPortFree+0x16>
{
  402582:	b510      	push	{r4, lr}
  402584:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  402586:	4b04      	ldr	r3, [pc, #16]	; (402598 <vPortFree+0x18>)
  402588:	4798      	blx	r3
		{
			free( pv );
  40258a:	4620      	mov	r0, r4
  40258c:	4b03      	ldr	r3, [pc, #12]	; (40259c <vPortFree+0x1c>)
  40258e:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  402590:	4b03      	ldr	r3, [pc, #12]	; (4025a0 <vPortFree+0x20>)
  402592:	4798      	blx	r3
  402594:	bd10      	pop	{r4, pc}
  402596:	4770      	bx	lr
  402598:	00403119 	.word	0x00403119
  40259c:	00406c99 	.word	0x00406c99
  4025a0:	00403281 	.word	0x00403281

004025a4 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  4025a4:	b538      	push	{r3, r4, r5, lr}
  4025a6:	4604      	mov	r4, r0
  4025a8:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  4025aa:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4025ac:	b95a      	cbnz	r2, 4025c6 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  4025ae:	6803      	ldr	r3, [r0, #0]
  4025b0:	2b00      	cmp	r3, #0
  4025b2:	d12e      	bne.n	402612 <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  4025b4:	6840      	ldr	r0, [r0, #4]
  4025b6:	4b1b      	ldr	r3, [pc, #108]	; (402624 <prvCopyDataToQueue+0x80>)
  4025b8:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4025ba:	2300      	movs	r3, #0
  4025bc:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4025be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4025c0:	3301      	adds	r3, #1
  4025c2:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  4025c4:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  4025c6:	b96d      	cbnz	r5, 4025e4 <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  4025c8:	6880      	ldr	r0, [r0, #8]
  4025ca:	4b17      	ldr	r3, [pc, #92]	; (402628 <prvCopyDataToQueue+0x84>)
  4025cc:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4025ce:	68a3      	ldr	r3, [r4, #8]
  4025d0:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4025d2:	4413      	add	r3, r2
  4025d4:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4025d6:	6862      	ldr	r2, [r4, #4]
  4025d8:	4293      	cmp	r3, r2
  4025da:	d31c      	bcc.n	402616 <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4025dc:	6823      	ldr	r3, [r4, #0]
  4025de:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4025e0:	2000      	movs	r0, #0
  4025e2:	e7ec      	b.n	4025be <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4025e4:	68c0      	ldr	r0, [r0, #12]
  4025e6:	4b10      	ldr	r3, [pc, #64]	; (402628 <prvCopyDataToQueue+0x84>)
  4025e8:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4025ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4025ec:	425b      	negs	r3, r3
  4025ee:	68e2      	ldr	r2, [r4, #12]
  4025f0:	441a      	add	r2, r3
  4025f2:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4025f4:	6821      	ldr	r1, [r4, #0]
  4025f6:	428a      	cmp	r2, r1
  4025f8:	d202      	bcs.n	402600 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4025fa:	6862      	ldr	r2, [r4, #4]
  4025fc:	4413      	add	r3, r2
  4025fe:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  402600:	2d02      	cmp	r5, #2
  402602:	d10a      	bne.n	40261a <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402604:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402606:	b153      	cbz	r3, 40261e <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  402608:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40260a:	3b01      	subs	r3, #1
  40260c:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  40260e:	2000      	movs	r0, #0
  402610:	e7d5      	b.n	4025be <prvCopyDataToQueue+0x1a>
  402612:	2000      	movs	r0, #0
  402614:	e7d3      	b.n	4025be <prvCopyDataToQueue+0x1a>
  402616:	2000      	movs	r0, #0
  402618:	e7d1      	b.n	4025be <prvCopyDataToQueue+0x1a>
  40261a:	2000      	movs	r0, #0
  40261c:	e7cf      	b.n	4025be <prvCopyDataToQueue+0x1a>
  40261e:	2000      	movs	r0, #0
  402620:	e7cd      	b.n	4025be <prvCopyDataToQueue+0x1a>
  402622:	bf00      	nop
  402624:	004038c9 	.word	0x004038c9
  402628:	00407209 	.word	0x00407209

0040262c <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  40262c:	b530      	push	{r4, r5, lr}
  40262e:	b083      	sub	sp, #12
  402630:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  402632:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  402634:	b174      	cbz	r4, 402654 <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  402636:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402638:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40263a:	429a      	cmp	r2, r3
  40263c:	d315      	bcc.n	40266a <prvNotifyQueueSetContainer+0x3e>
  40263e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402642:	b672      	cpsid	i
  402644:	f383 8811 	msr	BASEPRI, r3
  402648:	f3bf 8f6f 	isb	sy
  40264c:	f3bf 8f4f 	dsb	sy
  402650:	b662      	cpsie	i
  402652:	e7fe      	b.n	402652 <prvNotifyQueueSetContainer+0x26>
  402654:	f04f 0380 	mov.w	r3, #128	; 0x80
  402658:	b672      	cpsid	i
  40265a:	f383 8811 	msr	BASEPRI, r3
  40265e:	f3bf 8f6f 	isb	sy
  402662:	f3bf 8f4f 	dsb	sy
  402666:	b662      	cpsie	i
  402668:	e7fe      	b.n	402668 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  40266a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40266c:	4293      	cmp	r3, r2
  40266e:	d803      	bhi.n	402678 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  402670:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402672:	4628      	mov	r0, r5
  402674:	b003      	add	sp, #12
  402676:	bd30      	pop	{r4, r5, pc}
  402678:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  40267a:	a901      	add	r1, sp, #4
  40267c:	4620      	mov	r0, r4
  40267e:	4b0b      	ldr	r3, [pc, #44]	; (4026ac <prvNotifyQueueSetContainer+0x80>)
  402680:	4798      	blx	r3
  402682:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  402684:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402686:	f1b3 3fff 	cmp.w	r3, #4294967295
  40268a:	d10a      	bne.n	4026a2 <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  40268c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40268e:	2b00      	cmp	r3, #0
  402690:	d0ef      	beq.n	402672 <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  402692:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402696:	4b06      	ldr	r3, [pc, #24]	; (4026b0 <prvNotifyQueueSetContainer+0x84>)
  402698:	4798      	blx	r3
  40269a:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  40269c:	bf18      	it	ne
  40269e:	2501      	movne	r5, #1
  4026a0:	e7e7      	b.n	402672 <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  4026a2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4026a4:	3301      	adds	r3, #1
  4026a6:	64a3      	str	r3, [r4, #72]	; 0x48
  4026a8:	e7e3      	b.n	402672 <prvNotifyQueueSetContainer+0x46>
  4026aa:	bf00      	nop
  4026ac:	004025a5 	.word	0x004025a5
  4026b0:	0040369d 	.word	0x0040369d

004026b4 <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  4026b4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4026b6:	b172      	cbz	r2, 4026d6 <prvCopyDataFromQueue+0x22>
{
  4026b8:	b510      	push	{r4, lr}
  4026ba:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  4026bc:	68c4      	ldr	r4, [r0, #12]
  4026be:	4414      	add	r4, r2
  4026c0:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  4026c2:	6840      	ldr	r0, [r0, #4]
  4026c4:	4284      	cmp	r4, r0
  4026c6:	d301      	bcc.n	4026cc <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  4026c8:	6818      	ldr	r0, [r3, #0]
  4026ca:	60d8      	str	r0, [r3, #12]
  4026cc:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  4026ce:	68d9      	ldr	r1, [r3, #12]
  4026d0:	4b01      	ldr	r3, [pc, #4]	; (4026d8 <prvCopyDataFromQueue+0x24>)
  4026d2:	4798      	blx	r3
  4026d4:	bd10      	pop	{r4, pc}
  4026d6:	4770      	bx	lr
  4026d8:	00407209 	.word	0x00407209

004026dc <prvUnlockQueue>:
{
  4026dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4026de:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4026e0:	4b22      	ldr	r3, [pc, #136]	; (40276c <prvUnlockQueue+0x90>)
  4026e2:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4026e4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4026e6:	2b00      	cmp	r3, #0
  4026e8:	dd1b      	ble.n	402722 <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4026ea:	4d21      	ldr	r5, [pc, #132]	; (402770 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  4026ec:	4f21      	ldr	r7, [pc, #132]	; (402774 <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4026ee:	4e22      	ldr	r6, [pc, #136]	; (402778 <prvUnlockQueue+0x9c>)
  4026f0:	e00b      	b.n	40270a <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4026f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4026f4:	b1ab      	cbz	r3, 402722 <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4026f6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4026fa:	47b0      	blx	r6
  4026fc:	b978      	cbnz	r0, 40271e <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  4026fe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402700:	3b01      	subs	r3, #1
  402702:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  402704:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402706:	2b00      	cmp	r3, #0
  402708:	dd0b      	ble.n	402722 <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  40270a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  40270c:	2b00      	cmp	r3, #0
  40270e:	d0f0      	beq.n	4026f2 <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  402710:	2100      	movs	r1, #0
  402712:	4620      	mov	r0, r4
  402714:	47a8      	blx	r5
  402716:	2801      	cmp	r0, #1
  402718:	d1f1      	bne.n	4026fe <prvUnlockQueue+0x22>
						vTaskMissedYield();
  40271a:	47b8      	blx	r7
  40271c:	e7ef      	b.n	4026fe <prvUnlockQueue+0x22>
							vTaskMissedYield();
  40271e:	47b8      	blx	r7
  402720:	e7ed      	b.n	4026fe <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  402722:	f04f 33ff 	mov.w	r3, #4294967295
  402726:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  402728:	4b14      	ldr	r3, [pc, #80]	; (40277c <prvUnlockQueue+0xa0>)
  40272a:	4798      	blx	r3
	taskENTER_CRITICAL();
  40272c:	4b0f      	ldr	r3, [pc, #60]	; (40276c <prvUnlockQueue+0x90>)
  40272e:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  402730:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402732:	2b00      	cmp	r3, #0
  402734:	dd14      	ble.n	402760 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402736:	6923      	ldr	r3, [r4, #16]
  402738:	b193      	cbz	r3, 402760 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  40273a:	f104 0610 	add.w	r6, r4, #16
  40273e:	4d0e      	ldr	r5, [pc, #56]	; (402778 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  402740:	4f0c      	ldr	r7, [pc, #48]	; (402774 <prvUnlockQueue+0x98>)
  402742:	e007      	b.n	402754 <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  402744:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402746:	3b01      	subs	r3, #1
  402748:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  40274a:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40274c:	2b00      	cmp	r3, #0
  40274e:	dd07      	ble.n	402760 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402750:	6923      	ldr	r3, [r4, #16]
  402752:	b12b      	cbz	r3, 402760 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  402754:	4630      	mov	r0, r6
  402756:	47a8      	blx	r5
  402758:	2800      	cmp	r0, #0
  40275a:	d0f3      	beq.n	402744 <prvUnlockQueue+0x68>
					vTaskMissedYield();
  40275c:	47b8      	blx	r7
  40275e:	e7f1      	b.n	402744 <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  402760:	f04f 33ff 	mov.w	r3, #4294967295
  402764:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  402766:	4b05      	ldr	r3, [pc, #20]	; (40277c <prvUnlockQueue+0xa0>)
  402768:	4798      	blx	r3
  40276a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40276c:	004022f5 	.word	0x004022f5
  402770:	0040262d 	.word	0x0040262d
  402774:	004037f9 	.word	0x004037f9
  402778:	0040369d 	.word	0x0040369d
  40277c:	00402341 	.word	0x00402341

00402780 <xQueueGenericReset>:
{
  402780:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  402782:	b308      	cbz	r0, 4027c8 <xQueueGenericReset+0x48>
  402784:	4604      	mov	r4, r0
  402786:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402788:	4b1d      	ldr	r3, [pc, #116]	; (402800 <xQueueGenericReset+0x80>)
  40278a:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  40278c:	6822      	ldr	r2, [r4, #0]
  40278e:	6c21      	ldr	r1, [r4, #64]	; 0x40
  402790:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402792:	fb03 f301 	mul.w	r3, r3, r1
  402796:	18d0      	adds	r0, r2, r3
  402798:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  40279a:	2000      	movs	r0, #0
  40279c:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  40279e:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  4027a0:	1a5b      	subs	r3, r3, r1
  4027a2:	4413      	add	r3, r2
  4027a4:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4027a6:	f04f 33ff 	mov.w	r3, #4294967295
  4027aa:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4027ac:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  4027ae:	b9fd      	cbnz	r5, 4027f0 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4027b0:	6923      	ldr	r3, [r4, #16]
  4027b2:	b12b      	cbz	r3, 4027c0 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  4027b4:	f104 0010 	add.w	r0, r4, #16
  4027b8:	4b12      	ldr	r3, [pc, #72]	; (402804 <xQueueGenericReset+0x84>)
  4027ba:	4798      	blx	r3
  4027bc:	2801      	cmp	r0, #1
  4027be:	d00e      	beq.n	4027de <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  4027c0:	4b11      	ldr	r3, [pc, #68]	; (402808 <xQueueGenericReset+0x88>)
  4027c2:	4798      	blx	r3
}
  4027c4:	2001      	movs	r0, #1
  4027c6:	bd38      	pop	{r3, r4, r5, pc}
  4027c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4027cc:	b672      	cpsid	i
  4027ce:	f383 8811 	msr	BASEPRI, r3
  4027d2:	f3bf 8f6f 	isb	sy
  4027d6:	f3bf 8f4f 	dsb	sy
  4027da:	b662      	cpsie	i
  4027dc:	e7fe      	b.n	4027dc <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  4027de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4027e2:	4b0a      	ldr	r3, [pc, #40]	; (40280c <xQueueGenericReset+0x8c>)
  4027e4:	601a      	str	r2, [r3, #0]
  4027e6:	f3bf 8f4f 	dsb	sy
  4027ea:	f3bf 8f6f 	isb	sy
  4027ee:	e7e7      	b.n	4027c0 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  4027f0:	f104 0010 	add.w	r0, r4, #16
  4027f4:	4d06      	ldr	r5, [pc, #24]	; (402810 <xQueueGenericReset+0x90>)
  4027f6:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  4027f8:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4027fc:	47a8      	blx	r5
  4027fe:	e7df      	b.n	4027c0 <xQueueGenericReset+0x40>
  402800:	004022f5 	.word	0x004022f5
  402804:	0040369d 	.word	0x0040369d
  402808:	00402341 	.word	0x00402341
  40280c:	e000ed04 	.word	0xe000ed04
  402810:	004021a9 	.word	0x004021a9

00402814 <xQueueGenericCreate>:
{
  402814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  402816:	b950      	cbnz	r0, 40282e <xQueueGenericCreate+0x1a>
  402818:	f04f 0380 	mov.w	r3, #128	; 0x80
  40281c:	b672      	cpsid	i
  40281e:	f383 8811 	msr	BASEPRI, r3
  402822:	f3bf 8f6f 	isb	sy
  402826:	f3bf 8f4f 	dsb	sy
  40282a:	b662      	cpsie	i
  40282c:	e7fe      	b.n	40282c <xQueueGenericCreate+0x18>
  40282e:	4606      	mov	r6, r0
  402830:	4617      	mov	r7, r2
  402832:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  402834:	b189      	cbz	r1, 40285a <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402836:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40283a:	3059      	adds	r0, #89	; 0x59
  40283c:	4b12      	ldr	r3, [pc, #72]	; (402888 <xQueueGenericCreate+0x74>)
  40283e:	4798      	blx	r3
	if( pxNewQueue != NULL )
  402840:	4604      	mov	r4, r0
  402842:	b9e8      	cbnz	r0, 402880 <xQueueGenericCreate+0x6c>
  402844:	f04f 0380 	mov.w	r3, #128	; 0x80
  402848:	b672      	cpsid	i
  40284a:	f383 8811 	msr	BASEPRI, r3
  40284e:	f3bf 8f6f 	isb	sy
  402852:	f3bf 8f4f 	dsb	sy
  402856:	b662      	cpsie	i
  402858:	e7fe      	b.n	402858 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  40285a:	2058      	movs	r0, #88	; 0x58
  40285c:	4b0a      	ldr	r3, [pc, #40]	; (402888 <xQueueGenericCreate+0x74>)
  40285e:	4798      	blx	r3
	if( pxNewQueue != NULL )
  402860:	4604      	mov	r4, r0
  402862:	2800      	cmp	r0, #0
  402864:	d0ee      	beq.n	402844 <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  402866:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  402868:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  40286a:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  40286c:	2101      	movs	r1, #1
  40286e:	4620      	mov	r0, r4
  402870:	4b06      	ldr	r3, [pc, #24]	; (40288c <xQueueGenericCreate+0x78>)
  402872:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  402874:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  402878:	2300      	movs	r3, #0
  40287a:	6563      	str	r3, [r4, #84]	; 0x54
}
  40287c:	4620      	mov	r0, r4
  40287e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  402880:	f100 0358 	add.w	r3, r0, #88	; 0x58
  402884:	6003      	str	r3, [r0, #0]
  402886:	e7ef      	b.n	402868 <xQueueGenericCreate+0x54>
  402888:	00402551 	.word	0x00402551
  40288c:	00402781 	.word	0x00402781

00402890 <xQueueGenericSend>:
{
  402890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402894:	b085      	sub	sp, #20
  402896:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402898:	b1b8      	cbz	r0, 4028ca <xQueueGenericSend+0x3a>
  40289a:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  40289c:	b301      	cbz	r1, 4028e0 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  40289e:	2b02      	cmp	r3, #2
  4028a0:	d02c      	beq.n	4028fc <xQueueGenericSend+0x6c>
  4028a2:	461d      	mov	r5, r3
  4028a4:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  4028a6:	4b66      	ldr	r3, [pc, #408]	; (402a40 <xQueueGenericSend+0x1b0>)
  4028a8:	4798      	blx	r3
  4028aa:	2800      	cmp	r0, #0
  4028ac:	d134      	bne.n	402918 <xQueueGenericSend+0x88>
  4028ae:	9b01      	ldr	r3, [sp, #4]
  4028b0:	2b00      	cmp	r3, #0
  4028b2:	d038      	beq.n	402926 <xQueueGenericSend+0x96>
  4028b4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028b8:	b672      	cpsid	i
  4028ba:	f383 8811 	msr	BASEPRI, r3
  4028be:	f3bf 8f6f 	isb	sy
  4028c2:	f3bf 8f4f 	dsb	sy
  4028c6:	b662      	cpsie	i
  4028c8:	e7fe      	b.n	4028c8 <xQueueGenericSend+0x38>
  4028ca:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028ce:	b672      	cpsid	i
  4028d0:	f383 8811 	msr	BASEPRI, r3
  4028d4:	f3bf 8f6f 	isb	sy
  4028d8:	f3bf 8f4f 	dsb	sy
  4028dc:	b662      	cpsie	i
  4028de:	e7fe      	b.n	4028de <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  4028e0:	6c02      	ldr	r2, [r0, #64]	; 0x40
  4028e2:	2a00      	cmp	r2, #0
  4028e4:	d0db      	beq.n	40289e <xQueueGenericSend+0xe>
  4028e6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4028ea:	b672      	cpsid	i
  4028ec:	f383 8811 	msr	BASEPRI, r3
  4028f0:	f3bf 8f6f 	isb	sy
  4028f4:	f3bf 8f4f 	dsb	sy
  4028f8:	b662      	cpsie	i
  4028fa:	e7fe      	b.n	4028fa <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  4028fc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  4028fe:	2a01      	cmp	r2, #1
  402900:	d0cf      	beq.n	4028a2 <xQueueGenericSend+0x12>
  402902:	f04f 0380 	mov.w	r3, #128	; 0x80
  402906:	b672      	cpsid	i
  402908:	f383 8811 	msr	BASEPRI, r3
  40290c:	f3bf 8f6f 	isb	sy
  402910:	f3bf 8f4f 	dsb	sy
  402914:	b662      	cpsie	i
  402916:	e7fe      	b.n	402916 <xQueueGenericSend+0x86>
  402918:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  40291a:	4e4a      	ldr	r6, [pc, #296]	; (402a44 <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  40291c:	f8df a150 	ldr.w	sl, [pc, #336]	; 402a70 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  402920:	f8df 912c 	ldr.w	r9, [pc, #300]	; 402a50 <xQueueGenericSend+0x1c0>
  402924:	e042      	b.n	4029ac <xQueueGenericSend+0x11c>
  402926:	2700      	movs	r7, #0
  402928:	e7f7      	b.n	40291a <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  40292a:	462a      	mov	r2, r5
  40292c:	4641      	mov	r1, r8
  40292e:	4620      	mov	r0, r4
  402930:	4b45      	ldr	r3, [pc, #276]	; (402a48 <xQueueGenericSend+0x1b8>)
  402932:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  402934:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402936:	b19b      	cbz	r3, 402960 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402938:	4629      	mov	r1, r5
  40293a:	4620      	mov	r0, r4
  40293c:	4b43      	ldr	r3, [pc, #268]	; (402a4c <xQueueGenericSend+0x1bc>)
  40293e:	4798      	blx	r3
  402940:	2801      	cmp	r0, #1
  402942:	d107      	bne.n	402954 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  402944:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402948:	4b41      	ldr	r3, [pc, #260]	; (402a50 <xQueueGenericSend+0x1c0>)
  40294a:	601a      	str	r2, [r3, #0]
  40294c:	f3bf 8f4f 	dsb	sy
  402950:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402954:	4b3f      	ldr	r3, [pc, #252]	; (402a54 <xQueueGenericSend+0x1c4>)
  402956:	4798      	blx	r3
				return pdPASS;
  402958:	2001      	movs	r0, #1
}
  40295a:	b005      	add	sp, #20
  40295c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402960:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402962:	b173      	cbz	r3, 402982 <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  402964:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402968:	4b3b      	ldr	r3, [pc, #236]	; (402a58 <xQueueGenericSend+0x1c8>)
  40296a:	4798      	blx	r3
  40296c:	2801      	cmp	r0, #1
  40296e:	d1f1      	bne.n	402954 <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  402970:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402974:	4b36      	ldr	r3, [pc, #216]	; (402a50 <xQueueGenericSend+0x1c0>)
  402976:	601a      	str	r2, [r3, #0]
  402978:	f3bf 8f4f 	dsb	sy
  40297c:	f3bf 8f6f 	isb	sy
  402980:	e7e8      	b.n	402954 <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  402982:	2800      	cmp	r0, #0
  402984:	d0e6      	beq.n	402954 <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  402986:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40298a:	4b31      	ldr	r3, [pc, #196]	; (402a50 <xQueueGenericSend+0x1c0>)
  40298c:	601a      	str	r2, [r3, #0]
  40298e:	f3bf 8f4f 	dsb	sy
  402992:	f3bf 8f6f 	isb	sy
  402996:	e7dd      	b.n	402954 <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  402998:	4b2e      	ldr	r3, [pc, #184]	; (402a54 <xQueueGenericSend+0x1c4>)
  40299a:	4798      	blx	r3
					return errQUEUE_FULL;
  40299c:	2000      	movs	r0, #0
  40299e:	e7dc      	b.n	40295a <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  4029a0:	4620      	mov	r0, r4
  4029a2:	4b2e      	ldr	r3, [pc, #184]	; (402a5c <xQueueGenericSend+0x1cc>)
  4029a4:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4029a6:	4b2e      	ldr	r3, [pc, #184]	; (402a60 <xQueueGenericSend+0x1d0>)
  4029a8:	4798      	blx	r3
  4029aa:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  4029ac:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  4029ae:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4029b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4029b2:	429a      	cmp	r2, r3
  4029b4:	d3b9      	bcc.n	40292a <xQueueGenericSend+0x9a>
  4029b6:	2d02      	cmp	r5, #2
  4029b8:	d0b7      	beq.n	40292a <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  4029ba:	9b01      	ldr	r3, [sp, #4]
  4029bc:	2b00      	cmp	r3, #0
  4029be:	d0eb      	beq.n	402998 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  4029c0:	b90f      	cbnz	r7, 4029c6 <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  4029c2:	a802      	add	r0, sp, #8
  4029c4:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  4029c6:	4b23      	ldr	r3, [pc, #140]	; (402a54 <xQueueGenericSend+0x1c4>)
  4029c8:	4798      	blx	r3
		vTaskSuspendAll();
  4029ca:	4b26      	ldr	r3, [pc, #152]	; (402a64 <xQueueGenericSend+0x1d4>)
  4029cc:	4798      	blx	r3
		prvLockQueue( pxQueue );
  4029ce:	47b0      	blx	r6
  4029d0:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4029d2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4029d6:	d101      	bne.n	4029dc <xQueueGenericSend+0x14c>
  4029d8:	2300      	movs	r3, #0
  4029da:	6463      	str	r3, [r4, #68]	; 0x44
  4029dc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4029de:	f1b3 3fff 	cmp.w	r3, #4294967295
  4029e2:	d101      	bne.n	4029e8 <xQueueGenericSend+0x158>
  4029e4:	2300      	movs	r3, #0
  4029e6:	64a3      	str	r3, [r4, #72]	; 0x48
  4029e8:	4b1a      	ldr	r3, [pc, #104]	; (402a54 <xQueueGenericSend+0x1c4>)
  4029ea:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4029ec:	a901      	add	r1, sp, #4
  4029ee:	a802      	add	r0, sp, #8
  4029f0:	4b1d      	ldr	r3, [pc, #116]	; (402a68 <xQueueGenericSend+0x1d8>)
  4029f2:	4798      	blx	r3
  4029f4:	b9e0      	cbnz	r0, 402a30 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  4029f6:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  4029f8:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  4029fc:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  4029fe:	4b15      	ldr	r3, [pc, #84]	; (402a54 <xQueueGenericSend+0x1c4>)
  402a00:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  402a02:	45bb      	cmp	fp, r7
  402a04:	d1cc      	bne.n	4029a0 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  402a06:	9901      	ldr	r1, [sp, #4]
  402a08:	f104 0010 	add.w	r0, r4, #16
  402a0c:	4b17      	ldr	r3, [pc, #92]	; (402a6c <xQueueGenericSend+0x1dc>)
  402a0e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402a10:	4620      	mov	r0, r4
  402a12:	4b12      	ldr	r3, [pc, #72]	; (402a5c <xQueueGenericSend+0x1cc>)
  402a14:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402a16:	4b12      	ldr	r3, [pc, #72]	; (402a60 <xQueueGenericSend+0x1d0>)
  402a18:	4798      	blx	r3
  402a1a:	2800      	cmp	r0, #0
  402a1c:	d1c5      	bne.n	4029aa <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  402a1e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402a22:	f8c9 3000 	str.w	r3, [r9]
  402a26:	f3bf 8f4f 	dsb	sy
  402a2a:	f3bf 8f6f 	isb	sy
  402a2e:	e7bc      	b.n	4029aa <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  402a30:	4620      	mov	r0, r4
  402a32:	4b0a      	ldr	r3, [pc, #40]	; (402a5c <xQueueGenericSend+0x1cc>)
  402a34:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402a36:	4b0a      	ldr	r3, [pc, #40]	; (402a60 <xQueueGenericSend+0x1d0>)
  402a38:	4798      	blx	r3
			return errQUEUE_FULL;
  402a3a:	2000      	movs	r0, #0
  402a3c:	e78d      	b.n	40295a <xQueueGenericSend+0xca>
  402a3e:	bf00      	nop
  402a40:	00403805 	.word	0x00403805
  402a44:	004022f5 	.word	0x004022f5
  402a48:	004025a5 	.word	0x004025a5
  402a4c:	0040262d 	.word	0x0040262d
  402a50:	e000ed04 	.word	0xe000ed04
  402a54:	00402341 	.word	0x00402341
  402a58:	0040369d 	.word	0x0040369d
  402a5c:	004026dd 	.word	0x004026dd
  402a60:	00403281 	.word	0x00403281
  402a64:	00403119 	.word	0x00403119
  402a68:	00403765 	.word	0x00403765
  402a6c:	00403599 	.word	0x00403599
  402a70:	00403735 	.word	0x00403735

00402a74 <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  402a74:	2800      	cmp	r0, #0
  402a76:	d036      	beq.n	402ae6 <xQueueGenericSendFromISR+0x72>
{
  402a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402a7c:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402a7e:	2900      	cmp	r1, #0
  402a80:	d03c      	beq.n	402afc <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402a82:	2b02      	cmp	r3, #2
  402a84:	d048      	beq.n	402b18 <xQueueGenericSendFromISR+0xa4>
  402a86:	461e      	mov	r6, r3
  402a88:	4615      	mov	r5, r2
  402a8a:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  402a8c:	4b35      	ldr	r3, [pc, #212]	; (402b64 <xQueueGenericSendFromISR+0xf0>)
  402a8e:	4798      	blx	r3
	__asm volatile
  402a90:	f3ef 8711 	mrs	r7, BASEPRI
  402a94:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a98:	b672      	cpsid	i
  402a9a:	f383 8811 	msr	BASEPRI, r3
  402a9e:	f3bf 8f6f 	isb	sy
  402aa2:	f3bf 8f4f 	dsb	sy
  402aa6:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  402aa8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402aaa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  402aac:	429a      	cmp	r2, r3
  402aae:	d301      	bcc.n	402ab4 <xQueueGenericSendFromISR+0x40>
  402ab0:	2e02      	cmp	r6, #2
  402ab2:	d14f      	bne.n	402b54 <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  402ab4:	4632      	mov	r2, r6
  402ab6:	4641      	mov	r1, r8
  402ab8:	4620      	mov	r0, r4
  402aba:	4b2b      	ldr	r3, [pc, #172]	; (402b68 <xQueueGenericSendFromISR+0xf4>)
  402abc:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  402abe:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
  402ac4:	d141      	bne.n	402b4a <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  402ac6:	6d63      	ldr	r3, [r4, #84]	; 0x54
  402ac8:	2b00      	cmp	r3, #0
  402aca:	d033      	beq.n	402b34 <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  402acc:	4631      	mov	r1, r6
  402ace:	4620      	mov	r0, r4
  402ad0:	4b26      	ldr	r3, [pc, #152]	; (402b6c <xQueueGenericSendFromISR+0xf8>)
  402ad2:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  402ad4:	2d00      	cmp	r5, #0
  402ad6:	d03f      	beq.n	402b58 <xQueueGenericSendFromISR+0xe4>
  402ad8:	2801      	cmp	r0, #1
  402ada:	d13d      	bne.n	402b58 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  402adc:	6028      	str	r0, [r5, #0]
	__asm volatile
  402ade:	f387 8811 	msr	BASEPRI, r7
}
  402ae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  402ae6:	f04f 0380 	mov.w	r3, #128	; 0x80
  402aea:	b672      	cpsid	i
  402aec:	f383 8811 	msr	BASEPRI, r3
  402af0:	f3bf 8f6f 	isb	sy
  402af4:	f3bf 8f4f 	dsb	sy
  402af8:	b662      	cpsie	i
  402afa:	e7fe      	b.n	402afa <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402afc:	6c00      	ldr	r0, [r0, #64]	; 0x40
  402afe:	2800      	cmp	r0, #0
  402b00:	d0bf      	beq.n	402a82 <xQueueGenericSendFromISR+0xe>
  402b02:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b06:	b672      	cpsid	i
  402b08:	f383 8811 	msr	BASEPRI, r3
  402b0c:	f3bf 8f6f 	isb	sy
  402b10:	f3bf 8f4f 	dsb	sy
  402b14:	b662      	cpsie	i
  402b16:	e7fe      	b.n	402b16 <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  402b18:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  402b1a:	2801      	cmp	r0, #1
  402b1c:	d0b3      	beq.n	402a86 <xQueueGenericSendFromISR+0x12>
  402b1e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b22:	b672      	cpsid	i
  402b24:	f383 8811 	msr	BASEPRI, r3
  402b28:	f3bf 8f6f 	isb	sy
  402b2c:	f3bf 8f4f 	dsb	sy
  402b30:	b662      	cpsie	i
  402b32:	e7fe      	b.n	402b32 <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402b34:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402b36:	b18b      	cbz	r3, 402b5c <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402b38:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402b3c:	4b0c      	ldr	r3, [pc, #48]	; (402b70 <xQueueGenericSendFromISR+0xfc>)
  402b3e:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  402b40:	b175      	cbz	r5, 402b60 <xQueueGenericSendFromISR+0xec>
  402b42:	b168      	cbz	r0, 402b60 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  402b44:	2001      	movs	r0, #1
  402b46:	6028      	str	r0, [r5, #0]
  402b48:	e7c9      	b.n	402ade <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  402b4a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402b4c:	3301      	adds	r3, #1
  402b4e:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  402b50:	2001      	movs	r0, #1
  402b52:	e7c4      	b.n	402ade <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  402b54:	2000      	movs	r0, #0
  402b56:	e7c2      	b.n	402ade <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  402b58:	2001      	movs	r0, #1
  402b5a:	e7c0      	b.n	402ade <xQueueGenericSendFromISR+0x6a>
  402b5c:	2001      	movs	r0, #1
  402b5e:	e7be      	b.n	402ade <xQueueGenericSendFromISR+0x6a>
  402b60:	2001      	movs	r0, #1
  402b62:	e7bc      	b.n	402ade <xQueueGenericSendFromISR+0x6a>
  402b64:	004024ed 	.word	0x004024ed
  402b68:	004025a5 	.word	0x004025a5
  402b6c:	0040262d 	.word	0x0040262d
  402b70:	0040369d 	.word	0x0040369d

00402b74 <xQueueGenericReceive>:
{
  402b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b78:	b084      	sub	sp, #16
  402b7a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  402b7c:	b198      	cbz	r0, 402ba6 <xQueueGenericReceive+0x32>
  402b7e:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402b80:	b1e1      	cbz	r1, 402bbc <xQueueGenericReceive+0x48>
  402b82:	4698      	mov	r8, r3
  402b84:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  402b86:	4b61      	ldr	r3, [pc, #388]	; (402d0c <xQueueGenericReceive+0x198>)
  402b88:	4798      	blx	r3
  402b8a:	bb28      	cbnz	r0, 402bd8 <xQueueGenericReceive+0x64>
  402b8c:	9b01      	ldr	r3, [sp, #4]
  402b8e:	b353      	cbz	r3, 402be6 <xQueueGenericReceive+0x72>
  402b90:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b94:	b672      	cpsid	i
  402b96:	f383 8811 	msr	BASEPRI, r3
  402b9a:	f3bf 8f6f 	isb	sy
  402b9e:	f3bf 8f4f 	dsb	sy
  402ba2:	b662      	cpsie	i
  402ba4:	e7fe      	b.n	402ba4 <xQueueGenericReceive+0x30>
  402ba6:	f04f 0380 	mov.w	r3, #128	; 0x80
  402baa:	b672      	cpsid	i
  402bac:	f383 8811 	msr	BASEPRI, r3
  402bb0:	f3bf 8f6f 	isb	sy
  402bb4:	f3bf 8f4f 	dsb	sy
  402bb8:	b662      	cpsie	i
  402bba:	e7fe      	b.n	402bba <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  402bbc:	6c02      	ldr	r2, [r0, #64]	; 0x40
  402bbe:	2a00      	cmp	r2, #0
  402bc0:	d0df      	beq.n	402b82 <xQueueGenericReceive+0xe>
  402bc2:	f04f 0380 	mov.w	r3, #128	; 0x80
  402bc6:	b672      	cpsid	i
  402bc8:	f383 8811 	msr	BASEPRI, r3
  402bcc:	f3bf 8f6f 	isb	sy
  402bd0:	f3bf 8f4f 	dsb	sy
  402bd4:	b662      	cpsie	i
  402bd6:	e7fe      	b.n	402bd6 <xQueueGenericReceive+0x62>
  402bd8:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  402bda:	4d4d      	ldr	r5, [pc, #308]	; (402d10 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  402bdc:	f8df a160 	ldr.w	sl, [pc, #352]	; 402d40 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  402be0:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402d20 <xQueueGenericReceive+0x1ac>
  402be4:	e04b      	b.n	402c7e <xQueueGenericReceive+0x10a>
  402be6:	2600      	movs	r6, #0
  402be8:	e7f7      	b.n	402bda <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  402bea:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  402bec:	4639      	mov	r1, r7
  402bee:	4620      	mov	r0, r4
  402bf0:	4b48      	ldr	r3, [pc, #288]	; (402d14 <xQueueGenericReceive+0x1a0>)
  402bf2:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  402bf4:	f1b8 0f00 	cmp.w	r8, #0
  402bf8:	d11d      	bne.n	402c36 <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  402bfa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402bfc:	3b01      	subs	r3, #1
  402bfe:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402c00:	6823      	ldr	r3, [r4, #0]
  402c02:	b913      	cbnz	r3, 402c0a <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  402c04:	4b44      	ldr	r3, [pc, #272]	; (402d18 <xQueueGenericReceive+0x1a4>)
  402c06:	4798      	blx	r3
  402c08:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  402c0a:	6923      	ldr	r3, [r4, #16]
  402c0c:	b16b      	cbz	r3, 402c2a <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  402c0e:	f104 0010 	add.w	r0, r4, #16
  402c12:	4b42      	ldr	r3, [pc, #264]	; (402d1c <xQueueGenericReceive+0x1a8>)
  402c14:	4798      	blx	r3
  402c16:	2801      	cmp	r0, #1
  402c18:	d107      	bne.n	402c2a <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402c1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402c1e:	4b40      	ldr	r3, [pc, #256]	; (402d20 <xQueueGenericReceive+0x1ac>)
  402c20:	601a      	str	r2, [r3, #0]
  402c22:	f3bf 8f4f 	dsb	sy
  402c26:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  402c2a:	4b3e      	ldr	r3, [pc, #248]	; (402d24 <xQueueGenericReceive+0x1b0>)
  402c2c:	4798      	blx	r3
				return pdPASS;
  402c2e:	2001      	movs	r0, #1
}
  402c30:	b004      	add	sp, #16
  402c32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  402c36:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  402c38:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402c3a:	2b00      	cmp	r3, #0
  402c3c:	d0f5      	beq.n	402c2a <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  402c3e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402c42:	4b36      	ldr	r3, [pc, #216]	; (402d1c <xQueueGenericReceive+0x1a8>)
  402c44:	4798      	blx	r3
  402c46:	2800      	cmp	r0, #0
  402c48:	d0ef      	beq.n	402c2a <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  402c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402c4e:	4b34      	ldr	r3, [pc, #208]	; (402d20 <xQueueGenericReceive+0x1ac>)
  402c50:	601a      	str	r2, [r3, #0]
  402c52:	f3bf 8f4f 	dsb	sy
  402c56:	f3bf 8f6f 	isb	sy
  402c5a:	e7e6      	b.n	402c2a <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  402c5c:	4b31      	ldr	r3, [pc, #196]	; (402d24 <xQueueGenericReceive+0x1b0>)
  402c5e:	4798      	blx	r3
					return errQUEUE_EMPTY;
  402c60:	2000      	movs	r0, #0
  402c62:	e7e5      	b.n	402c30 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  402c64:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  402c66:	6860      	ldr	r0, [r4, #4]
  402c68:	4b2f      	ldr	r3, [pc, #188]	; (402d28 <xQueueGenericReceive+0x1b4>)
  402c6a:	4798      	blx	r3
						taskEXIT_CRITICAL();
  402c6c:	4b2d      	ldr	r3, [pc, #180]	; (402d24 <xQueueGenericReceive+0x1b0>)
  402c6e:	4798      	blx	r3
  402c70:	e030      	b.n	402cd4 <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  402c72:	4620      	mov	r0, r4
  402c74:	4b2d      	ldr	r3, [pc, #180]	; (402d2c <xQueueGenericReceive+0x1b8>)
  402c76:	4798      	blx	r3
				( void ) xTaskResumeAll();
  402c78:	4b2d      	ldr	r3, [pc, #180]	; (402d30 <xQueueGenericReceive+0x1bc>)
  402c7a:	4798      	blx	r3
  402c7c:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  402c7e:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  402c80:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402c82:	2b00      	cmp	r3, #0
  402c84:	d1b1      	bne.n	402bea <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  402c86:	9b01      	ldr	r3, [sp, #4]
  402c88:	2b00      	cmp	r3, #0
  402c8a:	d0e7      	beq.n	402c5c <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402c8c:	b90e      	cbnz	r6, 402c92 <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402c8e:	a802      	add	r0, sp, #8
  402c90:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  402c92:	4b24      	ldr	r3, [pc, #144]	; (402d24 <xQueueGenericReceive+0x1b0>)
  402c94:	4798      	blx	r3
		vTaskSuspendAll();
  402c96:	4b27      	ldr	r3, [pc, #156]	; (402d34 <xQueueGenericReceive+0x1c0>)
  402c98:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402c9a:	47a8      	blx	r5
  402c9c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402ca2:	d101      	bne.n	402ca8 <xQueueGenericReceive+0x134>
  402ca4:	2300      	movs	r3, #0
  402ca6:	6463      	str	r3, [r4, #68]	; 0x44
  402ca8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402caa:	f1b3 3fff 	cmp.w	r3, #4294967295
  402cae:	d101      	bne.n	402cb4 <xQueueGenericReceive+0x140>
  402cb0:	2300      	movs	r3, #0
  402cb2:	64a3      	str	r3, [r4, #72]	; 0x48
  402cb4:	4b1b      	ldr	r3, [pc, #108]	; (402d24 <xQueueGenericReceive+0x1b0>)
  402cb6:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402cb8:	a901      	add	r1, sp, #4
  402cba:	a802      	add	r0, sp, #8
  402cbc:	4b1e      	ldr	r3, [pc, #120]	; (402d38 <xQueueGenericReceive+0x1c4>)
  402cbe:	4798      	blx	r3
  402cc0:	b9e8      	cbnz	r0, 402cfe <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  402cc2:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  402cc4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  402cc6:	4b17      	ldr	r3, [pc, #92]	; (402d24 <xQueueGenericReceive+0x1b0>)
  402cc8:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402cca:	2e00      	cmp	r6, #0
  402ccc:	d1d1      	bne.n	402c72 <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402cce:	6823      	ldr	r3, [r4, #0]
  402cd0:	2b00      	cmp	r3, #0
  402cd2:	d0c7      	beq.n	402c64 <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  402cd4:	9901      	ldr	r1, [sp, #4]
  402cd6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402cda:	4b18      	ldr	r3, [pc, #96]	; (402d3c <xQueueGenericReceive+0x1c8>)
  402cdc:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402cde:	4620      	mov	r0, r4
  402ce0:	4b12      	ldr	r3, [pc, #72]	; (402d2c <xQueueGenericReceive+0x1b8>)
  402ce2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402ce4:	4b12      	ldr	r3, [pc, #72]	; (402d30 <xQueueGenericReceive+0x1bc>)
  402ce6:	4798      	blx	r3
  402ce8:	2800      	cmp	r0, #0
  402cea:	d1c7      	bne.n	402c7c <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402cec:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402cf0:	f8c9 3000 	str.w	r3, [r9]
  402cf4:	f3bf 8f4f 	dsb	sy
  402cf8:	f3bf 8f6f 	isb	sy
  402cfc:	e7be      	b.n	402c7c <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402cfe:	4620      	mov	r0, r4
  402d00:	4b0a      	ldr	r3, [pc, #40]	; (402d2c <xQueueGenericReceive+0x1b8>)
  402d02:	4798      	blx	r3
			( void ) xTaskResumeAll();
  402d04:	4b0a      	ldr	r3, [pc, #40]	; (402d30 <xQueueGenericReceive+0x1bc>)
  402d06:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402d08:	2000      	movs	r0, #0
  402d0a:	e791      	b.n	402c30 <xQueueGenericReceive+0xbc>
  402d0c:	00403805 	.word	0x00403805
  402d10:	004022f5 	.word	0x004022f5
  402d14:	004026b5 	.word	0x004026b5
  402d18:	00403985 	.word	0x00403985
  402d1c:	0040369d 	.word	0x0040369d
  402d20:	e000ed04 	.word	0xe000ed04
  402d24:	00402341 	.word	0x00402341
  402d28:	00403825 	.word	0x00403825
  402d2c:	004026dd 	.word	0x004026dd
  402d30:	00403281 	.word	0x00403281
  402d34:	00403119 	.word	0x00403119
  402d38:	00403765 	.word	0x00403765
  402d3c:	00403599 	.word	0x00403599
  402d40:	00403735 	.word	0x00403735

00402d44 <vQueueAddToRegistry>:
	{
  402d44:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  402d46:	4b0b      	ldr	r3, [pc, #44]	; (402d74 <vQueueAddToRegistry+0x30>)
  402d48:	681b      	ldr	r3, [r3, #0]
  402d4a:	b153      	cbz	r3, 402d62 <vQueueAddToRegistry+0x1e>
  402d4c:	2301      	movs	r3, #1
  402d4e:	4c09      	ldr	r4, [pc, #36]	; (402d74 <vQueueAddToRegistry+0x30>)
  402d50:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  402d54:	b132      	cbz	r2, 402d64 <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402d56:	3301      	adds	r3, #1
  402d58:	2b08      	cmp	r3, #8
  402d5a:	d1f9      	bne.n	402d50 <vQueueAddToRegistry+0xc>
	}
  402d5c:	f85d 4b04 	ldr.w	r4, [sp], #4
  402d60:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  402d62:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  402d64:	4a03      	ldr	r2, [pc, #12]	; (402d74 <vQueueAddToRegistry+0x30>)
  402d66:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  402d6a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  402d6e:	6058      	str	r0, [r3, #4]
				break;
  402d70:	e7f4      	b.n	402d5c <vQueueAddToRegistry+0x18>
  402d72:	bf00      	nop
  402d74:	20400df4 	.word	0x20400df4

00402d78 <vQueueWaitForMessageRestricted>:
	{
  402d78:	b570      	push	{r4, r5, r6, lr}
  402d7a:	4604      	mov	r4, r0
  402d7c:	460d      	mov	r5, r1
  402d7e:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  402d80:	4b0f      	ldr	r3, [pc, #60]	; (402dc0 <vQueueWaitForMessageRestricted+0x48>)
  402d82:	4798      	blx	r3
  402d84:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402d86:	f1b3 3fff 	cmp.w	r3, #4294967295
  402d8a:	d00b      	beq.n	402da4 <vQueueWaitForMessageRestricted+0x2c>
  402d8c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402d92:	d00a      	beq.n	402daa <vQueueWaitForMessageRestricted+0x32>
  402d94:	4b0b      	ldr	r3, [pc, #44]	; (402dc4 <vQueueWaitForMessageRestricted+0x4c>)
  402d96:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  402d98:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402d9a:	b14b      	cbz	r3, 402db0 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402d9c:	4620      	mov	r0, r4
  402d9e:	4b0a      	ldr	r3, [pc, #40]	; (402dc8 <vQueueWaitForMessageRestricted+0x50>)
  402da0:	4798      	blx	r3
  402da2:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  402da4:	2300      	movs	r3, #0
  402da6:	6463      	str	r3, [r4, #68]	; 0x44
  402da8:	e7f0      	b.n	402d8c <vQueueWaitForMessageRestricted+0x14>
  402daa:	2300      	movs	r3, #0
  402dac:	64a3      	str	r3, [r4, #72]	; 0x48
  402dae:	e7f1      	b.n	402d94 <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402db0:	4632      	mov	r2, r6
  402db2:	4629      	mov	r1, r5
  402db4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402db8:	4b04      	ldr	r3, [pc, #16]	; (402dcc <vQueueWaitForMessageRestricted+0x54>)
  402dba:	4798      	blx	r3
  402dbc:	e7ee      	b.n	402d9c <vQueueWaitForMessageRestricted+0x24>
  402dbe:	bf00      	nop
  402dc0:	004022f5 	.word	0x004022f5
  402dc4:	00402341 	.word	0x00402341
  402dc8:	004026dd 	.word	0x004026dd
  402dcc:	0040361d 	.word	0x0040361d

00402dd0 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402dd0:	4b08      	ldr	r3, [pc, #32]	; (402df4 <prvResetNextTaskUnblockTime+0x24>)
  402dd2:	681b      	ldr	r3, [r3, #0]
  402dd4:	681b      	ldr	r3, [r3, #0]
  402dd6:	b13b      	cbz	r3, 402de8 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402dd8:	4b06      	ldr	r3, [pc, #24]	; (402df4 <prvResetNextTaskUnblockTime+0x24>)
  402dda:	681b      	ldr	r3, [r3, #0]
  402ddc:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  402dde:	68db      	ldr	r3, [r3, #12]
  402de0:	685a      	ldr	r2, [r3, #4]
  402de2:	4b05      	ldr	r3, [pc, #20]	; (402df8 <prvResetNextTaskUnblockTime+0x28>)
  402de4:	601a      	str	r2, [r3, #0]
  402de6:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402de8:	f04f 32ff 	mov.w	r2, #4294967295
  402dec:	4b02      	ldr	r3, [pc, #8]	; (402df8 <prvResetNextTaskUnblockTime+0x28>)
  402dee:	601a      	str	r2, [r3, #0]
  402df0:	4770      	bx	lr
  402df2:	bf00      	nop
  402df4:	20400c80 	.word	0x20400c80
  402df8:	20400d2c 	.word	0x20400d2c

00402dfc <prvAddCurrentTaskToDelayedList>:
{
  402dfc:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402dfe:	4b0f      	ldr	r3, [pc, #60]	; (402e3c <prvAddCurrentTaskToDelayedList+0x40>)
  402e00:	681b      	ldr	r3, [r3, #0]
  402e02:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  402e04:	4b0e      	ldr	r3, [pc, #56]	; (402e40 <prvAddCurrentTaskToDelayedList+0x44>)
  402e06:	681b      	ldr	r3, [r3, #0]
  402e08:	4298      	cmp	r0, r3
  402e0a:	d30e      	bcc.n	402e2a <prvAddCurrentTaskToDelayedList+0x2e>
  402e0c:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402e0e:	4b0d      	ldr	r3, [pc, #52]	; (402e44 <prvAddCurrentTaskToDelayedList+0x48>)
  402e10:	6818      	ldr	r0, [r3, #0]
  402e12:	4b0a      	ldr	r3, [pc, #40]	; (402e3c <prvAddCurrentTaskToDelayedList+0x40>)
  402e14:	6819      	ldr	r1, [r3, #0]
  402e16:	3104      	adds	r1, #4
  402e18:	4b0b      	ldr	r3, [pc, #44]	; (402e48 <prvAddCurrentTaskToDelayedList+0x4c>)
  402e1a:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402e1c:	4b0b      	ldr	r3, [pc, #44]	; (402e4c <prvAddCurrentTaskToDelayedList+0x50>)
  402e1e:	681b      	ldr	r3, [r3, #0]
  402e20:	429c      	cmp	r4, r3
  402e22:	d201      	bcs.n	402e28 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  402e24:	4b09      	ldr	r3, [pc, #36]	; (402e4c <prvAddCurrentTaskToDelayedList+0x50>)
  402e26:	601c      	str	r4, [r3, #0]
  402e28:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402e2a:	4b09      	ldr	r3, [pc, #36]	; (402e50 <prvAddCurrentTaskToDelayedList+0x54>)
  402e2c:	6818      	ldr	r0, [r3, #0]
  402e2e:	4b03      	ldr	r3, [pc, #12]	; (402e3c <prvAddCurrentTaskToDelayedList+0x40>)
  402e30:	6819      	ldr	r1, [r3, #0]
  402e32:	3104      	adds	r1, #4
  402e34:	4b04      	ldr	r3, [pc, #16]	; (402e48 <prvAddCurrentTaskToDelayedList+0x4c>)
  402e36:	4798      	blx	r3
  402e38:	bd10      	pop	{r4, pc}
  402e3a:	bf00      	nop
  402e3c:	20400c7c 	.word	0x20400c7c
  402e40:	20400d74 	.word	0x20400d74
  402e44:	20400c80 	.word	0x20400c80
  402e48:	004021dd 	.word	0x004021dd
  402e4c:	20400d2c 	.word	0x20400d2c
  402e50:	20400c84 	.word	0x20400c84

00402e54 <xTaskGenericCreate>:
{
  402e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402e58:	b083      	sub	sp, #12
  402e5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  402e5c:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  402e60:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  402e62:	b160      	cbz	r0, 402e7e <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  402e64:	2d04      	cmp	r5, #4
  402e66:	d915      	bls.n	402e94 <xTaskGenericCreate+0x40>
  402e68:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e6c:	b672      	cpsid	i
  402e6e:	f383 8811 	msr	BASEPRI, r3
  402e72:	f3bf 8f6f 	isb	sy
  402e76:	f3bf 8f4f 	dsb	sy
  402e7a:	b662      	cpsie	i
  402e7c:	e7fe      	b.n	402e7c <xTaskGenericCreate+0x28>
  402e7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e82:	b672      	cpsid	i
  402e84:	f383 8811 	msr	BASEPRI, r3
  402e88:	f3bf 8f6f 	isb	sy
  402e8c:	f3bf 8f4f 	dsb	sy
  402e90:	b662      	cpsie	i
  402e92:	e7fe      	b.n	402e92 <xTaskGenericCreate+0x3e>
  402e94:	9001      	str	r0, [sp, #4]
  402e96:	4698      	mov	r8, r3
  402e98:	4691      	mov	r9, r2
  402e9a:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402e9c:	b936      	cbnz	r6, 402eac <xTaskGenericCreate+0x58>
  402e9e:	0090      	lsls	r0, r2, #2
  402ea0:	4b62      	ldr	r3, [pc, #392]	; (40302c <xTaskGenericCreate+0x1d8>)
  402ea2:	4798      	blx	r3
		if( pxStack != NULL )
  402ea4:	4606      	mov	r6, r0
  402ea6:	2800      	cmp	r0, #0
  402ea8:	f000 809e 	beq.w	402fe8 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  402eac:	2058      	movs	r0, #88	; 0x58
  402eae:	4b5f      	ldr	r3, [pc, #380]	; (40302c <xTaskGenericCreate+0x1d8>)
  402eb0:	4798      	blx	r3
			if( pxNewTCB != NULL )
  402eb2:	4604      	mov	r4, r0
  402eb4:	2800      	cmp	r0, #0
  402eb6:	f000 8094 	beq.w	402fe2 <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  402eba:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  402ebc:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402ec0:	21a5      	movs	r1, #165	; 0xa5
  402ec2:	4630      	mov	r0, r6
  402ec4:	4b5a      	ldr	r3, [pc, #360]	; (403030 <xTaskGenericCreate+0x1dc>)
  402ec6:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  402ec8:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  402ecc:	444e      	add	r6, r9
  402ece:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402ed0:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  402ed4:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402ed8:	783b      	ldrb	r3, [r7, #0]
  402eda:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  402ede:	783b      	ldrb	r3, [r7, #0]
  402ee0:	2b00      	cmp	r3, #0
  402ee2:	f040 8084 	bne.w	402fee <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  402ee6:	2700      	movs	r7, #0
  402ee8:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  402eec:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  402eee:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402ef0:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  402ef2:	f104 0904 	add.w	r9, r4, #4
  402ef6:	4648      	mov	r0, r9
  402ef8:	f8df b184 	ldr.w	fp, [pc, #388]	; 403080 <xTaskGenericCreate+0x22c>
  402efc:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402efe:	f104 0018 	add.w	r0, r4, #24
  402f02:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  402f04:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402f06:	f1c5 0305 	rsb	r3, r5, #5
  402f0a:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402f0c:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  402f0e:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  402f10:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  402f14:	4642      	mov	r2, r8
  402f16:	9901      	ldr	r1, [sp, #4]
  402f18:	4630      	mov	r0, r6
  402f1a:	4b46      	ldr	r3, [pc, #280]	; (403034 <xTaskGenericCreate+0x1e0>)
  402f1c:	4798      	blx	r3
  402f1e:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402f20:	f1ba 0f00 	cmp.w	sl, #0
  402f24:	d001      	beq.n	402f2a <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  402f26:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  402f2a:	4b43      	ldr	r3, [pc, #268]	; (403038 <xTaskGenericCreate+0x1e4>)
  402f2c:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  402f2e:	4a43      	ldr	r2, [pc, #268]	; (40303c <xTaskGenericCreate+0x1e8>)
  402f30:	6813      	ldr	r3, [r2, #0]
  402f32:	3301      	adds	r3, #1
  402f34:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  402f36:	4b42      	ldr	r3, [pc, #264]	; (403040 <xTaskGenericCreate+0x1ec>)
  402f38:	681b      	ldr	r3, [r3, #0]
  402f3a:	2b00      	cmp	r3, #0
  402f3c:	d166      	bne.n	40300c <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  402f3e:	4b40      	ldr	r3, [pc, #256]	; (403040 <xTaskGenericCreate+0x1ec>)
  402f40:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  402f42:	6813      	ldr	r3, [r2, #0]
  402f44:	2b01      	cmp	r3, #1
  402f46:	d121      	bne.n	402f8c <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  402f48:	4f3e      	ldr	r7, [pc, #248]	; (403044 <xTaskGenericCreate+0x1f0>)
  402f4a:	4638      	mov	r0, r7
  402f4c:	4e3e      	ldr	r6, [pc, #248]	; (403048 <xTaskGenericCreate+0x1f4>)
  402f4e:	47b0      	blx	r6
  402f50:	f107 0014 	add.w	r0, r7, #20
  402f54:	47b0      	blx	r6
  402f56:	f107 0028 	add.w	r0, r7, #40	; 0x28
  402f5a:	47b0      	blx	r6
  402f5c:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  402f60:	47b0      	blx	r6
  402f62:	f107 0050 	add.w	r0, r7, #80	; 0x50
  402f66:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  402f68:	f8df 8118 	ldr.w	r8, [pc, #280]	; 403084 <xTaskGenericCreate+0x230>
  402f6c:	4640      	mov	r0, r8
  402f6e:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  402f70:	4f36      	ldr	r7, [pc, #216]	; (40304c <xTaskGenericCreate+0x1f8>)
  402f72:	4638      	mov	r0, r7
  402f74:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  402f76:	4836      	ldr	r0, [pc, #216]	; (403050 <xTaskGenericCreate+0x1fc>)
  402f78:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  402f7a:	4836      	ldr	r0, [pc, #216]	; (403054 <xTaskGenericCreate+0x200>)
  402f7c:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  402f7e:	4836      	ldr	r0, [pc, #216]	; (403058 <xTaskGenericCreate+0x204>)
  402f80:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  402f82:	4b36      	ldr	r3, [pc, #216]	; (40305c <xTaskGenericCreate+0x208>)
  402f84:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402f88:	4b35      	ldr	r3, [pc, #212]	; (403060 <xTaskGenericCreate+0x20c>)
  402f8a:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402f8c:	4a35      	ldr	r2, [pc, #212]	; (403064 <xTaskGenericCreate+0x210>)
  402f8e:	6813      	ldr	r3, [r2, #0]
  402f90:	3301      	adds	r3, #1
  402f92:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  402f94:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  402f96:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402f98:	4a33      	ldr	r2, [pc, #204]	; (403068 <xTaskGenericCreate+0x214>)
  402f9a:	6811      	ldr	r1, [r2, #0]
  402f9c:	2301      	movs	r3, #1
  402f9e:	4083      	lsls	r3, r0
  402fa0:	430b      	orrs	r3, r1
  402fa2:	6013      	str	r3, [r2, #0]
  402fa4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402fa8:	4649      	mov	r1, r9
  402faa:	4b26      	ldr	r3, [pc, #152]	; (403044 <xTaskGenericCreate+0x1f0>)
  402fac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402fb0:	4b2e      	ldr	r3, [pc, #184]	; (40306c <xTaskGenericCreate+0x218>)
  402fb2:	4798      	blx	r3
		taskEXIT_CRITICAL();
  402fb4:	4b2e      	ldr	r3, [pc, #184]	; (403070 <xTaskGenericCreate+0x21c>)
  402fb6:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  402fb8:	4b2e      	ldr	r3, [pc, #184]	; (403074 <xTaskGenericCreate+0x220>)
  402fba:	681b      	ldr	r3, [r3, #0]
  402fbc:	2b00      	cmp	r3, #0
  402fbe:	d031      	beq.n	403024 <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402fc0:	4b1f      	ldr	r3, [pc, #124]	; (403040 <xTaskGenericCreate+0x1ec>)
  402fc2:	681b      	ldr	r3, [r3, #0]
  402fc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402fc6:	429d      	cmp	r5, r3
  402fc8:	d92e      	bls.n	403028 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  402fca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402fce:	4b2a      	ldr	r3, [pc, #168]	; (403078 <xTaskGenericCreate+0x224>)
  402fd0:	601a      	str	r2, [r3, #0]
  402fd2:	f3bf 8f4f 	dsb	sy
  402fd6:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  402fda:	2001      	movs	r0, #1
}
  402fdc:	b003      	add	sp, #12
  402fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  402fe2:	4630      	mov	r0, r6
  402fe4:	4b25      	ldr	r3, [pc, #148]	; (40307c <xTaskGenericCreate+0x228>)
  402fe6:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402fe8:	f04f 30ff 	mov.w	r0, #4294967295
  402fec:	e7f6      	b.n	402fdc <xTaskGenericCreate+0x188>
  402fee:	463b      	mov	r3, r7
  402ff0:	f104 0234 	add.w	r2, r4, #52	; 0x34
  402ff4:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402ff6:	7859      	ldrb	r1, [r3, #1]
  402ff8:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  402ffc:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  403000:	2900      	cmp	r1, #0
  403002:	f43f af70 	beq.w	402ee6 <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  403006:	42bb      	cmp	r3, r7
  403008:	d1f5      	bne.n	402ff6 <xTaskGenericCreate+0x1a2>
  40300a:	e76c      	b.n	402ee6 <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  40300c:	4b19      	ldr	r3, [pc, #100]	; (403074 <xTaskGenericCreate+0x220>)
  40300e:	681b      	ldr	r3, [r3, #0]
  403010:	2b00      	cmp	r3, #0
  403012:	d1bb      	bne.n	402f8c <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  403014:	4b0a      	ldr	r3, [pc, #40]	; (403040 <xTaskGenericCreate+0x1ec>)
  403016:	681b      	ldr	r3, [r3, #0]
  403018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40301a:	429d      	cmp	r5, r3
  40301c:	d3b6      	bcc.n	402f8c <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  40301e:	4b08      	ldr	r3, [pc, #32]	; (403040 <xTaskGenericCreate+0x1ec>)
  403020:	601c      	str	r4, [r3, #0]
  403022:	e7b3      	b.n	402f8c <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  403024:	2001      	movs	r0, #1
  403026:	e7d9      	b.n	402fdc <xTaskGenericCreate+0x188>
  403028:	2001      	movs	r0, #1
	return xReturn;
  40302a:	e7d7      	b.n	402fdc <xTaskGenericCreate+0x188>
  40302c:	00402551 	.word	0x00402551
  403030:	0040733d 	.word	0x0040733d
  403034:	004022a9 	.word	0x004022a9
  403038:	004022f5 	.word	0x004022f5
  40303c:	20400cec 	.word	0x20400cec
  403040:	20400c7c 	.word	0x20400c7c
  403044:	20400c88 	.word	0x20400c88
  403048:	004021a9 	.word	0x004021a9
  40304c:	20400d18 	.word	0x20400d18
  403050:	20400d34 	.word	0x20400d34
  403054:	20400d60 	.word	0x20400d60
  403058:	20400d4c 	.word	0x20400d4c
  40305c:	20400c80 	.word	0x20400c80
  403060:	20400c84 	.word	0x20400c84
  403064:	20400cf8 	.word	0x20400cf8
  403068:	20400d00 	.word	0x20400d00
  40306c:	004021c5 	.word	0x004021c5
  403070:	00402341 	.word	0x00402341
  403074:	20400d48 	.word	0x20400d48
  403078:	e000ed04 	.word	0xe000ed04
  40307c:	00402581 	.word	0x00402581
  403080:	004021bf 	.word	0x004021bf
  403084:	20400d04 	.word	0x20400d04

00403088 <vTaskStartScheduler>:
{
  403088:	b510      	push	{r4, lr}
  40308a:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  40308c:	2300      	movs	r3, #0
  40308e:	9303      	str	r3, [sp, #12]
  403090:	9302      	str	r3, [sp, #8]
  403092:	9301      	str	r3, [sp, #4]
  403094:	9300      	str	r3, [sp, #0]
  403096:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40309a:	4917      	ldr	r1, [pc, #92]	; (4030f8 <vTaskStartScheduler+0x70>)
  40309c:	4817      	ldr	r0, [pc, #92]	; (4030fc <vTaskStartScheduler+0x74>)
  40309e:	4c18      	ldr	r4, [pc, #96]	; (403100 <vTaskStartScheduler+0x78>)
  4030a0:	47a0      	blx	r4
		if( xReturn == pdPASS )
  4030a2:	2801      	cmp	r0, #1
  4030a4:	d00b      	beq.n	4030be <vTaskStartScheduler+0x36>
		configASSERT( xReturn );
  4030a6:	bb20      	cbnz	r0, 4030f2 <vTaskStartScheduler+0x6a>
  4030a8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4030ac:	b672      	cpsid	i
  4030ae:	f383 8811 	msr	BASEPRI, r3
  4030b2:	f3bf 8f6f 	isb	sy
  4030b6:	f3bf 8f4f 	dsb	sy
  4030ba:	b662      	cpsie	i
  4030bc:	e7fe      	b.n	4030bc <vTaskStartScheduler+0x34>
			xReturn = xTimerCreateTimerTask();
  4030be:	4b11      	ldr	r3, [pc, #68]	; (403104 <vTaskStartScheduler+0x7c>)
  4030c0:	4798      	blx	r3
	if( xReturn == pdPASS )
  4030c2:	2801      	cmp	r0, #1
  4030c4:	d1ef      	bne.n	4030a6 <vTaskStartScheduler+0x1e>
  4030c6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4030ca:	b672      	cpsid	i
  4030cc:	f383 8811 	msr	BASEPRI, r3
  4030d0:	f3bf 8f6f 	isb	sy
  4030d4:	f3bf 8f4f 	dsb	sy
  4030d8:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  4030da:	f04f 32ff 	mov.w	r2, #4294967295
  4030de:	4b0a      	ldr	r3, [pc, #40]	; (403108 <vTaskStartScheduler+0x80>)
  4030e0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  4030e2:	2201      	movs	r2, #1
  4030e4:	4b09      	ldr	r3, [pc, #36]	; (40310c <vTaskStartScheduler+0x84>)
  4030e6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  4030e8:	2200      	movs	r2, #0
  4030ea:	4b09      	ldr	r3, [pc, #36]	; (403110 <vTaskStartScheduler+0x88>)
  4030ec:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  4030ee:	4b09      	ldr	r3, [pc, #36]	; (403114 <vTaskStartScheduler+0x8c>)
  4030f0:	4798      	blx	r3
}
  4030f2:	b004      	add	sp, #16
  4030f4:	bd10      	pop	{r4, pc}
  4030f6:	bf00      	nop
  4030f8:	0040be84 	.word	0x0040be84
  4030fc:	00403431 	.word	0x00403431
  403100:	00402e55 	.word	0x00402e55
  403104:	00403a71 	.word	0x00403a71
  403108:	20400d2c 	.word	0x20400d2c
  40310c:	20400d48 	.word	0x20400d48
  403110:	20400d74 	.word	0x20400d74
  403114:	00402429 	.word	0x00402429

00403118 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  403118:	4a02      	ldr	r2, [pc, #8]	; (403124 <vTaskSuspendAll+0xc>)
  40311a:	6813      	ldr	r3, [r2, #0]
  40311c:	3301      	adds	r3, #1
  40311e:	6013      	str	r3, [r2, #0]
  403120:	4770      	bx	lr
  403122:	bf00      	nop
  403124:	20400cf4 	.word	0x20400cf4

00403128 <xTaskGetTickCount>:
		xTicks = xTickCount;
  403128:	4b01      	ldr	r3, [pc, #4]	; (403130 <xTaskGetTickCount+0x8>)
  40312a:	6818      	ldr	r0, [r3, #0]
}
  40312c:	4770      	bx	lr
  40312e:	bf00      	nop
  403130:	20400d74 	.word	0x20400d74

00403134 <xTaskIncrementTick>:
{
  403134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  403138:	4b42      	ldr	r3, [pc, #264]	; (403244 <xTaskIncrementTick+0x110>)
  40313a:	681b      	ldr	r3, [r3, #0]
  40313c:	2b00      	cmp	r3, #0
  40313e:	d178      	bne.n	403232 <xTaskIncrementTick+0xfe>
		++xTickCount;
  403140:	4b41      	ldr	r3, [pc, #260]	; (403248 <xTaskIncrementTick+0x114>)
  403142:	681a      	ldr	r2, [r3, #0]
  403144:	3201      	adds	r2, #1
  403146:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  403148:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  40314a:	b9d6      	cbnz	r6, 403182 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  40314c:	4b3f      	ldr	r3, [pc, #252]	; (40324c <xTaskIncrementTick+0x118>)
  40314e:	681b      	ldr	r3, [r3, #0]
  403150:	681b      	ldr	r3, [r3, #0]
  403152:	b153      	cbz	r3, 40316a <xTaskIncrementTick+0x36>
  403154:	f04f 0380 	mov.w	r3, #128	; 0x80
  403158:	b672      	cpsid	i
  40315a:	f383 8811 	msr	BASEPRI, r3
  40315e:	f3bf 8f6f 	isb	sy
  403162:	f3bf 8f4f 	dsb	sy
  403166:	b662      	cpsie	i
  403168:	e7fe      	b.n	403168 <xTaskIncrementTick+0x34>
  40316a:	4a38      	ldr	r2, [pc, #224]	; (40324c <xTaskIncrementTick+0x118>)
  40316c:	6811      	ldr	r1, [r2, #0]
  40316e:	4b38      	ldr	r3, [pc, #224]	; (403250 <xTaskIncrementTick+0x11c>)
  403170:	6818      	ldr	r0, [r3, #0]
  403172:	6010      	str	r0, [r2, #0]
  403174:	6019      	str	r1, [r3, #0]
  403176:	4a37      	ldr	r2, [pc, #220]	; (403254 <xTaskIncrementTick+0x120>)
  403178:	6813      	ldr	r3, [r2, #0]
  40317a:	3301      	adds	r3, #1
  40317c:	6013      	str	r3, [r2, #0]
  40317e:	4b36      	ldr	r3, [pc, #216]	; (403258 <xTaskIncrementTick+0x124>)
  403180:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  403182:	4b36      	ldr	r3, [pc, #216]	; (40325c <xTaskIncrementTick+0x128>)
  403184:	681b      	ldr	r3, [r3, #0]
  403186:	429e      	cmp	r6, r3
  403188:	d218      	bcs.n	4031bc <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  40318a:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  40318c:	4b34      	ldr	r3, [pc, #208]	; (403260 <xTaskIncrementTick+0x12c>)
  40318e:	681b      	ldr	r3, [r3, #0]
  403190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  403192:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403196:	4a33      	ldr	r2, [pc, #204]	; (403264 <xTaskIncrementTick+0x130>)
  403198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  40319c:	2b02      	cmp	r3, #2
  40319e:	bf28      	it	cs
  4031a0:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  4031a2:	4b31      	ldr	r3, [pc, #196]	; (403268 <xTaskIncrementTick+0x134>)
  4031a4:	681b      	ldr	r3, [r3, #0]
  4031a6:	b90b      	cbnz	r3, 4031ac <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  4031a8:	4b30      	ldr	r3, [pc, #192]	; (40326c <xTaskIncrementTick+0x138>)
  4031aa:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  4031ac:	4b30      	ldr	r3, [pc, #192]	; (403270 <xTaskIncrementTick+0x13c>)
  4031ae:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  4031b0:	2b00      	cmp	r3, #0
}
  4031b2:	bf0c      	ite	eq
  4031b4:	4620      	moveq	r0, r4
  4031b6:	2001      	movne	r0, #1
  4031b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4031bc:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4031be:	f8df 908c 	ldr.w	r9, [pc, #140]	; 40324c <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4031c2:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 40327c <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  4031c6:	4f2b      	ldr	r7, [pc, #172]	; (403274 <xTaskIncrementTick+0x140>)
  4031c8:	e01f      	b.n	40320a <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  4031ca:	f04f 32ff 	mov.w	r2, #4294967295
  4031ce:	4b23      	ldr	r3, [pc, #140]	; (40325c <xTaskIncrementTick+0x128>)
  4031d0:	601a      	str	r2, [r3, #0]
						break;
  4031d2:	e7db      	b.n	40318c <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  4031d4:	4a21      	ldr	r2, [pc, #132]	; (40325c <xTaskIncrementTick+0x128>)
  4031d6:	6013      	str	r3, [r2, #0]
							break;
  4031d8:	e7d8      	b.n	40318c <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4031da:	f105 0018 	add.w	r0, r5, #24
  4031de:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  4031e0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4031e2:	683a      	ldr	r2, [r7, #0]
  4031e4:	2301      	movs	r3, #1
  4031e6:	4083      	lsls	r3, r0
  4031e8:	4313      	orrs	r3, r2
  4031ea:	603b      	str	r3, [r7, #0]
  4031ec:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4031f0:	4651      	mov	r1, sl
  4031f2:	4b1c      	ldr	r3, [pc, #112]	; (403264 <xTaskIncrementTick+0x130>)
  4031f4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4031f8:	4b1f      	ldr	r3, [pc, #124]	; (403278 <xTaskIncrementTick+0x144>)
  4031fa:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4031fc:	4b18      	ldr	r3, [pc, #96]	; (403260 <xTaskIncrementTick+0x12c>)
  4031fe:	681b      	ldr	r3, [r3, #0]
  403200:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  403202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  403204:	429a      	cmp	r2, r3
  403206:	bf28      	it	cs
  403208:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40320a:	f8d9 3000 	ldr.w	r3, [r9]
  40320e:	681b      	ldr	r3, [r3, #0]
  403210:	2b00      	cmp	r3, #0
  403212:	d0da      	beq.n	4031ca <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  403214:	f8d9 3000 	ldr.w	r3, [r9]
  403218:	68db      	ldr	r3, [r3, #12]
  40321a:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  40321c:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  40321e:	429e      	cmp	r6, r3
  403220:	d3d8      	bcc.n	4031d4 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  403222:	f105 0a04 	add.w	sl, r5, #4
  403226:	4650      	mov	r0, sl
  403228:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  40322a:	6aab      	ldr	r3, [r5, #40]	; 0x28
  40322c:	2b00      	cmp	r3, #0
  40322e:	d1d4      	bne.n	4031da <xTaskIncrementTick+0xa6>
  403230:	e7d6      	b.n	4031e0 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  403232:	4a0d      	ldr	r2, [pc, #52]	; (403268 <xTaskIncrementTick+0x134>)
  403234:	6813      	ldr	r3, [r2, #0]
  403236:	3301      	adds	r3, #1
  403238:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  40323a:	4b0c      	ldr	r3, [pc, #48]	; (40326c <xTaskIncrementTick+0x138>)
  40323c:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  40323e:	2400      	movs	r4, #0
  403240:	e7b4      	b.n	4031ac <xTaskIncrementTick+0x78>
  403242:	bf00      	nop
  403244:	20400cf4 	.word	0x20400cf4
  403248:	20400d74 	.word	0x20400d74
  40324c:	20400c80 	.word	0x20400c80
  403250:	20400c84 	.word	0x20400c84
  403254:	20400d30 	.word	0x20400d30
  403258:	00402dd1 	.word	0x00402dd1
  40325c:	20400d2c 	.word	0x20400d2c
  403260:	20400c7c 	.word	0x20400c7c
  403264:	20400c88 	.word	0x20400c88
  403268:	20400cf0 	.word	0x20400cf0
  40326c:	00404061 	.word	0x00404061
  403270:	20400d78 	.word	0x20400d78
  403274:	20400d00 	.word	0x20400d00
  403278:	004021c5 	.word	0x004021c5
  40327c:	00402211 	.word	0x00402211

00403280 <xTaskResumeAll>:
{
  403280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  403284:	4b38      	ldr	r3, [pc, #224]	; (403368 <xTaskResumeAll+0xe8>)
  403286:	681b      	ldr	r3, [r3, #0]
  403288:	b953      	cbnz	r3, 4032a0 <xTaskResumeAll+0x20>
  40328a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40328e:	b672      	cpsid	i
  403290:	f383 8811 	msr	BASEPRI, r3
  403294:	f3bf 8f6f 	isb	sy
  403298:	f3bf 8f4f 	dsb	sy
  40329c:	b662      	cpsie	i
  40329e:	e7fe      	b.n	40329e <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  4032a0:	4b32      	ldr	r3, [pc, #200]	; (40336c <xTaskResumeAll+0xec>)
  4032a2:	4798      	blx	r3
		--uxSchedulerSuspended;
  4032a4:	4b30      	ldr	r3, [pc, #192]	; (403368 <xTaskResumeAll+0xe8>)
  4032a6:	681a      	ldr	r2, [r3, #0]
  4032a8:	3a01      	subs	r2, #1
  4032aa:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4032ac:	681b      	ldr	r3, [r3, #0]
  4032ae:	2b00      	cmp	r3, #0
  4032b0:	d155      	bne.n	40335e <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  4032b2:	4b2f      	ldr	r3, [pc, #188]	; (403370 <xTaskResumeAll+0xf0>)
  4032b4:	681b      	ldr	r3, [r3, #0]
  4032b6:	2b00      	cmp	r3, #0
  4032b8:	d132      	bne.n	403320 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  4032ba:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4032bc:	4b2d      	ldr	r3, [pc, #180]	; (403374 <xTaskResumeAll+0xf4>)
  4032be:	4798      	blx	r3
}
  4032c0:	4620      	mov	r0, r4
  4032c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  4032c6:	68fb      	ldr	r3, [r7, #12]
  4032c8:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4032ca:	f104 0018 	add.w	r0, r4, #24
  4032ce:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4032d0:	f104 0804 	add.w	r8, r4, #4
  4032d4:	4640      	mov	r0, r8
  4032d6:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  4032d8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4032da:	682a      	ldr	r2, [r5, #0]
  4032dc:	2301      	movs	r3, #1
  4032de:	4083      	lsls	r3, r0
  4032e0:	4313      	orrs	r3, r2
  4032e2:	602b      	str	r3, [r5, #0]
  4032e4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4032e8:	4641      	mov	r1, r8
  4032ea:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  4032ee:	4b22      	ldr	r3, [pc, #136]	; (403378 <xTaskResumeAll+0xf8>)
  4032f0:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4032f2:	4b22      	ldr	r3, [pc, #136]	; (40337c <xTaskResumeAll+0xfc>)
  4032f4:	681b      	ldr	r3, [r3, #0]
  4032f6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4032f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4032fa:	429a      	cmp	r2, r3
  4032fc:	d20c      	bcs.n	403318 <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4032fe:	683b      	ldr	r3, [r7, #0]
  403300:	2b00      	cmp	r3, #0
  403302:	d1e0      	bne.n	4032c6 <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  403304:	4b1e      	ldr	r3, [pc, #120]	; (403380 <xTaskResumeAll+0x100>)
  403306:	681b      	ldr	r3, [r3, #0]
  403308:	b1db      	cbz	r3, 403342 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40330a:	4b1d      	ldr	r3, [pc, #116]	; (403380 <xTaskResumeAll+0x100>)
  40330c:	681b      	ldr	r3, [r3, #0]
  40330e:	b1c3      	cbz	r3, 403342 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  403310:	4e1c      	ldr	r6, [pc, #112]	; (403384 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  403312:	4d1d      	ldr	r5, [pc, #116]	; (403388 <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  403314:	4c1a      	ldr	r4, [pc, #104]	; (403380 <xTaskResumeAll+0x100>)
  403316:	e00e      	b.n	403336 <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  403318:	2201      	movs	r2, #1
  40331a:	4b1b      	ldr	r3, [pc, #108]	; (403388 <xTaskResumeAll+0x108>)
  40331c:	601a      	str	r2, [r3, #0]
  40331e:	e7ee      	b.n	4032fe <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  403320:	4f1a      	ldr	r7, [pc, #104]	; (40338c <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  403322:	4e1b      	ldr	r6, [pc, #108]	; (403390 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  403324:	4d1b      	ldr	r5, [pc, #108]	; (403394 <xTaskResumeAll+0x114>)
  403326:	f8df 9074 	ldr.w	r9, [pc, #116]	; 40339c <xTaskResumeAll+0x11c>
  40332a:	e7e8      	b.n	4032fe <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  40332c:	6823      	ldr	r3, [r4, #0]
  40332e:	3b01      	subs	r3, #1
  403330:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  403332:	6823      	ldr	r3, [r4, #0]
  403334:	b12b      	cbz	r3, 403342 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  403336:	47b0      	blx	r6
  403338:	2800      	cmp	r0, #0
  40333a:	d0f7      	beq.n	40332c <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  40333c:	2301      	movs	r3, #1
  40333e:	602b      	str	r3, [r5, #0]
  403340:	e7f4      	b.n	40332c <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  403342:	4b11      	ldr	r3, [pc, #68]	; (403388 <xTaskResumeAll+0x108>)
  403344:	681b      	ldr	r3, [r3, #0]
  403346:	2b01      	cmp	r3, #1
  403348:	d10b      	bne.n	403362 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  40334a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40334e:	4b12      	ldr	r3, [pc, #72]	; (403398 <xTaskResumeAll+0x118>)
  403350:	601a      	str	r2, [r3, #0]
  403352:	f3bf 8f4f 	dsb	sy
  403356:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  40335a:	2401      	movs	r4, #1
  40335c:	e7ae      	b.n	4032bc <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  40335e:	2400      	movs	r4, #0
  403360:	e7ac      	b.n	4032bc <xTaskResumeAll+0x3c>
  403362:	2400      	movs	r4, #0
  403364:	e7aa      	b.n	4032bc <xTaskResumeAll+0x3c>
  403366:	bf00      	nop
  403368:	20400cf4 	.word	0x20400cf4
  40336c:	004022f5 	.word	0x004022f5
  403370:	20400cec 	.word	0x20400cec
  403374:	00402341 	.word	0x00402341
  403378:	004021c5 	.word	0x004021c5
  40337c:	20400c7c 	.word	0x20400c7c
  403380:	20400cf0 	.word	0x20400cf0
  403384:	00403135 	.word	0x00403135
  403388:	20400d78 	.word	0x20400d78
  40338c:	20400d34 	.word	0x20400d34
  403390:	00402211 	.word	0x00402211
  403394:	20400d00 	.word	0x20400d00
  403398:	e000ed04 	.word	0xe000ed04
  40339c:	20400c88 	.word	0x20400c88

004033a0 <vTaskDelay>:
	{
  4033a0:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  4033a2:	2800      	cmp	r0, #0
  4033a4:	d029      	beq.n	4033fa <vTaskDelay+0x5a>
  4033a6:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  4033a8:	4b18      	ldr	r3, [pc, #96]	; (40340c <vTaskDelay+0x6c>)
  4033aa:	681b      	ldr	r3, [r3, #0]
  4033ac:	b153      	cbz	r3, 4033c4 <vTaskDelay+0x24>
  4033ae:	f04f 0380 	mov.w	r3, #128	; 0x80
  4033b2:	b672      	cpsid	i
  4033b4:	f383 8811 	msr	BASEPRI, r3
  4033b8:	f3bf 8f6f 	isb	sy
  4033bc:	f3bf 8f4f 	dsb	sy
  4033c0:	b662      	cpsie	i
  4033c2:	e7fe      	b.n	4033c2 <vTaskDelay+0x22>
			vTaskSuspendAll();
  4033c4:	4b12      	ldr	r3, [pc, #72]	; (403410 <vTaskDelay+0x70>)
  4033c6:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  4033c8:	4b12      	ldr	r3, [pc, #72]	; (403414 <vTaskDelay+0x74>)
  4033ca:	681b      	ldr	r3, [r3, #0]
  4033cc:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4033ce:	4b12      	ldr	r3, [pc, #72]	; (403418 <vTaskDelay+0x78>)
  4033d0:	6818      	ldr	r0, [r3, #0]
  4033d2:	3004      	adds	r0, #4
  4033d4:	4b11      	ldr	r3, [pc, #68]	; (40341c <vTaskDelay+0x7c>)
  4033d6:	4798      	blx	r3
  4033d8:	b948      	cbnz	r0, 4033ee <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4033da:	4b0f      	ldr	r3, [pc, #60]	; (403418 <vTaskDelay+0x78>)
  4033dc:	681a      	ldr	r2, [r3, #0]
  4033de:	4910      	ldr	r1, [pc, #64]	; (403420 <vTaskDelay+0x80>)
  4033e0:	680b      	ldr	r3, [r1, #0]
  4033e2:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4033e4:	2201      	movs	r2, #1
  4033e6:	4082      	lsls	r2, r0
  4033e8:	ea23 0302 	bic.w	r3, r3, r2
  4033ec:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4033ee:	4620      	mov	r0, r4
  4033f0:	4b0c      	ldr	r3, [pc, #48]	; (403424 <vTaskDelay+0x84>)
  4033f2:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  4033f4:	4b0c      	ldr	r3, [pc, #48]	; (403428 <vTaskDelay+0x88>)
  4033f6:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  4033f8:	b938      	cbnz	r0, 40340a <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  4033fa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4033fe:	4b0b      	ldr	r3, [pc, #44]	; (40342c <vTaskDelay+0x8c>)
  403400:	601a      	str	r2, [r3, #0]
  403402:	f3bf 8f4f 	dsb	sy
  403406:	f3bf 8f6f 	isb	sy
  40340a:	bd10      	pop	{r4, pc}
  40340c:	20400cf4 	.word	0x20400cf4
  403410:	00403119 	.word	0x00403119
  403414:	20400d74 	.word	0x20400d74
  403418:	20400c7c 	.word	0x20400c7c
  40341c:	00402211 	.word	0x00402211
  403420:	20400d00 	.word	0x20400d00
  403424:	00402dfd 	.word	0x00402dfd
  403428:	00403281 	.word	0x00403281
  40342c:	e000ed04 	.word	0xe000ed04

00403430 <prvIdleTask>:
{
  403430:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  403432:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4034bc <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  403436:	4e19      	ldr	r6, [pc, #100]	; (40349c <prvIdleTask+0x6c>)
				taskYIELD();
  403438:	f8df 9084 	ldr.w	r9, [pc, #132]	; 4034c0 <prvIdleTask+0x90>
  40343c:	e02a      	b.n	403494 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  40343e:	4b18      	ldr	r3, [pc, #96]	; (4034a0 <prvIdleTask+0x70>)
  403440:	681b      	ldr	r3, [r3, #0]
  403442:	2b01      	cmp	r3, #1
  403444:	d81e      	bhi.n	403484 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  403446:	682b      	ldr	r3, [r5, #0]
  403448:	2b00      	cmp	r3, #0
  40344a:	d0f8      	beq.n	40343e <prvIdleTask+0xe>
			vTaskSuspendAll();
  40344c:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40344e:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  403450:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  403452:	2c00      	cmp	r4, #0
  403454:	d0f7      	beq.n	403446 <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  403456:	4b13      	ldr	r3, [pc, #76]	; (4034a4 <prvIdleTask+0x74>)
  403458:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  40345a:	68f3      	ldr	r3, [r6, #12]
  40345c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  40345e:	1d20      	adds	r0, r4, #4
  403460:	4b11      	ldr	r3, [pc, #68]	; (4034a8 <prvIdleTask+0x78>)
  403462:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  403464:	4a11      	ldr	r2, [pc, #68]	; (4034ac <prvIdleTask+0x7c>)
  403466:	6813      	ldr	r3, [r2, #0]
  403468:	3b01      	subs	r3, #1
  40346a:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  40346c:	682b      	ldr	r3, [r5, #0]
  40346e:	3b01      	subs	r3, #1
  403470:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  403472:	4b0f      	ldr	r3, [pc, #60]	; (4034b0 <prvIdleTask+0x80>)
  403474:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  403476:	6b20      	ldr	r0, [r4, #48]	; 0x30
  403478:	f8df a048 	ldr.w	sl, [pc, #72]	; 4034c4 <prvIdleTask+0x94>
  40347c:	47d0      	blx	sl
		vPortFree( pxTCB );
  40347e:	4620      	mov	r0, r4
  403480:	47d0      	blx	sl
  403482:	e7e0      	b.n	403446 <prvIdleTask+0x16>
				taskYIELD();
  403484:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403488:	f8c9 3000 	str.w	r3, [r9]
  40348c:	f3bf 8f4f 	dsb	sy
  403490:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  403494:	4d07      	ldr	r5, [pc, #28]	; (4034b4 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  403496:	4f08      	ldr	r7, [pc, #32]	; (4034b8 <prvIdleTask+0x88>)
  403498:	e7d5      	b.n	403446 <prvIdleTask+0x16>
  40349a:	bf00      	nop
  40349c:	20400d60 	.word	0x20400d60
  4034a0:	20400c88 	.word	0x20400c88
  4034a4:	004022f5 	.word	0x004022f5
  4034a8:	00402211 	.word	0x00402211
  4034ac:	20400cec 	.word	0x20400cec
  4034b0:	00402341 	.word	0x00402341
  4034b4:	20400cfc 	.word	0x20400cfc
  4034b8:	00403281 	.word	0x00403281
  4034bc:	00403119 	.word	0x00403119
  4034c0:	e000ed04 	.word	0xe000ed04
  4034c4:	00402581 	.word	0x00402581

004034c8 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  4034c8:	4b2d      	ldr	r3, [pc, #180]	; (403580 <vTaskSwitchContext+0xb8>)
  4034ca:	681b      	ldr	r3, [r3, #0]
  4034cc:	2b00      	cmp	r3, #0
  4034ce:	d12c      	bne.n	40352a <vTaskSwitchContext+0x62>
{
  4034d0:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  4034d2:	2200      	movs	r2, #0
  4034d4:	4b2b      	ldr	r3, [pc, #172]	; (403584 <vTaskSwitchContext+0xbc>)
  4034d6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  4034d8:	4b2b      	ldr	r3, [pc, #172]	; (403588 <vTaskSwitchContext+0xc0>)
  4034da:	681b      	ldr	r3, [r3, #0]
  4034dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4034de:	681a      	ldr	r2, [r3, #0]
  4034e0:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4034e4:	d103      	bne.n	4034ee <vTaskSwitchContext+0x26>
  4034e6:	685a      	ldr	r2, [r3, #4]
  4034e8:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4034ec:	d021      	beq.n	403532 <vTaskSwitchContext+0x6a>
  4034ee:	4b26      	ldr	r3, [pc, #152]	; (403588 <vTaskSwitchContext+0xc0>)
  4034f0:	6818      	ldr	r0, [r3, #0]
  4034f2:	6819      	ldr	r1, [r3, #0]
  4034f4:	3134      	adds	r1, #52	; 0x34
  4034f6:	4b25      	ldr	r3, [pc, #148]	; (40358c <vTaskSwitchContext+0xc4>)
  4034f8:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4034fa:	4b25      	ldr	r3, [pc, #148]	; (403590 <vTaskSwitchContext+0xc8>)
  4034fc:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  4034fe:	fab3 f383 	clz	r3, r3
  403502:	b2db      	uxtb	r3, r3
  403504:	f1c3 031f 	rsb	r3, r3, #31
  403508:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  40350c:	4a21      	ldr	r2, [pc, #132]	; (403594 <vTaskSwitchContext+0xcc>)
  40350e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  403512:	b9ba      	cbnz	r2, 403544 <vTaskSwitchContext+0x7c>
	__asm volatile
  403514:	f04f 0380 	mov.w	r3, #128	; 0x80
  403518:	b672      	cpsid	i
  40351a:	f383 8811 	msr	BASEPRI, r3
  40351e:	f3bf 8f6f 	isb	sy
  403522:	f3bf 8f4f 	dsb	sy
  403526:	b662      	cpsie	i
  403528:	e7fe      	b.n	403528 <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  40352a:	2201      	movs	r2, #1
  40352c:	4b15      	ldr	r3, [pc, #84]	; (403584 <vTaskSwitchContext+0xbc>)
  40352e:	601a      	str	r2, [r3, #0]
  403530:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  403532:	689a      	ldr	r2, [r3, #8]
  403534:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  403538:	d1d9      	bne.n	4034ee <vTaskSwitchContext+0x26>
  40353a:	68db      	ldr	r3, [r3, #12]
  40353c:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  403540:	d1d5      	bne.n	4034ee <vTaskSwitchContext+0x26>
  403542:	e7da      	b.n	4034fa <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  403544:	4a13      	ldr	r2, [pc, #76]	; (403594 <vTaskSwitchContext+0xcc>)
  403546:	0099      	lsls	r1, r3, #2
  403548:	18c8      	adds	r0, r1, r3
  40354a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  40354e:	6844      	ldr	r4, [r0, #4]
  403550:	6864      	ldr	r4, [r4, #4]
  403552:	6044      	str	r4, [r0, #4]
  403554:	4419      	add	r1, r3
  403556:	4602      	mov	r2, r0
  403558:	3208      	adds	r2, #8
  40355a:	4294      	cmp	r4, r2
  40355c:	d009      	beq.n	403572 <vTaskSwitchContext+0xaa>
  40355e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  403562:	4a0c      	ldr	r2, [pc, #48]	; (403594 <vTaskSwitchContext+0xcc>)
  403564:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  403568:	685b      	ldr	r3, [r3, #4]
  40356a:	68da      	ldr	r2, [r3, #12]
  40356c:	4b06      	ldr	r3, [pc, #24]	; (403588 <vTaskSwitchContext+0xc0>)
  40356e:	601a      	str	r2, [r3, #0]
  403570:	bd10      	pop	{r4, pc}
  403572:	6860      	ldr	r0, [r4, #4]
  403574:	4a07      	ldr	r2, [pc, #28]	; (403594 <vTaskSwitchContext+0xcc>)
  403576:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  40357a:	6050      	str	r0, [r2, #4]
  40357c:	e7ef      	b.n	40355e <vTaskSwitchContext+0x96>
  40357e:	bf00      	nop
  403580:	20400cf4 	.word	0x20400cf4
  403584:	20400d78 	.word	0x20400d78
  403588:	20400c7c 	.word	0x20400c7c
  40358c:	00404049 	.word	0x00404049
  403590:	20400d00 	.word	0x20400d00
  403594:	20400c88 	.word	0x20400c88

00403598 <vTaskPlaceOnEventList>:
{
  403598:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  40359a:	b1e0      	cbz	r0, 4035d6 <vTaskPlaceOnEventList+0x3e>
  40359c:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  40359e:	4d17      	ldr	r5, [pc, #92]	; (4035fc <vTaskPlaceOnEventList+0x64>)
  4035a0:	6829      	ldr	r1, [r5, #0]
  4035a2:	3118      	adds	r1, #24
  4035a4:	4b16      	ldr	r3, [pc, #88]	; (403600 <vTaskPlaceOnEventList+0x68>)
  4035a6:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4035a8:	6828      	ldr	r0, [r5, #0]
  4035aa:	3004      	adds	r0, #4
  4035ac:	4b15      	ldr	r3, [pc, #84]	; (403604 <vTaskPlaceOnEventList+0x6c>)
  4035ae:	4798      	blx	r3
  4035b0:	b940      	cbnz	r0, 4035c4 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4035b2:	682a      	ldr	r2, [r5, #0]
  4035b4:	4914      	ldr	r1, [pc, #80]	; (403608 <vTaskPlaceOnEventList+0x70>)
  4035b6:	680b      	ldr	r3, [r1, #0]
  4035b8:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4035ba:	2201      	movs	r2, #1
  4035bc:	4082      	lsls	r2, r0
  4035be:	ea23 0302 	bic.w	r3, r3, r2
  4035c2:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  4035c4:	f1b4 3fff 	cmp.w	r4, #4294967295
  4035c8:	d010      	beq.n	4035ec <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  4035ca:	4b10      	ldr	r3, [pc, #64]	; (40360c <vTaskPlaceOnEventList+0x74>)
  4035cc:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4035ce:	4420      	add	r0, r4
  4035d0:	4b0f      	ldr	r3, [pc, #60]	; (403610 <vTaskPlaceOnEventList+0x78>)
  4035d2:	4798      	blx	r3
  4035d4:	bd38      	pop	{r3, r4, r5, pc}
  4035d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4035da:	b672      	cpsid	i
  4035dc:	f383 8811 	msr	BASEPRI, r3
  4035e0:	f3bf 8f6f 	isb	sy
  4035e4:	f3bf 8f4f 	dsb	sy
  4035e8:	b662      	cpsie	i
  4035ea:	e7fe      	b.n	4035ea <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4035ec:	4b03      	ldr	r3, [pc, #12]	; (4035fc <vTaskPlaceOnEventList+0x64>)
  4035ee:	6819      	ldr	r1, [r3, #0]
  4035f0:	3104      	adds	r1, #4
  4035f2:	4808      	ldr	r0, [pc, #32]	; (403614 <vTaskPlaceOnEventList+0x7c>)
  4035f4:	4b08      	ldr	r3, [pc, #32]	; (403618 <vTaskPlaceOnEventList+0x80>)
  4035f6:	4798      	blx	r3
  4035f8:	bd38      	pop	{r3, r4, r5, pc}
  4035fa:	bf00      	nop
  4035fc:	20400c7c 	.word	0x20400c7c
  403600:	004021dd 	.word	0x004021dd
  403604:	00402211 	.word	0x00402211
  403608:	20400d00 	.word	0x20400d00
  40360c:	20400d74 	.word	0x20400d74
  403610:	00402dfd 	.word	0x00402dfd
  403614:	20400d4c 	.word	0x20400d4c
  403618:	004021c5 	.word	0x004021c5

0040361c <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  40361c:	b1e8      	cbz	r0, 40365a <vTaskPlaceOnEventListRestricted+0x3e>
	{
  40361e:	b570      	push	{r4, r5, r6, lr}
  403620:	4615      	mov	r5, r2
  403622:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  403624:	4e16      	ldr	r6, [pc, #88]	; (403680 <vTaskPlaceOnEventListRestricted+0x64>)
  403626:	6831      	ldr	r1, [r6, #0]
  403628:	3118      	adds	r1, #24
  40362a:	4b16      	ldr	r3, [pc, #88]	; (403684 <vTaskPlaceOnEventListRestricted+0x68>)
  40362c:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40362e:	6830      	ldr	r0, [r6, #0]
  403630:	3004      	adds	r0, #4
  403632:	4b15      	ldr	r3, [pc, #84]	; (403688 <vTaskPlaceOnEventListRestricted+0x6c>)
  403634:	4798      	blx	r3
  403636:	b940      	cbnz	r0, 40364a <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  403638:	6832      	ldr	r2, [r6, #0]
  40363a:	4914      	ldr	r1, [pc, #80]	; (40368c <vTaskPlaceOnEventListRestricted+0x70>)
  40363c:	680b      	ldr	r3, [r1, #0]
  40363e:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  403640:	2201      	movs	r2, #1
  403642:	4082      	lsls	r2, r0
  403644:	ea23 0302 	bic.w	r3, r3, r2
  403648:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  40364a:	2d01      	cmp	r5, #1
  40364c:	d010      	beq.n	403670 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  40364e:	4b10      	ldr	r3, [pc, #64]	; (403690 <vTaskPlaceOnEventListRestricted+0x74>)
  403650:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  403652:	4420      	add	r0, r4
  403654:	4b0f      	ldr	r3, [pc, #60]	; (403694 <vTaskPlaceOnEventListRestricted+0x78>)
  403656:	4798      	blx	r3
  403658:	bd70      	pop	{r4, r5, r6, pc}
  40365a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40365e:	b672      	cpsid	i
  403660:	f383 8811 	msr	BASEPRI, r3
  403664:	f3bf 8f6f 	isb	sy
  403668:	f3bf 8f4f 	dsb	sy
  40366c:	b662      	cpsie	i
  40366e:	e7fe      	b.n	40366e <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  403670:	4b03      	ldr	r3, [pc, #12]	; (403680 <vTaskPlaceOnEventListRestricted+0x64>)
  403672:	6819      	ldr	r1, [r3, #0]
  403674:	3104      	adds	r1, #4
  403676:	4808      	ldr	r0, [pc, #32]	; (403698 <vTaskPlaceOnEventListRestricted+0x7c>)
  403678:	4b02      	ldr	r3, [pc, #8]	; (403684 <vTaskPlaceOnEventListRestricted+0x68>)
  40367a:	4798      	blx	r3
  40367c:	bd70      	pop	{r4, r5, r6, pc}
  40367e:	bf00      	nop
  403680:	20400c7c 	.word	0x20400c7c
  403684:	004021c5 	.word	0x004021c5
  403688:	00402211 	.word	0x00402211
  40368c:	20400d00 	.word	0x20400d00
  403690:	20400d74 	.word	0x20400d74
  403694:	00402dfd 	.word	0x00402dfd
  403698:	20400d4c 	.word	0x20400d4c

0040369c <xTaskRemoveFromEventList>:
{
  40369c:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  40369e:	68c3      	ldr	r3, [r0, #12]
  4036a0:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  4036a2:	b324      	cbz	r4, 4036ee <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4036a4:	f104 0518 	add.w	r5, r4, #24
  4036a8:	4628      	mov	r0, r5
  4036aa:	4b1a      	ldr	r3, [pc, #104]	; (403714 <xTaskRemoveFromEventList+0x78>)
  4036ac:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4036ae:	4b1a      	ldr	r3, [pc, #104]	; (403718 <xTaskRemoveFromEventList+0x7c>)
  4036b0:	681b      	ldr	r3, [r3, #0]
  4036b2:	bb3b      	cbnz	r3, 403704 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  4036b4:	1d25      	adds	r5, r4, #4
  4036b6:	4628      	mov	r0, r5
  4036b8:	4b16      	ldr	r3, [pc, #88]	; (403714 <xTaskRemoveFromEventList+0x78>)
  4036ba:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4036bc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4036be:	4a17      	ldr	r2, [pc, #92]	; (40371c <xTaskRemoveFromEventList+0x80>)
  4036c0:	6811      	ldr	r1, [r2, #0]
  4036c2:	2301      	movs	r3, #1
  4036c4:	4083      	lsls	r3, r0
  4036c6:	430b      	orrs	r3, r1
  4036c8:	6013      	str	r3, [r2, #0]
  4036ca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4036ce:	4629      	mov	r1, r5
  4036d0:	4b13      	ldr	r3, [pc, #76]	; (403720 <xTaskRemoveFromEventList+0x84>)
  4036d2:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4036d6:	4b13      	ldr	r3, [pc, #76]	; (403724 <xTaskRemoveFromEventList+0x88>)
  4036d8:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  4036da:	4b13      	ldr	r3, [pc, #76]	; (403728 <xTaskRemoveFromEventList+0x8c>)
  4036dc:	681b      	ldr	r3, [r3, #0]
  4036de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4036e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4036e2:	429a      	cmp	r2, r3
  4036e4:	d913      	bls.n	40370e <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  4036e6:	2001      	movs	r0, #1
  4036e8:	4b10      	ldr	r3, [pc, #64]	; (40372c <xTaskRemoveFromEventList+0x90>)
  4036ea:	6018      	str	r0, [r3, #0]
  4036ec:	bd38      	pop	{r3, r4, r5, pc}
  4036ee:	f04f 0380 	mov.w	r3, #128	; 0x80
  4036f2:	b672      	cpsid	i
  4036f4:	f383 8811 	msr	BASEPRI, r3
  4036f8:	f3bf 8f6f 	isb	sy
  4036fc:	f3bf 8f4f 	dsb	sy
  403700:	b662      	cpsie	i
  403702:	e7fe      	b.n	403702 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  403704:	4629      	mov	r1, r5
  403706:	480a      	ldr	r0, [pc, #40]	; (403730 <xTaskRemoveFromEventList+0x94>)
  403708:	4b06      	ldr	r3, [pc, #24]	; (403724 <xTaskRemoveFromEventList+0x88>)
  40370a:	4798      	blx	r3
  40370c:	e7e5      	b.n	4036da <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  40370e:	2000      	movs	r0, #0
}
  403710:	bd38      	pop	{r3, r4, r5, pc}
  403712:	bf00      	nop
  403714:	00402211 	.word	0x00402211
  403718:	20400cf4 	.word	0x20400cf4
  40371c:	20400d00 	.word	0x20400d00
  403720:	20400c88 	.word	0x20400c88
  403724:	004021c5 	.word	0x004021c5
  403728:	20400c7c 	.word	0x20400c7c
  40372c:	20400d78 	.word	0x20400d78
  403730:	20400d34 	.word	0x20400d34

00403734 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  403734:	b130      	cbz	r0, 403744 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  403736:	4a09      	ldr	r2, [pc, #36]	; (40375c <vTaskSetTimeOutState+0x28>)
  403738:	6812      	ldr	r2, [r2, #0]
  40373a:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  40373c:	4a08      	ldr	r2, [pc, #32]	; (403760 <vTaskSetTimeOutState+0x2c>)
  40373e:	6812      	ldr	r2, [r2, #0]
  403740:	6042      	str	r2, [r0, #4]
  403742:	4770      	bx	lr
  403744:	f04f 0380 	mov.w	r3, #128	; 0x80
  403748:	b672      	cpsid	i
  40374a:	f383 8811 	msr	BASEPRI, r3
  40374e:	f3bf 8f6f 	isb	sy
  403752:	f3bf 8f4f 	dsb	sy
  403756:	b662      	cpsie	i
  403758:	e7fe      	b.n	403758 <vTaskSetTimeOutState+0x24>
  40375a:	bf00      	nop
  40375c:	20400d30 	.word	0x20400d30
  403760:	20400d74 	.word	0x20400d74

00403764 <xTaskCheckForTimeOut>:
{
  403764:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  403766:	b1c0      	cbz	r0, 40379a <xTaskCheckForTimeOut+0x36>
  403768:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  40376a:	b309      	cbz	r1, 4037b0 <xTaskCheckForTimeOut+0x4c>
  40376c:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  40376e:	4b1d      	ldr	r3, [pc, #116]	; (4037e4 <xTaskCheckForTimeOut+0x80>)
  403770:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  403772:	4b1d      	ldr	r3, [pc, #116]	; (4037e8 <xTaskCheckForTimeOut+0x84>)
  403774:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  403776:	682b      	ldr	r3, [r5, #0]
  403778:	f1b3 3fff 	cmp.w	r3, #4294967295
  40377c:	d02e      	beq.n	4037dc <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  40377e:	491b      	ldr	r1, [pc, #108]	; (4037ec <xTaskCheckForTimeOut+0x88>)
  403780:	6809      	ldr	r1, [r1, #0]
  403782:	6820      	ldr	r0, [r4, #0]
  403784:	4288      	cmp	r0, r1
  403786:	d002      	beq.n	40378e <xTaskCheckForTimeOut+0x2a>
  403788:	6861      	ldr	r1, [r4, #4]
  40378a:	428a      	cmp	r2, r1
  40378c:	d228      	bcs.n	4037e0 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  40378e:	6861      	ldr	r1, [r4, #4]
  403790:	1a50      	subs	r0, r2, r1
  403792:	4283      	cmp	r3, r0
  403794:	d817      	bhi.n	4037c6 <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  403796:	2401      	movs	r4, #1
  403798:	e01c      	b.n	4037d4 <xTaskCheckForTimeOut+0x70>
  40379a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40379e:	b672      	cpsid	i
  4037a0:	f383 8811 	msr	BASEPRI, r3
  4037a4:	f3bf 8f6f 	isb	sy
  4037a8:	f3bf 8f4f 	dsb	sy
  4037ac:	b662      	cpsie	i
  4037ae:	e7fe      	b.n	4037ae <xTaskCheckForTimeOut+0x4a>
  4037b0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4037b4:	b672      	cpsid	i
  4037b6:	f383 8811 	msr	BASEPRI, r3
  4037ba:	f3bf 8f6f 	isb	sy
  4037be:	f3bf 8f4f 	dsb	sy
  4037c2:	b662      	cpsie	i
  4037c4:	e7fe      	b.n	4037c4 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  4037c6:	1a9b      	subs	r3, r3, r2
  4037c8:	440b      	add	r3, r1
  4037ca:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  4037cc:	4620      	mov	r0, r4
  4037ce:	4b08      	ldr	r3, [pc, #32]	; (4037f0 <xTaskCheckForTimeOut+0x8c>)
  4037d0:	4798      	blx	r3
			xReturn = pdFALSE;
  4037d2:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4037d4:	4b07      	ldr	r3, [pc, #28]	; (4037f4 <xTaskCheckForTimeOut+0x90>)
  4037d6:	4798      	blx	r3
}
  4037d8:	4620      	mov	r0, r4
  4037da:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  4037dc:	2400      	movs	r4, #0
  4037de:	e7f9      	b.n	4037d4 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  4037e0:	2401      	movs	r4, #1
  4037e2:	e7f7      	b.n	4037d4 <xTaskCheckForTimeOut+0x70>
  4037e4:	004022f5 	.word	0x004022f5
  4037e8:	20400d74 	.word	0x20400d74
  4037ec:	20400d30 	.word	0x20400d30
  4037f0:	00403735 	.word	0x00403735
  4037f4:	00402341 	.word	0x00402341

004037f8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  4037f8:	2201      	movs	r2, #1
  4037fa:	4b01      	ldr	r3, [pc, #4]	; (403800 <vTaskMissedYield+0x8>)
  4037fc:	601a      	str	r2, [r3, #0]
  4037fe:	4770      	bx	lr
  403800:	20400d78 	.word	0x20400d78

00403804 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  403804:	4b05      	ldr	r3, [pc, #20]	; (40381c <xTaskGetSchedulerState+0x18>)
  403806:	681b      	ldr	r3, [r3, #0]
  403808:	b133      	cbz	r3, 403818 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40380a:	4b05      	ldr	r3, [pc, #20]	; (403820 <xTaskGetSchedulerState+0x1c>)
  40380c:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  40380e:	2b00      	cmp	r3, #0
  403810:	bf0c      	ite	eq
  403812:	2002      	moveq	r0, #2
  403814:	2000      	movne	r0, #0
  403816:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  403818:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  40381a:	4770      	bx	lr
  40381c:	20400d48 	.word	0x20400d48
  403820:	20400cf4 	.word	0x20400cf4

00403824 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  403824:	2800      	cmp	r0, #0
  403826:	d044      	beq.n	4038b2 <vTaskPriorityInherit+0x8e>
	{
  403828:	b538      	push	{r3, r4, r5, lr}
  40382a:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  40382c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  40382e:	4921      	ldr	r1, [pc, #132]	; (4038b4 <vTaskPriorityInherit+0x90>)
  403830:	6809      	ldr	r1, [r1, #0]
  403832:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403834:	428a      	cmp	r2, r1
  403836:	d214      	bcs.n	403862 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  403838:	6981      	ldr	r1, [r0, #24]
  40383a:	2900      	cmp	r1, #0
  40383c:	db05      	blt.n	40384a <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40383e:	491d      	ldr	r1, [pc, #116]	; (4038b4 <vTaskPriorityInherit+0x90>)
  403840:	6809      	ldr	r1, [r1, #0]
  403842:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  403844:	f1c1 0105 	rsb	r1, r1, #5
  403848:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  40384a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40384e:	491a      	ldr	r1, [pc, #104]	; (4038b8 <vTaskPriorityInherit+0x94>)
  403850:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  403854:	6961      	ldr	r1, [r4, #20]
  403856:	4291      	cmp	r1, r2
  403858:	d004      	beq.n	403864 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40385a:	4a16      	ldr	r2, [pc, #88]	; (4038b4 <vTaskPriorityInherit+0x90>)
  40385c:	6812      	ldr	r2, [r2, #0]
  40385e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  403860:	62e2      	str	r2, [r4, #44]	; 0x2c
  403862:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403864:	1d25      	adds	r5, r4, #4
  403866:	4628      	mov	r0, r5
  403868:	4b14      	ldr	r3, [pc, #80]	; (4038bc <vTaskPriorityInherit+0x98>)
  40386a:	4798      	blx	r3
  40386c:	b970      	cbnz	r0, 40388c <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  40386e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403870:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  403874:	4a10      	ldr	r2, [pc, #64]	; (4038b8 <vTaskPriorityInherit+0x94>)
  403876:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  40387a:	b93a      	cbnz	r2, 40388c <vTaskPriorityInherit+0x68>
  40387c:	4810      	ldr	r0, [pc, #64]	; (4038c0 <vTaskPriorityInherit+0x9c>)
  40387e:	6802      	ldr	r2, [r0, #0]
  403880:	2101      	movs	r1, #1
  403882:	fa01 f303 	lsl.w	r3, r1, r3
  403886:	ea22 0303 	bic.w	r3, r2, r3
  40388a:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40388c:	4b09      	ldr	r3, [pc, #36]	; (4038b4 <vTaskPriorityInherit+0x90>)
  40388e:	681b      	ldr	r3, [r3, #0]
  403890:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  403892:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  403894:	4a0a      	ldr	r2, [pc, #40]	; (4038c0 <vTaskPriorityInherit+0x9c>)
  403896:	6811      	ldr	r1, [r2, #0]
  403898:	2301      	movs	r3, #1
  40389a:	4083      	lsls	r3, r0
  40389c:	430b      	orrs	r3, r1
  40389e:	6013      	str	r3, [r2, #0]
  4038a0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4038a4:	4629      	mov	r1, r5
  4038a6:	4b04      	ldr	r3, [pc, #16]	; (4038b8 <vTaskPriorityInherit+0x94>)
  4038a8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4038ac:	4b05      	ldr	r3, [pc, #20]	; (4038c4 <vTaskPriorityInherit+0xa0>)
  4038ae:	4798      	blx	r3
  4038b0:	bd38      	pop	{r3, r4, r5, pc}
  4038b2:	4770      	bx	lr
  4038b4:	20400c7c 	.word	0x20400c7c
  4038b8:	20400c88 	.word	0x20400c88
  4038bc:	00402211 	.word	0x00402211
  4038c0:	20400d00 	.word	0x20400d00
  4038c4:	004021c5 	.word	0x004021c5

004038c8 <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  4038c8:	2800      	cmp	r0, #0
  4038ca:	d04d      	beq.n	403968 <xTaskPriorityDisinherit+0xa0>
	{
  4038cc:	b538      	push	{r3, r4, r5, lr}
  4038ce:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  4038d0:	4a27      	ldr	r2, [pc, #156]	; (403970 <xTaskPriorityDisinherit+0xa8>)
  4038d2:	6812      	ldr	r2, [r2, #0]
  4038d4:	4290      	cmp	r0, r2
  4038d6:	d00a      	beq.n	4038ee <xTaskPriorityDisinherit+0x26>
  4038d8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4038dc:	b672      	cpsid	i
  4038de:	f383 8811 	msr	BASEPRI, r3
  4038e2:	f3bf 8f6f 	isb	sy
  4038e6:	f3bf 8f4f 	dsb	sy
  4038ea:	b662      	cpsie	i
  4038ec:	e7fe      	b.n	4038ec <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  4038ee:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  4038f0:	b952      	cbnz	r2, 403908 <xTaskPriorityDisinherit+0x40>
  4038f2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4038f6:	b672      	cpsid	i
  4038f8:	f383 8811 	msr	BASEPRI, r3
  4038fc:	f3bf 8f6f 	isb	sy
  403900:	f3bf 8f4f 	dsb	sy
  403904:	b662      	cpsie	i
  403906:	e7fe      	b.n	403906 <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  403908:	3a01      	subs	r2, #1
  40390a:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  40390c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  40390e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  403910:	4288      	cmp	r0, r1
  403912:	d02b      	beq.n	40396c <xTaskPriorityDisinherit+0xa4>
  403914:	bb52      	cbnz	r2, 40396c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  403916:	1d25      	adds	r5, r4, #4
  403918:	4628      	mov	r0, r5
  40391a:	4b16      	ldr	r3, [pc, #88]	; (403974 <xTaskPriorityDisinherit+0xac>)
  40391c:	4798      	blx	r3
  40391e:	b968      	cbnz	r0, 40393c <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  403920:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  403922:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403926:	4b14      	ldr	r3, [pc, #80]	; (403978 <xTaskPriorityDisinherit+0xb0>)
  403928:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40392c:	b933      	cbnz	r3, 40393c <xTaskPriorityDisinherit+0x74>
  40392e:	4813      	ldr	r0, [pc, #76]	; (40397c <xTaskPriorityDisinherit+0xb4>)
  403930:	6803      	ldr	r3, [r0, #0]
  403932:	2201      	movs	r2, #1
  403934:	408a      	lsls	r2, r1
  403936:	ea23 0302 	bic.w	r3, r3, r2
  40393a:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  40393c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  40393e:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403940:	f1c0 0305 	rsb	r3, r0, #5
  403944:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  403946:	4a0d      	ldr	r2, [pc, #52]	; (40397c <xTaskPriorityDisinherit+0xb4>)
  403948:	6811      	ldr	r1, [r2, #0]
  40394a:	2401      	movs	r4, #1
  40394c:	fa04 f300 	lsl.w	r3, r4, r0
  403950:	430b      	orrs	r3, r1
  403952:	6013      	str	r3, [r2, #0]
  403954:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  403958:	4629      	mov	r1, r5
  40395a:	4b07      	ldr	r3, [pc, #28]	; (403978 <xTaskPriorityDisinherit+0xb0>)
  40395c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  403960:	4b07      	ldr	r3, [pc, #28]	; (403980 <xTaskPriorityDisinherit+0xb8>)
  403962:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  403964:	4620      	mov	r0, r4
  403966:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  403968:	2000      	movs	r0, #0
  40396a:	4770      	bx	lr
  40396c:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40396e:	bd38      	pop	{r3, r4, r5, pc}
  403970:	20400c7c 	.word	0x20400c7c
  403974:	00402211 	.word	0x00402211
  403978:	20400c88 	.word	0x20400c88
  40397c:	20400d00 	.word	0x20400d00
  403980:	004021c5 	.word	0x004021c5

00403984 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  403984:	4b05      	ldr	r3, [pc, #20]	; (40399c <pvTaskIncrementMutexHeldCount+0x18>)
  403986:	681b      	ldr	r3, [r3, #0]
  403988:	b123      	cbz	r3, 403994 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  40398a:	4b04      	ldr	r3, [pc, #16]	; (40399c <pvTaskIncrementMutexHeldCount+0x18>)
  40398c:	681a      	ldr	r2, [r3, #0]
  40398e:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  403990:	3301      	adds	r3, #1
  403992:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  403994:	4b01      	ldr	r3, [pc, #4]	; (40399c <pvTaskIncrementMutexHeldCount+0x18>)
  403996:	6818      	ldr	r0, [r3, #0]
	}
  403998:	4770      	bx	lr
  40399a:	bf00      	nop
  40399c:	20400c7c 	.word	0x20400c7c

004039a0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  4039a0:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  4039a2:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  4039a4:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  4039a6:	4291      	cmp	r1, r2
  4039a8:	d80c      	bhi.n	4039c4 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  4039aa:	1ad2      	subs	r2, r2, r3
  4039ac:	6983      	ldr	r3, [r0, #24]
  4039ae:	429a      	cmp	r2, r3
  4039b0:	d301      	bcc.n	4039b6 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  4039b2:	2001      	movs	r0, #1
  4039b4:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  4039b6:	1d01      	adds	r1, r0, #4
  4039b8:	4b09      	ldr	r3, [pc, #36]	; (4039e0 <prvInsertTimerInActiveList+0x40>)
  4039ba:	6818      	ldr	r0, [r3, #0]
  4039bc:	4b09      	ldr	r3, [pc, #36]	; (4039e4 <prvInsertTimerInActiveList+0x44>)
  4039be:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4039c0:	2000      	movs	r0, #0
  4039c2:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  4039c4:	429a      	cmp	r2, r3
  4039c6:	d203      	bcs.n	4039d0 <prvInsertTimerInActiveList+0x30>
  4039c8:	4299      	cmp	r1, r3
  4039ca:	d301      	bcc.n	4039d0 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  4039cc:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  4039ce:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  4039d0:	1d01      	adds	r1, r0, #4
  4039d2:	4b05      	ldr	r3, [pc, #20]	; (4039e8 <prvInsertTimerInActiveList+0x48>)
  4039d4:	6818      	ldr	r0, [r3, #0]
  4039d6:	4b03      	ldr	r3, [pc, #12]	; (4039e4 <prvInsertTimerInActiveList+0x44>)
  4039d8:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  4039da:	2000      	movs	r0, #0
  4039dc:	bd08      	pop	{r3, pc}
  4039de:	bf00      	nop
  4039e0:	20400d80 	.word	0x20400d80
  4039e4:	004021dd 	.word	0x004021dd
  4039e8:	20400d7c 	.word	0x20400d7c

004039ec <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  4039ec:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  4039ee:	4b15      	ldr	r3, [pc, #84]	; (403a44 <prvCheckForValidListAndQueue+0x58>)
  4039f0:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  4039f2:	4b15      	ldr	r3, [pc, #84]	; (403a48 <prvCheckForValidListAndQueue+0x5c>)
  4039f4:	681b      	ldr	r3, [r3, #0]
  4039f6:	b113      	cbz	r3, 4039fe <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  4039f8:	4b14      	ldr	r3, [pc, #80]	; (403a4c <prvCheckForValidListAndQueue+0x60>)
  4039fa:	4798      	blx	r3
  4039fc:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  4039fe:	4d14      	ldr	r5, [pc, #80]	; (403a50 <prvCheckForValidListAndQueue+0x64>)
  403a00:	4628      	mov	r0, r5
  403a02:	4e14      	ldr	r6, [pc, #80]	; (403a54 <prvCheckForValidListAndQueue+0x68>)
  403a04:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  403a06:	4c14      	ldr	r4, [pc, #80]	; (403a58 <prvCheckForValidListAndQueue+0x6c>)
  403a08:	4620      	mov	r0, r4
  403a0a:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  403a0c:	4b13      	ldr	r3, [pc, #76]	; (403a5c <prvCheckForValidListAndQueue+0x70>)
  403a0e:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  403a10:	4b13      	ldr	r3, [pc, #76]	; (403a60 <prvCheckForValidListAndQueue+0x74>)
  403a12:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  403a14:	2200      	movs	r2, #0
  403a16:	2110      	movs	r1, #16
  403a18:	2005      	movs	r0, #5
  403a1a:	4b12      	ldr	r3, [pc, #72]	; (403a64 <prvCheckForValidListAndQueue+0x78>)
  403a1c:	4798      	blx	r3
  403a1e:	4b0a      	ldr	r3, [pc, #40]	; (403a48 <prvCheckForValidListAndQueue+0x5c>)
  403a20:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  403a22:	b118      	cbz	r0, 403a2c <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  403a24:	4910      	ldr	r1, [pc, #64]	; (403a68 <prvCheckForValidListAndQueue+0x7c>)
  403a26:	4b11      	ldr	r3, [pc, #68]	; (403a6c <prvCheckForValidListAndQueue+0x80>)
  403a28:	4798      	blx	r3
  403a2a:	e7e5      	b.n	4039f8 <prvCheckForValidListAndQueue+0xc>
  403a2c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403a30:	b672      	cpsid	i
  403a32:	f383 8811 	msr	BASEPRI, r3
  403a36:	f3bf 8f6f 	isb	sy
  403a3a:	f3bf 8f4f 	dsb	sy
  403a3e:	b662      	cpsie	i
  403a40:	e7fe      	b.n	403a40 <prvCheckForValidListAndQueue+0x54>
  403a42:	bf00      	nop
  403a44:	004022f5 	.word	0x004022f5
  403a48:	20400db0 	.word	0x20400db0
  403a4c:	00402341 	.word	0x00402341
  403a50:	20400d84 	.word	0x20400d84
  403a54:	004021a9 	.word	0x004021a9
  403a58:	20400d98 	.word	0x20400d98
  403a5c:	20400d7c 	.word	0x20400d7c
  403a60:	20400d80 	.word	0x20400d80
  403a64:	00402815 	.word	0x00402815
  403a68:	0040be8c 	.word	0x0040be8c
  403a6c:	00402d45 	.word	0x00402d45

00403a70 <xTimerCreateTimerTask>:
{
  403a70:	b510      	push	{r4, lr}
  403a72:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  403a74:	4b0f      	ldr	r3, [pc, #60]	; (403ab4 <xTimerCreateTimerTask+0x44>)
  403a76:	4798      	blx	r3
	if( xTimerQueue != NULL )
  403a78:	4b0f      	ldr	r3, [pc, #60]	; (403ab8 <xTimerCreateTimerTask+0x48>)
  403a7a:	681b      	ldr	r3, [r3, #0]
  403a7c:	b173      	cbz	r3, 403a9c <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  403a7e:	2300      	movs	r3, #0
  403a80:	9303      	str	r3, [sp, #12]
  403a82:	9302      	str	r3, [sp, #8]
  403a84:	9301      	str	r3, [sp, #4]
  403a86:	2204      	movs	r2, #4
  403a88:	9200      	str	r2, [sp, #0]
  403a8a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  403a8e:	490b      	ldr	r1, [pc, #44]	; (403abc <xTimerCreateTimerTask+0x4c>)
  403a90:	480b      	ldr	r0, [pc, #44]	; (403ac0 <xTimerCreateTimerTask+0x50>)
  403a92:	4c0c      	ldr	r4, [pc, #48]	; (403ac4 <xTimerCreateTimerTask+0x54>)
  403a94:	47a0      	blx	r4
	configASSERT( xReturn );
  403a96:	b108      	cbz	r0, 403a9c <xTimerCreateTimerTask+0x2c>
}
  403a98:	b004      	add	sp, #16
  403a9a:	bd10      	pop	{r4, pc}
  403a9c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403aa0:	b672      	cpsid	i
  403aa2:	f383 8811 	msr	BASEPRI, r3
  403aa6:	f3bf 8f6f 	isb	sy
  403aaa:	f3bf 8f4f 	dsb	sy
  403aae:	b662      	cpsie	i
  403ab0:	e7fe      	b.n	403ab0 <xTimerCreateTimerTask+0x40>
  403ab2:	bf00      	nop
  403ab4:	004039ed 	.word	0x004039ed
  403ab8:	20400db0 	.word	0x20400db0
  403abc:	0040be94 	.word	0x0040be94
  403ac0:	00403bf1 	.word	0x00403bf1
  403ac4:	00402e55 	.word	0x00402e55

00403ac8 <xTimerGenericCommand>:
	configASSERT( xTimer );
  403ac8:	b1d8      	cbz	r0, 403b02 <xTimerGenericCommand+0x3a>
{
  403aca:	b530      	push	{r4, r5, lr}
  403acc:	b085      	sub	sp, #20
  403ace:	4615      	mov	r5, r2
  403ad0:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  403ad2:	4a15      	ldr	r2, [pc, #84]	; (403b28 <xTimerGenericCommand+0x60>)
  403ad4:	6810      	ldr	r0, [r2, #0]
  403ad6:	b320      	cbz	r0, 403b22 <xTimerGenericCommand+0x5a>
  403ad8:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  403ada:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  403adc:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  403ade:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  403ae0:	2905      	cmp	r1, #5
  403ae2:	dc19      	bgt.n	403b18 <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  403ae4:	4b11      	ldr	r3, [pc, #68]	; (403b2c <xTimerGenericCommand+0x64>)
  403ae6:	4798      	blx	r3
  403ae8:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  403aea:	f04f 0300 	mov.w	r3, #0
  403aee:	bf0c      	ite	eq
  403af0:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  403af2:	461a      	movne	r2, r3
  403af4:	4669      	mov	r1, sp
  403af6:	480c      	ldr	r0, [pc, #48]	; (403b28 <xTimerGenericCommand+0x60>)
  403af8:	6800      	ldr	r0, [r0, #0]
  403afa:	4c0d      	ldr	r4, [pc, #52]	; (403b30 <xTimerGenericCommand+0x68>)
  403afc:	47a0      	blx	r4
}
  403afe:	b005      	add	sp, #20
  403b00:	bd30      	pop	{r4, r5, pc}
  403b02:	f04f 0380 	mov.w	r3, #128	; 0x80
  403b06:	b672      	cpsid	i
  403b08:	f383 8811 	msr	BASEPRI, r3
  403b0c:	f3bf 8f6f 	isb	sy
  403b10:	f3bf 8f4f 	dsb	sy
  403b14:	b662      	cpsie	i
  403b16:	e7fe      	b.n	403b16 <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  403b18:	2300      	movs	r3, #0
  403b1a:	4669      	mov	r1, sp
  403b1c:	4c05      	ldr	r4, [pc, #20]	; (403b34 <xTimerGenericCommand+0x6c>)
  403b1e:	47a0      	blx	r4
  403b20:	e7ed      	b.n	403afe <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  403b22:	2000      	movs	r0, #0
	return xReturn;
  403b24:	e7eb      	b.n	403afe <xTimerGenericCommand+0x36>
  403b26:	bf00      	nop
  403b28:	20400db0 	.word	0x20400db0
  403b2c:	00403805 	.word	0x00403805
  403b30:	00402891 	.word	0x00402891
  403b34:	00402a75 	.word	0x00402a75

00403b38 <prvSampleTimeNow>:
{
  403b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403b3c:	b082      	sub	sp, #8
  403b3e:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  403b40:	4b24      	ldr	r3, [pc, #144]	; (403bd4 <prvSampleTimeNow+0x9c>)
  403b42:	4798      	blx	r3
  403b44:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  403b46:	4b24      	ldr	r3, [pc, #144]	; (403bd8 <prvSampleTimeNow+0xa0>)
  403b48:	681b      	ldr	r3, [r3, #0]
  403b4a:	4298      	cmp	r0, r3
  403b4c:	d31b      	bcc.n	403b86 <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  403b4e:	2300      	movs	r3, #0
  403b50:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  403b54:	4b20      	ldr	r3, [pc, #128]	; (403bd8 <prvSampleTimeNow+0xa0>)
  403b56:	601f      	str	r7, [r3, #0]
}
  403b58:	4638      	mov	r0, r7
  403b5a:	b002      	add	sp, #8
  403b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403b60:	2100      	movs	r1, #0
  403b62:	9100      	str	r1, [sp, #0]
  403b64:	460b      	mov	r3, r1
  403b66:	4652      	mov	r2, sl
  403b68:	4620      	mov	r0, r4
  403b6a:	4c1c      	ldr	r4, [pc, #112]	; (403bdc <prvSampleTimeNow+0xa4>)
  403b6c:	47a0      	blx	r4
				configASSERT( xResult );
  403b6e:	b960      	cbnz	r0, 403b8a <prvSampleTimeNow+0x52>
  403b70:	f04f 0380 	mov.w	r3, #128	; 0x80
  403b74:	b672      	cpsid	i
  403b76:	f383 8811 	msr	BASEPRI, r3
  403b7a:	f3bf 8f6f 	isb	sy
  403b7e:	f3bf 8f4f 	dsb	sy
  403b82:	b662      	cpsie	i
  403b84:	e7fe      	b.n	403b84 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403b86:	4d16      	ldr	r5, [pc, #88]	; (403be0 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403b88:	4e16      	ldr	r6, [pc, #88]	; (403be4 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  403b8a:	682b      	ldr	r3, [r5, #0]
  403b8c:	681a      	ldr	r2, [r3, #0]
  403b8e:	b1c2      	cbz	r2, 403bc2 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403b90:	68db      	ldr	r3, [r3, #12]
  403b92:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403b96:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403b98:	f104 0904 	add.w	r9, r4, #4
  403b9c:	4648      	mov	r0, r9
  403b9e:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403ba0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403ba2:	4620      	mov	r0, r4
  403ba4:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403ba6:	69e3      	ldr	r3, [r4, #28]
  403ba8:	2b01      	cmp	r3, #1
  403baa:	d1ee      	bne.n	403b8a <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  403bac:	69a3      	ldr	r3, [r4, #24]
  403bae:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  403bb0:	459a      	cmp	sl, r3
  403bb2:	d2d5      	bcs.n	403b60 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  403bb4:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  403bb6:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  403bb8:	4649      	mov	r1, r9
  403bba:	6828      	ldr	r0, [r5, #0]
  403bbc:	4b0a      	ldr	r3, [pc, #40]	; (403be8 <prvSampleTimeNow+0xb0>)
  403bbe:	4798      	blx	r3
  403bc0:	e7e3      	b.n	403b8a <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  403bc2:	4a0a      	ldr	r2, [pc, #40]	; (403bec <prvSampleTimeNow+0xb4>)
  403bc4:	6810      	ldr	r0, [r2, #0]
  403bc6:	4906      	ldr	r1, [pc, #24]	; (403be0 <prvSampleTimeNow+0xa8>)
  403bc8:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  403bca:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  403bcc:	2301      	movs	r3, #1
  403bce:	f8c8 3000 	str.w	r3, [r8]
  403bd2:	e7bf      	b.n	403b54 <prvSampleTimeNow+0x1c>
  403bd4:	00403129 	.word	0x00403129
  403bd8:	20400dac 	.word	0x20400dac
  403bdc:	00403ac9 	.word	0x00403ac9
  403be0:	20400d7c 	.word	0x20400d7c
  403be4:	00402211 	.word	0x00402211
  403be8:	004021dd 	.word	0x004021dd
  403bec:	20400d80 	.word	0x20400d80

00403bf0 <prvTimerTask>:
{
  403bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403bf4:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403bf6:	4e75      	ldr	r6, [pc, #468]	; (403dcc <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  403bf8:	4f75      	ldr	r7, [pc, #468]	; (403dd0 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  403bfa:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 403df8 <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403bfe:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403dfc <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  403c02:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  403c04:	681a      	ldr	r2, [r3, #0]
  403c06:	2a00      	cmp	r2, #0
  403c08:	f000 80ce 	beq.w	403da8 <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  403c0c:	68db      	ldr	r3, [r3, #12]
  403c0e:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  403c10:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403c12:	a804      	add	r0, sp, #16
  403c14:	4b6f      	ldr	r3, [pc, #444]	; (403dd4 <prvTimerTask+0x1e4>)
  403c16:	4798      	blx	r3
  403c18:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403c1a:	9b04      	ldr	r3, [sp, #16]
  403c1c:	2b00      	cmp	r3, #0
  403c1e:	d144      	bne.n	403caa <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  403c20:	42a0      	cmp	r0, r4
  403c22:	d212      	bcs.n	403c4a <prvTimerTask+0x5a>
  403c24:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  403c26:	1b61      	subs	r1, r4, r5
  403c28:	4b6b      	ldr	r3, [pc, #428]	; (403dd8 <prvTimerTask+0x1e8>)
  403c2a:	6818      	ldr	r0, [r3, #0]
  403c2c:	4b6b      	ldr	r3, [pc, #428]	; (403ddc <prvTimerTask+0x1ec>)
  403c2e:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403c30:	4b6b      	ldr	r3, [pc, #428]	; (403de0 <prvTimerTask+0x1f0>)
  403c32:	4798      	blx	r3
  403c34:	2800      	cmp	r0, #0
  403c36:	d13a      	bne.n	403cae <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  403c38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403c3c:	f8c9 3000 	str.w	r3, [r9]
  403c40:	f3bf 8f4f 	dsb	sy
  403c44:	f3bf 8f6f 	isb	sy
  403c48:	e031      	b.n	403cae <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  403c4a:	4b65      	ldr	r3, [pc, #404]	; (403de0 <prvTimerTask+0x1f0>)
  403c4c:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  403c4e:	6833      	ldr	r3, [r6, #0]
  403c50:	68db      	ldr	r3, [r3, #12]
  403c52:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403c56:	f10a 0004 	add.w	r0, sl, #4
  403c5a:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403c5c:	f8da 301c 	ldr.w	r3, [sl, #28]
  403c60:	2b01      	cmp	r3, #1
  403c62:	d004      	beq.n	403c6e <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403c64:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403c68:	4650      	mov	r0, sl
  403c6a:	4798      	blx	r3
  403c6c:	e01f      	b.n	403cae <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  403c6e:	f8da 1018 	ldr.w	r1, [sl, #24]
  403c72:	4623      	mov	r3, r4
  403c74:	462a      	mov	r2, r5
  403c76:	4421      	add	r1, r4
  403c78:	4650      	mov	r0, sl
  403c7a:	4d5a      	ldr	r5, [pc, #360]	; (403de4 <prvTimerTask+0x1f4>)
  403c7c:	47a8      	blx	r5
  403c7e:	2801      	cmp	r0, #1
  403c80:	d1f0      	bne.n	403c64 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  403c82:	2100      	movs	r1, #0
  403c84:	9100      	str	r1, [sp, #0]
  403c86:	460b      	mov	r3, r1
  403c88:	4622      	mov	r2, r4
  403c8a:	4650      	mov	r0, sl
  403c8c:	4c56      	ldr	r4, [pc, #344]	; (403de8 <prvTimerTask+0x1f8>)
  403c8e:	47a0      	blx	r4
			configASSERT( xResult );
  403c90:	2800      	cmp	r0, #0
  403c92:	d1e7      	bne.n	403c64 <prvTimerTask+0x74>
  403c94:	f04f 0380 	mov.w	r3, #128	; 0x80
  403c98:	b672      	cpsid	i
  403c9a:	f383 8811 	msr	BASEPRI, r3
  403c9e:	f3bf 8f6f 	isb	sy
  403ca2:	f3bf 8f4f 	dsb	sy
  403ca6:	b662      	cpsie	i
  403ca8:	e7fe      	b.n	403ca8 <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  403caa:	4b4d      	ldr	r3, [pc, #308]	; (403de0 <prvTimerTask+0x1f0>)
  403cac:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403cae:	4d4a      	ldr	r5, [pc, #296]	; (403dd8 <prvTimerTask+0x1e8>)
  403cb0:	4c4e      	ldr	r4, [pc, #312]	; (403dec <prvTimerTask+0x1fc>)
  403cb2:	e006      	b.n	403cc2 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403cb4:	9907      	ldr	r1, [sp, #28]
  403cb6:	9806      	ldr	r0, [sp, #24]
  403cb8:	9b05      	ldr	r3, [sp, #20]
  403cba:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403cbc:	9b04      	ldr	r3, [sp, #16]
  403cbe:	2b00      	cmp	r3, #0
  403cc0:	da09      	bge.n	403cd6 <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403cc2:	2300      	movs	r3, #0
  403cc4:	461a      	mov	r2, r3
  403cc6:	a904      	add	r1, sp, #16
  403cc8:	6828      	ldr	r0, [r5, #0]
  403cca:	47a0      	blx	r4
  403ccc:	2800      	cmp	r0, #0
  403cce:	d098      	beq.n	403c02 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403cd0:	9b04      	ldr	r3, [sp, #16]
  403cd2:	2b00      	cmp	r3, #0
  403cd4:	dbee      	blt.n	403cb4 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  403cd6:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  403cda:	f8da 3014 	ldr.w	r3, [sl, #20]
  403cde:	b113      	cbz	r3, 403ce6 <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403ce0:	f10a 0004 	add.w	r0, sl, #4
  403ce4:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403ce6:	a803      	add	r0, sp, #12
  403ce8:	4b3a      	ldr	r3, [pc, #232]	; (403dd4 <prvTimerTask+0x1e4>)
  403cea:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403cec:	9b04      	ldr	r3, [sp, #16]
  403cee:	2b09      	cmp	r3, #9
  403cf0:	d8e7      	bhi.n	403cc2 <prvTimerTask+0xd2>
  403cf2:	a201      	add	r2, pc, #4	; (adr r2, 403cf8 <prvTimerTask+0x108>)
  403cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403cf8:	00403d21 	.word	0x00403d21
  403cfc:	00403d21 	.word	0x00403d21
  403d00:	00403d21 	.word	0x00403d21
  403d04:	00403cc3 	.word	0x00403cc3
  403d08:	00403d75 	.word	0x00403d75
  403d0c:	00403da1 	.word	0x00403da1
  403d10:	00403d21 	.word	0x00403d21
  403d14:	00403d21 	.word	0x00403d21
  403d18:	00403cc3 	.word	0x00403cc3
  403d1c:	00403d75 	.word	0x00403d75
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403d20:	9c05      	ldr	r4, [sp, #20]
  403d22:	f8da 1018 	ldr.w	r1, [sl, #24]
  403d26:	4623      	mov	r3, r4
  403d28:	4602      	mov	r2, r0
  403d2a:	4421      	add	r1, r4
  403d2c:	4650      	mov	r0, sl
  403d2e:	4c2d      	ldr	r4, [pc, #180]	; (403de4 <prvTimerTask+0x1f4>)
  403d30:	47a0      	blx	r4
  403d32:	2801      	cmp	r0, #1
  403d34:	d1bc      	bne.n	403cb0 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  403d36:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403d3a:	4650      	mov	r0, sl
  403d3c:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  403d3e:	f8da 301c 	ldr.w	r3, [sl, #28]
  403d42:	2b01      	cmp	r3, #1
  403d44:	d1b4      	bne.n	403cb0 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  403d46:	f8da 2018 	ldr.w	r2, [sl, #24]
  403d4a:	2100      	movs	r1, #0
  403d4c:	9100      	str	r1, [sp, #0]
  403d4e:	460b      	mov	r3, r1
  403d50:	9805      	ldr	r0, [sp, #20]
  403d52:	4402      	add	r2, r0
  403d54:	4650      	mov	r0, sl
  403d56:	4c24      	ldr	r4, [pc, #144]	; (403de8 <prvTimerTask+0x1f8>)
  403d58:	47a0      	blx	r4
							configASSERT( xResult );
  403d5a:	2800      	cmp	r0, #0
  403d5c:	d1a8      	bne.n	403cb0 <prvTimerTask+0xc0>
  403d5e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403d62:	b672      	cpsid	i
  403d64:	f383 8811 	msr	BASEPRI, r3
  403d68:	f3bf 8f6f 	isb	sy
  403d6c:	f3bf 8f4f 	dsb	sy
  403d70:	b662      	cpsie	i
  403d72:	e7fe      	b.n	403d72 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  403d74:	9905      	ldr	r1, [sp, #20]
  403d76:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  403d7a:	b131      	cbz	r1, 403d8a <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  403d7c:	4603      	mov	r3, r0
  403d7e:	4602      	mov	r2, r0
  403d80:	4401      	add	r1, r0
  403d82:	4650      	mov	r0, sl
  403d84:	4c17      	ldr	r4, [pc, #92]	; (403de4 <prvTimerTask+0x1f4>)
  403d86:	47a0      	blx	r4
  403d88:	e792      	b.n	403cb0 <prvTimerTask+0xc0>
  403d8a:	f04f 0380 	mov.w	r3, #128	; 0x80
  403d8e:	b672      	cpsid	i
  403d90:	f383 8811 	msr	BASEPRI, r3
  403d94:	f3bf 8f6f 	isb	sy
  403d98:	f3bf 8f4f 	dsb	sy
  403d9c:	b662      	cpsie	i
  403d9e:	e7fe      	b.n	403d9e <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403da0:	4650      	mov	r0, sl
  403da2:	4b13      	ldr	r3, [pc, #76]	; (403df0 <prvTimerTask+0x200>)
  403da4:	4798      	blx	r3
  403da6:	e783      	b.n	403cb0 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  403da8:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  403daa:	a804      	add	r0, sp, #16
  403dac:	4b09      	ldr	r3, [pc, #36]	; (403dd4 <prvTimerTask+0x1e4>)
  403dae:	4798      	blx	r3
  403db0:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403db2:	9b04      	ldr	r3, [sp, #16]
  403db4:	2b00      	cmp	r3, #0
  403db6:	f47f af78 	bne.w	403caa <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  403dba:	4b0e      	ldr	r3, [pc, #56]	; (403df4 <prvTimerTask+0x204>)
  403dbc:	681b      	ldr	r3, [r3, #0]
  403dbe:	681a      	ldr	r2, [r3, #0]
  403dc0:	fab2 f282 	clz	r2, r2
  403dc4:	0952      	lsrs	r2, r2, #5
  403dc6:	2400      	movs	r4, #0
  403dc8:	e72d      	b.n	403c26 <prvTimerTask+0x36>
  403dca:	bf00      	nop
  403dcc:	20400d7c 	.word	0x20400d7c
  403dd0:	00403119 	.word	0x00403119
  403dd4:	00403b39 	.word	0x00403b39
  403dd8:	20400db0 	.word	0x20400db0
  403ddc:	00402d79 	.word	0x00402d79
  403de0:	00403281 	.word	0x00403281
  403de4:	004039a1 	.word	0x004039a1
  403de8:	00403ac9 	.word	0x00403ac9
  403dec:	00402b75 	.word	0x00402b75
  403df0:	00402581 	.word	0x00402581
  403df4:	20400d80 	.word	0x20400d80
  403df8:	e000ed04 	.word	0xe000ed04
  403dfc:	00402211 	.word	0x00402211

00403e00 <but_callback>:

	ierror = twihs_master_write(TWIHS2, &p_packet);

	return (int8_t)ierror;
}
void but_callback(void) {
  403e00:	4770      	bx	lr
	...

00403e04 <task_house_down>:
		printf("Roll %0.1f, Pitch %0.1f, Yaw %0.1f\n", euler.angle.roll, euler.angle.pitch, euler.angle.yaw);
		// uma amostra a cada 1ms
		vTaskDelay(1);
	}
}
static void task_house_down (void *pvParameters) {
  403e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	for (;;)  {
		if (xSemaphoreTake(xSemaphoreFall, 1000) ) {
  403e08:	4f10      	ldr	r7, [pc, #64]	; (403e4c <task_house_down+0x48>)
  403e0a:	4e11      	ldr	r6, [pc, #68]	; (403e50 <task_house_down+0x4c>)
			for (int i=0;i<5;i++){
				pio_clear(LED1_PIO,LED1_PIO_IDX_MASK);
  403e0c:	f8df 904c 	ldr.w	r9, [pc, #76]	; 403e5c <task_house_down+0x58>
		if (xSemaphoreTake(xSemaphoreFall, 1000) ) {
  403e10:	2400      	movs	r4, #0
  403e12:	4623      	mov	r3, r4
  403e14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  403e18:	4621      	mov	r1, r4
  403e1a:	6838      	ldr	r0, [r7, #0]
  403e1c:	47b0      	blx	r6
  403e1e:	2800      	cmp	r0, #0
  403e20:	d0f7      	beq.n	403e12 <task_house_down+0xe>
  403e22:	2405      	movs	r4, #5
				pio_clear(LED1_PIO,LED1_PIO_IDX_MASK);
  403e24:	f04f 0801 	mov.w	r8, #1
  403e28:	f8df a034 	ldr.w	sl, [pc, #52]	; 403e60 <task_house_down+0x5c>
  403e2c:	4641      	mov	r1, r8
  403e2e:	4648      	mov	r0, r9
  403e30:	47d0      	blx	sl
				vTaskDelay(50);
  403e32:	2032      	movs	r0, #50	; 0x32
  403e34:	4d07      	ldr	r5, [pc, #28]	; (403e54 <task_house_down+0x50>)
  403e36:	47a8      	blx	r5
				pio_set(LED1_PIO,LED1_PIO_IDX_MASK);
  403e38:	4641      	mov	r1, r8
  403e3a:	4648      	mov	r0, r9
  403e3c:	4b06      	ldr	r3, [pc, #24]	; (403e58 <task_house_down+0x54>)
  403e3e:	4798      	blx	r3
				vTaskDelay(50);
  403e40:	2032      	movs	r0, #50	; 0x32
  403e42:	47a8      	blx	r5
			for (int i=0;i<5;i++){
  403e44:	3c01      	subs	r4, #1
  403e46:	d1f1      	bne.n	403e2c <task_house_down+0x28>
  403e48:	e7e2      	b.n	403e10 <task_house_down+0xc>
  403e4a:	bf00      	nop
  403e4c:	20400e34 	.word	0x20400e34
  403e50:	00402b75 	.word	0x00402b75
  403e54:	004033a1 	.word	0x004033a1
  403e58:	0040195f 	.word	0x0040195f
  403e5c:	400e0e00 	.word	0x400e0e00
  403e60:	00401963 	.word	0x00401963

00403e64 <task_oled>:
static void task_oled(void *pvParameters) {
  403e64:	b508      	push	{r3, lr}
	gfx_mono_ssd1306_init();
  403e66:	4b07      	ldr	r3, [pc, #28]	; (403e84 <task_oled+0x20>)
  403e68:	4798      	blx	r3
	gfx_mono_draw_string("Exemplo RTOS", 0, 0, &sysfont);
  403e6a:	4d07      	ldr	r5, [pc, #28]	; (403e88 <task_oled+0x24>)
  403e6c:	462b      	mov	r3, r5
  403e6e:	2200      	movs	r2, #0
  403e70:	4611      	mov	r1, r2
  403e72:	4806      	ldr	r0, [pc, #24]	; (403e8c <task_oled+0x28>)
  403e74:	4c06      	ldr	r4, [pc, #24]	; (403e90 <task_oled+0x2c>)
  403e76:	47a0      	blx	r4
	gfx_mono_draw_string("oii", 0, 20, &sysfont);
  403e78:	462b      	mov	r3, r5
  403e7a:	2214      	movs	r2, #20
  403e7c:	2100      	movs	r1, #0
  403e7e:	4805      	ldr	r0, [pc, #20]	; (403e94 <task_oled+0x30>)
  403e80:	47a0      	blx	r4
  403e82:	e7fe      	b.n	403e82 <task_oled+0x1e>
  403e84:	00401391 	.word	0x00401391
  403e88:	2040000c 	.word	0x2040000c
  403e8c:	0040bff8 	.word	0x0040bff8
  403e90:	004012f9 	.word	0x004012f9
  403e94:	0040c008 	.word	0x0040c008

00403e98 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  403e98:	b5f0      	push	{r4, r5, r6, r7, lr}
  403e9a:	b083      	sub	sp, #12
  403e9c:	4605      	mov	r5, r0
  403e9e:	460c      	mov	r4, r1
	uint32_t val = 0;
  403ea0:	2300      	movs	r3, #0
  403ea2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  403ea4:	4b2a      	ldr	r3, [pc, #168]	; (403f50 <usart_serial_getchar+0xb8>)
  403ea6:	4298      	cmp	r0, r3
  403ea8:	d013      	beq.n	403ed2 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403eaa:	4b2a      	ldr	r3, [pc, #168]	; (403f54 <usart_serial_getchar+0xbc>)
  403eac:	4298      	cmp	r0, r3
  403eae:	d018      	beq.n	403ee2 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403eb0:	4b29      	ldr	r3, [pc, #164]	; (403f58 <usart_serial_getchar+0xc0>)
  403eb2:	4298      	cmp	r0, r3
  403eb4:	d01d      	beq.n	403ef2 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  403eb6:	4b29      	ldr	r3, [pc, #164]	; (403f5c <usart_serial_getchar+0xc4>)
  403eb8:	429d      	cmp	r5, r3
  403eba:	d022      	beq.n	403f02 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403ebc:	4b28      	ldr	r3, [pc, #160]	; (403f60 <usart_serial_getchar+0xc8>)
  403ebe:	429d      	cmp	r5, r3
  403ec0:	d027      	beq.n	403f12 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  403ec2:	4b28      	ldr	r3, [pc, #160]	; (403f64 <usart_serial_getchar+0xcc>)
  403ec4:	429d      	cmp	r5, r3
  403ec6:	d02e      	beq.n	403f26 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403ec8:	4b27      	ldr	r3, [pc, #156]	; (403f68 <usart_serial_getchar+0xd0>)
  403eca:	429d      	cmp	r5, r3
  403ecc:	d035      	beq.n	403f3a <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403ece:	b003      	add	sp, #12
  403ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  403ed2:	461f      	mov	r7, r3
  403ed4:	4e25      	ldr	r6, [pc, #148]	; (403f6c <usart_serial_getchar+0xd4>)
  403ed6:	4621      	mov	r1, r4
  403ed8:	4638      	mov	r0, r7
  403eda:	47b0      	blx	r6
  403edc:	2800      	cmp	r0, #0
  403ede:	d1fa      	bne.n	403ed6 <usart_serial_getchar+0x3e>
  403ee0:	e7e9      	b.n	403eb6 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  403ee2:	461f      	mov	r7, r3
  403ee4:	4e21      	ldr	r6, [pc, #132]	; (403f6c <usart_serial_getchar+0xd4>)
  403ee6:	4621      	mov	r1, r4
  403ee8:	4638      	mov	r0, r7
  403eea:	47b0      	blx	r6
  403eec:	2800      	cmp	r0, #0
  403eee:	d1fa      	bne.n	403ee6 <usart_serial_getchar+0x4e>
  403ef0:	e7e4      	b.n	403ebc <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  403ef2:	461f      	mov	r7, r3
  403ef4:	4e1d      	ldr	r6, [pc, #116]	; (403f6c <usart_serial_getchar+0xd4>)
  403ef6:	4621      	mov	r1, r4
  403ef8:	4638      	mov	r0, r7
  403efa:	47b0      	blx	r6
  403efc:	2800      	cmp	r0, #0
  403efe:	d1fa      	bne.n	403ef6 <usart_serial_getchar+0x5e>
  403f00:	e7df      	b.n	403ec2 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  403f02:	461f      	mov	r7, r3
  403f04:	4e19      	ldr	r6, [pc, #100]	; (403f6c <usart_serial_getchar+0xd4>)
  403f06:	4621      	mov	r1, r4
  403f08:	4638      	mov	r0, r7
  403f0a:	47b0      	blx	r6
  403f0c:	2800      	cmp	r0, #0
  403f0e:	d1fa      	bne.n	403f06 <usart_serial_getchar+0x6e>
  403f10:	e7da      	b.n	403ec8 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  403f12:	461e      	mov	r6, r3
  403f14:	4d16      	ldr	r5, [pc, #88]	; (403f70 <usart_serial_getchar+0xd8>)
  403f16:	a901      	add	r1, sp, #4
  403f18:	4630      	mov	r0, r6
  403f1a:	47a8      	blx	r5
  403f1c:	2800      	cmp	r0, #0
  403f1e:	d1fa      	bne.n	403f16 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403f20:	9b01      	ldr	r3, [sp, #4]
  403f22:	7023      	strb	r3, [r4, #0]
  403f24:	e7d3      	b.n	403ece <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403f26:	461e      	mov	r6, r3
  403f28:	4d11      	ldr	r5, [pc, #68]	; (403f70 <usart_serial_getchar+0xd8>)
  403f2a:	a901      	add	r1, sp, #4
  403f2c:	4630      	mov	r0, r6
  403f2e:	47a8      	blx	r5
  403f30:	2800      	cmp	r0, #0
  403f32:	d1fa      	bne.n	403f2a <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  403f34:	9b01      	ldr	r3, [sp, #4]
  403f36:	7023      	strb	r3, [r4, #0]
  403f38:	e7c9      	b.n	403ece <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403f3a:	461e      	mov	r6, r3
  403f3c:	4d0c      	ldr	r5, [pc, #48]	; (403f70 <usart_serial_getchar+0xd8>)
  403f3e:	a901      	add	r1, sp, #4
  403f40:	4630      	mov	r0, r6
  403f42:	47a8      	blx	r5
  403f44:	2800      	cmp	r0, #0
  403f46:	d1fa      	bne.n	403f3e <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  403f48:	9b01      	ldr	r3, [sp, #4]
  403f4a:	7023      	strb	r3, [r4, #0]
}
  403f4c:	e7bf      	b.n	403ece <usart_serial_getchar+0x36>
  403f4e:	bf00      	nop
  403f50:	400e0800 	.word	0x400e0800
  403f54:	400e0a00 	.word	0x400e0a00
  403f58:	400e1a00 	.word	0x400e1a00
  403f5c:	400e1c00 	.word	0x400e1c00
  403f60:	40024000 	.word	0x40024000
  403f64:	40028000 	.word	0x40028000
  403f68:	4002c000 	.word	0x4002c000
  403f6c:	00401dd3 	.word	0x00401dd3
  403f70:	00401edf 	.word	0x00401edf

00403f74 <usart_serial_putchar>:
{
  403f74:	b570      	push	{r4, r5, r6, lr}
  403f76:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  403f78:	4b2a      	ldr	r3, [pc, #168]	; (404024 <usart_serial_putchar+0xb0>)
  403f7a:	4298      	cmp	r0, r3
  403f7c:	d013      	beq.n	403fa6 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  403f7e:	4b2a      	ldr	r3, [pc, #168]	; (404028 <usart_serial_putchar+0xb4>)
  403f80:	4298      	cmp	r0, r3
  403f82:	d019      	beq.n	403fb8 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  403f84:	4b29      	ldr	r3, [pc, #164]	; (40402c <usart_serial_putchar+0xb8>)
  403f86:	4298      	cmp	r0, r3
  403f88:	d01f      	beq.n	403fca <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  403f8a:	4b29      	ldr	r3, [pc, #164]	; (404030 <usart_serial_putchar+0xbc>)
  403f8c:	4298      	cmp	r0, r3
  403f8e:	d025      	beq.n	403fdc <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  403f90:	4b28      	ldr	r3, [pc, #160]	; (404034 <usart_serial_putchar+0xc0>)
  403f92:	4298      	cmp	r0, r3
  403f94:	d02b      	beq.n	403fee <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  403f96:	4b28      	ldr	r3, [pc, #160]	; (404038 <usart_serial_putchar+0xc4>)
  403f98:	4298      	cmp	r0, r3
  403f9a:	d031      	beq.n	404000 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  403f9c:	4b27      	ldr	r3, [pc, #156]	; (40403c <usart_serial_putchar+0xc8>)
  403f9e:	4298      	cmp	r0, r3
  403fa0:	d037      	beq.n	404012 <usart_serial_putchar+0x9e>
	return 0;
  403fa2:	2000      	movs	r0, #0
}
  403fa4:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403fa6:	461e      	mov	r6, r3
  403fa8:	4d25      	ldr	r5, [pc, #148]	; (404040 <usart_serial_putchar+0xcc>)
  403faa:	4621      	mov	r1, r4
  403fac:	4630      	mov	r0, r6
  403fae:	47a8      	blx	r5
  403fb0:	2800      	cmp	r0, #0
  403fb2:	d1fa      	bne.n	403faa <usart_serial_putchar+0x36>
		return 1;
  403fb4:	2001      	movs	r0, #1
  403fb6:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403fb8:	461e      	mov	r6, r3
  403fba:	4d21      	ldr	r5, [pc, #132]	; (404040 <usart_serial_putchar+0xcc>)
  403fbc:	4621      	mov	r1, r4
  403fbe:	4630      	mov	r0, r6
  403fc0:	47a8      	blx	r5
  403fc2:	2800      	cmp	r0, #0
  403fc4:	d1fa      	bne.n	403fbc <usart_serial_putchar+0x48>
		return 1;
  403fc6:	2001      	movs	r0, #1
  403fc8:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403fca:	461e      	mov	r6, r3
  403fcc:	4d1c      	ldr	r5, [pc, #112]	; (404040 <usart_serial_putchar+0xcc>)
  403fce:	4621      	mov	r1, r4
  403fd0:	4630      	mov	r0, r6
  403fd2:	47a8      	blx	r5
  403fd4:	2800      	cmp	r0, #0
  403fd6:	d1fa      	bne.n	403fce <usart_serial_putchar+0x5a>
		return 1;
  403fd8:	2001      	movs	r0, #1
  403fda:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403fdc:	461e      	mov	r6, r3
  403fde:	4d18      	ldr	r5, [pc, #96]	; (404040 <usart_serial_putchar+0xcc>)
  403fe0:	4621      	mov	r1, r4
  403fe2:	4630      	mov	r0, r6
  403fe4:	47a8      	blx	r5
  403fe6:	2800      	cmp	r0, #0
  403fe8:	d1fa      	bne.n	403fe0 <usart_serial_putchar+0x6c>
		return 1;
  403fea:	2001      	movs	r0, #1
  403fec:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403fee:	461e      	mov	r6, r3
  403ff0:	4d14      	ldr	r5, [pc, #80]	; (404044 <usart_serial_putchar+0xd0>)
  403ff2:	4621      	mov	r1, r4
  403ff4:	4630      	mov	r0, r6
  403ff6:	47a8      	blx	r5
  403ff8:	2800      	cmp	r0, #0
  403ffa:	d1fa      	bne.n	403ff2 <usart_serial_putchar+0x7e>
		return 1;
  403ffc:	2001      	movs	r0, #1
  403ffe:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  404000:	461e      	mov	r6, r3
  404002:	4d10      	ldr	r5, [pc, #64]	; (404044 <usart_serial_putchar+0xd0>)
  404004:	4621      	mov	r1, r4
  404006:	4630      	mov	r0, r6
  404008:	47a8      	blx	r5
  40400a:	2800      	cmp	r0, #0
  40400c:	d1fa      	bne.n	404004 <usart_serial_putchar+0x90>
		return 1;
  40400e:	2001      	movs	r0, #1
  404010:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  404012:	461e      	mov	r6, r3
  404014:	4d0b      	ldr	r5, [pc, #44]	; (404044 <usart_serial_putchar+0xd0>)
  404016:	4621      	mov	r1, r4
  404018:	4630      	mov	r0, r6
  40401a:	47a8      	blx	r5
  40401c:	2800      	cmp	r0, #0
  40401e:	d1fa      	bne.n	404016 <usart_serial_putchar+0xa2>
		return 1;
  404020:	2001      	movs	r0, #1
  404022:	bd70      	pop	{r4, r5, r6, pc}
  404024:	400e0800 	.word	0x400e0800
  404028:	400e0a00 	.word	0x400e0a00
  40402c:	400e1a00 	.word	0x400e1a00
  404030:	400e1c00 	.word	0x400e1c00
  404034:	40024000 	.word	0x40024000
  404038:	40028000 	.word	0x40028000
  40403c:	4002c000 	.word	0x4002c000
  404040:	00401dc1 	.word	0x00401dc1
  404044:	00401ec9 	.word	0x00401ec9

00404048 <vApplicationStackOverflowHook>:
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  404048:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  40404a:	460a      	mov	r2, r1
  40404c:	4601      	mov	r1, r0
  40404e:	4802      	ldr	r0, [pc, #8]	; (404058 <vApplicationStackOverflowHook+0x10>)
  404050:	4b02      	ldr	r3, [pc, #8]	; (40405c <vApplicationStackOverflowHook+0x14>)
  404052:	4798      	blx	r3
  404054:	e7fe      	b.n	404054 <vApplicationStackOverflowHook+0xc>
  404056:	bf00      	nop
  404058:	0040c00c 	.word	0x0040c00c
  40405c:	004073f1 	.word	0x004073f1

00404060 <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  404060:	4770      	bx	lr

00404062 <vApplicationMallocFailedHook>:
  404062:	f04f 0380 	mov.w	r3, #128	; 0x80
  404066:	b672      	cpsid	i
  404068:	f383 8811 	msr	BASEPRI, r3
  40406c:	f3bf 8f6f 	isb	sy
  404070:	f3bf 8f4f 	dsb	sy
  404074:	b662      	cpsie	i
  404076:	e7fe      	b.n	404076 <vApplicationMallocFailedHook+0x14>

00404078 <mcu6050_i2c_bus_init>:
{
  404078:	b530      	push	{r4, r5, lr}
  40407a:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_TWIHS2);
  40407c:	2029      	movs	r0, #41	; 0x29
  40407e:	4c0e      	ldr	r4, [pc, #56]	; (4040b8 <mcu6050_i2c_bus_init+0x40>)
  404080:	47a0      	blx	r4
	mcu6050_option.master_clk = sysclk_get_cpu_hz();
  404082:	4b0e      	ldr	r3, [pc, #56]	; (4040bc <mcu6050_i2c_bus_init+0x44>)
  404084:	9301      	str	r3, [sp, #4]
	mcu6050_option.speed      = 40000;
  404086:	f649 4340 	movw	r3, #40000	; 0x9c40
  40408a:	9302      	str	r3, [sp, #8]
	pmc_enable_periph_clk(ID_PIOD);
  40408c:	2010      	movs	r0, #16
  40408e:	47a0      	blx	r4
	pio_set_peripheral(PIOD, PIO_TYPE_PIO_PERIPH_C, 1 << 28);
  404090:	4d0b      	ldr	r5, [pc, #44]	; (4040c0 <mcu6050_i2c_bus_init+0x48>)
  404092:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404096:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40409a:	4628      	mov	r0, r5
  40409c:	4c09      	ldr	r4, [pc, #36]	; (4040c4 <mcu6050_i2c_bus_init+0x4c>)
  40409e:	47a0      	blx	r4
	pio_set_peripheral(PIOD, PIO_TYPE_PIO_PERIPH_C, 1 << 27);
  4040a0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4040a4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4040a8:	4628      	mov	r0, r5
  4040aa:	47a0      	blx	r4
	twihs_master_init(TWIHS2, &mcu6050_option);
  4040ac:	a901      	add	r1, sp, #4
  4040ae:	4806      	ldr	r0, [pc, #24]	; (4040c8 <mcu6050_i2c_bus_init+0x50>)
  4040b0:	4b06      	ldr	r3, [pc, #24]	; (4040cc <mcu6050_i2c_bus_init+0x54>)
  4040b2:	4798      	blx	r3
}
  4040b4:	b005      	add	sp, #20
  4040b6:	bd30      	pop	{r4, r5, pc}
  4040b8:	00401d6d 	.word	0x00401d6d
  4040bc:	11e1a300 	.word	0x11e1a300
  4040c0:	400e1400 	.word	0x400e1400
  4040c4:	00401967 	.word	0x00401967
  4040c8:	40060000 	.word	0x40060000
  4040cc:	004003a9 	.word	0x004003a9

004040d0 <mcu6050_i2c_bus_read>:
{
  4040d0:	b500      	push	{lr}
  4040d2:	b087      	sub	sp, #28
	p_packet.chip         = dev_addr;
  4040d4:	f88d 0014 	strb.w	r0, [sp, #20]
	p_packet.addr[0]      = reg_addr;
  4040d8:	f88d 1004 	strb.w	r1, [sp, #4]
	p_packet.addr_length  = 1;
  4040dc:	2101      	movs	r1, #1
  4040de:	9102      	str	r1, [sp, #8]
	p_packet.buffer       = reg_data;
  4040e0:	9203      	str	r2, [sp, #12]
	p_packet.length       = cnt;
  4040e2:	9304      	str	r3, [sp, #16]
	ierror = twihs_master_read(TWIHS2, &p_packet);
  4040e4:	a901      	add	r1, sp, #4
  4040e6:	4803      	ldr	r0, [pc, #12]	; (4040f4 <mcu6050_i2c_bus_read+0x24>)
  4040e8:	4b03      	ldr	r3, [pc, #12]	; (4040f8 <mcu6050_i2c_bus_read+0x28>)
  4040ea:	4798      	blx	r3
}
  4040ec:	b240      	sxtb	r0, r0
  4040ee:	b007      	add	sp, #28
  4040f0:	f85d fb04 	ldr.w	pc, [sp], #4
  4040f4:	40060000 	.word	0x40060000
  4040f8:	004003dd 	.word	0x004003dd

004040fc <mcu6050_i2c_bus_write>:
{
  4040fc:	b500      	push	{lr}
  4040fe:	b087      	sub	sp, #28
	p_packet.chip         = dev_addr;
  404100:	f88d 0014 	strb.w	r0, [sp, #20]
	p_packet.addr[0]      = reg_addr;
  404104:	f88d 1004 	strb.w	r1, [sp, #4]
	p_packet.addr_length  = 1;
  404108:	2101      	movs	r1, #1
  40410a:	9102      	str	r1, [sp, #8]
	p_packet.buffer       = reg_data;
  40410c:	9203      	str	r2, [sp, #12]
	p_packet.length       = cnt;
  40410e:	9304      	str	r3, [sp, #16]
	ierror = twihs_master_write(TWIHS2, &p_packet);
  404110:	a901      	add	r1, sp, #4
  404112:	4803      	ldr	r0, [pc, #12]	; (404120 <mcu6050_i2c_bus_write+0x24>)
  404114:	4b03      	ldr	r3, [pc, #12]	; (404124 <mcu6050_i2c_bus_write+0x28>)
  404116:	4798      	blx	r3
}
  404118:	b240      	sxtb	r0, r0
  40411a:	b007      	add	sp, #28
  40411c:	f85d fb04 	ldr.w	pc, [sp], #4
  404120:	40060000 	.word	0x40060000
  404124:	00400489 	.word	0x00400489

00404128 <task_imu>:
static void task_imu(void *pvParameters) {
  404128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40412c:	ed2d 8b08 	vpush	{d8-d11}
  404130:	b0b3      	sub	sp, #204	; 0xcc
	mcu6050_i2c_bus_init();
  404132:	4b3b      	ldr	r3, [pc, #236]	; (404220 <task_imu+0xf8>)
  404134:	4798      	blx	r3
	rtn = twihs_probe(TWIHS2, MPU6050_DEFAULT_ADDRESS);
  404136:	2168      	movs	r1, #104	; 0x68
  404138:	483a      	ldr	r0, [pc, #232]	; (404224 <task_imu+0xfc>)
  40413a:	4b3b      	ldr	r3, [pc, #236]	; (404228 <task_imu+0x100>)
  40413c:	4798      	blx	r3
	if(rtn != TWIHS_SUCCESS){
  40413e:	b2c0      	uxtb	r0, r0
  404140:	2800      	cmp	r0, #0
  404142:	d042      	beq.n	4041ca <task_imu+0xa2>
		printf("[ERRO] [i2c] [probe] \n");
  404144:	4839      	ldr	r0, [pc, #228]	; (40422c <task_imu+0x104>)
  404146:	4b3a      	ldr	r3, [pc, #232]	; (404230 <task_imu+0x108>)
  404148:	4798      	blx	r3
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  40414a:	2301      	movs	r3, #1
  40414c:	aa2b      	add	r2, sp, #172	; 0xac
  40414e:	2175      	movs	r1, #117	; 0x75
  404150:	2068      	movs	r0, #104	; 0x68
  404152:	4c38      	ldr	r4, [pc, #224]	; (404234 <task_imu+0x10c>)
  404154:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS){
  404156:	2800      	cmp	r0, #0
  404158:	d03b      	beq.n	4041d2 <task_imu+0xaa>
		printf("[ERRO] [i2c] [read] \n");
  40415a:	4837      	ldr	r0, [pc, #220]	; (404238 <task_imu+0x110>)
  40415c:	4b34      	ldr	r3, [pc, #208]	; (404230 <task_imu+0x108>)
  40415e:	4798      	blx	r3
	if(bufferRX[0] != 0x68){
  404160:	f89d 30ac 	ldrb.w	r3, [sp, #172]	; 0xac
  404164:	2b68      	cmp	r3, #104	; 0x68
		printf("[ERRO] [i2c] who_am_i incorreto \n");
  404166:	bf14      	ite	ne
  404168:	4834      	ldrne	r0, [pc, #208]	; (40423c <task_imu+0x114>)
		printf("[DADO] [i2c] who_am_i OK\n" );
  40416a:	4835      	ldreq	r0, [pc, #212]	; (404240 <task_imu+0x118>)
  40416c:	4b30      	ldr	r3, [pc, #192]	; (404230 <task_imu+0x108>)
  40416e:	4798      	blx	r3
	bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  404170:	2301      	movs	r3, #1
  404172:	aa32      	add	r2, sp, #200	; 0xc8
  404174:	f802 3d28 	strb.w	r3, [r2, #-40]!
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  404178:	216b      	movs	r1, #107	; 0x6b
  40417a:	2068      	movs	r0, #104	; 0x68
  40417c:	4c31      	ldr	r4, [pc, #196]	; (404244 <task_imu+0x11c>)
  40417e:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS)
  404180:	bb70      	cbnz	r0, 4041e0 <task_imu+0xb8>
	bufferTX[0] = MPU6050_ACCEL_FS_2 << MPU6050_ACONFIG_AFS_SEL_BIT;
  404182:	aa32      	add	r2, sp, #200	; 0xc8
  404184:	2300      	movs	r3, #0
  404186:	f802 3d28 	strb.w	r3, [r2, #-40]!
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  40418a:	2301      	movs	r3, #1
  40418c:	211c      	movs	r1, #28
  40418e:	2068      	movs	r0, #104	; 0x68
  404190:	4c2c      	ldr	r4, [pc, #176]	; (404244 <task_imu+0x11c>)
  404192:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS)
  404194:	bb40      	cbnz	r0, 4041e8 <task_imu+0xc0>
	bufferTX[0] = 0x00; // 250 °/s
  404196:	aa32      	add	r2, sp, #200	; 0xc8
  404198:	2300      	movs	r3, #0
  40419a:	f802 3d28 	strb.w	r3, [r2, #-40]!
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_CONFIG, bufferTX, 1);
  40419e:	2301      	movs	r3, #1
  4041a0:	211b      	movs	r1, #27
  4041a2:	2068      	movs	r0, #104	; 0x68
  4041a4:	4c27      	ldr	r4, [pc, #156]	; (404244 <task_imu+0x11c>)
  4041a6:	47a0      	blx	r4
	if(rtn != TWIHS_SUCCESS)
  4041a8:	bb10      	cbnz	r0, 4041f0 <task_imu+0xc8>
	FusionAhrsInitialise(&ahrs);
  4041aa:	a80b      	add	r0, sp, #44	; 0x2c
  4041ac:	4b26      	ldr	r3, [pc, #152]	; (404248 <task_imu+0x120>)
  4041ae:	4798      	blx	r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &raw_acc_xHigh, 1);
  4041b0:	2401      	movs	r4, #1
  4041b2:	2568      	movs	r5, #104	; 0x68
		if (acc2<0.2){
  4041b4:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 40426c <task_imu+0x144>
  4041b8:	f20f 095c 	addw	r9, pc, #92	; 0x5c
  4041bc:	e9d9 8900 	ldrd	r8, r9, [r9]
 */
static inline FusionEuler FusionQuaternionToEuler(const FusionQuaternion quaternion) {
#define Q quaternion.element
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
    const FusionEuler euler = {.angle = {
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
  4041c0:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 404270 <task_imu+0x148>
    return radians * (180.0f / (float) M_PI);
  4041c4:	eddf 9a21 	vldr	s19, [pc, #132]	; 40424c <task_imu+0x124>
  4041c8:	e084      	b.n	4042d4 <task_imu+0x1ac>
		printf("[DADO] [i2c] probe OK\n" );
  4041ca:	4821      	ldr	r0, [pc, #132]	; (404250 <task_imu+0x128>)
  4041cc:	4b18      	ldr	r3, [pc, #96]	; (404230 <task_imu+0x108>)
  4041ce:	4798      	blx	r3
  4041d0:	e7bb      	b.n	40414a <task_imu+0x22>
		printf("[DADO] [i2c] %x:%x", MPU6050_RA_WHO_AM_I, bufferRX[0]);
  4041d2:	f89d 20ac 	ldrb.w	r2, [sp, #172]	; 0xac
  4041d6:	2175      	movs	r1, #117	; 0x75
  4041d8:	481e      	ldr	r0, [pc, #120]	; (404254 <task_imu+0x12c>)
  4041da:	4b1f      	ldr	r3, [pc, #124]	; (404258 <task_imu+0x130>)
  4041dc:	4798      	blx	r3
  4041de:	e7bf      	b.n	404160 <task_imu+0x38>
	printf("[ERRO] [i2c] [write] \n");
  4041e0:	481e      	ldr	r0, [pc, #120]	; (40425c <task_imu+0x134>)
  4041e2:	4b13      	ldr	r3, [pc, #76]	; (404230 <task_imu+0x108>)
  4041e4:	4798      	blx	r3
  4041e6:	e7cc      	b.n	404182 <task_imu+0x5a>
	printf("[ERRO] [i2c] [write] \n");
  4041e8:	481c      	ldr	r0, [pc, #112]	; (40425c <task_imu+0x134>)
  4041ea:	4b11      	ldr	r3, [pc, #68]	; (404230 <task_imu+0x108>)
  4041ec:	4798      	blx	r3
  4041ee:	e7d2      	b.n	404196 <task_imu+0x6e>
	printf("[ERRO] [i2c] [write] \n");
  4041f0:	481a      	ldr	r0, [pc, #104]	; (40425c <task_imu+0x134>)
  4041f2:	4b0f      	ldr	r3, [pc, #60]	; (404230 <task_imu+0x108>)
  4041f4:	4798      	blx	r3
  4041f6:	e7d8      	b.n	4041aa <task_imu+0x82>
			xSemaphoreGive(xSemaphoreFall);
  4041f8:	2300      	movs	r3, #0
  4041fa:	461a      	mov	r2, r3
  4041fc:	4619      	mov	r1, r3
  4041fe:	4818      	ldr	r0, [pc, #96]	; (404260 <task_imu+0x138>)
  404200:	6800      	ldr	r0, [r0, #0]
  404202:	4e18      	ldr	r6, [pc, #96]	; (404264 <task_imu+0x13c>)
  404204:	47b0      	blx	r6
  404206:	e111      	b.n	40442c <task_imu+0x304>
    return asinf(value);
  404208:	ee17 0a90 	vmov	r0, s15
  40420c:	4b16      	ldr	r3, [pc, #88]	; (404268 <task_imu+0x140>)
  40420e:	4798      	blx	r3
  404210:	ee0b 0a90 	vmov	s23, r0
  404214:	e032      	b.n	40427c <task_imu+0x154>
  404216:	bf00      	nop
  404218:	9999999a 	.word	0x9999999a
  40421c:	3fc99999 	.word	0x3fc99999
  404220:	00404079 	.word	0x00404079
  404224:	40060000 	.word	0x40060000
  404228:	00400529 	.word	0x00400529
  40422c:	0040bf20 	.word	0x0040bf20
  404230:	004074b5 	.word	0x004074b5
  404234:	004040d1 	.word	0x004040d1
  404238:	0040bf50 	.word	0x0040bf50
  40423c:	0040bf7c 	.word	0x0040bf7c
  404240:	0040bfa0 	.word	0x0040bfa0
  404244:	004040fd 	.word	0x004040fd
  404248:	00400661 	.word	0x00400661
  40424c:	42652ee0 	.word	0x42652ee0
  404250:	0040bf38 	.word	0x0040bf38
  404254:	0040bf68 	.word	0x0040bf68
  404258:	004073f1 	.word	0x004073f1
  40425c:	0040bfbc 	.word	0x0040bfbc
  404260:	20400e34 	.word	0x20400e34
  404264:	00402891 	.word	0x00402891
  404268:	004047dd 	.word	0x004047dd
  40426c:	00405f91 	.word	0x00405f91
  404270:	0040487d 	.word	0x0040487d
  404274:	bfc90fdb 	.word	0xbfc90fdb
        return (float) M_PI / -2.0f;
  404278:	ed5f ba02 	vldr	s23, [pc, #-8]	; 404274 <task_imu+0x14c>
            .pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x))),
            .yaw = FusionRadiansToDegrees(atan2f(Q.w * Q.z + Q.x * Q.y, halfMinusQySquared - Q.z * Q.z)),
  40427c:	ee69 6a09 	vmul.f32	s13, s18, s18
  404280:	ee29 7a0a 	vmul.f32	s14, s18, s20
  404284:	ee68 7a88 	vmul.f32	s15, s17, s16
  404288:	ee7a 6ae6 	vsub.f32	s13, s21, s13
  40428c:	ee16 1a90 	vmov	r1, s13
  404290:	ee77 7a27 	vadd.f32	s15, s14, s15
  404294:	ee17 0a90 	vmov	r0, s15
  404298:	47d8      	blx	fp
  40429a:	ee08 0a10 	vmov	s16, r0
		printf("Roll %0.1f, Pitch %0.1f, Yaw %0.1f\n", euler.angle.roll, euler.angle.pitch, euler.angle.yaw);
  40429e:	ee1b 0a10 	vmov	r0, s22
  4042a2:	47d0      	blx	sl
  4042a4:	4606      	mov	r6, r0
  4042a6:	460f      	mov	r7, r1
  4042a8:	ee68 7a29 	vmul.f32	s15, s16, s19
  4042ac:	ee17 0a90 	vmov	r0, s15
  4042b0:	47d0      	blx	sl
  4042b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4042b6:	ee6b 7aa9 	vmul.f32	s15, s23, s19
  4042ba:	ee17 0a90 	vmov	r0, s15
  4042be:	47d0      	blx	sl
  4042c0:	e9cd 0100 	strd	r0, r1, [sp]
  4042c4:	4632      	mov	r2, r6
  4042c6:	463b      	mov	r3, r7
  4042c8:	4884      	ldr	r0, [pc, #528]	; (4044dc <task_imu+0x3b4>)
  4042ca:	4985      	ldr	r1, [pc, #532]	; (4044e0 <task_imu+0x3b8>)
  4042cc:	4788      	blx	r1
		vTaskDelay(1);
  4042ce:	4620      	mov	r0, r4
  4042d0:	4b84      	ldr	r3, [pc, #528]	; (4044e4 <task_imu+0x3bc>)
  4042d2:	4798      	blx	r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &raw_acc_xHigh, 1);
  4042d4:	4623      	mov	r3, r4
  4042d6:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
  4042da:	213b      	movs	r1, #59	; 0x3b
  4042dc:	4628      	mov	r0, r5
  4042de:	4e82      	ldr	r6, [pc, #520]	; (4044e8 <task_imu+0x3c0>)
  4042e0:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &raw_acc_xLow,  1);
  4042e2:	4623      	mov	r3, r4
  4042e4:	aa27      	add	r2, sp, #156	; 0x9c
  4042e6:	213c      	movs	r1, #60	; 0x3c
  4042e8:	4628      	mov	r0, r5
  4042ea:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &raw_acc_yHigh, 1);
  4042ec:	4623      	mov	r3, r4
  4042ee:	f10d 029e 	add.w	r2, sp, #158	; 0x9e
  4042f2:	213d      	movs	r1, #61	; 0x3d
  4042f4:	4628      	mov	r0, r5
  4042f6:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_yLow,  1);
  4042f8:	4623      	mov	r3, r4
  4042fa:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
  4042fe:	2140      	movs	r1, #64	; 0x40
  404300:	4628      	mov	r0, r5
  404302:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &raw_acc_zHigh, 1);
  404304:	4623      	mov	r3, r4
  404306:	f10d 029d 	add.w	r2, sp, #157	; 0x9d
  40430a:	213f      	movs	r1, #63	; 0x3f
  40430c:	4628      	mov	r0, r5
  40430e:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &raw_acc_zLow,  1);
  404310:	4623      	mov	r3, r4
  404312:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
  404316:	2140      	movs	r1, #64	; 0x40
  404318:	4628      	mov	r0, r5
  40431a:	47b0      	blx	r6
		raw_acc_x = (raw_acc_xHigh << 8) | (raw_acc_xLow << 0);
  40431c:	f89d 209f 	ldrb.w	r2, [sp, #159]	; 0x9f
  404320:	f89d 309c 	ldrb.w	r3, [sp, #156]	; 0x9c
  404324:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  404328:	b21b      	sxth	r3, r3
  40432a:	ee09 3a10 	vmov	s18, r3
		raw_acc_y = (raw_acc_yHigh << 8) | (raw_acc_yLow << 0);
  40432e:	f89d 209e 	ldrb.w	r2, [sp, #158]	; 0x9e
  404332:	f89d 309b 	ldrb.w	r3, [sp, #155]	; 0x9b
  404336:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40433a:	b21b      	sxth	r3, r3
  40433c:	ee08 3a90 	vmov	s17, r3
		raw_acc_z = (raw_acc_zHigh << 8) | (raw_acc_zLow << 0);
  404340:	f89d 209d 	ldrb.w	r2, [sp, #157]	; 0x9d
  404344:	f89d 309a 	ldrb.w	r3, [sp, #154]	; 0x9a
  404348:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40434c:	b21b      	sxth	r3, r3
  40434e:	ee08 3a10 	vmov	s16, r3
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_H, &raw_gyr_xHigh, 1);
  404352:	4623      	mov	r3, r4
  404354:	f10d 0299 	add.w	r2, sp, #153	; 0x99
  404358:	2143      	movs	r1, #67	; 0x43
  40435a:	4628      	mov	r0, r5
  40435c:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_XOUT_L, &raw_gyr_xLow,  1);
  40435e:	4623      	mov	r3, r4
  404360:	f10d 0296 	add.w	r2, sp, #150	; 0x96
  404364:	2144      	movs	r1, #68	; 0x44
  404366:	4628      	mov	r0, r5
  404368:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_YOUT_H, &raw_gyr_yHigh, 1);
  40436a:	4623      	mov	r3, r4
  40436c:	aa26      	add	r2, sp, #152	; 0x98
  40436e:	2145      	movs	r1, #69	; 0x45
  404370:	4628      	mov	r0, r5
  404372:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_yLow,  1);
  404374:	4623      	mov	r3, r4
  404376:	f10d 0295 	add.w	r2, sp, #149	; 0x95
  40437a:	2148      	movs	r1, #72	; 0x48
  40437c:	4628      	mov	r0, r5
  40437e:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_H, &raw_gyr_zHigh, 1);
  404380:	4623      	mov	r3, r4
  404382:	f10d 0297 	add.w	r2, sp, #151	; 0x97
  404386:	2147      	movs	r1, #71	; 0x47
  404388:	4628      	mov	r0, r5
  40438a:	47b0      	blx	r6
		mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_GYRO_ZOUT_L, &raw_gyr_zLow,  1);
  40438c:	4623      	mov	r3, r4
  40438e:	aa25      	add	r2, sp, #148	; 0x94
  404390:	2148      	movs	r1, #72	; 0x48
  404392:	4628      	mov	r0, r5
  404394:	47b0      	blx	r6
		raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  404396:	f89d 7099 	ldrb.w	r7, [sp, #153]	; 0x99
  40439a:	f89d 1096 	ldrb.w	r1, [sp, #150]	; 0x96
		raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  40439e:	f89d 6098 	ldrb.w	r6, [sp, #152]	; 0x98
  4043a2:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
		raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  4043a6:	f89d 0097 	ldrb.w	r0, [sp, #151]	; 0x97
  4043aa:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
		proc_acc_x = (float)raw_acc_x/16384;
  4043ae:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
  4043b2:	eddf 7a4e 	vldr	s15, [pc, #312]	; 4044ec <task_imu+0x3c4>
  4043b6:	ee29 9a27 	vmul.f32	s18, s18, s15
		proc_acc_y = (float)raw_acc_y/16384;
  4043ba:	eef8 8ae8 	vcvt.f32.s32	s17, s17
  4043be:	ee68 8aa7 	vmul.f32	s17, s17, s15
		proc_acc_z = (float)raw_acc_z/16384;
  4043c2:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
  4043c6:	ee28 8a27 	vmul.f32	s16, s16, s15
		raw_gyr_x = (raw_gyr_xHigh << 8) | (raw_gyr_xLow << 0);
  4043ca:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
		proc_gyr_x = (float)raw_gyr_x/131;
  4043ce:	b209      	sxth	r1, r1
  4043d0:	ee07 1a90 	vmov	s15, r1
  4043d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4043d8:	ed9f 7a45 	vldr	s14, [pc, #276]	; 4044f0 <task_imu+0x3c8>
  4043dc:	ee87 ba87 	vdiv.f32	s22, s15, s14
		raw_gyr_y = (raw_gyr_yHigh << 8) | (raw_gyr_yLow << 0);
  4043e0:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
		proc_gyr_y = (float)raw_gyr_y/131;
  4043e4:	b212      	sxth	r2, r2
  4043e6:	ee07 2a90 	vmov	s15, r2
  4043ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  4043ee:	eec7 aa87 	vdiv.f32	s21, s15, s14
		raw_gyr_z = (raw_gyr_zHigh << 8) | (raw_gyr_zLow << 0);
  4043f2:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
		proc_gyr_z = (float)raw_gyr_z/131;
  4043f6:	b21b      	sxth	r3, r3
  4043f8:	ee07 3a90 	vmov	s15, r3
  4043fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  404400:	ee87 aa87 	vdiv.f32	s20, s15, s14
		float acc2 = (proc_acc_x*proc_acc_x + proc_acc_y * proc_acc_y + proc_acc_z * proc_acc_z);
  404404:	ee29 7a09 	vmul.f32	s14, s18, s18
  404408:	ee68 7aa8 	vmul.f32	s15, s17, s17
  40440c:	ee77 7a27 	vadd.f32	s15, s14, s15
  404410:	ee28 7a08 	vmul.f32	s14, s16, s16
		if (acc2<0.2){
  404414:	ee77 7a87 	vadd.f32	s15, s15, s14
  404418:	ee17 0a90 	vmov	r0, s15
  40441c:	47d0      	blx	sl
  40441e:	4642      	mov	r2, r8
  404420:	464b      	mov	r3, r9
  404422:	4e34      	ldr	r6, [pc, #208]	; (4044f4 <task_imu+0x3cc>)
  404424:	47b0      	blx	r6
  404426:	2800      	cmp	r0, #0
  404428:	f47f aee6 	bne.w	4041f8 <task_imu+0xd0>
		const FusionVector gyroscope = {proc_gyr_x, proc_gyr_y, proc_gyr_z};
  40442c:	ed8d ba05 	vstr	s22, [sp, #20]
  404430:	edcd aa06 	vstr	s21, [sp, #24]
  404434:	ed8d aa07 	vstr	s20, [sp, #28]
		const FusionVector accelerometer = {proc_acc_x, proc_acc_y, proc_acc_z};
  404438:	ed8d 9a08 	vstr	s18, [sp, #32]
  40443c:	edcd 8a09 	vstr	s17, [sp, #36]	; 0x24
  404440:	ed8d 8a0a 	vstr	s16, [sp, #40]	; 0x28
		FusionAhrsUpdateNoMagnetometer(&ahrs, gyroscope, accelerometer, dT);
  404444:	4b2c      	ldr	r3, [pc, #176]	; (4044f8 <task_imu+0x3d0>)
  404446:	9303      	str	r3, [sp, #12]
  404448:	ab08      	add	r3, sp, #32
  40444a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  40444e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
  404452:	ab05      	add	r3, sp, #20
  404454:	cb0e      	ldmia	r3, {r1, r2, r3}
  404456:	a80b      	add	r0, sp, #44	; 0x2c
  404458:	4e28      	ldr	r6, [pc, #160]	; (4044fc <task_imu+0x3d4>)
  40445a:	47b0      	blx	r6
		const FusionEuler euler = FusionQuaternionToEuler(FusionAhrsGetQuaternion(&ahrs));
  40445c:	a90b      	add	r1, sp, #44	; 0x2c
  40445e:	a82e      	add	r0, sp, #184	; 0xb8
  404460:	4b27      	ldr	r3, [pc, #156]	; (404500 <task_imu+0x3d8>)
  404462:	4798      	blx	r3
  404464:	ed9d aa2e 	vldr	s20, [sp, #184]	; 0xb8
  404468:	eddd 8a2f 	vldr	s17, [sp, #188]	; 0xbc
  40446c:	ed9d 8a30 	vldr	s16, [sp, #192]	; 0xc0
  404470:	ed9d 9a31 	vldr	s18, [sp, #196]	; 0xc4
    const float halfMinusQySquared = 0.5f - Q.y * Q.y; // calculate common terms to avoid repeated operations
  404474:	ee68 7a08 	vmul.f32	s15, s16, s16
  404478:	eef6 aa00 	vmov.f32	s21, #96	; 0x3f000000  0.5
  40447c:	ee7a aae7 	vsub.f32	s21, s21, s15
            .roll = FusionRadiansToDegrees(atan2f(Q.w * Q.x + Q.y * Q.z, halfMinusQySquared - Q.x * Q.x)),
  404480:	ee68 6aa8 	vmul.f32	s13, s17, s17
  404484:	ee2a 7a28 	vmul.f32	s14, s20, s17
  404488:	ee69 7a08 	vmul.f32	s15, s18, s16
  40448c:	ee7a 6ae6 	vsub.f32	s13, s21, s13
  404490:	ee16 1a90 	vmov	r1, s13
  404494:	ee77 7a27 	vadd.f32	s15, s14, s15
  404498:	ee17 0a90 	vmov	r0, s15
  40449c:	47d8      	blx	fp
    return radians * (180.0f / (float) M_PI);
  40449e:	ee07 0a90 	vmov	s15, r0
  4044a2:	ee27 baa9 	vmul.f32	s22, s15, s19
            .pitch = FusionRadiansToDegrees(FusionAsin(2.0f * (Q.w * Q.y - Q.z * Q.x))),
  4044a6:	ee2a 7a08 	vmul.f32	s14, s20, s16
  4044aa:	ee69 7a28 	vmul.f32	s15, s18, s17
  4044ae:	ee77 7a67 	vsub.f32	s15, s14, s15
  4044b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
    if (value <= -1.0f) {
  4044b6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
  4044ba:	eef4 7ac7 	vcmpe.f32	s15, s14
  4044be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4044c2:	f67f aed9 	bls.w	404278 <task_imu+0x150>
    if (value >= 1.0f) {
  4044c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
  4044ca:	eef4 7ac7 	vcmpe.f32	s15, s14
  4044ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  4044d2:	f6ff ae99 	blt.w	404208 <task_imu+0xe0>
        return (float) M_PI / 2.0f;
  4044d6:	eddf ba0b 	vldr	s23, [pc, #44]	; 404504 <task_imu+0x3dc>
  4044da:	e6cf      	b.n	40427c <task_imu+0x154>
  4044dc:	0040bfd4 	.word	0x0040bfd4
  4044e0:	004073f1 	.word	0x004073f1
  4044e4:	004033a1 	.word	0x004033a1
  4044e8:	004040d1 	.word	0x004040d1
  4044ec:	38800000 	.word	0x38800000
  4044f0:	43030000 	.word	0x43030000
  4044f4:	0040651d 	.word	0x0040651d
  4044f8:	3dcccccd 	.word	0x3dcccccd
  4044fc:	00400da9 	.word	0x00400da9
  404500:	00400691 	.word	0x00400691
  404504:	3fc90fdb 	.word	0x3fc90fdb

00404508 <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/


int main(void) {
  404508:	b500      	push	{lr}
  40450a:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the SAM system */
	sysclk_init();
  40450c:	4b50      	ldr	r3, [pc, #320]	; (404650 <main+0x148>)
  40450e:	4798      	blx	r3
	board_init();
  404510:	4b50      	ldr	r3, [pc, #320]	; (404654 <main+0x14c>)
  404512:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  404514:	4b50      	ldr	r3, [pc, #320]	; (404658 <main+0x150>)
  404516:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40451a:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40451c:	2280      	movs	r2, #128	; 0x80
  40451e:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	pio_configure(BUT_PIO, PIO_INPUT, BUT_PIO_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  404522:	4d4e      	ldr	r5, [pc, #312]	; (40465c <main+0x154>)
  404524:	2309      	movs	r3, #9
  404526:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40452a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40452e:	4628      	mov	r0, r5
  404530:	4c4b      	ldr	r4, [pc, #300]	; (404660 <main+0x158>)
  404532:	47a0      	blx	r4
	pio_set_debounce_filter(BUT_PIO, BUT_PIO_PIN_MASK, 60);
  404534:	223c      	movs	r2, #60	; 0x3c
  404536:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40453a:	4628      	mov	r0, r5
  40453c:	4b49      	ldr	r3, [pc, #292]	; (404664 <main+0x15c>)
  40453e:	4798      	blx	r3
	pio_enable_interrupt(BUT_PIO, BUT_PIO_PIN_MASK);
  404540:	f44f 6100 	mov.w	r1, #2048	; 0x800
  404544:	4628      	mov	r0, r5
  404546:	4b48      	ldr	r3, [pc, #288]	; (404668 <main+0x160>)
  404548:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIO_PIN_MASK, PIO_IT_FALL_EDGE , but_callback);
  40454a:	4b48      	ldr	r3, [pc, #288]	; (40466c <main+0x164>)
  40454c:	9300      	str	r3, [sp, #0]
  40454e:	2350      	movs	r3, #80	; 0x50
  404550:	f44f 6200 	mov.w	r2, #2048	; 0x800
  404554:	210a      	movs	r1, #10
  404556:	4628      	mov	r0, r5
  404558:	4c45      	ldr	r4, [pc, #276]	; (404670 <main+0x168>)
  40455a:	47a0      	blx	r4
	pmc_enable_periph_clk(LED1_PIO_ID);
  40455c:	200a      	movs	r0, #10
  40455e:	4e45      	ldr	r6, [pc, #276]	; (404674 <main+0x16c>)
  404560:	47b0      	blx	r6
	pio_set_output(LED1_PIO,LED1_PIO_IDX_MASK,1,0,0);
  404562:	2400      	movs	r4, #0
  404564:	9400      	str	r4, [sp, #0]
  404566:	4623      	mov	r3, r4
  404568:	2201      	movs	r2, #1
  40456a:	4611      	mov	r1, r2
  40456c:	4628      	mov	r0, r5
  40456e:	4d42      	ldr	r5, [pc, #264]	; (404678 <main+0x170>)
  404570:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  404572:	4d42      	ldr	r5, [pc, #264]	; (40467c <main+0x174>)
  404574:	4b42      	ldr	r3, [pc, #264]	; (404680 <main+0x178>)
  404576:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  404578:	4a42      	ldr	r2, [pc, #264]	; (404684 <main+0x17c>)
  40457a:	4b43      	ldr	r3, [pc, #268]	; (404688 <main+0x180>)
  40457c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40457e:	4a43      	ldr	r2, [pc, #268]	; (40468c <main+0x184>)
  404580:	4b43      	ldr	r3, [pc, #268]	; (404690 <main+0x188>)
  404582:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  404584:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  404588:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  40458a:	23c0      	movs	r3, #192	; 0xc0
  40458c:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  40458e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404592:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  404594:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  404596:	9408      	str	r4, [sp, #32]
  404598:	200e      	movs	r0, #14
  40459a:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  40459c:	4a3d      	ldr	r2, [pc, #244]	; (404694 <main+0x18c>)
  40459e:	a904      	add	r1, sp, #16
  4045a0:	4628      	mov	r0, r5
  4045a2:	4b3d      	ldr	r3, [pc, #244]	; (404698 <main+0x190>)
  4045a4:	4798      	blx	r3
		usart_enable_tx(p_usart);
  4045a6:	4628      	mov	r0, r5
  4045a8:	4b3c      	ldr	r3, [pc, #240]	; (40469c <main+0x194>)
  4045aa:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4045ac:	4628      	mov	r0, r5
  4045ae:	4b3c      	ldr	r3, [pc, #240]	; (4046a0 <main+0x198>)
  4045b0:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4045b2:	4e3c      	ldr	r6, [pc, #240]	; (4046a4 <main+0x19c>)
  4045b4:	6833      	ldr	r3, [r6, #0]
  4045b6:	4621      	mov	r1, r4
  4045b8:	6898      	ldr	r0, [r3, #8]
  4045ba:	4d3b      	ldr	r5, [pc, #236]	; (4046a8 <main+0x1a0>)
  4045bc:	47a8      	blx	r5
	setbuf(stdin, NULL);
  4045be:	6833      	ldr	r3, [r6, #0]
  4045c0:	4621      	mov	r1, r4
  4045c2:	6858      	ldr	r0, [r3, #4]
  4045c4:	47a8      	blx	r5
	setbuf(stdout, NULL);
  4045c6:	6833      	ldr	r3, [r6, #0]
  4045c8:	4621      	mov	r1, r4
  4045ca:	6898      	ldr	r0, [r3, #8]
  4045cc:	47a8      	blx	r5
	io_init();

	/* Initialize the console uart */
	configure_console();
	xSemaphoreFall = xSemaphoreCreateBinary();
  4045ce:	2203      	movs	r2, #3
  4045d0:	4621      	mov	r1, r4
  4045d2:	2001      	movs	r0, #1
  4045d4:	4b35      	ldr	r3, [pc, #212]	; (4046ac <main+0x1a4>)
  4045d6:	4798      	blx	r3
  4045d8:	4b35      	ldr	r3, [pc, #212]	; (4046b0 <main+0x1a8>)
  4045da:	6018      	str	r0, [r3, #0]
	if (xSemaphoreFall == NULL) printf("Failed to create semaphore\r\n");
  4045dc:	2800      	cmp	r0, #0
  4045de:	d032      	beq.n	404646 <main+0x13e>
	/* Create task to control oled */
	if (xTaskCreate(task_oled, "oled", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  4045e0:	2300      	movs	r3, #0
  4045e2:	9303      	str	r3, [sp, #12]
  4045e4:	9302      	str	r3, [sp, #8]
  4045e6:	9301      	str	r3, [sp, #4]
  4045e8:	9300      	str	r3, [sp, #0]
  4045ea:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  4045ee:	4931      	ldr	r1, [pc, #196]	; (4046b4 <main+0x1ac>)
  4045f0:	4831      	ldr	r0, [pc, #196]	; (4046b8 <main+0x1b0>)
  4045f2:	4c32      	ldr	r4, [pc, #200]	; (4046bc <main+0x1b4>)
  4045f4:	47a0      	blx	r4
  4045f6:	2801      	cmp	r0, #1
  4045f8:	d002      	beq.n	404600 <main+0xf8>
		printf("Failed to create oled task\r\n");
  4045fa:	4831      	ldr	r0, [pc, #196]	; (4046c0 <main+0x1b8>)
  4045fc:	4b31      	ldr	r3, [pc, #196]	; (4046c4 <main+0x1bc>)
  4045fe:	4798      	blx	r3
	}
	if (xTaskCreate(task_imu, "imu", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  404600:	2300      	movs	r3, #0
  404602:	9303      	str	r3, [sp, #12]
  404604:	9302      	str	r3, [sp, #8]
  404606:	9301      	str	r3, [sp, #4]
  404608:	9300      	str	r3, [sp, #0]
  40460a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40460e:	492e      	ldr	r1, [pc, #184]	; (4046c8 <main+0x1c0>)
  404610:	482e      	ldr	r0, [pc, #184]	; (4046cc <main+0x1c4>)
  404612:	4c2a      	ldr	r4, [pc, #168]	; (4046bc <main+0x1b4>)
  404614:	47a0      	blx	r4
  404616:	2801      	cmp	r0, #1
  404618:	d002      	beq.n	404620 <main+0x118>
		printf("Failed to create imu task\r\n");
  40461a:	482d      	ldr	r0, [pc, #180]	; (4046d0 <main+0x1c8>)
  40461c:	4b29      	ldr	r3, [pc, #164]	; (4046c4 <main+0x1bc>)
  40461e:	4798      	blx	r3
	}
	if (xTaskCreate(task_house_down, "fall", TASK_OLED_STACK_SIZE, NULL, TASK_OLED_STACK_PRIORITY, NULL) != pdPASS) {
  404620:	2300      	movs	r3, #0
  404622:	9303      	str	r3, [sp, #12]
  404624:	9302      	str	r3, [sp, #8]
  404626:	9301      	str	r3, [sp, #4]
  404628:	9300      	str	r3, [sp, #0]
  40462a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  40462e:	4929      	ldr	r1, [pc, #164]	; (4046d4 <main+0x1cc>)
  404630:	4829      	ldr	r0, [pc, #164]	; (4046d8 <main+0x1d0>)
  404632:	4c22      	ldr	r4, [pc, #136]	; (4046bc <main+0x1b4>)
  404634:	47a0      	blx	r4
  404636:	2801      	cmp	r0, #1
  404638:	d002      	beq.n	404640 <main+0x138>
		printf("Failed to create fall task\r\n");
  40463a:	4828      	ldr	r0, [pc, #160]	; (4046dc <main+0x1d4>)
  40463c:	4b21      	ldr	r3, [pc, #132]	; (4046c4 <main+0x1bc>)
  40463e:	4798      	blx	r3
	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  404640:	4b27      	ldr	r3, [pc, #156]	; (4046e0 <main+0x1d8>)
  404642:	4798      	blx	r3
  404644:	e7fe      	b.n	404644 <main+0x13c>
	if (xSemaphoreFall == NULL) printf("Failed to create semaphore\r\n");
  404646:	4827      	ldr	r0, [pc, #156]	; (4046e4 <main+0x1dc>)
  404648:	4b1e      	ldr	r3, [pc, #120]	; (4046c4 <main+0x1bc>)
  40464a:	4798      	blx	r3
  40464c:	e7c8      	b.n	4045e0 <main+0xd8>
  40464e:	bf00      	nop
  404650:	004016b1 	.word	0x004016b1
  404654:	004017ad 	.word	0x004017ad
  404658:	e000e100 	.word	0xe000e100
  40465c:	400e0e00 	.word	0x400e0e00
  404660:	00401a59 	.word	0x00401a59
  404664:	00401945 	.word	0x00401945
  404668:	00401b1b 	.word	0x00401b1b
  40466c:	00403e01 	.word	0x00403e01
  404670:	00401b79 	.word	0x00401b79
  404674:	00401d6d 	.word	0x00401d6d
  404678:	00401a2f 	.word	0x00401a2f
  40467c:	40028000 	.word	0x40028000
  404680:	20400df0 	.word	0x20400df0
  404684:	00403f75 	.word	0x00403f75
  404688:	20400dec 	.word	0x20400dec
  40468c:	00403e99 	.word	0x00403e99
  404690:	20400de8 	.word	0x20400de8
  404694:	08f0d180 	.word	0x08f0d180
  404698:	00401e69 	.word	0x00401e69
  40469c:	00401ebd 	.word	0x00401ebd
  4046a0:	00401ec3 	.word	0x00401ec3
  4046a4:	20400028 	.word	0x20400028
  4046a8:	004074e9 	.word	0x004074e9
  4046ac:	00402815 	.word	0x00402815
  4046b0:	20400e34 	.word	0x20400e34
  4046b4:	0040beb8 	.word	0x0040beb8
  4046b8:	00403e65 	.word	0x00403e65
  4046bc:	00402e55 	.word	0x00402e55
  4046c0:	0040bec0 	.word	0x0040bec0
  4046c4:	004074b5 	.word	0x004074b5
  4046c8:	0040bedc 	.word	0x0040bedc
  4046cc:	00404129 	.word	0x00404129
  4046d0:	0040bee0 	.word	0x0040bee0
  4046d4:	0040befc 	.word	0x0040befc
  4046d8:	00403e05 	.word	0x00403e05
  4046dc:	0040bf04 	.word	0x0040bf04
  4046e0:	00403089 	.word	0x00403089
  4046e4:	0040be9c 	.word	0x0040be9c

004046e8 <cosf>:
  4046e8:	b500      	push	{lr}
  4046ea:	4a1c      	ldr	r2, [pc, #112]	; (40475c <cosf+0x74>)
  4046ec:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  4046f0:	4293      	cmp	r3, r2
  4046f2:	b083      	sub	sp, #12
  4046f4:	dd18      	ble.n	404728 <cosf+0x40>
  4046f6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  4046fa:	db05      	blt.n	404708 <cosf+0x20>
  4046fc:	4601      	mov	r1, r0
  4046fe:	f001 ff89 	bl	406614 <__aeabi_fsub>
  404702:	b003      	add	sp, #12
  404704:	f85d fb04 	ldr.w	pc, [sp], #4
  404708:	4669      	mov	r1, sp
  40470a:	f000 fa95 	bl	404c38 <__ieee754_rem_pio2f>
  40470e:	f000 0203 	and.w	r2, r0, #3
  404712:	2a01      	cmp	r2, #1
  404714:	d015      	beq.n	404742 <cosf+0x5a>
  404716:	2a02      	cmp	r2, #2
  404718:	d00c      	beq.n	404734 <cosf+0x4c>
  40471a:	b1ca      	cbz	r2, 404750 <cosf+0x68>
  40471c:	2201      	movs	r2, #1
  40471e:	9901      	ldr	r1, [sp, #4]
  404720:	9800      	ldr	r0, [sp, #0]
  404722:	f001 f895 	bl	405850 <__kernel_sinf>
  404726:	e7ec      	b.n	404702 <cosf+0x1a>
  404728:	2100      	movs	r1, #0
  40472a:	f000 fc47 	bl	404fbc <__kernel_cosf>
  40472e:	b003      	add	sp, #12
  404730:	f85d fb04 	ldr.w	pc, [sp], #4
  404734:	9901      	ldr	r1, [sp, #4]
  404736:	9800      	ldr	r0, [sp, #0]
  404738:	f000 fc40 	bl	404fbc <__kernel_cosf>
  40473c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404740:	e7df      	b.n	404702 <cosf+0x1a>
  404742:	9901      	ldr	r1, [sp, #4]
  404744:	9800      	ldr	r0, [sp, #0]
  404746:	f001 f883 	bl	405850 <__kernel_sinf>
  40474a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40474e:	e7d8      	b.n	404702 <cosf+0x1a>
  404750:	9901      	ldr	r1, [sp, #4]
  404752:	9800      	ldr	r0, [sp, #0]
  404754:	f000 fc32 	bl	404fbc <__kernel_cosf>
  404758:	e7d3      	b.n	404702 <cosf+0x1a>
  40475a:	bf00      	nop
  40475c:	3f490fd8 	.word	0x3f490fd8

00404760 <sinf>:
  404760:	b500      	push	{lr}
  404762:	4a1d      	ldr	r2, [pc, #116]	; (4047d8 <sinf+0x78>)
  404764:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  404768:	4293      	cmp	r3, r2
  40476a:	b083      	sub	sp, #12
  40476c:	dd19      	ble.n	4047a2 <sinf+0x42>
  40476e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
  404772:	db05      	blt.n	404780 <sinf+0x20>
  404774:	4601      	mov	r1, r0
  404776:	f001 ff4d 	bl	406614 <__aeabi_fsub>
  40477a:	b003      	add	sp, #12
  40477c:	f85d fb04 	ldr.w	pc, [sp], #4
  404780:	4669      	mov	r1, sp
  404782:	f000 fa59 	bl	404c38 <__ieee754_rem_pio2f>
  404786:	f000 0003 	and.w	r0, r0, #3
  40478a:	2801      	cmp	r0, #1
  40478c:	d018      	beq.n	4047c0 <sinf+0x60>
  40478e:	2802      	cmp	r0, #2
  404790:	d00e      	beq.n	4047b0 <sinf+0x50>
  404792:	b1d0      	cbz	r0, 4047ca <sinf+0x6a>
  404794:	9901      	ldr	r1, [sp, #4]
  404796:	9800      	ldr	r0, [sp, #0]
  404798:	f000 fc10 	bl	404fbc <__kernel_cosf>
  40479c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4047a0:	e7eb      	b.n	40477a <sinf+0x1a>
  4047a2:	2200      	movs	r2, #0
  4047a4:	2100      	movs	r1, #0
  4047a6:	f001 f853 	bl	405850 <__kernel_sinf>
  4047aa:	b003      	add	sp, #12
  4047ac:	f85d fb04 	ldr.w	pc, [sp], #4
  4047b0:	2201      	movs	r2, #1
  4047b2:	9901      	ldr	r1, [sp, #4]
  4047b4:	9800      	ldr	r0, [sp, #0]
  4047b6:	f001 f84b 	bl	405850 <__kernel_sinf>
  4047ba:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4047be:	e7dc      	b.n	40477a <sinf+0x1a>
  4047c0:	9901      	ldr	r1, [sp, #4]
  4047c2:	9800      	ldr	r0, [sp, #0]
  4047c4:	f000 fbfa 	bl	404fbc <__kernel_cosf>
  4047c8:	e7d7      	b.n	40477a <sinf+0x1a>
  4047ca:	2201      	movs	r2, #1
  4047cc:	9901      	ldr	r1, [sp, #4]
  4047ce:	9800      	ldr	r0, [sp, #0]
  4047d0:	f001 f83e 	bl	405850 <__kernel_sinf>
  4047d4:	e7d1      	b.n	40477a <sinf+0x1a>
  4047d6:	bf00      	nop
  4047d8:	3f490fd8 	.word	0x3f490fd8

004047dc <asinf>:
  4047dc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4047de:	4e24      	ldr	r6, [pc, #144]	; (404870 <asinf+0x94>)
  4047e0:	b08b      	sub	sp, #44	; 0x2c
  4047e2:	4604      	mov	r4, r0
  4047e4:	f000 f84c 	bl	404880 <__ieee754_asinf>
  4047e8:	f996 3000 	ldrsb.w	r3, [r6]
  4047ec:	3301      	adds	r3, #1
  4047ee:	4605      	mov	r5, r0
  4047f0:	d02f      	beq.n	404852 <asinf+0x76>
  4047f2:	4621      	mov	r1, r4
  4047f4:	4620      	mov	r0, r4
  4047f6:	f002 f9dd 	bl	406bb4 <__aeabi_fcmpun>
  4047fa:	4607      	mov	r7, r0
  4047fc:	bb48      	cbnz	r0, 404852 <asinf+0x76>
  4047fe:	4620      	mov	r0, r4
  404800:	f001 f9ba 	bl	405b78 <fabsf>
  404804:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404808:	f002 f9ca 	bl	406ba0 <__aeabi_fcmpgt>
  40480c:	b308      	cbz	r0, 404852 <asinf+0x76>
  40480e:	4b19      	ldr	r3, [pc, #100]	; (404874 <asinf+0x98>)
  404810:	9708      	str	r7, [sp, #32]
  404812:	2201      	movs	r2, #1
  404814:	4620      	mov	r0, r4
  404816:	e88d 000c 	stmia.w	sp, {r2, r3}
  40481a:	f001 fbb9 	bl	405f90 <__aeabi_f2d>
  40481e:	4602      	mov	r2, r0
  404820:	460b      	mov	r3, r1
  404822:	4815      	ldr	r0, [pc, #84]	; (404878 <asinf+0x9c>)
  404824:	e9cd 2304 	strd	r2, r3, [sp, #16]
  404828:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40482c:	f001 f888 	bl	405940 <nan>
  404830:	f996 3000 	ldrsb.w	r3, [r6]
  404834:	2b02      	cmp	r3, #2
  404836:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40483a:	d00d      	beq.n	404858 <asinf+0x7c>
  40483c:	4668      	mov	r0, sp
  40483e:	f001 f87d 	bl	40593c <matherr>
  404842:	b148      	cbz	r0, 404858 <asinf+0x7c>
  404844:	9b08      	ldr	r3, [sp, #32]
  404846:	b973      	cbnz	r3, 404866 <asinf+0x8a>
  404848:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40484c:	f001 fe8e 	bl	40656c <__aeabi_d2f>
  404850:	4605      	mov	r5, r0
  404852:	4628      	mov	r0, r5
  404854:	b00b      	add	sp, #44	; 0x2c
  404856:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404858:	f002 f9e8 	bl	406c2c <__errno>
  40485c:	2321      	movs	r3, #33	; 0x21
  40485e:	6003      	str	r3, [r0, #0]
  404860:	9b08      	ldr	r3, [sp, #32]
  404862:	2b00      	cmp	r3, #0
  404864:	d0f0      	beq.n	404848 <asinf+0x6c>
  404866:	f002 f9e1 	bl	406c2c <__errno>
  40486a:	9b08      	ldr	r3, [sp, #32]
  40486c:	6003      	str	r3, [r0, #0]
  40486e:	e7eb      	b.n	404848 <asinf+0x6c>
  404870:	20400024 	.word	0x20400024
  404874:	0040c024 	.word	0x0040c024
  404878:	0040bf64 	.word	0x0040bf64

0040487c <atan2f>:
  40487c:	f000 b94a 	b.w	404b14 <__ieee754_atan2f>

00404880 <__ieee754_asinf>:
  404880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404884:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  404888:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  40488c:	4604      	mov	r4, r0
  40488e:	f000 80c6 	beq.w	404a1e <__ieee754_asinf+0x19e>
  404892:	dc12      	bgt.n	4048ba <__ieee754_asinf+0x3a>
  404894:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  404898:	4606      	mov	r6, r0
  40489a:	da16      	bge.n	4048ca <__ieee754_asinf+0x4a>
  40489c:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  4048a0:	f280 80cb 	bge.w	404a3a <__ieee754_asinf+0x1ba>
  4048a4:	498b      	ldr	r1, [pc, #556]	; (404ad4 <__ieee754_asinf+0x254>)
  4048a6:	f001 feb7 	bl	406618 <__addsf3>
  4048aa:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4048ae:	f002 f977 	bl	406ba0 <__aeabi_fcmpgt>
  4048b2:	b150      	cbz	r0, 4048ca <__ieee754_asinf+0x4a>
  4048b4:	4620      	mov	r0, r4
  4048b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4048ba:	4601      	mov	r1, r0
  4048bc:	f001 feaa 	bl	406614 <__aeabi_fsub>
  4048c0:	4601      	mov	r1, r0
  4048c2:	f002 f865 	bl	406990 <__aeabi_fdiv>
  4048c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4048ca:	4620      	mov	r0, r4
  4048cc:	f001 f954 	bl	405b78 <fabsf>
  4048d0:	4601      	mov	r1, r0
  4048d2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4048d6:	f001 fe9d 	bl	406614 <__aeabi_fsub>
  4048da:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4048de:	f001 ffa3 	bl	406828 <__aeabi_fmul>
  4048e2:	497d      	ldr	r1, [pc, #500]	; (404ad8 <__ieee754_asinf+0x258>)
  4048e4:	4604      	mov	r4, r0
  4048e6:	f001 ff9f 	bl	406828 <__aeabi_fmul>
  4048ea:	497c      	ldr	r1, [pc, #496]	; (404adc <__ieee754_asinf+0x25c>)
  4048ec:	f001 fe94 	bl	406618 <__addsf3>
  4048f0:	4621      	mov	r1, r4
  4048f2:	f001 ff99 	bl	406828 <__aeabi_fmul>
  4048f6:	497a      	ldr	r1, [pc, #488]	; (404ae0 <__ieee754_asinf+0x260>)
  4048f8:	f001 fe8c 	bl	406614 <__aeabi_fsub>
  4048fc:	4621      	mov	r1, r4
  4048fe:	f001 ff93 	bl	406828 <__aeabi_fmul>
  404902:	4978      	ldr	r1, [pc, #480]	; (404ae4 <__ieee754_asinf+0x264>)
  404904:	f001 fe88 	bl	406618 <__addsf3>
  404908:	4621      	mov	r1, r4
  40490a:	f001 ff8d 	bl	406828 <__aeabi_fmul>
  40490e:	4976      	ldr	r1, [pc, #472]	; (404ae8 <__ieee754_asinf+0x268>)
  404910:	f001 fe80 	bl	406614 <__aeabi_fsub>
  404914:	4621      	mov	r1, r4
  404916:	f001 ff87 	bl	406828 <__aeabi_fmul>
  40491a:	4974      	ldr	r1, [pc, #464]	; (404aec <__ieee754_asinf+0x26c>)
  40491c:	f001 fe7c 	bl	406618 <__addsf3>
  404920:	4621      	mov	r1, r4
  404922:	f001 ff81 	bl	406828 <__aeabi_fmul>
  404926:	4972      	ldr	r1, [pc, #456]	; (404af0 <__ieee754_asinf+0x270>)
  404928:	4680      	mov	r8, r0
  40492a:	4620      	mov	r0, r4
  40492c:	f001 ff7c 	bl	406828 <__aeabi_fmul>
  404930:	4970      	ldr	r1, [pc, #448]	; (404af4 <__ieee754_asinf+0x274>)
  404932:	f001 fe6f 	bl	406614 <__aeabi_fsub>
  404936:	4621      	mov	r1, r4
  404938:	f001 ff76 	bl	406828 <__aeabi_fmul>
  40493c:	496e      	ldr	r1, [pc, #440]	; (404af8 <__ieee754_asinf+0x278>)
  40493e:	f001 fe6b 	bl	406618 <__addsf3>
  404942:	4621      	mov	r1, r4
  404944:	f001 ff70 	bl	406828 <__aeabi_fmul>
  404948:	496c      	ldr	r1, [pc, #432]	; (404afc <__ieee754_asinf+0x27c>)
  40494a:	f001 fe63 	bl	406614 <__aeabi_fsub>
  40494e:	4621      	mov	r1, r4
  404950:	f001 ff6a 	bl	406828 <__aeabi_fmul>
  404954:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404958:	f001 fe5e 	bl	406618 <__addsf3>
  40495c:	4681      	mov	r9, r0
  40495e:	4620      	mov	r0, r4
  404960:	f000 fad8 	bl	404f14 <__ieee754_sqrtf>
  404964:	4b66      	ldr	r3, [pc, #408]	; (404b00 <__ieee754_asinf+0x280>)
  404966:	429d      	cmp	r5, r3
  404968:	4607      	mov	r7, r0
  40496a:	4649      	mov	r1, r9
  40496c:	4640      	mov	r0, r8
  40496e:	dc43      	bgt.n	4049f8 <__ieee754_asinf+0x178>
  404970:	f002 f80e 	bl	406990 <__aeabi_fdiv>
  404974:	4639      	mov	r1, r7
  404976:	4680      	mov	r8, r0
  404978:	4638      	mov	r0, r7
  40497a:	f001 fe4d 	bl	406618 <__addsf3>
  40497e:	4601      	mov	r1, r0
  404980:	4640      	mov	r0, r8
  404982:	f001 ff51 	bl	406828 <__aeabi_fmul>
  404986:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  40498a:	f025 050f 	bic.w	r5, r5, #15
  40498e:	4680      	mov	r8, r0
  404990:	4629      	mov	r1, r5
  404992:	4628      	mov	r0, r5
  404994:	f001 ff48 	bl	406828 <__aeabi_fmul>
  404998:	4601      	mov	r1, r0
  40499a:	4620      	mov	r0, r4
  40499c:	f001 fe3a 	bl	406614 <__aeabi_fsub>
  4049a0:	4639      	mov	r1, r7
  4049a2:	4604      	mov	r4, r0
  4049a4:	4628      	mov	r0, r5
  4049a6:	f001 fe37 	bl	406618 <__addsf3>
  4049aa:	4601      	mov	r1, r0
  4049ac:	4620      	mov	r0, r4
  4049ae:	f001 ffef 	bl	406990 <__aeabi_fdiv>
  4049b2:	4601      	mov	r1, r0
  4049b4:	f001 fe30 	bl	406618 <__addsf3>
  4049b8:	4601      	mov	r1, r0
  4049ba:	4852      	ldr	r0, [pc, #328]	; (404b04 <__ieee754_asinf+0x284>)
  4049bc:	f001 fe2a 	bl	406614 <__aeabi_fsub>
  4049c0:	4601      	mov	r1, r0
  4049c2:	4640      	mov	r0, r8
  4049c4:	f001 fe26 	bl	406614 <__aeabi_fsub>
  4049c8:	4629      	mov	r1, r5
  4049ca:	4604      	mov	r4, r0
  4049cc:	4628      	mov	r0, r5
  4049ce:	f001 fe23 	bl	406618 <__addsf3>
  4049d2:	4601      	mov	r1, r0
  4049d4:	484c      	ldr	r0, [pc, #304]	; (404b08 <__ieee754_asinf+0x288>)
  4049d6:	f001 fe1d 	bl	406614 <__aeabi_fsub>
  4049da:	4601      	mov	r1, r0
  4049dc:	4620      	mov	r0, r4
  4049de:	f001 fe19 	bl	406614 <__aeabi_fsub>
  4049e2:	4601      	mov	r1, r0
  4049e4:	4848      	ldr	r0, [pc, #288]	; (404b08 <__ieee754_asinf+0x288>)
  4049e6:	f001 fe15 	bl	406614 <__aeabi_fsub>
  4049ea:	2e00      	cmp	r6, #0
  4049ec:	f73f af63 	bgt.w	4048b6 <__ieee754_asinf+0x36>
  4049f0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4049f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4049f8:	f001 ffca 	bl	406990 <__aeabi_fdiv>
  4049fc:	4639      	mov	r1, r7
  4049fe:	f001 ff13 	bl	406828 <__aeabi_fmul>
  404a02:	4639      	mov	r1, r7
  404a04:	f001 fe08 	bl	406618 <__addsf3>
  404a08:	4601      	mov	r1, r0
  404a0a:	f001 fe05 	bl	406618 <__addsf3>
  404a0e:	493f      	ldr	r1, [pc, #252]	; (404b0c <__ieee754_asinf+0x28c>)
  404a10:	f001 fe02 	bl	406618 <__addsf3>
  404a14:	4601      	mov	r1, r0
  404a16:	483e      	ldr	r0, [pc, #248]	; (404b10 <__ieee754_asinf+0x290>)
  404a18:	f001 fdfc 	bl	406614 <__aeabi_fsub>
  404a1c:	e7e5      	b.n	4049ea <__ieee754_asinf+0x16a>
  404a1e:	493c      	ldr	r1, [pc, #240]	; (404b10 <__ieee754_asinf+0x290>)
  404a20:	f001 ff02 	bl	406828 <__aeabi_fmul>
  404a24:	4937      	ldr	r1, [pc, #220]	; (404b04 <__ieee754_asinf+0x284>)
  404a26:	4605      	mov	r5, r0
  404a28:	4620      	mov	r0, r4
  404a2a:	f001 fefd 	bl	406828 <__aeabi_fmul>
  404a2e:	4601      	mov	r1, r0
  404a30:	4628      	mov	r0, r5
  404a32:	f001 fdf1 	bl	406618 <__addsf3>
  404a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404a3a:	4601      	mov	r1, r0
  404a3c:	f001 fef4 	bl	406828 <__aeabi_fmul>
  404a40:	4925      	ldr	r1, [pc, #148]	; (404ad8 <__ieee754_asinf+0x258>)
  404a42:	4605      	mov	r5, r0
  404a44:	f001 fef0 	bl	406828 <__aeabi_fmul>
  404a48:	4924      	ldr	r1, [pc, #144]	; (404adc <__ieee754_asinf+0x25c>)
  404a4a:	f001 fde5 	bl	406618 <__addsf3>
  404a4e:	4629      	mov	r1, r5
  404a50:	f001 feea 	bl	406828 <__aeabi_fmul>
  404a54:	4922      	ldr	r1, [pc, #136]	; (404ae0 <__ieee754_asinf+0x260>)
  404a56:	f001 fddd 	bl	406614 <__aeabi_fsub>
  404a5a:	4629      	mov	r1, r5
  404a5c:	f001 fee4 	bl	406828 <__aeabi_fmul>
  404a60:	4920      	ldr	r1, [pc, #128]	; (404ae4 <__ieee754_asinf+0x264>)
  404a62:	f001 fdd9 	bl	406618 <__addsf3>
  404a66:	4629      	mov	r1, r5
  404a68:	f001 fede 	bl	406828 <__aeabi_fmul>
  404a6c:	491e      	ldr	r1, [pc, #120]	; (404ae8 <__ieee754_asinf+0x268>)
  404a6e:	f001 fdd1 	bl	406614 <__aeabi_fsub>
  404a72:	4629      	mov	r1, r5
  404a74:	f001 fed8 	bl	406828 <__aeabi_fmul>
  404a78:	491c      	ldr	r1, [pc, #112]	; (404aec <__ieee754_asinf+0x26c>)
  404a7a:	f001 fdcd 	bl	406618 <__addsf3>
  404a7e:	4629      	mov	r1, r5
  404a80:	f001 fed2 	bl	406828 <__aeabi_fmul>
  404a84:	491a      	ldr	r1, [pc, #104]	; (404af0 <__ieee754_asinf+0x270>)
  404a86:	4606      	mov	r6, r0
  404a88:	4628      	mov	r0, r5
  404a8a:	f001 fecd 	bl	406828 <__aeabi_fmul>
  404a8e:	4919      	ldr	r1, [pc, #100]	; (404af4 <__ieee754_asinf+0x274>)
  404a90:	f001 fdc0 	bl	406614 <__aeabi_fsub>
  404a94:	4629      	mov	r1, r5
  404a96:	f001 fec7 	bl	406828 <__aeabi_fmul>
  404a9a:	4917      	ldr	r1, [pc, #92]	; (404af8 <__ieee754_asinf+0x278>)
  404a9c:	f001 fdbc 	bl	406618 <__addsf3>
  404aa0:	4629      	mov	r1, r5
  404aa2:	f001 fec1 	bl	406828 <__aeabi_fmul>
  404aa6:	4915      	ldr	r1, [pc, #84]	; (404afc <__ieee754_asinf+0x27c>)
  404aa8:	f001 fdb4 	bl	406614 <__aeabi_fsub>
  404aac:	4629      	mov	r1, r5
  404aae:	f001 febb 	bl	406828 <__aeabi_fmul>
  404ab2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  404ab6:	f001 fdaf 	bl	406618 <__addsf3>
  404aba:	4601      	mov	r1, r0
  404abc:	4630      	mov	r0, r6
  404abe:	f001 ff67 	bl	406990 <__aeabi_fdiv>
  404ac2:	4621      	mov	r1, r4
  404ac4:	f001 feb0 	bl	406828 <__aeabi_fmul>
  404ac8:	4621      	mov	r1, r4
  404aca:	f001 fda5 	bl	406618 <__addsf3>
  404ace:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404ad2:	bf00      	nop
  404ad4:	7149f2ca 	.word	0x7149f2ca
  404ad8:	3811ef08 	.word	0x3811ef08
  404adc:	3a4f7f04 	.word	0x3a4f7f04
  404ae0:	3d241146 	.word	0x3d241146
  404ae4:	3e4e0aa8 	.word	0x3e4e0aa8
  404ae8:	3ea6b090 	.word	0x3ea6b090
  404aec:	3e2aaaab 	.word	0x3e2aaaab
  404af0:	3d9dc62e 	.word	0x3d9dc62e
  404af4:	3f303361 	.word	0x3f303361
  404af8:	4001572d 	.word	0x4001572d
  404afc:	4019d139 	.word	0x4019d139
  404b00:	3f799999 	.word	0x3f799999
  404b04:	b33bbd2e 	.word	0xb33bbd2e
  404b08:	3f490fdb 	.word	0x3f490fdb
  404b0c:	333bbd2e 	.word	0x333bbd2e
  404b10:	3fc90fdb 	.word	0x3fc90fdb

00404b14 <__ieee754_atan2f>:
  404b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404b16:	460c      	mov	r4, r1
  404b18:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404b1c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  404b20:	4603      	mov	r3, r0
  404b22:	dc14      	bgt.n	404b4e <__ieee754_atan2f+0x3a>
  404b24:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
  404b28:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404b2c:	4607      	mov	r7, r0
  404b2e:	dc0e      	bgt.n	404b4e <__ieee754_atan2f+0x3a>
  404b30:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
  404b34:	d03d      	beq.n	404bb2 <__ieee754_atan2f+0x9e>
  404b36:	17a5      	asrs	r5, r4, #30
  404b38:	f005 0502 	and.w	r5, r5, #2
  404b3c:	ea45 75d0 	orr.w	r5, r5, r0, lsr #31
  404b40:	b956      	cbnz	r6, 404b58 <__ieee754_atan2f+0x44>
  404b42:	2d02      	cmp	r5, #2
  404b44:	d030      	beq.n	404ba8 <__ieee754_atan2f+0x94>
  404b46:	2d03      	cmp	r5, #3
  404b48:	d130      	bne.n	404bac <__ieee754_atan2f+0x98>
  404b4a:	4832      	ldr	r0, [pc, #200]	; (404c14 <__ieee754_atan2f+0x100>)
  404b4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b4e:	4619      	mov	r1, r3
  404b50:	4620      	mov	r0, r4
  404b52:	f001 fd61 	bl	406618 <__addsf3>
  404b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b58:	b301      	cbz	r1, 404b9c <__ieee754_atan2f+0x88>
  404b5a:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
  404b5e:	d02c      	beq.n	404bba <__ieee754_atan2f+0xa6>
  404b60:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404b64:	d01a      	beq.n	404b9c <__ieee754_atan2f+0x88>
  404b66:	1a71      	subs	r1, r6, r1
  404b68:	15c9      	asrs	r1, r1, #23
  404b6a:	293c      	cmp	r1, #60	; 0x3c
  404b6c:	dc1a      	bgt.n	404ba4 <__ieee754_atan2f+0x90>
  404b6e:	2c00      	cmp	r4, #0
  404b70:	db39      	blt.n	404be6 <__ieee754_atan2f+0xd2>
  404b72:	4621      	mov	r1, r4
  404b74:	4618      	mov	r0, r3
  404b76:	f001 ff0b 	bl	406990 <__aeabi_fdiv>
  404b7a:	f000 fffd 	bl	405b78 <fabsf>
  404b7e:	f000 fee5 	bl	40594c <atanf>
  404b82:	2d01      	cmp	r5, #1
  404b84:	d02c      	beq.n	404be0 <__ieee754_atan2f+0xcc>
  404b86:	2d02      	cmp	r5, #2
  404b88:	d022      	beq.n	404bd0 <__ieee754_atan2f+0xbc>
  404b8a:	2d00      	cmp	r5, #0
  404b8c:	d02f      	beq.n	404bee <__ieee754_atan2f+0xda>
  404b8e:	4922      	ldr	r1, [pc, #136]	; (404c18 <__ieee754_atan2f+0x104>)
  404b90:	f001 fd42 	bl	406618 <__addsf3>
  404b94:	4921      	ldr	r1, [pc, #132]	; (404c1c <__ieee754_atan2f+0x108>)
  404b96:	f001 fd3d 	bl	406614 <__aeabi_fsub>
  404b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404b9c:	2f00      	cmp	r7, #0
  404b9e:	db06      	blt.n	404bae <__ieee754_atan2f+0x9a>
  404ba0:	481f      	ldr	r0, [pc, #124]	; (404c20 <__ieee754_atan2f+0x10c>)
  404ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404ba4:	481e      	ldr	r0, [pc, #120]	; (404c20 <__ieee754_atan2f+0x10c>)
  404ba6:	e7ec      	b.n	404b82 <__ieee754_atan2f+0x6e>
  404ba8:	481c      	ldr	r0, [pc, #112]	; (404c1c <__ieee754_atan2f+0x108>)
  404baa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404bac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404bae:	481d      	ldr	r0, [pc, #116]	; (404c24 <__ieee754_atan2f+0x110>)
  404bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404bb2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  404bb6:	f000 bec9 	b.w	40594c <atanf>
  404bba:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
  404bbe:	d017      	beq.n	404bf0 <__ieee754_atan2f+0xdc>
  404bc0:	2d02      	cmp	r5, #2
  404bc2:	d0f1      	beq.n	404ba8 <__ieee754_atan2f+0x94>
  404bc4:	2d03      	cmp	r5, #3
  404bc6:	d0c0      	beq.n	404b4a <__ieee754_atan2f+0x36>
  404bc8:	2d01      	cmp	r5, #1
  404bca:	d019      	beq.n	404c00 <__ieee754_atan2f+0xec>
  404bcc:	2000      	movs	r0, #0
  404bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404bd0:	4911      	ldr	r1, [pc, #68]	; (404c18 <__ieee754_atan2f+0x104>)
  404bd2:	f001 fd21 	bl	406618 <__addsf3>
  404bd6:	4601      	mov	r1, r0
  404bd8:	4810      	ldr	r0, [pc, #64]	; (404c1c <__ieee754_atan2f+0x108>)
  404bda:	f001 fd1b 	bl	406614 <__aeabi_fsub>
  404bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404be0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404be6:	313c      	adds	r1, #60	; 0x3c
  404be8:	dac3      	bge.n	404b72 <__ieee754_atan2f+0x5e>
  404bea:	2000      	movs	r0, #0
  404bec:	e7c9      	b.n	404b82 <__ieee754_atan2f+0x6e>
  404bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404bf0:	2d02      	cmp	r5, #2
  404bf2:	d00c      	beq.n	404c0e <__ieee754_atan2f+0xfa>
  404bf4:	2d03      	cmp	r5, #3
  404bf6:	d008      	beq.n	404c0a <__ieee754_atan2f+0xf6>
  404bf8:	2d01      	cmp	r5, #1
  404bfa:	d004      	beq.n	404c06 <__ieee754_atan2f+0xf2>
  404bfc:	480a      	ldr	r0, [pc, #40]	; (404c28 <__ieee754_atan2f+0x114>)
  404bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c00:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  404c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c06:	4809      	ldr	r0, [pc, #36]	; (404c2c <__ieee754_atan2f+0x118>)
  404c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c0a:	4809      	ldr	r0, [pc, #36]	; (404c30 <__ieee754_atan2f+0x11c>)
  404c0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c0e:	4809      	ldr	r0, [pc, #36]	; (404c34 <__ieee754_atan2f+0x120>)
  404c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c12:	bf00      	nop
  404c14:	c0490fdb 	.word	0xc0490fdb
  404c18:	33bbbd2e 	.word	0x33bbbd2e
  404c1c:	40490fdb 	.word	0x40490fdb
  404c20:	3fc90fdb 	.word	0x3fc90fdb
  404c24:	bfc90fdb 	.word	0xbfc90fdb
  404c28:	3f490fdb 	.word	0x3f490fdb
  404c2c:	bf490fdb 	.word	0xbf490fdb
  404c30:	c016cbe4 	.word	0xc016cbe4
  404c34:	4016cbe4 	.word	0x4016cbe4

00404c38 <__ieee754_rem_pio2f>:
  404c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c3c:	4aa8      	ldr	r2, [pc, #672]	; (404ee0 <__ieee754_rem_pio2f+0x2a8>)
  404c3e:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  404c42:	4294      	cmp	r4, r2
  404c44:	b089      	sub	sp, #36	; 0x24
  404c46:	dd6e      	ble.n	404d26 <__ieee754_rem_pio2f+0xee>
  404c48:	4aa6      	ldr	r2, [pc, #664]	; (404ee4 <__ieee754_rem_pio2f+0x2ac>)
  404c4a:	4294      	cmp	r4, r2
  404c4c:	4606      	mov	r6, r0
  404c4e:	460d      	mov	r5, r1
  404c50:	dc1c      	bgt.n	404c8c <__ieee754_rem_pio2f+0x54>
  404c52:	2800      	cmp	r0, #0
  404c54:	49a4      	ldr	r1, [pc, #656]	; (404ee8 <__ieee754_rem_pio2f+0x2b0>)
  404c56:	f340 80fc 	ble.w	404e52 <__ieee754_rem_pio2f+0x21a>
  404c5a:	f001 fcdb 	bl	406614 <__aeabi_fsub>
  404c5e:	4ba3      	ldr	r3, [pc, #652]	; (404eec <__ieee754_rem_pio2f+0x2b4>)
  404c60:	f024 040f 	bic.w	r4, r4, #15
  404c64:	429c      	cmp	r4, r3
  404c66:	4606      	mov	r6, r0
  404c68:	d06c      	beq.n	404d44 <__ieee754_rem_pio2f+0x10c>
  404c6a:	49a1      	ldr	r1, [pc, #644]	; (404ef0 <__ieee754_rem_pio2f+0x2b8>)
  404c6c:	f001 fcd2 	bl	406614 <__aeabi_fsub>
  404c70:	4601      	mov	r1, r0
  404c72:	6028      	str	r0, [r5, #0]
  404c74:	4630      	mov	r0, r6
  404c76:	f001 fccd 	bl	406614 <__aeabi_fsub>
  404c7a:	499d      	ldr	r1, [pc, #628]	; (404ef0 <__ieee754_rem_pio2f+0x2b8>)
  404c7c:	f001 fcca 	bl	406614 <__aeabi_fsub>
  404c80:	2701      	movs	r7, #1
  404c82:	6068      	str	r0, [r5, #4]
  404c84:	4638      	mov	r0, r7
  404c86:	b009      	add	sp, #36	; 0x24
  404c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404c8c:	4a99      	ldr	r2, [pc, #612]	; (404ef4 <__ieee754_rem_pio2f+0x2bc>)
  404c8e:	4294      	cmp	r4, r2
  404c90:	dd6a      	ble.n	404d68 <__ieee754_rem_pio2f+0x130>
  404c92:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
  404c96:	da4e      	bge.n	404d36 <__ieee754_rem_pio2f+0xfe>
  404c98:	15e7      	asrs	r7, r4, #23
  404c9a:	3f86      	subs	r7, #134	; 0x86
  404c9c:	eba4 54c7 	sub.w	r4, r4, r7, lsl #23
  404ca0:	4620      	mov	r0, r4
  404ca2:	f001 ff9d 	bl	406be0 <__aeabi_f2iz>
  404ca6:	f001 fd6b 	bl	406780 <__aeabi_i2f>
  404caa:	4603      	mov	r3, r0
  404cac:	4601      	mov	r1, r0
  404cae:	4620      	mov	r0, r4
  404cb0:	9305      	str	r3, [sp, #20]
  404cb2:	f001 fcaf 	bl	406614 <__aeabi_fsub>
  404cb6:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404cba:	f001 fdb5 	bl	406828 <__aeabi_fmul>
  404cbe:	4680      	mov	r8, r0
  404cc0:	f001 ff8e 	bl	406be0 <__aeabi_f2iz>
  404cc4:	f001 fd5c 	bl	406780 <__aeabi_i2f>
  404cc8:	4601      	mov	r1, r0
  404cca:	4604      	mov	r4, r0
  404ccc:	4640      	mov	r0, r8
  404cce:	9406      	str	r4, [sp, #24]
  404cd0:	f001 fca0 	bl	406614 <__aeabi_fsub>
  404cd4:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  404cd8:	f001 fda6 	bl	406828 <__aeabi_fmul>
  404cdc:	2100      	movs	r1, #0
  404cde:	9007      	str	r0, [sp, #28]
  404ce0:	f001 ff36 	bl	406b50 <__aeabi_fcmpeq>
  404ce4:	2800      	cmp	r0, #0
  404ce6:	f000 80cb 	beq.w	404e80 <__ieee754_rem_pio2f+0x248>
  404cea:	4620      	mov	r0, r4
  404cec:	2100      	movs	r1, #0
  404cee:	f001 ff2f 	bl	406b50 <__aeabi_fcmpeq>
  404cf2:	2800      	cmp	r0, #0
  404cf4:	bf14      	ite	ne
  404cf6:	2301      	movne	r3, #1
  404cf8:	2302      	moveq	r3, #2
  404cfa:	4a7f      	ldr	r2, [pc, #508]	; (404ef8 <__ieee754_rem_pio2f+0x2c0>)
  404cfc:	9201      	str	r2, [sp, #4]
  404cfe:	2102      	movs	r1, #2
  404d00:	463a      	mov	r2, r7
  404d02:	9100      	str	r1, [sp, #0]
  404d04:	a805      	add	r0, sp, #20
  404d06:	4629      	mov	r1, r5
  404d08:	f000 fa1c 	bl	405144 <__kernel_rem_pio2f>
  404d0c:	2e00      	cmp	r6, #0
  404d0e:	4607      	mov	r7, r0
  404d10:	da0d      	bge.n	404d2e <__ieee754_rem_pio2f+0xf6>
  404d12:	e895 000c 	ldmia.w	r5, {r2, r3}
  404d16:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  404d1a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  404d1e:	4247      	negs	r7, r0
  404d20:	602a      	str	r2, [r5, #0]
  404d22:	606b      	str	r3, [r5, #4]
  404d24:	e003      	b.n	404d2e <__ieee754_rem_pio2f+0xf6>
  404d26:	2200      	movs	r2, #0
  404d28:	6008      	str	r0, [r1, #0]
  404d2a:	604a      	str	r2, [r1, #4]
  404d2c:	2700      	movs	r7, #0
  404d2e:	4638      	mov	r0, r7
  404d30:	b009      	add	sp, #36	; 0x24
  404d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d36:	4601      	mov	r1, r0
  404d38:	f001 fc6c 	bl	406614 <__aeabi_fsub>
  404d3c:	2700      	movs	r7, #0
  404d3e:	6068      	str	r0, [r5, #4]
  404d40:	6028      	str	r0, [r5, #0]
  404d42:	e7f4      	b.n	404d2e <__ieee754_rem_pio2f+0xf6>
  404d44:	496d      	ldr	r1, [pc, #436]	; (404efc <__ieee754_rem_pio2f+0x2c4>)
  404d46:	f001 fc65 	bl	406614 <__aeabi_fsub>
  404d4a:	496d      	ldr	r1, [pc, #436]	; (404f00 <__ieee754_rem_pio2f+0x2c8>)
  404d4c:	4604      	mov	r4, r0
  404d4e:	f001 fc61 	bl	406614 <__aeabi_fsub>
  404d52:	4601      	mov	r1, r0
  404d54:	6028      	str	r0, [r5, #0]
  404d56:	4620      	mov	r0, r4
  404d58:	f001 fc5c 	bl	406614 <__aeabi_fsub>
  404d5c:	4968      	ldr	r1, [pc, #416]	; (404f00 <__ieee754_rem_pio2f+0x2c8>)
  404d5e:	f001 fc59 	bl	406614 <__aeabi_fsub>
  404d62:	2701      	movs	r7, #1
  404d64:	6068      	str	r0, [r5, #4]
  404d66:	e7e2      	b.n	404d2e <__ieee754_rem_pio2f+0xf6>
  404d68:	f000 ff06 	bl	405b78 <fabsf>
  404d6c:	4965      	ldr	r1, [pc, #404]	; (404f04 <__ieee754_rem_pio2f+0x2cc>)
  404d6e:	4680      	mov	r8, r0
  404d70:	f001 fd5a 	bl	406828 <__aeabi_fmul>
  404d74:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  404d78:	f001 fc4e 	bl	406618 <__addsf3>
  404d7c:	f001 ff30 	bl	406be0 <__aeabi_f2iz>
  404d80:	4607      	mov	r7, r0
  404d82:	f001 fcfd 	bl	406780 <__aeabi_i2f>
  404d86:	4958      	ldr	r1, [pc, #352]	; (404ee8 <__ieee754_rem_pio2f+0x2b0>)
  404d88:	4683      	mov	fp, r0
  404d8a:	f001 fd4d 	bl	406828 <__aeabi_fmul>
  404d8e:	4601      	mov	r1, r0
  404d90:	4640      	mov	r0, r8
  404d92:	f001 fc3f 	bl	406614 <__aeabi_fsub>
  404d96:	4956      	ldr	r1, [pc, #344]	; (404ef0 <__ieee754_rem_pio2f+0x2b8>)
  404d98:	4681      	mov	r9, r0
  404d9a:	4658      	mov	r0, fp
  404d9c:	f001 fd44 	bl	406828 <__aeabi_fmul>
  404da0:	2f1f      	cmp	r7, #31
  404da2:	4682      	mov	sl, r0
  404da4:	dc21      	bgt.n	404dea <__ieee754_rem_pio2f+0x1b2>
  404da6:	4a58      	ldr	r2, [pc, #352]	; (404f08 <__ieee754_rem_pio2f+0x2d0>)
  404da8:	1e79      	subs	r1, r7, #1
  404daa:	f024 03ff 	bic.w	r3, r4, #255	; 0xff
  404dae:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  404db2:	4293      	cmp	r3, r2
  404db4:	d019      	beq.n	404dea <__ieee754_rem_pio2f+0x1b2>
  404db6:	4651      	mov	r1, sl
  404db8:	4648      	mov	r0, r9
  404dba:	f001 fc2b 	bl	406614 <__aeabi_fsub>
  404dbe:	4680      	mov	r8, r0
  404dc0:	f8c5 8000 	str.w	r8, [r5]
  404dc4:	4641      	mov	r1, r8
  404dc6:	4648      	mov	r0, r9
  404dc8:	f001 fc24 	bl	406614 <__aeabi_fsub>
  404dcc:	4651      	mov	r1, sl
  404dce:	f001 fc21 	bl	406614 <__aeabi_fsub>
  404dd2:	2e00      	cmp	r6, #0
  404dd4:	6068      	str	r0, [r5, #4]
  404dd6:	daaa      	bge.n	404d2e <__ieee754_rem_pio2f+0xf6>
  404dd8:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
  404ddc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  404de0:	f8c5 8000 	str.w	r8, [r5]
  404de4:	6068      	str	r0, [r5, #4]
  404de6:	427f      	negs	r7, r7
  404de8:	e7a1      	b.n	404d2e <__ieee754_rem_pio2f+0xf6>
  404dea:	4651      	mov	r1, sl
  404dec:	4648      	mov	r0, r9
  404dee:	f001 fc11 	bl	406614 <__aeabi_fsub>
  404df2:	15e2      	asrs	r2, r4, #23
  404df4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  404df8:	1ad3      	subs	r3, r2, r3
  404dfa:	2b08      	cmp	r3, #8
  404dfc:	4680      	mov	r8, r0
  404dfe:	dddf      	ble.n	404dc0 <__ieee754_rem_pio2f+0x188>
  404e00:	493e      	ldr	r1, [pc, #248]	; (404efc <__ieee754_rem_pio2f+0x2c4>)
  404e02:	9203      	str	r2, [sp, #12]
  404e04:	4658      	mov	r0, fp
  404e06:	f001 fd0f 	bl	406828 <__aeabi_fmul>
  404e0a:	4680      	mov	r8, r0
  404e0c:	4601      	mov	r1, r0
  404e0e:	4648      	mov	r0, r9
  404e10:	f001 fc00 	bl	406614 <__aeabi_fsub>
  404e14:	4601      	mov	r1, r0
  404e16:	4604      	mov	r4, r0
  404e18:	4648      	mov	r0, r9
  404e1a:	f001 fbfb 	bl	406614 <__aeabi_fsub>
  404e1e:	4641      	mov	r1, r8
  404e20:	f001 fbf8 	bl	406614 <__aeabi_fsub>
  404e24:	4936      	ldr	r1, [pc, #216]	; (404f00 <__ieee754_rem_pio2f+0x2c8>)
  404e26:	4680      	mov	r8, r0
  404e28:	4658      	mov	r0, fp
  404e2a:	f001 fcfd 	bl	406828 <__aeabi_fmul>
  404e2e:	4641      	mov	r1, r8
  404e30:	f001 fbf0 	bl	406614 <__aeabi_fsub>
  404e34:	4601      	mov	r1, r0
  404e36:	4682      	mov	sl, r0
  404e38:	4620      	mov	r0, r4
  404e3a:	f001 fbeb 	bl	406614 <__aeabi_fsub>
  404e3e:	9a03      	ldr	r2, [sp, #12]
  404e40:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  404e44:	1ad2      	subs	r2, r2, r3
  404e46:	2a19      	cmp	r2, #25
  404e48:	4680      	mov	r8, r0
  404e4a:	dc2e      	bgt.n	404eaa <__ieee754_rem_pio2f+0x272>
  404e4c:	6028      	str	r0, [r5, #0]
  404e4e:	46a1      	mov	r9, r4
  404e50:	e7b8      	b.n	404dc4 <__ieee754_rem_pio2f+0x18c>
  404e52:	f001 fbe1 	bl	406618 <__addsf3>
  404e56:	4b25      	ldr	r3, [pc, #148]	; (404eec <__ieee754_rem_pio2f+0x2b4>)
  404e58:	f024 040f 	bic.w	r4, r4, #15
  404e5c:	429c      	cmp	r4, r3
  404e5e:	4606      	mov	r6, r0
  404e60:	d010      	beq.n	404e84 <__ieee754_rem_pio2f+0x24c>
  404e62:	4923      	ldr	r1, [pc, #140]	; (404ef0 <__ieee754_rem_pio2f+0x2b8>)
  404e64:	f001 fbd8 	bl	406618 <__addsf3>
  404e68:	4601      	mov	r1, r0
  404e6a:	6028      	str	r0, [r5, #0]
  404e6c:	4630      	mov	r0, r6
  404e6e:	f001 fbd1 	bl	406614 <__aeabi_fsub>
  404e72:	491f      	ldr	r1, [pc, #124]	; (404ef0 <__ieee754_rem_pio2f+0x2b8>)
  404e74:	f001 fbd0 	bl	406618 <__addsf3>
  404e78:	f04f 37ff 	mov.w	r7, #4294967295
  404e7c:	6068      	str	r0, [r5, #4]
  404e7e:	e756      	b.n	404d2e <__ieee754_rem_pio2f+0xf6>
  404e80:	2303      	movs	r3, #3
  404e82:	e73a      	b.n	404cfa <__ieee754_rem_pio2f+0xc2>
  404e84:	491d      	ldr	r1, [pc, #116]	; (404efc <__ieee754_rem_pio2f+0x2c4>)
  404e86:	f001 fbc7 	bl	406618 <__addsf3>
  404e8a:	491d      	ldr	r1, [pc, #116]	; (404f00 <__ieee754_rem_pio2f+0x2c8>)
  404e8c:	4604      	mov	r4, r0
  404e8e:	f001 fbc3 	bl	406618 <__addsf3>
  404e92:	4601      	mov	r1, r0
  404e94:	6028      	str	r0, [r5, #0]
  404e96:	4620      	mov	r0, r4
  404e98:	f001 fbbc 	bl	406614 <__aeabi_fsub>
  404e9c:	4918      	ldr	r1, [pc, #96]	; (404f00 <__ieee754_rem_pio2f+0x2c8>)
  404e9e:	f001 fbbb 	bl	406618 <__addsf3>
  404ea2:	f04f 37ff 	mov.w	r7, #4294967295
  404ea6:	6068      	str	r0, [r5, #4]
  404ea8:	e741      	b.n	404d2e <__ieee754_rem_pio2f+0xf6>
  404eaa:	4918      	ldr	r1, [pc, #96]	; (404f0c <__ieee754_rem_pio2f+0x2d4>)
  404eac:	4658      	mov	r0, fp
  404eae:	f001 fcbb 	bl	406828 <__aeabi_fmul>
  404eb2:	4601      	mov	r1, r0
  404eb4:	4680      	mov	r8, r0
  404eb6:	4620      	mov	r0, r4
  404eb8:	f001 fbac 	bl	406614 <__aeabi_fsub>
  404ebc:	4601      	mov	r1, r0
  404ebe:	4681      	mov	r9, r0
  404ec0:	4620      	mov	r0, r4
  404ec2:	f001 fba7 	bl	406614 <__aeabi_fsub>
  404ec6:	4641      	mov	r1, r8
  404ec8:	f001 fba4 	bl	406614 <__aeabi_fsub>
  404ecc:	4910      	ldr	r1, [pc, #64]	; (404f10 <__ieee754_rem_pio2f+0x2d8>)
  404ece:	4604      	mov	r4, r0
  404ed0:	4658      	mov	r0, fp
  404ed2:	f001 fca9 	bl	406828 <__aeabi_fmul>
  404ed6:	4621      	mov	r1, r4
  404ed8:	f001 fb9c 	bl	406614 <__aeabi_fsub>
  404edc:	4682      	mov	sl, r0
  404ede:	e76a      	b.n	404db6 <__ieee754_rem_pio2f+0x17e>
  404ee0:	3f490fd8 	.word	0x3f490fd8
  404ee4:	4016cbe3 	.word	0x4016cbe3
  404ee8:	3fc90f80 	.word	0x3fc90f80
  404eec:	3fc90fd0 	.word	0x3fc90fd0
  404ef0:	37354443 	.word	0x37354443
  404ef4:	43490f80 	.word	0x43490f80
  404ef8:	0040c0ac 	.word	0x0040c0ac
  404efc:	37354400 	.word	0x37354400
  404f00:	2e85a308 	.word	0x2e85a308
  404f04:	3f22f984 	.word	0x3f22f984
  404f08:	0040c02c 	.word	0x0040c02c
  404f0c:	2e85a300 	.word	0x2e85a300
  404f10:	248d3132 	.word	0x248d3132

00404f14 <__ieee754_sqrtf>:
  404f14:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  404f18:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  404f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404f1e:	4604      	mov	r4, r0
  404f20:	d22e      	bcs.n	404f80 <__ieee754_sqrtf+0x6c>
  404f22:	b362      	cbz	r2, 404f7e <__ieee754_sqrtf+0x6a>
  404f24:	2800      	cmp	r0, #0
  404f26:	4603      	mov	r3, r0
  404f28:	db3d      	blt.n	404fa6 <__ieee754_sqrtf+0x92>
  404f2a:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  404f2e:	ea4f 50e0 	mov.w	r0, r0, asr #23
  404f32:	d32c      	bcc.n	404f8e <__ieee754_sqrtf+0x7a>
  404f34:	387f      	subs	r0, #127	; 0x7f
  404f36:	f3c3 0316 	ubfx	r3, r3, #0, #23
  404f3a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  404f3e:	07c2      	lsls	r2, r0, #31
  404f40:	bf48      	it	mi
  404f42:	005b      	lslmi	r3, r3, #1
  404f44:	2600      	movs	r6, #0
  404f46:	1047      	asrs	r7, r0, #1
  404f48:	005b      	lsls	r3, r3, #1
  404f4a:	4631      	mov	r1, r6
  404f4c:	2419      	movs	r4, #25
  404f4e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  404f52:	188d      	adds	r5, r1, r2
  404f54:	429d      	cmp	r5, r3
  404f56:	dc02      	bgt.n	404f5e <__ieee754_sqrtf+0x4a>
  404f58:	1b5b      	subs	r3, r3, r5
  404f5a:	18a9      	adds	r1, r5, r2
  404f5c:	4416      	add	r6, r2
  404f5e:	3c01      	subs	r4, #1
  404f60:	ea4f 0343 	mov.w	r3, r3, lsl #1
  404f64:	ea4f 0252 	mov.w	r2, r2, lsr #1
  404f68:	d1f3      	bne.n	404f52 <__ieee754_sqrtf+0x3e>
  404f6a:	b113      	cbz	r3, 404f72 <__ieee754_sqrtf+0x5e>
  404f6c:	3601      	adds	r6, #1
  404f6e:	f026 0601 	bic.w	r6, r6, #1
  404f72:	1070      	asrs	r0, r6, #1
  404f74:	f100 507c 	add.w	r0, r0, #1056964608	; 0x3f000000
  404f78:	eb00 50c7 	add.w	r0, r0, r7, lsl #23
  404f7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f80:	4601      	mov	r1, r0
  404f82:	f001 fc51 	bl	406828 <__aeabi_fmul>
  404f86:	4621      	mov	r1, r4
  404f88:	f001 fb46 	bl	406618 <__addsf3>
  404f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404f8e:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  404f92:	d001      	beq.n	404f98 <__ieee754_sqrtf+0x84>
  404f94:	e00e      	b.n	404fb4 <__ieee754_sqrtf+0xa0>
  404f96:	460a      	mov	r2, r1
  404f98:	005b      	lsls	r3, r3, #1
  404f9a:	021c      	lsls	r4, r3, #8
  404f9c:	f102 0101 	add.w	r1, r2, #1
  404fa0:	d5f9      	bpl.n	404f96 <__ieee754_sqrtf+0x82>
  404fa2:	1a80      	subs	r0, r0, r2
  404fa4:	e7c6      	b.n	404f34 <__ieee754_sqrtf+0x20>
  404fa6:	4601      	mov	r1, r0
  404fa8:	f001 fb34 	bl	406614 <__aeabi_fsub>
  404fac:	4601      	mov	r1, r0
  404fae:	f001 fcef 	bl	406990 <__aeabi_fdiv>
  404fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404fb4:	f04f 32ff 	mov.w	r2, #4294967295
  404fb8:	e7f3      	b.n	404fa2 <__ieee754_sqrtf+0x8e>
  404fba:	bf00      	nop

00404fbc <__kernel_cosf>:
  404fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404fc0:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
  404fc4:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
  404fc8:	4606      	mov	r6, r0
  404fca:	460f      	mov	r7, r1
  404fcc:	da49      	bge.n	405062 <__kernel_cosf+0xa6>
  404fce:	f001 fe07 	bl	406be0 <__aeabi_f2iz>
  404fd2:	2800      	cmp	r0, #0
  404fd4:	f000 809d 	beq.w	405112 <__kernel_cosf+0x156>
  404fd8:	4631      	mov	r1, r6
  404fda:	4630      	mov	r0, r6
  404fdc:	f001 fc24 	bl	406828 <__aeabi_fmul>
  404fe0:	494e      	ldr	r1, [pc, #312]	; (40511c <__kernel_cosf+0x160>)
  404fe2:	4605      	mov	r5, r0
  404fe4:	f001 fc20 	bl	406828 <__aeabi_fmul>
  404fe8:	494d      	ldr	r1, [pc, #308]	; (405120 <__kernel_cosf+0x164>)
  404fea:	f001 fb15 	bl	406618 <__addsf3>
  404fee:	4629      	mov	r1, r5
  404ff0:	f001 fc1a 	bl	406828 <__aeabi_fmul>
  404ff4:	494b      	ldr	r1, [pc, #300]	; (405124 <__kernel_cosf+0x168>)
  404ff6:	f001 fb0d 	bl	406614 <__aeabi_fsub>
  404ffa:	4629      	mov	r1, r5
  404ffc:	f001 fc14 	bl	406828 <__aeabi_fmul>
  405000:	4949      	ldr	r1, [pc, #292]	; (405128 <__kernel_cosf+0x16c>)
  405002:	f001 fb09 	bl	406618 <__addsf3>
  405006:	4629      	mov	r1, r5
  405008:	f001 fc0e 	bl	406828 <__aeabi_fmul>
  40500c:	4947      	ldr	r1, [pc, #284]	; (40512c <__kernel_cosf+0x170>)
  40500e:	f001 fb01 	bl	406614 <__aeabi_fsub>
  405012:	4629      	mov	r1, r5
  405014:	f001 fc08 	bl	406828 <__aeabi_fmul>
  405018:	4945      	ldr	r1, [pc, #276]	; (405130 <__kernel_cosf+0x174>)
  40501a:	f001 fafd 	bl	406618 <__addsf3>
  40501e:	4629      	mov	r1, r5
  405020:	f001 fc02 	bl	406828 <__aeabi_fmul>
  405024:	4680      	mov	r8, r0
  405026:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  40502a:	4628      	mov	r0, r5
  40502c:	f001 fbfc 	bl	406828 <__aeabi_fmul>
  405030:	4641      	mov	r1, r8
  405032:	4604      	mov	r4, r0
  405034:	4628      	mov	r0, r5
  405036:	f001 fbf7 	bl	406828 <__aeabi_fmul>
  40503a:	4639      	mov	r1, r7
  40503c:	4605      	mov	r5, r0
  40503e:	4630      	mov	r0, r6
  405040:	f001 fbf2 	bl	406828 <__aeabi_fmul>
  405044:	4601      	mov	r1, r0
  405046:	4628      	mov	r0, r5
  405048:	f001 fae4 	bl	406614 <__aeabi_fsub>
  40504c:	4601      	mov	r1, r0
  40504e:	4620      	mov	r0, r4
  405050:	f001 fae0 	bl	406614 <__aeabi_fsub>
  405054:	4601      	mov	r1, r0
  405056:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40505a:	f001 fadb 	bl	406614 <__aeabi_fsub>
  40505e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405062:	4601      	mov	r1, r0
  405064:	f001 fbe0 	bl	406828 <__aeabi_fmul>
  405068:	492c      	ldr	r1, [pc, #176]	; (40511c <__kernel_cosf+0x160>)
  40506a:	4605      	mov	r5, r0
  40506c:	f001 fbdc 	bl	406828 <__aeabi_fmul>
  405070:	492b      	ldr	r1, [pc, #172]	; (405120 <__kernel_cosf+0x164>)
  405072:	f001 fad1 	bl	406618 <__addsf3>
  405076:	4629      	mov	r1, r5
  405078:	f001 fbd6 	bl	406828 <__aeabi_fmul>
  40507c:	4929      	ldr	r1, [pc, #164]	; (405124 <__kernel_cosf+0x168>)
  40507e:	f001 fac9 	bl	406614 <__aeabi_fsub>
  405082:	4629      	mov	r1, r5
  405084:	f001 fbd0 	bl	406828 <__aeabi_fmul>
  405088:	4927      	ldr	r1, [pc, #156]	; (405128 <__kernel_cosf+0x16c>)
  40508a:	f001 fac5 	bl	406618 <__addsf3>
  40508e:	4629      	mov	r1, r5
  405090:	f001 fbca 	bl	406828 <__aeabi_fmul>
  405094:	4925      	ldr	r1, [pc, #148]	; (40512c <__kernel_cosf+0x170>)
  405096:	f001 fabd 	bl	406614 <__aeabi_fsub>
  40509a:	4629      	mov	r1, r5
  40509c:	f001 fbc4 	bl	406828 <__aeabi_fmul>
  4050a0:	4923      	ldr	r1, [pc, #140]	; (405130 <__kernel_cosf+0x174>)
  4050a2:	f001 fab9 	bl	406618 <__addsf3>
  4050a6:	4629      	mov	r1, r5
  4050a8:	f001 fbbe 	bl	406828 <__aeabi_fmul>
  4050ac:	4b21      	ldr	r3, [pc, #132]	; (405134 <__kernel_cosf+0x178>)
  4050ae:	429c      	cmp	r4, r3
  4050b0:	4680      	mov	r8, r0
  4050b2:	ddb8      	ble.n	405026 <__kernel_cosf+0x6a>
  4050b4:	4b20      	ldr	r3, [pc, #128]	; (405138 <__kernel_cosf+0x17c>)
  4050b6:	429c      	cmp	r4, r3
  4050b8:	dc27      	bgt.n	40510a <__kernel_cosf+0x14e>
  4050ba:	f104 447f 	add.w	r4, r4, #4278190080	; 0xff000000
  4050be:	4621      	mov	r1, r4
  4050c0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4050c4:	f001 faa6 	bl	406614 <__aeabi_fsub>
  4050c8:	4681      	mov	r9, r0
  4050ca:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4050ce:	4628      	mov	r0, r5
  4050d0:	f001 fbaa 	bl	406828 <__aeabi_fmul>
  4050d4:	4621      	mov	r1, r4
  4050d6:	f001 fa9d 	bl	406614 <__aeabi_fsub>
  4050da:	4641      	mov	r1, r8
  4050dc:	4604      	mov	r4, r0
  4050de:	4628      	mov	r0, r5
  4050e0:	f001 fba2 	bl	406828 <__aeabi_fmul>
  4050e4:	4639      	mov	r1, r7
  4050e6:	4605      	mov	r5, r0
  4050e8:	4630      	mov	r0, r6
  4050ea:	f001 fb9d 	bl	406828 <__aeabi_fmul>
  4050ee:	4601      	mov	r1, r0
  4050f0:	4628      	mov	r0, r5
  4050f2:	f001 fa8f 	bl	406614 <__aeabi_fsub>
  4050f6:	4601      	mov	r1, r0
  4050f8:	4620      	mov	r0, r4
  4050fa:	f001 fa8b 	bl	406614 <__aeabi_fsub>
  4050fe:	4601      	mov	r1, r0
  405100:	4648      	mov	r0, r9
  405102:	f001 fa87 	bl	406614 <__aeabi_fsub>
  405106:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40510a:	f8df 9034 	ldr.w	r9, [pc, #52]	; 405140 <__kernel_cosf+0x184>
  40510e:	4c0b      	ldr	r4, [pc, #44]	; (40513c <__kernel_cosf+0x180>)
  405110:	e7db      	b.n	4050ca <__kernel_cosf+0x10e>
  405112:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405116:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40511a:	bf00      	nop
  40511c:	ad47d74e 	.word	0xad47d74e
  405120:	310f74f6 	.word	0x310f74f6
  405124:	3493f27c 	.word	0x3493f27c
  405128:	37d00d01 	.word	0x37d00d01
  40512c:	3ab60b61 	.word	0x3ab60b61
  405130:	3d2aaaab 	.word	0x3d2aaaab
  405134:	3e999999 	.word	0x3e999999
  405138:	3f480000 	.word	0x3f480000
  40513c:	3e900000 	.word	0x3e900000
  405140:	3f380000 	.word	0x3f380000

00405144 <__kernel_rem_pio2f>:
  405144:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405148:	b0dd      	sub	sp, #372	; 0x174
  40514a:	4c90      	ldr	r4, [pc, #576]	; (40538c <__kernel_rem_pio2f+0x248>)
  40514c:	9308      	str	r3, [sp, #32]
  40514e:	3b01      	subs	r3, #1
  405150:	9301      	str	r3, [sp, #4]
  405152:	1ed3      	subs	r3, r2, #3
  405154:	bf48      	it	mi
  405156:	1d13      	addmi	r3, r2, #4
  405158:	9d66      	ldr	r5, [sp, #408]	; 0x198
  40515a:	9107      	str	r1, [sp, #28]
  40515c:	10db      	asrs	r3, r3, #3
  40515e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405162:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  405166:	9309      	str	r3, [sp, #36]	; 0x24
  405168:	4619      	mov	r1, r3
  40516a:	3301      	adds	r3, #1
  40516c:	eba2 03c3 	sub.w	r3, r2, r3, lsl #3
  405170:	9405      	str	r4, [sp, #20]
  405172:	9a01      	ldr	r2, [sp, #4]
  405174:	9304      	str	r3, [sp, #16]
  405176:	9b05      	ldr	r3, [sp, #20]
  405178:	9002      	str	r0, [sp, #8]
  40517a:	189c      	adds	r4, r3, r2
  40517c:	eba1 0602 	sub.w	r6, r1, r2
  405180:	d417      	bmi.n	4051b2 <__kernel_rem_pio2f+0x6e>
  405182:	4434      	add	r4, r6
  405184:	2500      	movs	r5, #0
  405186:	3401      	adds	r4, #1
  405188:	af1f      	add	r7, sp, #124	; 0x7c
  40518a:	f8dd 819c 	ldr.w	r8, [sp, #412]	; 0x19c
  40518e:	e008      	b.n	4051a2 <__kernel_rem_pio2f+0x5e>
  405190:	f858 0026 	ldr.w	r0, [r8, r6, lsl #2]
  405194:	f001 faf4 	bl	406780 <__aeabi_i2f>
  405198:	3601      	adds	r6, #1
  40519a:	42a6      	cmp	r6, r4
  40519c:	f847 0f04 	str.w	r0, [r7, #4]!
  4051a0:	d007      	beq.n	4051b2 <__kernel_rem_pio2f+0x6e>
  4051a2:	2e00      	cmp	r6, #0
  4051a4:	daf4      	bge.n	405190 <__kernel_rem_pio2f+0x4c>
  4051a6:	3601      	adds	r6, #1
  4051a8:	4628      	mov	r0, r5
  4051aa:	42a6      	cmp	r6, r4
  4051ac:	f847 0f04 	str.w	r0, [r7, #4]!
  4051b0:	d1f7      	bne.n	4051a2 <__kernel_rem_pio2f+0x5e>
  4051b2:	9b05      	ldr	r3, [sp, #20]
  4051b4:	2b00      	cmp	r3, #0
  4051b6:	db28      	blt.n	40520a <__kernel_rem_pio2f+0xc6>
  4051b8:	9b08      	ldr	r3, [sp, #32]
  4051ba:	009e      	lsls	r6, r3, #2
  4051bc:	9b02      	ldr	r3, [sp, #8]
  4051be:	1f35      	subs	r5, r6, #4
  4051c0:	441d      	add	r5, r3
  4051c2:	ab20      	add	r3, sp, #128	; 0x80
  4051c4:	441e      	add	r6, r3
  4051c6:	9b05      	ldr	r3, [sp, #20]
  4051c8:	aa48      	add	r2, sp, #288	; 0x120
  4051ca:	f04f 0900 	mov.w	r9, #0
  4051ce:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  4051d2:	af47      	add	r7, sp, #284	; 0x11c
  4051d4:	9b01      	ldr	r3, [sp, #4]
  4051d6:	2b00      	cmp	r3, #0
  4051d8:	f2c0 82b9 	blt.w	40574e <__kernel_rem_pio2f+0x60a>
  4051dc:	9b02      	ldr	r3, [sp, #8]
  4051de:	46b3      	mov	fp, r6
  4051e0:	1f1c      	subs	r4, r3, #4
  4051e2:	46ca      	mov	sl, r9
  4051e4:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  4051e8:	f854 0f04 	ldr.w	r0, [r4, #4]!
  4051ec:	f001 fb1c 	bl	406828 <__aeabi_fmul>
  4051f0:	4601      	mov	r1, r0
  4051f2:	4650      	mov	r0, sl
  4051f4:	f001 fa10 	bl	406618 <__addsf3>
  4051f8:	42ac      	cmp	r4, r5
  4051fa:	4682      	mov	sl, r0
  4051fc:	d1f2      	bne.n	4051e4 <__kernel_rem_pio2f+0xa0>
  4051fe:	f847 af04 	str.w	sl, [r7, #4]!
  405202:	4547      	cmp	r7, r8
  405204:	f106 0604 	add.w	r6, r6, #4
  405208:	d1e4      	bne.n	4051d4 <__kernel_rem_pio2f+0x90>
  40520a:	9805      	ldr	r0, [sp, #20]
  40520c:	9908      	ldr	r1, [sp, #32]
  40520e:	9c02      	ldr	r4, [sp, #8]
  405210:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
  405214:	4603      	mov	r3, r0
  405216:	4413      	add	r3, r2
  405218:	009b      	lsls	r3, r3, #2
  40521a:	440a      	add	r2, r1
  40521c:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
  405220:	1f19      	subs	r1, r3, #4
  405222:	eb04 0582 	add.w	r5, r4, r2, lsl #2
  405226:	4453      	add	r3, sl
  405228:	eb0a 0201 	add.w	r2, sl, r1
  40522c:	920a      	str	r2, [sp, #40]	; 0x28
  40522e:	930b      	str	r3, [sp, #44]	; 0x2c
  405230:	4680      	mov	r8, r0
  405232:	ea4f 0388 	mov.w	r3, r8, lsl #2
  405236:	aa5c      	add	r2, sp, #368	; 0x170
  405238:	9303      	str	r3, [sp, #12]
  40523a:	18d3      	adds	r3, r2, r3
  40523c:	f1b8 0f00 	cmp.w	r8, #0
  405240:	f853 9c50 	ldr.w	r9, [r3, #-80]
  405244:	dd22      	ble.n	40528c <__kernel_rem_pio2f+0x148>
  405246:	eb02 0488 	add.w	r4, r2, r8, lsl #2
  40524a:	3c54      	subs	r4, #84	; 0x54
  40524c:	ae0b      	add	r6, sp, #44	; 0x2c
  40524e:	af47      	add	r7, sp, #284	; 0x11c
  405250:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  405254:	4648      	mov	r0, r9
  405256:	f001 fae7 	bl	406828 <__aeabi_fmul>
  40525a:	f001 fcc1 	bl	406be0 <__aeabi_f2iz>
  40525e:	f001 fa8f 	bl	406780 <__aeabi_i2f>
  405262:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  405266:	4683      	mov	fp, r0
  405268:	f001 fade 	bl	406828 <__aeabi_fmul>
  40526c:	4601      	mov	r1, r0
  40526e:	4648      	mov	r0, r9
  405270:	f001 f9d0 	bl	406614 <__aeabi_fsub>
  405274:	f001 fcb4 	bl	406be0 <__aeabi_f2iz>
  405278:	f854 1904 	ldr.w	r1, [r4], #-4
  40527c:	f846 0f04 	str.w	r0, [r6, #4]!
  405280:	4658      	mov	r0, fp
  405282:	f001 f9c9 	bl	406618 <__addsf3>
  405286:	42bc      	cmp	r4, r7
  405288:	4681      	mov	r9, r0
  40528a:	d1e1      	bne.n	405250 <__kernel_rem_pio2f+0x10c>
  40528c:	9e04      	ldr	r6, [sp, #16]
  40528e:	4648      	mov	r0, r9
  405290:	4631      	mov	r1, r6
  405292:	f000 fcbb 	bl	405c0c <scalbnf>
  405296:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
  40529a:	4604      	mov	r4, r0
  40529c:	f001 fac4 	bl	406828 <__aeabi_fmul>
  4052a0:	f000 fc6e 	bl	405b80 <floorf>
  4052a4:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
  4052a8:	f001 fabe 	bl	406828 <__aeabi_fmul>
  4052ac:	4601      	mov	r1, r0
  4052ae:	4620      	mov	r0, r4
  4052b0:	f001 f9b0 	bl	406614 <__aeabi_fsub>
  4052b4:	4604      	mov	r4, r0
  4052b6:	f001 fc93 	bl	406be0 <__aeabi_f2iz>
  4052ba:	4681      	mov	r9, r0
  4052bc:	9006      	str	r0, [sp, #24]
  4052be:	f001 fa5f 	bl	406780 <__aeabi_i2f>
  4052c2:	4601      	mov	r1, r0
  4052c4:	4620      	mov	r0, r4
  4052c6:	f001 f9a5 	bl	406614 <__aeabi_fsub>
  4052ca:	2e00      	cmp	r6, #0
  4052cc:	4607      	mov	r7, r0
  4052ce:	f340 80e6 	ble.w	40549e <__kernel_rem_pio2f+0x35a>
  4052d2:	f108 31ff 	add.w	r1, r8, #4294967295
  4052d6:	f1c6 0308 	rsb	r3, r6, #8
  4052da:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  4052de:	fa42 f003 	asr.w	r0, r2, r3
  4052e2:	fa00 f303 	lsl.w	r3, r0, r3
  4052e6:	1ad3      	subs	r3, r2, r3
  4052e8:	464a      	mov	r2, r9
  4052ea:	f1c6 0407 	rsb	r4, r6, #7
  4052ee:	4402      	add	r2, r0
  4052f0:	f84a 3021 	str.w	r3, [sl, r1, lsl #2]
  4052f4:	9206      	str	r2, [sp, #24]
  4052f6:	fa43 f404 	asr.w	r4, r3, r4
  4052fa:	2c00      	cmp	r4, #0
  4052fc:	dd5b      	ble.n	4053b6 <__kernel_rem_pio2f+0x272>
  4052fe:	9b06      	ldr	r3, [sp, #24]
  405300:	f1b8 0f00 	cmp.w	r8, #0
  405304:	f103 0301 	add.w	r3, r3, #1
  405308:	9306      	str	r3, [sp, #24]
  40530a:	f340 823b 	ble.w	405784 <__kernel_rem_pio2f+0x640>
  40530e:	f8da 6000 	ldr.w	r6, [sl]
  405312:	2e00      	cmp	r6, #0
  405314:	f040 8294 	bne.w	405840 <__kernel_rem_pio2f+0x6fc>
  405318:	f1b8 0f01 	cmp.w	r8, #1
  40531c:	f340 8255 	ble.w	4057ca <__kernel_rem_pio2f+0x686>
  405320:	4652      	mov	r2, sl
  405322:	2301      	movs	r3, #1
  405324:	f852 6f04 	ldr.w	r6, [r2, #4]!
  405328:	2e00      	cmp	r6, #0
  40532a:	f000 824a 	beq.w	4057c2 <__kernel_rem_pio2f+0x67e>
  40532e:	1c59      	adds	r1, r3, #1
  405330:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
  405334:	4588      	cmp	r8, r1
  405336:	f84a 6023 	str.w	r6, [sl, r3, lsl #2]
  40533a:	dd14      	ble.n	405366 <__kernel_rem_pio2f+0x222>
  40533c:	f85a 2021 	ldr.w	r2, [sl, r1, lsl #2]
  405340:	3302      	adds	r3, #2
  405342:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  405346:	4598      	cmp	r8, r3
  405348:	f84a 2021 	str.w	r2, [sl, r1, lsl #2]
  40534c:	dd0b      	ble.n	405366 <__kernel_rem_pio2f+0x222>
  40534e:	9a03      	ldr	r2, [sp, #12]
  405350:	4452      	add	r2, sl
  405352:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  405356:	4691      	mov	r9, r2
  405358:	681a      	ldr	r2, [r3, #0]
  40535a:	f1c2 02ff 	rsb	r2, r2, #255	; 0xff
  40535e:	f843 2b04 	str.w	r2, [r3], #4
  405362:	454b      	cmp	r3, r9
  405364:	d1f8      	bne.n	405358 <__kernel_rem_pio2f+0x214>
  405366:	9b04      	ldr	r3, [sp, #16]
  405368:	2b00      	cmp	r3, #0
  40536a:	dd11      	ble.n	405390 <__kernel_rem_pio2f+0x24c>
  40536c:	9b04      	ldr	r3, [sp, #16]
  40536e:	2b01      	cmp	r3, #1
  405370:	f04f 0601 	mov.w	r6, #1
  405374:	f040 820e 	bne.w	405794 <__kernel_rem_pio2f+0x650>
  405378:	f108 32ff 	add.w	r2, r8, #4294967295
  40537c:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  405380:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  405384:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  405388:	e20e      	b.n	4057a8 <__kernel_rem_pio2f+0x664>
  40538a:	bf00      	nop
  40538c:	0040c3f0 	.word	0x0040c3f0
  405390:	2c02      	cmp	r4, #2
  405392:	d110      	bne.n	4053b6 <__kernel_rem_pio2f+0x272>
  405394:	4639      	mov	r1, r7
  405396:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40539a:	f001 f93b 	bl	406614 <__aeabi_fsub>
  40539e:	4607      	mov	r7, r0
  4053a0:	9904      	ldr	r1, [sp, #16]
  4053a2:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4053a6:	f000 fc31 	bl	405c0c <scalbnf>
  4053aa:	4601      	mov	r1, r0
  4053ac:	4638      	mov	r0, r7
  4053ae:	f001 f931 	bl	406614 <__aeabi_fsub>
  4053b2:	2402      	movs	r4, #2
  4053b4:	4607      	mov	r7, r0
  4053b6:	2100      	movs	r1, #0
  4053b8:	4638      	mov	r0, r7
  4053ba:	f001 fbc9 	bl	406b50 <__aeabi_fcmpeq>
  4053be:	2800      	cmp	r0, #0
  4053c0:	f000 8083 	beq.w	4054ca <__kernel_rem_pio2f+0x386>
  4053c4:	9b05      	ldr	r3, [sp, #20]
  4053c6:	f108 37ff 	add.w	r7, r8, #4294967295
  4053ca:	42bb      	cmp	r3, r7
  4053cc:	dc0f      	bgt.n	4053ee <__kernel_rem_pio2f+0x2aa>
  4053ce:	f108 4380 	add.w	r3, r8, #1073741824	; 0x40000000
  4053d2:	3b01      	subs	r3, #1
  4053d4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4053d6:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  4053da:	2200      	movs	r2, #0
  4053dc:	f853 1904 	ldr.w	r1, [r3], #-4
  4053e0:	4283      	cmp	r3, r0
  4053e2:	ea42 0201 	orr.w	r2, r2, r1
  4053e6:	d1f9      	bne.n	4053dc <__kernel_rem_pio2f+0x298>
  4053e8:	2a00      	cmp	r2, #0
  4053ea:	f040 809d 	bne.w	405528 <__kernel_rem_pio2f+0x3e4>
  4053ee:	9b05      	ldr	r3, [sp, #20]
  4053f0:	3b01      	subs	r3, #1
  4053f2:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
  4053f6:	2b00      	cmp	r3, #0
  4053f8:	f040 81f4 	bne.w	4057e4 <__kernel_rem_pio2f+0x6a0>
  4053fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4053fe:	2301      	movs	r3, #1
  405400:	f852 1904 	ldr.w	r1, [r2], #-4
  405404:	3301      	adds	r3, #1
  405406:	2900      	cmp	r1, #0
  405408:	d0fa      	beq.n	405400 <__kernel_rem_pio2f+0x2bc>
  40540a:	4443      	add	r3, r8
  40540c:	461a      	mov	r2, r3
  40540e:	9306      	str	r3, [sp, #24]
  405410:	f108 0301 	add.w	r3, r8, #1
  405414:	4293      	cmp	r3, r2
  405416:	dc37      	bgt.n	405488 <__kernel_rem_pio2f+0x344>
  405418:	9908      	ldr	r1, [sp, #32]
  40541a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40541c:	eb01 0708 	add.w	r7, r1, r8
  405420:	a920      	add	r1, sp, #128	; 0x80
  405422:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  405426:	9906      	ldr	r1, [sp, #24]
  405428:	189e      	adds	r6, r3, r2
  40542a:	eb01 0902 	add.w	r9, r1, r2
  40542e:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
  405432:	9a67      	ldr	r2, [sp, #412]	; 0x19c
  405434:	3e01      	subs	r6, #1
  405436:	eb02 0686 	add.w	r6, r2, r6, lsl #2
  40543a:	aa48      	add	r2, sp, #288	; 0x120
  40543c:	eb02 0883 	add.w	r8, r2, r3, lsl #2
  405440:	9b67      	ldr	r3, [sp, #412]	; 0x19c
  405442:	eb03 0389 	add.w	r3, r3, r9, lsl #2
  405446:	9303      	str	r3, [sp, #12]
  405448:	f856 0f04 	ldr.w	r0, [r6, #4]!
  40544c:	f001 f998 	bl	406780 <__aeabi_i2f>
  405450:	9b01      	ldr	r3, [sp, #4]
  405452:	f847 0b04 	str.w	r0, [r7], #4
  405456:	2b00      	cmp	r3, #0
  405458:	db19      	blt.n	40548e <__kernel_rem_pio2f+0x34a>
  40545a:	9b02      	ldr	r3, [sp, #8]
  40545c:	46bb      	mov	fp, r7
  40545e:	1f1c      	subs	r4, r3, #4
  405460:	f04f 0900 	mov.w	r9, #0
  405464:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
  405468:	f854 0f04 	ldr.w	r0, [r4, #4]!
  40546c:	f001 f9dc 	bl	406828 <__aeabi_fmul>
  405470:	4601      	mov	r1, r0
  405472:	4648      	mov	r0, r9
  405474:	f001 f8d0 	bl	406618 <__addsf3>
  405478:	42ac      	cmp	r4, r5
  40547a:	4681      	mov	r9, r0
  40547c:	d1f2      	bne.n	405464 <__kernel_rem_pio2f+0x320>
  40547e:	9b03      	ldr	r3, [sp, #12]
  405480:	f848 9b04 	str.w	r9, [r8], #4
  405484:	429e      	cmp	r6, r3
  405486:	d1df      	bne.n	405448 <__kernel_rem_pio2f+0x304>
  405488:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40548c:	e6d1      	b.n	405232 <__kernel_rem_pio2f+0xee>
  40548e:	9b03      	ldr	r3, [sp, #12]
  405490:	f04f 0900 	mov.w	r9, #0
  405494:	429e      	cmp	r6, r3
  405496:	f848 9b04 	str.w	r9, [r8], #4
  40549a:	d1d5      	bne.n	405448 <__kernel_rem_pio2f+0x304>
  40549c:	e7f4      	b.n	405488 <__kernel_rem_pio2f+0x344>
  40549e:	d105      	bne.n	4054ac <__kernel_rem_pio2f+0x368>
  4054a0:	f108 33ff 	add.w	r3, r8, #4294967295
  4054a4:	f85a 4023 	ldr.w	r4, [sl, r3, lsl #2]
  4054a8:	1224      	asrs	r4, r4, #8
  4054aa:	e726      	b.n	4052fa <__kernel_rem_pio2f+0x1b6>
  4054ac:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4054b0:	f001 fb6c 	bl	406b8c <__aeabi_fcmpge>
  4054b4:	2800      	cmp	r0, #0
  4054b6:	f040 8153 	bne.w	405760 <__kernel_rem_pio2f+0x61c>
  4054ba:	4604      	mov	r4, r0
  4054bc:	2100      	movs	r1, #0
  4054be:	4638      	mov	r0, r7
  4054c0:	f001 fb46 	bl	406b50 <__aeabi_fcmpeq>
  4054c4:	2800      	cmp	r0, #0
  4054c6:	f47f af7d 	bne.w	4053c4 <__kernel_rem_pio2f+0x280>
  4054ca:	9e04      	ldr	r6, [sp, #16]
  4054cc:	4638      	mov	r0, r7
  4054ce:	4271      	negs	r1, r6
  4054d0:	f000 fb9c 	bl	405c0c <scalbnf>
  4054d4:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  4054d8:	46a1      	mov	r9, r4
  4054da:	4604      	mov	r4, r0
  4054dc:	f001 fb56 	bl	406b8c <__aeabi_fcmpge>
  4054e0:	2800      	cmp	r0, #0
  4054e2:	f000 818d 	beq.w	405800 <__kernel_rem_pio2f+0x6bc>
  4054e6:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
  4054ea:	4620      	mov	r0, r4
  4054ec:	f001 f99c 	bl	406828 <__aeabi_fmul>
  4054f0:	f001 fb76 	bl	406be0 <__aeabi_f2iz>
  4054f4:	f001 f944 	bl	406780 <__aeabi_i2f>
  4054f8:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
  4054fc:	4605      	mov	r5, r0
  4054fe:	f001 f993 	bl	406828 <__aeabi_fmul>
  405502:	4601      	mov	r1, r0
  405504:	4620      	mov	r0, r4
  405506:	f001 f885 	bl	406614 <__aeabi_fsub>
  40550a:	f001 fb69 	bl	406be0 <__aeabi_f2iz>
  40550e:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  405512:	4628      	mov	r0, r5
  405514:	f001 fb64 	bl	406be0 <__aeabi_f2iz>
  405518:	f108 0701 	add.w	r7, r8, #1
  40551c:	4633      	mov	r3, r6
  40551e:	3308      	adds	r3, #8
  405520:	9304      	str	r3, [sp, #16]
  405522:	f84a 0027 	str.w	r0, [sl, r7, lsl #2]
  405526:	e012      	b.n	40554e <__kernel_rem_pio2f+0x40a>
  405528:	9a04      	ldr	r2, [sp, #16]
  40552a:	f85a 3027 	ldr.w	r3, [sl, r7, lsl #2]
  40552e:	3a08      	subs	r2, #8
  405530:	46a1      	mov	r9, r4
  405532:	9204      	str	r2, [sp, #16]
  405534:	b95b      	cbnz	r3, 40554e <__kernel_rem_pio2f+0x40a>
  405536:	f107 4380 	add.w	r3, r7, #1073741824	; 0x40000000
  40553a:	3b01      	subs	r3, #1
  40553c:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  405540:	f853 1904 	ldr.w	r1, [r3], #-4
  405544:	3f01      	subs	r7, #1
  405546:	3a08      	subs	r2, #8
  405548:	2900      	cmp	r1, #0
  40554a:	d0f9      	beq.n	405540 <__kernel_rem_pio2f+0x3fc>
  40554c:	9204      	str	r2, [sp, #16]
  40554e:	9904      	ldr	r1, [sp, #16]
  405550:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  405554:	f000 fb5a 	bl	405c0c <scalbnf>
  405558:	2f00      	cmp	r7, #0
  40555a:	4604      	mov	r4, r0
  40555c:	f2c0 815c 	blt.w	405818 <__kernel_rem_pio2f+0x6d4>
  405560:	00bb      	lsls	r3, r7, #2
  405562:	a948      	add	r1, sp, #288	; 0x120
  405564:	1d1a      	adds	r2, r3, #4
  405566:	eb01 0803 	add.w	r8, r1, r3
  40556a:	9301      	str	r3, [sp, #4]
  40556c:	9202      	str	r2, [sp, #8]
  40556e:	f04f 566e 	mov.w	r6, #998244352	; 0x3b800000
  405572:	eb0a 0b02 	add.w	fp, sl, r2
  405576:	f108 0504 	add.w	r5, r8, #4
  40557a:	f85b 0d04 	ldr.w	r0, [fp, #-4]!
  40557e:	f001 f8ff 	bl	406780 <__aeabi_i2f>
  405582:	4621      	mov	r1, r4
  405584:	f001 f950 	bl	406828 <__aeabi_fmul>
  405588:	4631      	mov	r1, r6
  40558a:	f845 0d04 	str.w	r0, [r5, #-4]!
  40558e:	4620      	mov	r0, r4
  405590:	f001 f94a 	bl	406828 <__aeabi_fmul>
  405594:	45d3      	cmp	fp, sl
  405596:	4604      	mov	r4, r0
  405598:	d1ef      	bne.n	40557a <__kernel_rem_pio2f+0x436>
  40559a:	2600      	movs	r6, #0
  40559c:	f8dd b014 	ldr.w	fp, [sp, #20]
  4055a0:	9703      	str	r7, [sp, #12]
  4055a2:	f1a8 0804 	sub.w	r8, r8, #4
  4055a6:	46b2      	mov	sl, r6
  4055a8:	f1bb 0f00 	cmp.w	fp, #0
  4055ac:	bfb8      	it	lt
  4055ae:	2500      	movlt	r5, #0
  4055b0:	db15      	blt.n	4055de <__kernel_rem_pio2f+0x49a>
  4055b2:	4ea5      	ldr	r6, [pc, #660]	; (405848 <__kernel_rem_pio2f+0x704>)
  4055b4:	48a5      	ldr	r0, [pc, #660]	; (40584c <__kernel_rem_pio2f+0x708>)
  4055b6:	4647      	mov	r7, r8
  4055b8:	2500      	movs	r5, #0
  4055ba:	2400      	movs	r4, #0
  4055bc:	e003      	b.n	4055c6 <__kernel_rem_pio2f+0x482>
  4055be:	4554      	cmp	r4, sl
  4055c0:	dc0d      	bgt.n	4055de <__kernel_rem_pio2f+0x49a>
  4055c2:	f856 0f04 	ldr.w	r0, [r6, #4]!
  4055c6:	f857 1f04 	ldr.w	r1, [r7, #4]!
  4055ca:	f001 f92d 	bl	406828 <__aeabi_fmul>
  4055ce:	4601      	mov	r1, r0
  4055d0:	4628      	mov	r0, r5
  4055d2:	f001 f821 	bl	406618 <__addsf3>
  4055d6:	3401      	adds	r4, #1
  4055d8:	45a3      	cmp	fp, r4
  4055da:	4605      	mov	r5, r0
  4055dc:	daef      	bge.n	4055be <__kernel_rem_pio2f+0x47a>
  4055de:	ab5c      	add	r3, sp, #368	; 0x170
  4055e0:	eb03 038a 	add.w	r3, r3, sl, lsl #2
  4055e4:	f1a8 0804 	sub.w	r8, r8, #4
  4055e8:	f843 5ca0 	str.w	r5, [r3, #-160]
  4055ec:	ab46      	add	r3, sp, #280	; 0x118
  4055ee:	4543      	cmp	r3, r8
  4055f0:	f10a 0a01 	add.w	sl, sl, #1
  4055f4:	d1d8      	bne.n	4055a8 <__kernel_rem_pio2f+0x464>
  4055f6:	9b66      	ldr	r3, [sp, #408]	; 0x198
  4055f8:	9f03      	ldr	r7, [sp, #12]
  4055fa:	2b03      	cmp	r3, #3
  4055fc:	d85a      	bhi.n	4056b4 <__kernel_rem_pio2f+0x570>
  4055fe:	e8df f003 	tbb	[pc, r3]
  405602:	5f8e      	.short	0x5f8e
  405604:	025f      	.short	0x025f
  405606:	2f00      	cmp	r7, #0
  405608:	f340 8104 	ble.w	405814 <__kernel_rem_pio2f+0x6d0>
  40560c:	9a01      	ldr	r2, [sp, #4]
  40560e:	a95c      	add	r1, sp, #368	; 0x170
  405610:	188b      	adds	r3, r1, r2
  405612:	ac34      	add	r4, sp, #208	; 0xd0
  405614:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  405618:	18a5      	adds	r5, r4, r2
  40561a:	f855 ac04 	ldr.w	sl, [r5, #-4]
  40561e:	4631      	mov	r1, r6
  405620:	4650      	mov	r0, sl
  405622:	f000 fff9 	bl	406618 <__addsf3>
  405626:	4680      	mov	r8, r0
  405628:	4601      	mov	r1, r0
  40562a:	4650      	mov	r0, sl
  40562c:	f000 fff2 	bl	406614 <__aeabi_fsub>
  405630:	4631      	mov	r1, r6
  405632:	f000 fff1 	bl	406618 <__addsf3>
  405636:	6028      	str	r0, [r5, #0]
  405638:	f845 8d04 	str.w	r8, [r5, #-4]!
  40563c:	42ac      	cmp	r4, r5
  40563e:	4646      	mov	r6, r8
  405640:	d1eb      	bne.n	40561a <__kernel_rem_pio2f+0x4d6>
  405642:	2f01      	cmp	r7, #1
  405644:	f340 80e6 	ble.w	405814 <__kernel_rem_pio2f+0x6d0>
  405648:	9a01      	ldr	r2, [sp, #4]
  40564a:	a95c      	add	r1, sp, #368	; 0x170
  40564c:	188b      	adds	r3, r1, r2
  40564e:	4414      	add	r4, r2
  405650:	f853 6ca0 	ldr.w	r6, [r3, #-160]
  405654:	4625      	mov	r5, r4
  405656:	f10d 0ad4 	add.w	sl, sp, #212	; 0xd4
  40565a:	f855 8c04 	ldr.w	r8, [r5, #-4]
  40565e:	4631      	mov	r1, r6
  405660:	4640      	mov	r0, r8
  405662:	f000 ffd9 	bl	406618 <__addsf3>
  405666:	4607      	mov	r7, r0
  405668:	4601      	mov	r1, r0
  40566a:	4640      	mov	r0, r8
  40566c:	f000 ffd2 	bl	406614 <__aeabi_fsub>
  405670:	4631      	mov	r1, r6
  405672:	f000 ffd1 	bl	406618 <__addsf3>
  405676:	6028      	str	r0, [r5, #0]
  405678:	f845 7d04 	str.w	r7, [r5, #-4]!
  40567c:	45aa      	cmp	sl, r5
  40567e:	463e      	mov	r6, r7
  405680:	d1eb      	bne.n	40565a <__kernel_rem_pio2f+0x516>
  405682:	2000      	movs	r0, #0
  405684:	3404      	adds	r4, #4
  405686:	ad36      	add	r5, sp, #216	; 0xd8
  405688:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  40568c:	f000 ffc4 	bl	406618 <__addsf3>
  405690:	42a5      	cmp	r5, r4
  405692:	d1f9      	bne.n	405688 <__kernel_rem_pio2f+0x544>
  405694:	f1b9 0f00 	cmp.w	r9, #0
  405698:	f000 80b9 	beq.w	40580e <__kernel_rem_pio2f+0x6ca>
  40569c:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  40569e:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  4056a0:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4056a4:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  4056a8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  4056ac:	9c07      	ldr	r4, [sp, #28]
  4056ae:	60a0      	str	r0, [r4, #8]
  4056b0:	6022      	str	r2, [r4, #0]
  4056b2:	6063      	str	r3, [r4, #4]
  4056b4:	9b06      	ldr	r3, [sp, #24]
  4056b6:	f003 0007 	and.w	r0, r3, #7
  4056ba:	b05d      	add	sp, #372	; 0x174
  4056bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056c0:	9c01      	ldr	r4, [sp, #4]
  4056c2:	ad34      	add	r5, sp, #208	; 0xd0
  4056c4:	3404      	adds	r4, #4
  4056c6:	442c      	add	r4, r5
  4056c8:	2000      	movs	r0, #0
  4056ca:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  4056ce:	f000 ffa3 	bl	406618 <__addsf3>
  4056d2:	42ac      	cmp	r4, r5
  4056d4:	d1f9      	bne.n	4056ca <__kernel_rem_pio2f+0x586>
  4056d6:	f1b9 0f00 	cmp.w	r9, #0
  4056da:	f000 8085 	beq.w	4057e8 <__kernel_rem_pio2f+0x6a4>
  4056de:	9a07      	ldr	r2, [sp, #28]
  4056e0:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
  4056e4:	4601      	mov	r1, r0
  4056e6:	6013      	str	r3, [r2, #0]
  4056e8:	9834      	ldr	r0, [sp, #208]	; 0xd0
  4056ea:	f000 ff93 	bl	406614 <__aeabi_fsub>
  4056ee:	2f00      	cmp	r7, #0
  4056f0:	dd0b      	ble.n	40570a <__kernel_rem_pio2f+0x5c6>
  4056f2:	ad34      	add	r5, sp, #208	; 0xd0
  4056f4:	2401      	movs	r4, #1
  4056f6:	3401      	adds	r4, #1
  4056f8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4056fc:	f000 ff8c 	bl	406618 <__addsf3>
  405700:	42a7      	cmp	r7, r4
  405702:	daf8      	bge.n	4056f6 <__kernel_rem_pio2f+0x5b2>
  405704:	f1b9 0f00 	cmp.w	r9, #0
  405708:	d001      	beq.n	40570e <__kernel_rem_pio2f+0x5ca>
  40570a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40570e:	9b07      	ldr	r3, [sp, #28]
  405710:	6058      	str	r0, [r3, #4]
  405712:	9b06      	ldr	r3, [sp, #24]
  405714:	f003 0007 	and.w	r0, r3, #7
  405718:	b05d      	add	sp, #372	; 0x174
  40571a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40571e:	9b02      	ldr	r3, [sp, #8]
  405720:	ad34      	add	r5, sp, #208	; 0xd0
  405722:	442b      	add	r3, r5
  405724:	2000      	movs	r0, #0
  405726:	461c      	mov	r4, r3
  405728:	f854 1d04 	ldr.w	r1, [r4, #-4]!
  40572c:	f000 ff74 	bl	406618 <__addsf3>
  405730:	42a5      	cmp	r5, r4
  405732:	d1f9      	bne.n	405728 <__kernel_rem_pio2f+0x5e4>
  405734:	f1b9 0f00 	cmp.w	r9, #0
  405738:	d001      	beq.n	40573e <__kernel_rem_pio2f+0x5fa>
  40573a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40573e:	9b07      	ldr	r3, [sp, #28]
  405740:	6018      	str	r0, [r3, #0]
  405742:	9b06      	ldr	r3, [sp, #24]
  405744:	f003 0007 	and.w	r0, r3, #7
  405748:	b05d      	add	sp, #372	; 0x174
  40574a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40574e:	46ca      	mov	sl, r9
  405750:	f847 af04 	str.w	sl, [r7, #4]!
  405754:	4547      	cmp	r7, r8
  405756:	f106 0604 	add.w	r6, r6, #4
  40575a:	f47f ad3b 	bne.w	4051d4 <__kernel_rem_pio2f+0x90>
  40575e:	e554      	b.n	40520a <__kernel_rem_pio2f+0xc6>
  405760:	9b06      	ldr	r3, [sp, #24]
  405762:	f1b8 0f00 	cmp.w	r8, #0
  405766:	f103 0301 	add.w	r3, r3, #1
  40576a:	9306      	str	r3, [sp, #24]
  40576c:	bfc8      	it	gt
  40576e:	2402      	movgt	r4, #2
  405770:	f73f adcd 	bgt.w	40530e <__kernel_rem_pio2f+0x1ca>
  405774:	4639      	mov	r1, r7
  405776:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  40577a:	f000 ff4b 	bl	406614 <__aeabi_fsub>
  40577e:	2402      	movs	r4, #2
  405780:	4607      	mov	r7, r0
  405782:	e618      	b.n	4053b6 <__kernel_rem_pio2f+0x272>
  405784:	9b04      	ldr	r3, [sp, #16]
  405786:	2b00      	cmp	r3, #0
  405788:	dd22      	ble.n	4057d0 <__kernel_rem_pio2f+0x68c>
  40578a:	2600      	movs	r6, #0
  40578c:	9b04      	ldr	r3, [sp, #16]
  40578e:	2b01      	cmp	r3, #1
  405790:	f43f adf2 	beq.w	405378 <__kernel_rem_pio2f+0x234>
  405794:	2b02      	cmp	r3, #2
  405796:	d107      	bne.n	4057a8 <__kernel_rem_pio2f+0x664>
  405798:	f108 32ff 	add.w	r2, r8, #4294967295
  40579c:	f85a 3022 	ldr.w	r3, [sl, r2, lsl #2]
  4057a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  4057a4:	f84a 3022 	str.w	r3, [sl, r2, lsl #2]
  4057a8:	2c02      	cmp	r4, #2
  4057aa:	f47f ae04 	bne.w	4053b6 <__kernel_rem_pio2f+0x272>
  4057ae:	4639      	mov	r1, r7
  4057b0:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4057b4:	f000 ff2e 	bl	406614 <__aeabi_fsub>
  4057b8:	4607      	mov	r7, r0
  4057ba:	2e00      	cmp	r6, #0
  4057bc:	f43f adfb 	beq.w	4053b6 <__kernel_rem_pio2f+0x272>
  4057c0:	e5ee      	b.n	4053a0 <__kernel_rem_pio2f+0x25c>
  4057c2:	3301      	adds	r3, #1
  4057c4:	4598      	cmp	r8, r3
  4057c6:	f47f adad 	bne.w	405324 <__kernel_rem_pio2f+0x1e0>
  4057ca:	9b04      	ldr	r3, [sp, #16]
  4057cc:	2b00      	cmp	r3, #0
  4057ce:	dcdd      	bgt.n	40578c <__kernel_rem_pio2f+0x648>
  4057d0:	2c02      	cmp	r4, #2
  4057d2:	f47f adf0 	bne.w	4053b6 <__kernel_rem_pio2f+0x272>
  4057d6:	4639      	mov	r1, r7
  4057d8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  4057dc:	f000 ff1a 	bl	406614 <__aeabi_fsub>
  4057e0:	4607      	mov	r7, r0
  4057e2:	e5e8      	b.n	4053b6 <__kernel_rem_pio2f+0x272>
  4057e4:	2301      	movs	r3, #1
  4057e6:	e610      	b.n	40540a <__kernel_rem_pio2f+0x2c6>
  4057e8:	9b07      	ldr	r3, [sp, #28]
  4057ea:	4601      	mov	r1, r0
  4057ec:	6018      	str	r0, [r3, #0]
  4057ee:	9834      	ldr	r0, [sp, #208]	; 0xd0
  4057f0:	f000 ff10 	bl	406614 <__aeabi_fsub>
  4057f4:	2f00      	cmp	r7, #0
  4057f6:	f73f af7c 	bgt.w	4056f2 <__kernel_rem_pio2f+0x5ae>
  4057fa:	9b07      	ldr	r3, [sp, #28]
  4057fc:	6058      	str	r0, [r3, #4]
  4057fe:	e788      	b.n	405712 <__kernel_rem_pio2f+0x5ce>
  405800:	4620      	mov	r0, r4
  405802:	f001 f9ed 	bl	406be0 <__aeabi_f2iz>
  405806:	4647      	mov	r7, r8
  405808:	f84a 0028 	str.w	r0, [sl, r8, lsl #2]
  40580c:	e69f      	b.n	40554e <__kernel_rem_pio2f+0x40a>
  40580e:	9a34      	ldr	r2, [sp, #208]	; 0xd0
  405810:	9b35      	ldr	r3, [sp, #212]	; 0xd4
  405812:	e74b      	b.n	4056ac <__kernel_rem_pio2f+0x568>
  405814:	2000      	movs	r0, #0
  405816:	e73d      	b.n	405694 <__kernel_rem_pio2f+0x550>
  405818:	9b66      	ldr	r3, [sp, #408]	; 0x198
  40581a:	2b03      	cmp	r3, #3
  40581c:	f63f af4a 	bhi.w	4056b4 <__kernel_rem_pio2f+0x570>
  405820:	a201      	add	r2, pc, #4	; (adr r2, 405828 <__kernel_rem_pio2f+0x6e4>)
  405822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  405826:	bf00      	nop
  405828:	0040583d 	.word	0x0040583d
  40582c:	00405839 	.word	0x00405839
  405830:	00405839 	.word	0x00405839
  405834:	00405815 	.word	0x00405815
  405838:	2000      	movs	r0, #0
  40583a:	e74c      	b.n	4056d6 <__kernel_rem_pio2f+0x592>
  40583c:	2000      	movs	r0, #0
  40583e:	e779      	b.n	405734 <__kernel_rem_pio2f+0x5f0>
  405840:	2101      	movs	r1, #1
  405842:	2300      	movs	r3, #0
  405844:	e574      	b.n	405330 <__kernel_rem_pio2f+0x1ec>
  405846:	bf00      	nop
  405848:	0040c3c4 	.word	0x0040c3c4
  40584c:	3fc90000 	.word	0x3fc90000

00405850 <__kernel_sinf>:
  405850:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405854:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  405858:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
  40585c:	4604      	mov	r4, r0
  40585e:	460f      	mov	r7, r1
  405860:	4690      	mov	r8, r2
  405862:	da03      	bge.n	40586c <__kernel_sinf+0x1c>
  405864:	f001 f9bc 	bl	406be0 <__aeabi_f2iz>
  405868:	2800      	cmp	r0, #0
  40586a:	d058      	beq.n	40591e <__kernel_sinf+0xce>
  40586c:	4621      	mov	r1, r4
  40586e:	4620      	mov	r0, r4
  405870:	f000 ffda 	bl	406828 <__aeabi_fmul>
  405874:	4605      	mov	r5, r0
  405876:	4601      	mov	r1, r0
  405878:	4620      	mov	r0, r4
  40587a:	f000 ffd5 	bl	406828 <__aeabi_fmul>
  40587e:	4929      	ldr	r1, [pc, #164]	; (405924 <__kernel_sinf+0xd4>)
  405880:	4606      	mov	r6, r0
  405882:	4628      	mov	r0, r5
  405884:	f000 ffd0 	bl	406828 <__aeabi_fmul>
  405888:	4927      	ldr	r1, [pc, #156]	; (405928 <__kernel_sinf+0xd8>)
  40588a:	f000 fec3 	bl	406614 <__aeabi_fsub>
  40588e:	4629      	mov	r1, r5
  405890:	f000 ffca 	bl	406828 <__aeabi_fmul>
  405894:	4925      	ldr	r1, [pc, #148]	; (40592c <__kernel_sinf+0xdc>)
  405896:	f000 febf 	bl	406618 <__addsf3>
  40589a:	4629      	mov	r1, r5
  40589c:	f000 ffc4 	bl	406828 <__aeabi_fmul>
  4058a0:	4923      	ldr	r1, [pc, #140]	; (405930 <__kernel_sinf+0xe0>)
  4058a2:	f000 feb7 	bl	406614 <__aeabi_fsub>
  4058a6:	4629      	mov	r1, r5
  4058a8:	f000 ffbe 	bl	406828 <__aeabi_fmul>
  4058ac:	4921      	ldr	r1, [pc, #132]	; (405934 <__kernel_sinf+0xe4>)
  4058ae:	f000 feb3 	bl	406618 <__addsf3>
  4058b2:	4681      	mov	r9, r0
  4058b4:	f1b8 0f00 	cmp.w	r8, #0
  4058b8:	d022      	beq.n	405900 <__kernel_sinf+0xb0>
  4058ba:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  4058be:	4638      	mov	r0, r7
  4058c0:	f000 ffb2 	bl	406828 <__aeabi_fmul>
  4058c4:	4649      	mov	r1, r9
  4058c6:	4680      	mov	r8, r0
  4058c8:	4630      	mov	r0, r6
  4058ca:	f000 ffad 	bl	406828 <__aeabi_fmul>
  4058ce:	4601      	mov	r1, r0
  4058d0:	4640      	mov	r0, r8
  4058d2:	f000 fe9f 	bl	406614 <__aeabi_fsub>
  4058d6:	4629      	mov	r1, r5
  4058d8:	f000 ffa6 	bl	406828 <__aeabi_fmul>
  4058dc:	4639      	mov	r1, r7
  4058de:	f000 fe99 	bl	406614 <__aeabi_fsub>
  4058e2:	4915      	ldr	r1, [pc, #84]	; (405938 <__kernel_sinf+0xe8>)
  4058e4:	4605      	mov	r5, r0
  4058e6:	4630      	mov	r0, r6
  4058e8:	f000 ff9e 	bl	406828 <__aeabi_fmul>
  4058ec:	4601      	mov	r1, r0
  4058ee:	4628      	mov	r0, r5
  4058f0:	f000 fe92 	bl	406618 <__addsf3>
  4058f4:	4601      	mov	r1, r0
  4058f6:	4620      	mov	r0, r4
  4058f8:	f000 fe8c 	bl	406614 <__aeabi_fsub>
  4058fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405900:	4601      	mov	r1, r0
  405902:	4628      	mov	r0, r5
  405904:	f000 ff90 	bl	406828 <__aeabi_fmul>
  405908:	490b      	ldr	r1, [pc, #44]	; (405938 <__kernel_sinf+0xe8>)
  40590a:	f000 fe83 	bl	406614 <__aeabi_fsub>
  40590e:	4631      	mov	r1, r6
  405910:	f000 ff8a 	bl	406828 <__aeabi_fmul>
  405914:	4621      	mov	r1, r4
  405916:	f000 fe7f 	bl	406618 <__addsf3>
  40591a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40591e:	4620      	mov	r0, r4
  405920:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405924:	2f2ec9d3 	.word	0x2f2ec9d3
  405928:	32d72f34 	.word	0x32d72f34
  40592c:	3638ef1b 	.word	0x3638ef1b
  405930:	39500d01 	.word	0x39500d01
  405934:	3c088889 	.word	0x3c088889
  405938:	3e2aaaab 	.word	0x3e2aaaab

0040593c <matherr>:
  40593c:	2000      	movs	r0, #0
  40593e:	4770      	bx	lr

00405940 <nan>:
  405940:	2000      	movs	r0, #0
  405942:	4901      	ldr	r1, [pc, #4]	; (405948 <nan+0x8>)
  405944:	4770      	bx	lr
  405946:	bf00      	nop
  405948:	7ff80000 	.word	0x7ff80000

0040594c <atanf>:
  40594c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405950:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  405954:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  405958:	4604      	mov	r4, r0
  40595a:	4606      	mov	r6, r0
  40595c:	db08      	blt.n	405970 <atanf+0x24>
  40595e:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  405962:	dc6f      	bgt.n	405a44 <atanf+0xf8>
  405964:	2800      	cmp	r0, #0
  405966:	f340 80a0 	ble.w	405aaa <atanf+0x15e>
  40596a:	486f      	ldr	r0, [pc, #444]	; (405b28 <atanf+0x1dc>)
  40596c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405970:	4b6e      	ldr	r3, [pc, #440]	; (405b2c <atanf+0x1e0>)
  405972:	429d      	cmp	r5, r3
  405974:	dc77      	bgt.n	405a66 <atanf+0x11a>
  405976:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  40597a:	db68      	blt.n	405a4e <atanf+0x102>
  40597c:	f04f 37ff 	mov.w	r7, #4294967295
  405980:	4621      	mov	r1, r4
  405982:	4620      	mov	r0, r4
  405984:	f000 ff50 	bl	406828 <__aeabi_fmul>
  405988:	4601      	mov	r1, r0
  40598a:	4680      	mov	r8, r0
  40598c:	f000 ff4c 	bl	406828 <__aeabi_fmul>
  405990:	4967      	ldr	r1, [pc, #412]	; (405b30 <atanf+0x1e4>)
  405992:	4605      	mov	r5, r0
  405994:	f000 ff48 	bl	406828 <__aeabi_fmul>
  405998:	4966      	ldr	r1, [pc, #408]	; (405b34 <atanf+0x1e8>)
  40599a:	f000 fe3d 	bl	406618 <__addsf3>
  40599e:	4629      	mov	r1, r5
  4059a0:	f000 ff42 	bl	406828 <__aeabi_fmul>
  4059a4:	4964      	ldr	r1, [pc, #400]	; (405b38 <atanf+0x1ec>)
  4059a6:	f000 fe37 	bl	406618 <__addsf3>
  4059aa:	4629      	mov	r1, r5
  4059ac:	f000 ff3c 	bl	406828 <__aeabi_fmul>
  4059b0:	4962      	ldr	r1, [pc, #392]	; (405b3c <atanf+0x1f0>)
  4059b2:	f000 fe31 	bl	406618 <__addsf3>
  4059b6:	4629      	mov	r1, r5
  4059b8:	f000 ff36 	bl	406828 <__aeabi_fmul>
  4059bc:	4960      	ldr	r1, [pc, #384]	; (405b40 <atanf+0x1f4>)
  4059be:	f000 fe2b 	bl	406618 <__addsf3>
  4059c2:	4629      	mov	r1, r5
  4059c4:	f000 ff30 	bl	406828 <__aeabi_fmul>
  4059c8:	495e      	ldr	r1, [pc, #376]	; (405b44 <atanf+0x1f8>)
  4059ca:	f000 fe25 	bl	406618 <__addsf3>
  4059ce:	4641      	mov	r1, r8
  4059d0:	f000 ff2a 	bl	406828 <__aeabi_fmul>
  4059d4:	495c      	ldr	r1, [pc, #368]	; (405b48 <atanf+0x1fc>)
  4059d6:	4680      	mov	r8, r0
  4059d8:	4628      	mov	r0, r5
  4059da:	f000 ff25 	bl	406828 <__aeabi_fmul>
  4059de:	495b      	ldr	r1, [pc, #364]	; (405b4c <atanf+0x200>)
  4059e0:	f000 fe18 	bl	406614 <__aeabi_fsub>
  4059e4:	4629      	mov	r1, r5
  4059e6:	f000 ff1f 	bl	406828 <__aeabi_fmul>
  4059ea:	4959      	ldr	r1, [pc, #356]	; (405b50 <atanf+0x204>)
  4059ec:	f000 fe12 	bl	406614 <__aeabi_fsub>
  4059f0:	4629      	mov	r1, r5
  4059f2:	f000 ff19 	bl	406828 <__aeabi_fmul>
  4059f6:	4957      	ldr	r1, [pc, #348]	; (405b54 <atanf+0x208>)
  4059f8:	f000 fe0c 	bl	406614 <__aeabi_fsub>
  4059fc:	4629      	mov	r1, r5
  4059fe:	f000 ff13 	bl	406828 <__aeabi_fmul>
  405a02:	4955      	ldr	r1, [pc, #340]	; (405b58 <atanf+0x20c>)
  405a04:	f000 fe06 	bl	406614 <__aeabi_fsub>
  405a08:	4629      	mov	r1, r5
  405a0a:	f000 ff0d 	bl	406828 <__aeabi_fmul>
  405a0e:	1c7b      	adds	r3, r7, #1
  405a10:	4601      	mov	r1, r0
  405a12:	4640      	mov	r0, r8
  405a14:	d04c      	beq.n	405ab0 <atanf+0x164>
  405a16:	f000 fdff 	bl	406618 <__addsf3>
  405a1a:	4621      	mov	r1, r4
  405a1c:	f000 ff04 	bl	406828 <__aeabi_fmul>
  405a20:	4b4e      	ldr	r3, [pc, #312]	; (405b5c <atanf+0x210>)
  405a22:	4d4f      	ldr	r5, [pc, #316]	; (405b60 <atanf+0x214>)
  405a24:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  405a28:	f000 fdf4 	bl	406614 <__aeabi_fsub>
  405a2c:	4621      	mov	r1, r4
  405a2e:	f000 fdf1 	bl	406614 <__aeabi_fsub>
  405a32:	4601      	mov	r1, r0
  405a34:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  405a38:	f000 fdec 	bl	406614 <__aeabi_fsub>
  405a3c:	2e00      	cmp	r6, #0
  405a3e:	db30      	blt.n	405aa2 <atanf+0x156>
  405a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405a44:	4601      	mov	r1, r0
  405a46:	f000 fde7 	bl	406618 <__addsf3>
  405a4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405a4e:	4945      	ldr	r1, [pc, #276]	; (405b64 <atanf+0x218>)
  405a50:	f000 fde2 	bl	406618 <__addsf3>
  405a54:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405a58:	f001 f8a2 	bl	406ba0 <__aeabi_fcmpgt>
  405a5c:	2800      	cmp	r0, #0
  405a5e:	d08d      	beq.n	40597c <atanf+0x30>
  405a60:	4620      	mov	r0, r4
  405a62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405a66:	f000 f887 	bl	405b78 <fabsf>
  405a6a:	4b3f      	ldr	r3, [pc, #252]	; (405b68 <atanf+0x21c>)
  405a6c:	429d      	cmp	r5, r3
  405a6e:	4604      	mov	r4, r0
  405a70:	dc29      	bgt.n	405ac6 <atanf+0x17a>
  405a72:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  405a76:	429d      	cmp	r5, r3
  405a78:	dc44      	bgt.n	405b04 <atanf+0x1b8>
  405a7a:	4601      	mov	r1, r0
  405a7c:	f000 fdcc 	bl	406618 <__addsf3>
  405a80:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405a84:	f000 fdc6 	bl	406614 <__aeabi_fsub>
  405a88:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  405a8c:	4605      	mov	r5, r0
  405a8e:	4620      	mov	r0, r4
  405a90:	f000 fdc2 	bl	406618 <__addsf3>
  405a94:	4601      	mov	r1, r0
  405a96:	4628      	mov	r0, r5
  405a98:	f000 ff7a 	bl	406990 <__aeabi_fdiv>
  405a9c:	2700      	movs	r7, #0
  405a9e:	4604      	mov	r4, r0
  405aa0:	e76e      	b.n	405980 <atanf+0x34>
  405aa2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  405aa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405aaa:	4830      	ldr	r0, [pc, #192]	; (405b6c <atanf+0x220>)
  405aac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ab0:	f000 fdb2 	bl	406618 <__addsf3>
  405ab4:	4621      	mov	r1, r4
  405ab6:	f000 feb7 	bl	406828 <__aeabi_fmul>
  405aba:	4601      	mov	r1, r0
  405abc:	4620      	mov	r0, r4
  405abe:	f000 fda9 	bl	406614 <__aeabi_fsub>
  405ac2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405ac6:	4b2a      	ldr	r3, [pc, #168]	; (405b70 <atanf+0x224>)
  405ac8:	429d      	cmp	r5, r3
  405aca:	dc14      	bgt.n	405af6 <atanf+0x1aa>
  405acc:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  405ad0:	f000 fda0 	bl	406614 <__aeabi_fsub>
  405ad4:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  405ad8:	4605      	mov	r5, r0
  405ada:	4620      	mov	r0, r4
  405adc:	f000 fea4 	bl	406828 <__aeabi_fmul>
  405ae0:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405ae4:	f000 fd98 	bl	406618 <__addsf3>
  405ae8:	4601      	mov	r1, r0
  405aea:	4628      	mov	r0, r5
  405aec:	f000 ff50 	bl	406990 <__aeabi_fdiv>
  405af0:	2702      	movs	r7, #2
  405af2:	4604      	mov	r4, r0
  405af4:	e744      	b.n	405980 <atanf+0x34>
  405af6:	4601      	mov	r1, r0
  405af8:	481e      	ldr	r0, [pc, #120]	; (405b74 <atanf+0x228>)
  405afa:	f000 ff49 	bl	406990 <__aeabi_fdiv>
  405afe:	2703      	movs	r7, #3
  405b00:	4604      	mov	r4, r0
  405b02:	e73d      	b.n	405980 <atanf+0x34>
  405b04:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405b08:	f000 fd84 	bl	406614 <__aeabi_fsub>
  405b0c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  405b10:	4605      	mov	r5, r0
  405b12:	4620      	mov	r0, r4
  405b14:	f000 fd80 	bl	406618 <__addsf3>
  405b18:	4601      	mov	r1, r0
  405b1a:	4628      	mov	r0, r5
  405b1c:	f000 ff38 	bl	406990 <__aeabi_fdiv>
  405b20:	2701      	movs	r7, #1
  405b22:	4604      	mov	r4, r0
  405b24:	e72c      	b.n	405980 <atanf+0x34>
  405b26:	bf00      	nop
  405b28:	3fc90fdb 	.word	0x3fc90fdb
  405b2c:	3edfffff 	.word	0x3edfffff
  405b30:	3c8569d7 	.word	0x3c8569d7
  405b34:	3d4bda59 	.word	0x3d4bda59
  405b38:	3d886b35 	.word	0x3d886b35
  405b3c:	3dba2e6e 	.word	0x3dba2e6e
  405b40:	3e124925 	.word	0x3e124925
  405b44:	3eaaaaab 	.word	0x3eaaaaab
  405b48:	bd15a221 	.word	0xbd15a221
  405b4c:	3d6ef16b 	.word	0x3d6ef16b
  405b50:	3d9d8795 	.word	0x3d9d8795
  405b54:	3de38e38 	.word	0x3de38e38
  405b58:	3e4ccccd 	.word	0x3e4ccccd
  405b5c:	0040c40c 	.word	0x0040c40c
  405b60:	0040c3fc 	.word	0x0040c3fc
  405b64:	7149f2ca 	.word	0x7149f2ca
  405b68:	3f97ffff 	.word	0x3f97ffff
  405b6c:	bfc90fdb 	.word	0xbfc90fdb
  405b70:	401bffff 	.word	0x401bffff
  405b74:	bf800000 	.word	0xbf800000

00405b78 <fabsf>:
  405b78:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  405b7c:	4770      	bx	lr
  405b7e:	bf00      	nop

00405b80 <floorf>:
  405b80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b84:	f020 4700 	bic.w	r7, r0, #2147483648	; 0x80000000
  405b88:	0dfc      	lsrs	r4, r7, #23
  405b8a:	3c7f      	subs	r4, #127	; 0x7f
  405b8c:	2c16      	cmp	r4, #22
  405b8e:	4605      	mov	r5, r0
  405b90:	dc13      	bgt.n	405bba <floorf+0x3a>
  405b92:	2c00      	cmp	r4, #0
  405b94:	4680      	mov	r8, r0
  405b96:	db1b      	blt.n	405bd0 <floorf+0x50>
  405b98:	4f19      	ldr	r7, [pc, #100]	; (405c00 <floorf+0x80>)
  405b9a:	4127      	asrs	r7, r4
  405b9c:	4238      	tst	r0, r7
  405b9e:	d014      	beq.n	405bca <floorf+0x4a>
  405ba0:	4918      	ldr	r1, [pc, #96]	; (405c04 <floorf+0x84>)
  405ba2:	f000 fd39 	bl	406618 <__addsf3>
  405ba6:	2100      	movs	r1, #0
  405ba8:	f000 fffa 	bl	406ba0 <__aeabi_fcmpgt>
  405bac:	b168      	cbz	r0, 405bca <floorf+0x4a>
  405bae:	2d00      	cmp	r5, #0
  405bb0:	db1b      	blt.n	405bea <floorf+0x6a>
  405bb2:	ea28 0007 	bic.w	r0, r8, r7
  405bb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405bba:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
  405bbe:	d304      	bcc.n	405bca <floorf+0x4a>
  405bc0:	4601      	mov	r1, r0
  405bc2:	f000 fd29 	bl	406618 <__addsf3>
  405bc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405bca:	4628      	mov	r0, r5
  405bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405bd0:	490c      	ldr	r1, [pc, #48]	; (405c04 <floorf+0x84>)
  405bd2:	f000 fd21 	bl	406618 <__addsf3>
  405bd6:	2100      	movs	r1, #0
  405bd8:	f000 ffe2 	bl	406ba0 <__aeabi_fcmpgt>
  405bdc:	2800      	cmp	r0, #0
  405bde:	d0f4      	beq.n	405bca <floorf+0x4a>
  405be0:	2d00      	cmp	r5, #0
  405be2:	db08      	blt.n	405bf6 <floorf+0x76>
  405be4:	2000      	movs	r0, #0
  405be6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405bea:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  405bee:	fa43 f404 	asr.w	r4, r3, r4
  405bf2:	44a0      	add	r8, r4
  405bf4:	e7dd      	b.n	405bb2 <floorf+0x32>
  405bf6:	2f00      	cmp	r7, #0
  405bf8:	d0e7      	beq.n	405bca <floorf+0x4a>
  405bfa:	4803      	ldr	r0, [pc, #12]	; (405c08 <floorf+0x88>)
  405bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c00:	007fffff 	.word	0x007fffff
  405c04:	7149f2ca 	.word	0x7149f2ca
  405c08:	bf800000 	.word	0xbf800000

00405c0c <scalbnf>:
  405c0c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  405c10:	b538      	push	{r3, r4, r5, lr}
  405c12:	4603      	mov	r3, r0
  405c14:	d016      	beq.n	405c44 <scalbnf+0x38>
  405c16:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  405c1a:	d20f      	bcs.n	405c3c <scalbnf+0x30>
  405c1c:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  405c20:	460d      	mov	r5, r1
  405c22:	d310      	bcc.n	405c46 <scalbnf+0x3a>
  405c24:	4604      	mov	r4, r0
  405c26:	0dd0      	lsrs	r0, r2, #23
  405c28:	4428      	add	r0, r5
  405c2a:	28fe      	cmp	r0, #254	; 0xfe
  405c2c:	dc2e      	bgt.n	405c8c <scalbnf+0x80>
  405c2e:	2800      	cmp	r0, #0
  405c30:	dd1d      	ble.n	405c6e <scalbnf+0x62>
  405c32:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  405c36:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  405c3a:	bd38      	pop	{r3, r4, r5, pc}
  405c3c:	4601      	mov	r1, r0
  405c3e:	f000 fceb 	bl	406618 <__addsf3>
  405c42:	bd38      	pop	{r3, r4, r5, pc}
  405c44:	bd38      	pop	{r3, r4, r5, pc}
  405c46:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
  405c4a:	f000 fded 	bl	406828 <__aeabi_fmul>
  405c4e:	4a18      	ldr	r2, [pc, #96]	; (405cb0 <scalbnf+0xa4>)
  405c50:	4295      	cmp	r5, r2
  405c52:	4603      	mov	r3, r0
  405c54:	db07      	blt.n	405c66 <scalbnf+0x5a>
  405c56:	4604      	mov	r4, r0
  405c58:	f3c0 50c7 	ubfx	r0, r0, #23, #8
  405c5c:	3819      	subs	r0, #25
  405c5e:	e7e3      	b.n	405c28 <scalbnf+0x1c>
  405c60:	4814      	ldr	r0, [pc, #80]	; (405cb4 <scalbnf+0xa8>)
  405c62:	f000 f82b 	bl	405cbc <copysignf>
  405c66:	4913      	ldr	r1, [pc, #76]	; (405cb4 <scalbnf+0xa8>)
  405c68:	f000 fdde 	bl	406828 <__aeabi_fmul>
  405c6c:	bd38      	pop	{r3, r4, r5, pc}
  405c6e:	f110 0f16 	cmn.w	r0, #22
  405c72:	da13      	bge.n	405c9c <scalbnf+0x90>
  405c74:	f24c 3250 	movw	r2, #50000	; 0xc350
  405c78:	4295      	cmp	r5, r2
  405c7a:	4619      	mov	r1, r3
  405c7c:	ddf0      	ble.n	405c60 <scalbnf+0x54>
  405c7e:	480e      	ldr	r0, [pc, #56]	; (405cb8 <scalbnf+0xac>)
  405c80:	f000 f81c 	bl	405cbc <copysignf>
  405c84:	490c      	ldr	r1, [pc, #48]	; (405cb8 <scalbnf+0xac>)
  405c86:	f000 fdcf 	bl	406828 <__aeabi_fmul>
  405c8a:	bd38      	pop	{r3, r4, r5, pc}
  405c8c:	4619      	mov	r1, r3
  405c8e:	480a      	ldr	r0, [pc, #40]	; (405cb8 <scalbnf+0xac>)
  405c90:	f000 f814 	bl	405cbc <copysignf>
  405c94:	4908      	ldr	r1, [pc, #32]	; (405cb8 <scalbnf+0xac>)
  405c96:	f000 fdc7 	bl	406828 <__aeabi_fmul>
  405c9a:	bd38      	pop	{r3, r4, r5, pc}
  405c9c:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
  405ca0:	3019      	adds	r0, #25
  405ca2:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
  405ca6:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
  405caa:	f000 fdbd 	bl	406828 <__aeabi_fmul>
  405cae:	bd38      	pop	{r3, r4, r5, pc}
  405cb0:	ffff3cb0 	.word	0xffff3cb0
  405cb4:	0da24260 	.word	0x0da24260
  405cb8:	7149f2ca 	.word	0x7149f2ca

00405cbc <copysignf>:
  405cbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405cc0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  405cc4:	4308      	orrs	r0, r1
  405cc6:	4770      	bx	lr

00405cc8 <__aeabi_drsub>:
  405cc8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405ccc:	e002      	b.n	405cd4 <__adddf3>
  405cce:	bf00      	nop

00405cd0 <__aeabi_dsub>:
  405cd0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405cd4 <__adddf3>:
  405cd4:	b530      	push	{r4, r5, lr}
  405cd6:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405cda:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405cde:	ea94 0f05 	teq	r4, r5
  405ce2:	bf08      	it	eq
  405ce4:	ea90 0f02 	teqeq	r0, r2
  405ce8:	bf1f      	itttt	ne
  405cea:	ea54 0c00 	orrsne.w	ip, r4, r0
  405cee:	ea55 0c02 	orrsne.w	ip, r5, r2
  405cf2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405cf6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405cfa:	f000 80e2 	beq.w	405ec2 <__adddf3+0x1ee>
  405cfe:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405d02:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405d06:	bfb8      	it	lt
  405d08:	426d      	neglt	r5, r5
  405d0a:	dd0c      	ble.n	405d26 <__adddf3+0x52>
  405d0c:	442c      	add	r4, r5
  405d0e:	ea80 0202 	eor.w	r2, r0, r2
  405d12:	ea81 0303 	eor.w	r3, r1, r3
  405d16:	ea82 0000 	eor.w	r0, r2, r0
  405d1a:	ea83 0101 	eor.w	r1, r3, r1
  405d1e:	ea80 0202 	eor.w	r2, r0, r2
  405d22:	ea81 0303 	eor.w	r3, r1, r3
  405d26:	2d36      	cmp	r5, #54	; 0x36
  405d28:	bf88      	it	hi
  405d2a:	bd30      	pophi	{r4, r5, pc}
  405d2c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405d30:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405d34:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405d38:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405d3c:	d002      	beq.n	405d44 <__adddf3+0x70>
  405d3e:	4240      	negs	r0, r0
  405d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405d44:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405d48:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405d4c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405d50:	d002      	beq.n	405d58 <__adddf3+0x84>
  405d52:	4252      	negs	r2, r2
  405d54:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405d58:	ea94 0f05 	teq	r4, r5
  405d5c:	f000 80a7 	beq.w	405eae <__adddf3+0x1da>
  405d60:	f1a4 0401 	sub.w	r4, r4, #1
  405d64:	f1d5 0e20 	rsbs	lr, r5, #32
  405d68:	db0d      	blt.n	405d86 <__adddf3+0xb2>
  405d6a:	fa02 fc0e 	lsl.w	ip, r2, lr
  405d6e:	fa22 f205 	lsr.w	r2, r2, r5
  405d72:	1880      	adds	r0, r0, r2
  405d74:	f141 0100 	adc.w	r1, r1, #0
  405d78:	fa03 f20e 	lsl.w	r2, r3, lr
  405d7c:	1880      	adds	r0, r0, r2
  405d7e:	fa43 f305 	asr.w	r3, r3, r5
  405d82:	4159      	adcs	r1, r3
  405d84:	e00e      	b.n	405da4 <__adddf3+0xd0>
  405d86:	f1a5 0520 	sub.w	r5, r5, #32
  405d8a:	f10e 0e20 	add.w	lr, lr, #32
  405d8e:	2a01      	cmp	r2, #1
  405d90:	fa03 fc0e 	lsl.w	ip, r3, lr
  405d94:	bf28      	it	cs
  405d96:	f04c 0c02 	orrcs.w	ip, ip, #2
  405d9a:	fa43 f305 	asr.w	r3, r3, r5
  405d9e:	18c0      	adds	r0, r0, r3
  405da0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405da4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405da8:	d507      	bpl.n	405dba <__adddf3+0xe6>
  405daa:	f04f 0e00 	mov.w	lr, #0
  405dae:	f1dc 0c00 	rsbs	ip, ip, #0
  405db2:	eb7e 0000 	sbcs.w	r0, lr, r0
  405db6:	eb6e 0101 	sbc.w	r1, lr, r1
  405dba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405dbe:	d31b      	bcc.n	405df8 <__adddf3+0x124>
  405dc0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405dc4:	d30c      	bcc.n	405de0 <__adddf3+0x10c>
  405dc6:	0849      	lsrs	r1, r1, #1
  405dc8:	ea5f 0030 	movs.w	r0, r0, rrx
  405dcc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405dd0:	f104 0401 	add.w	r4, r4, #1
  405dd4:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405dd8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405ddc:	f080 809a 	bcs.w	405f14 <__adddf3+0x240>
  405de0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405de4:	bf08      	it	eq
  405de6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405dea:	f150 0000 	adcs.w	r0, r0, #0
  405dee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405df2:	ea41 0105 	orr.w	r1, r1, r5
  405df6:	bd30      	pop	{r4, r5, pc}
  405df8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405dfc:	4140      	adcs	r0, r0
  405dfe:	eb41 0101 	adc.w	r1, r1, r1
  405e02:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405e06:	f1a4 0401 	sub.w	r4, r4, #1
  405e0a:	d1e9      	bne.n	405de0 <__adddf3+0x10c>
  405e0c:	f091 0f00 	teq	r1, #0
  405e10:	bf04      	itt	eq
  405e12:	4601      	moveq	r1, r0
  405e14:	2000      	moveq	r0, #0
  405e16:	fab1 f381 	clz	r3, r1
  405e1a:	bf08      	it	eq
  405e1c:	3320      	addeq	r3, #32
  405e1e:	f1a3 030b 	sub.w	r3, r3, #11
  405e22:	f1b3 0220 	subs.w	r2, r3, #32
  405e26:	da0c      	bge.n	405e42 <__adddf3+0x16e>
  405e28:	320c      	adds	r2, #12
  405e2a:	dd08      	ble.n	405e3e <__adddf3+0x16a>
  405e2c:	f102 0c14 	add.w	ip, r2, #20
  405e30:	f1c2 020c 	rsb	r2, r2, #12
  405e34:	fa01 f00c 	lsl.w	r0, r1, ip
  405e38:	fa21 f102 	lsr.w	r1, r1, r2
  405e3c:	e00c      	b.n	405e58 <__adddf3+0x184>
  405e3e:	f102 0214 	add.w	r2, r2, #20
  405e42:	bfd8      	it	le
  405e44:	f1c2 0c20 	rsble	ip, r2, #32
  405e48:	fa01 f102 	lsl.w	r1, r1, r2
  405e4c:	fa20 fc0c 	lsr.w	ip, r0, ip
  405e50:	bfdc      	itt	le
  405e52:	ea41 010c 	orrle.w	r1, r1, ip
  405e56:	4090      	lslle	r0, r2
  405e58:	1ae4      	subs	r4, r4, r3
  405e5a:	bfa2      	ittt	ge
  405e5c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405e60:	4329      	orrge	r1, r5
  405e62:	bd30      	popge	{r4, r5, pc}
  405e64:	ea6f 0404 	mvn.w	r4, r4
  405e68:	3c1f      	subs	r4, #31
  405e6a:	da1c      	bge.n	405ea6 <__adddf3+0x1d2>
  405e6c:	340c      	adds	r4, #12
  405e6e:	dc0e      	bgt.n	405e8e <__adddf3+0x1ba>
  405e70:	f104 0414 	add.w	r4, r4, #20
  405e74:	f1c4 0220 	rsb	r2, r4, #32
  405e78:	fa20 f004 	lsr.w	r0, r0, r4
  405e7c:	fa01 f302 	lsl.w	r3, r1, r2
  405e80:	ea40 0003 	orr.w	r0, r0, r3
  405e84:	fa21 f304 	lsr.w	r3, r1, r4
  405e88:	ea45 0103 	orr.w	r1, r5, r3
  405e8c:	bd30      	pop	{r4, r5, pc}
  405e8e:	f1c4 040c 	rsb	r4, r4, #12
  405e92:	f1c4 0220 	rsb	r2, r4, #32
  405e96:	fa20 f002 	lsr.w	r0, r0, r2
  405e9a:	fa01 f304 	lsl.w	r3, r1, r4
  405e9e:	ea40 0003 	orr.w	r0, r0, r3
  405ea2:	4629      	mov	r1, r5
  405ea4:	bd30      	pop	{r4, r5, pc}
  405ea6:	fa21 f004 	lsr.w	r0, r1, r4
  405eaa:	4629      	mov	r1, r5
  405eac:	bd30      	pop	{r4, r5, pc}
  405eae:	f094 0f00 	teq	r4, #0
  405eb2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405eb6:	bf06      	itte	eq
  405eb8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405ebc:	3401      	addeq	r4, #1
  405ebe:	3d01      	subne	r5, #1
  405ec0:	e74e      	b.n	405d60 <__adddf3+0x8c>
  405ec2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405ec6:	bf18      	it	ne
  405ec8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405ecc:	d029      	beq.n	405f22 <__adddf3+0x24e>
  405ece:	ea94 0f05 	teq	r4, r5
  405ed2:	bf08      	it	eq
  405ed4:	ea90 0f02 	teqeq	r0, r2
  405ed8:	d005      	beq.n	405ee6 <__adddf3+0x212>
  405eda:	ea54 0c00 	orrs.w	ip, r4, r0
  405ede:	bf04      	itt	eq
  405ee0:	4619      	moveq	r1, r3
  405ee2:	4610      	moveq	r0, r2
  405ee4:	bd30      	pop	{r4, r5, pc}
  405ee6:	ea91 0f03 	teq	r1, r3
  405eea:	bf1e      	ittt	ne
  405eec:	2100      	movne	r1, #0
  405eee:	2000      	movne	r0, #0
  405ef0:	bd30      	popne	{r4, r5, pc}
  405ef2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405ef6:	d105      	bne.n	405f04 <__adddf3+0x230>
  405ef8:	0040      	lsls	r0, r0, #1
  405efa:	4149      	adcs	r1, r1
  405efc:	bf28      	it	cs
  405efe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405f02:	bd30      	pop	{r4, r5, pc}
  405f04:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405f08:	bf3c      	itt	cc
  405f0a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405f0e:	bd30      	popcc	{r4, r5, pc}
  405f10:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405f14:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405f18:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405f1c:	f04f 0000 	mov.w	r0, #0
  405f20:	bd30      	pop	{r4, r5, pc}
  405f22:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405f26:	bf1a      	itte	ne
  405f28:	4619      	movne	r1, r3
  405f2a:	4610      	movne	r0, r2
  405f2c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405f30:	bf1c      	itt	ne
  405f32:	460b      	movne	r3, r1
  405f34:	4602      	movne	r2, r0
  405f36:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405f3a:	bf06      	itte	eq
  405f3c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405f40:	ea91 0f03 	teqeq	r1, r3
  405f44:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405f48:	bd30      	pop	{r4, r5, pc}
  405f4a:	bf00      	nop

00405f4c <__aeabi_ui2d>:
  405f4c:	f090 0f00 	teq	r0, #0
  405f50:	bf04      	itt	eq
  405f52:	2100      	moveq	r1, #0
  405f54:	4770      	bxeq	lr
  405f56:	b530      	push	{r4, r5, lr}
  405f58:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405f5c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405f60:	f04f 0500 	mov.w	r5, #0
  405f64:	f04f 0100 	mov.w	r1, #0
  405f68:	e750      	b.n	405e0c <__adddf3+0x138>
  405f6a:	bf00      	nop

00405f6c <__aeabi_i2d>:
  405f6c:	f090 0f00 	teq	r0, #0
  405f70:	bf04      	itt	eq
  405f72:	2100      	moveq	r1, #0
  405f74:	4770      	bxeq	lr
  405f76:	b530      	push	{r4, r5, lr}
  405f78:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405f7c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405f80:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405f84:	bf48      	it	mi
  405f86:	4240      	negmi	r0, r0
  405f88:	f04f 0100 	mov.w	r1, #0
  405f8c:	e73e      	b.n	405e0c <__adddf3+0x138>
  405f8e:	bf00      	nop

00405f90 <__aeabi_f2d>:
  405f90:	0042      	lsls	r2, r0, #1
  405f92:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405f96:	ea4f 0131 	mov.w	r1, r1, rrx
  405f9a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405f9e:	bf1f      	itttt	ne
  405fa0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405fa4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405fa8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405fac:	4770      	bxne	lr
  405fae:	f092 0f00 	teq	r2, #0
  405fb2:	bf14      	ite	ne
  405fb4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405fb8:	4770      	bxeq	lr
  405fba:	b530      	push	{r4, r5, lr}
  405fbc:	f44f 7460 	mov.w	r4, #896	; 0x380
  405fc0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405fc4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405fc8:	e720      	b.n	405e0c <__adddf3+0x138>
  405fca:	bf00      	nop

00405fcc <__aeabi_ul2d>:
  405fcc:	ea50 0201 	orrs.w	r2, r0, r1
  405fd0:	bf08      	it	eq
  405fd2:	4770      	bxeq	lr
  405fd4:	b530      	push	{r4, r5, lr}
  405fd6:	f04f 0500 	mov.w	r5, #0
  405fda:	e00a      	b.n	405ff2 <__aeabi_l2d+0x16>

00405fdc <__aeabi_l2d>:
  405fdc:	ea50 0201 	orrs.w	r2, r0, r1
  405fe0:	bf08      	it	eq
  405fe2:	4770      	bxeq	lr
  405fe4:	b530      	push	{r4, r5, lr}
  405fe6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405fea:	d502      	bpl.n	405ff2 <__aeabi_l2d+0x16>
  405fec:	4240      	negs	r0, r0
  405fee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405ff2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405ff6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405ffa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405ffe:	f43f aedc 	beq.w	405dba <__adddf3+0xe6>
  406002:	f04f 0203 	mov.w	r2, #3
  406006:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40600a:	bf18      	it	ne
  40600c:	3203      	addne	r2, #3
  40600e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406012:	bf18      	it	ne
  406014:	3203      	addne	r2, #3
  406016:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40601a:	f1c2 0320 	rsb	r3, r2, #32
  40601e:	fa00 fc03 	lsl.w	ip, r0, r3
  406022:	fa20 f002 	lsr.w	r0, r0, r2
  406026:	fa01 fe03 	lsl.w	lr, r1, r3
  40602a:	ea40 000e 	orr.w	r0, r0, lr
  40602e:	fa21 f102 	lsr.w	r1, r1, r2
  406032:	4414      	add	r4, r2
  406034:	e6c1      	b.n	405dba <__adddf3+0xe6>
  406036:	bf00      	nop

00406038 <__aeabi_dmul>:
  406038:	b570      	push	{r4, r5, r6, lr}
  40603a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40603e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406042:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406046:	bf1d      	ittte	ne
  406048:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40604c:	ea94 0f0c 	teqne	r4, ip
  406050:	ea95 0f0c 	teqne	r5, ip
  406054:	f000 f8de 	bleq	406214 <__aeabi_dmul+0x1dc>
  406058:	442c      	add	r4, r5
  40605a:	ea81 0603 	eor.w	r6, r1, r3
  40605e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  406062:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406066:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40606a:	bf18      	it	ne
  40606c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406070:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406074:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406078:	d038      	beq.n	4060ec <__aeabi_dmul+0xb4>
  40607a:	fba0 ce02 	umull	ip, lr, r0, r2
  40607e:	f04f 0500 	mov.w	r5, #0
  406082:	fbe1 e502 	umlal	lr, r5, r1, r2
  406086:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40608a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40608e:	f04f 0600 	mov.w	r6, #0
  406092:	fbe1 5603 	umlal	r5, r6, r1, r3
  406096:	f09c 0f00 	teq	ip, #0
  40609a:	bf18      	it	ne
  40609c:	f04e 0e01 	orrne.w	lr, lr, #1
  4060a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4060a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4060a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4060ac:	d204      	bcs.n	4060b8 <__aeabi_dmul+0x80>
  4060ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4060b2:	416d      	adcs	r5, r5
  4060b4:	eb46 0606 	adc.w	r6, r6, r6
  4060b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4060bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4060c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4060c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4060c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4060cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4060d0:	bf88      	it	hi
  4060d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4060d6:	d81e      	bhi.n	406116 <__aeabi_dmul+0xde>
  4060d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4060dc:	bf08      	it	eq
  4060de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4060e2:	f150 0000 	adcs.w	r0, r0, #0
  4060e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4060ea:	bd70      	pop	{r4, r5, r6, pc}
  4060ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4060f0:	ea46 0101 	orr.w	r1, r6, r1
  4060f4:	ea40 0002 	orr.w	r0, r0, r2
  4060f8:	ea81 0103 	eor.w	r1, r1, r3
  4060fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  406100:	bfc2      	ittt	gt
  406102:	ebd4 050c 	rsbsgt	r5, r4, ip
  406106:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40610a:	bd70      	popgt	{r4, r5, r6, pc}
  40610c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406110:	f04f 0e00 	mov.w	lr, #0
  406114:	3c01      	subs	r4, #1
  406116:	f300 80ab 	bgt.w	406270 <__aeabi_dmul+0x238>
  40611a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40611e:	bfde      	ittt	le
  406120:	2000      	movle	r0, #0
  406122:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406126:	bd70      	pople	{r4, r5, r6, pc}
  406128:	f1c4 0400 	rsb	r4, r4, #0
  40612c:	3c20      	subs	r4, #32
  40612e:	da35      	bge.n	40619c <__aeabi_dmul+0x164>
  406130:	340c      	adds	r4, #12
  406132:	dc1b      	bgt.n	40616c <__aeabi_dmul+0x134>
  406134:	f104 0414 	add.w	r4, r4, #20
  406138:	f1c4 0520 	rsb	r5, r4, #32
  40613c:	fa00 f305 	lsl.w	r3, r0, r5
  406140:	fa20 f004 	lsr.w	r0, r0, r4
  406144:	fa01 f205 	lsl.w	r2, r1, r5
  406148:	ea40 0002 	orr.w	r0, r0, r2
  40614c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406150:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406154:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406158:	fa21 f604 	lsr.w	r6, r1, r4
  40615c:	eb42 0106 	adc.w	r1, r2, r6
  406160:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406164:	bf08      	it	eq
  406166:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40616a:	bd70      	pop	{r4, r5, r6, pc}
  40616c:	f1c4 040c 	rsb	r4, r4, #12
  406170:	f1c4 0520 	rsb	r5, r4, #32
  406174:	fa00 f304 	lsl.w	r3, r0, r4
  406178:	fa20 f005 	lsr.w	r0, r0, r5
  40617c:	fa01 f204 	lsl.w	r2, r1, r4
  406180:	ea40 0002 	orr.w	r0, r0, r2
  406184:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406188:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40618c:	f141 0100 	adc.w	r1, r1, #0
  406190:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406194:	bf08      	it	eq
  406196:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40619a:	bd70      	pop	{r4, r5, r6, pc}
  40619c:	f1c4 0520 	rsb	r5, r4, #32
  4061a0:	fa00 f205 	lsl.w	r2, r0, r5
  4061a4:	ea4e 0e02 	orr.w	lr, lr, r2
  4061a8:	fa20 f304 	lsr.w	r3, r0, r4
  4061ac:	fa01 f205 	lsl.w	r2, r1, r5
  4061b0:	ea43 0302 	orr.w	r3, r3, r2
  4061b4:	fa21 f004 	lsr.w	r0, r1, r4
  4061b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4061bc:	fa21 f204 	lsr.w	r2, r1, r4
  4061c0:	ea20 0002 	bic.w	r0, r0, r2
  4061c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4061c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4061cc:	bf08      	it	eq
  4061ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4061d2:	bd70      	pop	{r4, r5, r6, pc}
  4061d4:	f094 0f00 	teq	r4, #0
  4061d8:	d10f      	bne.n	4061fa <__aeabi_dmul+0x1c2>
  4061da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4061de:	0040      	lsls	r0, r0, #1
  4061e0:	eb41 0101 	adc.w	r1, r1, r1
  4061e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4061e8:	bf08      	it	eq
  4061ea:	3c01      	subeq	r4, #1
  4061ec:	d0f7      	beq.n	4061de <__aeabi_dmul+0x1a6>
  4061ee:	ea41 0106 	orr.w	r1, r1, r6
  4061f2:	f095 0f00 	teq	r5, #0
  4061f6:	bf18      	it	ne
  4061f8:	4770      	bxne	lr
  4061fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4061fe:	0052      	lsls	r2, r2, #1
  406200:	eb43 0303 	adc.w	r3, r3, r3
  406204:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406208:	bf08      	it	eq
  40620a:	3d01      	subeq	r5, #1
  40620c:	d0f7      	beq.n	4061fe <__aeabi_dmul+0x1c6>
  40620e:	ea43 0306 	orr.w	r3, r3, r6
  406212:	4770      	bx	lr
  406214:	ea94 0f0c 	teq	r4, ip
  406218:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40621c:	bf18      	it	ne
  40621e:	ea95 0f0c 	teqne	r5, ip
  406222:	d00c      	beq.n	40623e <__aeabi_dmul+0x206>
  406224:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406228:	bf18      	it	ne
  40622a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40622e:	d1d1      	bne.n	4061d4 <__aeabi_dmul+0x19c>
  406230:	ea81 0103 	eor.w	r1, r1, r3
  406234:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406238:	f04f 0000 	mov.w	r0, #0
  40623c:	bd70      	pop	{r4, r5, r6, pc}
  40623e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406242:	bf06      	itte	eq
  406244:	4610      	moveq	r0, r2
  406246:	4619      	moveq	r1, r3
  406248:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40624c:	d019      	beq.n	406282 <__aeabi_dmul+0x24a>
  40624e:	ea94 0f0c 	teq	r4, ip
  406252:	d102      	bne.n	40625a <__aeabi_dmul+0x222>
  406254:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406258:	d113      	bne.n	406282 <__aeabi_dmul+0x24a>
  40625a:	ea95 0f0c 	teq	r5, ip
  40625e:	d105      	bne.n	40626c <__aeabi_dmul+0x234>
  406260:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406264:	bf1c      	itt	ne
  406266:	4610      	movne	r0, r2
  406268:	4619      	movne	r1, r3
  40626a:	d10a      	bne.n	406282 <__aeabi_dmul+0x24a>
  40626c:	ea81 0103 	eor.w	r1, r1, r3
  406270:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406274:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406278:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40627c:	f04f 0000 	mov.w	r0, #0
  406280:	bd70      	pop	{r4, r5, r6, pc}
  406282:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406286:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40628a:	bd70      	pop	{r4, r5, r6, pc}

0040628c <__aeabi_ddiv>:
  40628c:	b570      	push	{r4, r5, r6, lr}
  40628e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406292:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406296:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40629a:	bf1d      	ittte	ne
  40629c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4062a0:	ea94 0f0c 	teqne	r4, ip
  4062a4:	ea95 0f0c 	teqne	r5, ip
  4062a8:	f000 f8a7 	bleq	4063fa <__aeabi_ddiv+0x16e>
  4062ac:	eba4 0405 	sub.w	r4, r4, r5
  4062b0:	ea81 0e03 	eor.w	lr, r1, r3
  4062b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4062b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4062bc:	f000 8088 	beq.w	4063d0 <__aeabi_ddiv+0x144>
  4062c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4062c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4062c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4062cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4062d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4062d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4062d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4062dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4062e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4062e4:	429d      	cmp	r5, r3
  4062e6:	bf08      	it	eq
  4062e8:	4296      	cmpeq	r6, r2
  4062ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4062ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4062f2:	d202      	bcs.n	4062fa <__aeabi_ddiv+0x6e>
  4062f4:	085b      	lsrs	r3, r3, #1
  4062f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4062fa:	1ab6      	subs	r6, r6, r2
  4062fc:	eb65 0503 	sbc.w	r5, r5, r3
  406300:	085b      	lsrs	r3, r3, #1
  406302:	ea4f 0232 	mov.w	r2, r2, rrx
  406306:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40630a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40630e:	ebb6 0e02 	subs.w	lr, r6, r2
  406312:	eb75 0e03 	sbcs.w	lr, r5, r3
  406316:	bf22      	ittt	cs
  406318:	1ab6      	subcs	r6, r6, r2
  40631a:	4675      	movcs	r5, lr
  40631c:	ea40 000c 	orrcs.w	r0, r0, ip
  406320:	085b      	lsrs	r3, r3, #1
  406322:	ea4f 0232 	mov.w	r2, r2, rrx
  406326:	ebb6 0e02 	subs.w	lr, r6, r2
  40632a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40632e:	bf22      	ittt	cs
  406330:	1ab6      	subcs	r6, r6, r2
  406332:	4675      	movcs	r5, lr
  406334:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406338:	085b      	lsrs	r3, r3, #1
  40633a:	ea4f 0232 	mov.w	r2, r2, rrx
  40633e:	ebb6 0e02 	subs.w	lr, r6, r2
  406342:	eb75 0e03 	sbcs.w	lr, r5, r3
  406346:	bf22      	ittt	cs
  406348:	1ab6      	subcs	r6, r6, r2
  40634a:	4675      	movcs	r5, lr
  40634c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406350:	085b      	lsrs	r3, r3, #1
  406352:	ea4f 0232 	mov.w	r2, r2, rrx
  406356:	ebb6 0e02 	subs.w	lr, r6, r2
  40635a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40635e:	bf22      	ittt	cs
  406360:	1ab6      	subcs	r6, r6, r2
  406362:	4675      	movcs	r5, lr
  406364:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406368:	ea55 0e06 	orrs.w	lr, r5, r6
  40636c:	d018      	beq.n	4063a0 <__aeabi_ddiv+0x114>
  40636e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406372:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406376:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40637a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40637e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406382:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406386:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40638a:	d1c0      	bne.n	40630e <__aeabi_ddiv+0x82>
  40638c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406390:	d10b      	bne.n	4063aa <__aeabi_ddiv+0x11e>
  406392:	ea41 0100 	orr.w	r1, r1, r0
  406396:	f04f 0000 	mov.w	r0, #0
  40639a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40639e:	e7b6      	b.n	40630e <__aeabi_ddiv+0x82>
  4063a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4063a4:	bf04      	itt	eq
  4063a6:	4301      	orreq	r1, r0
  4063a8:	2000      	moveq	r0, #0
  4063aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4063ae:	bf88      	it	hi
  4063b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4063b4:	f63f aeaf 	bhi.w	406116 <__aeabi_dmul+0xde>
  4063b8:	ebb5 0c03 	subs.w	ip, r5, r3
  4063bc:	bf04      	itt	eq
  4063be:	ebb6 0c02 	subseq.w	ip, r6, r2
  4063c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4063c6:	f150 0000 	adcs.w	r0, r0, #0
  4063ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4063ce:	bd70      	pop	{r4, r5, r6, pc}
  4063d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4063d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4063d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4063dc:	bfc2      	ittt	gt
  4063de:	ebd4 050c 	rsbsgt	r5, r4, ip
  4063e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4063e6:	bd70      	popgt	{r4, r5, r6, pc}
  4063e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4063ec:	f04f 0e00 	mov.w	lr, #0
  4063f0:	3c01      	subs	r4, #1
  4063f2:	e690      	b.n	406116 <__aeabi_dmul+0xde>
  4063f4:	ea45 0e06 	orr.w	lr, r5, r6
  4063f8:	e68d      	b.n	406116 <__aeabi_dmul+0xde>
  4063fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4063fe:	ea94 0f0c 	teq	r4, ip
  406402:	bf08      	it	eq
  406404:	ea95 0f0c 	teqeq	r5, ip
  406408:	f43f af3b 	beq.w	406282 <__aeabi_dmul+0x24a>
  40640c:	ea94 0f0c 	teq	r4, ip
  406410:	d10a      	bne.n	406428 <__aeabi_ddiv+0x19c>
  406412:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406416:	f47f af34 	bne.w	406282 <__aeabi_dmul+0x24a>
  40641a:	ea95 0f0c 	teq	r5, ip
  40641e:	f47f af25 	bne.w	40626c <__aeabi_dmul+0x234>
  406422:	4610      	mov	r0, r2
  406424:	4619      	mov	r1, r3
  406426:	e72c      	b.n	406282 <__aeabi_dmul+0x24a>
  406428:	ea95 0f0c 	teq	r5, ip
  40642c:	d106      	bne.n	40643c <__aeabi_ddiv+0x1b0>
  40642e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406432:	f43f aefd 	beq.w	406230 <__aeabi_dmul+0x1f8>
  406436:	4610      	mov	r0, r2
  406438:	4619      	mov	r1, r3
  40643a:	e722      	b.n	406282 <__aeabi_dmul+0x24a>
  40643c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406440:	bf18      	it	ne
  406442:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406446:	f47f aec5 	bne.w	4061d4 <__aeabi_dmul+0x19c>
  40644a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40644e:	f47f af0d 	bne.w	40626c <__aeabi_dmul+0x234>
  406452:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406456:	f47f aeeb 	bne.w	406230 <__aeabi_dmul+0x1f8>
  40645a:	e712      	b.n	406282 <__aeabi_dmul+0x24a>

0040645c <__gedf2>:
  40645c:	f04f 3cff 	mov.w	ip, #4294967295
  406460:	e006      	b.n	406470 <__cmpdf2+0x4>
  406462:	bf00      	nop

00406464 <__ledf2>:
  406464:	f04f 0c01 	mov.w	ip, #1
  406468:	e002      	b.n	406470 <__cmpdf2+0x4>
  40646a:	bf00      	nop

0040646c <__cmpdf2>:
  40646c:	f04f 0c01 	mov.w	ip, #1
  406470:	f84d cd04 	str.w	ip, [sp, #-4]!
  406474:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406478:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40647c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406480:	bf18      	it	ne
  406482:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406486:	d01b      	beq.n	4064c0 <__cmpdf2+0x54>
  406488:	b001      	add	sp, #4
  40648a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40648e:	bf0c      	ite	eq
  406490:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406494:	ea91 0f03 	teqne	r1, r3
  406498:	bf02      	ittt	eq
  40649a:	ea90 0f02 	teqeq	r0, r2
  40649e:	2000      	moveq	r0, #0
  4064a0:	4770      	bxeq	lr
  4064a2:	f110 0f00 	cmn.w	r0, #0
  4064a6:	ea91 0f03 	teq	r1, r3
  4064aa:	bf58      	it	pl
  4064ac:	4299      	cmppl	r1, r3
  4064ae:	bf08      	it	eq
  4064b0:	4290      	cmpeq	r0, r2
  4064b2:	bf2c      	ite	cs
  4064b4:	17d8      	asrcs	r0, r3, #31
  4064b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4064ba:	f040 0001 	orr.w	r0, r0, #1
  4064be:	4770      	bx	lr
  4064c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4064c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4064c8:	d102      	bne.n	4064d0 <__cmpdf2+0x64>
  4064ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4064ce:	d107      	bne.n	4064e0 <__cmpdf2+0x74>
  4064d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4064d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4064d8:	d1d6      	bne.n	406488 <__cmpdf2+0x1c>
  4064da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4064de:	d0d3      	beq.n	406488 <__cmpdf2+0x1c>
  4064e0:	f85d 0b04 	ldr.w	r0, [sp], #4
  4064e4:	4770      	bx	lr
  4064e6:	bf00      	nop

004064e8 <__aeabi_cdrcmple>:
  4064e8:	4684      	mov	ip, r0
  4064ea:	4610      	mov	r0, r2
  4064ec:	4662      	mov	r2, ip
  4064ee:	468c      	mov	ip, r1
  4064f0:	4619      	mov	r1, r3
  4064f2:	4663      	mov	r3, ip
  4064f4:	e000      	b.n	4064f8 <__aeabi_cdcmpeq>
  4064f6:	bf00      	nop

004064f8 <__aeabi_cdcmpeq>:
  4064f8:	b501      	push	{r0, lr}
  4064fa:	f7ff ffb7 	bl	40646c <__cmpdf2>
  4064fe:	2800      	cmp	r0, #0
  406500:	bf48      	it	mi
  406502:	f110 0f00 	cmnmi.w	r0, #0
  406506:	bd01      	pop	{r0, pc}

00406508 <__aeabi_dcmpeq>:
  406508:	f84d ed08 	str.w	lr, [sp, #-8]!
  40650c:	f7ff fff4 	bl	4064f8 <__aeabi_cdcmpeq>
  406510:	bf0c      	ite	eq
  406512:	2001      	moveq	r0, #1
  406514:	2000      	movne	r0, #0
  406516:	f85d fb08 	ldr.w	pc, [sp], #8
  40651a:	bf00      	nop

0040651c <__aeabi_dcmplt>:
  40651c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406520:	f7ff ffea 	bl	4064f8 <__aeabi_cdcmpeq>
  406524:	bf34      	ite	cc
  406526:	2001      	movcc	r0, #1
  406528:	2000      	movcs	r0, #0
  40652a:	f85d fb08 	ldr.w	pc, [sp], #8
  40652e:	bf00      	nop

00406530 <__aeabi_dcmple>:
  406530:	f84d ed08 	str.w	lr, [sp, #-8]!
  406534:	f7ff ffe0 	bl	4064f8 <__aeabi_cdcmpeq>
  406538:	bf94      	ite	ls
  40653a:	2001      	movls	r0, #1
  40653c:	2000      	movhi	r0, #0
  40653e:	f85d fb08 	ldr.w	pc, [sp], #8
  406542:	bf00      	nop

00406544 <__aeabi_dcmpge>:
  406544:	f84d ed08 	str.w	lr, [sp, #-8]!
  406548:	f7ff ffce 	bl	4064e8 <__aeabi_cdrcmple>
  40654c:	bf94      	ite	ls
  40654e:	2001      	movls	r0, #1
  406550:	2000      	movhi	r0, #0
  406552:	f85d fb08 	ldr.w	pc, [sp], #8
  406556:	bf00      	nop

00406558 <__aeabi_dcmpgt>:
  406558:	f84d ed08 	str.w	lr, [sp, #-8]!
  40655c:	f7ff ffc4 	bl	4064e8 <__aeabi_cdrcmple>
  406560:	bf34      	ite	cc
  406562:	2001      	movcc	r0, #1
  406564:	2000      	movcs	r0, #0
  406566:	f85d fb08 	ldr.w	pc, [sp], #8
  40656a:	bf00      	nop

0040656c <__aeabi_d2f>:
  40656c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406570:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  406574:	bf24      	itt	cs
  406576:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40657a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40657e:	d90d      	bls.n	40659c <__aeabi_d2f+0x30>
  406580:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  406584:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  406588:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40658c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  406590:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  406594:	bf08      	it	eq
  406596:	f020 0001 	biceq.w	r0, r0, #1
  40659a:	4770      	bx	lr
  40659c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4065a0:	d121      	bne.n	4065e6 <__aeabi_d2f+0x7a>
  4065a2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4065a6:	bfbc      	itt	lt
  4065a8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4065ac:	4770      	bxlt	lr
  4065ae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4065b2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4065b6:	f1c2 0218 	rsb	r2, r2, #24
  4065ba:	f1c2 0c20 	rsb	ip, r2, #32
  4065be:	fa10 f30c 	lsls.w	r3, r0, ip
  4065c2:	fa20 f002 	lsr.w	r0, r0, r2
  4065c6:	bf18      	it	ne
  4065c8:	f040 0001 	orrne.w	r0, r0, #1
  4065cc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4065d0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4065d4:	fa03 fc0c 	lsl.w	ip, r3, ip
  4065d8:	ea40 000c 	orr.w	r0, r0, ip
  4065dc:	fa23 f302 	lsr.w	r3, r3, r2
  4065e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4065e4:	e7cc      	b.n	406580 <__aeabi_d2f+0x14>
  4065e6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4065ea:	d107      	bne.n	4065fc <__aeabi_d2f+0x90>
  4065ec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4065f0:	bf1e      	ittt	ne
  4065f2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4065f6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4065fa:	4770      	bxne	lr
  4065fc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  406600:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  406604:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406608:	4770      	bx	lr
  40660a:	bf00      	nop

0040660c <__aeabi_frsub>:
  40660c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  406610:	e002      	b.n	406618 <__addsf3>
  406612:	bf00      	nop

00406614 <__aeabi_fsub>:
  406614:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00406618 <__addsf3>:
  406618:	0042      	lsls	r2, r0, #1
  40661a:	bf1f      	itttt	ne
  40661c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  406620:	ea92 0f03 	teqne	r2, r3
  406624:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  406628:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40662c:	d06a      	beq.n	406704 <__addsf3+0xec>
  40662e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  406632:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  406636:	bfc1      	itttt	gt
  406638:	18d2      	addgt	r2, r2, r3
  40663a:	4041      	eorgt	r1, r0
  40663c:	4048      	eorgt	r0, r1
  40663e:	4041      	eorgt	r1, r0
  406640:	bfb8      	it	lt
  406642:	425b      	neglt	r3, r3
  406644:	2b19      	cmp	r3, #25
  406646:	bf88      	it	hi
  406648:	4770      	bxhi	lr
  40664a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40664e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406652:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  406656:	bf18      	it	ne
  406658:	4240      	negne	r0, r0
  40665a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40665e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  406662:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  406666:	bf18      	it	ne
  406668:	4249      	negne	r1, r1
  40666a:	ea92 0f03 	teq	r2, r3
  40666e:	d03f      	beq.n	4066f0 <__addsf3+0xd8>
  406670:	f1a2 0201 	sub.w	r2, r2, #1
  406674:	fa41 fc03 	asr.w	ip, r1, r3
  406678:	eb10 000c 	adds.w	r0, r0, ip
  40667c:	f1c3 0320 	rsb	r3, r3, #32
  406680:	fa01 f103 	lsl.w	r1, r1, r3
  406684:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  406688:	d502      	bpl.n	406690 <__addsf3+0x78>
  40668a:	4249      	negs	r1, r1
  40668c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  406690:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  406694:	d313      	bcc.n	4066be <__addsf3+0xa6>
  406696:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40669a:	d306      	bcc.n	4066aa <__addsf3+0x92>
  40669c:	0840      	lsrs	r0, r0, #1
  40669e:	ea4f 0131 	mov.w	r1, r1, rrx
  4066a2:	f102 0201 	add.w	r2, r2, #1
  4066a6:	2afe      	cmp	r2, #254	; 0xfe
  4066a8:	d251      	bcs.n	40674e <__addsf3+0x136>
  4066aa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4066ae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4066b2:	bf08      	it	eq
  4066b4:	f020 0001 	biceq.w	r0, r0, #1
  4066b8:	ea40 0003 	orr.w	r0, r0, r3
  4066bc:	4770      	bx	lr
  4066be:	0049      	lsls	r1, r1, #1
  4066c0:	eb40 0000 	adc.w	r0, r0, r0
  4066c4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4066c8:	f1a2 0201 	sub.w	r2, r2, #1
  4066cc:	d1ed      	bne.n	4066aa <__addsf3+0x92>
  4066ce:	fab0 fc80 	clz	ip, r0
  4066d2:	f1ac 0c08 	sub.w	ip, ip, #8
  4066d6:	ebb2 020c 	subs.w	r2, r2, ip
  4066da:	fa00 f00c 	lsl.w	r0, r0, ip
  4066de:	bfaa      	itet	ge
  4066e0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  4066e4:	4252      	neglt	r2, r2
  4066e6:	4318      	orrge	r0, r3
  4066e8:	bfbc      	itt	lt
  4066ea:	40d0      	lsrlt	r0, r2
  4066ec:	4318      	orrlt	r0, r3
  4066ee:	4770      	bx	lr
  4066f0:	f092 0f00 	teq	r2, #0
  4066f4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  4066f8:	bf06      	itte	eq
  4066fa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  4066fe:	3201      	addeq	r2, #1
  406700:	3b01      	subne	r3, #1
  406702:	e7b5      	b.n	406670 <__addsf3+0x58>
  406704:	ea4f 0341 	mov.w	r3, r1, lsl #1
  406708:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40670c:	bf18      	it	ne
  40670e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  406712:	d021      	beq.n	406758 <__addsf3+0x140>
  406714:	ea92 0f03 	teq	r2, r3
  406718:	d004      	beq.n	406724 <__addsf3+0x10c>
  40671a:	f092 0f00 	teq	r2, #0
  40671e:	bf08      	it	eq
  406720:	4608      	moveq	r0, r1
  406722:	4770      	bx	lr
  406724:	ea90 0f01 	teq	r0, r1
  406728:	bf1c      	itt	ne
  40672a:	2000      	movne	r0, #0
  40672c:	4770      	bxne	lr
  40672e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  406732:	d104      	bne.n	40673e <__addsf3+0x126>
  406734:	0040      	lsls	r0, r0, #1
  406736:	bf28      	it	cs
  406738:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40673c:	4770      	bx	lr
  40673e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  406742:	bf3c      	itt	cc
  406744:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  406748:	4770      	bxcc	lr
  40674a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40674e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  406752:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406756:	4770      	bx	lr
  406758:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40675c:	bf16      	itet	ne
  40675e:	4608      	movne	r0, r1
  406760:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  406764:	4601      	movne	r1, r0
  406766:	0242      	lsls	r2, r0, #9
  406768:	bf06      	itte	eq
  40676a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40676e:	ea90 0f01 	teqeq	r0, r1
  406772:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  406776:	4770      	bx	lr

00406778 <__aeabi_ui2f>:
  406778:	f04f 0300 	mov.w	r3, #0
  40677c:	e004      	b.n	406788 <__aeabi_i2f+0x8>
  40677e:	bf00      	nop

00406780 <__aeabi_i2f>:
  406780:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  406784:	bf48      	it	mi
  406786:	4240      	negmi	r0, r0
  406788:	ea5f 0c00 	movs.w	ip, r0
  40678c:	bf08      	it	eq
  40678e:	4770      	bxeq	lr
  406790:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  406794:	4601      	mov	r1, r0
  406796:	f04f 0000 	mov.w	r0, #0
  40679a:	e01c      	b.n	4067d6 <__aeabi_l2f+0x2a>

0040679c <__aeabi_ul2f>:
  40679c:	ea50 0201 	orrs.w	r2, r0, r1
  4067a0:	bf08      	it	eq
  4067a2:	4770      	bxeq	lr
  4067a4:	f04f 0300 	mov.w	r3, #0
  4067a8:	e00a      	b.n	4067c0 <__aeabi_l2f+0x14>
  4067aa:	bf00      	nop

004067ac <__aeabi_l2f>:
  4067ac:	ea50 0201 	orrs.w	r2, r0, r1
  4067b0:	bf08      	it	eq
  4067b2:	4770      	bxeq	lr
  4067b4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  4067b8:	d502      	bpl.n	4067c0 <__aeabi_l2f+0x14>
  4067ba:	4240      	negs	r0, r0
  4067bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4067c0:	ea5f 0c01 	movs.w	ip, r1
  4067c4:	bf02      	ittt	eq
  4067c6:	4684      	moveq	ip, r0
  4067c8:	4601      	moveq	r1, r0
  4067ca:	2000      	moveq	r0, #0
  4067cc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  4067d0:	bf08      	it	eq
  4067d2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  4067d6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  4067da:	fabc f28c 	clz	r2, ip
  4067de:	3a08      	subs	r2, #8
  4067e0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  4067e4:	db10      	blt.n	406808 <__aeabi_l2f+0x5c>
  4067e6:	fa01 fc02 	lsl.w	ip, r1, r2
  4067ea:	4463      	add	r3, ip
  4067ec:	fa00 fc02 	lsl.w	ip, r0, r2
  4067f0:	f1c2 0220 	rsb	r2, r2, #32
  4067f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4067f8:	fa20 f202 	lsr.w	r2, r0, r2
  4067fc:	eb43 0002 	adc.w	r0, r3, r2
  406800:	bf08      	it	eq
  406802:	f020 0001 	biceq.w	r0, r0, #1
  406806:	4770      	bx	lr
  406808:	f102 0220 	add.w	r2, r2, #32
  40680c:	fa01 fc02 	lsl.w	ip, r1, r2
  406810:	f1c2 0220 	rsb	r2, r2, #32
  406814:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  406818:	fa21 f202 	lsr.w	r2, r1, r2
  40681c:	eb43 0002 	adc.w	r0, r3, r2
  406820:	bf08      	it	eq
  406822:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  406826:	4770      	bx	lr

00406828 <__aeabi_fmul>:
  406828:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40682c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  406830:	bf1e      	ittt	ne
  406832:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  406836:	ea92 0f0c 	teqne	r2, ip
  40683a:	ea93 0f0c 	teqne	r3, ip
  40683e:	d06f      	beq.n	406920 <__aeabi_fmul+0xf8>
  406840:	441a      	add	r2, r3
  406842:	ea80 0c01 	eor.w	ip, r0, r1
  406846:	0240      	lsls	r0, r0, #9
  406848:	bf18      	it	ne
  40684a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40684e:	d01e      	beq.n	40688e <__aeabi_fmul+0x66>
  406850:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  406854:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  406858:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40685c:	fba0 3101 	umull	r3, r1, r0, r1
  406860:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  406864:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  406868:	bf3e      	ittt	cc
  40686a:	0049      	lslcc	r1, r1, #1
  40686c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  406870:	005b      	lslcc	r3, r3, #1
  406872:	ea40 0001 	orr.w	r0, r0, r1
  406876:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40687a:	2afd      	cmp	r2, #253	; 0xfd
  40687c:	d81d      	bhi.n	4068ba <__aeabi_fmul+0x92>
  40687e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  406882:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406886:	bf08      	it	eq
  406888:	f020 0001 	biceq.w	r0, r0, #1
  40688c:	4770      	bx	lr
  40688e:	f090 0f00 	teq	r0, #0
  406892:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  406896:	bf08      	it	eq
  406898:	0249      	lsleq	r1, r1, #9
  40689a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40689e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  4068a2:	3a7f      	subs	r2, #127	; 0x7f
  4068a4:	bfc2      	ittt	gt
  4068a6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4068aa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4068ae:	4770      	bxgt	lr
  4068b0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4068b4:	f04f 0300 	mov.w	r3, #0
  4068b8:	3a01      	subs	r2, #1
  4068ba:	dc5d      	bgt.n	406978 <__aeabi_fmul+0x150>
  4068bc:	f112 0f19 	cmn.w	r2, #25
  4068c0:	bfdc      	itt	le
  4068c2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  4068c6:	4770      	bxle	lr
  4068c8:	f1c2 0200 	rsb	r2, r2, #0
  4068cc:	0041      	lsls	r1, r0, #1
  4068ce:	fa21 f102 	lsr.w	r1, r1, r2
  4068d2:	f1c2 0220 	rsb	r2, r2, #32
  4068d6:	fa00 fc02 	lsl.w	ip, r0, r2
  4068da:	ea5f 0031 	movs.w	r0, r1, rrx
  4068de:	f140 0000 	adc.w	r0, r0, #0
  4068e2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4068e6:	bf08      	it	eq
  4068e8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4068ec:	4770      	bx	lr
  4068ee:	f092 0f00 	teq	r2, #0
  4068f2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4068f6:	bf02      	ittt	eq
  4068f8:	0040      	lsleq	r0, r0, #1
  4068fa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4068fe:	3a01      	subeq	r2, #1
  406900:	d0f9      	beq.n	4068f6 <__aeabi_fmul+0xce>
  406902:	ea40 000c 	orr.w	r0, r0, ip
  406906:	f093 0f00 	teq	r3, #0
  40690a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40690e:	bf02      	ittt	eq
  406910:	0049      	lsleq	r1, r1, #1
  406912:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  406916:	3b01      	subeq	r3, #1
  406918:	d0f9      	beq.n	40690e <__aeabi_fmul+0xe6>
  40691a:	ea41 010c 	orr.w	r1, r1, ip
  40691e:	e78f      	b.n	406840 <__aeabi_fmul+0x18>
  406920:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  406924:	ea92 0f0c 	teq	r2, ip
  406928:	bf18      	it	ne
  40692a:	ea93 0f0c 	teqne	r3, ip
  40692e:	d00a      	beq.n	406946 <__aeabi_fmul+0x11e>
  406930:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  406934:	bf18      	it	ne
  406936:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40693a:	d1d8      	bne.n	4068ee <__aeabi_fmul+0xc6>
  40693c:	ea80 0001 	eor.w	r0, r0, r1
  406940:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  406944:	4770      	bx	lr
  406946:	f090 0f00 	teq	r0, #0
  40694a:	bf17      	itett	ne
  40694c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  406950:	4608      	moveq	r0, r1
  406952:	f091 0f00 	teqne	r1, #0
  406956:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40695a:	d014      	beq.n	406986 <__aeabi_fmul+0x15e>
  40695c:	ea92 0f0c 	teq	r2, ip
  406960:	d101      	bne.n	406966 <__aeabi_fmul+0x13e>
  406962:	0242      	lsls	r2, r0, #9
  406964:	d10f      	bne.n	406986 <__aeabi_fmul+0x15e>
  406966:	ea93 0f0c 	teq	r3, ip
  40696a:	d103      	bne.n	406974 <__aeabi_fmul+0x14c>
  40696c:	024b      	lsls	r3, r1, #9
  40696e:	bf18      	it	ne
  406970:	4608      	movne	r0, r1
  406972:	d108      	bne.n	406986 <__aeabi_fmul+0x15e>
  406974:	ea80 0001 	eor.w	r0, r0, r1
  406978:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40697c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  406980:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406984:	4770      	bx	lr
  406986:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40698a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40698e:	4770      	bx	lr

00406990 <__aeabi_fdiv>:
  406990:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406994:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  406998:	bf1e      	ittt	ne
  40699a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40699e:	ea92 0f0c 	teqne	r2, ip
  4069a2:	ea93 0f0c 	teqne	r3, ip
  4069a6:	d069      	beq.n	406a7c <__aeabi_fdiv+0xec>
  4069a8:	eba2 0203 	sub.w	r2, r2, r3
  4069ac:	ea80 0c01 	eor.w	ip, r0, r1
  4069b0:	0249      	lsls	r1, r1, #9
  4069b2:	ea4f 2040 	mov.w	r0, r0, lsl #9
  4069b6:	d037      	beq.n	406a28 <__aeabi_fdiv+0x98>
  4069b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4069bc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4069c0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4069c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4069c8:	428b      	cmp	r3, r1
  4069ca:	bf38      	it	cc
  4069cc:	005b      	lslcc	r3, r3, #1
  4069ce:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4069d2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4069d6:	428b      	cmp	r3, r1
  4069d8:	bf24      	itt	cs
  4069da:	1a5b      	subcs	r3, r3, r1
  4069dc:	ea40 000c 	orrcs.w	r0, r0, ip
  4069e0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4069e4:	bf24      	itt	cs
  4069e6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4069ea:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4069ee:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4069f2:	bf24      	itt	cs
  4069f4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4069f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4069fc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  406a00:	bf24      	itt	cs
  406a02:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  406a06:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406a0a:	011b      	lsls	r3, r3, #4
  406a0c:	bf18      	it	ne
  406a0e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  406a12:	d1e0      	bne.n	4069d6 <__aeabi_fdiv+0x46>
  406a14:	2afd      	cmp	r2, #253	; 0xfd
  406a16:	f63f af50 	bhi.w	4068ba <__aeabi_fmul+0x92>
  406a1a:	428b      	cmp	r3, r1
  406a1c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406a20:	bf08      	it	eq
  406a22:	f020 0001 	biceq.w	r0, r0, #1
  406a26:	4770      	bx	lr
  406a28:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  406a2c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  406a30:	327f      	adds	r2, #127	; 0x7f
  406a32:	bfc2      	ittt	gt
  406a34:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  406a38:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  406a3c:	4770      	bxgt	lr
  406a3e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406a42:	f04f 0300 	mov.w	r3, #0
  406a46:	3a01      	subs	r2, #1
  406a48:	e737      	b.n	4068ba <__aeabi_fmul+0x92>
  406a4a:	f092 0f00 	teq	r2, #0
  406a4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  406a52:	bf02      	ittt	eq
  406a54:	0040      	lsleq	r0, r0, #1
  406a56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  406a5a:	3a01      	subeq	r2, #1
  406a5c:	d0f9      	beq.n	406a52 <__aeabi_fdiv+0xc2>
  406a5e:	ea40 000c 	orr.w	r0, r0, ip
  406a62:	f093 0f00 	teq	r3, #0
  406a66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  406a6a:	bf02      	ittt	eq
  406a6c:	0049      	lsleq	r1, r1, #1
  406a6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  406a72:	3b01      	subeq	r3, #1
  406a74:	d0f9      	beq.n	406a6a <__aeabi_fdiv+0xda>
  406a76:	ea41 010c 	orr.w	r1, r1, ip
  406a7a:	e795      	b.n	4069a8 <__aeabi_fdiv+0x18>
  406a7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  406a80:	ea92 0f0c 	teq	r2, ip
  406a84:	d108      	bne.n	406a98 <__aeabi_fdiv+0x108>
  406a86:	0242      	lsls	r2, r0, #9
  406a88:	f47f af7d 	bne.w	406986 <__aeabi_fmul+0x15e>
  406a8c:	ea93 0f0c 	teq	r3, ip
  406a90:	f47f af70 	bne.w	406974 <__aeabi_fmul+0x14c>
  406a94:	4608      	mov	r0, r1
  406a96:	e776      	b.n	406986 <__aeabi_fmul+0x15e>
  406a98:	ea93 0f0c 	teq	r3, ip
  406a9c:	d104      	bne.n	406aa8 <__aeabi_fdiv+0x118>
  406a9e:	024b      	lsls	r3, r1, #9
  406aa0:	f43f af4c 	beq.w	40693c <__aeabi_fmul+0x114>
  406aa4:	4608      	mov	r0, r1
  406aa6:	e76e      	b.n	406986 <__aeabi_fmul+0x15e>
  406aa8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  406aac:	bf18      	it	ne
  406aae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  406ab2:	d1ca      	bne.n	406a4a <__aeabi_fdiv+0xba>
  406ab4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  406ab8:	f47f af5c 	bne.w	406974 <__aeabi_fmul+0x14c>
  406abc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  406ac0:	f47f af3c 	bne.w	40693c <__aeabi_fmul+0x114>
  406ac4:	e75f      	b.n	406986 <__aeabi_fmul+0x15e>
  406ac6:	bf00      	nop

00406ac8 <__gesf2>:
  406ac8:	f04f 3cff 	mov.w	ip, #4294967295
  406acc:	e006      	b.n	406adc <__cmpsf2+0x4>
  406ace:	bf00      	nop

00406ad0 <__lesf2>:
  406ad0:	f04f 0c01 	mov.w	ip, #1
  406ad4:	e002      	b.n	406adc <__cmpsf2+0x4>
  406ad6:	bf00      	nop

00406ad8 <__cmpsf2>:
  406ad8:	f04f 0c01 	mov.w	ip, #1
  406adc:	f84d cd04 	str.w	ip, [sp, #-4]!
  406ae0:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406ae4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  406ae8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406aec:	bf18      	it	ne
  406aee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  406af2:	d011      	beq.n	406b18 <__cmpsf2+0x40>
  406af4:	b001      	add	sp, #4
  406af6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  406afa:	bf18      	it	ne
  406afc:	ea90 0f01 	teqne	r0, r1
  406b00:	bf58      	it	pl
  406b02:	ebb2 0003 	subspl.w	r0, r2, r3
  406b06:	bf88      	it	hi
  406b08:	17c8      	asrhi	r0, r1, #31
  406b0a:	bf38      	it	cc
  406b0c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  406b10:	bf18      	it	ne
  406b12:	f040 0001 	orrne.w	r0, r0, #1
  406b16:	4770      	bx	lr
  406b18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406b1c:	d102      	bne.n	406b24 <__cmpsf2+0x4c>
  406b1e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  406b22:	d105      	bne.n	406b30 <__cmpsf2+0x58>
  406b24:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  406b28:	d1e4      	bne.n	406af4 <__cmpsf2+0x1c>
  406b2a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  406b2e:	d0e1      	beq.n	406af4 <__cmpsf2+0x1c>
  406b30:	f85d 0b04 	ldr.w	r0, [sp], #4
  406b34:	4770      	bx	lr
  406b36:	bf00      	nop

00406b38 <__aeabi_cfrcmple>:
  406b38:	4684      	mov	ip, r0
  406b3a:	4608      	mov	r0, r1
  406b3c:	4661      	mov	r1, ip
  406b3e:	e7ff      	b.n	406b40 <__aeabi_cfcmpeq>

00406b40 <__aeabi_cfcmpeq>:
  406b40:	b50f      	push	{r0, r1, r2, r3, lr}
  406b42:	f7ff ffc9 	bl	406ad8 <__cmpsf2>
  406b46:	2800      	cmp	r0, #0
  406b48:	bf48      	it	mi
  406b4a:	f110 0f00 	cmnmi.w	r0, #0
  406b4e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00406b50 <__aeabi_fcmpeq>:
  406b50:	f84d ed08 	str.w	lr, [sp, #-8]!
  406b54:	f7ff fff4 	bl	406b40 <__aeabi_cfcmpeq>
  406b58:	bf0c      	ite	eq
  406b5a:	2001      	moveq	r0, #1
  406b5c:	2000      	movne	r0, #0
  406b5e:	f85d fb08 	ldr.w	pc, [sp], #8
  406b62:	bf00      	nop

00406b64 <__aeabi_fcmplt>:
  406b64:	f84d ed08 	str.w	lr, [sp, #-8]!
  406b68:	f7ff ffea 	bl	406b40 <__aeabi_cfcmpeq>
  406b6c:	bf34      	ite	cc
  406b6e:	2001      	movcc	r0, #1
  406b70:	2000      	movcs	r0, #0
  406b72:	f85d fb08 	ldr.w	pc, [sp], #8
  406b76:	bf00      	nop

00406b78 <__aeabi_fcmple>:
  406b78:	f84d ed08 	str.w	lr, [sp, #-8]!
  406b7c:	f7ff ffe0 	bl	406b40 <__aeabi_cfcmpeq>
  406b80:	bf94      	ite	ls
  406b82:	2001      	movls	r0, #1
  406b84:	2000      	movhi	r0, #0
  406b86:	f85d fb08 	ldr.w	pc, [sp], #8
  406b8a:	bf00      	nop

00406b8c <__aeabi_fcmpge>:
  406b8c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406b90:	f7ff ffd2 	bl	406b38 <__aeabi_cfrcmple>
  406b94:	bf94      	ite	ls
  406b96:	2001      	movls	r0, #1
  406b98:	2000      	movhi	r0, #0
  406b9a:	f85d fb08 	ldr.w	pc, [sp], #8
  406b9e:	bf00      	nop

00406ba0 <__aeabi_fcmpgt>:
  406ba0:	f84d ed08 	str.w	lr, [sp, #-8]!
  406ba4:	f7ff ffc8 	bl	406b38 <__aeabi_cfrcmple>
  406ba8:	bf34      	ite	cc
  406baa:	2001      	movcc	r0, #1
  406bac:	2000      	movcs	r0, #0
  406bae:	f85d fb08 	ldr.w	pc, [sp], #8
  406bb2:	bf00      	nop

00406bb4 <__aeabi_fcmpun>:
  406bb4:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406bb8:	ea4f 0341 	mov.w	r3, r1, lsl #1
  406bbc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  406bc0:	d102      	bne.n	406bc8 <__aeabi_fcmpun+0x14>
  406bc2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  406bc6:	d108      	bne.n	406bda <__aeabi_fcmpun+0x26>
  406bc8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  406bcc:	d102      	bne.n	406bd4 <__aeabi_fcmpun+0x20>
  406bce:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  406bd2:	d102      	bne.n	406bda <__aeabi_fcmpun+0x26>
  406bd4:	f04f 0000 	mov.w	r0, #0
  406bd8:	4770      	bx	lr
  406bda:	f04f 0001 	mov.w	r0, #1
  406bde:	4770      	bx	lr

00406be0 <__aeabi_f2iz>:
  406be0:	ea4f 0240 	mov.w	r2, r0, lsl #1
  406be4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  406be8:	d30f      	bcc.n	406c0a <__aeabi_f2iz+0x2a>
  406bea:	f04f 039e 	mov.w	r3, #158	; 0x9e
  406bee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  406bf2:	d90d      	bls.n	406c10 <__aeabi_f2iz+0x30>
  406bf4:	ea4f 2300 	mov.w	r3, r0, lsl #8
  406bf8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406bfc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  406c00:	fa23 f002 	lsr.w	r0, r3, r2
  406c04:	bf18      	it	ne
  406c06:	4240      	negne	r0, r0
  406c08:	4770      	bx	lr
  406c0a:	f04f 0000 	mov.w	r0, #0
  406c0e:	4770      	bx	lr
  406c10:	f112 0f61 	cmn.w	r2, #97	; 0x61
  406c14:	d101      	bne.n	406c1a <__aeabi_f2iz+0x3a>
  406c16:	0242      	lsls	r2, r0, #9
  406c18:	d105      	bne.n	406c26 <__aeabi_f2iz+0x46>
  406c1a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  406c1e:	bf08      	it	eq
  406c20:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406c24:	4770      	bx	lr
  406c26:	f04f 0000 	mov.w	r0, #0
  406c2a:	4770      	bx	lr

00406c2c <__errno>:
  406c2c:	4b01      	ldr	r3, [pc, #4]	; (406c34 <__errno+0x8>)
  406c2e:	6818      	ldr	r0, [r3, #0]
  406c30:	4770      	bx	lr
  406c32:	bf00      	nop
  406c34:	20400028 	.word	0x20400028

00406c38 <__libc_init_array>:
  406c38:	b570      	push	{r4, r5, r6, lr}
  406c3a:	4e0f      	ldr	r6, [pc, #60]	; (406c78 <__libc_init_array+0x40>)
  406c3c:	4d0f      	ldr	r5, [pc, #60]	; (406c7c <__libc_init_array+0x44>)
  406c3e:	1b76      	subs	r6, r6, r5
  406c40:	10b6      	asrs	r6, r6, #2
  406c42:	bf18      	it	ne
  406c44:	2400      	movne	r4, #0
  406c46:	d005      	beq.n	406c54 <__libc_init_array+0x1c>
  406c48:	3401      	adds	r4, #1
  406c4a:	f855 3b04 	ldr.w	r3, [r5], #4
  406c4e:	4798      	blx	r3
  406c50:	42a6      	cmp	r6, r4
  406c52:	d1f9      	bne.n	406c48 <__libc_init_array+0x10>
  406c54:	4e0a      	ldr	r6, [pc, #40]	; (406c80 <__libc_init_array+0x48>)
  406c56:	4d0b      	ldr	r5, [pc, #44]	; (406c84 <__libc_init_array+0x4c>)
  406c58:	1b76      	subs	r6, r6, r5
  406c5a:	f005 fd25 	bl	40c6a8 <_init>
  406c5e:	10b6      	asrs	r6, r6, #2
  406c60:	bf18      	it	ne
  406c62:	2400      	movne	r4, #0
  406c64:	d006      	beq.n	406c74 <__libc_init_array+0x3c>
  406c66:	3401      	adds	r4, #1
  406c68:	f855 3b04 	ldr.w	r3, [r5], #4
  406c6c:	4798      	blx	r3
  406c6e:	42a6      	cmp	r6, r4
  406c70:	d1f9      	bne.n	406c66 <__libc_init_array+0x2e>
  406c72:	bd70      	pop	{r4, r5, r6, pc}
  406c74:	bd70      	pop	{r4, r5, r6, pc}
  406c76:	bf00      	nop
  406c78:	0040c6b4 	.word	0x0040c6b4
  406c7c:	0040c6b4 	.word	0x0040c6b4
  406c80:	0040c6bc 	.word	0x0040c6bc
  406c84:	0040c6b4 	.word	0x0040c6b4

00406c88 <malloc>:
  406c88:	4b02      	ldr	r3, [pc, #8]	; (406c94 <malloc+0xc>)
  406c8a:	4601      	mov	r1, r0
  406c8c:	6818      	ldr	r0, [r3, #0]
  406c8e:	f000 b80b 	b.w	406ca8 <_malloc_r>
  406c92:	bf00      	nop
  406c94:	20400028 	.word	0x20400028

00406c98 <free>:
  406c98:	4b02      	ldr	r3, [pc, #8]	; (406ca4 <free+0xc>)
  406c9a:	4601      	mov	r1, r0
  406c9c:	6818      	ldr	r0, [r3, #0]
  406c9e:	f003 ba37 	b.w	40a110 <_free_r>
  406ca2:	bf00      	nop
  406ca4:	20400028 	.word	0x20400028

00406ca8 <_malloc_r>:
  406ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406cac:	f101 060b 	add.w	r6, r1, #11
  406cb0:	2e16      	cmp	r6, #22
  406cb2:	b083      	sub	sp, #12
  406cb4:	4605      	mov	r5, r0
  406cb6:	f240 809e 	bls.w	406df6 <_malloc_r+0x14e>
  406cba:	f036 0607 	bics.w	r6, r6, #7
  406cbe:	f100 80bd 	bmi.w	406e3c <_malloc_r+0x194>
  406cc2:	42b1      	cmp	r1, r6
  406cc4:	f200 80ba 	bhi.w	406e3c <_malloc_r+0x194>
  406cc8:	f000 fb86 	bl	4073d8 <__malloc_lock>
  406ccc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406cd0:	f0c0 8293 	bcc.w	4071fa <_malloc_r+0x552>
  406cd4:	0a73      	lsrs	r3, r6, #9
  406cd6:	f000 80b8 	beq.w	406e4a <_malloc_r+0x1a2>
  406cda:	2b04      	cmp	r3, #4
  406cdc:	f200 8179 	bhi.w	406fd2 <_malloc_r+0x32a>
  406ce0:	09b3      	lsrs	r3, r6, #6
  406ce2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406ce6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406cea:	00c3      	lsls	r3, r0, #3
  406cec:	4fbf      	ldr	r7, [pc, #764]	; (406fec <_malloc_r+0x344>)
  406cee:	443b      	add	r3, r7
  406cf0:	f1a3 0108 	sub.w	r1, r3, #8
  406cf4:	685c      	ldr	r4, [r3, #4]
  406cf6:	42a1      	cmp	r1, r4
  406cf8:	d106      	bne.n	406d08 <_malloc_r+0x60>
  406cfa:	e00c      	b.n	406d16 <_malloc_r+0x6e>
  406cfc:	2a00      	cmp	r2, #0
  406cfe:	f280 80aa 	bge.w	406e56 <_malloc_r+0x1ae>
  406d02:	68e4      	ldr	r4, [r4, #12]
  406d04:	42a1      	cmp	r1, r4
  406d06:	d006      	beq.n	406d16 <_malloc_r+0x6e>
  406d08:	6863      	ldr	r3, [r4, #4]
  406d0a:	f023 0303 	bic.w	r3, r3, #3
  406d0e:	1b9a      	subs	r2, r3, r6
  406d10:	2a0f      	cmp	r2, #15
  406d12:	ddf3      	ble.n	406cfc <_malloc_r+0x54>
  406d14:	4670      	mov	r0, lr
  406d16:	693c      	ldr	r4, [r7, #16]
  406d18:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407000 <_malloc_r+0x358>
  406d1c:	4574      	cmp	r4, lr
  406d1e:	f000 81ab 	beq.w	407078 <_malloc_r+0x3d0>
  406d22:	6863      	ldr	r3, [r4, #4]
  406d24:	f023 0303 	bic.w	r3, r3, #3
  406d28:	1b9a      	subs	r2, r3, r6
  406d2a:	2a0f      	cmp	r2, #15
  406d2c:	f300 8190 	bgt.w	407050 <_malloc_r+0x3a8>
  406d30:	2a00      	cmp	r2, #0
  406d32:	f8c7 e014 	str.w	lr, [r7, #20]
  406d36:	f8c7 e010 	str.w	lr, [r7, #16]
  406d3a:	f280 809d 	bge.w	406e78 <_malloc_r+0x1d0>
  406d3e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406d42:	f080 8161 	bcs.w	407008 <_malloc_r+0x360>
  406d46:	08db      	lsrs	r3, r3, #3
  406d48:	f103 0c01 	add.w	ip, r3, #1
  406d4c:	1099      	asrs	r1, r3, #2
  406d4e:	687a      	ldr	r2, [r7, #4]
  406d50:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406d54:	f8c4 8008 	str.w	r8, [r4, #8]
  406d58:	2301      	movs	r3, #1
  406d5a:	408b      	lsls	r3, r1
  406d5c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406d60:	4313      	orrs	r3, r2
  406d62:	3908      	subs	r1, #8
  406d64:	60e1      	str	r1, [r4, #12]
  406d66:	607b      	str	r3, [r7, #4]
  406d68:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406d6c:	f8c8 400c 	str.w	r4, [r8, #12]
  406d70:	1082      	asrs	r2, r0, #2
  406d72:	2401      	movs	r4, #1
  406d74:	4094      	lsls	r4, r2
  406d76:	429c      	cmp	r4, r3
  406d78:	f200 808b 	bhi.w	406e92 <_malloc_r+0x1ea>
  406d7c:	421c      	tst	r4, r3
  406d7e:	d106      	bne.n	406d8e <_malloc_r+0xe6>
  406d80:	f020 0003 	bic.w	r0, r0, #3
  406d84:	0064      	lsls	r4, r4, #1
  406d86:	421c      	tst	r4, r3
  406d88:	f100 0004 	add.w	r0, r0, #4
  406d8c:	d0fa      	beq.n	406d84 <_malloc_r+0xdc>
  406d8e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406d92:	46cc      	mov	ip, r9
  406d94:	4680      	mov	r8, r0
  406d96:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406d9a:	459c      	cmp	ip, r3
  406d9c:	d107      	bne.n	406dae <_malloc_r+0x106>
  406d9e:	e16d      	b.n	40707c <_malloc_r+0x3d4>
  406da0:	2a00      	cmp	r2, #0
  406da2:	f280 817b 	bge.w	40709c <_malloc_r+0x3f4>
  406da6:	68db      	ldr	r3, [r3, #12]
  406da8:	459c      	cmp	ip, r3
  406daa:	f000 8167 	beq.w	40707c <_malloc_r+0x3d4>
  406dae:	6859      	ldr	r1, [r3, #4]
  406db0:	f021 0103 	bic.w	r1, r1, #3
  406db4:	1b8a      	subs	r2, r1, r6
  406db6:	2a0f      	cmp	r2, #15
  406db8:	ddf2      	ble.n	406da0 <_malloc_r+0xf8>
  406dba:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406dbe:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406dc2:	9300      	str	r3, [sp, #0]
  406dc4:	199c      	adds	r4, r3, r6
  406dc6:	4628      	mov	r0, r5
  406dc8:	f046 0601 	orr.w	r6, r6, #1
  406dcc:	f042 0501 	orr.w	r5, r2, #1
  406dd0:	605e      	str	r6, [r3, #4]
  406dd2:	f8c8 c00c 	str.w	ip, [r8, #12]
  406dd6:	f8cc 8008 	str.w	r8, [ip, #8]
  406dda:	617c      	str	r4, [r7, #20]
  406ddc:	613c      	str	r4, [r7, #16]
  406dde:	f8c4 e00c 	str.w	lr, [r4, #12]
  406de2:	f8c4 e008 	str.w	lr, [r4, #8]
  406de6:	6065      	str	r5, [r4, #4]
  406de8:	505a      	str	r2, [r3, r1]
  406dea:	f000 fafb 	bl	4073e4 <__malloc_unlock>
  406dee:	9b00      	ldr	r3, [sp, #0]
  406df0:	f103 0408 	add.w	r4, r3, #8
  406df4:	e01e      	b.n	406e34 <_malloc_r+0x18c>
  406df6:	2910      	cmp	r1, #16
  406df8:	d820      	bhi.n	406e3c <_malloc_r+0x194>
  406dfa:	f000 faed 	bl	4073d8 <__malloc_lock>
  406dfe:	2610      	movs	r6, #16
  406e00:	2318      	movs	r3, #24
  406e02:	2002      	movs	r0, #2
  406e04:	4f79      	ldr	r7, [pc, #484]	; (406fec <_malloc_r+0x344>)
  406e06:	443b      	add	r3, r7
  406e08:	f1a3 0208 	sub.w	r2, r3, #8
  406e0c:	685c      	ldr	r4, [r3, #4]
  406e0e:	4294      	cmp	r4, r2
  406e10:	f000 813d 	beq.w	40708e <_malloc_r+0x3e6>
  406e14:	6863      	ldr	r3, [r4, #4]
  406e16:	68e1      	ldr	r1, [r4, #12]
  406e18:	68a6      	ldr	r6, [r4, #8]
  406e1a:	f023 0303 	bic.w	r3, r3, #3
  406e1e:	4423      	add	r3, r4
  406e20:	4628      	mov	r0, r5
  406e22:	685a      	ldr	r2, [r3, #4]
  406e24:	60f1      	str	r1, [r6, #12]
  406e26:	f042 0201 	orr.w	r2, r2, #1
  406e2a:	608e      	str	r6, [r1, #8]
  406e2c:	605a      	str	r2, [r3, #4]
  406e2e:	f000 fad9 	bl	4073e4 <__malloc_unlock>
  406e32:	3408      	adds	r4, #8
  406e34:	4620      	mov	r0, r4
  406e36:	b003      	add	sp, #12
  406e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e3c:	2400      	movs	r4, #0
  406e3e:	230c      	movs	r3, #12
  406e40:	4620      	mov	r0, r4
  406e42:	602b      	str	r3, [r5, #0]
  406e44:	b003      	add	sp, #12
  406e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e4a:	2040      	movs	r0, #64	; 0x40
  406e4c:	f44f 7300 	mov.w	r3, #512	; 0x200
  406e50:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406e54:	e74a      	b.n	406cec <_malloc_r+0x44>
  406e56:	4423      	add	r3, r4
  406e58:	68e1      	ldr	r1, [r4, #12]
  406e5a:	685a      	ldr	r2, [r3, #4]
  406e5c:	68a6      	ldr	r6, [r4, #8]
  406e5e:	f042 0201 	orr.w	r2, r2, #1
  406e62:	60f1      	str	r1, [r6, #12]
  406e64:	4628      	mov	r0, r5
  406e66:	608e      	str	r6, [r1, #8]
  406e68:	605a      	str	r2, [r3, #4]
  406e6a:	f000 fabb 	bl	4073e4 <__malloc_unlock>
  406e6e:	3408      	adds	r4, #8
  406e70:	4620      	mov	r0, r4
  406e72:	b003      	add	sp, #12
  406e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e78:	4423      	add	r3, r4
  406e7a:	4628      	mov	r0, r5
  406e7c:	685a      	ldr	r2, [r3, #4]
  406e7e:	f042 0201 	orr.w	r2, r2, #1
  406e82:	605a      	str	r2, [r3, #4]
  406e84:	f000 faae 	bl	4073e4 <__malloc_unlock>
  406e88:	3408      	adds	r4, #8
  406e8a:	4620      	mov	r0, r4
  406e8c:	b003      	add	sp, #12
  406e8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406e92:	68bc      	ldr	r4, [r7, #8]
  406e94:	6863      	ldr	r3, [r4, #4]
  406e96:	f023 0803 	bic.w	r8, r3, #3
  406e9a:	45b0      	cmp	r8, r6
  406e9c:	d304      	bcc.n	406ea8 <_malloc_r+0x200>
  406e9e:	eba8 0306 	sub.w	r3, r8, r6
  406ea2:	2b0f      	cmp	r3, #15
  406ea4:	f300 8085 	bgt.w	406fb2 <_malloc_r+0x30a>
  406ea8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 407004 <_malloc_r+0x35c>
  406eac:	4b50      	ldr	r3, [pc, #320]	; (406ff0 <_malloc_r+0x348>)
  406eae:	f8d9 2000 	ldr.w	r2, [r9]
  406eb2:	681b      	ldr	r3, [r3, #0]
  406eb4:	3201      	adds	r2, #1
  406eb6:	4433      	add	r3, r6
  406eb8:	eb04 0a08 	add.w	sl, r4, r8
  406ebc:	f000 8155 	beq.w	40716a <_malloc_r+0x4c2>
  406ec0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406ec4:	330f      	adds	r3, #15
  406ec6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  406eca:	f02b 0b0f 	bic.w	fp, fp, #15
  406ece:	4659      	mov	r1, fp
  406ed0:	4628      	mov	r0, r5
  406ed2:	f000 faf7 	bl	4074c4 <_sbrk_r>
  406ed6:	1c41      	adds	r1, r0, #1
  406ed8:	4602      	mov	r2, r0
  406eda:	f000 80fc 	beq.w	4070d6 <_malloc_r+0x42e>
  406ede:	4582      	cmp	sl, r0
  406ee0:	f200 80f7 	bhi.w	4070d2 <_malloc_r+0x42a>
  406ee4:	4b43      	ldr	r3, [pc, #268]	; (406ff4 <_malloc_r+0x34c>)
  406ee6:	6819      	ldr	r1, [r3, #0]
  406ee8:	4459      	add	r1, fp
  406eea:	6019      	str	r1, [r3, #0]
  406eec:	f000 814d 	beq.w	40718a <_malloc_r+0x4e2>
  406ef0:	f8d9 0000 	ldr.w	r0, [r9]
  406ef4:	3001      	adds	r0, #1
  406ef6:	bf1b      	ittet	ne
  406ef8:	eba2 0a0a 	subne.w	sl, r2, sl
  406efc:	4451      	addne	r1, sl
  406efe:	f8c9 2000 	streq.w	r2, [r9]
  406f02:	6019      	strne	r1, [r3, #0]
  406f04:	f012 0107 	ands.w	r1, r2, #7
  406f08:	f000 8115 	beq.w	407136 <_malloc_r+0x48e>
  406f0c:	f1c1 0008 	rsb	r0, r1, #8
  406f10:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406f14:	4402      	add	r2, r0
  406f16:	3108      	adds	r1, #8
  406f18:	eb02 090b 	add.w	r9, r2, fp
  406f1c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406f20:	eba1 0909 	sub.w	r9, r1, r9
  406f24:	4649      	mov	r1, r9
  406f26:	4628      	mov	r0, r5
  406f28:	9301      	str	r3, [sp, #4]
  406f2a:	9200      	str	r2, [sp, #0]
  406f2c:	f000 faca 	bl	4074c4 <_sbrk_r>
  406f30:	1c43      	adds	r3, r0, #1
  406f32:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406f36:	f000 8143 	beq.w	4071c0 <_malloc_r+0x518>
  406f3a:	1a80      	subs	r0, r0, r2
  406f3c:	4448      	add	r0, r9
  406f3e:	f040 0001 	orr.w	r0, r0, #1
  406f42:	6819      	ldr	r1, [r3, #0]
  406f44:	60ba      	str	r2, [r7, #8]
  406f46:	4449      	add	r1, r9
  406f48:	42bc      	cmp	r4, r7
  406f4a:	6050      	str	r0, [r2, #4]
  406f4c:	6019      	str	r1, [r3, #0]
  406f4e:	d017      	beq.n	406f80 <_malloc_r+0x2d8>
  406f50:	f1b8 0f0f 	cmp.w	r8, #15
  406f54:	f240 80fb 	bls.w	40714e <_malloc_r+0x4a6>
  406f58:	6860      	ldr	r0, [r4, #4]
  406f5a:	f1a8 020c 	sub.w	r2, r8, #12
  406f5e:	f022 0207 	bic.w	r2, r2, #7
  406f62:	eb04 0e02 	add.w	lr, r4, r2
  406f66:	f000 0001 	and.w	r0, r0, #1
  406f6a:	f04f 0c05 	mov.w	ip, #5
  406f6e:	4310      	orrs	r0, r2
  406f70:	2a0f      	cmp	r2, #15
  406f72:	6060      	str	r0, [r4, #4]
  406f74:	f8ce c004 	str.w	ip, [lr, #4]
  406f78:	f8ce c008 	str.w	ip, [lr, #8]
  406f7c:	f200 8117 	bhi.w	4071ae <_malloc_r+0x506>
  406f80:	4b1d      	ldr	r3, [pc, #116]	; (406ff8 <_malloc_r+0x350>)
  406f82:	68bc      	ldr	r4, [r7, #8]
  406f84:	681a      	ldr	r2, [r3, #0]
  406f86:	4291      	cmp	r1, r2
  406f88:	bf88      	it	hi
  406f8a:	6019      	strhi	r1, [r3, #0]
  406f8c:	4b1b      	ldr	r3, [pc, #108]	; (406ffc <_malloc_r+0x354>)
  406f8e:	681a      	ldr	r2, [r3, #0]
  406f90:	4291      	cmp	r1, r2
  406f92:	6862      	ldr	r2, [r4, #4]
  406f94:	bf88      	it	hi
  406f96:	6019      	strhi	r1, [r3, #0]
  406f98:	f022 0203 	bic.w	r2, r2, #3
  406f9c:	4296      	cmp	r6, r2
  406f9e:	eba2 0306 	sub.w	r3, r2, r6
  406fa2:	d801      	bhi.n	406fa8 <_malloc_r+0x300>
  406fa4:	2b0f      	cmp	r3, #15
  406fa6:	dc04      	bgt.n	406fb2 <_malloc_r+0x30a>
  406fa8:	4628      	mov	r0, r5
  406faa:	f000 fa1b 	bl	4073e4 <__malloc_unlock>
  406fae:	2400      	movs	r4, #0
  406fb0:	e740      	b.n	406e34 <_malloc_r+0x18c>
  406fb2:	19a2      	adds	r2, r4, r6
  406fb4:	f043 0301 	orr.w	r3, r3, #1
  406fb8:	f046 0601 	orr.w	r6, r6, #1
  406fbc:	6066      	str	r6, [r4, #4]
  406fbe:	4628      	mov	r0, r5
  406fc0:	60ba      	str	r2, [r7, #8]
  406fc2:	6053      	str	r3, [r2, #4]
  406fc4:	f000 fa0e 	bl	4073e4 <__malloc_unlock>
  406fc8:	3408      	adds	r4, #8
  406fca:	4620      	mov	r0, r4
  406fcc:	b003      	add	sp, #12
  406fce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fd2:	2b14      	cmp	r3, #20
  406fd4:	d971      	bls.n	4070ba <_malloc_r+0x412>
  406fd6:	2b54      	cmp	r3, #84	; 0x54
  406fd8:	f200 80a3 	bhi.w	407122 <_malloc_r+0x47a>
  406fdc:	0b33      	lsrs	r3, r6, #12
  406fde:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406fe2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  406fe6:	00c3      	lsls	r3, r0, #3
  406fe8:	e680      	b.n	406cec <_malloc_r+0x44>
  406fea:	bf00      	nop
  406fec:	20400458 	.word	0x20400458
  406ff0:	20400de4 	.word	0x20400de4
  406ff4:	20400db4 	.word	0x20400db4
  406ff8:	20400ddc 	.word	0x20400ddc
  406ffc:	20400de0 	.word	0x20400de0
  407000:	20400460 	.word	0x20400460
  407004:	20400860 	.word	0x20400860
  407008:	0a5a      	lsrs	r2, r3, #9
  40700a:	2a04      	cmp	r2, #4
  40700c:	d95b      	bls.n	4070c6 <_malloc_r+0x41e>
  40700e:	2a14      	cmp	r2, #20
  407010:	f200 80ae 	bhi.w	407170 <_malloc_r+0x4c8>
  407014:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  407018:	00c9      	lsls	r1, r1, #3
  40701a:	325b      	adds	r2, #91	; 0x5b
  40701c:	eb07 0c01 	add.w	ip, r7, r1
  407020:	5879      	ldr	r1, [r7, r1]
  407022:	f1ac 0c08 	sub.w	ip, ip, #8
  407026:	458c      	cmp	ip, r1
  407028:	f000 8088 	beq.w	40713c <_malloc_r+0x494>
  40702c:	684a      	ldr	r2, [r1, #4]
  40702e:	f022 0203 	bic.w	r2, r2, #3
  407032:	4293      	cmp	r3, r2
  407034:	d273      	bcs.n	40711e <_malloc_r+0x476>
  407036:	6889      	ldr	r1, [r1, #8]
  407038:	458c      	cmp	ip, r1
  40703a:	d1f7      	bne.n	40702c <_malloc_r+0x384>
  40703c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407040:	687b      	ldr	r3, [r7, #4]
  407042:	60e2      	str	r2, [r4, #12]
  407044:	f8c4 c008 	str.w	ip, [r4, #8]
  407048:	6094      	str	r4, [r2, #8]
  40704a:	f8cc 400c 	str.w	r4, [ip, #12]
  40704e:	e68f      	b.n	406d70 <_malloc_r+0xc8>
  407050:	19a1      	adds	r1, r4, r6
  407052:	f046 0c01 	orr.w	ip, r6, #1
  407056:	f042 0601 	orr.w	r6, r2, #1
  40705a:	f8c4 c004 	str.w	ip, [r4, #4]
  40705e:	4628      	mov	r0, r5
  407060:	6179      	str	r1, [r7, #20]
  407062:	6139      	str	r1, [r7, #16]
  407064:	f8c1 e00c 	str.w	lr, [r1, #12]
  407068:	f8c1 e008 	str.w	lr, [r1, #8]
  40706c:	604e      	str	r6, [r1, #4]
  40706e:	50e2      	str	r2, [r4, r3]
  407070:	f000 f9b8 	bl	4073e4 <__malloc_unlock>
  407074:	3408      	adds	r4, #8
  407076:	e6dd      	b.n	406e34 <_malloc_r+0x18c>
  407078:	687b      	ldr	r3, [r7, #4]
  40707a:	e679      	b.n	406d70 <_malloc_r+0xc8>
  40707c:	f108 0801 	add.w	r8, r8, #1
  407080:	f018 0f03 	tst.w	r8, #3
  407084:	f10c 0c08 	add.w	ip, ip, #8
  407088:	f47f ae85 	bne.w	406d96 <_malloc_r+0xee>
  40708c:	e02d      	b.n	4070ea <_malloc_r+0x442>
  40708e:	68dc      	ldr	r4, [r3, #12]
  407090:	42a3      	cmp	r3, r4
  407092:	bf08      	it	eq
  407094:	3002      	addeq	r0, #2
  407096:	f43f ae3e 	beq.w	406d16 <_malloc_r+0x6e>
  40709a:	e6bb      	b.n	406e14 <_malloc_r+0x16c>
  40709c:	4419      	add	r1, r3
  40709e:	461c      	mov	r4, r3
  4070a0:	684a      	ldr	r2, [r1, #4]
  4070a2:	68db      	ldr	r3, [r3, #12]
  4070a4:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4070a8:	f042 0201 	orr.w	r2, r2, #1
  4070ac:	604a      	str	r2, [r1, #4]
  4070ae:	4628      	mov	r0, r5
  4070b0:	60f3      	str	r3, [r6, #12]
  4070b2:	609e      	str	r6, [r3, #8]
  4070b4:	f000 f996 	bl	4073e4 <__malloc_unlock>
  4070b8:	e6bc      	b.n	406e34 <_malloc_r+0x18c>
  4070ba:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4070be:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4070c2:	00c3      	lsls	r3, r0, #3
  4070c4:	e612      	b.n	406cec <_malloc_r+0x44>
  4070c6:	099a      	lsrs	r2, r3, #6
  4070c8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4070cc:	00c9      	lsls	r1, r1, #3
  4070ce:	3238      	adds	r2, #56	; 0x38
  4070d0:	e7a4      	b.n	40701c <_malloc_r+0x374>
  4070d2:	42bc      	cmp	r4, r7
  4070d4:	d054      	beq.n	407180 <_malloc_r+0x4d8>
  4070d6:	68bc      	ldr	r4, [r7, #8]
  4070d8:	6862      	ldr	r2, [r4, #4]
  4070da:	f022 0203 	bic.w	r2, r2, #3
  4070de:	e75d      	b.n	406f9c <_malloc_r+0x2f4>
  4070e0:	f859 3908 	ldr.w	r3, [r9], #-8
  4070e4:	4599      	cmp	r9, r3
  4070e6:	f040 8086 	bne.w	4071f6 <_malloc_r+0x54e>
  4070ea:	f010 0f03 	tst.w	r0, #3
  4070ee:	f100 30ff 	add.w	r0, r0, #4294967295
  4070f2:	d1f5      	bne.n	4070e0 <_malloc_r+0x438>
  4070f4:	687b      	ldr	r3, [r7, #4]
  4070f6:	ea23 0304 	bic.w	r3, r3, r4
  4070fa:	607b      	str	r3, [r7, #4]
  4070fc:	0064      	lsls	r4, r4, #1
  4070fe:	429c      	cmp	r4, r3
  407100:	f63f aec7 	bhi.w	406e92 <_malloc_r+0x1ea>
  407104:	2c00      	cmp	r4, #0
  407106:	f43f aec4 	beq.w	406e92 <_malloc_r+0x1ea>
  40710a:	421c      	tst	r4, r3
  40710c:	4640      	mov	r0, r8
  40710e:	f47f ae3e 	bne.w	406d8e <_malloc_r+0xe6>
  407112:	0064      	lsls	r4, r4, #1
  407114:	421c      	tst	r4, r3
  407116:	f100 0004 	add.w	r0, r0, #4
  40711a:	d0fa      	beq.n	407112 <_malloc_r+0x46a>
  40711c:	e637      	b.n	406d8e <_malloc_r+0xe6>
  40711e:	468c      	mov	ip, r1
  407120:	e78c      	b.n	40703c <_malloc_r+0x394>
  407122:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  407126:	d815      	bhi.n	407154 <_malloc_r+0x4ac>
  407128:	0bf3      	lsrs	r3, r6, #15
  40712a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40712e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407132:	00c3      	lsls	r3, r0, #3
  407134:	e5da      	b.n	406cec <_malloc_r+0x44>
  407136:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40713a:	e6ed      	b.n	406f18 <_malloc_r+0x270>
  40713c:	687b      	ldr	r3, [r7, #4]
  40713e:	1092      	asrs	r2, r2, #2
  407140:	2101      	movs	r1, #1
  407142:	fa01 f202 	lsl.w	r2, r1, r2
  407146:	4313      	orrs	r3, r2
  407148:	607b      	str	r3, [r7, #4]
  40714a:	4662      	mov	r2, ip
  40714c:	e779      	b.n	407042 <_malloc_r+0x39a>
  40714e:	2301      	movs	r3, #1
  407150:	6053      	str	r3, [r2, #4]
  407152:	e729      	b.n	406fa8 <_malloc_r+0x300>
  407154:	f240 5254 	movw	r2, #1364	; 0x554
  407158:	4293      	cmp	r3, r2
  40715a:	d822      	bhi.n	4071a2 <_malloc_r+0x4fa>
  40715c:	0cb3      	lsrs	r3, r6, #18
  40715e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407162:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  407166:	00c3      	lsls	r3, r0, #3
  407168:	e5c0      	b.n	406cec <_malloc_r+0x44>
  40716a:	f103 0b10 	add.w	fp, r3, #16
  40716e:	e6ae      	b.n	406ece <_malloc_r+0x226>
  407170:	2a54      	cmp	r2, #84	; 0x54
  407172:	d829      	bhi.n	4071c8 <_malloc_r+0x520>
  407174:	0b1a      	lsrs	r2, r3, #12
  407176:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40717a:	00c9      	lsls	r1, r1, #3
  40717c:	326e      	adds	r2, #110	; 0x6e
  40717e:	e74d      	b.n	40701c <_malloc_r+0x374>
  407180:	4b20      	ldr	r3, [pc, #128]	; (407204 <_malloc_r+0x55c>)
  407182:	6819      	ldr	r1, [r3, #0]
  407184:	4459      	add	r1, fp
  407186:	6019      	str	r1, [r3, #0]
  407188:	e6b2      	b.n	406ef0 <_malloc_r+0x248>
  40718a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40718e:	2800      	cmp	r0, #0
  407190:	f47f aeae 	bne.w	406ef0 <_malloc_r+0x248>
  407194:	eb08 030b 	add.w	r3, r8, fp
  407198:	68ba      	ldr	r2, [r7, #8]
  40719a:	f043 0301 	orr.w	r3, r3, #1
  40719e:	6053      	str	r3, [r2, #4]
  4071a0:	e6ee      	b.n	406f80 <_malloc_r+0x2d8>
  4071a2:	207f      	movs	r0, #127	; 0x7f
  4071a4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4071a8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4071ac:	e59e      	b.n	406cec <_malloc_r+0x44>
  4071ae:	f104 0108 	add.w	r1, r4, #8
  4071b2:	4628      	mov	r0, r5
  4071b4:	9300      	str	r3, [sp, #0]
  4071b6:	f002 ffab 	bl	40a110 <_free_r>
  4071ba:	9b00      	ldr	r3, [sp, #0]
  4071bc:	6819      	ldr	r1, [r3, #0]
  4071be:	e6df      	b.n	406f80 <_malloc_r+0x2d8>
  4071c0:	2001      	movs	r0, #1
  4071c2:	f04f 0900 	mov.w	r9, #0
  4071c6:	e6bc      	b.n	406f42 <_malloc_r+0x29a>
  4071c8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4071cc:	d805      	bhi.n	4071da <_malloc_r+0x532>
  4071ce:	0bda      	lsrs	r2, r3, #15
  4071d0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4071d4:	00c9      	lsls	r1, r1, #3
  4071d6:	3277      	adds	r2, #119	; 0x77
  4071d8:	e720      	b.n	40701c <_malloc_r+0x374>
  4071da:	f240 5154 	movw	r1, #1364	; 0x554
  4071de:	428a      	cmp	r2, r1
  4071e0:	d805      	bhi.n	4071ee <_malloc_r+0x546>
  4071e2:	0c9a      	lsrs	r2, r3, #18
  4071e4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4071e8:	00c9      	lsls	r1, r1, #3
  4071ea:	327c      	adds	r2, #124	; 0x7c
  4071ec:	e716      	b.n	40701c <_malloc_r+0x374>
  4071ee:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4071f2:	227e      	movs	r2, #126	; 0x7e
  4071f4:	e712      	b.n	40701c <_malloc_r+0x374>
  4071f6:	687b      	ldr	r3, [r7, #4]
  4071f8:	e780      	b.n	4070fc <_malloc_r+0x454>
  4071fa:	08f0      	lsrs	r0, r6, #3
  4071fc:	f106 0308 	add.w	r3, r6, #8
  407200:	e600      	b.n	406e04 <_malloc_r+0x15c>
  407202:	bf00      	nop
  407204:	20400db4 	.word	0x20400db4

00407208 <memcpy>:
  407208:	4684      	mov	ip, r0
  40720a:	ea41 0300 	orr.w	r3, r1, r0
  40720e:	f013 0303 	ands.w	r3, r3, #3
  407212:	d16d      	bne.n	4072f0 <memcpy+0xe8>
  407214:	3a40      	subs	r2, #64	; 0x40
  407216:	d341      	bcc.n	40729c <memcpy+0x94>
  407218:	f851 3b04 	ldr.w	r3, [r1], #4
  40721c:	f840 3b04 	str.w	r3, [r0], #4
  407220:	f851 3b04 	ldr.w	r3, [r1], #4
  407224:	f840 3b04 	str.w	r3, [r0], #4
  407228:	f851 3b04 	ldr.w	r3, [r1], #4
  40722c:	f840 3b04 	str.w	r3, [r0], #4
  407230:	f851 3b04 	ldr.w	r3, [r1], #4
  407234:	f840 3b04 	str.w	r3, [r0], #4
  407238:	f851 3b04 	ldr.w	r3, [r1], #4
  40723c:	f840 3b04 	str.w	r3, [r0], #4
  407240:	f851 3b04 	ldr.w	r3, [r1], #4
  407244:	f840 3b04 	str.w	r3, [r0], #4
  407248:	f851 3b04 	ldr.w	r3, [r1], #4
  40724c:	f840 3b04 	str.w	r3, [r0], #4
  407250:	f851 3b04 	ldr.w	r3, [r1], #4
  407254:	f840 3b04 	str.w	r3, [r0], #4
  407258:	f851 3b04 	ldr.w	r3, [r1], #4
  40725c:	f840 3b04 	str.w	r3, [r0], #4
  407260:	f851 3b04 	ldr.w	r3, [r1], #4
  407264:	f840 3b04 	str.w	r3, [r0], #4
  407268:	f851 3b04 	ldr.w	r3, [r1], #4
  40726c:	f840 3b04 	str.w	r3, [r0], #4
  407270:	f851 3b04 	ldr.w	r3, [r1], #4
  407274:	f840 3b04 	str.w	r3, [r0], #4
  407278:	f851 3b04 	ldr.w	r3, [r1], #4
  40727c:	f840 3b04 	str.w	r3, [r0], #4
  407280:	f851 3b04 	ldr.w	r3, [r1], #4
  407284:	f840 3b04 	str.w	r3, [r0], #4
  407288:	f851 3b04 	ldr.w	r3, [r1], #4
  40728c:	f840 3b04 	str.w	r3, [r0], #4
  407290:	f851 3b04 	ldr.w	r3, [r1], #4
  407294:	f840 3b04 	str.w	r3, [r0], #4
  407298:	3a40      	subs	r2, #64	; 0x40
  40729a:	d2bd      	bcs.n	407218 <memcpy+0x10>
  40729c:	3230      	adds	r2, #48	; 0x30
  40729e:	d311      	bcc.n	4072c4 <memcpy+0xbc>
  4072a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4072a4:	f840 3b04 	str.w	r3, [r0], #4
  4072a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4072ac:	f840 3b04 	str.w	r3, [r0], #4
  4072b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4072b4:	f840 3b04 	str.w	r3, [r0], #4
  4072b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4072bc:	f840 3b04 	str.w	r3, [r0], #4
  4072c0:	3a10      	subs	r2, #16
  4072c2:	d2ed      	bcs.n	4072a0 <memcpy+0x98>
  4072c4:	320c      	adds	r2, #12
  4072c6:	d305      	bcc.n	4072d4 <memcpy+0xcc>
  4072c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4072cc:	f840 3b04 	str.w	r3, [r0], #4
  4072d0:	3a04      	subs	r2, #4
  4072d2:	d2f9      	bcs.n	4072c8 <memcpy+0xc0>
  4072d4:	3204      	adds	r2, #4
  4072d6:	d008      	beq.n	4072ea <memcpy+0xe2>
  4072d8:	07d2      	lsls	r2, r2, #31
  4072da:	bf1c      	itt	ne
  4072dc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4072e0:	f800 3b01 	strbne.w	r3, [r0], #1
  4072e4:	d301      	bcc.n	4072ea <memcpy+0xe2>
  4072e6:	880b      	ldrh	r3, [r1, #0]
  4072e8:	8003      	strh	r3, [r0, #0]
  4072ea:	4660      	mov	r0, ip
  4072ec:	4770      	bx	lr
  4072ee:	bf00      	nop
  4072f0:	2a08      	cmp	r2, #8
  4072f2:	d313      	bcc.n	40731c <memcpy+0x114>
  4072f4:	078b      	lsls	r3, r1, #30
  4072f6:	d08d      	beq.n	407214 <memcpy+0xc>
  4072f8:	f010 0303 	ands.w	r3, r0, #3
  4072fc:	d08a      	beq.n	407214 <memcpy+0xc>
  4072fe:	f1c3 0304 	rsb	r3, r3, #4
  407302:	1ad2      	subs	r2, r2, r3
  407304:	07db      	lsls	r3, r3, #31
  407306:	bf1c      	itt	ne
  407308:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40730c:	f800 3b01 	strbne.w	r3, [r0], #1
  407310:	d380      	bcc.n	407214 <memcpy+0xc>
  407312:	f831 3b02 	ldrh.w	r3, [r1], #2
  407316:	f820 3b02 	strh.w	r3, [r0], #2
  40731a:	e77b      	b.n	407214 <memcpy+0xc>
  40731c:	3a04      	subs	r2, #4
  40731e:	d3d9      	bcc.n	4072d4 <memcpy+0xcc>
  407320:	3a01      	subs	r2, #1
  407322:	f811 3b01 	ldrb.w	r3, [r1], #1
  407326:	f800 3b01 	strb.w	r3, [r0], #1
  40732a:	d2f9      	bcs.n	407320 <memcpy+0x118>
  40732c:	780b      	ldrb	r3, [r1, #0]
  40732e:	7003      	strb	r3, [r0, #0]
  407330:	784b      	ldrb	r3, [r1, #1]
  407332:	7043      	strb	r3, [r0, #1]
  407334:	788b      	ldrb	r3, [r1, #2]
  407336:	7083      	strb	r3, [r0, #2]
  407338:	4660      	mov	r0, ip
  40733a:	4770      	bx	lr

0040733c <memset>:
  40733c:	b470      	push	{r4, r5, r6}
  40733e:	0786      	lsls	r6, r0, #30
  407340:	d046      	beq.n	4073d0 <memset+0x94>
  407342:	1e54      	subs	r4, r2, #1
  407344:	2a00      	cmp	r2, #0
  407346:	d041      	beq.n	4073cc <memset+0x90>
  407348:	b2ca      	uxtb	r2, r1
  40734a:	4603      	mov	r3, r0
  40734c:	e002      	b.n	407354 <memset+0x18>
  40734e:	f114 34ff 	adds.w	r4, r4, #4294967295
  407352:	d33b      	bcc.n	4073cc <memset+0x90>
  407354:	f803 2b01 	strb.w	r2, [r3], #1
  407358:	079d      	lsls	r5, r3, #30
  40735a:	d1f8      	bne.n	40734e <memset+0x12>
  40735c:	2c03      	cmp	r4, #3
  40735e:	d92e      	bls.n	4073be <memset+0x82>
  407360:	b2cd      	uxtb	r5, r1
  407362:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  407366:	2c0f      	cmp	r4, #15
  407368:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40736c:	d919      	bls.n	4073a2 <memset+0x66>
  40736e:	f103 0210 	add.w	r2, r3, #16
  407372:	4626      	mov	r6, r4
  407374:	3e10      	subs	r6, #16
  407376:	2e0f      	cmp	r6, #15
  407378:	f842 5c10 	str.w	r5, [r2, #-16]
  40737c:	f842 5c0c 	str.w	r5, [r2, #-12]
  407380:	f842 5c08 	str.w	r5, [r2, #-8]
  407384:	f842 5c04 	str.w	r5, [r2, #-4]
  407388:	f102 0210 	add.w	r2, r2, #16
  40738c:	d8f2      	bhi.n	407374 <memset+0x38>
  40738e:	f1a4 0210 	sub.w	r2, r4, #16
  407392:	f022 020f 	bic.w	r2, r2, #15
  407396:	f004 040f 	and.w	r4, r4, #15
  40739a:	3210      	adds	r2, #16
  40739c:	2c03      	cmp	r4, #3
  40739e:	4413      	add	r3, r2
  4073a0:	d90d      	bls.n	4073be <memset+0x82>
  4073a2:	461e      	mov	r6, r3
  4073a4:	4622      	mov	r2, r4
  4073a6:	3a04      	subs	r2, #4
  4073a8:	2a03      	cmp	r2, #3
  4073aa:	f846 5b04 	str.w	r5, [r6], #4
  4073ae:	d8fa      	bhi.n	4073a6 <memset+0x6a>
  4073b0:	1f22      	subs	r2, r4, #4
  4073b2:	f022 0203 	bic.w	r2, r2, #3
  4073b6:	3204      	adds	r2, #4
  4073b8:	4413      	add	r3, r2
  4073ba:	f004 0403 	and.w	r4, r4, #3
  4073be:	b12c      	cbz	r4, 4073cc <memset+0x90>
  4073c0:	b2c9      	uxtb	r1, r1
  4073c2:	441c      	add	r4, r3
  4073c4:	f803 1b01 	strb.w	r1, [r3], #1
  4073c8:	429c      	cmp	r4, r3
  4073ca:	d1fb      	bne.n	4073c4 <memset+0x88>
  4073cc:	bc70      	pop	{r4, r5, r6}
  4073ce:	4770      	bx	lr
  4073d0:	4614      	mov	r4, r2
  4073d2:	4603      	mov	r3, r0
  4073d4:	e7c2      	b.n	40735c <memset+0x20>
  4073d6:	bf00      	nop

004073d8 <__malloc_lock>:
  4073d8:	4801      	ldr	r0, [pc, #4]	; (4073e0 <__malloc_lock+0x8>)
  4073da:	f003 b933 	b.w	40a644 <__retarget_lock_acquire_recursive>
  4073de:	bf00      	nop
  4073e0:	20400e48 	.word	0x20400e48

004073e4 <__malloc_unlock>:
  4073e4:	4801      	ldr	r0, [pc, #4]	; (4073ec <__malloc_unlock+0x8>)
  4073e6:	f003 b92f 	b.w	40a648 <__retarget_lock_release_recursive>
  4073ea:	bf00      	nop
  4073ec:	20400e48 	.word	0x20400e48

004073f0 <printf>:
  4073f0:	b40f      	push	{r0, r1, r2, r3}
  4073f2:	b500      	push	{lr}
  4073f4:	4907      	ldr	r1, [pc, #28]	; (407414 <printf+0x24>)
  4073f6:	b083      	sub	sp, #12
  4073f8:	ab04      	add	r3, sp, #16
  4073fa:	6808      	ldr	r0, [r1, #0]
  4073fc:	f853 2b04 	ldr.w	r2, [r3], #4
  407400:	6881      	ldr	r1, [r0, #8]
  407402:	9301      	str	r3, [sp, #4]
  407404:	f000 f9ca 	bl	40779c <_vfprintf_r>
  407408:	b003      	add	sp, #12
  40740a:	f85d eb04 	ldr.w	lr, [sp], #4
  40740e:	b004      	add	sp, #16
  407410:	4770      	bx	lr
  407412:	bf00      	nop
  407414:	20400028 	.word	0x20400028

00407418 <_puts_r>:
  407418:	b5f0      	push	{r4, r5, r6, r7, lr}
  40741a:	4605      	mov	r5, r0
  40741c:	b089      	sub	sp, #36	; 0x24
  40741e:	4608      	mov	r0, r1
  407420:	460c      	mov	r4, r1
  407422:	f000 f94d 	bl	4076c0 <strlen>
  407426:	6bab      	ldr	r3, [r5, #56]	; 0x38
  407428:	4f21      	ldr	r7, [pc, #132]	; (4074b0 <_puts_r+0x98>)
  40742a:	9404      	str	r4, [sp, #16]
  40742c:	2601      	movs	r6, #1
  40742e:	1c44      	adds	r4, r0, #1
  407430:	a904      	add	r1, sp, #16
  407432:	2202      	movs	r2, #2
  407434:	9403      	str	r4, [sp, #12]
  407436:	9005      	str	r0, [sp, #20]
  407438:	68ac      	ldr	r4, [r5, #8]
  40743a:	9706      	str	r7, [sp, #24]
  40743c:	9607      	str	r6, [sp, #28]
  40743e:	9101      	str	r1, [sp, #4]
  407440:	9202      	str	r2, [sp, #8]
  407442:	b353      	cbz	r3, 40749a <_puts_r+0x82>
  407444:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407446:	f013 0f01 	tst.w	r3, #1
  40744a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40744e:	b29a      	uxth	r2, r3
  407450:	d101      	bne.n	407456 <_puts_r+0x3e>
  407452:	0590      	lsls	r0, r2, #22
  407454:	d525      	bpl.n	4074a2 <_puts_r+0x8a>
  407456:	0491      	lsls	r1, r2, #18
  407458:	d406      	bmi.n	407468 <_puts_r+0x50>
  40745a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40745c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  407460:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  407464:	81a3      	strh	r3, [r4, #12]
  407466:	6662      	str	r2, [r4, #100]	; 0x64
  407468:	4628      	mov	r0, r5
  40746a:	aa01      	add	r2, sp, #4
  40746c:	4621      	mov	r1, r4
  40746e:	f002 ff35 	bl	40a2dc <__sfvwrite_r>
  407472:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407474:	2800      	cmp	r0, #0
  407476:	bf0c      	ite	eq
  407478:	250a      	moveq	r5, #10
  40747a:	f04f 35ff 	movne.w	r5, #4294967295
  40747e:	07da      	lsls	r2, r3, #31
  407480:	d402      	bmi.n	407488 <_puts_r+0x70>
  407482:	89a3      	ldrh	r3, [r4, #12]
  407484:	059b      	lsls	r3, r3, #22
  407486:	d502      	bpl.n	40748e <_puts_r+0x76>
  407488:	4628      	mov	r0, r5
  40748a:	b009      	add	sp, #36	; 0x24
  40748c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40748e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407490:	f003 f8da 	bl	40a648 <__retarget_lock_release_recursive>
  407494:	4628      	mov	r0, r5
  407496:	b009      	add	sp, #36	; 0x24
  407498:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40749a:	4628      	mov	r0, r5
  40749c:	f002 fd96 	bl	409fcc <__sinit>
  4074a0:	e7d0      	b.n	407444 <_puts_r+0x2c>
  4074a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4074a4:	f003 f8ce 	bl	40a644 <__retarget_lock_acquire_recursive>
  4074a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4074ac:	b29a      	uxth	r2, r3
  4074ae:	e7d2      	b.n	407456 <_puts_r+0x3e>
  4074b0:	0040c420 	.word	0x0040c420

004074b4 <puts>:
  4074b4:	4b02      	ldr	r3, [pc, #8]	; (4074c0 <puts+0xc>)
  4074b6:	4601      	mov	r1, r0
  4074b8:	6818      	ldr	r0, [r3, #0]
  4074ba:	f7ff bfad 	b.w	407418 <_puts_r>
  4074be:	bf00      	nop
  4074c0:	20400028 	.word	0x20400028

004074c4 <_sbrk_r>:
  4074c4:	b538      	push	{r3, r4, r5, lr}
  4074c6:	4c07      	ldr	r4, [pc, #28]	; (4074e4 <_sbrk_r+0x20>)
  4074c8:	2300      	movs	r3, #0
  4074ca:	4605      	mov	r5, r0
  4074cc:	4608      	mov	r0, r1
  4074ce:	6023      	str	r3, [r4, #0]
  4074d0:	f7fa fe42 	bl	402158 <_sbrk>
  4074d4:	1c43      	adds	r3, r0, #1
  4074d6:	d000      	beq.n	4074da <_sbrk_r+0x16>
  4074d8:	bd38      	pop	{r3, r4, r5, pc}
  4074da:	6823      	ldr	r3, [r4, #0]
  4074dc:	2b00      	cmp	r3, #0
  4074de:	d0fb      	beq.n	4074d8 <_sbrk_r+0x14>
  4074e0:	602b      	str	r3, [r5, #0]
  4074e2:	bd38      	pop	{r3, r4, r5, pc}
  4074e4:	20400e5c 	.word	0x20400e5c

004074e8 <setbuf>:
  4074e8:	2900      	cmp	r1, #0
  4074ea:	bf0c      	ite	eq
  4074ec:	2202      	moveq	r2, #2
  4074ee:	2200      	movne	r2, #0
  4074f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4074f4:	f000 b800 	b.w	4074f8 <setvbuf>

004074f8 <setvbuf>:
  4074f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4074fc:	4c61      	ldr	r4, [pc, #388]	; (407684 <setvbuf+0x18c>)
  4074fe:	6825      	ldr	r5, [r4, #0]
  407500:	b083      	sub	sp, #12
  407502:	4604      	mov	r4, r0
  407504:	460f      	mov	r7, r1
  407506:	4690      	mov	r8, r2
  407508:	461e      	mov	r6, r3
  40750a:	b115      	cbz	r5, 407512 <setvbuf+0x1a>
  40750c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40750e:	2b00      	cmp	r3, #0
  407510:	d064      	beq.n	4075dc <setvbuf+0xe4>
  407512:	f1b8 0f02 	cmp.w	r8, #2
  407516:	d006      	beq.n	407526 <setvbuf+0x2e>
  407518:	f1b8 0f01 	cmp.w	r8, #1
  40751c:	f200 809f 	bhi.w	40765e <setvbuf+0x166>
  407520:	2e00      	cmp	r6, #0
  407522:	f2c0 809c 	blt.w	40765e <setvbuf+0x166>
  407526:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407528:	07d8      	lsls	r0, r3, #31
  40752a:	d534      	bpl.n	407596 <setvbuf+0x9e>
  40752c:	4621      	mov	r1, r4
  40752e:	4628      	mov	r0, r5
  407530:	f002 fcf4 	bl	409f1c <_fflush_r>
  407534:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407536:	b141      	cbz	r1, 40754a <setvbuf+0x52>
  407538:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40753c:	4299      	cmp	r1, r3
  40753e:	d002      	beq.n	407546 <setvbuf+0x4e>
  407540:	4628      	mov	r0, r5
  407542:	f002 fde5 	bl	40a110 <_free_r>
  407546:	2300      	movs	r3, #0
  407548:	6323      	str	r3, [r4, #48]	; 0x30
  40754a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40754e:	2200      	movs	r2, #0
  407550:	61a2      	str	r2, [r4, #24]
  407552:	6062      	str	r2, [r4, #4]
  407554:	061a      	lsls	r2, r3, #24
  407556:	d43a      	bmi.n	4075ce <setvbuf+0xd6>
  407558:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40755c:	f023 0303 	bic.w	r3, r3, #3
  407560:	f1b8 0f02 	cmp.w	r8, #2
  407564:	81a3      	strh	r3, [r4, #12]
  407566:	d01d      	beq.n	4075a4 <setvbuf+0xac>
  407568:	ab01      	add	r3, sp, #4
  40756a:	466a      	mov	r2, sp
  40756c:	4621      	mov	r1, r4
  40756e:	4628      	mov	r0, r5
  407570:	f003 f86c 	bl	40a64c <__swhatbuf_r>
  407574:	89a3      	ldrh	r3, [r4, #12]
  407576:	4318      	orrs	r0, r3
  407578:	81a0      	strh	r0, [r4, #12]
  40757a:	2e00      	cmp	r6, #0
  40757c:	d132      	bne.n	4075e4 <setvbuf+0xec>
  40757e:	9e00      	ldr	r6, [sp, #0]
  407580:	4630      	mov	r0, r6
  407582:	f7ff fb81 	bl	406c88 <malloc>
  407586:	4607      	mov	r7, r0
  407588:	2800      	cmp	r0, #0
  40758a:	d06b      	beq.n	407664 <setvbuf+0x16c>
  40758c:	89a3      	ldrh	r3, [r4, #12]
  40758e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407592:	81a3      	strh	r3, [r4, #12]
  407594:	e028      	b.n	4075e8 <setvbuf+0xf0>
  407596:	89a3      	ldrh	r3, [r4, #12]
  407598:	0599      	lsls	r1, r3, #22
  40759a:	d4c7      	bmi.n	40752c <setvbuf+0x34>
  40759c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40759e:	f003 f851 	bl	40a644 <__retarget_lock_acquire_recursive>
  4075a2:	e7c3      	b.n	40752c <setvbuf+0x34>
  4075a4:	2500      	movs	r5, #0
  4075a6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4075a8:	2600      	movs	r6, #0
  4075aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4075ae:	f043 0302 	orr.w	r3, r3, #2
  4075b2:	2001      	movs	r0, #1
  4075b4:	60a6      	str	r6, [r4, #8]
  4075b6:	07ce      	lsls	r6, r1, #31
  4075b8:	81a3      	strh	r3, [r4, #12]
  4075ba:	6022      	str	r2, [r4, #0]
  4075bc:	6122      	str	r2, [r4, #16]
  4075be:	6160      	str	r0, [r4, #20]
  4075c0:	d401      	bmi.n	4075c6 <setvbuf+0xce>
  4075c2:	0598      	lsls	r0, r3, #22
  4075c4:	d53e      	bpl.n	407644 <setvbuf+0x14c>
  4075c6:	4628      	mov	r0, r5
  4075c8:	b003      	add	sp, #12
  4075ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4075ce:	6921      	ldr	r1, [r4, #16]
  4075d0:	4628      	mov	r0, r5
  4075d2:	f002 fd9d 	bl	40a110 <_free_r>
  4075d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4075da:	e7bd      	b.n	407558 <setvbuf+0x60>
  4075dc:	4628      	mov	r0, r5
  4075de:	f002 fcf5 	bl	409fcc <__sinit>
  4075e2:	e796      	b.n	407512 <setvbuf+0x1a>
  4075e4:	2f00      	cmp	r7, #0
  4075e6:	d0cb      	beq.n	407580 <setvbuf+0x88>
  4075e8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4075ea:	2b00      	cmp	r3, #0
  4075ec:	d033      	beq.n	407656 <setvbuf+0x15e>
  4075ee:	9b00      	ldr	r3, [sp, #0]
  4075f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4075f4:	6027      	str	r7, [r4, #0]
  4075f6:	429e      	cmp	r6, r3
  4075f8:	bf1c      	itt	ne
  4075fa:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4075fe:	81a2      	strhne	r2, [r4, #12]
  407600:	f1b8 0f01 	cmp.w	r8, #1
  407604:	bf04      	itt	eq
  407606:	f042 0201 	orreq.w	r2, r2, #1
  40760a:	81a2      	strheq	r2, [r4, #12]
  40760c:	b292      	uxth	r2, r2
  40760e:	f012 0308 	ands.w	r3, r2, #8
  407612:	6127      	str	r7, [r4, #16]
  407614:	6166      	str	r6, [r4, #20]
  407616:	d00e      	beq.n	407636 <setvbuf+0x13e>
  407618:	07d1      	lsls	r1, r2, #31
  40761a:	d51a      	bpl.n	407652 <setvbuf+0x15a>
  40761c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40761e:	4276      	negs	r6, r6
  407620:	2300      	movs	r3, #0
  407622:	f015 0501 	ands.w	r5, r5, #1
  407626:	61a6      	str	r6, [r4, #24]
  407628:	60a3      	str	r3, [r4, #8]
  40762a:	d009      	beq.n	407640 <setvbuf+0x148>
  40762c:	2500      	movs	r5, #0
  40762e:	4628      	mov	r0, r5
  407630:	b003      	add	sp, #12
  407632:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407636:	60a3      	str	r3, [r4, #8]
  407638:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40763a:	f015 0501 	ands.w	r5, r5, #1
  40763e:	d1f5      	bne.n	40762c <setvbuf+0x134>
  407640:	0593      	lsls	r3, r2, #22
  407642:	d4c0      	bmi.n	4075c6 <setvbuf+0xce>
  407644:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407646:	f002 ffff 	bl	40a648 <__retarget_lock_release_recursive>
  40764a:	4628      	mov	r0, r5
  40764c:	b003      	add	sp, #12
  40764e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407652:	60a6      	str	r6, [r4, #8]
  407654:	e7f0      	b.n	407638 <setvbuf+0x140>
  407656:	4628      	mov	r0, r5
  407658:	f002 fcb8 	bl	409fcc <__sinit>
  40765c:	e7c7      	b.n	4075ee <setvbuf+0xf6>
  40765e:	f04f 35ff 	mov.w	r5, #4294967295
  407662:	e7b0      	b.n	4075c6 <setvbuf+0xce>
  407664:	f8dd 9000 	ldr.w	r9, [sp]
  407668:	45b1      	cmp	r9, r6
  40766a:	d004      	beq.n	407676 <setvbuf+0x17e>
  40766c:	4648      	mov	r0, r9
  40766e:	f7ff fb0b 	bl	406c88 <malloc>
  407672:	4607      	mov	r7, r0
  407674:	b920      	cbnz	r0, 407680 <setvbuf+0x188>
  407676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40767a:	f04f 35ff 	mov.w	r5, #4294967295
  40767e:	e792      	b.n	4075a6 <setvbuf+0xae>
  407680:	464e      	mov	r6, r9
  407682:	e783      	b.n	40758c <setvbuf+0x94>
  407684:	20400028 	.word	0x20400028
	...

004076c0 <strlen>:
  4076c0:	f890 f000 	pld	[r0]
  4076c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4076c8:	f020 0107 	bic.w	r1, r0, #7
  4076cc:	f06f 0c00 	mvn.w	ip, #0
  4076d0:	f010 0407 	ands.w	r4, r0, #7
  4076d4:	f891 f020 	pld	[r1, #32]
  4076d8:	f040 8049 	bne.w	40776e <strlen+0xae>
  4076dc:	f04f 0400 	mov.w	r4, #0
  4076e0:	f06f 0007 	mvn.w	r0, #7
  4076e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4076e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4076ec:	f100 0008 	add.w	r0, r0, #8
  4076f0:	fa82 f24c 	uadd8	r2, r2, ip
  4076f4:	faa4 f28c 	sel	r2, r4, ip
  4076f8:	fa83 f34c 	uadd8	r3, r3, ip
  4076fc:	faa2 f38c 	sel	r3, r2, ip
  407700:	bb4b      	cbnz	r3, 407756 <strlen+0x96>
  407702:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407706:	fa82 f24c 	uadd8	r2, r2, ip
  40770a:	f100 0008 	add.w	r0, r0, #8
  40770e:	faa4 f28c 	sel	r2, r4, ip
  407712:	fa83 f34c 	uadd8	r3, r3, ip
  407716:	faa2 f38c 	sel	r3, r2, ip
  40771a:	b9e3      	cbnz	r3, 407756 <strlen+0x96>
  40771c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407720:	fa82 f24c 	uadd8	r2, r2, ip
  407724:	f100 0008 	add.w	r0, r0, #8
  407728:	faa4 f28c 	sel	r2, r4, ip
  40772c:	fa83 f34c 	uadd8	r3, r3, ip
  407730:	faa2 f38c 	sel	r3, r2, ip
  407734:	b97b      	cbnz	r3, 407756 <strlen+0x96>
  407736:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40773a:	f101 0120 	add.w	r1, r1, #32
  40773e:	fa82 f24c 	uadd8	r2, r2, ip
  407742:	f100 0008 	add.w	r0, r0, #8
  407746:	faa4 f28c 	sel	r2, r4, ip
  40774a:	fa83 f34c 	uadd8	r3, r3, ip
  40774e:	faa2 f38c 	sel	r3, r2, ip
  407752:	2b00      	cmp	r3, #0
  407754:	d0c6      	beq.n	4076e4 <strlen+0x24>
  407756:	2a00      	cmp	r2, #0
  407758:	bf04      	itt	eq
  40775a:	3004      	addeq	r0, #4
  40775c:	461a      	moveq	r2, r3
  40775e:	ba12      	rev	r2, r2
  407760:	fab2 f282 	clz	r2, r2
  407764:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407768:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40776c:	4770      	bx	lr
  40776e:	e9d1 2300 	ldrd	r2, r3, [r1]
  407772:	f004 0503 	and.w	r5, r4, #3
  407776:	f1c4 0000 	rsb	r0, r4, #0
  40777a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40777e:	f014 0f04 	tst.w	r4, #4
  407782:	f891 f040 	pld	[r1, #64]	; 0x40
  407786:	fa0c f505 	lsl.w	r5, ip, r5
  40778a:	ea62 0205 	orn	r2, r2, r5
  40778e:	bf1c      	itt	ne
  407790:	ea63 0305 	ornne	r3, r3, r5
  407794:	4662      	movne	r2, ip
  407796:	f04f 0400 	mov.w	r4, #0
  40779a:	e7a9      	b.n	4076f0 <strlen+0x30>

0040779c <_vfprintf_r>:
  40779c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4077a0:	b0c1      	sub	sp, #260	; 0x104
  4077a2:	461d      	mov	r5, r3
  4077a4:	468a      	mov	sl, r1
  4077a6:	4691      	mov	r9, r2
  4077a8:	4604      	mov	r4, r0
  4077aa:	9008      	str	r0, [sp, #32]
  4077ac:	f002 ff38 	bl	40a620 <_localeconv_r>
  4077b0:	6803      	ldr	r3, [r0, #0]
  4077b2:	9315      	str	r3, [sp, #84]	; 0x54
  4077b4:	4618      	mov	r0, r3
  4077b6:	f7ff ff83 	bl	4076c0 <strlen>
  4077ba:	950e      	str	r5, [sp, #56]	; 0x38
  4077bc:	9014      	str	r0, [sp, #80]	; 0x50
  4077be:	b11c      	cbz	r4, 4077c8 <_vfprintf_r+0x2c>
  4077c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4077c2:	2b00      	cmp	r3, #0
  4077c4:	f000 825f 	beq.w	407c86 <_vfprintf_r+0x4ea>
  4077c8:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  4077cc:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  4077d0:	f013 0f01 	tst.w	r3, #1
  4077d4:	b293      	uxth	r3, r2
  4077d6:	d102      	bne.n	4077de <_vfprintf_r+0x42>
  4077d8:	0599      	lsls	r1, r3, #22
  4077da:	f140 8275 	bpl.w	407cc8 <_vfprintf_r+0x52c>
  4077de:	049f      	lsls	r7, r3, #18
  4077e0:	d40a      	bmi.n	4077f8 <_vfprintf_r+0x5c>
  4077e2:	f8da 1064 	ldr.w	r1, [sl, #100]	; 0x64
  4077e6:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  4077ea:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  4077ee:	f8aa 300c 	strh.w	r3, [sl, #12]
  4077f2:	f8ca 1064 	str.w	r1, [sl, #100]	; 0x64
  4077f6:	b29b      	uxth	r3, r3
  4077f8:	071e      	lsls	r6, r3, #28
  4077fa:	f140 8223 	bpl.w	407c44 <_vfprintf_r+0x4a8>
  4077fe:	f8da 2010 	ldr.w	r2, [sl, #16]
  407802:	2a00      	cmp	r2, #0
  407804:	f000 821e 	beq.w	407c44 <_vfprintf_r+0x4a8>
  407808:	f003 021a 	and.w	r2, r3, #26
  40780c:	2a0a      	cmp	r2, #10
  40780e:	f000 823e 	beq.w	407c8e <_vfprintf_r+0x4f2>
  407812:	2300      	movs	r3, #0
  407814:	4618      	mov	r0, r3
  407816:	9311      	str	r3, [sp, #68]	; 0x44
  407818:	9313      	str	r3, [sp, #76]	; 0x4c
  40781a:	9312      	str	r3, [sp, #72]	; 0x48
  40781c:	9325      	str	r3, [sp, #148]	; 0x94
  40781e:	9324      	str	r3, [sp, #144]	; 0x90
  407820:	9318      	str	r3, [sp, #96]	; 0x60
  407822:	9319      	str	r3, [sp, #100]	; 0x64
  407824:	930b      	str	r3, [sp, #44]	; 0x2c
  407826:	ab30      	add	r3, sp, #192	; 0xc0
  407828:	9323      	str	r3, [sp, #140]	; 0x8c
  40782a:	4698      	mov	r8, r3
  40782c:	9016      	str	r0, [sp, #88]	; 0x58
  40782e:	9017      	str	r0, [sp, #92]	; 0x5c
  407830:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  407834:	f899 3000 	ldrb.w	r3, [r9]
  407838:	464c      	mov	r4, r9
  40783a:	b1eb      	cbz	r3, 407878 <_vfprintf_r+0xdc>
  40783c:	2b25      	cmp	r3, #37	; 0x25
  40783e:	d102      	bne.n	407846 <_vfprintf_r+0xaa>
  407840:	e01a      	b.n	407878 <_vfprintf_r+0xdc>
  407842:	2b25      	cmp	r3, #37	; 0x25
  407844:	d003      	beq.n	40784e <_vfprintf_r+0xb2>
  407846:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40784a:	2b00      	cmp	r3, #0
  40784c:	d1f9      	bne.n	407842 <_vfprintf_r+0xa6>
  40784e:	eba4 0509 	sub.w	r5, r4, r9
  407852:	b18d      	cbz	r5, 407878 <_vfprintf_r+0xdc>
  407854:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407856:	9a25      	ldr	r2, [sp, #148]	; 0x94
  407858:	f8c8 9000 	str.w	r9, [r8]
  40785c:	3301      	adds	r3, #1
  40785e:	442a      	add	r2, r5
  407860:	2b07      	cmp	r3, #7
  407862:	f8c8 5004 	str.w	r5, [r8, #4]
  407866:	9225      	str	r2, [sp, #148]	; 0x94
  407868:	9324      	str	r3, [sp, #144]	; 0x90
  40786a:	f300 8201 	bgt.w	407c70 <_vfprintf_r+0x4d4>
  40786e:	f108 0808 	add.w	r8, r8, #8
  407872:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407874:	442b      	add	r3, r5
  407876:	930b      	str	r3, [sp, #44]	; 0x2c
  407878:	7823      	ldrb	r3, [r4, #0]
  40787a:	2b00      	cmp	r3, #0
  40787c:	f000 83f0 	beq.w	408060 <_vfprintf_r+0x8c4>
  407880:	2300      	movs	r3, #0
  407882:	461a      	mov	r2, r3
  407884:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  407888:	4619      	mov	r1, r3
  40788a:	930c      	str	r3, [sp, #48]	; 0x30
  40788c:	469b      	mov	fp, r3
  40788e:	7866      	ldrb	r6, [r4, #1]
  407890:	f04f 33ff 	mov.w	r3, #4294967295
  407894:	f104 0901 	add.w	r9, r4, #1
  407898:	9309      	str	r3, [sp, #36]	; 0x24
  40789a:	f109 0901 	add.w	r9, r9, #1
  40789e:	f1a6 0320 	sub.w	r3, r6, #32
  4078a2:	2b58      	cmp	r3, #88	; 0x58
  4078a4:	f200 83bf 	bhi.w	408026 <_vfprintf_r+0x88a>
  4078a8:	e8df f013 	tbh	[pc, r3, lsl #1]
  4078ac:	03bd02e0 	.word	0x03bd02e0
  4078b0:	034f03bd 	.word	0x034f03bd
  4078b4:	03bd03bd 	.word	0x03bd03bd
  4078b8:	03bd03bd 	.word	0x03bd03bd
  4078bc:	03bd03bd 	.word	0x03bd03bd
  4078c0:	03080354 	.word	0x03080354
  4078c4:	021a03bd 	.word	0x021a03bd
  4078c8:	03bd02e8 	.word	0x03bd02e8
  4078cc:	033a0303 	.word	0x033a0303
  4078d0:	033a033a 	.word	0x033a033a
  4078d4:	033a033a 	.word	0x033a033a
  4078d8:	033a033a 	.word	0x033a033a
  4078dc:	033a033a 	.word	0x033a033a
  4078e0:	03bd03bd 	.word	0x03bd03bd
  4078e4:	03bd03bd 	.word	0x03bd03bd
  4078e8:	03bd03bd 	.word	0x03bd03bd
  4078ec:	03bd03bd 	.word	0x03bd03bd
  4078f0:	03bd03bd 	.word	0x03bd03bd
  4078f4:	03620349 	.word	0x03620349
  4078f8:	036203bd 	.word	0x036203bd
  4078fc:	03bd03bd 	.word	0x03bd03bd
  407900:	03bd03bd 	.word	0x03bd03bd
  407904:	03bd03a2 	.word	0x03bd03a2
  407908:	006f03bd 	.word	0x006f03bd
  40790c:	03bd03bd 	.word	0x03bd03bd
  407910:	03bd03bd 	.word	0x03bd03bd
  407914:	005903bd 	.word	0x005903bd
  407918:	03bd03bd 	.word	0x03bd03bd
  40791c:	03bd031e 	.word	0x03bd031e
  407920:	03bd03bd 	.word	0x03bd03bd
  407924:	03bd03bd 	.word	0x03bd03bd
  407928:	03bd03bd 	.word	0x03bd03bd
  40792c:	03bd03bd 	.word	0x03bd03bd
  407930:	032403bd 	.word	0x032403bd
  407934:	03620273 	.word	0x03620273
  407938:	03620362 	.word	0x03620362
  40793c:	027302b7 	.word	0x027302b7
  407940:	03bd03bd 	.word	0x03bd03bd
  407944:	03bd02bc 	.word	0x03bd02bc
  407948:	007102c9 	.word	0x007102c9
  40794c:	0247030d 	.word	0x0247030d
  407950:	025203bd 	.word	0x025203bd
  407954:	005b03bd 	.word	0x005b03bd
  407958:	03bd03bd 	.word	0x03bd03bd
  40795c:	021f      	.short	0x021f
  40795e:	f04b 0b10 	orr.w	fp, fp, #16
  407962:	f01b 0f20 	tst.w	fp, #32
  407966:	f040 8353 	bne.w	408010 <_vfprintf_r+0x874>
  40796a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40796c:	f01b 0f10 	tst.w	fp, #16
  407970:	4613      	mov	r3, r2
  407972:	f040 85b4 	bne.w	4084de <_vfprintf_r+0xd42>
  407976:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40797a:	f000 85b0 	beq.w	4084de <_vfprintf_r+0xd42>
  40797e:	8814      	ldrh	r4, [r2, #0]
  407980:	3204      	adds	r2, #4
  407982:	2500      	movs	r5, #0
  407984:	2301      	movs	r3, #1
  407986:	920e      	str	r2, [sp, #56]	; 0x38
  407988:	e014      	b.n	4079b4 <_vfprintf_r+0x218>
  40798a:	f04b 0b10 	orr.w	fp, fp, #16
  40798e:	f01b 0320 	ands.w	r3, fp, #32
  407992:	f040 8332 	bne.w	407ffa <_vfprintf_r+0x85e>
  407996:	f01b 0210 	ands.w	r2, fp, #16
  40799a:	f040 8589 	bne.w	4084b0 <_vfprintf_r+0xd14>
  40799e:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4079a2:	f000 8585 	beq.w	4084b0 <_vfprintf_r+0xd14>
  4079a6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4079a8:	4613      	mov	r3, r2
  4079aa:	460a      	mov	r2, r1
  4079ac:	3204      	adds	r2, #4
  4079ae:	880c      	ldrh	r4, [r1, #0]
  4079b0:	920e      	str	r2, [sp, #56]	; 0x38
  4079b2:	2500      	movs	r5, #0
  4079b4:	f04f 0a00 	mov.w	sl, #0
  4079b8:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4079bc:	9909      	ldr	r1, [sp, #36]	; 0x24
  4079be:	1c4a      	adds	r2, r1, #1
  4079c0:	f000 820b 	beq.w	407dda <_vfprintf_r+0x63e>
  4079c4:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  4079c8:	9206      	str	r2, [sp, #24]
  4079ca:	ea54 0205 	orrs.w	r2, r4, r5
  4079ce:	f040 820a 	bne.w	407de6 <_vfprintf_r+0x64a>
  4079d2:	2900      	cmp	r1, #0
  4079d4:	f040 846f 	bne.w	4082b6 <_vfprintf_r+0xb1a>
  4079d8:	2b00      	cmp	r3, #0
  4079da:	f040 852d 	bne.w	408438 <_vfprintf_r+0xc9c>
  4079de:	f01b 0301 	ands.w	r3, fp, #1
  4079e2:	930d      	str	r3, [sp, #52]	; 0x34
  4079e4:	f000 8668 	beq.w	4086b8 <_vfprintf_r+0xf1c>
  4079e8:	af40      	add	r7, sp, #256	; 0x100
  4079ea:	2330      	movs	r3, #48	; 0x30
  4079ec:	f807 3d41 	strb.w	r3, [r7, #-65]!
  4079f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4079f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4079f4:	4293      	cmp	r3, r2
  4079f6:	bfb8      	it	lt
  4079f8:	4613      	movlt	r3, r2
  4079fa:	9307      	str	r3, [sp, #28]
  4079fc:	2300      	movs	r3, #0
  4079fe:	9310      	str	r3, [sp, #64]	; 0x40
  407a00:	f1ba 0f00 	cmp.w	sl, #0
  407a04:	d002      	beq.n	407a0c <_vfprintf_r+0x270>
  407a06:	9b07      	ldr	r3, [sp, #28]
  407a08:	3301      	adds	r3, #1
  407a0a:	9307      	str	r3, [sp, #28]
  407a0c:	9b06      	ldr	r3, [sp, #24]
  407a0e:	f013 0302 	ands.w	r3, r3, #2
  407a12:	930f      	str	r3, [sp, #60]	; 0x3c
  407a14:	d002      	beq.n	407a1c <_vfprintf_r+0x280>
  407a16:	9b07      	ldr	r3, [sp, #28]
  407a18:	3302      	adds	r3, #2
  407a1a:	9307      	str	r3, [sp, #28]
  407a1c:	9b06      	ldr	r3, [sp, #24]
  407a1e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  407a22:	f040 831b 	bne.w	40805c <_vfprintf_r+0x8c0>
  407a26:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407a28:	9a07      	ldr	r2, [sp, #28]
  407a2a:	eba3 0b02 	sub.w	fp, r3, r2
  407a2e:	f1bb 0f00 	cmp.w	fp, #0
  407a32:	f340 8313 	ble.w	40805c <_vfprintf_r+0x8c0>
  407a36:	f1bb 0f10 	cmp.w	fp, #16
  407a3a:	9925      	ldr	r1, [sp, #148]	; 0x94
  407a3c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407a3e:	dd28      	ble.n	407a92 <_vfprintf_r+0x2f6>
  407a40:	4643      	mov	r3, r8
  407a42:	2410      	movs	r4, #16
  407a44:	46a8      	mov	r8, r5
  407a46:	f8dd a020 	ldr.w	sl, [sp, #32]
  407a4a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407a4c:	e006      	b.n	407a5c <_vfprintf_r+0x2c0>
  407a4e:	f1ab 0b10 	sub.w	fp, fp, #16
  407a52:	f1bb 0f10 	cmp.w	fp, #16
  407a56:	f103 0308 	add.w	r3, r3, #8
  407a5a:	dd18      	ble.n	407a8e <_vfprintf_r+0x2f2>
  407a5c:	3201      	adds	r2, #1
  407a5e:	48b9      	ldr	r0, [pc, #740]	; (407d44 <_vfprintf_r+0x5a8>)
  407a60:	9224      	str	r2, [sp, #144]	; 0x90
  407a62:	3110      	adds	r1, #16
  407a64:	2a07      	cmp	r2, #7
  407a66:	9125      	str	r1, [sp, #148]	; 0x94
  407a68:	e883 0011 	stmia.w	r3, {r0, r4}
  407a6c:	ddef      	ble.n	407a4e <_vfprintf_r+0x2b2>
  407a6e:	aa23      	add	r2, sp, #140	; 0x8c
  407a70:	4629      	mov	r1, r5
  407a72:	4650      	mov	r0, sl
  407a74:	f003 fc3c 	bl	40b2f0 <__sprint_r>
  407a78:	2800      	cmp	r0, #0
  407a7a:	f040 836a 	bne.w	408152 <_vfprintf_r+0x9b6>
  407a7e:	f1ab 0b10 	sub.w	fp, fp, #16
  407a82:	f1bb 0f10 	cmp.w	fp, #16
  407a86:	9925      	ldr	r1, [sp, #148]	; 0x94
  407a88:	9a24      	ldr	r2, [sp, #144]	; 0x90
  407a8a:	ab30      	add	r3, sp, #192	; 0xc0
  407a8c:	dce6      	bgt.n	407a5c <_vfprintf_r+0x2c0>
  407a8e:	4645      	mov	r5, r8
  407a90:	4698      	mov	r8, r3
  407a92:	3201      	adds	r2, #1
  407a94:	4bab      	ldr	r3, [pc, #684]	; (407d44 <_vfprintf_r+0x5a8>)
  407a96:	9224      	str	r2, [sp, #144]	; 0x90
  407a98:	eb0b 0401 	add.w	r4, fp, r1
  407a9c:	2a07      	cmp	r2, #7
  407a9e:	9425      	str	r4, [sp, #148]	; 0x94
  407aa0:	e888 0808 	stmia.w	r8, {r3, fp}
  407aa4:	f300 84cd 	bgt.w	408442 <_vfprintf_r+0xca6>
  407aa8:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407aac:	f108 0808 	add.w	r8, r8, #8
  407ab0:	f1ba 0f00 	cmp.w	sl, #0
  407ab4:	d00e      	beq.n	407ad4 <_vfprintf_r+0x338>
  407ab6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407ab8:	3301      	adds	r3, #1
  407aba:	3401      	adds	r4, #1
  407abc:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  407ac0:	2201      	movs	r2, #1
  407ac2:	2b07      	cmp	r3, #7
  407ac4:	9425      	str	r4, [sp, #148]	; 0x94
  407ac6:	9324      	str	r3, [sp, #144]	; 0x90
  407ac8:	e888 0006 	stmia.w	r8, {r1, r2}
  407acc:	f300 840a 	bgt.w	4082e4 <_vfprintf_r+0xb48>
  407ad0:	f108 0808 	add.w	r8, r8, #8
  407ad4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  407ad6:	b16b      	cbz	r3, 407af4 <_vfprintf_r+0x358>
  407ad8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407ada:	3301      	adds	r3, #1
  407adc:	3402      	adds	r4, #2
  407ade:	a91c      	add	r1, sp, #112	; 0x70
  407ae0:	2202      	movs	r2, #2
  407ae2:	2b07      	cmp	r3, #7
  407ae4:	9425      	str	r4, [sp, #148]	; 0x94
  407ae6:	9324      	str	r3, [sp, #144]	; 0x90
  407ae8:	e888 0006 	stmia.w	r8, {r1, r2}
  407aec:	f300 8406 	bgt.w	4082fc <_vfprintf_r+0xb60>
  407af0:	f108 0808 	add.w	r8, r8, #8
  407af4:	2d80      	cmp	r5, #128	; 0x80
  407af6:	f000 832e 	beq.w	408156 <_vfprintf_r+0x9ba>
  407afa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407afc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407afe:	eba3 0a02 	sub.w	sl, r3, r2
  407b02:	f1ba 0f00 	cmp.w	sl, #0
  407b06:	dd3b      	ble.n	407b80 <_vfprintf_r+0x3e4>
  407b08:	f1ba 0f10 	cmp.w	sl, #16
  407b0c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407b0e:	4d8e      	ldr	r5, [pc, #568]	; (407d48 <_vfprintf_r+0x5ac>)
  407b10:	dd2b      	ble.n	407b6a <_vfprintf_r+0x3ce>
  407b12:	4642      	mov	r2, r8
  407b14:	4621      	mov	r1, r4
  407b16:	46b0      	mov	r8, r6
  407b18:	f04f 0b10 	mov.w	fp, #16
  407b1c:	462e      	mov	r6, r5
  407b1e:	9c08      	ldr	r4, [sp, #32]
  407b20:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  407b22:	e006      	b.n	407b32 <_vfprintf_r+0x396>
  407b24:	f1aa 0a10 	sub.w	sl, sl, #16
  407b28:	f1ba 0f10 	cmp.w	sl, #16
  407b2c:	f102 0208 	add.w	r2, r2, #8
  407b30:	dd17      	ble.n	407b62 <_vfprintf_r+0x3c6>
  407b32:	3301      	adds	r3, #1
  407b34:	3110      	adds	r1, #16
  407b36:	2b07      	cmp	r3, #7
  407b38:	9125      	str	r1, [sp, #148]	; 0x94
  407b3a:	9324      	str	r3, [sp, #144]	; 0x90
  407b3c:	e882 0840 	stmia.w	r2, {r6, fp}
  407b40:	ddf0      	ble.n	407b24 <_vfprintf_r+0x388>
  407b42:	aa23      	add	r2, sp, #140	; 0x8c
  407b44:	4629      	mov	r1, r5
  407b46:	4620      	mov	r0, r4
  407b48:	f003 fbd2 	bl	40b2f0 <__sprint_r>
  407b4c:	2800      	cmp	r0, #0
  407b4e:	f040 8300 	bne.w	408152 <_vfprintf_r+0x9b6>
  407b52:	f1aa 0a10 	sub.w	sl, sl, #16
  407b56:	f1ba 0f10 	cmp.w	sl, #16
  407b5a:	9925      	ldr	r1, [sp, #148]	; 0x94
  407b5c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407b5e:	aa30      	add	r2, sp, #192	; 0xc0
  407b60:	dce7      	bgt.n	407b32 <_vfprintf_r+0x396>
  407b62:	4635      	mov	r5, r6
  407b64:	460c      	mov	r4, r1
  407b66:	4646      	mov	r6, r8
  407b68:	4690      	mov	r8, r2
  407b6a:	3301      	adds	r3, #1
  407b6c:	4454      	add	r4, sl
  407b6e:	2b07      	cmp	r3, #7
  407b70:	9425      	str	r4, [sp, #148]	; 0x94
  407b72:	9324      	str	r3, [sp, #144]	; 0x90
  407b74:	e888 0420 	stmia.w	r8, {r5, sl}
  407b78:	f300 83a9 	bgt.w	4082ce <_vfprintf_r+0xb32>
  407b7c:	f108 0808 	add.w	r8, r8, #8
  407b80:	9b06      	ldr	r3, [sp, #24]
  407b82:	05db      	lsls	r3, r3, #23
  407b84:	f100 8285 	bmi.w	408092 <_vfprintf_r+0x8f6>
  407b88:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407b8a:	990d      	ldr	r1, [sp, #52]	; 0x34
  407b8c:	f8c8 7000 	str.w	r7, [r8]
  407b90:	3301      	adds	r3, #1
  407b92:	440c      	add	r4, r1
  407b94:	2b07      	cmp	r3, #7
  407b96:	9425      	str	r4, [sp, #148]	; 0x94
  407b98:	f8c8 1004 	str.w	r1, [r8, #4]
  407b9c:	9324      	str	r3, [sp, #144]	; 0x90
  407b9e:	f300 8375 	bgt.w	40828c <_vfprintf_r+0xaf0>
  407ba2:	f108 0808 	add.w	r8, r8, #8
  407ba6:	9b06      	ldr	r3, [sp, #24]
  407ba8:	0759      	lsls	r1, r3, #29
  407baa:	d53b      	bpl.n	407c24 <_vfprintf_r+0x488>
  407bac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  407bae:	9a07      	ldr	r2, [sp, #28]
  407bb0:	1a9d      	subs	r5, r3, r2
  407bb2:	2d00      	cmp	r5, #0
  407bb4:	dd36      	ble.n	407c24 <_vfprintf_r+0x488>
  407bb6:	2d10      	cmp	r5, #16
  407bb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bba:	dd21      	ble.n	407c00 <_vfprintf_r+0x464>
  407bbc:	2610      	movs	r6, #16
  407bbe:	9f08      	ldr	r7, [sp, #32]
  407bc0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  407bc4:	e004      	b.n	407bd0 <_vfprintf_r+0x434>
  407bc6:	3d10      	subs	r5, #16
  407bc8:	2d10      	cmp	r5, #16
  407bca:	f108 0808 	add.w	r8, r8, #8
  407bce:	dd17      	ble.n	407c00 <_vfprintf_r+0x464>
  407bd0:	3301      	adds	r3, #1
  407bd2:	4a5c      	ldr	r2, [pc, #368]	; (407d44 <_vfprintf_r+0x5a8>)
  407bd4:	9324      	str	r3, [sp, #144]	; 0x90
  407bd6:	3410      	adds	r4, #16
  407bd8:	2b07      	cmp	r3, #7
  407bda:	9425      	str	r4, [sp, #148]	; 0x94
  407bdc:	e888 0044 	stmia.w	r8, {r2, r6}
  407be0:	ddf1      	ble.n	407bc6 <_vfprintf_r+0x42a>
  407be2:	aa23      	add	r2, sp, #140	; 0x8c
  407be4:	4651      	mov	r1, sl
  407be6:	4638      	mov	r0, r7
  407be8:	f003 fb82 	bl	40b2f0 <__sprint_r>
  407bec:	2800      	cmp	r0, #0
  407bee:	f040 823f 	bne.w	408070 <_vfprintf_r+0x8d4>
  407bf2:	3d10      	subs	r5, #16
  407bf4:	2d10      	cmp	r5, #16
  407bf6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407bf8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407bfa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407bfe:	dce7      	bgt.n	407bd0 <_vfprintf_r+0x434>
  407c00:	3301      	adds	r3, #1
  407c02:	4a50      	ldr	r2, [pc, #320]	; (407d44 <_vfprintf_r+0x5a8>)
  407c04:	9324      	str	r3, [sp, #144]	; 0x90
  407c06:	442c      	add	r4, r5
  407c08:	2b07      	cmp	r3, #7
  407c0a:	9425      	str	r4, [sp, #148]	; 0x94
  407c0c:	e888 0024 	stmia.w	r8, {r2, r5}
  407c10:	dd08      	ble.n	407c24 <_vfprintf_r+0x488>
  407c12:	aa23      	add	r2, sp, #140	; 0x8c
  407c14:	990a      	ldr	r1, [sp, #40]	; 0x28
  407c16:	9808      	ldr	r0, [sp, #32]
  407c18:	f003 fb6a 	bl	40b2f0 <__sprint_r>
  407c1c:	2800      	cmp	r0, #0
  407c1e:	f040 8347 	bne.w	4082b0 <_vfprintf_r+0xb14>
  407c22:	9c25      	ldr	r4, [sp, #148]	; 0x94
  407c24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407c26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407c28:	9907      	ldr	r1, [sp, #28]
  407c2a:	428a      	cmp	r2, r1
  407c2c:	bfac      	ite	ge
  407c2e:	189b      	addge	r3, r3, r2
  407c30:	185b      	addlt	r3, r3, r1
  407c32:	930b      	str	r3, [sp, #44]	; 0x2c
  407c34:	2c00      	cmp	r4, #0
  407c36:	f040 8333 	bne.w	4082a0 <_vfprintf_r+0xb04>
  407c3a:	2300      	movs	r3, #0
  407c3c:	9324      	str	r3, [sp, #144]	; 0x90
  407c3e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407c42:	e5f7      	b.n	407834 <_vfprintf_r+0x98>
  407c44:	4651      	mov	r1, sl
  407c46:	9808      	ldr	r0, [sp, #32]
  407c48:	f001 f896 	bl	408d78 <__swsetup_r>
  407c4c:	2800      	cmp	r0, #0
  407c4e:	d038      	beq.n	407cc2 <_vfprintf_r+0x526>
  407c50:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  407c54:	07dd      	lsls	r5, r3, #31
  407c56:	d404      	bmi.n	407c62 <_vfprintf_r+0x4c6>
  407c58:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  407c5c:	059c      	lsls	r4, r3, #22
  407c5e:	f140 85ca 	bpl.w	4087f6 <_vfprintf_r+0x105a>
  407c62:	f04f 33ff 	mov.w	r3, #4294967295
  407c66:	930b      	str	r3, [sp, #44]	; 0x2c
  407c68:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407c6a:	b041      	add	sp, #260	; 0x104
  407c6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c70:	aa23      	add	r2, sp, #140	; 0x8c
  407c72:	990a      	ldr	r1, [sp, #40]	; 0x28
  407c74:	9808      	ldr	r0, [sp, #32]
  407c76:	f003 fb3b 	bl	40b2f0 <__sprint_r>
  407c7a:	2800      	cmp	r0, #0
  407c7c:	f040 8318 	bne.w	4082b0 <_vfprintf_r+0xb14>
  407c80:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  407c84:	e5f5      	b.n	407872 <_vfprintf_r+0xd6>
  407c86:	9808      	ldr	r0, [sp, #32]
  407c88:	f002 f9a0 	bl	409fcc <__sinit>
  407c8c:	e59c      	b.n	4077c8 <_vfprintf_r+0x2c>
  407c8e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
  407c92:	2a00      	cmp	r2, #0
  407c94:	f6ff adbd 	blt.w	407812 <_vfprintf_r+0x76>
  407c98:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
  407c9c:	07d0      	lsls	r0, r2, #31
  407c9e:	d405      	bmi.n	407cac <_vfprintf_r+0x510>
  407ca0:	0599      	lsls	r1, r3, #22
  407ca2:	d403      	bmi.n	407cac <_vfprintf_r+0x510>
  407ca4:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407ca8:	f002 fcce 	bl	40a648 <__retarget_lock_release_recursive>
  407cac:	462b      	mov	r3, r5
  407cae:	464a      	mov	r2, r9
  407cb0:	4651      	mov	r1, sl
  407cb2:	9808      	ldr	r0, [sp, #32]
  407cb4:	f001 f81e 	bl	408cf4 <__sbprintf>
  407cb8:	900b      	str	r0, [sp, #44]	; 0x2c
  407cba:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407cbc:	b041      	add	sp, #260	; 0x104
  407cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407cc2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  407cc6:	e59f      	b.n	407808 <_vfprintf_r+0x6c>
  407cc8:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  407ccc:	f002 fcba 	bl	40a644 <__retarget_lock_acquire_recursive>
  407cd0:	f9ba 200c 	ldrsh.w	r2, [sl, #12]
  407cd4:	b293      	uxth	r3, r2
  407cd6:	e582      	b.n	4077de <_vfprintf_r+0x42>
  407cd8:	980c      	ldr	r0, [sp, #48]	; 0x30
  407cda:	930e      	str	r3, [sp, #56]	; 0x38
  407cdc:	4240      	negs	r0, r0
  407cde:	900c      	str	r0, [sp, #48]	; 0x30
  407ce0:	f04b 0b04 	orr.w	fp, fp, #4
  407ce4:	f899 6000 	ldrb.w	r6, [r9]
  407ce8:	e5d7      	b.n	40789a <_vfprintf_r+0xfe>
  407cea:	2a00      	cmp	r2, #0
  407cec:	f040 87df 	bne.w	408cae <_vfprintf_r+0x1512>
  407cf0:	4b16      	ldr	r3, [pc, #88]	; (407d4c <_vfprintf_r+0x5b0>)
  407cf2:	9318      	str	r3, [sp, #96]	; 0x60
  407cf4:	f01b 0f20 	tst.w	fp, #32
  407cf8:	f040 84b9 	bne.w	40866e <_vfprintf_r+0xed2>
  407cfc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407cfe:	f01b 0f10 	tst.w	fp, #16
  407d02:	4613      	mov	r3, r2
  407d04:	f040 83dc 	bne.w	4084c0 <_vfprintf_r+0xd24>
  407d08:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407d0c:	f000 83d8 	beq.w	4084c0 <_vfprintf_r+0xd24>
  407d10:	3304      	adds	r3, #4
  407d12:	8814      	ldrh	r4, [r2, #0]
  407d14:	930e      	str	r3, [sp, #56]	; 0x38
  407d16:	2500      	movs	r5, #0
  407d18:	f01b 0f01 	tst.w	fp, #1
  407d1c:	f000 8322 	beq.w	408364 <_vfprintf_r+0xbc8>
  407d20:	ea54 0305 	orrs.w	r3, r4, r5
  407d24:	f000 831e 	beq.w	408364 <_vfprintf_r+0xbc8>
  407d28:	2330      	movs	r3, #48	; 0x30
  407d2a:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  407d2e:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  407d32:	f04b 0b02 	orr.w	fp, fp, #2
  407d36:	2302      	movs	r3, #2
  407d38:	e63c      	b.n	4079b4 <_vfprintf_r+0x218>
  407d3a:	f04b 0b20 	orr.w	fp, fp, #32
  407d3e:	f899 6000 	ldrb.w	r6, [r9]
  407d42:	e5aa      	b.n	40789a <_vfprintf_r+0xfe>
  407d44:	0040c468 	.word	0x0040c468
  407d48:	0040c478 	.word	0x0040c478
  407d4c:	0040c448 	.word	0x0040c448
  407d50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407d52:	6817      	ldr	r7, [r2, #0]
  407d54:	2400      	movs	r4, #0
  407d56:	f88d 406f 	strb.w	r4, [sp, #111]	; 0x6f
  407d5a:	1d15      	adds	r5, r2, #4
  407d5c:	2f00      	cmp	r7, #0
  407d5e:	f000 864e 	beq.w	4089fe <_vfprintf_r+0x1262>
  407d62:	9a09      	ldr	r2, [sp, #36]	; 0x24
  407d64:	1c53      	adds	r3, r2, #1
  407d66:	f000 85cc 	beq.w	408902 <_vfprintf_r+0x1166>
  407d6a:	4621      	mov	r1, r4
  407d6c:	4638      	mov	r0, r7
  407d6e:	f002 fce7 	bl	40a740 <memchr>
  407d72:	2800      	cmp	r0, #0
  407d74:	f000 8697 	beq.w	408aa6 <_vfprintf_r+0x130a>
  407d78:	1bc3      	subs	r3, r0, r7
  407d7a:	930d      	str	r3, [sp, #52]	; 0x34
  407d7c:	9409      	str	r4, [sp, #36]	; 0x24
  407d7e:	950e      	str	r5, [sp, #56]	; 0x38
  407d80:	f8cd b018 	str.w	fp, [sp, #24]
  407d84:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  407d88:	9307      	str	r3, [sp, #28]
  407d8a:	9410      	str	r4, [sp, #64]	; 0x40
  407d8c:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407d90:	e636      	b.n	407a00 <_vfprintf_r+0x264>
  407d92:	2a00      	cmp	r2, #0
  407d94:	f040 8796 	bne.w	408cc4 <_vfprintf_r+0x1528>
  407d98:	f01b 0f20 	tst.w	fp, #32
  407d9c:	f040 845a 	bne.w	408654 <_vfprintf_r+0xeb8>
  407da0:	f01b 0f10 	tst.w	fp, #16
  407da4:	f040 83a2 	bne.w	4084ec <_vfprintf_r+0xd50>
  407da8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407dac:	f000 839e 	beq.w	4084ec <_vfprintf_r+0xd50>
  407db0:	990e      	ldr	r1, [sp, #56]	; 0x38
  407db2:	f9b1 4000 	ldrsh.w	r4, [r1]
  407db6:	3104      	adds	r1, #4
  407db8:	17e5      	asrs	r5, r4, #31
  407dba:	4622      	mov	r2, r4
  407dbc:	462b      	mov	r3, r5
  407dbe:	910e      	str	r1, [sp, #56]	; 0x38
  407dc0:	2a00      	cmp	r2, #0
  407dc2:	f173 0300 	sbcs.w	r3, r3, #0
  407dc6:	f2c0 8487 	blt.w	4086d8 <_vfprintf_r+0xf3c>
  407dca:	9909      	ldr	r1, [sp, #36]	; 0x24
  407dcc:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407dd0:	1c4a      	adds	r2, r1, #1
  407dd2:	f04f 0301 	mov.w	r3, #1
  407dd6:	f47f adf5 	bne.w	4079c4 <_vfprintf_r+0x228>
  407dda:	ea54 0205 	orrs.w	r2, r4, r5
  407dde:	f000 826c 	beq.w	4082ba <_vfprintf_r+0xb1e>
  407de2:	f8cd b018 	str.w	fp, [sp, #24]
  407de6:	2b01      	cmp	r3, #1
  407de8:	f000 8308 	beq.w	4083fc <_vfprintf_r+0xc60>
  407dec:	2b02      	cmp	r3, #2
  407dee:	f040 8295 	bne.w	40831c <_vfprintf_r+0xb80>
  407df2:	9818      	ldr	r0, [sp, #96]	; 0x60
  407df4:	af30      	add	r7, sp, #192	; 0xc0
  407df6:	0923      	lsrs	r3, r4, #4
  407df8:	f004 010f 	and.w	r1, r4, #15
  407dfc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  407e00:	092a      	lsrs	r2, r5, #4
  407e02:	461c      	mov	r4, r3
  407e04:	4615      	mov	r5, r2
  407e06:	5c43      	ldrb	r3, [r0, r1]
  407e08:	f807 3d01 	strb.w	r3, [r7, #-1]!
  407e0c:	ea54 0305 	orrs.w	r3, r4, r5
  407e10:	d1f1      	bne.n	407df6 <_vfprintf_r+0x65a>
  407e12:	ab30      	add	r3, sp, #192	; 0xc0
  407e14:	1bdb      	subs	r3, r3, r7
  407e16:	930d      	str	r3, [sp, #52]	; 0x34
  407e18:	e5ea      	b.n	4079f0 <_vfprintf_r+0x254>
  407e1a:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  407e1e:	f899 6000 	ldrb.w	r6, [r9]
  407e22:	e53a      	b.n	40789a <_vfprintf_r+0xfe>
  407e24:	f899 6000 	ldrb.w	r6, [r9]
  407e28:	2e6c      	cmp	r6, #108	; 0x6c
  407e2a:	bf03      	ittte	eq
  407e2c:	f899 6001 	ldrbeq.w	r6, [r9, #1]
  407e30:	f04b 0b20 	orreq.w	fp, fp, #32
  407e34:	f109 0901 	addeq.w	r9, r9, #1
  407e38:	f04b 0b10 	orrne.w	fp, fp, #16
  407e3c:	e52d      	b.n	40789a <_vfprintf_r+0xfe>
  407e3e:	2a00      	cmp	r2, #0
  407e40:	f040 874c 	bne.w	408cdc <_vfprintf_r+0x1540>
  407e44:	f01b 0f20 	tst.w	fp, #32
  407e48:	f040 853f 	bne.w	4088ca <_vfprintf_r+0x112e>
  407e4c:	f01b 0f10 	tst.w	fp, #16
  407e50:	f040 80fc 	bne.w	40804c <_vfprintf_r+0x8b0>
  407e54:	f01b 0f40 	tst.w	fp, #64	; 0x40
  407e58:	f000 80f8 	beq.w	40804c <_vfprintf_r+0x8b0>
  407e5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407e5e:	6813      	ldr	r3, [r2, #0]
  407e60:	3204      	adds	r2, #4
  407e62:	920e      	str	r2, [sp, #56]	; 0x38
  407e64:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  407e68:	801a      	strh	r2, [r3, #0]
  407e6a:	e4e3      	b.n	407834 <_vfprintf_r+0x98>
  407e6c:	f899 6000 	ldrb.w	r6, [r9]
  407e70:	2900      	cmp	r1, #0
  407e72:	f47f ad12 	bne.w	40789a <_vfprintf_r+0xfe>
  407e76:	2201      	movs	r2, #1
  407e78:	2120      	movs	r1, #32
  407e7a:	e50e      	b.n	40789a <_vfprintf_r+0xfe>
  407e7c:	f899 6000 	ldrb.w	r6, [r9]
  407e80:	2e2a      	cmp	r6, #42	; 0x2a
  407e82:	f109 0001 	add.w	r0, r9, #1
  407e86:	f000 86f1 	beq.w	408c6c <_vfprintf_r+0x14d0>
  407e8a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407e8e:	2b09      	cmp	r3, #9
  407e90:	4681      	mov	r9, r0
  407e92:	bf98      	it	ls
  407e94:	2000      	movls	r0, #0
  407e96:	f200 863d 	bhi.w	408b14 <_vfprintf_r+0x1378>
  407e9a:	f819 6b01 	ldrb.w	r6, [r9], #1
  407e9e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  407ea2:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  407ea6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407eaa:	2b09      	cmp	r3, #9
  407eac:	d9f5      	bls.n	407e9a <_vfprintf_r+0x6fe>
  407eae:	9009      	str	r0, [sp, #36]	; 0x24
  407eb0:	e4f5      	b.n	40789e <_vfprintf_r+0x102>
  407eb2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  407eb6:	f899 6000 	ldrb.w	r6, [r9]
  407eba:	e4ee      	b.n	40789a <_vfprintf_r+0xfe>
  407ebc:	f899 6000 	ldrb.w	r6, [r9]
  407ec0:	2201      	movs	r2, #1
  407ec2:	212b      	movs	r1, #43	; 0x2b
  407ec4:	e4e9      	b.n	40789a <_vfprintf_r+0xfe>
  407ec6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  407ec8:	4bae      	ldr	r3, [pc, #696]	; (408184 <_vfprintf_r+0x9e8>)
  407eca:	6814      	ldr	r4, [r2, #0]
  407ecc:	9318      	str	r3, [sp, #96]	; 0x60
  407ece:	2678      	movs	r6, #120	; 0x78
  407ed0:	2330      	movs	r3, #48	; 0x30
  407ed2:	3204      	adds	r2, #4
  407ed4:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  407ed8:	f04b 0b02 	orr.w	fp, fp, #2
  407edc:	920e      	str	r2, [sp, #56]	; 0x38
  407ede:	2500      	movs	r5, #0
  407ee0:	f88d 6071 	strb.w	r6, [sp, #113]	; 0x71
  407ee4:	2302      	movs	r3, #2
  407ee6:	e565      	b.n	4079b4 <_vfprintf_r+0x218>
  407ee8:	2a00      	cmp	r2, #0
  407eea:	f040 86e4 	bne.w	408cb6 <_vfprintf_r+0x151a>
  407eee:	4ba6      	ldr	r3, [pc, #664]	; (408188 <_vfprintf_r+0x9ec>)
  407ef0:	9318      	str	r3, [sp, #96]	; 0x60
  407ef2:	e6ff      	b.n	407cf4 <_vfprintf_r+0x558>
  407ef4:	990e      	ldr	r1, [sp, #56]	; 0x38
  407ef6:	f8cd b018 	str.w	fp, [sp, #24]
  407efa:	680a      	ldr	r2, [r1, #0]
  407efc:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  407f00:	2300      	movs	r3, #0
  407f02:	460a      	mov	r2, r1
  407f04:	469a      	mov	sl, r3
  407f06:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  407f0a:	3204      	adds	r2, #4
  407f0c:	2301      	movs	r3, #1
  407f0e:	9307      	str	r3, [sp, #28]
  407f10:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
  407f14:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
  407f18:	920e      	str	r2, [sp, #56]	; 0x38
  407f1a:	930d      	str	r3, [sp, #52]	; 0x34
  407f1c:	af26      	add	r7, sp, #152	; 0x98
  407f1e:	e575      	b.n	407a0c <_vfprintf_r+0x270>
  407f20:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407f24:	2000      	movs	r0, #0
  407f26:	f819 6b01 	ldrb.w	r6, [r9], #1
  407f2a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  407f2e:	eb03 0040 	add.w	r0, r3, r0, lsl #1
  407f32:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  407f36:	2b09      	cmp	r3, #9
  407f38:	d9f5      	bls.n	407f26 <_vfprintf_r+0x78a>
  407f3a:	900c      	str	r0, [sp, #48]	; 0x30
  407f3c:	e4af      	b.n	40789e <_vfprintf_r+0x102>
  407f3e:	2a00      	cmp	r2, #0
  407f40:	f040 86c8 	bne.w	408cd4 <_vfprintf_r+0x1538>
  407f44:	f04b 0b10 	orr.w	fp, fp, #16
  407f48:	e726      	b.n	407d98 <_vfprintf_r+0x5fc>
  407f4a:	f04b 0b01 	orr.w	fp, fp, #1
  407f4e:	f899 6000 	ldrb.w	r6, [r9]
  407f52:	e4a2      	b.n	40789a <_vfprintf_r+0xfe>
  407f54:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  407f56:	6823      	ldr	r3, [r4, #0]
  407f58:	930c      	str	r3, [sp, #48]	; 0x30
  407f5a:	4618      	mov	r0, r3
  407f5c:	2800      	cmp	r0, #0
  407f5e:	4623      	mov	r3, r4
  407f60:	f103 0304 	add.w	r3, r3, #4
  407f64:	f6ff aeb8 	blt.w	407cd8 <_vfprintf_r+0x53c>
  407f68:	930e      	str	r3, [sp, #56]	; 0x38
  407f6a:	f899 6000 	ldrb.w	r6, [r9]
  407f6e:	e494      	b.n	40789a <_vfprintf_r+0xfe>
  407f70:	2a00      	cmp	r2, #0
  407f72:	f040 86b7 	bne.w	408ce4 <_vfprintf_r+0x1548>
  407f76:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407f78:	3507      	adds	r5, #7
  407f7a:	f025 0307 	bic.w	r3, r5, #7
  407f7e:	f103 0208 	add.w	r2, r3, #8
  407f82:	920e      	str	r2, [sp, #56]	; 0x38
  407f84:	681a      	ldr	r2, [r3, #0]
  407f86:	9213      	str	r2, [sp, #76]	; 0x4c
  407f88:	685b      	ldr	r3, [r3, #4]
  407f8a:	9312      	str	r3, [sp, #72]	; 0x48
  407f8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  407f8e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  407f90:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  407f94:	4628      	mov	r0, r5
  407f96:	4621      	mov	r1, r4
  407f98:	f04f 32ff 	mov.w	r2, #4294967295
  407f9c:	4b7b      	ldr	r3, [pc, #492]	; (40818c <_vfprintf_r+0x9f0>)
  407f9e:	f003 fc57 	bl	40b850 <__aeabi_dcmpun>
  407fa2:	2800      	cmp	r0, #0
  407fa4:	f040 83a2 	bne.w	4086ec <_vfprintf_r+0xf50>
  407fa8:	4628      	mov	r0, r5
  407faa:	4621      	mov	r1, r4
  407fac:	f04f 32ff 	mov.w	r2, #4294967295
  407fb0:	4b76      	ldr	r3, [pc, #472]	; (40818c <_vfprintf_r+0x9f0>)
  407fb2:	f7fe fabd 	bl	406530 <__aeabi_dcmple>
  407fb6:	2800      	cmp	r0, #0
  407fb8:	f040 8398 	bne.w	4086ec <_vfprintf_r+0xf50>
  407fbc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  407fbe:	9813      	ldr	r0, [sp, #76]	; 0x4c
  407fc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  407fc2:	9912      	ldr	r1, [sp, #72]	; 0x48
  407fc4:	f7fe faaa 	bl	40651c <__aeabi_dcmplt>
  407fc8:	2800      	cmp	r0, #0
  407fca:	f040 8435 	bne.w	408838 <_vfprintf_r+0x109c>
  407fce:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  407fd2:	4f6f      	ldr	r7, [pc, #444]	; (408190 <_vfprintf_r+0x9f4>)
  407fd4:	4b6f      	ldr	r3, [pc, #444]	; (408194 <_vfprintf_r+0x9f8>)
  407fd6:	2203      	movs	r2, #3
  407fd8:	2100      	movs	r1, #0
  407fda:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  407fde:	9207      	str	r2, [sp, #28]
  407fe0:	9109      	str	r1, [sp, #36]	; 0x24
  407fe2:	9006      	str	r0, [sp, #24]
  407fe4:	2e47      	cmp	r6, #71	; 0x47
  407fe6:	bfd8      	it	le
  407fe8:	461f      	movle	r7, r3
  407fea:	920d      	str	r2, [sp, #52]	; 0x34
  407fec:	9110      	str	r1, [sp, #64]	; 0x40
  407fee:	e507      	b.n	407a00 <_vfprintf_r+0x264>
  407ff0:	f04b 0b08 	orr.w	fp, fp, #8
  407ff4:	f899 6000 	ldrb.w	r6, [r9]
  407ff8:	e44f      	b.n	40789a <_vfprintf_r+0xfe>
  407ffa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  407ffc:	3507      	adds	r5, #7
  407ffe:	f025 0307 	bic.w	r3, r5, #7
  408002:	f103 0208 	add.w	r2, r3, #8
  408006:	e9d3 4500 	ldrd	r4, r5, [r3]
  40800a:	920e      	str	r2, [sp, #56]	; 0x38
  40800c:	2300      	movs	r3, #0
  40800e:	e4d1      	b.n	4079b4 <_vfprintf_r+0x218>
  408010:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408012:	3507      	adds	r5, #7
  408014:	f025 0307 	bic.w	r3, r5, #7
  408018:	f103 0208 	add.w	r2, r3, #8
  40801c:	e9d3 4500 	ldrd	r4, r5, [r3]
  408020:	920e      	str	r2, [sp, #56]	; 0x38
  408022:	2301      	movs	r3, #1
  408024:	e4c6      	b.n	4079b4 <_vfprintf_r+0x218>
  408026:	2a00      	cmp	r2, #0
  408028:	f040 8650 	bne.w	408ccc <_vfprintf_r+0x1530>
  40802c:	b1c6      	cbz	r6, 408060 <_vfprintf_r+0x8c4>
  40802e:	2300      	movs	r3, #0
  408030:	2201      	movs	r2, #1
  408032:	469a      	mov	sl, r3
  408034:	9207      	str	r2, [sp, #28]
  408036:	f88d 6098 	strb.w	r6, [sp, #152]	; 0x98
  40803a:	f8cd b018 	str.w	fp, [sp, #24]
  40803e:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  408042:	9309      	str	r3, [sp, #36]	; 0x24
  408044:	9310      	str	r3, [sp, #64]	; 0x40
  408046:	920d      	str	r2, [sp, #52]	; 0x34
  408048:	af26      	add	r7, sp, #152	; 0x98
  40804a:	e4df      	b.n	407a0c <_vfprintf_r+0x270>
  40804c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40804e:	6813      	ldr	r3, [r2, #0]
  408050:	3204      	adds	r2, #4
  408052:	920e      	str	r2, [sp, #56]	; 0x38
  408054:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408056:	601a      	str	r2, [r3, #0]
  408058:	f7ff bbec 	b.w	407834 <_vfprintf_r+0x98>
  40805c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40805e:	e527      	b.n	407ab0 <_vfprintf_r+0x314>
  408060:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408062:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  408066:	2b00      	cmp	r3, #0
  408068:	f040 8594 	bne.w	408b94 <_vfprintf_r+0x13f8>
  40806c:	2300      	movs	r3, #0
  40806e:	9324      	str	r3, [sp, #144]	; 0x90
  408070:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  408074:	f013 0f01 	tst.w	r3, #1
  408078:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  40807c:	d102      	bne.n	408084 <_vfprintf_r+0x8e8>
  40807e:	059a      	lsls	r2, r3, #22
  408080:	f140 8249 	bpl.w	408516 <_vfprintf_r+0xd7a>
  408084:	065b      	lsls	r3, r3, #25
  408086:	f53f adec 	bmi.w	407c62 <_vfprintf_r+0x4c6>
  40808a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40808c:	b041      	add	sp, #260	; 0x104
  40808e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408092:	2e65      	cmp	r6, #101	; 0x65
  408094:	f340 80b2 	ble.w	4081fc <_vfprintf_r+0xa60>
  408098:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40809a:	9813      	ldr	r0, [sp, #76]	; 0x4c
  40809c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40809e:	9912      	ldr	r1, [sp, #72]	; 0x48
  4080a0:	f7fe fa32 	bl	406508 <__aeabi_dcmpeq>
  4080a4:	2800      	cmp	r0, #0
  4080a6:	f000 8160 	beq.w	40836a <_vfprintf_r+0xbce>
  4080aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4080ac:	4a3a      	ldr	r2, [pc, #232]	; (408198 <_vfprintf_r+0x9fc>)
  4080ae:	f8c8 2000 	str.w	r2, [r8]
  4080b2:	3301      	adds	r3, #1
  4080b4:	3401      	adds	r4, #1
  4080b6:	2201      	movs	r2, #1
  4080b8:	2b07      	cmp	r3, #7
  4080ba:	9425      	str	r4, [sp, #148]	; 0x94
  4080bc:	9324      	str	r3, [sp, #144]	; 0x90
  4080be:	f8c8 2004 	str.w	r2, [r8, #4]
  4080c2:	f300 83bf 	bgt.w	408844 <_vfprintf_r+0x10a8>
  4080c6:	f108 0808 	add.w	r8, r8, #8
  4080ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4080cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4080ce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4080d0:	4293      	cmp	r3, r2
  4080d2:	db03      	blt.n	4080dc <_vfprintf_r+0x940>
  4080d4:	9b06      	ldr	r3, [sp, #24]
  4080d6:	07df      	lsls	r7, r3, #31
  4080d8:	f57f ad65 	bpl.w	407ba6 <_vfprintf_r+0x40a>
  4080dc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4080de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4080e0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4080e2:	f8c8 2000 	str.w	r2, [r8]
  4080e6:	3301      	adds	r3, #1
  4080e8:	440c      	add	r4, r1
  4080ea:	2b07      	cmp	r3, #7
  4080ec:	f8c8 1004 	str.w	r1, [r8, #4]
  4080f0:	9425      	str	r4, [sp, #148]	; 0x94
  4080f2:	9324      	str	r3, [sp, #144]	; 0x90
  4080f4:	f300 83f8 	bgt.w	4088e8 <_vfprintf_r+0x114c>
  4080f8:	f108 0808 	add.w	r8, r8, #8
  4080fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4080fe:	1e5e      	subs	r6, r3, #1
  408100:	2e00      	cmp	r6, #0
  408102:	f77f ad50 	ble.w	407ba6 <_vfprintf_r+0x40a>
  408106:	2e10      	cmp	r6, #16
  408108:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40810a:	4d24      	ldr	r5, [pc, #144]	; (40819c <_vfprintf_r+0xa00>)
  40810c:	f340 81dd 	ble.w	4084ca <_vfprintf_r+0xd2e>
  408110:	2710      	movs	r7, #16
  408112:	f8dd a020 	ldr.w	sl, [sp, #32]
  408116:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40811a:	e005      	b.n	408128 <_vfprintf_r+0x98c>
  40811c:	f108 0808 	add.w	r8, r8, #8
  408120:	3e10      	subs	r6, #16
  408122:	2e10      	cmp	r6, #16
  408124:	f340 81d1 	ble.w	4084ca <_vfprintf_r+0xd2e>
  408128:	3301      	adds	r3, #1
  40812a:	3410      	adds	r4, #16
  40812c:	2b07      	cmp	r3, #7
  40812e:	9425      	str	r4, [sp, #148]	; 0x94
  408130:	9324      	str	r3, [sp, #144]	; 0x90
  408132:	e888 00a0 	stmia.w	r8, {r5, r7}
  408136:	ddf1      	ble.n	40811c <_vfprintf_r+0x980>
  408138:	aa23      	add	r2, sp, #140	; 0x8c
  40813a:	4659      	mov	r1, fp
  40813c:	4650      	mov	r0, sl
  40813e:	f003 f8d7 	bl	40b2f0 <__sprint_r>
  408142:	2800      	cmp	r0, #0
  408144:	f040 83cd 	bne.w	4088e2 <_vfprintf_r+0x1146>
  408148:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40814a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40814c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408150:	e7e6      	b.n	408120 <_vfprintf_r+0x984>
  408152:	46aa      	mov	sl, r5
  408154:	e78c      	b.n	408070 <_vfprintf_r+0x8d4>
  408156:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408158:	9a07      	ldr	r2, [sp, #28]
  40815a:	eba3 0a02 	sub.w	sl, r3, r2
  40815e:	f1ba 0f00 	cmp.w	sl, #0
  408162:	f77f acca 	ble.w	407afa <_vfprintf_r+0x35e>
  408166:	f1ba 0f10 	cmp.w	sl, #16
  40816a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40816c:	4d0b      	ldr	r5, [pc, #44]	; (40819c <_vfprintf_r+0xa00>)
  40816e:	dd39      	ble.n	4081e4 <_vfprintf_r+0xa48>
  408170:	4642      	mov	r2, r8
  408172:	4621      	mov	r1, r4
  408174:	46b0      	mov	r8, r6
  408176:	f04f 0b10 	mov.w	fp, #16
  40817a:	462e      	mov	r6, r5
  40817c:	9c08      	ldr	r4, [sp, #32]
  40817e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408180:	e015      	b.n	4081ae <_vfprintf_r+0xa12>
  408182:	bf00      	nop
  408184:	0040c448 	.word	0x0040c448
  408188:	0040c434 	.word	0x0040c434
  40818c:	7fefffff 	.word	0x7fefffff
  408190:	0040c428 	.word	0x0040c428
  408194:	0040c424 	.word	0x0040c424
  408198:	0040c464 	.word	0x0040c464
  40819c:	0040c478 	.word	0x0040c478
  4081a0:	f1aa 0a10 	sub.w	sl, sl, #16
  4081a4:	f1ba 0f10 	cmp.w	sl, #16
  4081a8:	f102 0208 	add.w	r2, r2, #8
  4081ac:	dd16      	ble.n	4081dc <_vfprintf_r+0xa40>
  4081ae:	3301      	adds	r3, #1
  4081b0:	3110      	adds	r1, #16
  4081b2:	2b07      	cmp	r3, #7
  4081b4:	9125      	str	r1, [sp, #148]	; 0x94
  4081b6:	9324      	str	r3, [sp, #144]	; 0x90
  4081b8:	e882 0840 	stmia.w	r2, {r6, fp}
  4081bc:	ddf0      	ble.n	4081a0 <_vfprintf_r+0xa04>
  4081be:	aa23      	add	r2, sp, #140	; 0x8c
  4081c0:	4629      	mov	r1, r5
  4081c2:	4620      	mov	r0, r4
  4081c4:	f003 f894 	bl	40b2f0 <__sprint_r>
  4081c8:	2800      	cmp	r0, #0
  4081ca:	d1c2      	bne.n	408152 <_vfprintf_r+0x9b6>
  4081cc:	f1aa 0a10 	sub.w	sl, sl, #16
  4081d0:	f1ba 0f10 	cmp.w	sl, #16
  4081d4:	9925      	ldr	r1, [sp, #148]	; 0x94
  4081d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4081d8:	aa30      	add	r2, sp, #192	; 0xc0
  4081da:	dce8      	bgt.n	4081ae <_vfprintf_r+0xa12>
  4081dc:	4635      	mov	r5, r6
  4081de:	460c      	mov	r4, r1
  4081e0:	4646      	mov	r6, r8
  4081e2:	4690      	mov	r8, r2
  4081e4:	3301      	adds	r3, #1
  4081e6:	4454      	add	r4, sl
  4081e8:	2b07      	cmp	r3, #7
  4081ea:	9425      	str	r4, [sp, #148]	; 0x94
  4081ec:	9324      	str	r3, [sp, #144]	; 0x90
  4081ee:	e888 0420 	stmia.w	r8, {r5, sl}
  4081f2:	f300 8264 	bgt.w	4086be <_vfprintf_r+0xf22>
  4081f6:	f108 0808 	add.w	r8, r8, #8
  4081fa:	e47e      	b.n	407afa <_vfprintf_r+0x35e>
  4081fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4081fe:	9e24      	ldr	r6, [sp, #144]	; 0x90
  408200:	2b01      	cmp	r3, #1
  408202:	f340 81fd 	ble.w	408600 <_vfprintf_r+0xe64>
  408206:	3601      	adds	r6, #1
  408208:	3401      	adds	r4, #1
  40820a:	2301      	movs	r3, #1
  40820c:	2e07      	cmp	r6, #7
  40820e:	9425      	str	r4, [sp, #148]	; 0x94
  408210:	9624      	str	r6, [sp, #144]	; 0x90
  408212:	f8c8 7000 	str.w	r7, [r8]
  408216:	f8c8 3004 	str.w	r3, [r8, #4]
  40821a:	f300 820e 	bgt.w	40863a <_vfprintf_r+0xe9e>
  40821e:	f108 0808 	add.w	r8, r8, #8
  408222:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408224:	9b15      	ldr	r3, [sp, #84]	; 0x54
  408226:	f8c8 3000 	str.w	r3, [r8]
  40822a:	3601      	adds	r6, #1
  40822c:	4414      	add	r4, r2
  40822e:	2e07      	cmp	r6, #7
  408230:	9425      	str	r4, [sp, #148]	; 0x94
  408232:	9624      	str	r6, [sp, #144]	; 0x90
  408234:	f8c8 2004 	str.w	r2, [r8, #4]
  408238:	f300 822e 	bgt.w	408698 <_vfprintf_r+0xefc>
  40823c:	f108 0808 	add.w	r8, r8, #8
  408240:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408242:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408244:	9813      	ldr	r0, [sp, #76]	; 0x4c
  408246:	9912      	ldr	r1, [sp, #72]	; 0x48
  408248:	f7fe f95e 	bl	406508 <__aeabi_dcmpeq>
  40824c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40824e:	2800      	cmp	r0, #0
  408250:	f040 8106 	bne.w	408460 <_vfprintf_r+0xcc4>
  408254:	3b01      	subs	r3, #1
  408256:	3601      	adds	r6, #1
  408258:	3701      	adds	r7, #1
  40825a:	441c      	add	r4, r3
  40825c:	2e07      	cmp	r6, #7
  40825e:	9624      	str	r6, [sp, #144]	; 0x90
  408260:	9425      	str	r4, [sp, #148]	; 0x94
  408262:	f8c8 7000 	str.w	r7, [r8]
  408266:	f8c8 3004 	str.w	r3, [r8, #4]
  40826a:	f300 81d9 	bgt.w	408620 <_vfprintf_r+0xe84>
  40826e:	f108 0808 	add.w	r8, r8, #8
  408272:	9a19      	ldr	r2, [sp, #100]	; 0x64
  408274:	f8c8 2004 	str.w	r2, [r8, #4]
  408278:	3601      	adds	r6, #1
  40827a:	4414      	add	r4, r2
  40827c:	ab1f      	add	r3, sp, #124	; 0x7c
  40827e:	2e07      	cmp	r6, #7
  408280:	9425      	str	r4, [sp, #148]	; 0x94
  408282:	9624      	str	r6, [sp, #144]	; 0x90
  408284:	f8c8 3000 	str.w	r3, [r8]
  408288:	f77f ac8b 	ble.w	407ba2 <_vfprintf_r+0x406>
  40828c:	aa23      	add	r2, sp, #140	; 0x8c
  40828e:	990a      	ldr	r1, [sp, #40]	; 0x28
  408290:	9808      	ldr	r0, [sp, #32]
  408292:	f003 f82d 	bl	40b2f0 <__sprint_r>
  408296:	b958      	cbnz	r0, 4082b0 <_vfprintf_r+0xb14>
  408298:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40829a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40829e:	e482      	b.n	407ba6 <_vfprintf_r+0x40a>
  4082a0:	aa23      	add	r2, sp, #140	; 0x8c
  4082a2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4082a4:	9808      	ldr	r0, [sp, #32]
  4082a6:	f003 f823 	bl	40b2f0 <__sprint_r>
  4082aa:	2800      	cmp	r0, #0
  4082ac:	f43f acc5 	beq.w	407c3a <_vfprintf_r+0x49e>
  4082b0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
  4082b4:	e6dc      	b.n	408070 <_vfprintf_r+0x8d4>
  4082b6:	f8dd b018 	ldr.w	fp, [sp, #24]
  4082ba:	2b01      	cmp	r3, #1
  4082bc:	f000 8121 	beq.w	408502 <_vfprintf_r+0xd66>
  4082c0:	2b02      	cmp	r3, #2
  4082c2:	d127      	bne.n	408314 <_vfprintf_r+0xb78>
  4082c4:	f8cd b018 	str.w	fp, [sp, #24]
  4082c8:	2400      	movs	r4, #0
  4082ca:	2500      	movs	r5, #0
  4082cc:	e591      	b.n	407df2 <_vfprintf_r+0x656>
  4082ce:	aa23      	add	r2, sp, #140	; 0x8c
  4082d0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4082d2:	9808      	ldr	r0, [sp, #32]
  4082d4:	f003 f80c 	bl	40b2f0 <__sprint_r>
  4082d8:	2800      	cmp	r0, #0
  4082da:	d1e9      	bne.n	4082b0 <_vfprintf_r+0xb14>
  4082dc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4082de:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4082e2:	e44d      	b.n	407b80 <_vfprintf_r+0x3e4>
  4082e4:	aa23      	add	r2, sp, #140	; 0x8c
  4082e6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4082e8:	9808      	ldr	r0, [sp, #32]
  4082ea:	f003 f801 	bl	40b2f0 <__sprint_r>
  4082ee:	2800      	cmp	r0, #0
  4082f0:	d1de      	bne.n	4082b0 <_vfprintf_r+0xb14>
  4082f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4082f4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4082f8:	f7ff bbec 	b.w	407ad4 <_vfprintf_r+0x338>
  4082fc:	aa23      	add	r2, sp, #140	; 0x8c
  4082fe:	990a      	ldr	r1, [sp, #40]	; 0x28
  408300:	9808      	ldr	r0, [sp, #32]
  408302:	f002 fff5 	bl	40b2f0 <__sprint_r>
  408306:	2800      	cmp	r0, #0
  408308:	d1d2      	bne.n	4082b0 <_vfprintf_r+0xb14>
  40830a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40830c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408310:	f7ff bbf0 	b.w	407af4 <_vfprintf_r+0x358>
  408314:	f8cd b018 	str.w	fp, [sp, #24]
  408318:	2400      	movs	r4, #0
  40831a:	2500      	movs	r5, #0
  40831c:	a930      	add	r1, sp, #192	; 0xc0
  40831e:	e000      	b.n	408322 <_vfprintf_r+0xb86>
  408320:	4639      	mov	r1, r7
  408322:	08e2      	lsrs	r2, r4, #3
  408324:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  408328:	08e8      	lsrs	r0, r5, #3
  40832a:	f004 0307 	and.w	r3, r4, #7
  40832e:	4605      	mov	r5, r0
  408330:	4614      	mov	r4, r2
  408332:	3330      	adds	r3, #48	; 0x30
  408334:	ea54 0205 	orrs.w	r2, r4, r5
  408338:	f801 3c01 	strb.w	r3, [r1, #-1]
  40833c:	f101 37ff 	add.w	r7, r1, #4294967295
  408340:	d1ee      	bne.n	408320 <_vfprintf_r+0xb84>
  408342:	9a06      	ldr	r2, [sp, #24]
  408344:	07d2      	lsls	r2, r2, #31
  408346:	f57f ad64 	bpl.w	407e12 <_vfprintf_r+0x676>
  40834a:	2b30      	cmp	r3, #48	; 0x30
  40834c:	f43f ad61 	beq.w	407e12 <_vfprintf_r+0x676>
  408350:	2330      	movs	r3, #48	; 0x30
  408352:	3902      	subs	r1, #2
  408354:	f807 3c01 	strb.w	r3, [r7, #-1]
  408358:	ab30      	add	r3, sp, #192	; 0xc0
  40835a:	1a5b      	subs	r3, r3, r1
  40835c:	930d      	str	r3, [sp, #52]	; 0x34
  40835e:	460f      	mov	r7, r1
  408360:	f7ff bb46 	b.w	4079f0 <_vfprintf_r+0x254>
  408364:	2302      	movs	r3, #2
  408366:	f7ff bb25 	b.w	4079b4 <_vfprintf_r+0x218>
  40836a:	991d      	ldr	r1, [sp, #116]	; 0x74
  40836c:	2900      	cmp	r1, #0
  40836e:	f340 8274 	ble.w	40885a <_vfprintf_r+0x10be>
  408372:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408374:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408376:	4293      	cmp	r3, r2
  408378:	bfa8      	it	ge
  40837a:	4613      	movge	r3, r2
  40837c:	2b00      	cmp	r3, #0
  40837e:	461e      	mov	r6, r3
  408380:	dd0d      	ble.n	40839e <_vfprintf_r+0xc02>
  408382:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408384:	f8c8 7000 	str.w	r7, [r8]
  408388:	3301      	adds	r3, #1
  40838a:	4434      	add	r4, r6
  40838c:	2b07      	cmp	r3, #7
  40838e:	9425      	str	r4, [sp, #148]	; 0x94
  408390:	f8c8 6004 	str.w	r6, [r8, #4]
  408394:	9324      	str	r3, [sp, #144]	; 0x90
  408396:	f300 8324 	bgt.w	4089e2 <_vfprintf_r+0x1246>
  40839a:	f108 0808 	add.w	r8, r8, #8
  40839e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4083a0:	2e00      	cmp	r6, #0
  4083a2:	bfa8      	it	ge
  4083a4:	1b9b      	subge	r3, r3, r6
  4083a6:	2b00      	cmp	r3, #0
  4083a8:	461e      	mov	r6, r3
  4083aa:	f340 80d0 	ble.w	40854e <_vfprintf_r+0xdb2>
  4083ae:	2e10      	cmp	r6, #16
  4083b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4083b2:	4dc0      	ldr	r5, [pc, #768]	; (4086b4 <_vfprintf_r+0xf18>)
  4083b4:	f340 80b7 	ble.w	408526 <_vfprintf_r+0xd8a>
  4083b8:	4622      	mov	r2, r4
  4083ba:	f04f 0a10 	mov.w	sl, #16
  4083be:	f8dd b020 	ldr.w	fp, [sp, #32]
  4083c2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4083c4:	e005      	b.n	4083d2 <_vfprintf_r+0xc36>
  4083c6:	f108 0808 	add.w	r8, r8, #8
  4083ca:	3e10      	subs	r6, #16
  4083cc:	2e10      	cmp	r6, #16
  4083ce:	f340 80a9 	ble.w	408524 <_vfprintf_r+0xd88>
  4083d2:	3301      	adds	r3, #1
  4083d4:	3210      	adds	r2, #16
  4083d6:	2b07      	cmp	r3, #7
  4083d8:	9225      	str	r2, [sp, #148]	; 0x94
  4083da:	9324      	str	r3, [sp, #144]	; 0x90
  4083dc:	e888 0420 	stmia.w	r8, {r5, sl}
  4083e0:	ddf1      	ble.n	4083c6 <_vfprintf_r+0xc2a>
  4083e2:	aa23      	add	r2, sp, #140	; 0x8c
  4083e4:	4621      	mov	r1, r4
  4083e6:	4658      	mov	r0, fp
  4083e8:	f002 ff82 	bl	40b2f0 <__sprint_r>
  4083ec:	2800      	cmp	r0, #0
  4083ee:	f040 8324 	bne.w	408a3a <_vfprintf_r+0x129e>
  4083f2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4083f4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4083f6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4083fa:	e7e6      	b.n	4083ca <_vfprintf_r+0xc2e>
  4083fc:	2d00      	cmp	r5, #0
  4083fe:	bf08      	it	eq
  408400:	2c0a      	cmpeq	r4, #10
  408402:	d37c      	bcc.n	4084fe <_vfprintf_r+0xd62>
  408404:	af30      	add	r7, sp, #192	; 0xc0
  408406:	4620      	mov	r0, r4
  408408:	4629      	mov	r1, r5
  40840a:	220a      	movs	r2, #10
  40840c:	2300      	movs	r3, #0
  40840e:	f003 fa5d 	bl	40b8cc <__aeabi_uldivmod>
  408412:	3230      	adds	r2, #48	; 0x30
  408414:	f807 2d01 	strb.w	r2, [r7, #-1]!
  408418:	4620      	mov	r0, r4
  40841a:	4629      	mov	r1, r5
  40841c:	2300      	movs	r3, #0
  40841e:	220a      	movs	r2, #10
  408420:	f003 fa54 	bl	40b8cc <__aeabi_uldivmod>
  408424:	4604      	mov	r4, r0
  408426:	460d      	mov	r5, r1
  408428:	ea54 0305 	orrs.w	r3, r4, r5
  40842c:	d1eb      	bne.n	408406 <_vfprintf_r+0xc6a>
  40842e:	ab30      	add	r3, sp, #192	; 0xc0
  408430:	1bdb      	subs	r3, r3, r7
  408432:	930d      	str	r3, [sp, #52]	; 0x34
  408434:	f7ff badc 	b.w	4079f0 <_vfprintf_r+0x254>
  408438:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40843a:	930d      	str	r3, [sp, #52]	; 0x34
  40843c:	af30      	add	r7, sp, #192	; 0xc0
  40843e:	f7ff bad7 	b.w	4079f0 <_vfprintf_r+0x254>
  408442:	aa23      	add	r2, sp, #140	; 0x8c
  408444:	990a      	ldr	r1, [sp, #40]	; 0x28
  408446:	9808      	ldr	r0, [sp, #32]
  408448:	f002 ff52 	bl	40b2f0 <__sprint_r>
  40844c:	2800      	cmp	r0, #0
  40844e:	f47f af2f 	bne.w	4082b0 <_vfprintf_r+0xb14>
  408452:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408456:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408458:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40845c:	f7ff bb28 	b.w	407ab0 <_vfprintf_r+0x314>
  408460:	1e5f      	subs	r7, r3, #1
  408462:	2f00      	cmp	r7, #0
  408464:	f77f af05 	ble.w	408272 <_vfprintf_r+0xad6>
  408468:	2f10      	cmp	r7, #16
  40846a:	4d92      	ldr	r5, [pc, #584]	; (4086b4 <_vfprintf_r+0xf18>)
  40846c:	f340 810a 	ble.w	408684 <_vfprintf_r+0xee8>
  408470:	f04f 0a10 	mov.w	sl, #16
  408474:	f8dd b020 	ldr.w	fp, [sp, #32]
  408478:	e005      	b.n	408486 <_vfprintf_r+0xcea>
  40847a:	f108 0808 	add.w	r8, r8, #8
  40847e:	3f10      	subs	r7, #16
  408480:	2f10      	cmp	r7, #16
  408482:	f340 80ff 	ble.w	408684 <_vfprintf_r+0xee8>
  408486:	3601      	adds	r6, #1
  408488:	3410      	adds	r4, #16
  40848a:	2e07      	cmp	r6, #7
  40848c:	9425      	str	r4, [sp, #148]	; 0x94
  40848e:	9624      	str	r6, [sp, #144]	; 0x90
  408490:	e888 0420 	stmia.w	r8, {r5, sl}
  408494:	ddf1      	ble.n	40847a <_vfprintf_r+0xcde>
  408496:	aa23      	add	r2, sp, #140	; 0x8c
  408498:	990a      	ldr	r1, [sp, #40]	; 0x28
  40849a:	4658      	mov	r0, fp
  40849c:	f002 ff28 	bl	40b2f0 <__sprint_r>
  4084a0:	2800      	cmp	r0, #0
  4084a2:	f47f af05 	bne.w	4082b0 <_vfprintf_r+0xb14>
  4084a6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4084a8:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4084aa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4084ae:	e7e6      	b.n	40847e <_vfprintf_r+0xce2>
  4084b0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4084b2:	460a      	mov	r2, r1
  4084b4:	3204      	adds	r2, #4
  4084b6:	680c      	ldr	r4, [r1, #0]
  4084b8:	920e      	str	r2, [sp, #56]	; 0x38
  4084ba:	2500      	movs	r5, #0
  4084bc:	f7ff ba7a 	b.w	4079b4 <_vfprintf_r+0x218>
  4084c0:	681c      	ldr	r4, [r3, #0]
  4084c2:	3304      	adds	r3, #4
  4084c4:	930e      	str	r3, [sp, #56]	; 0x38
  4084c6:	2500      	movs	r5, #0
  4084c8:	e426      	b.n	407d18 <_vfprintf_r+0x57c>
  4084ca:	3301      	adds	r3, #1
  4084cc:	4434      	add	r4, r6
  4084ce:	2b07      	cmp	r3, #7
  4084d0:	9425      	str	r4, [sp, #148]	; 0x94
  4084d2:	9324      	str	r3, [sp, #144]	; 0x90
  4084d4:	e888 0060 	stmia.w	r8, {r5, r6}
  4084d8:	f77f ab63 	ble.w	407ba2 <_vfprintf_r+0x406>
  4084dc:	e6d6      	b.n	40828c <_vfprintf_r+0xaf0>
  4084de:	3204      	adds	r2, #4
  4084e0:	681c      	ldr	r4, [r3, #0]
  4084e2:	920e      	str	r2, [sp, #56]	; 0x38
  4084e4:	2301      	movs	r3, #1
  4084e6:	2500      	movs	r5, #0
  4084e8:	f7ff ba64 	b.w	4079b4 <_vfprintf_r+0x218>
  4084ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4084ee:	6814      	ldr	r4, [r2, #0]
  4084f0:	4613      	mov	r3, r2
  4084f2:	3304      	adds	r3, #4
  4084f4:	17e5      	asrs	r5, r4, #31
  4084f6:	930e      	str	r3, [sp, #56]	; 0x38
  4084f8:	4622      	mov	r2, r4
  4084fa:	462b      	mov	r3, r5
  4084fc:	e460      	b.n	407dc0 <_vfprintf_r+0x624>
  4084fe:	f8dd b018 	ldr.w	fp, [sp, #24]
  408502:	f8cd b018 	str.w	fp, [sp, #24]
  408506:	af40      	add	r7, sp, #256	; 0x100
  408508:	3430      	adds	r4, #48	; 0x30
  40850a:	2301      	movs	r3, #1
  40850c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  408510:	930d      	str	r3, [sp, #52]	; 0x34
  408512:	f7ff ba6d 	b.w	4079f0 <_vfprintf_r+0x254>
  408516:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  40851a:	f002 f895 	bl	40a648 <__retarget_lock_release_recursive>
  40851e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  408522:	e5af      	b.n	408084 <_vfprintf_r+0x8e8>
  408524:	4614      	mov	r4, r2
  408526:	3301      	adds	r3, #1
  408528:	4434      	add	r4, r6
  40852a:	2b07      	cmp	r3, #7
  40852c:	9425      	str	r4, [sp, #148]	; 0x94
  40852e:	9324      	str	r3, [sp, #144]	; 0x90
  408530:	e888 0060 	stmia.w	r8, {r5, r6}
  408534:	f340 816d 	ble.w	408812 <_vfprintf_r+0x1076>
  408538:	aa23      	add	r2, sp, #140	; 0x8c
  40853a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40853c:	9808      	ldr	r0, [sp, #32]
  40853e:	f002 fed7 	bl	40b2f0 <__sprint_r>
  408542:	2800      	cmp	r0, #0
  408544:	f47f aeb4 	bne.w	4082b0 <_vfprintf_r+0xb14>
  408548:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40854a:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  40854e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408550:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408552:	4293      	cmp	r3, r2
  408554:	f280 8158 	bge.w	408808 <_vfprintf_r+0x106c>
  408558:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40855a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40855c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40855e:	f8c8 1000 	str.w	r1, [r8]
  408562:	3201      	adds	r2, #1
  408564:	4404      	add	r4, r0
  408566:	2a07      	cmp	r2, #7
  408568:	9425      	str	r4, [sp, #148]	; 0x94
  40856a:	f8c8 0004 	str.w	r0, [r8, #4]
  40856e:	9224      	str	r2, [sp, #144]	; 0x90
  408570:	f300 8152 	bgt.w	408818 <_vfprintf_r+0x107c>
  408574:	f108 0808 	add.w	r8, r8, #8
  408578:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40857a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40857c:	1ad3      	subs	r3, r2, r3
  40857e:	1a56      	subs	r6, r2, r1
  408580:	429e      	cmp	r6, r3
  408582:	bfa8      	it	ge
  408584:	461e      	movge	r6, r3
  408586:	2e00      	cmp	r6, #0
  408588:	dd0e      	ble.n	4085a8 <_vfprintf_r+0xe0c>
  40858a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40858c:	f8c8 6004 	str.w	r6, [r8, #4]
  408590:	3201      	adds	r2, #1
  408592:	440f      	add	r7, r1
  408594:	4434      	add	r4, r6
  408596:	2a07      	cmp	r2, #7
  408598:	f8c8 7000 	str.w	r7, [r8]
  40859c:	9425      	str	r4, [sp, #148]	; 0x94
  40859e:	9224      	str	r2, [sp, #144]	; 0x90
  4085a0:	f300 823c 	bgt.w	408a1c <_vfprintf_r+0x1280>
  4085a4:	f108 0808 	add.w	r8, r8, #8
  4085a8:	2e00      	cmp	r6, #0
  4085aa:	bfac      	ite	ge
  4085ac:	1b9e      	subge	r6, r3, r6
  4085ae:	461e      	movlt	r6, r3
  4085b0:	2e00      	cmp	r6, #0
  4085b2:	f77f aaf8 	ble.w	407ba6 <_vfprintf_r+0x40a>
  4085b6:	2e10      	cmp	r6, #16
  4085b8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4085ba:	4d3e      	ldr	r5, [pc, #248]	; (4086b4 <_vfprintf_r+0xf18>)
  4085bc:	dd85      	ble.n	4084ca <_vfprintf_r+0xd2e>
  4085be:	2710      	movs	r7, #16
  4085c0:	f8dd a020 	ldr.w	sl, [sp, #32]
  4085c4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4085c8:	e005      	b.n	4085d6 <_vfprintf_r+0xe3a>
  4085ca:	f108 0808 	add.w	r8, r8, #8
  4085ce:	3e10      	subs	r6, #16
  4085d0:	2e10      	cmp	r6, #16
  4085d2:	f77f af7a 	ble.w	4084ca <_vfprintf_r+0xd2e>
  4085d6:	3301      	adds	r3, #1
  4085d8:	3410      	adds	r4, #16
  4085da:	2b07      	cmp	r3, #7
  4085dc:	9425      	str	r4, [sp, #148]	; 0x94
  4085de:	9324      	str	r3, [sp, #144]	; 0x90
  4085e0:	e888 00a0 	stmia.w	r8, {r5, r7}
  4085e4:	ddf1      	ble.n	4085ca <_vfprintf_r+0xe2e>
  4085e6:	aa23      	add	r2, sp, #140	; 0x8c
  4085e8:	4659      	mov	r1, fp
  4085ea:	4650      	mov	r0, sl
  4085ec:	f002 fe80 	bl	40b2f0 <__sprint_r>
  4085f0:	2800      	cmp	r0, #0
  4085f2:	f040 8176 	bne.w	4088e2 <_vfprintf_r+0x1146>
  4085f6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4085f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4085fa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4085fe:	e7e6      	b.n	4085ce <_vfprintf_r+0xe32>
  408600:	9b06      	ldr	r3, [sp, #24]
  408602:	07d8      	lsls	r0, r3, #31
  408604:	f53f adff 	bmi.w	408206 <_vfprintf_r+0xa6a>
  408608:	3601      	adds	r6, #1
  40860a:	3401      	adds	r4, #1
  40860c:	2301      	movs	r3, #1
  40860e:	2e07      	cmp	r6, #7
  408610:	9425      	str	r4, [sp, #148]	; 0x94
  408612:	9624      	str	r6, [sp, #144]	; 0x90
  408614:	f8c8 7000 	str.w	r7, [r8]
  408618:	f8c8 3004 	str.w	r3, [r8, #4]
  40861c:	f77f ae27 	ble.w	40826e <_vfprintf_r+0xad2>
  408620:	aa23      	add	r2, sp, #140	; 0x8c
  408622:	990a      	ldr	r1, [sp, #40]	; 0x28
  408624:	9808      	ldr	r0, [sp, #32]
  408626:	f002 fe63 	bl	40b2f0 <__sprint_r>
  40862a:	2800      	cmp	r0, #0
  40862c:	f47f ae40 	bne.w	4082b0 <_vfprintf_r+0xb14>
  408630:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408632:	9e24      	ldr	r6, [sp, #144]	; 0x90
  408634:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408638:	e61b      	b.n	408272 <_vfprintf_r+0xad6>
  40863a:	aa23      	add	r2, sp, #140	; 0x8c
  40863c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40863e:	9808      	ldr	r0, [sp, #32]
  408640:	f002 fe56 	bl	40b2f0 <__sprint_r>
  408644:	2800      	cmp	r0, #0
  408646:	f47f ae33 	bne.w	4082b0 <_vfprintf_r+0xb14>
  40864a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40864c:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40864e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408652:	e5e6      	b.n	408222 <_vfprintf_r+0xa86>
  408654:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408656:	3507      	adds	r5, #7
  408658:	f025 0507 	bic.w	r5, r5, #7
  40865c:	e9d5 2300 	ldrd	r2, r3, [r5]
  408660:	f105 0108 	add.w	r1, r5, #8
  408664:	910e      	str	r1, [sp, #56]	; 0x38
  408666:	4614      	mov	r4, r2
  408668:	461d      	mov	r5, r3
  40866a:	f7ff bba9 	b.w	407dc0 <_vfprintf_r+0x624>
  40866e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  408670:	3507      	adds	r5, #7
  408672:	f025 0307 	bic.w	r3, r5, #7
  408676:	f103 0208 	add.w	r2, r3, #8
  40867a:	920e      	str	r2, [sp, #56]	; 0x38
  40867c:	e9d3 4500 	ldrd	r4, r5, [r3]
  408680:	f7ff bb4a 	b.w	407d18 <_vfprintf_r+0x57c>
  408684:	3601      	adds	r6, #1
  408686:	443c      	add	r4, r7
  408688:	2e07      	cmp	r6, #7
  40868a:	9425      	str	r4, [sp, #148]	; 0x94
  40868c:	9624      	str	r6, [sp, #144]	; 0x90
  40868e:	e888 00a0 	stmia.w	r8, {r5, r7}
  408692:	f77f adec 	ble.w	40826e <_vfprintf_r+0xad2>
  408696:	e7c3      	b.n	408620 <_vfprintf_r+0xe84>
  408698:	aa23      	add	r2, sp, #140	; 0x8c
  40869a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40869c:	9808      	ldr	r0, [sp, #32]
  40869e:	f002 fe27 	bl	40b2f0 <__sprint_r>
  4086a2:	2800      	cmp	r0, #0
  4086a4:	f47f ae04 	bne.w	4082b0 <_vfprintf_r+0xb14>
  4086a8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4086aa:	9e24      	ldr	r6, [sp, #144]	; 0x90
  4086ac:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4086b0:	e5c6      	b.n	408240 <_vfprintf_r+0xaa4>
  4086b2:	bf00      	nop
  4086b4:	0040c478 	.word	0x0040c478
  4086b8:	af30      	add	r7, sp, #192	; 0xc0
  4086ba:	f7ff b999 	b.w	4079f0 <_vfprintf_r+0x254>
  4086be:	aa23      	add	r2, sp, #140	; 0x8c
  4086c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4086c2:	9808      	ldr	r0, [sp, #32]
  4086c4:	f002 fe14 	bl	40b2f0 <__sprint_r>
  4086c8:	2800      	cmp	r0, #0
  4086ca:	f47f adf1 	bne.w	4082b0 <_vfprintf_r+0xb14>
  4086ce:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4086d0:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4086d4:	f7ff ba11 	b.w	407afa <_vfprintf_r+0x35e>
  4086d8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4086dc:	4264      	negs	r4, r4
  4086de:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4086e2:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  4086e6:	2301      	movs	r3, #1
  4086e8:	f7ff b968 	b.w	4079bc <_vfprintf_r+0x220>
  4086ec:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  4086ee:	4622      	mov	r2, r4
  4086f0:	4620      	mov	r0, r4
  4086f2:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4086f4:	4623      	mov	r3, r4
  4086f6:	4621      	mov	r1, r4
  4086f8:	f003 f8aa 	bl	40b850 <__aeabi_dcmpun>
  4086fc:	2800      	cmp	r0, #0
  4086fe:	f040 828c 	bne.w	408c1a <_vfprintf_r+0x147e>
  408702:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408704:	3301      	adds	r3, #1
  408706:	f026 0320 	bic.w	r3, r6, #32
  40870a:	930d      	str	r3, [sp, #52]	; 0x34
  40870c:	f000 8091 	beq.w	408832 <_vfprintf_r+0x1096>
  408710:	2b47      	cmp	r3, #71	; 0x47
  408712:	d104      	bne.n	40871e <_vfprintf_r+0xf82>
  408714:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408716:	2b00      	cmp	r3, #0
  408718:	bf08      	it	eq
  40871a:	2301      	moveq	r3, #1
  40871c:	9309      	str	r3, [sp, #36]	; 0x24
  40871e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  408722:	9306      	str	r3, [sp, #24]
  408724:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408726:	f1b3 0a00 	subs.w	sl, r3, #0
  40872a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40872c:	9307      	str	r3, [sp, #28]
  40872e:	bfbb      	ittet	lt
  408730:	4653      	movlt	r3, sl
  408732:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  408736:	2300      	movge	r3, #0
  408738:	232d      	movlt	r3, #45	; 0x2d
  40873a:	2e66      	cmp	r6, #102	; 0x66
  40873c:	930f      	str	r3, [sp, #60]	; 0x3c
  40873e:	f000 817f 	beq.w	408a40 <_vfprintf_r+0x12a4>
  408742:	2e46      	cmp	r6, #70	; 0x46
  408744:	f000 81d4 	beq.w	408af0 <_vfprintf_r+0x1354>
  408748:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40874a:	9a07      	ldr	r2, [sp, #28]
  40874c:	2b45      	cmp	r3, #69	; 0x45
  40874e:	bf0c      	ite	eq
  408750:	9b09      	ldreq	r3, [sp, #36]	; 0x24
  408752:	9d09      	ldrne	r5, [sp, #36]	; 0x24
  408754:	a821      	add	r0, sp, #132	; 0x84
  408756:	a91e      	add	r1, sp, #120	; 0x78
  408758:	bf08      	it	eq
  40875a:	1c5d      	addeq	r5, r3, #1
  40875c:	9004      	str	r0, [sp, #16]
  40875e:	9103      	str	r1, [sp, #12]
  408760:	a81d      	add	r0, sp, #116	; 0x74
  408762:	2102      	movs	r1, #2
  408764:	9002      	str	r0, [sp, #8]
  408766:	4653      	mov	r3, sl
  408768:	9501      	str	r5, [sp, #4]
  40876a:	9100      	str	r1, [sp, #0]
  40876c:	9808      	ldr	r0, [sp, #32]
  40876e:	f000 fc0b 	bl	408f88 <_dtoa_r>
  408772:	2e67      	cmp	r6, #103	; 0x67
  408774:	4607      	mov	r7, r0
  408776:	f040 81af 	bne.w	408ad8 <_vfprintf_r+0x133c>
  40877a:	f01b 0f01 	tst.w	fp, #1
  40877e:	f000 8213 	beq.w	408ba8 <_vfprintf_r+0x140c>
  408782:	197c      	adds	r4, r7, r5
  408784:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408786:	9807      	ldr	r0, [sp, #28]
  408788:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40878a:	4651      	mov	r1, sl
  40878c:	f7fd febc 	bl	406508 <__aeabi_dcmpeq>
  408790:	2800      	cmp	r0, #0
  408792:	f040 8132 	bne.w	4089fa <_vfprintf_r+0x125e>
  408796:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408798:	42a3      	cmp	r3, r4
  40879a:	d206      	bcs.n	4087aa <_vfprintf_r+0x100e>
  40879c:	2130      	movs	r1, #48	; 0x30
  40879e:	1c5a      	adds	r2, r3, #1
  4087a0:	9221      	str	r2, [sp, #132]	; 0x84
  4087a2:	7019      	strb	r1, [r3, #0]
  4087a4:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4087a6:	429c      	cmp	r4, r3
  4087a8:	d8f9      	bhi.n	40879e <_vfprintf_r+0x1002>
  4087aa:	1bdb      	subs	r3, r3, r7
  4087ac:	9311      	str	r3, [sp, #68]	; 0x44
  4087ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4087b0:	2b47      	cmp	r3, #71	; 0x47
  4087b2:	f000 80b9 	beq.w	408928 <_vfprintf_r+0x118c>
  4087b6:	2e65      	cmp	r6, #101	; 0x65
  4087b8:	f340 8276 	ble.w	408ca8 <_vfprintf_r+0x150c>
  4087bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4087be:	9310      	str	r3, [sp, #64]	; 0x40
  4087c0:	2e66      	cmp	r6, #102	; 0x66
  4087c2:	f000 8162 	beq.w	408a8a <_vfprintf_r+0x12ee>
  4087c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4087c8:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4087ca:	4619      	mov	r1, r3
  4087cc:	4291      	cmp	r1, r2
  4087ce:	f300 814f 	bgt.w	408a70 <_vfprintf_r+0x12d4>
  4087d2:	f01b 0f01 	tst.w	fp, #1
  4087d6:	f040 8209 	bne.w	408bec <_vfprintf_r+0x1450>
  4087da:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4087de:	9307      	str	r3, [sp, #28]
  4087e0:	920d      	str	r2, [sp, #52]	; 0x34
  4087e2:	2667      	movs	r6, #103	; 0x67
  4087e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4087e6:	2b00      	cmp	r3, #0
  4087e8:	f040 8096 	bne.w	408918 <_vfprintf_r+0x117c>
  4087ec:	9309      	str	r3, [sp, #36]	; 0x24
  4087ee:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  4087f2:	f7ff b905 	b.w	407a00 <_vfprintf_r+0x264>
  4087f6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
  4087fa:	f001 ff25 	bl	40a648 <__retarget_lock_release_recursive>
  4087fe:	f04f 33ff 	mov.w	r3, #4294967295
  408802:	930b      	str	r3, [sp, #44]	; 0x2c
  408804:	f7ff ba30 	b.w	407c68 <_vfprintf_r+0x4cc>
  408808:	9a06      	ldr	r2, [sp, #24]
  40880a:	07d5      	lsls	r5, r2, #31
  40880c:	f57f aeb4 	bpl.w	408578 <_vfprintf_r+0xddc>
  408810:	e6a2      	b.n	408558 <_vfprintf_r+0xdbc>
  408812:	f108 0808 	add.w	r8, r8, #8
  408816:	e69a      	b.n	40854e <_vfprintf_r+0xdb2>
  408818:	aa23      	add	r2, sp, #140	; 0x8c
  40881a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40881c:	9808      	ldr	r0, [sp, #32]
  40881e:	f002 fd67 	bl	40b2f0 <__sprint_r>
  408822:	2800      	cmp	r0, #0
  408824:	f47f ad44 	bne.w	4082b0 <_vfprintf_r+0xb14>
  408828:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40882a:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40882c:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408830:	e6a2      	b.n	408578 <_vfprintf_r+0xddc>
  408832:	2306      	movs	r3, #6
  408834:	9309      	str	r3, [sp, #36]	; 0x24
  408836:	e772      	b.n	40871e <_vfprintf_r+0xf82>
  408838:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40883c:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  408840:	f7ff bbc7 	b.w	407fd2 <_vfprintf_r+0x836>
  408844:	aa23      	add	r2, sp, #140	; 0x8c
  408846:	990a      	ldr	r1, [sp, #40]	; 0x28
  408848:	9808      	ldr	r0, [sp, #32]
  40884a:	f002 fd51 	bl	40b2f0 <__sprint_r>
  40884e:	2800      	cmp	r0, #0
  408850:	f47f ad2e 	bne.w	4082b0 <_vfprintf_r+0xb14>
  408854:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408858:	e437      	b.n	4080ca <_vfprintf_r+0x92e>
  40885a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40885c:	4ab4      	ldr	r2, [pc, #720]	; (408b30 <_vfprintf_r+0x1394>)
  40885e:	f8c8 2000 	str.w	r2, [r8]
  408862:	3301      	adds	r3, #1
  408864:	3401      	adds	r4, #1
  408866:	2201      	movs	r2, #1
  408868:	2b07      	cmp	r3, #7
  40886a:	9425      	str	r4, [sp, #148]	; 0x94
  40886c:	9324      	str	r3, [sp, #144]	; 0x90
  40886e:	f8c8 2004 	str.w	r2, [r8, #4]
  408872:	f300 8124 	bgt.w	408abe <_vfprintf_r+0x1322>
  408876:	f108 0808 	add.w	r8, r8, #8
  40887a:	b929      	cbnz	r1, 408888 <_vfprintf_r+0x10ec>
  40887c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40887e:	b91b      	cbnz	r3, 408888 <_vfprintf_r+0x10ec>
  408880:	9b06      	ldr	r3, [sp, #24]
  408882:	07de      	lsls	r6, r3, #31
  408884:	f57f a98f 	bpl.w	407ba6 <_vfprintf_r+0x40a>
  408888:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40888a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40888c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40888e:	f8c8 2000 	str.w	r2, [r8]
  408892:	3301      	adds	r3, #1
  408894:	4602      	mov	r2, r0
  408896:	4422      	add	r2, r4
  408898:	2b07      	cmp	r3, #7
  40889a:	9225      	str	r2, [sp, #148]	; 0x94
  40889c:	f8c8 0004 	str.w	r0, [r8, #4]
  4088a0:	9324      	str	r3, [sp, #144]	; 0x90
  4088a2:	f300 8169 	bgt.w	408b78 <_vfprintf_r+0x13dc>
  4088a6:	f108 0808 	add.w	r8, r8, #8
  4088aa:	2900      	cmp	r1, #0
  4088ac:	f2c0 8136 	blt.w	408b1c <_vfprintf_r+0x1380>
  4088b0:	9911      	ldr	r1, [sp, #68]	; 0x44
  4088b2:	f8c8 7000 	str.w	r7, [r8]
  4088b6:	3301      	adds	r3, #1
  4088b8:	188c      	adds	r4, r1, r2
  4088ba:	2b07      	cmp	r3, #7
  4088bc:	9425      	str	r4, [sp, #148]	; 0x94
  4088be:	9324      	str	r3, [sp, #144]	; 0x90
  4088c0:	f8c8 1004 	str.w	r1, [r8, #4]
  4088c4:	f77f a96d 	ble.w	407ba2 <_vfprintf_r+0x406>
  4088c8:	e4e0      	b.n	40828c <_vfprintf_r+0xaf0>
  4088ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4088cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4088ce:	6813      	ldr	r3, [r2, #0]
  4088d0:	17cd      	asrs	r5, r1, #31
  4088d2:	4608      	mov	r0, r1
  4088d4:	3204      	adds	r2, #4
  4088d6:	4629      	mov	r1, r5
  4088d8:	920e      	str	r2, [sp, #56]	; 0x38
  4088da:	e9c3 0100 	strd	r0, r1, [r3]
  4088de:	f7fe bfa9 	b.w	407834 <_vfprintf_r+0x98>
  4088e2:	46da      	mov	sl, fp
  4088e4:	f7ff bbc4 	b.w	408070 <_vfprintf_r+0x8d4>
  4088e8:	aa23      	add	r2, sp, #140	; 0x8c
  4088ea:	990a      	ldr	r1, [sp, #40]	; 0x28
  4088ec:	9808      	ldr	r0, [sp, #32]
  4088ee:	f002 fcff 	bl	40b2f0 <__sprint_r>
  4088f2:	2800      	cmp	r0, #0
  4088f4:	f47f acdc 	bne.w	4082b0 <_vfprintf_r+0xb14>
  4088f8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4088fa:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4088fe:	f7ff bbfd 	b.w	4080fc <_vfprintf_r+0x960>
  408902:	4638      	mov	r0, r7
  408904:	9409      	str	r4, [sp, #36]	; 0x24
  408906:	f7fe fedb 	bl	4076c0 <strlen>
  40890a:	950e      	str	r5, [sp, #56]	; 0x38
  40890c:	900d      	str	r0, [sp, #52]	; 0x34
  40890e:	f8cd b018 	str.w	fp, [sp, #24]
  408912:	4603      	mov	r3, r0
  408914:	f7ff ba36 	b.w	407d84 <_vfprintf_r+0x5e8>
  408918:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40891c:	2300      	movs	r3, #0
  40891e:	f88d a06f 	strb.w	sl, [sp, #111]	; 0x6f
  408922:	9309      	str	r3, [sp, #36]	; 0x24
  408924:	f7ff b86f 	b.w	407a06 <_vfprintf_r+0x26a>
  408928:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40892a:	9310      	str	r3, [sp, #64]	; 0x40
  40892c:	461a      	mov	r2, r3
  40892e:	3303      	adds	r3, #3
  408930:	db04      	blt.n	40893c <_vfprintf_r+0x11a0>
  408932:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408934:	4619      	mov	r1, r3
  408936:	4291      	cmp	r1, r2
  408938:	f6bf af45 	bge.w	4087c6 <_vfprintf_r+0x102a>
  40893c:	3e02      	subs	r6, #2
  40893e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408940:	f88d 607c 	strb.w	r6, [sp, #124]	; 0x7c
  408944:	3b01      	subs	r3, #1
  408946:	2b00      	cmp	r3, #0
  408948:	931d      	str	r3, [sp, #116]	; 0x74
  40894a:	bfbd      	ittte	lt
  40894c:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
  40894e:	f1c3 0301 	rsblt	r3, r3, #1
  408952:	222d      	movlt	r2, #45	; 0x2d
  408954:	222b      	movge	r2, #43	; 0x2b
  408956:	2b09      	cmp	r3, #9
  408958:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40895c:	f340 813e 	ble.w	408bdc <_vfprintf_r+0x1440>
  408960:	f10d 048b 	add.w	r4, sp, #139	; 0x8b
  408964:	4620      	mov	r0, r4
  408966:	4d73      	ldr	r5, [pc, #460]	; (408b34 <_vfprintf_r+0x1398>)
  408968:	e000      	b.n	40896c <_vfprintf_r+0x11d0>
  40896a:	4610      	mov	r0, r2
  40896c:	fb85 1203 	smull	r1, r2, r5, r3
  408970:	17d9      	asrs	r1, r3, #31
  408972:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  408976:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40897a:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40897e:	3230      	adds	r2, #48	; 0x30
  408980:	2909      	cmp	r1, #9
  408982:	f800 2c01 	strb.w	r2, [r0, #-1]
  408986:	460b      	mov	r3, r1
  408988:	f100 32ff 	add.w	r2, r0, #4294967295
  40898c:	dced      	bgt.n	40896a <_vfprintf_r+0x11ce>
  40898e:	3330      	adds	r3, #48	; 0x30
  408990:	3802      	subs	r0, #2
  408992:	b2d9      	uxtb	r1, r3
  408994:	4284      	cmp	r4, r0
  408996:	f802 1c01 	strb.w	r1, [r2, #-1]
  40899a:	f240 8190 	bls.w	408cbe <_vfprintf_r+0x1522>
  40899e:	f10d 007e 	add.w	r0, sp, #126	; 0x7e
  4089a2:	4613      	mov	r3, r2
  4089a4:	e001      	b.n	4089aa <_vfprintf_r+0x120e>
  4089a6:	f813 1b01 	ldrb.w	r1, [r3], #1
  4089aa:	f800 1b01 	strb.w	r1, [r0], #1
  4089ae:	42a3      	cmp	r3, r4
  4089b0:	d1f9      	bne.n	4089a6 <_vfprintf_r+0x120a>
  4089b2:	3301      	adds	r3, #1
  4089b4:	1a9b      	subs	r3, r3, r2
  4089b6:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  4089ba:	4413      	add	r3, r2
  4089bc:	aa1f      	add	r2, sp, #124	; 0x7c
  4089be:	1a9b      	subs	r3, r3, r2
  4089c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4089c2:	9319      	str	r3, [sp, #100]	; 0x64
  4089c4:	2a01      	cmp	r2, #1
  4089c6:	4413      	add	r3, r2
  4089c8:	930d      	str	r3, [sp, #52]	; 0x34
  4089ca:	f340 8145 	ble.w	408c58 <_vfprintf_r+0x14bc>
  4089ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4089d0:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4089d2:	4413      	add	r3, r2
  4089d4:	930d      	str	r3, [sp, #52]	; 0x34
  4089d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4089da:	9307      	str	r3, [sp, #28]
  4089dc:	2300      	movs	r3, #0
  4089de:	9310      	str	r3, [sp, #64]	; 0x40
  4089e0:	e700      	b.n	4087e4 <_vfprintf_r+0x1048>
  4089e2:	aa23      	add	r2, sp, #140	; 0x8c
  4089e4:	990a      	ldr	r1, [sp, #40]	; 0x28
  4089e6:	9808      	ldr	r0, [sp, #32]
  4089e8:	f002 fc82 	bl	40b2f0 <__sprint_r>
  4089ec:	2800      	cmp	r0, #0
  4089ee:	f47f ac5f 	bne.w	4082b0 <_vfprintf_r+0xb14>
  4089f2:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4089f4:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  4089f8:	e4d1      	b.n	40839e <_vfprintf_r+0xc02>
  4089fa:	4623      	mov	r3, r4
  4089fc:	e6d5      	b.n	4087aa <_vfprintf_r+0x100e>
  4089fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408a00:	9710      	str	r7, [sp, #64]	; 0x40
  408a02:	2b06      	cmp	r3, #6
  408a04:	bf28      	it	cs
  408a06:	2306      	movcs	r3, #6
  408a08:	9709      	str	r7, [sp, #36]	; 0x24
  408a0a:	46ba      	mov	sl, r7
  408a0c:	9307      	str	r3, [sp, #28]
  408a0e:	950e      	str	r5, [sp, #56]	; 0x38
  408a10:	f8cd b018 	str.w	fp, [sp, #24]
  408a14:	930d      	str	r3, [sp, #52]	; 0x34
  408a16:	4f48      	ldr	r7, [pc, #288]	; (408b38 <_vfprintf_r+0x139c>)
  408a18:	f7fe bff2 	b.w	407a00 <_vfprintf_r+0x264>
  408a1c:	aa23      	add	r2, sp, #140	; 0x8c
  408a1e:	990a      	ldr	r1, [sp, #40]	; 0x28
  408a20:	9808      	ldr	r0, [sp, #32]
  408a22:	f002 fc65 	bl	40b2f0 <__sprint_r>
  408a26:	2800      	cmp	r0, #0
  408a28:	f47f ac42 	bne.w	4082b0 <_vfprintf_r+0xb14>
  408a2c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408a2e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  408a30:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408a32:	1ad3      	subs	r3, r2, r3
  408a34:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408a38:	e5b6      	b.n	4085a8 <_vfprintf_r+0xe0c>
  408a3a:	46a2      	mov	sl, r4
  408a3c:	f7ff bb18 	b.w	408070 <_vfprintf_r+0x8d4>
  408a40:	a821      	add	r0, sp, #132	; 0x84
  408a42:	a91e      	add	r1, sp, #120	; 0x78
  408a44:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408a46:	9004      	str	r0, [sp, #16]
  408a48:	9103      	str	r1, [sp, #12]
  408a4a:	a81d      	add	r0, sp, #116	; 0x74
  408a4c:	2103      	movs	r1, #3
  408a4e:	9002      	str	r0, [sp, #8]
  408a50:	9a07      	ldr	r2, [sp, #28]
  408a52:	9501      	str	r5, [sp, #4]
  408a54:	4653      	mov	r3, sl
  408a56:	9100      	str	r1, [sp, #0]
  408a58:	9808      	ldr	r0, [sp, #32]
  408a5a:	f000 fa95 	bl	408f88 <_dtoa_r>
  408a5e:	4607      	mov	r7, r0
  408a60:	1944      	adds	r4, r0, r5
  408a62:	783b      	ldrb	r3, [r7, #0]
  408a64:	2b30      	cmp	r3, #48	; 0x30
  408a66:	f000 80ca 	beq.w	408bfe <_vfprintf_r+0x1462>
  408a6a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  408a6c:	442c      	add	r4, r5
  408a6e:	e689      	b.n	408784 <_vfprintf_r+0xfe8>
  408a70:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408a72:	9b11      	ldr	r3, [sp, #68]	; 0x44
  408a74:	4413      	add	r3, r2
  408a76:	9a10      	ldr	r2, [sp, #64]	; 0x40
  408a78:	930d      	str	r3, [sp, #52]	; 0x34
  408a7a:	2a00      	cmp	r2, #0
  408a7c:	f340 80e4 	ble.w	408c48 <_vfprintf_r+0x14ac>
  408a80:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408a84:	9307      	str	r3, [sp, #28]
  408a86:	2667      	movs	r6, #103	; 0x67
  408a88:	e6ac      	b.n	4087e4 <_vfprintf_r+0x1048>
  408a8a:	2b00      	cmp	r3, #0
  408a8c:	f340 80fb 	ble.w	408c86 <_vfprintf_r+0x14ea>
  408a90:	9a09      	ldr	r2, [sp, #36]	; 0x24
  408a92:	2a00      	cmp	r2, #0
  408a94:	f040 80ce 	bne.w	408c34 <_vfprintf_r+0x1498>
  408a98:	f01b 0f01 	tst.w	fp, #1
  408a9c:	f040 80ca 	bne.w	408c34 <_vfprintf_r+0x1498>
  408aa0:	9307      	str	r3, [sp, #28]
  408aa2:	930d      	str	r3, [sp, #52]	; 0x34
  408aa4:	e69e      	b.n	4087e4 <_vfprintf_r+0x1048>
  408aa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408aa8:	9307      	str	r3, [sp, #28]
  408aaa:	930d      	str	r3, [sp, #52]	; 0x34
  408aac:	9009      	str	r0, [sp, #36]	; 0x24
  408aae:	950e      	str	r5, [sp, #56]	; 0x38
  408ab0:	f8cd b018 	str.w	fp, [sp, #24]
  408ab4:	9010      	str	r0, [sp, #64]	; 0x40
  408ab6:	f89d a06f 	ldrb.w	sl, [sp, #111]	; 0x6f
  408aba:	f7fe bfa1 	b.w	407a00 <_vfprintf_r+0x264>
  408abe:	aa23      	add	r2, sp, #140	; 0x8c
  408ac0:	990a      	ldr	r1, [sp, #40]	; 0x28
  408ac2:	9808      	ldr	r0, [sp, #32]
  408ac4:	f002 fc14 	bl	40b2f0 <__sprint_r>
  408ac8:	2800      	cmp	r0, #0
  408aca:	f47f abf1 	bne.w	4082b0 <_vfprintf_r+0xb14>
  408ace:	991d      	ldr	r1, [sp, #116]	; 0x74
  408ad0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  408ad2:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408ad6:	e6d0      	b.n	40887a <_vfprintf_r+0x10de>
  408ad8:	2e47      	cmp	r6, #71	; 0x47
  408ada:	f47f ae52 	bne.w	408782 <_vfprintf_r+0xfe6>
  408ade:	f01b 0f01 	tst.w	fp, #1
  408ae2:	f000 80da 	beq.w	408c9a <_vfprintf_r+0x14fe>
  408ae6:	2e46      	cmp	r6, #70	; 0x46
  408ae8:	eb07 0405 	add.w	r4, r7, r5
  408aec:	d0b9      	beq.n	408a62 <_vfprintf_r+0x12c6>
  408aee:	e649      	b.n	408784 <_vfprintf_r+0xfe8>
  408af0:	a821      	add	r0, sp, #132	; 0x84
  408af2:	a91e      	add	r1, sp, #120	; 0x78
  408af4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408af6:	9004      	str	r0, [sp, #16]
  408af8:	9103      	str	r1, [sp, #12]
  408afa:	a81d      	add	r0, sp, #116	; 0x74
  408afc:	2103      	movs	r1, #3
  408afe:	9002      	str	r0, [sp, #8]
  408b00:	9a07      	ldr	r2, [sp, #28]
  408b02:	9401      	str	r4, [sp, #4]
  408b04:	4653      	mov	r3, sl
  408b06:	9100      	str	r1, [sp, #0]
  408b08:	9808      	ldr	r0, [sp, #32]
  408b0a:	f000 fa3d 	bl	408f88 <_dtoa_r>
  408b0e:	4625      	mov	r5, r4
  408b10:	4607      	mov	r7, r0
  408b12:	e7e8      	b.n	408ae6 <_vfprintf_r+0x134a>
  408b14:	2300      	movs	r3, #0
  408b16:	9309      	str	r3, [sp, #36]	; 0x24
  408b18:	f7fe bec1 	b.w	40789e <_vfprintf_r+0x102>
  408b1c:	424e      	negs	r6, r1
  408b1e:	3110      	adds	r1, #16
  408b20:	4d06      	ldr	r5, [pc, #24]	; (408b3c <_vfprintf_r+0x13a0>)
  408b22:	da43      	bge.n	408bac <_vfprintf_r+0x1410>
  408b24:	2410      	movs	r4, #16
  408b26:	f8dd a020 	ldr.w	sl, [sp, #32]
  408b2a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  408b2e:	e00c      	b.n	408b4a <_vfprintf_r+0x13ae>
  408b30:	0040c464 	.word	0x0040c464
  408b34:	66666667 	.word	0x66666667
  408b38:	0040c45c 	.word	0x0040c45c
  408b3c:	0040c478 	.word	0x0040c478
  408b40:	f108 0808 	add.w	r8, r8, #8
  408b44:	3e10      	subs	r6, #16
  408b46:	2e10      	cmp	r6, #16
  408b48:	dd30      	ble.n	408bac <_vfprintf_r+0x1410>
  408b4a:	3301      	adds	r3, #1
  408b4c:	3210      	adds	r2, #16
  408b4e:	2b07      	cmp	r3, #7
  408b50:	9225      	str	r2, [sp, #148]	; 0x94
  408b52:	9324      	str	r3, [sp, #144]	; 0x90
  408b54:	f8c8 5000 	str.w	r5, [r8]
  408b58:	f8c8 4004 	str.w	r4, [r8, #4]
  408b5c:	ddf0      	ble.n	408b40 <_vfprintf_r+0x13a4>
  408b5e:	aa23      	add	r2, sp, #140	; 0x8c
  408b60:	4659      	mov	r1, fp
  408b62:	4650      	mov	r0, sl
  408b64:	f002 fbc4 	bl	40b2f0 <__sprint_r>
  408b68:	2800      	cmp	r0, #0
  408b6a:	f47f aeba 	bne.w	4088e2 <_vfprintf_r+0x1146>
  408b6e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408b70:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408b72:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408b76:	e7e5      	b.n	408b44 <_vfprintf_r+0x13a8>
  408b78:	aa23      	add	r2, sp, #140	; 0x8c
  408b7a:	990a      	ldr	r1, [sp, #40]	; 0x28
  408b7c:	9808      	ldr	r0, [sp, #32]
  408b7e:	f002 fbb7 	bl	40b2f0 <__sprint_r>
  408b82:	2800      	cmp	r0, #0
  408b84:	f47f ab94 	bne.w	4082b0 <_vfprintf_r+0xb14>
  408b88:	991d      	ldr	r1, [sp, #116]	; 0x74
  408b8a:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408b8c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408b8e:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408b92:	e68a      	b.n	4088aa <_vfprintf_r+0x110e>
  408b94:	9808      	ldr	r0, [sp, #32]
  408b96:	aa23      	add	r2, sp, #140	; 0x8c
  408b98:	4651      	mov	r1, sl
  408b9a:	f002 fba9 	bl	40b2f0 <__sprint_r>
  408b9e:	2800      	cmp	r0, #0
  408ba0:	f43f aa64 	beq.w	40806c <_vfprintf_r+0x8d0>
  408ba4:	f7ff ba64 	b.w	408070 <_vfprintf_r+0x8d4>
  408ba8:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408baa:	e5fe      	b.n	4087aa <_vfprintf_r+0x100e>
  408bac:	3301      	adds	r3, #1
  408bae:	4432      	add	r2, r6
  408bb0:	2b07      	cmp	r3, #7
  408bb2:	e888 0060 	stmia.w	r8, {r5, r6}
  408bb6:	9225      	str	r2, [sp, #148]	; 0x94
  408bb8:	9324      	str	r3, [sp, #144]	; 0x90
  408bba:	f108 0808 	add.w	r8, r8, #8
  408bbe:	f77f ae77 	ble.w	4088b0 <_vfprintf_r+0x1114>
  408bc2:	aa23      	add	r2, sp, #140	; 0x8c
  408bc4:	990a      	ldr	r1, [sp, #40]	; 0x28
  408bc6:	9808      	ldr	r0, [sp, #32]
  408bc8:	f002 fb92 	bl	40b2f0 <__sprint_r>
  408bcc:	2800      	cmp	r0, #0
  408bce:	f47f ab6f 	bne.w	4082b0 <_vfprintf_r+0xb14>
  408bd2:	9a25      	ldr	r2, [sp, #148]	; 0x94
  408bd4:	9b24      	ldr	r3, [sp, #144]	; 0x90
  408bd6:	f10d 08c0 	add.w	r8, sp, #192	; 0xc0
  408bda:	e669      	b.n	4088b0 <_vfprintf_r+0x1114>
  408bdc:	3330      	adds	r3, #48	; 0x30
  408bde:	2230      	movs	r2, #48	; 0x30
  408be0:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  408be4:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  408be8:	ab20      	add	r3, sp, #128	; 0x80
  408bea:	e6e7      	b.n	4089bc <_vfprintf_r+0x1220>
  408bec:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408bee:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408bf0:	4413      	add	r3, r2
  408bf2:	930d      	str	r3, [sp, #52]	; 0x34
  408bf4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408bf8:	9307      	str	r3, [sp, #28]
  408bfa:	2667      	movs	r6, #103	; 0x67
  408bfc:	e5f2      	b.n	4087e4 <_vfprintf_r+0x1048>
  408bfe:	9a16      	ldr	r2, [sp, #88]	; 0x58
  408c00:	9807      	ldr	r0, [sp, #28]
  408c02:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  408c04:	4651      	mov	r1, sl
  408c06:	f7fd fc7f 	bl	406508 <__aeabi_dcmpeq>
  408c0a:	2800      	cmp	r0, #0
  408c0c:	f47f af2d 	bne.w	408a6a <_vfprintf_r+0x12ce>
  408c10:	f1c5 0501 	rsb	r5, r5, #1
  408c14:	951d      	str	r5, [sp, #116]	; 0x74
  408c16:	442c      	add	r4, r5
  408c18:	e5b4      	b.n	408784 <_vfprintf_r+0xfe8>
  408c1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408c1c:	4f33      	ldr	r7, [pc, #204]	; (408cec <_vfprintf_r+0x1550>)
  408c1e:	2b00      	cmp	r3, #0
  408c20:	bfb6      	itet	lt
  408c22:	f04f 0a2d 	movlt.w	sl, #45	; 0x2d
  408c26:	f89d a06f 	ldrbge.w	sl, [sp, #111]	; 0x6f
  408c2a:	f88d a06f 	strblt.w	sl, [sp, #111]	; 0x6f
  408c2e:	4b30      	ldr	r3, [pc, #192]	; (408cf0 <_vfprintf_r+0x1554>)
  408c30:	f7ff b9d1 	b.w	407fd6 <_vfprintf_r+0x83a>
  408c34:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408c36:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408c38:	4413      	add	r3, r2
  408c3a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  408c3c:	441a      	add	r2, r3
  408c3e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  408c42:	920d      	str	r2, [sp, #52]	; 0x34
  408c44:	9307      	str	r3, [sp, #28]
  408c46:	e5cd      	b.n	4087e4 <_vfprintf_r+0x1048>
  408c48:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408c4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  408c4c:	f1c3 0301 	rsb	r3, r3, #1
  408c50:	441a      	add	r2, r3
  408c52:	4613      	mov	r3, r2
  408c54:	920d      	str	r2, [sp, #52]	; 0x34
  408c56:	e713      	b.n	408a80 <_vfprintf_r+0x12e4>
  408c58:	f01b 0301 	ands.w	r3, fp, #1
  408c5c:	9310      	str	r3, [sp, #64]	; 0x40
  408c5e:	f47f aeb6 	bne.w	4089ce <_vfprintf_r+0x1232>
  408c62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408c64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  408c68:	9307      	str	r3, [sp, #28]
  408c6a:	e5bb      	b.n	4087e4 <_vfprintf_r+0x1048>
  408c6c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408c6e:	f899 6001 	ldrb.w	r6, [r9, #1]
  408c72:	6823      	ldr	r3, [r4, #0]
  408c74:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  408c78:	9309      	str	r3, [sp, #36]	; 0x24
  408c7a:	4623      	mov	r3, r4
  408c7c:	3304      	adds	r3, #4
  408c7e:	4681      	mov	r9, r0
  408c80:	930e      	str	r3, [sp, #56]	; 0x38
  408c82:	f7fe be0a 	b.w	40789a <_vfprintf_r+0xfe>
  408c86:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408c88:	b913      	cbnz	r3, 408c90 <_vfprintf_r+0x14f4>
  408c8a:	f01b 0f01 	tst.w	fp, #1
  408c8e:	d002      	beq.n	408c96 <_vfprintf_r+0x14fa>
  408c90:	9b14      	ldr	r3, [sp, #80]	; 0x50
  408c92:	3301      	adds	r3, #1
  408c94:	e7d1      	b.n	408c3a <_vfprintf_r+0x149e>
  408c96:	2301      	movs	r3, #1
  408c98:	e702      	b.n	408aa0 <_vfprintf_r+0x1304>
  408c9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  408c9c:	1bdb      	subs	r3, r3, r7
  408c9e:	9311      	str	r3, [sp, #68]	; 0x44
  408ca0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408ca2:	2b47      	cmp	r3, #71	; 0x47
  408ca4:	f43f ae40 	beq.w	408928 <_vfprintf_r+0x118c>
  408ca8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  408caa:	9310      	str	r3, [sp, #64]	; 0x40
  408cac:	e647      	b.n	40893e <_vfprintf_r+0x11a2>
  408cae:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408cb2:	f7ff b81d 	b.w	407cf0 <_vfprintf_r+0x554>
  408cb6:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408cba:	f7ff b918 	b.w	407eee <_vfprintf_r+0x752>
  408cbe:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  408cc2:	e67b      	b.n	4089bc <_vfprintf_r+0x1220>
  408cc4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408cc8:	f7ff b866 	b.w	407d98 <_vfprintf_r+0x5fc>
  408ccc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408cd0:	f7ff b9ac 	b.w	40802c <_vfprintf_r+0x890>
  408cd4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408cd8:	f7ff b934 	b.w	407f44 <_vfprintf_r+0x7a8>
  408cdc:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408ce0:	f7ff b8b0 	b.w	407e44 <_vfprintf_r+0x6a8>
  408ce4:	f88d 106f 	strb.w	r1, [sp, #111]	; 0x6f
  408ce8:	f7ff b945 	b.w	407f76 <_vfprintf_r+0x7da>
  408cec:	0040c430 	.word	0x0040c430
  408cf0:	0040c42c 	.word	0x0040c42c

00408cf4 <__sbprintf>:
  408cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408cf8:	460c      	mov	r4, r1
  408cfa:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  408cfe:	8989      	ldrh	r1, [r1, #12]
  408d00:	6e66      	ldr	r6, [r4, #100]	; 0x64
  408d02:	89e5      	ldrh	r5, [r4, #14]
  408d04:	9619      	str	r6, [sp, #100]	; 0x64
  408d06:	f021 0102 	bic.w	r1, r1, #2
  408d0a:	4606      	mov	r6, r0
  408d0c:	69e0      	ldr	r0, [r4, #28]
  408d0e:	f8ad 100c 	strh.w	r1, [sp, #12]
  408d12:	4617      	mov	r7, r2
  408d14:	f44f 6180 	mov.w	r1, #1024	; 0x400
  408d18:	6a62      	ldr	r2, [r4, #36]	; 0x24
  408d1a:	f8ad 500e 	strh.w	r5, [sp, #14]
  408d1e:	4698      	mov	r8, r3
  408d20:	ad1a      	add	r5, sp, #104	; 0x68
  408d22:	2300      	movs	r3, #0
  408d24:	9007      	str	r0, [sp, #28]
  408d26:	a816      	add	r0, sp, #88	; 0x58
  408d28:	9209      	str	r2, [sp, #36]	; 0x24
  408d2a:	9306      	str	r3, [sp, #24]
  408d2c:	9500      	str	r5, [sp, #0]
  408d2e:	9504      	str	r5, [sp, #16]
  408d30:	9102      	str	r1, [sp, #8]
  408d32:	9105      	str	r1, [sp, #20]
  408d34:	f001 fc82 	bl	40a63c <__retarget_lock_init_recursive>
  408d38:	4643      	mov	r3, r8
  408d3a:	463a      	mov	r2, r7
  408d3c:	4669      	mov	r1, sp
  408d3e:	4630      	mov	r0, r6
  408d40:	f7fe fd2c 	bl	40779c <_vfprintf_r>
  408d44:	1e05      	subs	r5, r0, #0
  408d46:	db07      	blt.n	408d58 <__sbprintf+0x64>
  408d48:	4630      	mov	r0, r6
  408d4a:	4669      	mov	r1, sp
  408d4c:	f001 f8e6 	bl	409f1c <_fflush_r>
  408d50:	2800      	cmp	r0, #0
  408d52:	bf18      	it	ne
  408d54:	f04f 35ff 	movne.w	r5, #4294967295
  408d58:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  408d5c:	065b      	lsls	r3, r3, #25
  408d5e:	d503      	bpl.n	408d68 <__sbprintf+0x74>
  408d60:	89a3      	ldrh	r3, [r4, #12]
  408d62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408d66:	81a3      	strh	r3, [r4, #12]
  408d68:	9816      	ldr	r0, [sp, #88]	; 0x58
  408d6a:	f001 fc69 	bl	40a640 <__retarget_lock_close_recursive>
  408d6e:	4628      	mov	r0, r5
  408d70:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  408d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00408d78 <__swsetup_r>:
  408d78:	b538      	push	{r3, r4, r5, lr}
  408d7a:	4b30      	ldr	r3, [pc, #192]	; (408e3c <__swsetup_r+0xc4>)
  408d7c:	681b      	ldr	r3, [r3, #0]
  408d7e:	4605      	mov	r5, r0
  408d80:	460c      	mov	r4, r1
  408d82:	b113      	cbz	r3, 408d8a <__swsetup_r+0x12>
  408d84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  408d86:	2a00      	cmp	r2, #0
  408d88:	d038      	beq.n	408dfc <__swsetup_r+0x84>
  408d8a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408d8e:	b293      	uxth	r3, r2
  408d90:	0718      	lsls	r0, r3, #28
  408d92:	d50c      	bpl.n	408dae <__swsetup_r+0x36>
  408d94:	6920      	ldr	r0, [r4, #16]
  408d96:	b1a8      	cbz	r0, 408dc4 <__swsetup_r+0x4c>
  408d98:	f013 0201 	ands.w	r2, r3, #1
  408d9c:	d01e      	beq.n	408ddc <__swsetup_r+0x64>
  408d9e:	6963      	ldr	r3, [r4, #20]
  408da0:	2200      	movs	r2, #0
  408da2:	425b      	negs	r3, r3
  408da4:	61a3      	str	r3, [r4, #24]
  408da6:	60a2      	str	r2, [r4, #8]
  408da8:	b1f0      	cbz	r0, 408de8 <__swsetup_r+0x70>
  408daa:	2000      	movs	r0, #0
  408dac:	bd38      	pop	{r3, r4, r5, pc}
  408dae:	06d9      	lsls	r1, r3, #27
  408db0:	d53c      	bpl.n	408e2c <__swsetup_r+0xb4>
  408db2:	0758      	lsls	r0, r3, #29
  408db4:	d426      	bmi.n	408e04 <__swsetup_r+0x8c>
  408db6:	6920      	ldr	r0, [r4, #16]
  408db8:	f042 0308 	orr.w	r3, r2, #8
  408dbc:	81a3      	strh	r3, [r4, #12]
  408dbe:	b29b      	uxth	r3, r3
  408dc0:	2800      	cmp	r0, #0
  408dc2:	d1e9      	bne.n	408d98 <__swsetup_r+0x20>
  408dc4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  408dc8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  408dcc:	d0e4      	beq.n	408d98 <__swsetup_r+0x20>
  408dce:	4628      	mov	r0, r5
  408dd0:	4621      	mov	r1, r4
  408dd2:	f001 fc69 	bl	40a6a8 <__smakebuf_r>
  408dd6:	89a3      	ldrh	r3, [r4, #12]
  408dd8:	6920      	ldr	r0, [r4, #16]
  408dda:	e7dd      	b.n	408d98 <__swsetup_r+0x20>
  408ddc:	0799      	lsls	r1, r3, #30
  408dde:	bf58      	it	pl
  408de0:	6962      	ldrpl	r2, [r4, #20]
  408de2:	60a2      	str	r2, [r4, #8]
  408de4:	2800      	cmp	r0, #0
  408de6:	d1e0      	bne.n	408daa <__swsetup_r+0x32>
  408de8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  408dec:	061a      	lsls	r2, r3, #24
  408dee:	d5dd      	bpl.n	408dac <__swsetup_r+0x34>
  408df0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408df4:	81a3      	strh	r3, [r4, #12]
  408df6:	f04f 30ff 	mov.w	r0, #4294967295
  408dfa:	bd38      	pop	{r3, r4, r5, pc}
  408dfc:	4618      	mov	r0, r3
  408dfe:	f001 f8e5 	bl	409fcc <__sinit>
  408e02:	e7c2      	b.n	408d8a <__swsetup_r+0x12>
  408e04:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408e06:	b151      	cbz	r1, 408e1e <__swsetup_r+0xa6>
  408e08:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408e0c:	4299      	cmp	r1, r3
  408e0e:	d004      	beq.n	408e1a <__swsetup_r+0xa2>
  408e10:	4628      	mov	r0, r5
  408e12:	f001 f97d 	bl	40a110 <_free_r>
  408e16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408e1a:	2300      	movs	r3, #0
  408e1c:	6323      	str	r3, [r4, #48]	; 0x30
  408e1e:	2300      	movs	r3, #0
  408e20:	6920      	ldr	r0, [r4, #16]
  408e22:	6063      	str	r3, [r4, #4]
  408e24:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  408e28:	6020      	str	r0, [r4, #0]
  408e2a:	e7c5      	b.n	408db8 <__swsetup_r+0x40>
  408e2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  408e30:	2309      	movs	r3, #9
  408e32:	602b      	str	r3, [r5, #0]
  408e34:	f04f 30ff 	mov.w	r0, #4294967295
  408e38:	81a2      	strh	r2, [r4, #12]
  408e3a:	bd38      	pop	{r3, r4, r5, pc}
  408e3c:	20400028 	.word	0x20400028

00408e40 <register_fini>:
  408e40:	4b02      	ldr	r3, [pc, #8]	; (408e4c <register_fini+0xc>)
  408e42:	b113      	cbz	r3, 408e4a <register_fini+0xa>
  408e44:	4802      	ldr	r0, [pc, #8]	; (408e50 <register_fini+0x10>)
  408e46:	f000 b805 	b.w	408e54 <atexit>
  408e4a:	4770      	bx	lr
  408e4c:	00000000 	.word	0x00000000
  408e50:	0040a03d 	.word	0x0040a03d

00408e54 <atexit>:
  408e54:	2300      	movs	r3, #0
  408e56:	4601      	mov	r1, r0
  408e58:	461a      	mov	r2, r3
  408e5a:	4618      	mov	r0, r3
  408e5c:	f002 ba68 	b.w	40b330 <__register_exitproc>

00408e60 <quorem>:
  408e60:	6902      	ldr	r2, [r0, #16]
  408e62:	690b      	ldr	r3, [r1, #16]
  408e64:	4293      	cmp	r3, r2
  408e66:	f300 808d 	bgt.w	408f84 <quorem+0x124>
  408e6a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408e6e:	f103 38ff 	add.w	r8, r3, #4294967295
  408e72:	f101 0714 	add.w	r7, r1, #20
  408e76:	f100 0b14 	add.w	fp, r0, #20
  408e7a:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  408e7e:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  408e82:	ea4f 0488 	mov.w	r4, r8, lsl #2
  408e86:	b083      	sub	sp, #12
  408e88:	3201      	adds	r2, #1
  408e8a:	fbb3 f9f2 	udiv	r9, r3, r2
  408e8e:	eb0b 0304 	add.w	r3, fp, r4
  408e92:	9400      	str	r4, [sp, #0]
  408e94:	eb07 0a04 	add.w	sl, r7, r4
  408e98:	9301      	str	r3, [sp, #4]
  408e9a:	f1b9 0f00 	cmp.w	r9, #0
  408e9e:	d039      	beq.n	408f14 <quorem+0xb4>
  408ea0:	2500      	movs	r5, #0
  408ea2:	462e      	mov	r6, r5
  408ea4:	46bc      	mov	ip, r7
  408ea6:	46de      	mov	lr, fp
  408ea8:	f85c 4b04 	ldr.w	r4, [ip], #4
  408eac:	f8de 3000 	ldr.w	r3, [lr]
  408eb0:	b2a2      	uxth	r2, r4
  408eb2:	fb09 5502 	mla	r5, r9, r2, r5
  408eb6:	0c22      	lsrs	r2, r4, #16
  408eb8:	0c2c      	lsrs	r4, r5, #16
  408eba:	fb09 4202 	mla	r2, r9, r2, r4
  408ebe:	b2ad      	uxth	r5, r5
  408ec0:	1b75      	subs	r5, r6, r5
  408ec2:	b296      	uxth	r6, r2
  408ec4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  408ec8:	fa15 f383 	uxtah	r3, r5, r3
  408ecc:	eb06 4623 	add.w	r6, r6, r3, asr #16
  408ed0:	b29b      	uxth	r3, r3
  408ed2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  408ed6:	45e2      	cmp	sl, ip
  408ed8:	ea4f 4512 	mov.w	r5, r2, lsr #16
  408edc:	f84e 3b04 	str.w	r3, [lr], #4
  408ee0:	ea4f 4626 	mov.w	r6, r6, asr #16
  408ee4:	d2e0      	bcs.n	408ea8 <quorem+0x48>
  408ee6:	9b00      	ldr	r3, [sp, #0]
  408ee8:	f85b 3003 	ldr.w	r3, [fp, r3]
  408eec:	b993      	cbnz	r3, 408f14 <quorem+0xb4>
  408eee:	9c01      	ldr	r4, [sp, #4]
  408ef0:	1f23      	subs	r3, r4, #4
  408ef2:	459b      	cmp	fp, r3
  408ef4:	d20c      	bcs.n	408f10 <quorem+0xb0>
  408ef6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  408efa:	b94b      	cbnz	r3, 408f10 <quorem+0xb0>
  408efc:	f1a4 0308 	sub.w	r3, r4, #8
  408f00:	e002      	b.n	408f08 <quorem+0xa8>
  408f02:	681a      	ldr	r2, [r3, #0]
  408f04:	3b04      	subs	r3, #4
  408f06:	b91a      	cbnz	r2, 408f10 <quorem+0xb0>
  408f08:	459b      	cmp	fp, r3
  408f0a:	f108 38ff 	add.w	r8, r8, #4294967295
  408f0e:	d3f8      	bcc.n	408f02 <quorem+0xa2>
  408f10:	f8c0 8010 	str.w	r8, [r0, #16]
  408f14:	4604      	mov	r4, r0
  408f16:	f001 fec5 	bl	40aca4 <__mcmp>
  408f1a:	2800      	cmp	r0, #0
  408f1c:	db2e      	blt.n	408f7c <quorem+0x11c>
  408f1e:	f109 0901 	add.w	r9, r9, #1
  408f22:	465d      	mov	r5, fp
  408f24:	2300      	movs	r3, #0
  408f26:	f857 1b04 	ldr.w	r1, [r7], #4
  408f2a:	6828      	ldr	r0, [r5, #0]
  408f2c:	b28a      	uxth	r2, r1
  408f2e:	1a9a      	subs	r2, r3, r2
  408f30:	0c0b      	lsrs	r3, r1, #16
  408f32:	fa12 f280 	uxtah	r2, r2, r0
  408f36:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  408f3a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  408f3e:	b292      	uxth	r2, r2
  408f40:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408f44:	45ba      	cmp	sl, r7
  408f46:	f845 2b04 	str.w	r2, [r5], #4
  408f4a:	ea4f 4323 	mov.w	r3, r3, asr #16
  408f4e:	d2ea      	bcs.n	408f26 <quorem+0xc6>
  408f50:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  408f54:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  408f58:	b982      	cbnz	r2, 408f7c <quorem+0x11c>
  408f5a:	1f1a      	subs	r2, r3, #4
  408f5c:	4593      	cmp	fp, r2
  408f5e:	d20b      	bcs.n	408f78 <quorem+0x118>
  408f60:	f853 2c04 	ldr.w	r2, [r3, #-4]
  408f64:	b942      	cbnz	r2, 408f78 <quorem+0x118>
  408f66:	3b08      	subs	r3, #8
  408f68:	e002      	b.n	408f70 <quorem+0x110>
  408f6a:	681a      	ldr	r2, [r3, #0]
  408f6c:	3b04      	subs	r3, #4
  408f6e:	b91a      	cbnz	r2, 408f78 <quorem+0x118>
  408f70:	459b      	cmp	fp, r3
  408f72:	f108 38ff 	add.w	r8, r8, #4294967295
  408f76:	d3f8      	bcc.n	408f6a <quorem+0x10a>
  408f78:	f8c4 8010 	str.w	r8, [r4, #16]
  408f7c:	4648      	mov	r0, r9
  408f7e:	b003      	add	sp, #12
  408f80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408f84:	2000      	movs	r0, #0
  408f86:	4770      	bx	lr

00408f88 <_dtoa_r>:
  408f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408f8c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  408f8e:	b09b      	sub	sp, #108	; 0x6c
  408f90:	4604      	mov	r4, r0
  408f92:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  408f94:	4692      	mov	sl, r2
  408f96:	469b      	mov	fp, r3
  408f98:	b141      	cbz	r1, 408fac <_dtoa_r+0x24>
  408f9a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  408f9c:	604a      	str	r2, [r1, #4]
  408f9e:	2301      	movs	r3, #1
  408fa0:	4093      	lsls	r3, r2
  408fa2:	608b      	str	r3, [r1, #8]
  408fa4:	f001 fca6 	bl	40a8f4 <_Bfree>
  408fa8:	2300      	movs	r3, #0
  408faa:	6423      	str	r3, [r4, #64]	; 0x40
  408fac:	f1bb 0f00 	cmp.w	fp, #0
  408fb0:	465d      	mov	r5, fp
  408fb2:	db35      	blt.n	409020 <_dtoa_r+0x98>
  408fb4:	2300      	movs	r3, #0
  408fb6:	6033      	str	r3, [r6, #0]
  408fb8:	4b9d      	ldr	r3, [pc, #628]	; (409230 <_dtoa_r+0x2a8>)
  408fba:	43ab      	bics	r3, r5
  408fbc:	d015      	beq.n	408fea <_dtoa_r+0x62>
  408fbe:	4650      	mov	r0, sl
  408fc0:	4659      	mov	r1, fp
  408fc2:	2200      	movs	r2, #0
  408fc4:	2300      	movs	r3, #0
  408fc6:	f7fd fa9f 	bl	406508 <__aeabi_dcmpeq>
  408fca:	4680      	mov	r8, r0
  408fcc:	2800      	cmp	r0, #0
  408fce:	d02d      	beq.n	40902c <_dtoa_r+0xa4>
  408fd0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408fd2:	2301      	movs	r3, #1
  408fd4:	6013      	str	r3, [r2, #0]
  408fd6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  408fd8:	2b00      	cmp	r3, #0
  408fda:	f000 80bd 	beq.w	409158 <_dtoa_r+0x1d0>
  408fde:	4895      	ldr	r0, [pc, #596]	; (409234 <_dtoa_r+0x2ac>)
  408fe0:	6018      	str	r0, [r3, #0]
  408fe2:	3801      	subs	r0, #1
  408fe4:	b01b      	add	sp, #108	; 0x6c
  408fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408fea:	9a26      	ldr	r2, [sp, #152]	; 0x98
  408fec:	f242 730f 	movw	r3, #9999	; 0x270f
  408ff0:	6013      	str	r3, [r2, #0]
  408ff2:	f1ba 0f00 	cmp.w	sl, #0
  408ff6:	d10d      	bne.n	409014 <_dtoa_r+0x8c>
  408ff8:	f3c5 0513 	ubfx	r5, r5, #0, #20
  408ffc:	b955      	cbnz	r5, 409014 <_dtoa_r+0x8c>
  408ffe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  409000:	488d      	ldr	r0, [pc, #564]	; (409238 <_dtoa_r+0x2b0>)
  409002:	2b00      	cmp	r3, #0
  409004:	d0ee      	beq.n	408fe4 <_dtoa_r+0x5c>
  409006:	f100 0308 	add.w	r3, r0, #8
  40900a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40900c:	6013      	str	r3, [r2, #0]
  40900e:	b01b      	add	sp, #108	; 0x6c
  409010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409014:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  409016:	4889      	ldr	r0, [pc, #548]	; (40923c <_dtoa_r+0x2b4>)
  409018:	2b00      	cmp	r3, #0
  40901a:	d0e3      	beq.n	408fe4 <_dtoa_r+0x5c>
  40901c:	1cc3      	adds	r3, r0, #3
  40901e:	e7f4      	b.n	40900a <_dtoa_r+0x82>
  409020:	2301      	movs	r3, #1
  409022:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  409026:	6033      	str	r3, [r6, #0]
  409028:	46ab      	mov	fp, r5
  40902a:	e7c5      	b.n	408fb8 <_dtoa_r+0x30>
  40902c:	aa18      	add	r2, sp, #96	; 0x60
  40902e:	ab19      	add	r3, sp, #100	; 0x64
  409030:	9201      	str	r2, [sp, #4]
  409032:	9300      	str	r3, [sp, #0]
  409034:	4652      	mov	r2, sl
  409036:	465b      	mov	r3, fp
  409038:	4620      	mov	r0, r4
  40903a:	f001 fed3 	bl	40ade4 <__d2b>
  40903e:	0d2b      	lsrs	r3, r5, #20
  409040:	4681      	mov	r9, r0
  409042:	d071      	beq.n	409128 <_dtoa_r+0x1a0>
  409044:	f3cb 0213 	ubfx	r2, fp, #0, #20
  409048:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40904c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40904e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  409052:	4650      	mov	r0, sl
  409054:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  409058:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40905c:	2200      	movs	r2, #0
  40905e:	4b78      	ldr	r3, [pc, #480]	; (409240 <_dtoa_r+0x2b8>)
  409060:	f7fc fe36 	bl	405cd0 <__aeabi_dsub>
  409064:	a36c      	add	r3, pc, #432	; (adr r3, 409218 <_dtoa_r+0x290>)
  409066:	e9d3 2300 	ldrd	r2, r3, [r3]
  40906a:	f7fc ffe5 	bl	406038 <__aeabi_dmul>
  40906e:	a36c      	add	r3, pc, #432	; (adr r3, 409220 <_dtoa_r+0x298>)
  409070:	e9d3 2300 	ldrd	r2, r3, [r3]
  409074:	f7fc fe2e 	bl	405cd4 <__adddf3>
  409078:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40907c:	4630      	mov	r0, r6
  40907e:	f7fc ff75 	bl	405f6c <__aeabi_i2d>
  409082:	a369      	add	r3, pc, #420	; (adr r3, 409228 <_dtoa_r+0x2a0>)
  409084:	e9d3 2300 	ldrd	r2, r3, [r3]
  409088:	f7fc ffd6 	bl	406038 <__aeabi_dmul>
  40908c:	4602      	mov	r2, r0
  40908e:	460b      	mov	r3, r1
  409090:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  409094:	f7fc fe1e 	bl	405cd4 <__adddf3>
  409098:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40909c:	f002 fbee 	bl	40b87c <__aeabi_d2iz>
  4090a0:	2200      	movs	r2, #0
  4090a2:	9002      	str	r0, [sp, #8]
  4090a4:	2300      	movs	r3, #0
  4090a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4090aa:	f7fd fa37 	bl	40651c <__aeabi_dcmplt>
  4090ae:	2800      	cmp	r0, #0
  4090b0:	f040 8173 	bne.w	40939a <_dtoa_r+0x412>
  4090b4:	9d02      	ldr	r5, [sp, #8]
  4090b6:	2d16      	cmp	r5, #22
  4090b8:	f200 815d 	bhi.w	409376 <_dtoa_r+0x3ee>
  4090bc:	4b61      	ldr	r3, [pc, #388]	; (409244 <_dtoa_r+0x2bc>)
  4090be:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4090c2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4090c6:	4652      	mov	r2, sl
  4090c8:	465b      	mov	r3, fp
  4090ca:	f7fd fa45 	bl	406558 <__aeabi_dcmpgt>
  4090ce:	2800      	cmp	r0, #0
  4090d0:	f000 81c5 	beq.w	40945e <_dtoa_r+0x4d6>
  4090d4:	1e6b      	subs	r3, r5, #1
  4090d6:	9302      	str	r3, [sp, #8]
  4090d8:	2300      	movs	r3, #0
  4090da:	930e      	str	r3, [sp, #56]	; 0x38
  4090dc:	1bbf      	subs	r7, r7, r6
  4090de:	1e7b      	subs	r3, r7, #1
  4090e0:	9306      	str	r3, [sp, #24]
  4090e2:	f100 8154 	bmi.w	40938e <_dtoa_r+0x406>
  4090e6:	2300      	movs	r3, #0
  4090e8:	9308      	str	r3, [sp, #32]
  4090ea:	9b02      	ldr	r3, [sp, #8]
  4090ec:	2b00      	cmp	r3, #0
  4090ee:	f2c0 8145 	blt.w	40937c <_dtoa_r+0x3f4>
  4090f2:	9a06      	ldr	r2, [sp, #24]
  4090f4:	930d      	str	r3, [sp, #52]	; 0x34
  4090f6:	4611      	mov	r1, r2
  4090f8:	4419      	add	r1, r3
  4090fa:	2300      	movs	r3, #0
  4090fc:	9106      	str	r1, [sp, #24]
  4090fe:	930c      	str	r3, [sp, #48]	; 0x30
  409100:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409102:	2b09      	cmp	r3, #9
  409104:	d82a      	bhi.n	40915c <_dtoa_r+0x1d4>
  409106:	2b05      	cmp	r3, #5
  409108:	f340 865b 	ble.w	409dc2 <_dtoa_r+0xe3a>
  40910c:	3b04      	subs	r3, #4
  40910e:	9324      	str	r3, [sp, #144]	; 0x90
  409110:	2500      	movs	r5, #0
  409112:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409114:	3b02      	subs	r3, #2
  409116:	2b03      	cmp	r3, #3
  409118:	f200 8642 	bhi.w	409da0 <_dtoa_r+0xe18>
  40911c:	e8df f013 	tbh	[pc, r3, lsl #1]
  409120:	02c903d4 	.word	0x02c903d4
  409124:	046103df 	.word	0x046103df
  409128:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40912a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40912c:	443e      	add	r6, r7
  40912e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  409132:	2b20      	cmp	r3, #32
  409134:	f340 818e 	ble.w	409454 <_dtoa_r+0x4cc>
  409138:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40913c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  409140:	409d      	lsls	r5, r3
  409142:	fa2a f000 	lsr.w	r0, sl, r0
  409146:	4328      	orrs	r0, r5
  409148:	f7fc ff00 	bl	405f4c <__aeabi_ui2d>
  40914c:	2301      	movs	r3, #1
  40914e:	3e01      	subs	r6, #1
  409150:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  409154:	9314      	str	r3, [sp, #80]	; 0x50
  409156:	e781      	b.n	40905c <_dtoa_r+0xd4>
  409158:	483b      	ldr	r0, [pc, #236]	; (409248 <_dtoa_r+0x2c0>)
  40915a:	e743      	b.n	408fe4 <_dtoa_r+0x5c>
  40915c:	2100      	movs	r1, #0
  40915e:	6461      	str	r1, [r4, #68]	; 0x44
  409160:	4620      	mov	r0, r4
  409162:	9125      	str	r1, [sp, #148]	; 0x94
  409164:	f001 fba0 	bl	40a8a8 <_Balloc>
  409168:	f04f 33ff 	mov.w	r3, #4294967295
  40916c:	930a      	str	r3, [sp, #40]	; 0x28
  40916e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  409170:	930f      	str	r3, [sp, #60]	; 0x3c
  409172:	2301      	movs	r3, #1
  409174:	9004      	str	r0, [sp, #16]
  409176:	6420      	str	r0, [r4, #64]	; 0x40
  409178:	9224      	str	r2, [sp, #144]	; 0x90
  40917a:	930b      	str	r3, [sp, #44]	; 0x2c
  40917c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40917e:	2b00      	cmp	r3, #0
  409180:	f2c0 80d9 	blt.w	409336 <_dtoa_r+0x3ae>
  409184:	9a02      	ldr	r2, [sp, #8]
  409186:	2a0e      	cmp	r2, #14
  409188:	f300 80d5 	bgt.w	409336 <_dtoa_r+0x3ae>
  40918c:	4b2d      	ldr	r3, [pc, #180]	; (409244 <_dtoa_r+0x2bc>)
  40918e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409192:	e9d3 2300 	ldrd	r2, r3, [r3]
  409196:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40919a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40919c:	2b00      	cmp	r3, #0
  40919e:	f2c0 83ba 	blt.w	409916 <_dtoa_r+0x98e>
  4091a2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4091a6:	4650      	mov	r0, sl
  4091a8:	462a      	mov	r2, r5
  4091aa:	4633      	mov	r3, r6
  4091ac:	4659      	mov	r1, fp
  4091ae:	f7fd f86d 	bl	40628c <__aeabi_ddiv>
  4091b2:	f002 fb63 	bl	40b87c <__aeabi_d2iz>
  4091b6:	4680      	mov	r8, r0
  4091b8:	f7fc fed8 	bl	405f6c <__aeabi_i2d>
  4091bc:	462a      	mov	r2, r5
  4091be:	4633      	mov	r3, r6
  4091c0:	f7fc ff3a 	bl	406038 <__aeabi_dmul>
  4091c4:	460b      	mov	r3, r1
  4091c6:	4602      	mov	r2, r0
  4091c8:	4659      	mov	r1, fp
  4091ca:	4650      	mov	r0, sl
  4091cc:	f7fc fd80 	bl	405cd0 <__aeabi_dsub>
  4091d0:	9d04      	ldr	r5, [sp, #16]
  4091d2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4091d6:	702b      	strb	r3, [r5, #0]
  4091d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4091da:	2b01      	cmp	r3, #1
  4091dc:	4606      	mov	r6, r0
  4091de:	460f      	mov	r7, r1
  4091e0:	f105 0501 	add.w	r5, r5, #1
  4091e4:	d068      	beq.n	4092b8 <_dtoa_r+0x330>
  4091e6:	2200      	movs	r2, #0
  4091e8:	4b18      	ldr	r3, [pc, #96]	; (40924c <_dtoa_r+0x2c4>)
  4091ea:	f7fc ff25 	bl	406038 <__aeabi_dmul>
  4091ee:	2200      	movs	r2, #0
  4091f0:	2300      	movs	r3, #0
  4091f2:	4606      	mov	r6, r0
  4091f4:	460f      	mov	r7, r1
  4091f6:	f7fd f987 	bl	406508 <__aeabi_dcmpeq>
  4091fa:	2800      	cmp	r0, #0
  4091fc:	f040 8088 	bne.w	409310 <_dtoa_r+0x388>
  409200:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  409204:	f04f 0a00 	mov.w	sl, #0
  409208:	f8df b040 	ldr.w	fp, [pc, #64]	; 40924c <_dtoa_r+0x2c4>
  40920c:	940c      	str	r4, [sp, #48]	; 0x30
  40920e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  409212:	e028      	b.n	409266 <_dtoa_r+0x2de>
  409214:	f3af 8000 	nop.w
  409218:	636f4361 	.word	0x636f4361
  40921c:	3fd287a7 	.word	0x3fd287a7
  409220:	8b60c8b3 	.word	0x8b60c8b3
  409224:	3fc68a28 	.word	0x3fc68a28
  409228:	509f79fb 	.word	0x509f79fb
  40922c:	3fd34413 	.word	0x3fd34413
  409230:	7ff00000 	.word	0x7ff00000
  409234:	0040c465 	.word	0x0040c465
  409238:	0040c488 	.word	0x0040c488
  40923c:	0040c494 	.word	0x0040c494
  409240:	3ff80000 	.word	0x3ff80000
  409244:	0040c4c0 	.word	0x0040c4c0
  409248:	0040c464 	.word	0x0040c464
  40924c:	40240000 	.word	0x40240000
  409250:	f7fc fef2 	bl	406038 <__aeabi_dmul>
  409254:	2200      	movs	r2, #0
  409256:	2300      	movs	r3, #0
  409258:	4606      	mov	r6, r0
  40925a:	460f      	mov	r7, r1
  40925c:	f7fd f954 	bl	406508 <__aeabi_dcmpeq>
  409260:	2800      	cmp	r0, #0
  409262:	f040 83c1 	bne.w	4099e8 <_dtoa_r+0xa60>
  409266:	4642      	mov	r2, r8
  409268:	464b      	mov	r3, r9
  40926a:	4630      	mov	r0, r6
  40926c:	4639      	mov	r1, r7
  40926e:	f7fd f80d 	bl	40628c <__aeabi_ddiv>
  409272:	f002 fb03 	bl	40b87c <__aeabi_d2iz>
  409276:	4604      	mov	r4, r0
  409278:	f7fc fe78 	bl	405f6c <__aeabi_i2d>
  40927c:	4642      	mov	r2, r8
  40927e:	464b      	mov	r3, r9
  409280:	f7fc feda 	bl	406038 <__aeabi_dmul>
  409284:	4602      	mov	r2, r0
  409286:	460b      	mov	r3, r1
  409288:	4630      	mov	r0, r6
  40928a:	4639      	mov	r1, r7
  40928c:	f7fc fd20 	bl	405cd0 <__aeabi_dsub>
  409290:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  409294:	9e04      	ldr	r6, [sp, #16]
  409296:	f805 eb01 	strb.w	lr, [r5], #1
  40929a:	eba5 0e06 	sub.w	lr, r5, r6
  40929e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4092a0:	45b6      	cmp	lr, r6
  4092a2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4092a6:	4652      	mov	r2, sl
  4092a8:	465b      	mov	r3, fp
  4092aa:	d1d1      	bne.n	409250 <_dtoa_r+0x2c8>
  4092ac:	46a0      	mov	r8, r4
  4092ae:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4092b2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4092b4:	4606      	mov	r6, r0
  4092b6:	460f      	mov	r7, r1
  4092b8:	4632      	mov	r2, r6
  4092ba:	463b      	mov	r3, r7
  4092bc:	4630      	mov	r0, r6
  4092be:	4639      	mov	r1, r7
  4092c0:	f7fc fd08 	bl	405cd4 <__adddf3>
  4092c4:	4606      	mov	r6, r0
  4092c6:	460f      	mov	r7, r1
  4092c8:	4602      	mov	r2, r0
  4092ca:	460b      	mov	r3, r1
  4092cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4092d0:	f7fd f924 	bl	40651c <__aeabi_dcmplt>
  4092d4:	b948      	cbnz	r0, 4092ea <_dtoa_r+0x362>
  4092d6:	4632      	mov	r2, r6
  4092d8:	463b      	mov	r3, r7
  4092da:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4092de:	f7fd f913 	bl	406508 <__aeabi_dcmpeq>
  4092e2:	b1a8      	cbz	r0, 409310 <_dtoa_r+0x388>
  4092e4:	f018 0f01 	tst.w	r8, #1
  4092e8:	d012      	beq.n	409310 <_dtoa_r+0x388>
  4092ea:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4092ee:	9a04      	ldr	r2, [sp, #16]
  4092f0:	1e6b      	subs	r3, r5, #1
  4092f2:	e004      	b.n	4092fe <_dtoa_r+0x376>
  4092f4:	429a      	cmp	r2, r3
  4092f6:	f000 8401 	beq.w	409afc <_dtoa_r+0xb74>
  4092fa:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4092fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  409302:	f103 0501 	add.w	r5, r3, #1
  409306:	d0f5      	beq.n	4092f4 <_dtoa_r+0x36c>
  409308:	f108 0801 	add.w	r8, r8, #1
  40930c:	f883 8000 	strb.w	r8, [r3]
  409310:	4649      	mov	r1, r9
  409312:	4620      	mov	r0, r4
  409314:	f001 faee 	bl	40a8f4 <_Bfree>
  409318:	2200      	movs	r2, #0
  40931a:	9b02      	ldr	r3, [sp, #8]
  40931c:	702a      	strb	r2, [r5, #0]
  40931e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  409320:	3301      	adds	r3, #1
  409322:	6013      	str	r3, [r2, #0]
  409324:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  409326:	2b00      	cmp	r3, #0
  409328:	f000 839e 	beq.w	409a68 <_dtoa_r+0xae0>
  40932c:	9804      	ldr	r0, [sp, #16]
  40932e:	601d      	str	r5, [r3, #0]
  409330:	b01b      	add	sp, #108	; 0x6c
  409332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409336:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  409338:	2a00      	cmp	r2, #0
  40933a:	d03e      	beq.n	4093ba <_dtoa_r+0x432>
  40933c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40933e:	2a01      	cmp	r2, #1
  409340:	f340 8311 	ble.w	409966 <_dtoa_r+0x9de>
  409344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409346:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409348:	1e5f      	subs	r7, r3, #1
  40934a:	42ba      	cmp	r2, r7
  40934c:	f2c0 838f 	blt.w	409a6e <_dtoa_r+0xae6>
  409350:	1bd7      	subs	r7, r2, r7
  409352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409354:	2b00      	cmp	r3, #0
  409356:	f2c0 848b 	blt.w	409c70 <_dtoa_r+0xce8>
  40935a:	9d08      	ldr	r5, [sp, #32]
  40935c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40935e:	9a08      	ldr	r2, [sp, #32]
  409360:	441a      	add	r2, r3
  409362:	9208      	str	r2, [sp, #32]
  409364:	9a06      	ldr	r2, [sp, #24]
  409366:	2101      	movs	r1, #1
  409368:	441a      	add	r2, r3
  40936a:	4620      	mov	r0, r4
  40936c:	9206      	str	r2, [sp, #24]
  40936e:	f001 fb5b 	bl	40aa28 <__i2b>
  409372:	4606      	mov	r6, r0
  409374:	e024      	b.n	4093c0 <_dtoa_r+0x438>
  409376:	2301      	movs	r3, #1
  409378:	930e      	str	r3, [sp, #56]	; 0x38
  40937a:	e6af      	b.n	4090dc <_dtoa_r+0x154>
  40937c:	9a08      	ldr	r2, [sp, #32]
  40937e:	9b02      	ldr	r3, [sp, #8]
  409380:	1ad2      	subs	r2, r2, r3
  409382:	425b      	negs	r3, r3
  409384:	930c      	str	r3, [sp, #48]	; 0x30
  409386:	2300      	movs	r3, #0
  409388:	9208      	str	r2, [sp, #32]
  40938a:	930d      	str	r3, [sp, #52]	; 0x34
  40938c:	e6b8      	b.n	409100 <_dtoa_r+0x178>
  40938e:	f1c7 0301 	rsb	r3, r7, #1
  409392:	9308      	str	r3, [sp, #32]
  409394:	2300      	movs	r3, #0
  409396:	9306      	str	r3, [sp, #24]
  409398:	e6a7      	b.n	4090ea <_dtoa_r+0x162>
  40939a:	9d02      	ldr	r5, [sp, #8]
  40939c:	4628      	mov	r0, r5
  40939e:	f7fc fde5 	bl	405f6c <__aeabi_i2d>
  4093a2:	4602      	mov	r2, r0
  4093a4:	460b      	mov	r3, r1
  4093a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4093aa:	f7fd f8ad 	bl	406508 <__aeabi_dcmpeq>
  4093ae:	2800      	cmp	r0, #0
  4093b0:	f47f ae80 	bne.w	4090b4 <_dtoa_r+0x12c>
  4093b4:	1e6b      	subs	r3, r5, #1
  4093b6:	9302      	str	r3, [sp, #8]
  4093b8:	e67c      	b.n	4090b4 <_dtoa_r+0x12c>
  4093ba:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4093bc:	9d08      	ldr	r5, [sp, #32]
  4093be:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4093c0:	2d00      	cmp	r5, #0
  4093c2:	dd0c      	ble.n	4093de <_dtoa_r+0x456>
  4093c4:	9906      	ldr	r1, [sp, #24]
  4093c6:	2900      	cmp	r1, #0
  4093c8:	460b      	mov	r3, r1
  4093ca:	dd08      	ble.n	4093de <_dtoa_r+0x456>
  4093cc:	42a9      	cmp	r1, r5
  4093ce:	9a08      	ldr	r2, [sp, #32]
  4093d0:	bfa8      	it	ge
  4093d2:	462b      	movge	r3, r5
  4093d4:	1ad2      	subs	r2, r2, r3
  4093d6:	1aed      	subs	r5, r5, r3
  4093d8:	1acb      	subs	r3, r1, r3
  4093da:	9208      	str	r2, [sp, #32]
  4093dc:	9306      	str	r3, [sp, #24]
  4093de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4093e0:	b1d3      	cbz	r3, 409418 <_dtoa_r+0x490>
  4093e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4093e4:	2b00      	cmp	r3, #0
  4093e6:	f000 82b7 	beq.w	409958 <_dtoa_r+0x9d0>
  4093ea:	2f00      	cmp	r7, #0
  4093ec:	dd10      	ble.n	409410 <_dtoa_r+0x488>
  4093ee:	4631      	mov	r1, r6
  4093f0:	463a      	mov	r2, r7
  4093f2:	4620      	mov	r0, r4
  4093f4:	f001 fbb4 	bl	40ab60 <__pow5mult>
  4093f8:	464a      	mov	r2, r9
  4093fa:	4601      	mov	r1, r0
  4093fc:	4606      	mov	r6, r0
  4093fe:	4620      	mov	r0, r4
  409400:	f001 fb1c 	bl	40aa3c <__multiply>
  409404:	4649      	mov	r1, r9
  409406:	4680      	mov	r8, r0
  409408:	4620      	mov	r0, r4
  40940a:	f001 fa73 	bl	40a8f4 <_Bfree>
  40940e:	46c1      	mov	r9, r8
  409410:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409412:	1bda      	subs	r2, r3, r7
  409414:	f040 82a1 	bne.w	40995a <_dtoa_r+0x9d2>
  409418:	2101      	movs	r1, #1
  40941a:	4620      	mov	r0, r4
  40941c:	f001 fb04 	bl	40aa28 <__i2b>
  409420:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409422:	2b00      	cmp	r3, #0
  409424:	4680      	mov	r8, r0
  409426:	dd1c      	ble.n	409462 <_dtoa_r+0x4da>
  409428:	4601      	mov	r1, r0
  40942a:	461a      	mov	r2, r3
  40942c:	4620      	mov	r0, r4
  40942e:	f001 fb97 	bl	40ab60 <__pow5mult>
  409432:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409434:	2b01      	cmp	r3, #1
  409436:	4680      	mov	r8, r0
  409438:	f340 8254 	ble.w	4098e4 <_dtoa_r+0x95c>
  40943c:	2300      	movs	r3, #0
  40943e:	930c      	str	r3, [sp, #48]	; 0x30
  409440:	f8d8 3010 	ldr.w	r3, [r8, #16]
  409444:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  409448:	6918      	ldr	r0, [r3, #16]
  40944a:	f001 fa9d 	bl	40a988 <__hi0bits>
  40944e:	f1c0 0020 	rsb	r0, r0, #32
  409452:	e010      	b.n	409476 <_dtoa_r+0x4ee>
  409454:	f1c3 0520 	rsb	r5, r3, #32
  409458:	fa0a f005 	lsl.w	r0, sl, r5
  40945c:	e674      	b.n	409148 <_dtoa_r+0x1c0>
  40945e:	900e      	str	r0, [sp, #56]	; 0x38
  409460:	e63c      	b.n	4090dc <_dtoa_r+0x154>
  409462:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409464:	2b01      	cmp	r3, #1
  409466:	f340 8287 	ble.w	409978 <_dtoa_r+0x9f0>
  40946a:	2300      	movs	r3, #0
  40946c:	930c      	str	r3, [sp, #48]	; 0x30
  40946e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409470:	2001      	movs	r0, #1
  409472:	2b00      	cmp	r3, #0
  409474:	d1e4      	bne.n	409440 <_dtoa_r+0x4b8>
  409476:	9a06      	ldr	r2, [sp, #24]
  409478:	4410      	add	r0, r2
  40947a:	f010 001f 	ands.w	r0, r0, #31
  40947e:	f000 80a1 	beq.w	4095c4 <_dtoa_r+0x63c>
  409482:	f1c0 0320 	rsb	r3, r0, #32
  409486:	2b04      	cmp	r3, #4
  409488:	f340 849e 	ble.w	409dc8 <_dtoa_r+0xe40>
  40948c:	9b08      	ldr	r3, [sp, #32]
  40948e:	f1c0 001c 	rsb	r0, r0, #28
  409492:	4403      	add	r3, r0
  409494:	9308      	str	r3, [sp, #32]
  409496:	4613      	mov	r3, r2
  409498:	4403      	add	r3, r0
  40949a:	4405      	add	r5, r0
  40949c:	9306      	str	r3, [sp, #24]
  40949e:	9b08      	ldr	r3, [sp, #32]
  4094a0:	2b00      	cmp	r3, #0
  4094a2:	dd05      	ble.n	4094b0 <_dtoa_r+0x528>
  4094a4:	4649      	mov	r1, r9
  4094a6:	461a      	mov	r2, r3
  4094a8:	4620      	mov	r0, r4
  4094aa:	f001 fba9 	bl	40ac00 <__lshift>
  4094ae:	4681      	mov	r9, r0
  4094b0:	9b06      	ldr	r3, [sp, #24]
  4094b2:	2b00      	cmp	r3, #0
  4094b4:	dd05      	ble.n	4094c2 <_dtoa_r+0x53a>
  4094b6:	4641      	mov	r1, r8
  4094b8:	461a      	mov	r2, r3
  4094ba:	4620      	mov	r0, r4
  4094bc:	f001 fba0 	bl	40ac00 <__lshift>
  4094c0:	4680      	mov	r8, r0
  4094c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4094c4:	2b00      	cmp	r3, #0
  4094c6:	f040 8086 	bne.w	4095d6 <_dtoa_r+0x64e>
  4094ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4094cc:	2b00      	cmp	r3, #0
  4094ce:	f340 8266 	ble.w	40999e <_dtoa_r+0xa16>
  4094d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4094d4:	2b00      	cmp	r3, #0
  4094d6:	f000 8098 	beq.w	40960a <_dtoa_r+0x682>
  4094da:	2d00      	cmp	r5, #0
  4094dc:	dd05      	ble.n	4094ea <_dtoa_r+0x562>
  4094de:	4631      	mov	r1, r6
  4094e0:	462a      	mov	r2, r5
  4094e2:	4620      	mov	r0, r4
  4094e4:	f001 fb8c 	bl	40ac00 <__lshift>
  4094e8:	4606      	mov	r6, r0
  4094ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4094ec:	2b00      	cmp	r3, #0
  4094ee:	f040 8337 	bne.w	409b60 <_dtoa_r+0xbd8>
  4094f2:	9606      	str	r6, [sp, #24]
  4094f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4094f6:	9a04      	ldr	r2, [sp, #16]
  4094f8:	f8dd b018 	ldr.w	fp, [sp, #24]
  4094fc:	3b01      	subs	r3, #1
  4094fe:	18d3      	adds	r3, r2, r3
  409500:	930b      	str	r3, [sp, #44]	; 0x2c
  409502:	f00a 0301 	and.w	r3, sl, #1
  409506:	930c      	str	r3, [sp, #48]	; 0x30
  409508:	4617      	mov	r7, r2
  40950a:	46c2      	mov	sl, r8
  40950c:	4651      	mov	r1, sl
  40950e:	4648      	mov	r0, r9
  409510:	f7ff fca6 	bl	408e60 <quorem>
  409514:	4631      	mov	r1, r6
  409516:	4605      	mov	r5, r0
  409518:	4648      	mov	r0, r9
  40951a:	f001 fbc3 	bl	40aca4 <__mcmp>
  40951e:	465a      	mov	r2, fp
  409520:	900a      	str	r0, [sp, #40]	; 0x28
  409522:	4651      	mov	r1, sl
  409524:	4620      	mov	r0, r4
  409526:	f001 fbd9 	bl	40acdc <__mdiff>
  40952a:	68c2      	ldr	r2, [r0, #12]
  40952c:	4680      	mov	r8, r0
  40952e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  409532:	2a00      	cmp	r2, #0
  409534:	f040 822b 	bne.w	40998e <_dtoa_r+0xa06>
  409538:	4601      	mov	r1, r0
  40953a:	4648      	mov	r0, r9
  40953c:	9308      	str	r3, [sp, #32]
  40953e:	f001 fbb1 	bl	40aca4 <__mcmp>
  409542:	4641      	mov	r1, r8
  409544:	9006      	str	r0, [sp, #24]
  409546:	4620      	mov	r0, r4
  409548:	f001 f9d4 	bl	40a8f4 <_Bfree>
  40954c:	9a06      	ldr	r2, [sp, #24]
  40954e:	9b08      	ldr	r3, [sp, #32]
  409550:	b932      	cbnz	r2, 409560 <_dtoa_r+0x5d8>
  409552:	9924      	ldr	r1, [sp, #144]	; 0x90
  409554:	b921      	cbnz	r1, 409560 <_dtoa_r+0x5d8>
  409556:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  409558:	2a00      	cmp	r2, #0
  40955a:	f000 83ef 	beq.w	409d3c <_dtoa_r+0xdb4>
  40955e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409560:	990a      	ldr	r1, [sp, #40]	; 0x28
  409562:	2900      	cmp	r1, #0
  409564:	f2c0 829f 	blt.w	409aa6 <_dtoa_r+0xb1e>
  409568:	d105      	bne.n	409576 <_dtoa_r+0x5ee>
  40956a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40956c:	b919      	cbnz	r1, 409576 <_dtoa_r+0x5ee>
  40956e:	990c      	ldr	r1, [sp, #48]	; 0x30
  409570:	2900      	cmp	r1, #0
  409572:	f000 8298 	beq.w	409aa6 <_dtoa_r+0xb1e>
  409576:	2a00      	cmp	r2, #0
  409578:	f300 8306 	bgt.w	409b88 <_dtoa_r+0xc00>
  40957c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40957e:	703b      	strb	r3, [r7, #0]
  409580:	f107 0801 	add.w	r8, r7, #1
  409584:	4297      	cmp	r7, r2
  409586:	4645      	mov	r5, r8
  409588:	f000 830c 	beq.w	409ba4 <_dtoa_r+0xc1c>
  40958c:	4649      	mov	r1, r9
  40958e:	2300      	movs	r3, #0
  409590:	220a      	movs	r2, #10
  409592:	4620      	mov	r0, r4
  409594:	f001 f9b8 	bl	40a908 <__multadd>
  409598:	455e      	cmp	r6, fp
  40959a:	4681      	mov	r9, r0
  40959c:	4631      	mov	r1, r6
  40959e:	f04f 0300 	mov.w	r3, #0
  4095a2:	f04f 020a 	mov.w	r2, #10
  4095a6:	4620      	mov	r0, r4
  4095a8:	f000 81eb 	beq.w	409982 <_dtoa_r+0x9fa>
  4095ac:	f001 f9ac 	bl	40a908 <__multadd>
  4095b0:	4659      	mov	r1, fp
  4095b2:	4606      	mov	r6, r0
  4095b4:	2300      	movs	r3, #0
  4095b6:	220a      	movs	r2, #10
  4095b8:	4620      	mov	r0, r4
  4095ba:	f001 f9a5 	bl	40a908 <__multadd>
  4095be:	4647      	mov	r7, r8
  4095c0:	4683      	mov	fp, r0
  4095c2:	e7a3      	b.n	40950c <_dtoa_r+0x584>
  4095c4:	201c      	movs	r0, #28
  4095c6:	9b08      	ldr	r3, [sp, #32]
  4095c8:	4403      	add	r3, r0
  4095ca:	9308      	str	r3, [sp, #32]
  4095cc:	9b06      	ldr	r3, [sp, #24]
  4095ce:	4403      	add	r3, r0
  4095d0:	4405      	add	r5, r0
  4095d2:	9306      	str	r3, [sp, #24]
  4095d4:	e763      	b.n	40949e <_dtoa_r+0x516>
  4095d6:	4641      	mov	r1, r8
  4095d8:	4648      	mov	r0, r9
  4095da:	f001 fb63 	bl	40aca4 <__mcmp>
  4095de:	2800      	cmp	r0, #0
  4095e0:	f6bf af73 	bge.w	4094ca <_dtoa_r+0x542>
  4095e4:	9f02      	ldr	r7, [sp, #8]
  4095e6:	4649      	mov	r1, r9
  4095e8:	2300      	movs	r3, #0
  4095ea:	220a      	movs	r2, #10
  4095ec:	4620      	mov	r0, r4
  4095ee:	3f01      	subs	r7, #1
  4095f0:	9702      	str	r7, [sp, #8]
  4095f2:	f001 f989 	bl	40a908 <__multadd>
  4095f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4095f8:	4681      	mov	r9, r0
  4095fa:	2b00      	cmp	r3, #0
  4095fc:	f040 83b6 	bne.w	409d6c <_dtoa_r+0xde4>
  409600:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409602:	2b00      	cmp	r3, #0
  409604:	f340 83bf 	ble.w	409d86 <_dtoa_r+0xdfe>
  409608:	930a      	str	r3, [sp, #40]	; 0x28
  40960a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40960e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409610:	465d      	mov	r5, fp
  409612:	e002      	b.n	40961a <_dtoa_r+0x692>
  409614:	f001 f978 	bl	40a908 <__multadd>
  409618:	4681      	mov	r9, r0
  40961a:	4641      	mov	r1, r8
  40961c:	4648      	mov	r0, r9
  40961e:	f7ff fc1f 	bl	408e60 <quorem>
  409622:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  409626:	f805 ab01 	strb.w	sl, [r5], #1
  40962a:	eba5 030b 	sub.w	r3, r5, fp
  40962e:	42bb      	cmp	r3, r7
  409630:	f04f 020a 	mov.w	r2, #10
  409634:	f04f 0300 	mov.w	r3, #0
  409638:	4649      	mov	r1, r9
  40963a:	4620      	mov	r0, r4
  40963c:	dbea      	blt.n	409614 <_dtoa_r+0x68c>
  40963e:	9b04      	ldr	r3, [sp, #16]
  409640:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409642:	2a01      	cmp	r2, #1
  409644:	bfac      	ite	ge
  409646:	189b      	addge	r3, r3, r2
  409648:	3301      	addlt	r3, #1
  40964a:	461d      	mov	r5, r3
  40964c:	f04f 0b00 	mov.w	fp, #0
  409650:	4649      	mov	r1, r9
  409652:	2201      	movs	r2, #1
  409654:	4620      	mov	r0, r4
  409656:	f001 fad3 	bl	40ac00 <__lshift>
  40965a:	4641      	mov	r1, r8
  40965c:	4681      	mov	r9, r0
  40965e:	f001 fb21 	bl	40aca4 <__mcmp>
  409662:	2800      	cmp	r0, #0
  409664:	f340 823d 	ble.w	409ae2 <_dtoa_r+0xb5a>
  409668:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40966c:	9904      	ldr	r1, [sp, #16]
  40966e:	1e6b      	subs	r3, r5, #1
  409670:	e004      	b.n	40967c <_dtoa_r+0x6f4>
  409672:	428b      	cmp	r3, r1
  409674:	f000 81ae 	beq.w	4099d4 <_dtoa_r+0xa4c>
  409678:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40967c:	2a39      	cmp	r2, #57	; 0x39
  40967e:	f103 0501 	add.w	r5, r3, #1
  409682:	d0f6      	beq.n	409672 <_dtoa_r+0x6ea>
  409684:	3201      	adds	r2, #1
  409686:	701a      	strb	r2, [r3, #0]
  409688:	4641      	mov	r1, r8
  40968a:	4620      	mov	r0, r4
  40968c:	f001 f932 	bl	40a8f4 <_Bfree>
  409690:	2e00      	cmp	r6, #0
  409692:	f43f ae3d 	beq.w	409310 <_dtoa_r+0x388>
  409696:	f1bb 0f00 	cmp.w	fp, #0
  40969a:	d005      	beq.n	4096a8 <_dtoa_r+0x720>
  40969c:	45b3      	cmp	fp, r6
  40969e:	d003      	beq.n	4096a8 <_dtoa_r+0x720>
  4096a0:	4659      	mov	r1, fp
  4096a2:	4620      	mov	r0, r4
  4096a4:	f001 f926 	bl	40a8f4 <_Bfree>
  4096a8:	4631      	mov	r1, r6
  4096aa:	4620      	mov	r0, r4
  4096ac:	f001 f922 	bl	40a8f4 <_Bfree>
  4096b0:	e62e      	b.n	409310 <_dtoa_r+0x388>
  4096b2:	2300      	movs	r3, #0
  4096b4:	930b      	str	r3, [sp, #44]	; 0x2c
  4096b6:	9b02      	ldr	r3, [sp, #8]
  4096b8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4096ba:	4413      	add	r3, r2
  4096bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4096be:	3301      	adds	r3, #1
  4096c0:	2b01      	cmp	r3, #1
  4096c2:	461f      	mov	r7, r3
  4096c4:	461e      	mov	r6, r3
  4096c6:	930a      	str	r3, [sp, #40]	; 0x28
  4096c8:	bfb8      	it	lt
  4096ca:	2701      	movlt	r7, #1
  4096cc:	2100      	movs	r1, #0
  4096ce:	2f17      	cmp	r7, #23
  4096d0:	6461      	str	r1, [r4, #68]	; 0x44
  4096d2:	d90a      	bls.n	4096ea <_dtoa_r+0x762>
  4096d4:	2201      	movs	r2, #1
  4096d6:	2304      	movs	r3, #4
  4096d8:	005b      	lsls	r3, r3, #1
  4096da:	f103 0014 	add.w	r0, r3, #20
  4096de:	4287      	cmp	r7, r0
  4096e0:	4611      	mov	r1, r2
  4096e2:	f102 0201 	add.w	r2, r2, #1
  4096e6:	d2f7      	bcs.n	4096d8 <_dtoa_r+0x750>
  4096e8:	6461      	str	r1, [r4, #68]	; 0x44
  4096ea:	4620      	mov	r0, r4
  4096ec:	f001 f8dc 	bl	40a8a8 <_Balloc>
  4096f0:	2e0e      	cmp	r6, #14
  4096f2:	9004      	str	r0, [sp, #16]
  4096f4:	6420      	str	r0, [r4, #64]	; 0x40
  4096f6:	f63f ad41 	bhi.w	40917c <_dtoa_r+0x1f4>
  4096fa:	2d00      	cmp	r5, #0
  4096fc:	f43f ad3e 	beq.w	40917c <_dtoa_r+0x1f4>
  409700:	9902      	ldr	r1, [sp, #8]
  409702:	2900      	cmp	r1, #0
  409704:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  409708:	f340 8202 	ble.w	409b10 <_dtoa_r+0xb88>
  40970c:	4bb8      	ldr	r3, [pc, #736]	; (4099f0 <_dtoa_r+0xa68>)
  40970e:	f001 020f 	and.w	r2, r1, #15
  409712:	110d      	asrs	r5, r1, #4
  409714:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409718:	06e9      	lsls	r1, r5, #27
  40971a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40971e:	f140 81ae 	bpl.w	409a7e <_dtoa_r+0xaf6>
  409722:	4bb4      	ldr	r3, [pc, #720]	; (4099f4 <_dtoa_r+0xa6c>)
  409724:	4650      	mov	r0, sl
  409726:	4659      	mov	r1, fp
  409728:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40972c:	f7fc fdae 	bl	40628c <__aeabi_ddiv>
  409730:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  409734:	f005 050f 	and.w	r5, r5, #15
  409738:	f04f 0a03 	mov.w	sl, #3
  40973c:	b18d      	cbz	r5, 409762 <_dtoa_r+0x7da>
  40973e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 4099f4 <_dtoa_r+0xa6c>
  409742:	07ea      	lsls	r2, r5, #31
  409744:	d509      	bpl.n	40975a <_dtoa_r+0x7d2>
  409746:	4630      	mov	r0, r6
  409748:	4639      	mov	r1, r7
  40974a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40974e:	f7fc fc73 	bl	406038 <__aeabi_dmul>
  409752:	f10a 0a01 	add.w	sl, sl, #1
  409756:	4606      	mov	r6, r0
  409758:	460f      	mov	r7, r1
  40975a:	106d      	asrs	r5, r5, #1
  40975c:	f108 0808 	add.w	r8, r8, #8
  409760:	d1ef      	bne.n	409742 <_dtoa_r+0x7ba>
  409762:	463b      	mov	r3, r7
  409764:	4632      	mov	r2, r6
  409766:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40976a:	f7fc fd8f 	bl	40628c <__aeabi_ddiv>
  40976e:	4607      	mov	r7, r0
  409770:	4688      	mov	r8, r1
  409772:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409774:	b143      	cbz	r3, 409788 <_dtoa_r+0x800>
  409776:	2200      	movs	r2, #0
  409778:	4b9f      	ldr	r3, [pc, #636]	; (4099f8 <_dtoa_r+0xa70>)
  40977a:	4638      	mov	r0, r7
  40977c:	4641      	mov	r1, r8
  40977e:	f7fc fecd 	bl	40651c <__aeabi_dcmplt>
  409782:	2800      	cmp	r0, #0
  409784:	f040 8286 	bne.w	409c94 <_dtoa_r+0xd0c>
  409788:	4650      	mov	r0, sl
  40978a:	f7fc fbef 	bl	405f6c <__aeabi_i2d>
  40978e:	463a      	mov	r2, r7
  409790:	4643      	mov	r3, r8
  409792:	f7fc fc51 	bl	406038 <__aeabi_dmul>
  409796:	4b99      	ldr	r3, [pc, #612]	; (4099fc <_dtoa_r+0xa74>)
  409798:	2200      	movs	r2, #0
  40979a:	f7fc fa9b 	bl	405cd4 <__adddf3>
  40979e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4097a0:	4605      	mov	r5, r0
  4097a2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4097a6:	2b00      	cmp	r3, #0
  4097a8:	f000 813e 	beq.w	409a28 <_dtoa_r+0xaa0>
  4097ac:	9b02      	ldr	r3, [sp, #8]
  4097ae:	9315      	str	r3, [sp, #84]	; 0x54
  4097b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4097b2:	9312      	str	r3, [sp, #72]	; 0x48
  4097b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4097b6:	2b00      	cmp	r3, #0
  4097b8:	f000 81fa 	beq.w	409bb0 <_dtoa_r+0xc28>
  4097bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4097be:	4b8c      	ldr	r3, [pc, #560]	; (4099f0 <_dtoa_r+0xa68>)
  4097c0:	498f      	ldr	r1, [pc, #572]	; (409a00 <_dtoa_r+0xa78>)
  4097c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4097c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4097ca:	2000      	movs	r0, #0
  4097cc:	f7fc fd5e 	bl	40628c <__aeabi_ddiv>
  4097d0:	462a      	mov	r2, r5
  4097d2:	4633      	mov	r3, r6
  4097d4:	f7fc fa7c 	bl	405cd0 <__aeabi_dsub>
  4097d8:	4682      	mov	sl, r0
  4097da:	468b      	mov	fp, r1
  4097dc:	4638      	mov	r0, r7
  4097de:	4641      	mov	r1, r8
  4097e0:	f002 f84c 	bl	40b87c <__aeabi_d2iz>
  4097e4:	4605      	mov	r5, r0
  4097e6:	f7fc fbc1 	bl	405f6c <__aeabi_i2d>
  4097ea:	4602      	mov	r2, r0
  4097ec:	460b      	mov	r3, r1
  4097ee:	4638      	mov	r0, r7
  4097f0:	4641      	mov	r1, r8
  4097f2:	f7fc fa6d 	bl	405cd0 <__aeabi_dsub>
  4097f6:	3530      	adds	r5, #48	; 0x30
  4097f8:	fa5f f885 	uxtb.w	r8, r5
  4097fc:	9d04      	ldr	r5, [sp, #16]
  4097fe:	4606      	mov	r6, r0
  409800:	460f      	mov	r7, r1
  409802:	f885 8000 	strb.w	r8, [r5]
  409806:	4602      	mov	r2, r0
  409808:	460b      	mov	r3, r1
  40980a:	4650      	mov	r0, sl
  40980c:	4659      	mov	r1, fp
  40980e:	3501      	adds	r5, #1
  409810:	f7fc fea2 	bl	406558 <__aeabi_dcmpgt>
  409814:	2800      	cmp	r0, #0
  409816:	d154      	bne.n	4098c2 <_dtoa_r+0x93a>
  409818:	4632      	mov	r2, r6
  40981a:	463b      	mov	r3, r7
  40981c:	2000      	movs	r0, #0
  40981e:	4976      	ldr	r1, [pc, #472]	; (4099f8 <_dtoa_r+0xa70>)
  409820:	f7fc fa56 	bl	405cd0 <__aeabi_dsub>
  409824:	4602      	mov	r2, r0
  409826:	460b      	mov	r3, r1
  409828:	4650      	mov	r0, sl
  40982a:	4659      	mov	r1, fp
  40982c:	f7fc fe94 	bl	406558 <__aeabi_dcmpgt>
  409830:	2800      	cmp	r0, #0
  409832:	f040 8270 	bne.w	409d16 <_dtoa_r+0xd8e>
  409836:	9a12      	ldr	r2, [sp, #72]	; 0x48
  409838:	2a01      	cmp	r2, #1
  40983a:	f000 8111 	beq.w	409a60 <_dtoa_r+0xad8>
  40983e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409840:	9a04      	ldr	r2, [sp, #16]
  409842:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  409846:	4413      	add	r3, r2
  409848:	4699      	mov	r9, r3
  40984a:	e00d      	b.n	409868 <_dtoa_r+0x8e0>
  40984c:	2000      	movs	r0, #0
  40984e:	496a      	ldr	r1, [pc, #424]	; (4099f8 <_dtoa_r+0xa70>)
  409850:	f7fc fa3e 	bl	405cd0 <__aeabi_dsub>
  409854:	4652      	mov	r2, sl
  409856:	465b      	mov	r3, fp
  409858:	f7fc fe60 	bl	40651c <__aeabi_dcmplt>
  40985c:	2800      	cmp	r0, #0
  40985e:	f040 8258 	bne.w	409d12 <_dtoa_r+0xd8a>
  409862:	454d      	cmp	r5, r9
  409864:	f000 80fa 	beq.w	409a5c <_dtoa_r+0xad4>
  409868:	4650      	mov	r0, sl
  40986a:	4659      	mov	r1, fp
  40986c:	2200      	movs	r2, #0
  40986e:	4b65      	ldr	r3, [pc, #404]	; (409a04 <_dtoa_r+0xa7c>)
  409870:	f7fc fbe2 	bl	406038 <__aeabi_dmul>
  409874:	2200      	movs	r2, #0
  409876:	4b63      	ldr	r3, [pc, #396]	; (409a04 <_dtoa_r+0xa7c>)
  409878:	4682      	mov	sl, r0
  40987a:	468b      	mov	fp, r1
  40987c:	4630      	mov	r0, r6
  40987e:	4639      	mov	r1, r7
  409880:	f7fc fbda 	bl	406038 <__aeabi_dmul>
  409884:	460f      	mov	r7, r1
  409886:	4606      	mov	r6, r0
  409888:	f001 fff8 	bl	40b87c <__aeabi_d2iz>
  40988c:	4680      	mov	r8, r0
  40988e:	f7fc fb6d 	bl	405f6c <__aeabi_i2d>
  409892:	4602      	mov	r2, r0
  409894:	460b      	mov	r3, r1
  409896:	4630      	mov	r0, r6
  409898:	4639      	mov	r1, r7
  40989a:	f7fc fa19 	bl	405cd0 <__aeabi_dsub>
  40989e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4098a2:	fa5f f888 	uxtb.w	r8, r8
  4098a6:	4652      	mov	r2, sl
  4098a8:	465b      	mov	r3, fp
  4098aa:	f805 8b01 	strb.w	r8, [r5], #1
  4098ae:	4606      	mov	r6, r0
  4098b0:	460f      	mov	r7, r1
  4098b2:	f7fc fe33 	bl	40651c <__aeabi_dcmplt>
  4098b6:	4632      	mov	r2, r6
  4098b8:	463b      	mov	r3, r7
  4098ba:	2800      	cmp	r0, #0
  4098bc:	d0c6      	beq.n	40984c <_dtoa_r+0x8c4>
  4098be:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4098c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4098c4:	9302      	str	r3, [sp, #8]
  4098c6:	e523      	b.n	409310 <_dtoa_r+0x388>
  4098c8:	2300      	movs	r3, #0
  4098ca:	930b      	str	r3, [sp, #44]	; 0x2c
  4098cc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4098ce:	2b00      	cmp	r3, #0
  4098d0:	f340 80dc 	ble.w	409a8c <_dtoa_r+0xb04>
  4098d4:	461f      	mov	r7, r3
  4098d6:	461e      	mov	r6, r3
  4098d8:	930f      	str	r3, [sp, #60]	; 0x3c
  4098da:	930a      	str	r3, [sp, #40]	; 0x28
  4098dc:	e6f6      	b.n	4096cc <_dtoa_r+0x744>
  4098de:	2301      	movs	r3, #1
  4098e0:	930b      	str	r3, [sp, #44]	; 0x2c
  4098e2:	e7f3      	b.n	4098cc <_dtoa_r+0x944>
  4098e4:	f1ba 0f00 	cmp.w	sl, #0
  4098e8:	f47f ada8 	bne.w	40943c <_dtoa_r+0x4b4>
  4098ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4098f0:	2b00      	cmp	r3, #0
  4098f2:	f47f adba 	bne.w	40946a <_dtoa_r+0x4e2>
  4098f6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4098fa:	0d3f      	lsrs	r7, r7, #20
  4098fc:	053f      	lsls	r7, r7, #20
  4098fe:	2f00      	cmp	r7, #0
  409900:	f000 820d 	beq.w	409d1e <_dtoa_r+0xd96>
  409904:	9b08      	ldr	r3, [sp, #32]
  409906:	3301      	adds	r3, #1
  409908:	9308      	str	r3, [sp, #32]
  40990a:	9b06      	ldr	r3, [sp, #24]
  40990c:	3301      	adds	r3, #1
  40990e:	9306      	str	r3, [sp, #24]
  409910:	2301      	movs	r3, #1
  409912:	930c      	str	r3, [sp, #48]	; 0x30
  409914:	e5ab      	b.n	40946e <_dtoa_r+0x4e6>
  409916:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409918:	2b00      	cmp	r3, #0
  40991a:	f73f ac42 	bgt.w	4091a2 <_dtoa_r+0x21a>
  40991e:	f040 8221 	bne.w	409d64 <_dtoa_r+0xddc>
  409922:	2200      	movs	r2, #0
  409924:	4b38      	ldr	r3, [pc, #224]	; (409a08 <_dtoa_r+0xa80>)
  409926:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40992a:	f7fc fb85 	bl	406038 <__aeabi_dmul>
  40992e:	4652      	mov	r2, sl
  409930:	465b      	mov	r3, fp
  409932:	f7fc fe07 	bl	406544 <__aeabi_dcmpge>
  409936:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40993a:	4646      	mov	r6, r8
  40993c:	2800      	cmp	r0, #0
  40993e:	d041      	beq.n	4099c4 <_dtoa_r+0xa3c>
  409940:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409942:	9d04      	ldr	r5, [sp, #16]
  409944:	43db      	mvns	r3, r3
  409946:	9302      	str	r3, [sp, #8]
  409948:	4641      	mov	r1, r8
  40994a:	4620      	mov	r0, r4
  40994c:	f000 ffd2 	bl	40a8f4 <_Bfree>
  409950:	2e00      	cmp	r6, #0
  409952:	f43f acdd 	beq.w	409310 <_dtoa_r+0x388>
  409956:	e6a7      	b.n	4096a8 <_dtoa_r+0x720>
  409958:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40995a:	4649      	mov	r1, r9
  40995c:	4620      	mov	r0, r4
  40995e:	f001 f8ff 	bl	40ab60 <__pow5mult>
  409962:	4681      	mov	r9, r0
  409964:	e558      	b.n	409418 <_dtoa_r+0x490>
  409966:	9a14      	ldr	r2, [sp, #80]	; 0x50
  409968:	2a00      	cmp	r2, #0
  40996a:	f000 8187 	beq.w	409c7c <_dtoa_r+0xcf4>
  40996e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  409972:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409974:	9d08      	ldr	r5, [sp, #32]
  409976:	e4f2      	b.n	40935e <_dtoa_r+0x3d6>
  409978:	f1ba 0f00 	cmp.w	sl, #0
  40997c:	f47f ad75 	bne.w	40946a <_dtoa_r+0x4e2>
  409980:	e7b4      	b.n	4098ec <_dtoa_r+0x964>
  409982:	f000 ffc1 	bl	40a908 <__multadd>
  409986:	4647      	mov	r7, r8
  409988:	4606      	mov	r6, r0
  40998a:	4683      	mov	fp, r0
  40998c:	e5be      	b.n	40950c <_dtoa_r+0x584>
  40998e:	4601      	mov	r1, r0
  409990:	4620      	mov	r0, r4
  409992:	9306      	str	r3, [sp, #24]
  409994:	f000 ffae 	bl	40a8f4 <_Bfree>
  409998:	2201      	movs	r2, #1
  40999a:	9b06      	ldr	r3, [sp, #24]
  40999c:	e5e0      	b.n	409560 <_dtoa_r+0x5d8>
  40999e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4099a0:	2b02      	cmp	r3, #2
  4099a2:	f77f ad96 	ble.w	4094d2 <_dtoa_r+0x54a>
  4099a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4099a8:	2b00      	cmp	r3, #0
  4099aa:	d1c9      	bne.n	409940 <_dtoa_r+0x9b8>
  4099ac:	4641      	mov	r1, r8
  4099ae:	2205      	movs	r2, #5
  4099b0:	4620      	mov	r0, r4
  4099b2:	f000 ffa9 	bl	40a908 <__multadd>
  4099b6:	4601      	mov	r1, r0
  4099b8:	4680      	mov	r8, r0
  4099ba:	4648      	mov	r0, r9
  4099bc:	f001 f972 	bl	40aca4 <__mcmp>
  4099c0:	2800      	cmp	r0, #0
  4099c2:	ddbd      	ble.n	409940 <_dtoa_r+0x9b8>
  4099c4:	9a02      	ldr	r2, [sp, #8]
  4099c6:	9904      	ldr	r1, [sp, #16]
  4099c8:	2331      	movs	r3, #49	; 0x31
  4099ca:	3201      	adds	r2, #1
  4099cc:	9202      	str	r2, [sp, #8]
  4099ce:	700b      	strb	r3, [r1, #0]
  4099d0:	1c4d      	adds	r5, r1, #1
  4099d2:	e7b9      	b.n	409948 <_dtoa_r+0x9c0>
  4099d4:	9a02      	ldr	r2, [sp, #8]
  4099d6:	3201      	adds	r2, #1
  4099d8:	9202      	str	r2, [sp, #8]
  4099da:	9a04      	ldr	r2, [sp, #16]
  4099dc:	2331      	movs	r3, #49	; 0x31
  4099de:	7013      	strb	r3, [r2, #0]
  4099e0:	e652      	b.n	409688 <_dtoa_r+0x700>
  4099e2:	2301      	movs	r3, #1
  4099e4:	930b      	str	r3, [sp, #44]	; 0x2c
  4099e6:	e666      	b.n	4096b6 <_dtoa_r+0x72e>
  4099e8:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4099ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4099ee:	e48f      	b.n	409310 <_dtoa_r+0x388>
  4099f0:	0040c4c0 	.word	0x0040c4c0
  4099f4:	0040c498 	.word	0x0040c498
  4099f8:	3ff00000 	.word	0x3ff00000
  4099fc:	401c0000 	.word	0x401c0000
  409a00:	3fe00000 	.word	0x3fe00000
  409a04:	40240000 	.word	0x40240000
  409a08:	40140000 	.word	0x40140000
  409a0c:	4650      	mov	r0, sl
  409a0e:	f7fc faad 	bl	405f6c <__aeabi_i2d>
  409a12:	463a      	mov	r2, r7
  409a14:	4643      	mov	r3, r8
  409a16:	f7fc fb0f 	bl	406038 <__aeabi_dmul>
  409a1a:	2200      	movs	r2, #0
  409a1c:	4bc1      	ldr	r3, [pc, #772]	; (409d24 <_dtoa_r+0xd9c>)
  409a1e:	f7fc f959 	bl	405cd4 <__adddf3>
  409a22:	4605      	mov	r5, r0
  409a24:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409a28:	4641      	mov	r1, r8
  409a2a:	2200      	movs	r2, #0
  409a2c:	4bbe      	ldr	r3, [pc, #760]	; (409d28 <_dtoa_r+0xda0>)
  409a2e:	4638      	mov	r0, r7
  409a30:	f7fc f94e 	bl	405cd0 <__aeabi_dsub>
  409a34:	462a      	mov	r2, r5
  409a36:	4633      	mov	r3, r6
  409a38:	4682      	mov	sl, r0
  409a3a:	468b      	mov	fp, r1
  409a3c:	f7fc fd8c 	bl	406558 <__aeabi_dcmpgt>
  409a40:	4680      	mov	r8, r0
  409a42:	2800      	cmp	r0, #0
  409a44:	f040 8110 	bne.w	409c68 <_dtoa_r+0xce0>
  409a48:	462a      	mov	r2, r5
  409a4a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  409a4e:	4650      	mov	r0, sl
  409a50:	4659      	mov	r1, fp
  409a52:	f7fc fd63 	bl	40651c <__aeabi_dcmplt>
  409a56:	b118      	cbz	r0, 409a60 <_dtoa_r+0xad8>
  409a58:	4646      	mov	r6, r8
  409a5a:	e771      	b.n	409940 <_dtoa_r+0x9b8>
  409a5c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409a60:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  409a64:	f7ff bb8a 	b.w	40917c <_dtoa_r+0x1f4>
  409a68:	9804      	ldr	r0, [sp, #16]
  409a6a:	f7ff babb 	b.w	408fe4 <_dtoa_r+0x5c>
  409a6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  409a70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  409a72:	970c      	str	r7, [sp, #48]	; 0x30
  409a74:	1afb      	subs	r3, r7, r3
  409a76:	441a      	add	r2, r3
  409a78:	920d      	str	r2, [sp, #52]	; 0x34
  409a7a:	2700      	movs	r7, #0
  409a7c:	e469      	b.n	409352 <_dtoa_r+0x3ca>
  409a7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  409a82:	f04f 0a02 	mov.w	sl, #2
  409a86:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  409a8a:	e657      	b.n	40973c <_dtoa_r+0x7b4>
  409a8c:	2100      	movs	r1, #0
  409a8e:	2301      	movs	r3, #1
  409a90:	6461      	str	r1, [r4, #68]	; 0x44
  409a92:	4620      	mov	r0, r4
  409a94:	9325      	str	r3, [sp, #148]	; 0x94
  409a96:	f000 ff07 	bl	40a8a8 <_Balloc>
  409a9a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409a9c:	9004      	str	r0, [sp, #16]
  409a9e:	6420      	str	r0, [r4, #64]	; 0x40
  409aa0:	930a      	str	r3, [sp, #40]	; 0x28
  409aa2:	930f      	str	r3, [sp, #60]	; 0x3c
  409aa4:	e629      	b.n	4096fa <_dtoa_r+0x772>
  409aa6:	2a00      	cmp	r2, #0
  409aa8:	46d0      	mov	r8, sl
  409aaa:	f8cd b018 	str.w	fp, [sp, #24]
  409aae:	469a      	mov	sl, r3
  409ab0:	dd11      	ble.n	409ad6 <_dtoa_r+0xb4e>
  409ab2:	4649      	mov	r1, r9
  409ab4:	2201      	movs	r2, #1
  409ab6:	4620      	mov	r0, r4
  409ab8:	f001 f8a2 	bl	40ac00 <__lshift>
  409abc:	4641      	mov	r1, r8
  409abe:	4681      	mov	r9, r0
  409ac0:	f001 f8f0 	bl	40aca4 <__mcmp>
  409ac4:	2800      	cmp	r0, #0
  409ac6:	f340 8146 	ble.w	409d56 <_dtoa_r+0xdce>
  409aca:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  409ace:	f000 8106 	beq.w	409cde <_dtoa_r+0xd56>
  409ad2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  409ad6:	46b3      	mov	fp, r6
  409ad8:	f887 a000 	strb.w	sl, [r7]
  409adc:	1c7d      	adds	r5, r7, #1
  409ade:	9e06      	ldr	r6, [sp, #24]
  409ae0:	e5d2      	b.n	409688 <_dtoa_r+0x700>
  409ae2:	d104      	bne.n	409aee <_dtoa_r+0xb66>
  409ae4:	f01a 0f01 	tst.w	sl, #1
  409ae8:	d001      	beq.n	409aee <_dtoa_r+0xb66>
  409aea:	e5bd      	b.n	409668 <_dtoa_r+0x6e0>
  409aec:	4615      	mov	r5, r2
  409aee:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409af2:	2b30      	cmp	r3, #48	; 0x30
  409af4:	f105 32ff 	add.w	r2, r5, #4294967295
  409af8:	d0f8      	beq.n	409aec <_dtoa_r+0xb64>
  409afa:	e5c5      	b.n	409688 <_dtoa_r+0x700>
  409afc:	9904      	ldr	r1, [sp, #16]
  409afe:	2230      	movs	r2, #48	; 0x30
  409b00:	700a      	strb	r2, [r1, #0]
  409b02:	9a02      	ldr	r2, [sp, #8]
  409b04:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409b08:	3201      	adds	r2, #1
  409b0a:	9202      	str	r2, [sp, #8]
  409b0c:	f7ff bbfc 	b.w	409308 <_dtoa_r+0x380>
  409b10:	f000 80bb 	beq.w	409c8a <_dtoa_r+0xd02>
  409b14:	9b02      	ldr	r3, [sp, #8]
  409b16:	425d      	negs	r5, r3
  409b18:	4b84      	ldr	r3, [pc, #528]	; (409d2c <_dtoa_r+0xda4>)
  409b1a:	f005 020f 	and.w	r2, r5, #15
  409b1e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  409b22:	e9d3 2300 	ldrd	r2, r3, [r3]
  409b26:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  409b2a:	f7fc fa85 	bl	406038 <__aeabi_dmul>
  409b2e:	112d      	asrs	r5, r5, #4
  409b30:	4607      	mov	r7, r0
  409b32:	4688      	mov	r8, r1
  409b34:	f000 812c 	beq.w	409d90 <_dtoa_r+0xe08>
  409b38:	4e7d      	ldr	r6, [pc, #500]	; (409d30 <_dtoa_r+0xda8>)
  409b3a:	f04f 0a02 	mov.w	sl, #2
  409b3e:	07eb      	lsls	r3, r5, #31
  409b40:	d509      	bpl.n	409b56 <_dtoa_r+0xbce>
  409b42:	4638      	mov	r0, r7
  409b44:	4641      	mov	r1, r8
  409b46:	e9d6 2300 	ldrd	r2, r3, [r6]
  409b4a:	f7fc fa75 	bl	406038 <__aeabi_dmul>
  409b4e:	f10a 0a01 	add.w	sl, sl, #1
  409b52:	4607      	mov	r7, r0
  409b54:	4688      	mov	r8, r1
  409b56:	106d      	asrs	r5, r5, #1
  409b58:	f106 0608 	add.w	r6, r6, #8
  409b5c:	d1ef      	bne.n	409b3e <_dtoa_r+0xbb6>
  409b5e:	e608      	b.n	409772 <_dtoa_r+0x7ea>
  409b60:	6871      	ldr	r1, [r6, #4]
  409b62:	4620      	mov	r0, r4
  409b64:	f000 fea0 	bl	40a8a8 <_Balloc>
  409b68:	6933      	ldr	r3, [r6, #16]
  409b6a:	3302      	adds	r3, #2
  409b6c:	009a      	lsls	r2, r3, #2
  409b6e:	4605      	mov	r5, r0
  409b70:	f106 010c 	add.w	r1, r6, #12
  409b74:	300c      	adds	r0, #12
  409b76:	f7fd fb47 	bl	407208 <memcpy>
  409b7a:	4629      	mov	r1, r5
  409b7c:	2201      	movs	r2, #1
  409b7e:	4620      	mov	r0, r4
  409b80:	f001 f83e 	bl	40ac00 <__lshift>
  409b84:	9006      	str	r0, [sp, #24]
  409b86:	e4b5      	b.n	4094f4 <_dtoa_r+0x56c>
  409b88:	2b39      	cmp	r3, #57	; 0x39
  409b8a:	f8cd b018 	str.w	fp, [sp, #24]
  409b8e:	46d0      	mov	r8, sl
  409b90:	f000 80a5 	beq.w	409cde <_dtoa_r+0xd56>
  409b94:	f103 0a01 	add.w	sl, r3, #1
  409b98:	46b3      	mov	fp, r6
  409b9a:	f887 a000 	strb.w	sl, [r7]
  409b9e:	1c7d      	adds	r5, r7, #1
  409ba0:	9e06      	ldr	r6, [sp, #24]
  409ba2:	e571      	b.n	409688 <_dtoa_r+0x700>
  409ba4:	465a      	mov	r2, fp
  409ba6:	46d0      	mov	r8, sl
  409ba8:	46b3      	mov	fp, r6
  409baa:	469a      	mov	sl, r3
  409bac:	4616      	mov	r6, r2
  409bae:	e54f      	b.n	409650 <_dtoa_r+0x6c8>
  409bb0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409bb2:	495e      	ldr	r1, [pc, #376]	; (409d2c <_dtoa_r+0xda4>)
  409bb4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  409bb8:	462a      	mov	r2, r5
  409bba:	4633      	mov	r3, r6
  409bbc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  409bc0:	f7fc fa3a 	bl	406038 <__aeabi_dmul>
  409bc4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  409bc8:	4638      	mov	r0, r7
  409bca:	4641      	mov	r1, r8
  409bcc:	f001 fe56 	bl	40b87c <__aeabi_d2iz>
  409bd0:	4605      	mov	r5, r0
  409bd2:	f7fc f9cb 	bl	405f6c <__aeabi_i2d>
  409bd6:	460b      	mov	r3, r1
  409bd8:	4602      	mov	r2, r0
  409bda:	4641      	mov	r1, r8
  409bdc:	4638      	mov	r0, r7
  409bde:	f7fc f877 	bl	405cd0 <__aeabi_dsub>
  409be2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409be4:	460f      	mov	r7, r1
  409be6:	9904      	ldr	r1, [sp, #16]
  409be8:	3530      	adds	r5, #48	; 0x30
  409bea:	2b01      	cmp	r3, #1
  409bec:	700d      	strb	r5, [r1, #0]
  409bee:	4606      	mov	r6, r0
  409bf0:	f101 0501 	add.w	r5, r1, #1
  409bf4:	d026      	beq.n	409c44 <_dtoa_r+0xcbc>
  409bf6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409bf8:	9a04      	ldr	r2, [sp, #16]
  409bfa:	f8df b13c 	ldr.w	fp, [pc, #316]	; 409d38 <_dtoa_r+0xdb0>
  409bfe:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  409c02:	4413      	add	r3, r2
  409c04:	f04f 0a00 	mov.w	sl, #0
  409c08:	4699      	mov	r9, r3
  409c0a:	4652      	mov	r2, sl
  409c0c:	465b      	mov	r3, fp
  409c0e:	4630      	mov	r0, r6
  409c10:	4639      	mov	r1, r7
  409c12:	f7fc fa11 	bl	406038 <__aeabi_dmul>
  409c16:	460f      	mov	r7, r1
  409c18:	4606      	mov	r6, r0
  409c1a:	f001 fe2f 	bl	40b87c <__aeabi_d2iz>
  409c1e:	4680      	mov	r8, r0
  409c20:	f7fc f9a4 	bl	405f6c <__aeabi_i2d>
  409c24:	f108 0830 	add.w	r8, r8, #48	; 0x30
  409c28:	4602      	mov	r2, r0
  409c2a:	460b      	mov	r3, r1
  409c2c:	4630      	mov	r0, r6
  409c2e:	4639      	mov	r1, r7
  409c30:	f7fc f84e 	bl	405cd0 <__aeabi_dsub>
  409c34:	f805 8b01 	strb.w	r8, [r5], #1
  409c38:	454d      	cmp	r5, r9
  409c3a:	4606      	mov	r6, r0
  409c3c:	460f      	mov	r7, r1
  409c3e:	d1e4      	bne.n	409c0a <_dtoa_r+0xc82>
  409c40:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409c44:	4b3b      	ldr	r3, [pc, #236]	; (409d34 <_dtoa_r+0xdac>)
  409c46:	2200      	movs	r2, #0
  409c48:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  409c4c:	f7fc f842 	bl	405cd4 <__adddf3>
  409c50:	4632      	mov	r2, r6
  409c52:	463b      	mov	r3, r7
  409c54:	f7fc fc62 	bl	40651c <__aeabi_dcmplt>
  409c58:	2800      	cmp	r0, #0
  409c5a:	d046      	beq.n	409cea <_dtoa_r+0xd62>
  409c5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409c5e:	9302      	str	r3, [sp, #8]
  409c60:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  409c64:	f7ff bb43 	b.w	4092ee <_dtoa_r+0x366>
  409c68:	f04f 0800 	mov.w	r8, #0
  409c6c:	4646      	mov	r6, r8
  409c6e:	e6a9      	b.n	4099c4 <_dtoa_r+0xa3c>
  409c70:	9b08      	ldr	r3, [sp, #32]
  409c72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  409c74:	1a9d      	subs	r5, r3, r2
  409c76:	2300      	movs	r3, #0
  409c78:	f7ff bb71 	b.w	40935e <_dtoa_r+0x3d6>
  409c7c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  409c7e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  409c80:	9d08      	ldr	r5, [sp, #32]
  409c82:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  409c86:	f7ff bb6a 	b.w	40935e <_dtoa_r+0x3d6>
  409c8a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  409c8e:	f04f 0a02 	mov.w	sl, #2
  409c92:	e56e      	b.n	409772 <_dtoa_r+0x7ea>
  409c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409c96:	2b00      	cmp	r3, #0
  409c98:	f43f aeb8 	beq.w	409a0c <_dtoa_r+0xa84>
  409c9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409c9e:	2b00      	cmp	r3, #0
  409ca0:	f77f aede 	ble.w	409a60 <_dtoa_r+0xad8>
  409ca4:	2200      	movs	r2, #0
  409ca6:	4b24      	ldr	r3, [pc, #144]	; (409d38 <_dtoa_r+0xdb0>)
  409ca8:	4638      	mov	r0, r7
  409caa:	4641      	mov	r1, r8
  409cac:	f7fc f9c4 	bl	406038 <__aeabi_dmul>
  409cb0:	4607      	mov	r7, r0
  409cb2:	4688      	mov	r8, r1
  409cb4:	f10a 0001 	add.w	r0, sl, #1
  409cb8:	f7fc f958 	bl	405f6c <__aeabi_i2d>
  409cbc:	463a      	mov	r2, r7
  409cbe:	4643      	mov	r3, r8
  409cc0:	f7fc f9ba 	bl	406038 <__aeabi_dmul>
  409cc4:	2200      	movs	r2, #0
  409cc6:	4b17      	ldr	r3, [pc, #92]	; (409d24 <_dtoa_r+0xd9c>)
  409cc8:	f7fc f804 	bl	405cd4 <__adddf3>
  409ccc:	9a02      	ldr	r2, [sp, #8]
  409cce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409cd0:	9312      	str	r3, [sp, #72]	; 0x48
  409cd2:	3a01      	subs	r2, #1
  409cd4:	4605      	mov	r5, r0
  409cd6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  409cda:	9215      	str	r2, [sp, #84]	; 0x54
  409cdc:	e56a      	b.n	4097b4 <_dtoa_r+0x82c>
  409cde:	2239      	movs	r2, #57	; 0x39
  409ce0:	46b3      	mov	fp, r6
  409ce2:	703a      	strb	r2, [r7, #0]
  409ce4:	9e06      	ldr	r6, [sp, #24]
  409ce6:	1c7d      	adds	r5, r7, #1
  409ce8:	e4c0      	b.n	40966c <_dtoa_r+0x6e4>
  409cea:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  409cee:	2000      	movs	r0, #0
  409cf0:	4910      	ldr	r1, [pc, #64]	; (409d34 <_dtoa_r+0xdac>)
  409cf2:	f7fb ffed 	bl	405cd0 <__aeabi_dsub>
  409cf6:	4632      	mov	r2, r6
  409cf8:	463b      	mov	r3, r7
  409cfa:	f7fc fc2d 	bl	406558 <__aeabi_dcmpgt>
  409cfe:	b908      	cbnz	r0, 409d04 <_dtoa_r+0xd7c>
  409d00:	e6ae      	b.n	409a60 <_dtoa_r+0xad8>
  409d02:	4615      	mov	r5, r2
  409d04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  409d08:	2b30      	cmp	r3, #48	; 0x30
  409d0a:	f105 32ff 	add.w	r2, r5, #4294967295
  409d0e:	d0f8      	beq.n	409d02 <_dtoa_r+0xd7a>
  409d10:	e5d7      	b.n	4098c2 <_dtoa_r+0x93a>
  409d12:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  409d16:	9b15      	ldr	r3, [sp, #84]	; 0x54
  409d18:	9302      	str	r3, [sp, #8]
  409d1a:	f7ff bae8 	b.w	4092ee <_dtoa_r+0x366>
  409d1e:	970c      	str	r7, [sp, #48]	; 0x30
  409d20:	f7ff bba5 	b.w	40946e <_dtoa_r+0x4e6>
  409d24:	401c0000 	.word	0x401c0000
  409d28:	40140000 	.word	0x40140000
  409d2c:	0040c4c0 	.word	0x0040c4c0
  409d30:	0040c498 	.word	0x0040c498
  409d34:	3fe00000 	.word	0x3fe00000
  409d38:	40240000 	.word	0x40240000
  409d3c:	2b39      	cmp	r3, #57	; 0x39
  409d3e:	f8cd b018 	str.w	fp, [sp, #24]
  409d42:	46d0      	mov	r8, sl
  409d44:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  409d48:	469a      	mov	sl, r3
  409d4a:	d0c8      	beq.n	409cde <_dtoa_r+0xd56>
  409d4c:	f1bb 0f00 	cmp.w	fp, #0
  409d50:	f73f aebf 	bgt.w	409ad2 <_dtoa_r+0xb4a>
  409d54:	e6bf      	b.n	409ad6 <_dtoa_r+0xb4e>
  409d56:	f47f aebe 	bne.w	409ad6 <_dtoa_r+0xb4e>
  409d5a:	f01a 0f01 	tst.w	sl, #1
  409d5e:	f43f aeba 	beq.w	409ad6 <_dtoa_r+0xb4e>
  409d62:	e6b2      	b.n	409aca <_dtoa_r+0xb42>
  409d64:	f04f 0800 	mov.w	r8, #0
  409d68:	4646      	mov	r6, r8
  409d6a:	e5e9      	b.n	409940 <_dtoa_r+0x9b8>
  409d6c:	4631      	mov	r1, r6
  409d6e:	2300      	movs	r3, #0
  409d70:	220a      	movs	r2, #10
  409d72:	4620      	mov	r0, r4
  409d74:	f000 fdc8 	bl	40a908 <__multadd>
  409d78:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409d7a:	2b00      	cmp	r3, #0
  409d7c:	4606      	mov	r6, r0
  409d7e:	dd0a      	ble.n	409d96 <_dtoa_r+0xe0e>
  409d80:	930a      	str	r3, [sp, #40]	; 0x28
  409d82:	f7ff bbaa 	b.w	4094da <_dtoa_r+0x552>
  409d86:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409d88:	2b02      	cmp	r3, #2
  409d8a:	dc23      	bgt.n	409dd4 <_dtoa_r+0xe4c>
  409d8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409d8e:	e43b      	b.n	409608 <_dtoa_r+0x680>
  409d90:	f04f 0a02 	mov.w	sl, #2
  409d94:	e4ed      	b.n	409772 <_dtoa_r+0x7ea>
  409d96:	9b24      	ldr	r3, [sp, #144]	; 0x90
  409d98:	2b02      	cmp	r3, #2
  409d9a:	dc1b      	bgt.n	409dd4 <_dtoa_r+0xe4c>
  409d9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409d9e:	e7ef      	b.n	409d80 <_dtoa_r+0xdf8>
  409da0:	2500      	movs	r5, #0
  409da2:	6465      	str	r5, [r4, #68]	; 0x44
  409da4:	4629      	mov	r1, r5
  409da6:	4620      	mov	r0, r4
  409da8:	f000 fd7e 	bl	40a8a8 <_Balloc>
  409dac:	f04f 33ff 	mov.w	r3, #4294967295
  409db0:	930a      	str	r3, [sp, #40]	; 0x28
  409db2:	930f      	str	r3, [sp, #60]	; 0x3c
  409db4:	2301      	movs	r3, #1
  409db6:	9004      	str	r0, [sp, #16]
  409db8:	9525      	str	r5, [sp, #148]	; 0x94
  409dba:	6420      	str	r0, [r4, #64]	; 0x40
  409dbc:	930b      	str	r3, [sp, #44]	; 0x2c
  409dbe:	f7ff b9dd 	b.w	40917c <_dtoa_r+0x1f4>
  409dc2:	2501      	movs	r5, #1
  409dc4:	f7ff b9a5 	b.w	409112 <_dtoa_r+0x18a>
  409dc8:	f43f ab69 	beq.w	40949e <_dtoa_r+0x516>
  409dcc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  409dd0:	f7ff bbf9 	b.w	4095c6 <_dtoa_r+0x63e>
  409dd4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  409dd6:	930a      	str	r3, [sp, #40]	; 0x28
  409dd8:	e5e5      	b.n	4099a6 <_dtoa_r+0xa1e>
  409dda:	bf00      	nop

00409ddc <__sflush_r>:
  409ddc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  409de0:	b29a      	uxth	r2, r3
  409de2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409de6:	460d      	mov	r5, r1
  409de8:	0711      	lsls	r1, r2, #28
  409dea:	4680      	mov	r8, r0
  409dec:	d43a      	bmi.n	409e64 <__sflush_r+0x88>
  409dee:	686a      	ldr	r2, [r5, #4]
  409df0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  409df4:	2a00      	cmp	r2, #0
  409df6:	81ab      	strh	r3, [r5, #12]
  409df8:	dd6f      	ble.n	409eda <__sflush_r+0xfe>
  409dfa:	6aac      	ldr	r4, [r5, #40]	; 0x28
  409dfc:	2c00      	cmp	r4, #0
  409dfe:	d049      	beq.n	409e94 <__sflush_r+0xb8>
  409e00:	2200      	movs	r2, #0
  409e02:	b29b      	uxth	r3, r3
  409e04:	f8d8 6000 	ldr.w	r6, [r8]
  409e08:	f8c8 2000 	str.w	r2, [r8]
  409e0c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  409e10:	d067      	beq.n	409ee2 <__sflush_r+0x106>
  409e12:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  409e14:	075f      	lsls	r7, r3, #29
  409e16:	d505      	bpl.n	409e24 <__sflush_r+0x48>
  409e18:	6869      	ldr	r1, [r5, #4]
  409e1a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  409e1c:	1a52      	subs	r2, r2, r1
  409e1e:	b10b      	cbz	r3, 409e24 <__sflush_r+0x48>
  409e20:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  409e22:	1ad2      	subs	r2, r2, r3
  409e24:	2300      	movs	r3, #0
  409e26:	69e9      	ldr	r1, [r5, #28]
  409e28:	4640      	mov	r0, r8
  409e2a:	47a0      	blx	r4
  409e2c:	1c44      	adds	r4, r0, #1
  409e2e:	d03c      	beq.n	409eaa <__sflush_r+0xce>
  409e30:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  409e34:	692a      	ldr	r2, [r5, #16]
  409e36:	602a      	str	r2, [r5, #0]
  409e38:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  409e3c:	2200      	movs	r2, #0
  409e3e:	81ab      	strh	r3, [r5, #12]
  409e40:	04db      	lsls	r3, r3, #19
  409e42:	606a      	str	r2, [r5, #4]
  409e44:	d447      	bmi.n	409ed6 <__sflush_r+0xfa>
  409e46:	6b29      	ldr	r1, [r5, #48]	; 0x30
  409e48:	f8c8 6000 	str.w	r6, [r8]
  409e4c:	b311      	cbz	r1, 409e94 <__sflush_r+0xb8>
  409e4e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  409e52:	4299      	cmp	r1, r3
  409e54:	d002      	beq.n	409e5c <__sflush_r+0x80>
  409e56:	4640      	mov	r0, r8
  409e58:	f000 f95a 	bl	40a110 <_free_r>
  409e5c:	2000      	movs	r0, #0
  409e5e:	6328      	str	r0, [r5, #48]	; 0x30
  409e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e64:	692e      	ldr	r6, [r5, #16]
  409e66:	b1ae      	cbz	r6, 409e94 <__sflush_r+0xb8>
  409e68:	682c      	ldr	r4, [r5, #0]
  409e6a:	602e      	str	r6, [r5, #0]
  409e6c:	0791      	lsls	r1, r2, #30
  409e6e:	bf0c      	ite	eq
  409e70:	696b      	ldreq	r3, [r5, #20]
  409e72:	2300      	movne	r3, #0
  409e74:	1ba4      	subs	r4, r4, r6
  409e76:	60ab      	str	r3, [r5, #8]
  409e78:	e00a      	b.n	409e90 <__sflush_r+0xb4>
  409e7a:	4623      	mov	r3, r4
  409e7c:	4632      	mov	r2, r6
  409e7e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  409e80:	69e9      	ldr	r1, [r5, #28]
  409e82:	4640      	mov	r0, r8
  409e84:	47b8      	blx	r7
  409e86:	2800      	cmp	r0, #0
  409e88:	eba4 0400 	sub.w	r4, r4, r0
  409e8c:	4406      	add	r6, r0
  409e8e:	dd04      	ble.n	409e9a <__sflush_r+0xbe>
  409e90:	2c00      	cmp	r4, #0
  409e92:	dcf2      	bgt.n	409e7a <__sflush_r+0x9e>
  409e94:	2000      	movs	r0, #0
  409e96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409e9a:	89ab      	ldrh	r3, [r5, #12]
  409e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409ea0:	81ab      	strh	r3, [r5, #12]
  409ea2:	f04f 30ff 	mov.w	r0, #4294967295
  409ea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409eaa:	f8d8 4000 	ldr.w	r4, [r8]
  409eae:	2c1d      	cmp	r4, #29
  409eb0:	d8f3      	bhi.n	409e9a <__sflush_r+0xbe>
  409eb2:	4b19      	ldr	r3, [pc, #100]	; (409f18 <__sflush_r+0x13c>)
  409eb4:	40e3      	lsrs	r3, r4
  409eb6:	43db      	mvns	r3, r3
  409eb8:	f013 0301 	ands.w	r3, r3, #1
  409ebc:	d1ed      	bne.n	409e9a <__sflush_r+0xbe>
  409ebe:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  409ec2:	606b      	str	r3, [r5, #4]
  409ec4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  409ec8:	6929      	ldr	r1, [r5, #16]
  409eca:	81ab      	strh	r3, [r5, #12]
  409ecc:	04da      	lsls	r2, r3, #19
  409ece:	6029      	str	r1, [r5, #0]
  409ed0:	d5b9      	bpl.n	409e46 <__sflush_r+0x6a>
  409ed2:	2c00      	cmp	r4, #0
  409ed4:	d1b7      	bne.n	409e46 <__sflush_r+0x6a>
  409ed6:	6528      	str	r0, [r5, #80]	; 0x50
  409ed8:	e7b5      	b.n	409e46 <__sflush_r+0x6a>
  409eda:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  409edc:	2a00      	cmp	r2, #0
  409ede:	dc8c      	bgt.n	409dfa <__sflush_r+0x1e>
  409ee0:	e7d8      	b.n	409e94 <__sflush_r+0xb8>
  409ee2:	2301      	movs	r3, #1
  409ee4:	69e9      	ldr	r1, [r5, #28]
  409ee6:	4640      	mov	r0, r8
  409ee8:	47a0      	blx	r4
  409eea:	1c43      	adds	r3, r0, #1
  409eec:	4602      	mov	r2, r0
  409eee:	d002      	beq.n	409ef6 <__sflush_r+0x11a>
  409ef0:	89ab      	ldrh	r3, [r5, #12]
  409ef2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  409ef4:	e78e      	b.n	409e14 <__sflush_r+0x38>
  409ef6:	f8d8 3000 	ldr.w	r3, [r8]
  409efa:	2b00      	cmp	r3, #0
  409efc:	d0f8      	beq.n	409ef0 <__sflush_r+0x114>
  409efe:	2b1d      	cmp	r3, #29
  409f00:	d001      	beq.n	409f06 <__sflush_r+0x12a>
  409f02:	2b16      	cmp	r3, #22
  409f04:	d102      	bne.n	409f0c <__sflush_r+0x130>
  409f06:	f8c8 6000 	str.w	r6, [r8]
  409f0a:	e7c3      	b.n	409e94 <__sflush_r+0xb8>
  409f0c:	89ab      	ldrh	r3, [r5, #12]
  409f0e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  409f12:	81ab      	strh	r3, [r5, #12]
  409f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409f18:	20400001 	.word	0x20400001

00409f1c <_fflush_r>:
  409f1c:	b538      	push	{r3, r4, r5, lr}
  409f1e:	460d      	mov	r5, r1
  409f20:	4604      	mov	r4, r0
  409f22:	b108      	cbz	r0, 409f28 <_fflush_r+0xc>
  409f24:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409f26:	b1bb      	cbz	r3, 409f58 <_fflush_r+0x3c>
  409f28:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  409f2c:	b188      	cbz	r0, 409f52 <_fflush_r+0x36>
  409f2e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  409f30:	07db      	lsls	r3, r3, #31
  409f32:	d401      	bmi.n	409f38 <_fflush_r+0x1c>
  409f34:	0581      	lsls	r1, r0, #22
  409f36:	d517      	bpl.n	409f68 <_fflush_r+0x4c>
  409f38:	4620      	mov	r0, r4
  409f3a:	4629      	mov	r1, r5
  409f3c:	f7ff ff4e 	bl	409ddc <__sflush_r>
  409f40:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  409f42:	07da      	lsls	r2, r3, #31
  409f44:	4604      	mov	r4, r0
  409f46:	d402      	bmi.n	409f4e <_fflush_r+0x32>
  409f48:	89ab      	ldrh	r3, [r5, #12]
  409f4a:	059b      	lsls	r3, r3, #22
  409f4c:	d507      	bpl.n	409f5e <_fflush_r+0x42>
  409f4e:	4620      	mov	r0, r4
  409f50:	bd38      	pop	{r3, r4, r5, pc}
  409f52:	4604      	mov	r4, r0
  409f54:	4620      	mov	r0, r4
  409f56:	bd38      	pop	{r3, r4, r5, pc}
  409f58:	f000 f838 	bl	409fcc <__sinit>
  409f5c:	e7e4      	b.n	409f28 <_fflush_r+0xc>
  409f5e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  409f60:	f000 fb72 	bl	40a648 <__retarget_lock_release_recursive>
  409f64:	4620      	mov	r0, r4
  409f66:	bd38      	pop	{r3, r4, r5, pc}
  409f68:	6da8      	ldr	r0, [r5, #88]	; 0x58
  409f6a:	f000 fb6b 	bl	40a644 <__retarget_lock_acquire_recursive>
  409f6e:	e7e3      	b.n	409f38 <_fflush_r+0x1c>

00409f70 <_cleanup_r>:
  409f70:	4901      	ldr	r1, [pc, #4]	; (409f78 <_cleanup_r+0x8>)
  409f72:	f000 bb2b 	b.w	40a5cc <_fwalk_reent>
  409f76:	bf00      	nop
  409f78:	0040b479 	.word	0x0040b479

00409f7c <std.isra.0>:
  409f7c:	b510      	push	{r4, lr}
  409f7e:	2300      	movs	r3, #0
  409f80:	4604      	mov	r4, r0
  409f82:	8181      	strh	r1, [r0, #12]
  409f84:	81c2      	strh	r2, [r0, #14]
  409f86:	6003      	str	r3, [r0, #0]
  409f88:	6043      	str	r3, [r0, #4]
  409f8a:	6083      	str	r3, [r0, #8]
  409f8c:	6643      	str	r3, [r0, #100]	; 0x64
  409f8e:	6103      	str	r3, [r0, #16]
  409f90:	6143      	str	r3, [r0, #20]
  409f92:	6183      	str	r3, [r0, #24]
  409f94:	4619      	mov	r1, r3
  409f96:	2208      	movs	r2, #8
  409f98:	305c      	adds	r0, #92	; 0x5c
  409f9a:	f7fd f9cf 	bl	40733c <memset>
  409f9e:	4807      	ldr	r0, [pc, #28]	; (409fbc <std.isra.0+0x40>)
  409fa0:	4907      	ldr	r1, [pc, #28]	; (409fc0 <std.isra.0+0x44>)
  409fa2:	4a08      	ldr	r2, [pc, #32]	; (409fc4 <std.isra.0+0x48>)
  409fa4:	4b08      	ldr	r3, [pc, #32]	; (409fc8 <std.isra.0+0x4c>)
  409fa6:	6220      	str	r0, [r4, #32]
  409fa8:	61e4      	str	r4, [r4, #28]
  409faa:	6261      	str	r1, [r4, #36]	; 0x24
  409fac:	62a2      	str	r2, [r4, #40]	; 0x28
  409fae:	62e3      	str	r3, [r4, #44]	; 0x2c
  409fb0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  409fb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  409fb8:	f000 bb40 	b.w	40a63c <__retarget_lock_init_recursive>
  409fbc:	0040b1e9 	.word	0x0040b1e9
  409fc0:	0040b20d 	.word	0x0040b20d
  409fc4:	0040b249 	.word	0x0040b249
  409fc8:	0040b269 	.word	0x0040b269

00409fcc <__sinit>:
  409fcc:	b510      	push	{r4, lr}
  409fce:	4604      	mov	r4, r0
  409fd0:	4812      	ldr	r0, [pc, #72]	; (40a01c <__sinit+0x50>)
  409fd2:	f000 fb37 	bl	40a644 <__retarget_lock_acquire_recursive>
  409fd6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  409fd8:	b9d2      	cbnz	r2, 40a010 <__sinit+0x44>
  409fda:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  409fde:	4810      	ldr	r0, [pc, #64]	; (40a020 <__sinit+0x54>)
  409fe0:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  409fe4:	2103      	movs	r1, #3
  409fe6:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  409fea:	63e0      	str	r0, [r4, #60]	; 0x3c
  409fec:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  409ff0:	6860      	ldr	r0, [r4, #4]
  409ff2:	2104      	movs	r1, #4
  409ff4:	f7ff ffc2 	bl	409f7c <std.isra.0>
  409ff8:	2201      	movs	r2, #1
  409ffa:	2109      	movs	r1, #9
  409ffc:	68a0      	ldr	r0, [r4, #8]
  409ffe:	f7ff ffbd 	bl	409f7c <std.isra.0>
  40a002:	2202      	movs	r2, #2
  40a004:	2112      	movs	r1, #18
  40a006:	68e0      	ldr	r0, [r4, #12]
  40a008:	f7ff ffb8 	bl	409f7c <std.isra.0>
  40a00c:	2301      	movs	r3, #1
  40a00e:	63a3      	str	r3, [r4, #56]	; 0x38
  40a010:	4802      	ldr	r0, [pc, #8]	; (40a01c <__sinit+0x50>)
  40a012:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40a016:	f000 bb17 	b.w	40a648 <__retarget_lock_release_recursive>
  40a01a:	bf00      	nop
  40a01c:	20400e44 	.word	0x20400e44
  40a020:	00409f71 	.word	0x00409f71

0040a024 <__sfp_lock_acquire>:
  40a024:	4801      	ldr	r0, [pc, #4]	; (40a02c <__sfp_lock_acquire+0x8>)
  40a026:	f000 bb0d 	b.w	40a644 <__retarget_lock_acquire_recursive>
  40a02a:	bf00      	nop
  40a02c:	20400e58 	.word	0x20400e58

0040a030 <__sfp_lock_release>:
  40a030:	4801      	ldr	r0, [pc, #4]	; (40a038 <__sfp_lock_release+0x8>)
  40a032:	f000 bb09 	b.w	40a648 <__retarget_lock_release_recursive>
  40a036:	bf00      	nop
  40a038:	20400e58 	.word	0x20400e58

0040a03c <__libc_fini_array>:
  40a03c:	b538      	push	{r3, r4, r5, lr}
  40a03e:	4c0a      	ldr	r4, [pc, #40]	; (40a068 <__libc_fini_array+0x2c>)
  40a040:	4d0a      	ldr	r5, [pc, #40]	; (40a06c <__libc_fini_array+0x30>)
  40a042:	1b64      	subs	r4, r4, r5
  40a044:	10a4      	asrs	r4, r4, #2
  40a046:	d00a      	beq.n	40a05e <__libc_fini_array+0x22>
  40a048:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40a04c:	3b01      	subs	r3, #1
  40a04e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40a052:	3c01      	subs	r4, #1
  40a054:	f855 3904 	ldr.w	r3, [r5], #-4
  40a058:	4798      	blx	r3
  40a05a:	2c00      	cmp	r4, #0
  40a05c:	d1f9      	bne.n	40a052 <__libc_fini_array+0x16>
  40a05e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40a062:	f002 bb2b 	b.w	40c6bc <_fini>
  40a066:	bf00      	nop
  40a068:	0040c6cc 	.word	0x0040c6cc
  40a06c:	0040c6c8 	.word	0x0040c6c8

0040a070 <_malloc_trim_r>:
  40a070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a072:	4f24      	ldr	r7, [pc, #144]	; (40a104 <_malloc_trim_r+0x94>)
  40a074:	460c      	mov	r4, r1
  40a076:	4606      	mov	r6, r0
  40a078:	f7fd f9ae 	bl	4073d8 <__malloc_lock>
  40a07c:	68bb      	ldr	r3, [r7, #8]
  40a07e:	685d      	ldr	r5, [r3, #4]
  40a080:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40a084:	310f      	adds	r1, #15
  40a086:	f025 0503 	bic.w	r5, r5, #3
  40a08a:	4429      	add	r1, r5
  40a08c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40a090:	f021 010f 	bic.w	r1, r1, #15
  40a094:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40a098:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40a09c:	db07      	blt.n	40a0ae <_malloc_trim_r+0x3e>
  40a09e:	2100      	movs	r1, #0
  40a0a0:	4630      	mov	r0, r6
  40a0a2:	f7fd fa0f 	bl	4074c4 <_sbrk_r>
  40a0a6:	68bb      	ldr	r3, [r7, #8]
  40a0a8:	442b      	add	r3, r5
  40a0aa:	4298      	cmp	r0, r3
  40a0ac:	d004      	beq.n	40a0b8 <_malloc_trim_r+0x48>
  40a0ae:	4630      	mov	r0, r6
  40a0b0:	f7fd f998 	bl	4073e4 <__malloc_unlock>
  40a0b4:	2000      	movs	r0, #0
  40a0b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a0b8:	4261      	negs	r1, r4
  40a0ba:	4630      	mov	r0, r6
  40a0bc:	f7fd fa02 	bl	4074c4 <_sbrk_r>
  40a0c0:	3001      	adds	r0, #1
  40a0c2:	d00d      	beq.n	40a0e0 <_malloc_trim_r+0x70>
  40a0c4:	4b10      	ldr	r3, [pc, #64]	; (40a108 <_malloc_trim_r+0x98>)
  40a0c6:	68ba      	ldr	r2, [r7, #8]
  40a0c8:	6819      	ldr	r1, [r3, #0]
  40a0ca:	1b2d      	subs	r5, r5, r4
  40a0cc:	f045 0501 	orr.w	r5, r5, #1
  40a0d0:	4630      	mov	r0, r6
  40a0d2:	1b09      	subs	r1, r1, r4
  40a0d4:	6055      	str	r5, [r2, #4]
  40a0d6:	6019      	str	r1, [r3, #0]
  40a0d8:	f7fd f984 	bl	4073e4 <__malloc_unlock>
  40a0dc:	2001      	movs	r0, #1
  40a0de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a0e0:	2100      	movs	r1, #0
  40a0e2:	4630      	mov	r0, r6
  40a0e4:	f7fd f9ee 	bl	4074c4 <_sbrk_r>
  40a0e8:	68ba      	ldr	r2, [r7, #8]
  40a0ea:	1a83      	subs	r3, r0, r2
  40a0ec:	2b0f      	cmp	r3, #15
  40a0ee:	ddde      	ble.n	40a0ae <_malloc_trim_r+0x3e>
  40a0f0:	4c06      	ldr	r4, [pc, #24]	; (40a10c <_malloc_trim_r+0x9c>)
  40a0f2:	4905      	ldr	r1, [pc, #20]	; (40a108 <_malloc_trim_r+0x98>)
  40a0f4:	6824      	ldr	r4, [r4, #0]
  40a0f6:	f043 0301 	orr.w	r3, r3, #1
  40a0fa:	1b00      	subs	r0, r0, r4
  40a0fc:	6053      	str	r3, [r2, #4]
  40a0fe:	6008      	str	r0, [r1, #0]
  40a100:	e7d5      	b.n	40a0ae <_malloc_trim_r+0x3e>
  40a102:	bf00      	nop
  40a104:	20400458 	.word	0x20400458
  40a108:	20400db4 	.word	0x20400db4
  40a10c:	20400860 	.word	0x20400860

0040a110 <_free_r>:
  40a110:	2900      	cmp	r1, #0
  40a112:	d044      	beq.n	40a19e <_free_r+0x8e>
  40a114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a118:	460d      	mov	r5, r1
  40a11a:	4680      	mov	r8, r0
  40a11c:	f7fd f95c 	bl	4073d8 <__malloc_lock>
  40a120:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40a124:	4969      	ldr	r1, [pc, #420]	; (40a2cc <_free_r+0x1bc>)
  40a126:	f027 0301 	bic.w	r3, r7, #1
  40a12a:	f1a5 0408 	sub.w	r4, r5, #8
  40a12e:	18e2      	adds	r2, r4, r3
  40a130:	688e      	ldr	r6, [r1, #8]
  40a132:	6850      	ldr	r0, [r2, #4]
  40a134:	42b2      	cmp	r2, r6
  40a136:	f020 0003 	bic.w	r0, r0, #3
  40a13a:	d05e      	beq.n	40a1fa <_free_r+0xea>
  40a13c:	07fe      	lsls	r6, r7, #31
  40a13e:	6050      	str	r0, [r2, #4]
  40a140:	d40b      	bmi.n	40a15a <_free_r+0x4a>
  40a142:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40a146:	1be4      	subs	r4, r4, r7
  40a148:	f101 0e08 	add.w	lr, r1, #8
  40a14c:	68a5      	ldr	r5, [r4, #8]
  40a14e:	4575      	cmp	r5, lr
  40a150:	443b      	add	r3, r7
  40a152:	d06d      	beq.n	40a230 <_free_r+0x120>
  40a154:	68e7      	ldr	r7, [r4, #12]
  40a156:	60ef      	str	r7, [r5, #12]
  40a158:	60bd      	str	r5, [r7, #8]
  40a15a:	1815      	adds	r5, r2, r0
  40a15c:	686d      	ldr	r5, [r5, #4]
  40a15e:	07ed      	lsls	r5, r5, #31
  40a160:	d53e      	bpl.n	40a1e0 <_free_r+0xd0>
  40a162:	f043 0201 	orr.w	r2, r3, #1
  40a166:	6062      	str	r2, [r4, #4]
  40a168:	50e3      	str	r3, [r4, r3]
  40a16a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40a16e:	d217      	bcs.n	40a1a0 <_free_r+0x90>
  40a170:	08db      	lsrs	r3, r3, #3
  40a172:	1c58      	adds	r0, r3, #1
  40a174:	109a      	asrs	r2, r3, #2
  40a176:	684d      	ldr	r5, [r1, #4]
  40a178:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40a17c:	60a7      	str	r7, [r4, #8]
  40a17e:	2301      	movs	r3, #1
  40a180:	4093      	lsls	r3, r2
  40a182:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40a186:	432b      	orrs	r3, r5
  40a188:	3a08      	subs	r2, #8
  40a18a:	60e2      	str	r2, [r4, #12]
  40a18c:	604b      	str	r3, [r1, #4]
  40a18e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40a192:	60fc      	str	r4, [r7, #12]
  40a194:	4640      	mov	r0, r8
  40a196:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a19a:	f7fd b923 	b.w	4073e4 <__malloc_unlock>
  40a19e:	4770      	bx	lr
  40a1a0:	0a5a      	lsrs	r2, r3, #9
  40a1a2:	2a04      	cmp	r2, #4
  40a1a4:	d852      	bhi.n	40a24c <_free_r+0x13c>
  40a1a6:	099a      	lsrs	r2, r3, #6
  40a1a8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40a1ac:	00ff      	lsls	r7, r7, #3
  40a1ae:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40a1b2:	19c8      	adds	r0, r1, r7
  40a1b4:	59ca      	ldr	r2, [r1, r7]
  40a1b6:	3808      	subs	r0, #8
  40a1b8:	4290      	cmp	r0, r2
  40a1ba:	d04f      	beq.n	40a25c <_free_r+0x14c>
  40a1bc:	6851      	ldr	r1, [r2, #4]
  40a1be:	f021 0103 	bic.w	r1, r1, #3
  40a1c2:	428b      	cmp	r3, r1
  40a1c4:	d232      	bcs.n	40a22c <_free_r+0x11c>
  40a1c6:	6892      	ldr	r2, [r2, #8]
  40a1c8:	4290      	cmp	r0, r2
  40a1ca:	d1f7      	bne.n	40a1bc <_free_r+0xac>
  40a1cc:	68c3      	ldr	r3, [r0, #12]
  40a1ce:	60a0      	str	r0, [r4, #8]
  40a1d0:	60e3      	str	r3, [r4, #12]
  40a1d2:	609c      	str	r4, [r3, #8]
  40a1d4:	60c4      	str	r4, [r0, #12]
  40a1d6:	4640      	mov	r0, r8
  40a1d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a1dc:	f7fd b902 	b.w	4073e4 <__malloc_unlock>
  40a1e0:	6895      	ldr	r5, [r2, #8]
  40a1e2:	4f3b      	ldr	r7, [pc, #236]	; (40a2d0 <_free_r+0x1c0>)
  40a1e4:	42bd      	cmp	r5, r7
  40a1e6:	4403      	add	r3, r0
  40a1e8:	d040      	beq.n	40a26c <_free_r+0x15c>
  40a1ea:	68d0      	ldr	r0, [r2, #12]
  40a1ec:	60e8      	str	r0, [r5, #12]
  40a1ee:	f043 0201 	orr.w	r2, r3, #1
  40a1f2:	6085      	str	r5, [r0, #8]
  40a1f4:	6062      	str	r2, [r4, #4]
  40a1f6:	50e3      	str	r3, [r4, r3]
  40a1f8:	e7b7      	b.n	40a16a <_free_r+0x5a>
  40a1fa:	07ff      	lsls	r7, r7, #31
  40a1fc:	4403      	add	r3, r0
  40a1fe:	d407      	bmi.n	40a210 <_free_r+0x100>
  40a200:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40a204:	1aa4      	subs	r4, r4, r2
  40a206:	4413      	add	r3, r2
  40a208:	68a0      	ldr	r0, [r4, #8]
  40a20a:	68e2      	ldr	r2, [r4, #12]
  40a20c:	60c2      	str	r2, [r0, #12]
  40a20e:	6090      	str	r0, [r2, #8]
  40a210:	4a30      	ldr	r2, [pc, #192]	; (40a2d4 <_free_r+0x1c4>)
  40a212:	6812      	ldr	r2, [r2, #0]
  40a214:	f043 0001 	orr.w	r0, r3, #1
  40a218:	4293      	cmp	r3, r2
  40a21a:	6060      	str	r0, [r4, #4]
  40a21c:	608c      	str	r4, [r1, #8]
  40a21e:	d3b9      	bcc.n	40a194 <_free_r+0x84>
  40a220:	4b2d      	ldr	r3, [pc, #180]	; (40a2d8 <_free_r+0x1c8>)
  40a222:	4640      	mov	r0, r8
  40a224:	6819      	ldr	r1, [r3, #0]
  40a226:	f7ff ff23 	bl	40a070 <_malloc_trim_r>
  40a22a:	e7b3      	b.n	40a194 <_free_r+0x84>
  40a22c:	4610      	mov	r0, r2
  40a22e:	e7cd      	b.n	40a1cc <_free_r+0xbc>
  40a230:	1811      	adds	r1, r2, r0
  40a232:	6849      	ldr	r1, [r1, #4]
  40a234:	07c9      	lsls	r1, r1, #31
  40a236:	d444      	bmi.n	40a2c2 <_free_r+0x1b2>
  40a238:	6891      	ldr	r1, [r2, #8]
  40a23a:	68d2      	ldr	r2, [r2, #12]
  40a23c:	60ca      	str	r2, [r1, #12]
  40a23e:	4403      	add	r3, r0
  40a240:	f043 0001 	orr.w	r0, r3, #1
  40a244:	6091      	str	r1, [r2, #8]
  40a246:	6060      	str	r0, [r4, #4]
  40a248:	50e3      	str	r3, [r4, r3]
  40a24a:	e7a3      	b.n	40a194 <_free_r+0x84>
  40a24c:	2a14      	cmp	r2, #20
  40a24e:	d816      	bhi.n	40a27e <_free_r+0x16e>
  40a250:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40a254:	00ff      	lsls	r7, r7, #3
  40a256:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40a25a:	e7aa      	b.n	40a1b2 <_free_r+0xa2>
  40a25c:	10aa      	asrs	r2, r5, #2
  40a25e:	2301      	movs	r3, #1
  40a260:	684d      	ldr	r5, [r1, #4]
  40a262:	4093      	lsls	r3, r2
  40a264:	432b      	orrs	r3, r5
  40a266:	604b      	str	r3, [r1, #4]
  40a268:	4603      	mov	r3, r0
  40a26a:	e7b0      	b.n	40a1ce <_free_r+0xbe>
  40a26c:	f043 0201 	orr.w	r2, r3, #1
  40a270:	614c      	str	r4, [r1, #20]
  40a272:	610c      	str	r4, [r1, #16]
  40a274:	60e5      	str	r5, [r4, #12]
  40a276:	60a5      	str	r5, [r4, #8]
  40a278:	6062      	str	r2, [r4, #4]
  40a27a:	50e3      	str	r3, [r4, r3]
  40a27c:	e78a      	b.n	40a194 <_free_r+0x84>
  40a27e:	2a54      	cmp	r2, #84	; 0x54
  40a280:	d806      	bhi.n	40a290 <_free_r+0x180>
  40a282:	0b1a      	lsrs	r2, r3, #12
  40a284:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40a288:	00ff      	lsls	r7, r7, #3
  40a28a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40a28e:	e790      	b.n	40a1b2 <_free_r+0xa2>
  40a290:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40a294:	d806      	bhi.n	40a2a4 <_free_r+0x194>
  40a296:	0bda      	lsrs	r2, r3, #15
  40a298:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40a29c:	00ff      	lsls	r7, r7, #3
  40a29e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40a2a2:	e786      	b.n	40a1b2 <_free_r+0xa2>
  40a2a4:	f240 5054 	movw	r0, #1364	; 0x554
  40a2a8:	4282      	cmp	r2, r0
  40a2aa:	d806      	bhi.n	40a2ba <_free_r+0x1aa>
  40a2ac:	0c9a      	lsrs	r2, r3, #18
  40a2ae:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40a2b2:	00ff      	lsls	r7, r7, #3
  40a2b4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40a2b8:	e77b      	b.n	40a1b2 <_free_r+0xa2>
  40a2ba:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40a2be:	257e      	movs	r5, #126	; 0x7e
  40a2c0:	e777      	b.n	40a1b2 <_free_r+0xa2>
  40a2c2:	f043 0101 	orr.w	r1, r3, #1
  40a2c6:	6061      	str	r1, [r4, #4]
  40a2c8:	6013      	str	r3, [r2, #0]
  40a2ca:	e763      	b.n	40a194 <_free_r+0x84>
  40a2cc:	20400458 	.word	0x20400458
  40a2d0:	20400460 	.word	0x20400460
  40a2d4:	20400864 	.word	0x20400864
  40a2d8:	20400de4 	.word	0x20400de4

0040a2dc <__sfvwrite_r>:
  40a2dc:	6893      	ldr	r3, [r2, #8]
  40a2de:	2b00      	cmp	r3, #0
  40a2e0:	d073      	beq.n	40a3ca <__sfvwrite_r+0xee>
  40a2e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a2e6:	898b      	ldrh	r3, [r1, #12]
  40a2e8:	b083      	sub	sp, #12
  40a2ea:	460c      	mov	r4, r1
  40a2ec:	0719      	lsls	r1, r3, #28
  40a2ee:	9000      	str	r0, [sp, #0]
  40a2f0:	4616      	mov	r6, r2
  40a2f2:	d526      	bpl.n	40a342 <__sfvwrite_r+0x66>
  40a2f4:	6922      	ldr	r2, [r4, #16]
  40a2f6:	b322      	cbz	r2, 40a342 <__sfvwrite_r+0x66>
  40a2f8:	f013 0002 	ands.w	r0, r3, #2
  40a2fc:	6835      	ldr	r5, [r6, #0]
  40a2fe:	d02c      	beq.n	40a35a <__sfvwrite_r+0x7e>
  40a300:	f04f 0900 	mov.w	r9, #0
  40a304:	4fb0      	ldr	r7, [pc, #704]	; (40a5c8 <__sfvwrite_r+0x2ec>)
  40a306:	46c8      	mov	r8, r9
  40a308:	46b2      	mov	sl, r6
  40a30a:	45b8      	cmp	r8, r7
  40a30c:	4643      	mov	r3, r8
  40a30e:	464a      	mov	r2, r9
  40a310:	bf28      	it	cs
  40a312:	463b      	movcs	r3, r7
  40a314:	9800      	ldr	r0, [sp, #0]
  40a316:	f1b8 0f00 	cmp.w	r8, #0
  40a31a:	d050      	beq.n	40a3be <__sfvwrite_r+0xe2>
  40a31c:	69e1      	ldr	r1, [r4, #28]
  40a31e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40a320:	47b0      	blx	r6
  40a322:	2800      	cmp	r0, #0
  40a324:	dd58      	ble.n	40a3d8 <__sfvwrite_r+0xfc>
  40a326:	f8da 3008 	ldr.w	r3, [sl, #8]
  40a32a:	1a1b      	subs	r3, r3, r0
  40a32c:	4481      	add	r9, r0
  40a32e:	eba8 0800 	sub.w	r8, r8, r0
  40a332:	f8ca 3008 	str.w	r3, [sl, #8]
  40a336:	2b00      	cmp	r3, #0
  40a338:	d1e7      	bne.n	40a30a <__sfvwrite_r+0x2e>
  40a33a:	2000      	movs	r0, #0
  40a33c:	b003      	add	sp, #12
  40a33e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a342:	4621      	mov	r1, r4
  40a344:	9800      	ldr	r0, [sp, #0]
  40a346:	f7fe fd17 	bl	408d78 <__swsetup_r>
  40a34a:	2800      	cmp	r0, #0
  40a34c:	f040 8133 	bne.w	40a5b6 <__sfvwrite_r+0x2da>
  40a350:	89a3      	ldrh	r3, [r4, #12]
  40a352:	6835      	ldr	r5, [r6, #0]
  40a354:	f013 0002 	ands.w	r0, r3, #2
  40a358:	d1d2      	bne.n	40a300 <__sfvwrite_r+0x24>
  40a35a:	f013 0901 	ands.w	r9, r3, #1
  40a35e:	d145      	bne.n	40a3ec <__sfvwrite_r+0x110>
  40a360:	464f      	mov	r7, r9
  40a362:	9601      	str	r6, [sp, #4]
  40a364:	b337      	cbz	r7, 40a3b4 <__sfvwrite_r+0xd8>
  40a366:	059a      	lsls	r2, r3, #22
  40a368:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40a36c:	f140 8083 	bpl.w	40a476 <__sfvwrite_r+0x19a>
  40a370:	4547      	cmp	r7, r8
  40a372:	46c3      	mov	fp, r8
  40a374:	f0c0 80ab 	bcc.w	40a4ce <__sfvwrite_r+0x1f2>
  40a378:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40a37c:	f040 80ac 	bne.w	40a4d8 <__sfvwrite_r+0x1fc>
  40a380:	6820      	ldr	r0, [r4, #0]
  40a382:	46ba      	mov	sl, r7
  40a384:	465a      	mov	r2, fp
  40a386:	4649      	mov	r1, r9
  40a388:	f000 fa2a 	bl	40a7e0 <memmove>
  40a38c:	68a2      	ldr	r2, [r4, #8]
  40a38e:	6823      	ldr	r3, [r4, #0]
  40a390:	eba2 0208 	sub.w	r2, r2, r8
  40a394:	445b      	add	r3, fp
  40a396:	60a2      	str	r2, [r4, #8]
  40a398:	6023      	str	r3, [r4, #0]
  40a39a:	9a01      	ldr	r2, [sp, #4]
  40a39c:	6893      	ldr	r3, [r2, #8]
  40a39e:	eba3 030a 	sub.w	r3, r3, sl
  40a3a2:	44d1      	add	r9, sl
  40a3a4:	eba7 070a 	sub.w	r7, r7, sl
  40a3a8:	6093      	str	r3, [r2, #8]
  40a3aa:	2b00      	cmp	r3, #0
  40a3ac:	d0c5      	beq.n	40a33a <__sfvwrite_r+0x5e>
  40a3ae:	89a3      	ldrh	r3, [r4, #12]
  40a3b0:	2f00      	cmp	r7, #0
  40a3b2:	d1d8      	bne.n	40a366 <__sfvwrite_r+0x8a>
  40a3b4:	f8d5 9000 	ldr.w	r9, [r5]
  40a3b8:	686f      	ldr	r7, [r5, #4]
  40a3ba:	3508      	adds	r5, #8
  40a3bc:	e7d2      	b.n	40a364 <__sfvwrite_r+0x88>
  40a3be:	f8d5 9000 	ldr.w	r9, [r5]
  40a3c2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40a3c6:	3508      	adds	r5, #8
  40a3c8:	e79f      	b.n	40a30a <__sfvwrite_r+0x2e>
  40a3ca:	2000      	movs	r0, #0
  40a3cc:	4770      	bx	lr
  40a3ce:	4621      	mov	r1, r4
  40a3d0:	9800      	ldr	r0, [sp, #0]
  40a3d2:	f7ff fda3 	bl	409f1c <_fflush_r>
  40a3d6:	b370      	cbz	r0, 40a436 <__sfvwrite_r+0x15a>
  40a3d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a3dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a3e0:	f04f 30ff 	mov.w	r0, #4294967295
  40a3e4:	81a3      	strh	r3, [r4, #12]
  40a3e6:	b003      	add	sp, #12
  40a3e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a3ec:	4681      	mov	r9, r0
  40a3ee:	4633      	mov	r3, r6
  40a3f0:	464e      	mov	r6, r9
  40a3f2:	46a8      	mov	r8, r5
  40a3f4:	469a      	mov	sl, r3
  40a3f6:	464d      	mov	r5, r9
  40a3f8:	b34e      	cbz	r6, 40a44e <__sfvwrite_r+0x172>
  40a3fa:	b380      	cbz	r0, 40a45e <__sfvwrite_r+0x182>
  40a3fc:	6820      	ldr	r0, [r4, #0]
  40a3fe:	6923      	ldr	r3, [r4, #16]
  40a400:	6962      	ldr	r2, [r4, #20]
  40a402:	45b1      	cmp	r9, r6
  40a404:	46cb      	mov	fp, r9
  40a406:	bf28      	it	cs
  40a408:	46b3      	movcs	fp, r6
  40a40a:	4298      	cmp	r0, r3
  40a40c:	465f      	mov	r7, fp
  40a40e:	d904      	bls.n	40a41a <__sfvwrite_r+0x13e>
  40a410:	68a3      	ldr	r3, [r4, #8]
  40a412:	4413      	add	r3, r2
  40a414:	459b      	cmp	fp, r3
  40a416:	f300 80a6 	bgt.w	40a566 <__sfvwrite_r+0x28a>
  40a41a:	4593      	cmp	fp, r2
  40a41c:	db4b      	blt.n	40a4b6 <__sfvwrite_r+0x1da>
  40a41e:	4613      	mov	r3, r2
  40a420:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40a422:	69e1      	ldr	r1, [r4, #28]
  40a424:	9800      	ldr	r0, [sp, #0]
  40a426:	462a      	mov	r2, r5
  40a428:	47b8      	blx	r7
  40a42a:	1e07      	subs	r7, r0, #0
  40a42c:	ddd4      	ble.n	40a3d8 <__sfvwrite_r+0xfc>
  40a42e:	ebb9 0907 	subs.w	r9, r9, r7
  40a432:	d0cc      	beq.n	40a3ce <__sfvwrite_r+0xf2>
  40a434:	2001      	movs	r0, #1
  40a436:	f8da 3008 	ldr.w	r3, [sl, #8]
  40a43a:	1bdb      	subs	r3, r3, r7
  40a43c:	443d      	add	r5, r7
  40a43e:	1bf6      	subs	r6, r6, r7
  40a440:	f8ca 3008 	str.w	r3, [sl, #8]
  40a444:	2b00      	cmp	r3, #0
  40a446:	f43f af78 	beq.w	40a33a <__sfvwrite_r+0x5e>
  40a44a:	2e00      	cmp	r6, #0
  40a44c:	d1d5      	bne.n	40a3fa <__sfvwrite_r+0x11e>
  40a44e:	f108 0308 	add.w	r3, r8, #8
  40a452:	e913 0060 	ldmdb	r3, {r5, r6}
  40a456:	4698      	mov	r8, r3
  40a458:	3308      	adds	r3, #8
  40a45a:	2e00      	cmp	r6, #0
  40a45c:	d0f9      	beq.n	40a452 <__sfvwrite_r+0x176>
  40a45e:	4632      	mov	r2, r6
  40a460:	210a      	movs	r1, #10
  40a462:	4628      	mov	r0, r5
  40a464:	f000 f96c 	bl	40a740 <memchr>
  40a468:	2800      	cmp	r0, #0
  40a46a:	f000 80a1 	beq.w	40a5b0 <__sfvwrite_r+0x2d4>
  40a46e:	3001      	adds	r0, #1
  40a470:	eba0 0905 	sub.w	r9, r0, r5
  40a474:	e7c2      	b.n	40a3fc <__sfvwrite_r+0x120>
  40a476:	6820      	ldr	r0, [r4, #0]
  40a478:	6923      	ldr	r3, [r4, #16]
  40a47a:	4298      	cmp	r0, r3
  40a47c:	d802      	bhi.n	40a484 <__sfvwrite_r+0x1a8>
  40a47e:	6963      	ldr	r3, [r4, #20]
  40a480:	429f      	cmp	r7, r3
  40a482:	d25d      	bcs.n	40a540 <__sfvwrite_r+0x264>
  40a484:	45b8      	cmp	r8, r7
  40a486:	bf28      	it	cs
  40a488:	46b8      	movcs	r8, r7
  40a48a:	4642      	mov	r2, r8
  40a48c:	4649      	mov	r1, r9
  40a48e:	f000 f9a7 	bl	40a7e0 <memmove>
  40a492:	68a3      	ldr	r3, [r4, #8]
  40a494:	6822      	ldr	r2, [r4, #0]
  40a496:	eba3 0308 	sub.w	r3, r3, r8
  40a49a:	4442      	add	r2, r8
  40a49c:	60a3      	str	r3, [r4, #8]
  40a49e:	6022      	str	r2, [r4, #0]
  40a4a0:	b10b      	cbz	r3, 40a4a6 <__sfvwrite_r+0x1ca>
  40a4a2:	46c2      	mov	sl, r8
  40a4a4:	e779      	b.n	40a39a <__sfvwrite_r+0xbe>
  40a4a6:	4621      	mov	r1, r4
  40a4a8:	9800      	ldr	r0, [sp, #0]
  40a4aa:	f7ff fd37 	bl	409f1c <_fflush_r>
  40a4ae:	2800      	cmp	r0, #0
  40a4b0:	d192      	bne.n	40a3d8 <__sfvwrite_r+0xfc>
  40a4b2:	46c2      	mov	sl, r8
  40a4b4:	e771      	b.n	40a39a <__sfvwrite_r+0xbe>
  40a4b6:	465a      	mov	r2, fp
  40a4b8:	4629      	mov	r1, r5
  40a4ba:	f000 f991 	bl	40a7e0 <memmove>
  40a4be:	68a2      	ldr	r2, [r4, #8]
  40a4c0:	6823      	ldr	r3, [r4, #0]
  40a4c2:	eba2 020b 	sub.w	r2, r2, fp
  40a4c6:	445b      	add	r3, fp
  40a4c8:	60a2      	str	r2, [r4, #8]
  40a4ca:	6023      	str	r3, [r4, #0]
  40a4cc:	e7af      	b.n	40a42e <__sfvwrite_r+0x152>
  40a4ce:	6820      	ldr	r0, [r4, #0]
  40a4d0:	46b8      	mov	r8, r7
  40a4d2:	46ba      	mov	sl, r7
  40a4d4:	46bb      	mov	fp, r7
  40a4d6:	e755      	b.n	40a384 <__sfvwrite_r+0xa8>
  40a4d8:	6962      	ldr	r2, [r4, #20]
  40a4da:	6820      	ldr	r0, [r4, #0]
  40a4dc:	6921      	ldr	r1, [r4, #16]
  40a4de:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40a4e2:	eba0 0a01 	sub.w	sl, r0, r1
  40a4e6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40a4ea:	f10a 0001 	add.w	r0, sl, #1
  40a4ee:	ea4f 0868 	mov.w	r8, r8, asr #1
  40a4f2:	4438      	add	r0, r7
  40a4f4:	4540      	cmp	r0, r8
  40a4f6:	4642      	mov	r2, r8
  40a4f8:	bf84      	itt	hi
  40a4fa:	4680      	movhi	r8, r0
  40a4fc:	4642      	movhi	r2, r8
  40a4fe:	055b      	lsls	r3, r3, #21
  40a500:	d544      	bpl.n	40a58c <__sfvwrite_r+0x2b0>
  40a502:	4611      	mov	r1, r2
  40a504:	9800      	ldr	r0, [sp, #0]
  40a506:	f7fc fbcf 	bl	406ca8 <_malloc_r>
  40a50a:	4683      	mov	fp, r0
  40a50c:	2800      	cmp	r0, #0
  40a50e:	d055      	beq.n	40a5bc <__sfvwrite_r+0x2e0>
  40a510:	4652      	mov	r2, sl
  40a512:	6921      	ldr	r1, [r4, #16]
  40a514:	f7fc fe78 	bl	407208 <memcpy>
  40a518:	89a3      	ldrh	r3, [r4, #12]
  40a51a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40a51e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a522:	81a3      	strh	r3, [r4, #12]
  40a524:	eb0b 000a 	add.w	r0, fp, sl
  40a528:	eba8 030a 	sub.w	r3, r8, sl
  40a52c:	f8c4 b010 	str.w	fp, [r4, #16]
  40a530:	f8c4 8014 	str.w	r8, [r4, #20]
  40a534:	6020      	str	r0, [r4, #0]
  40a536:	60a3      	str	r3, [r4, #8]
  40a538:	46b8      	mov	r8, r7
  40a53a:	46ba      	mov	sl, r7
  40a53c:	46bb      	mov	fp, r7
  40a53e:	e721      	b.n	40a384 <__sfvwrite_r+0xa8>
  40a540:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40a544:	42b9      	cmp	r1, r7
  40a546:	bf28      	it	cs
  40a548:	4639      	movcs	r1, r7
  40a54a:	464a      	mov	r2, r9
  40a54c:	fb91 f1f3 	sdiv	r1, r1, r3
  40a550:	9800      	ldr	r0, [sp, #0]
  40a552:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40a554:	fb03 f301 	mul.w	r3, r3, r1
  40a558:	69e1      	ldr	r1, [r4, #28]
  40a55a:	47b0      	blx	r6
  40a55c:	f1b0 0a00 	subs.w	sl, r0, #0
  40a560:	f73f af1b 	bgt.w	40a39a <__sfvwrite_r+0xbe>
  40a564:	e738      	b.n	40a3d8 <__sfvwrite_r+0xfc>
  40a566:	461a      	mov	r2, r3
  40a568:	4629      	mov	r1, r5
  40a56a:	9301      	str	r3, [sp, #4]
  40a56c:	f000 f938 	bl	40a7e0 <memmove>
  40a570:	6822      	ldr	r2, [r4, #0]
  40a572:	9b01      	ldr	r3, [sp, #4]
  40a574:	9800      	ldr	r0, [sp, #0]
  40a576:	441a      	add	r2, r3
  40a578:	6022      	str	r2, [r4, #0]
  40a57a:	4621      	mov	r1, r4
  40a57c:	f7ff fcce 	bl	409f1c <_fflush_r>
  40a580:	9b01      	ldr	r3, [sp, #4]
  40a582:	2800      	cmp	r0, #0
  40a584:	f47f af28 	bne.w	40a3d8 <__sfvwrite_r+0xfc>
  40a588:	461f      	mov	r7, r3
  40a58a:	e750      	b.n	40a42e <__sfvwrite_r+0x152>
  40a58c:	9800      	ldr	r0, [sp, #0]
  40a58e:	f000 fc85 	bl	40ae9c <_realloc_r>
  40a592:	4683      	mov	fp, r0
  40a594:	2800      	cmp	r0, #0
  40a596:	d1c5      	bne.n	40a524 <__sfvwrite_r+0x248>
  40a598:	9d00      	ldr	r5, [sp, #0]
  40a59a:	6921      	ldr	r1, [r4, #16]
  40a59c:	4628      	mov	r0, r5
  40a59e:	f7ff fdb7 	bl	40a110 <_free_r>
  40a5a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a5a6:	220c      	movs	r2, #12
  40a5a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40a5ac:	602a      	str	r2, [r5, #0]
  40a5ae:	e715      	b.n	40a3dc <__sfvwrite_r+0x100>
  40a5b0:	f106 0901 	add.w	r9, r6, #1
  40a5b4:	e722      	b.n	40a3fc <__sfvwrite_r+0x120>
  40a5b6:	f04f 30ff 	mov.w	r0, #4294967295
  40a5ba:	e6bf      	b.n	40a33c <__sfvwrite_r+0x60>
  40a5bc:	9a00      	ldr	r2, [sp, #0]
  40a5be:	230c      	movs	r3, #12
  40a5c0:	6013      	str	r3, [r2, #0]
  40a5c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a5c6:	e709      	b.n	40a3dc <__sfvwrite_r+0x100>
  40a5c8:	7ffffc00 	.word	0x7ffffc00

0040a5cc <_fwalk_reent>:
  40a5cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40a5d0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40a5d4:	d01f      	beq.n	40a616 <_fwalk_reent+0x4a>
  40a5d6:	4688      	mov	r8, r1
  40a5d8:	4606      	mov	r6, r0
  40a5da:	f04f 0900 	mov.w	r9, #0
  40a5de:	687d      	ldr	r5, [r7, #4]
  40a5e0:	68bc      	ldr	r4, [r7, #8]
  40a5e2:	3d01      	subs	r5, #1
  40a5e4:	d411      	bmi.n	40a60a <_fwalk_reent+0x3e>
  40a5e6:	89a3      	ldrh	r3, [r4, #12]
  40a5e8:	2b01      	cmp	r3, #1
  40a5ea:	f105 35ff 	add.w	r5, r5, #4294967295
  40a5ee:	d908      	bls.n	40a602 <_fwalk_reent+0x36>
  40a5f0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40a5f4:	3301      	adds	r3, #1
  40a5f6:	4621      	mov	r1, r4
  40a5f8:	4630      	mov	r0, r6
  40a5fa:	d002      	beq.n	40a602 <_fwalk_reent+0x36>
  40a5fc:	47c0      	blx	r8
  40a5fe:	ea49 0900 	orr.w	r9, r9, r0
  40a602:	1c6b      	adds	r3, r5, #1
  40a604:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40a608:	d1ed      	bne.n	40a5e6 <_fwalk_reent+0x1a>
  40a60a:	683f      	ldr	r7, [r7, #0]
  40a60c:	2f00      	cmp	r7, #0
  40a60e:	d1e6      	bne.n	40a5de <_fwalk_reent+0x12>
  40a610:	4648      	mov	r0, r9
  40a612:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a616:	46b9      	mov	r9, r7
  40a618:	4648      	mov	r0, r9
  40a61a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40a61e:	bf00      	nop

0040a620 <_localeconv_r>:
  40a620:	4a04      	ldr	r2, [pc, #16]	; (40a634 <_localeconv_r+0x14>)
  40a622:	4b05      	ldr	r3, [pc, #20]	; (40a638 <_localeconv_r+0x18>)
  40a624:	6812      	ldr	r2, [r2, #0]
  40a626:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40a628:	2800      	cmp	r0, #0
  40a62a:	bf08      	it	eq
  40a62c:	4618      	moveq	r0, r3
  40a62e:	30f0      	adds	r0, #240	; 0xf0
  40a630:	4770      	bx	lr
  40a632:	bf00      	nop
  40a634:	20400028 	.word	0x20400028
  40a638:	2040086c 	.word	0x2040086c

0040a63c <__retarget_lock_init_recursive>:
  40a63c:	4770      	bx	lr
  40a63e:	bf00      	nop

0040a640 <__retarget_lock_close_recursive>:
  40a640:	4770      	bx	lr
  40a642:	bf00      	nop

0040a644 <__retarget_lock_acquire_recursive>:
  40a644:	4770      	bx	lr
  40a646:	bf00      	nop

0040a648 <__retarget_lock_release_recursive>:
  40a648:	4770      	bx	lr
  40a64a:	bf00      	nop

0040a64c <__swhatbuf_r>:
  40a64c:	b570      	push	{r4, r5, r6, lr}
  40a64e:	460c      	mov	r4, r1
  40a650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a654:	2900      	cmp	r1, #0
  40a656:	b090      	sub	sp, #64	; 0x40
  40a658:	4615      	mov	r5, r2
  40a65a:	461e      	mov	r6, r3
  40a65c:	db14      	blt.n	40a688 <__swhatbuf_r+0x3c>
  40a65e:	aa01      	add	r2, sp, #4
  40a660:	f000 fff0 	bl	40b644 <_fstat_r>
  40a664:	2800      	cmp	r0, #0
  40a666:	db0f      	blt.n	40a688 <__swhatbuf_r+0x3c>
  40a668:	9a02      	ldr	r2, [sp, #8]
  40a66a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40a66e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40a672:	fab2 f282 	clz	r2, r2
  40a676:	0952      	lsrs	r2, r2, #5
  40a678:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a67c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40a680:	6032      	str	r2, [r6, #0]
  40a682:	602b      	str	r3, [r5, #0]
  40a684:	b010      	add	sp, #64	; 0x40
  40a686:	bd70      	pop	{r4, r5, r6, pc}
  40a688:	89a2      	ldrh	r2, [r4, #12]
  40a68a:	2300      	movs	r3, #0
  40a68c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40a690:	6033      	str	r3, [r6, #0]
  40a692:	d004      	beq.n	40a69e <__swhatbuf_r+0x52>
  40a694:	2240      	movs	r2, #64	; 0x40
  40a696:	4618      	mov	r0, r3
  40a698:	602a      	str	r2, [r5, #0]
  40a69a:	b010      	add	sp, #64	; 0x40
  40a69c:	bd70      	pop	{r4, r5, r6, pc}
  40a69e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a6a2:	602b      	str	r3, [r5, #0]
  40a6a4:	b010      	add	sp, #64	; 0x40
  40a6a6:	bd70      	pop	{r4, r5, r6, pc}

0040a6a8 <__smakebuf_r>:
  40a6a8:	898a      	ldrh	r2, [r1, #12]
  40a6aa:	0792      	lsls	r2, r2, #30
  40a6ac:	460b      	mov	r3, r1
  40a6ae:	d506      	bpl.n	40a6be <__smakebuf_r+0x16>
  40a6b0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40a6b4:	2101      	movs	r1, #1
  40a6b6:	601a      	str	r2, [r3, #0]
  40a6b8:	611a      	str	r2, [r3, #16]
  40a6ba:	6159      	str	r1, [r3, #20]
  40a6bc:	4770      	bx	lr
  40a6be:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a6c0:	b083      	sub	sp, #12
  40a6c2:	ab01      	add	r3, sp, #4
  40a6c4:	466a      	mov	r2, sp
  40a6c6:	460c      	mov	r4, r1
  40a6c8:	4606      	mov	r6, r0
  40a6ca:	f7ff ffbf 	bl	40a64c <__swhatbuf_r>
  40a6ce:	9900      	ldr	r1, [sp, #0]
  40a6d0:	4605      	mov	r5, r0
  40a6d2:	4630      	mov	r0, r6
  40a6d4:	f7fc fae8 	bl	406ca8 <_malloc_r>
  40a6d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a6dc:	b1d8      	cbz	r0, 40a716 <__smakebuf_r+0x6e>
  40a6de:	9a01      	ldr	r2, [sp, #4]
  40a6e0:	4f15      	ldr	r7, [pc, #84]	; (40a738 <__smakebuf_r+0x90>)
  40a6e2:	9900      	ldr	r1, [sp, #0]
  40a6e4:	63f7      	str	r7, [r6, #60]	; 0x3c
  40a6e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40a6ea:	81a3      	strh	r3, [r4, #12]
  40a6ec:	6020      	str	r0, [r4, #0]
  40a6ee:	6120      	str	r0, [r4, #16]
  40a6f0:	6161      	str	r1, [r4, #20]
  40a6f2:	b91a      	cbnz	r2, 40a6fc <__smakebuf_r+0x54>
  40a6f4:	432b      	orrs	r3, r5
  40a6f6:	81a3      	strh	r3, [r4, #12]
  40a6f8:	b003      	add	sp, #12
  40a6fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a6fc:	4630      	mov	r0, r6
  40a6fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a702:	f000 ffb3 	bl	40b66c <_isatty_r>
  40a706:	b1a0      	cbz	r0, 40a732 <__smakebuf_r+0x8a>
  40a708:	89a3      	ldrh	r3, [r4, #12]
  40a70a:	f023 0303 	bic.w	r3, r3, #3
  40a70e:	f043 0301 	orr.w	r3, r3, #1
  40a712:	b21b      	sxth	r3, r3
  40a714:	e7ee      	b.n	40a6f4 <__smakebuf_r+0x4c>
  40a716:	059a      	lsls	r2, r3, #22
  40a718:	d4ee      	bmi.n	40a6f8 <__smakebuf_r+0x50>
  40a71a:	f023 0303 	bic.w	r3, r3, #3
  40a71e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40a722:	f043 0302 	orr.w	r3, r3, #2
  40a726:	2101      	movs	r1, #1
  40a728:	81a3      	strh	r3, [r4, #12]
  40a72a:	6022      	str	r2, [r4, #0]
  40a72c:	6122      	str	r2, [r4, #16]
  40a72e:	6161      	str	r1, [r4, #20]
  40a730:	e7e2      	b.n	40a6f8 <__smakebuf_r+0x50>
  40a732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a736:	e7dd      	b.n	40a6f4 <__smakebuf_r+0x4c>
  40a738:	00409f71 	.word	0x00409f71
  40a73c:	00000000 	.word	0x00000000

0040a740 <memchr>:
  40a740:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40a744:	2a10      	cmp	r2, #16
  40a746:	db2b      	blt.n	40a7a0 <memchr+0x60>
  40a748:	f010 0f07 	tst.w	r0, #7
  40a74c:	d008      	beq.n	40a760 <memchr+0x20>
  40a74e:	f810 3b01 	ldrb.w	r3, [r0], #1
  40a752:	3a01      	subs	r2, #1
  40a754:	428b      	cmp	r3, r1
  40a756:	d02d      	beq.n	40a7b4 <memchr+0x74>
  40a758:	f010 0f07 	tst.w	r0, #7
  40a75c:	b342      	cbz	r2, 40a7b0 <memchr+0x70>
  40a75e:	d1f6      	bne.n	40a74e <memchr+0xe>
  40a760:	b4f0      	push	{r4, r5, r6, r7}
  40a762:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40a766:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40a76a:	f022 0407 	bic.w	r4, r2, #7
  40a76e:	f07f 0700 	mvns.w	r7, #0
  40a772:	2300      	movs	r3, #0
  40a774:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40a778:	3c08      	subs	r4, #8
  40a77a:	ea85 0501 	eor.w	r5, r5, r1
  40a77e:	ea86 0601 	eor.w	r6, r6, r1
  40a782:	fa85 f547 	uadd8	r5, r5, r7
  40a786:	faa3 f587 	sel	r5, r3, r7
  40a78a:	fa86 f647 	uadd8	r6, r6, r7
  40a78e:	faa5 f687 	sel	r6, r5, r7
  40a792:	b98e      	cbnz	r6, 40a7b8 <memchr+0x78>
  40a794:	d1ee      	bne.n	40a774 <memchr+0x34>
  40a796:	bcf0      	pop	{r4, r5, r6, r7}
  40a798:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40a79c:	f002 0207 	and.w	r2, r2, #7
  40a7a0:	b132      	cbz	r2, 40a7b0 <memchr+0x70>
  40a7a2:	f810 3b01 	ldrb.w	r3, [r0], #1
  40a7a6:	3a01      	subs	r2, #1
  40a7a8:	ea83 0301 	eor.w	r3, r3, r1
  40a7ac:	b113      	cbz	r3, 40a7b4 <memchr+0x74>
  40a7ae:	d1f8      	bne.n	40a7a2 <memchr+0x62>
  40a7b0:	2000      	movs	r0, #0
  40a7b2:	4770      	bx	lr
  40a7b4:	3801      	subs	r0, #1
  40a7b6:	4770      	bx	lr
  40a7b8:	2d00      	cmp	r5, #0
  40a7ba:	bf06      	itte	eq
  40a7bc:	4635      	moveq	r5, r6
  40a7be:	3803      	subeq	r0, #3
  40a7c0:	3807      	subne	r0, #7
  40a7c2:	f015 0f01 	tst.w	r5, #1
  40a7c6:	d107      	bne.n	40a7d8 <memchr+0x98>
  40a7c8:	3001      	adds	r0, #1
  40a7ca:	f415 7f80 	tst.w	r5, #256	; 0x100
  40a7ce:	bf02      	ittt	eq
  40a7d0:	3001      	addeq	r0, #1
  40a7d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40a7d6:	3001      	addeq	r0, #1
  40a7d8:	bcf0      	pop	{r4, r5, r6, r7}
  40a7da:	3801      	subs	r0, #1
  40a7dc:	4770      	bx	lr
  40a7de:	bf00      	nop

0040a7e0 <memmove>:
  40a7e0:	4288      	cmp	r0, r1
  40a7e2:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a7e4:	d90d      	bls.n	40a802 <memmove+0x22>
  40a7e6:	188b      	adds	r3, r1, r2
  40a7e8:	4298      	cmp	r0, r3
  40a7ea:	d20a      	bcs.n	40a802 <memmove+0x22>
  40a7ec:	1884      	adds	r4, r0, r2
  40a7ee:	2a00      	cmp	r2, #0
  40a7f0:	d051      	beq.n	40a896 <memmove+0xb6>
  40a7f2:	4622      	mov	r2, r4
  40a7f4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40a7f8:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40a7fc:	4299      	cmp	r1, r3
  40a7fe:	d1f9      	bne.n	40a7f4 <memmove+0x14>
  40a800:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a802:	2a0f      	cmp	r2, #15
  40a804:	d948      	bls.n	40a898 <memmove+0xb8>
  40a806:	ea41 0300 	orr.w	r3, r1, r0
  40a80a:	079b      	lsls	r3, r3, #30
  40a80c:	d146      	bne.n	40a89c <memmove+0xbc>
  40a80e:	f100 0410 	add.w	r4, r0, #16
  40a812:	f101 0310 	add.w	r3, r1, #16
  40a816:	4615      	mov	r5, r2
  40a818:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40a81c:	f844 6c10 	str.w	r6, [r4, #-16]
  40a820:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40a824:	f844 6c0c 	str.w	r6, [r4, #-12]
  40a828:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40a82c:	f844 6c08 	str.w	r6, [r4, #-8]
  40a830:	3d10      	subs	r5, #16
  40a832:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40a836:	f844 6c04 	str.w	r6, [r4, #-4]
  40a83a:	2d0f      	cmp	r5, #15
  40a83c:	f103 0310 	add.w	r3, r3, #16
  40a840:	f104 0410 	add.w	r4, r4, #16
  40a844:	d8e8      	bhi.n	40a818 <memmove+0x38>
  40a846:	f1a2 0310 	sub.w	r3, r2, #16
  40a84a:	f023 030f 	bic.w	r3, r3, #15
  40a84e:	f002 0e0f 	and.w	lr, r2, #15
  40a852:	3310      	adds	r3, #16
  40a854:	f1be 0f03 	cmp.w	lr, #3
  40a858:	4419      	add	r1, r3
  40a85a:	4403      	add	r3, r0
  40a85c:	d921      	bls.n	40a8a2 <memmove+0xc2>
  40a85e:	1f1e      	subs	r6, r3, #4
  40a860:	460d      	mov	r5, r1
  40a862:	4674      	mov	r4, lr
  40a864:	3c04      	subs	r4, #4
  40a866:	f855 7b04 	ldr.w	r7, [r5], #4
  40a86a:	f846 7f04 	str.w	r7, [r6, #4]!
  40a86e:	2c03      	cmp	r4, #3
  40a870:	d8f8      	bhi.n	40a864 <memmove+0x84>
  40a872:	f1ae 0404 	sub.w	r4, lr, #4
  40a876:	f024 0403 	bic.w	r4, r4, #3
  40a87a:	3404      	adds	r4, #4
  40a87c:	4421      	add	r1, r4
  40a87e:	4423      	add	r3, r4
  40a880:	f002 0203 	and.w	r2, r2, #3
  40a884:	b162      	cbz	r2, 40a8a0 <memmove+0xc0>
  40a886:	3b01      	subs	r3, #1
  40a888:	440a      	add	r2, r1
  40a88a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40a88e:	f803 4f01 	strb.w	r4, [r3, #1]!
  40a892:	428a      	cmp	r2, r1
  40a894:	d1f9      	bne.n	40a88a <memmove+0xaa>
  40a896:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a898:	4603      	mov	r3, r0
  40a89a:	e7f3      	b.n	40a884 <memmove+0xa4>
  40a89c:	4603      	mov	r3, r0
  40a89e:	e7f2      	b.n	40a886 <memmove+0xa6>
  40a8a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a8a2:	4672      	mov	r2, lr
  40a8a4:	e7ee      	b.n	40a884 <memmove+0xa4>
  40a8a6:	bf00      	nop

0040a8a8 <_Balloc>:
  40a8a8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40a8aa:	b570      	push	{r4, r5, r6, lr}
  40a8ac:	4605      	mov	r5, r0
  40a8ae:	460c      	mov	r4, r1
  40a8b0:	b14b      	cbz	r3, 40a8c6 <_Balloc+0x1e>
  40a8b2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40a8b6:	b180      	cbz	r0, 40a8da <_Balloc+0x32>
  40a8b8:	6802      	ldr	r2, [r0, #0]
  40a8ba:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40a8be:	2300      	movs	r3, #0
  40a8c0:	6103      	str	r3, [r0, #16]
  40a8c2:	60c3      	str	r3, [r0, #12]
  40a8c4:	bd70      	pop	{r4, r5, r6, pc}
  40a8c6:	2221      	movs	r2, #33	; 0x21
  40a8c8:	2104      	movs	r1, #4
  40a8ca:	f000 fd93 	bl	40b3f4 <_calloc_r>
  40a8ce:	64e8      	str	r0, [r5, #76]	; 0x4c
  40a8d0:	4603      	mov	r3, r0
  40a8d2:	2800      	cmp	r0, #0
  40a8d4:	d1ed      	bne.n	40a8b2 <_Balloc+0xa>
  40a8d6:	2000      	movs	r0, #0
  40a8d8:	bd70      	pop	{r4, r5, r6, pc}
  40a8da:	2101      	movs	r1, #1
  40a8dc:	fa01 f604 	lsl.w	r6, r1, r4
  40a8e0:	1d72      	adds	r2, r6, #5
  40a8e2:	4628      	mov	r0, r5
  40a8e4:	0092      	lsls	r2, r2, #2
  40a8e6:	f000 fd85 	bl	40b3f4 <_calloc_r>
  40a8ea:	2800      	cmp	r0, #0
  40a8ec:	d0f3      	beq.n	40a8d6 <_Balloc+0x2e>
  40a8ee:	6044      	str	r4, [r0, #4]
  40a8f0:	6086      	str	r6, [r0, #8]
  40a8f2:	e7e4      	b.n	40a8be <_Balloc+0x16>

0040a8f4 <_Bfree>:
  40a8f4:	b131      	cbz	r1, 40a904 <_Bfree+0x10>
  40a8f6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40a8f8:	684a      	ldr	r2, [r1, #4]
  40a8fa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40a8fe:	6008      	str	r0, [r1, #0]
  40a900:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40a904:	4770      	bx	lr
  40a906:	bf00      	nop

0040a908 <__multadd>:
  40a908:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a90a:	690c      	ldr	r4, [r1, #16]
  40a90c:	b083      	sub	sp, #12
  40a90e:	460d      	mov	r5, r1
  40a910:	4606      	mov	r6, r0
  40a912:	f101 0e14 	add.w	lr, r1, #20
  40a916:	2700      	movs	r7, #0
  40a918:	f8de 0000 	ldr.w	r0, [lr]
  40a91c:	b281      	uxth	r1, r0
  40a91e:	fb02 3301 	mla	r3, r2, r1, r3
  40a922:	0c01      	lsrs	r1, r0, #16
  40a924:	0c18      	lsrs	r0, r3, #16
  40a926:	fb02 0101 	mla	r1, r2, r1, r0
  40a92a:	b29b      	uxth	r3, r3
  40a92c:	3701      	adds	r7, #1
  40a92e:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40a932:	42bc      	cmp	r4, r7
  40a934:	f84e 3b04 	str.w	r3, [lr], #4
  40a938:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40a93c:	dcec      	bgt.n	40a918 <__multadd+0x10>
  40a93e:	b13b      	cbz	r3, 40a950 <__multadd+0x48>
  40a940:	68aa      	ldr	r2, [r5, #8]
  40a942:	4294      	cmp	r4, r2
  40a944:	da07      	bge.n	40a956 <__multadd+0x4e>
  40a946:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40a94a:	3401      	adds	r4, #1
  40a94c:	6153      	str	r3, [r2, #20]
  40a94e:	612c      	str	r4, [r5, #16]
  40a950:	4628      	mov	r0, r5
  40a952:	b003      	add	sp, #12
  40a954:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a956:	6869      	ldr	r1, [r5, #4]
  40a958:	9301      	str	r3, [sp, #4]
  40a95a:	3101      	adds	r1, #1
  40a95c:	4630      	mov	r0, r6
  40a95e:	f7ff ffa3 	bl	40a8a8 <_Balloc>
  40a962:	692a      	ldr	r2, [r5, #16]
  40a964:	3202      	adds	r2, #2
  40a966:	f105 010c 	add.w	r1, r5, #12
  40a96a:	4607      	mov	r7, r0
  40a96c:	0092      	lsls	r2, r2, #2
  40a96e:	300c      	adds	r0, #12
  40a970:	f7fc fc4a 	bl	407208 <memcpy>
  40a974:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40a976:	6869      	ldr	r1, [r5, #4]
  40a978:	9b01      	ldr	r3, [sp, #4]
  40a97a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40a97e:	6028      	str	r0, [r5, #0]
  40a980:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40a984:	463d      	mov	r5, r7
  40a986:	e7de      	b.n	40a946 <__multadd+0x3e>

0040a988 <__hi0bits>:
  40a988:	0c02      	lsrs	r2, r0, #16
  40a98a:	0412      	lsls	r2, r2, #16
  40a98c:	4603      	mov	r3, r0
  40a98e:	b9b2      	cbnz	r2, 40a9be <__hi0bits+0x36>
  40a990:	0403      	lsls	r3, r0, #16
  40a992:	2010      	movs	r0, #16
  40a994:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40a998:	bf04      	itt	eq
  40a99a:	021b      	lsleq	r3, r3, #8
  40a99c:	3008      	addeq	r0, #8
  40a99e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40a9a2:	bf04      	itt	eq
  40a9a4:	011b      	lsleq	r3, r3, #4
  40a9a6:	3004      	addeq	r0, #4
  40a9a8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40a9ac:	bf04      	itt	eq
  40a9ae:	009b      	lsleq	r3, r3, #2
  40a9b0:	3002      	addeq	r0, #2
  40a9b2:	2b00      	cmp	r3, #0
  40a9b4:	db02      	blt.n	40a9bc <__hi0bits+0x34>
  40a9b6:	005b      	lsls	r3, r3, #1
  40a9b8:	d403      	bmi.n	40a9c2 <__hi0bits+0x3a>
  40a9ba:	2020      	movs	r0, #32
  40a9bc:	4770      	bx	lr
  40a9be:	2000      	movs	r0, #0
  40a9c0:	e7e8      	b.n	40a994 <__hi0bits+0xc>
  40a9c2:	3001      	adds	r0, #1
  40a9c4:	4770      	bx	lr
  40a9c6:	bf00      	nop

0040a9c8 <__lo0bits>:
  40a9c8:	6803      	ldr	r3, [r0, #0]
  40a9ca:	f013 0207 	ands.w	r2, r3, #7
  40a9ce:	4601      	mov	r1, r0
  40a9d0:	d007      	beq.n	40a9e2 <__lo0bits+0x1a>
  40a9d2:	07da      	lsls	r2, r3, #31
  40a9d4:	d421      	bmi.n	40aa1a <__lo0bits+0x52>
  40a9d6:	0798      	lsls	r0, r3, #30
  40a9d8:	d421      	bmi.n	40aa1e <__lo0bits+0x56>
  40a9da:	089b      	lsrs	r3, r3, #2
  40a9dc:	600b      	str	r3, [r1, #0]
  40a9de:	2002      	movs	r0, #2
  40a9e0:	4770      	bx	lr
  40a9e2:	b298      	uxth	r0, r3
  40a9e4:	b198      	cbz	r0, 40aa0e <__lo0bits+0x46>
  40a9e6:	4610      	mov	r0, r2
  40a9e8:	f013 0fff 	tst.w	r3, #255	; 0xff
  40a9ec:	bf04      	itt	eq
  40a9ee:	0a1b      	lsreq	r3, r3, #8
  40a9f0:	3008      	addeq	r0, #8
  40a9f2:	071a      	lsls	r2, r3, #28
  40a9f4:	bf04      	itt	eq
  40a9f6:	091b      	lsreq	r3, r3, #4
  40a9f8:	3004      	addeq	r0, #4
  40a9fa:	079a      	lsls	r2, r3, #30
  40a9fc:	bf04      	itt	eq
  40a9fe:	089b      	lsreq	r3, r3, #2
  40aa00:	3002      	addeq	r0, #2
  40aa02:	07da      	lsls	r2, r3, #31
  40aa04:	d407      	bmi.n	40aa16 <__lo0bits+0x4e>
  40aa06:	085b      	lsrs	r3, r3, #1
  40aa08:	d104      	bne.n	40aa14 <__lo0bits+0x4c>
  40aa0a:	2020      	movs	r0, #32
  40aa0c:	4770      	bx	lr
  40aa0e:	0c1b      	lsrs	r3, r3, #16
  40aa10:	2010      	movs	r0, #16
  40aa12:	e7e9      	b.n	40a9e8 <__lo0bits+0x20>
  40aa14:	3001      	adds	r0, #1
  40aa16:	600b      	str	r3, [r1, #0]
  40aa18:	4770      	bx	lr
  40aa1a:	2000      	movs	r0, #0
  40aa1c:	4770      	bx	lr
  40aa1e:	085b      	lsrs	r3, r3, #1
  40aa20:	600b      	str	r3, [r1, #0]
  40aa22:	2001      	movs	r0, #1
  40aa24:	4770      	bx	lr
  40aa26:	bf00      	nop

0040aa28 <__i2b>:
  40aa28:	b510      	push	{r4, lr}
  40aa2a:	460c      	mov	r4, r1
  40aa2c:	2101      	movs	r1, #1
  40aa2e:	f7ff ff3b 	bl	40a8a8 <_Balloc>
  40aa32:	2201      	movs	r2, #1
  40aa34:	6144      	str	r4, [r0, #20]
  40aa36:	6102      	str	r2, [r0, #16]
  40aa38:	bd10      	pop	{r4, pc}
  40aa3a:	bf00      	nop

0040aa3c <__multiply>:
  40aa3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40aa40:	690c      	ldr	r4, [r1, #16]
  40aa42:	6915      	ldr	r5, [r2, #16]
  40aa44:	42ac      	cmp	r4, r5
  40aa46:	b083      	sub	sp, #12
  40aa48:	468b      	mov	fp, r1
  40aa4a:	4616      	mov	r6, r2
  40aa4c:	da04      	bge.n	40aa58 <__multiply+0x1c>
  40aa4e:	4622      	mov	r2, r4
  40aa50:	46b3      	mov	fp, r6
  40aa52:	462c      	mov	r4, r5
  40aa54:	460e      	mov	r6, r1
  40aa56:	4615      	mov	r5, r2
  40aa58:	f8db 3008 	ldr.w	r3, [fp, #8]
  40aa5c:	f8db 1004 	ldr.w	r1, [fp, #4]
  40aa60:	eb04 0805 	add.w	r8, r4, r5
  40aa64:	4598      	cmp	r8, r3
  40aa66:	bfc8      	it	gt
  40aa68:	3101      	addgt	r1, #1
  40aa6a:	f7ff ff1d 	bl	40a8a8 <_Balloc>
  40aa6e:	f100 0914 	add.w	r9, r0, #20
  40aa72:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40aa76:	45d1      	cmp	r9, sl
  40aa78:	9000      	str	r0, [sp, #0]
  40aa7a:	d205      	bcs.n	40aa88 <__multiply+0x4c>
  40aa7c:	464b      	mov	r3, r9
  40aa7e:	2100      	movs	r1, #0
  40aa80:	f843 1b04 	str.w	r1, [r3], #4
  40aa84:	459a      	cmp	sl, r3
  40aa86:	d8fb      	bhi.n	40aa80 <__multiply+0x44>
  40aa88:	f106 0c14 	add.w	ip, r6, #20
  40aa8c:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40aa90:	f10b 0b14 	add.w	fp, fp, #20
  40aa94:	459c      	cmp	ip, r3
  40aa96:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40aa9a:	d24c      	bcs.n	40ab36 <__multiply+0xfa>
  40aa9c:	f8cd a004 	str.w	sl, [sp, #4]
  40aaa0:	469a      	mov	sl, r3
  40aaa2:	f8dc 5000 	ldr.w	r5, [ip]
  40aaa6:	b2af      	uxth	r7, r5
  40aaa8:	b1ef      	cbz	r7, 40aae6 <__multiply+0xaa>
  40aaaa:	2100      	movs	r1, #0
  40aaac:	464d      	mov	r5, r9
  40aaae:	465e      	mov	r6, fp
  40aab0:	460c      	mov	r4, r1
  40aab2:	f856 2b04 	ldr.w	r2, [r6], #4
  40aab6:	6828      	ldr	r0, [r5, #0]
  40aab8:	b293      	uxth	r3, r2
  40aaba:	b281      	uxth	r1, r0
  40aabc:	fb07 1303 	mla	r3, r7, r3, r1
  40aac0:	0c12      	lsrs	r2, r2, #16
  40aac2:	0c01      	lsrs	r1, r0, #16
  40aac4:	4423      	add	r3, r4
  40aac6:	fb07 1102 	mla	r1, r7, r2, r1
  40aaca:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40aace:	b29b      	uxth	r3, r3
  40aad0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40aad4:	45b6      	cmp	lr, r6
  40aad6:	f845 3b04 	str.w	r3, [r5], #4
  40aada:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40aade:	d8e8      	bhi.n	40aab2 <__multiply+0x76>
  40aae0:	602c      	str	r4, [r5, #0]
  40aae2:	f8dc 5000 	ldr.w	r5, [ip]
  40aae6:	0c2d      	lsrs	r5, r5, #16
  40aae8:	d01d      	beq.n	40ab26 <__multiply+0xea>
  40aaea:	f8d9 3000 	ldr.w	r3, [r9]
  40aaee:	4648      	mov	r0, r9
  40aaf0:	461c      	mov	r4, r3
  40aaf2:	4659      	mov	r1, fp
  40aaf4:	2200      	movs	r2, #0
  40aaf6:	880e      	ldrh	r6, [r1, #0]
  40aaf8:	0c24      	lsrs	r4, r4, #16
  40aafa:	fb05 4406 	mla	r4, r5, r6, r4
  40aafe:	4422      	add	r2, r4
  40ab00:	b29b      	uxth	r3, r3
  40ab02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40ab06:	f840 3b04 	str.w	r3, [r0], #4
  40ab0a:	f851 3b04 	ldr.w	r3, [r1], #4
  40ab0e:	6804      	ldr	r4, [r0, #0]
  40ab10:	0c1b      	lsrs	r3, r3, #16
  40ab12:	b2a6      	uxth	r6, r4
  40ab14:	fb05 6303 	mla	r3, r5, r3, r6
  40ab18:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40ab1c:	458e      	cmp	lr, r1
  40ab1e:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40ab22:	d8e8      	bhi.n	40aaf6 <__multiply+0xba>
  40ab24:	6003      	str	r3, [r0, #0]
  40ab26:	f10c 0c04 	add.w	ip, ip, #4
  40ab2a:	45e2      	cmp	sl, ip
  40ab2c:	f109 0904 	add.w	r9, r9, #4
  40ab30:	d8b7      	bhi.n	40aaa2 <__multiply+0x66>
  40ab32:	f8dd a004 	ldr.w	sl, [sp, #4]
  40ab36:	f1b8 0f00 	cmp.w	r8, #0
  40ab3a:	dd0b      	ble.n	40ab54 <__multiply+0x118>
  40ab3c:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40ab40:	f1aa 0a04 	sub.w	sl, sl, #4
  40ab44:	b11b      	cbz	r3, 40ab4e <__multiply+0x112>
  40ab46:	e005      	b.n	40ab54 <__multiply+0x118>
  40ab48:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40ab4c:	b913      	cbnz	r3, 40ab54 <__multiply+0x118>
  40ab4e:	f1b8 0801 	subs.w	r8, r8, #1
  40ab52:	d1f9      	bne.n	40ab48 <__multiply+0x10c>
  40ab54:	9800      	ldr	r0, [sp, #0]
  40ab56:	f8c0 8010 	str.w	r8, [r0, #16]
  40ab5a:	b003      	add	sp, #12
  40ab5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040ab60 <__pow5mult>:
  40ab60:	f012 0303 	ands.w	r3, r2, #3
  40ab64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ab68:	4614      	mov	r4, r2
  40ab6a:	4607      	mov	r7, r0
  40ab6c:	d12e      	bne.n	40abcc <__pow5mult+0x6c>
  40ab6e:	460d      	mov	r5, r1
  40ab70:	10a4      	asrs	r4, r4, #2
  40ab72:	d01c      	beq.n	40abae <__pow5mult+0x4e>
  40ab74:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40ab76:	b396      	cbz	r6, 40abde <__pow5mult+0x7e>
  40ab78:	07e3      	lsls	r3, r4, #31
  40ab7a:	f04f 0800 	mov.w	r8, #0
  40ab7e:	d406      	bmi.n	40ab8e <__pow5mult+0x2e>
  40ab80:	1064      	asrs	r4, r4, #1
  40ab82:	d014      	beq.n	40abae <__pow5mult+0x4e>
  40ab84:	6830      	ldr	r0, [r6, #0]
  40ab86:	b1a8      	cbz	r0, 40abb4 <__pow5mult+0x54>
  40ab88:	4606      	mov	r6, r0
  40ab8a:	07e3      	lsls	r3, r4, #31
  40ab8c:	d5f8      	bpl.n	40ab80 <__pow5mult+0x20>
  40ab8e:	4632      	mov	r2, r6
  40ab90:	4629      	mov	r1, r5
  40ab92:	4638      	mov	r0, r7
  40ab94:	f7ff ff52 	bl	40aa3c <__multiply>
  40ab98:	b1b5      	cbz	r5, 40abc8 <__pow5mult+0x68>
  40ab9a:	686a      	ldr	r2, [r5, #4]
  40ab9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ab9e:	1064      	asrs	r4, r4, #1
  40aba0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40aba4:	6029      	str	r1, [r5, #0]
  40aba6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40abaa:	4605      	mov	r5, r0
  40abac:	d1ea      	bne.n	40ab84 <__pow5mult+0x24>
  40abae:	4628      	mov	r0, r5
  40abb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40abb4:	4632      	mov	r2, r6
  40abb6:	4631      	mov	r1, r6
  40abb8:	4638      	mov	r0, r7
  40abba:	f7ff ff3f 	bl	40aa3c <__multiply>
  40abbe:	6030      	str	r0, [r6, #0]
  40abc0:	f8c0 8000 	str.w	r8, [r0]
  40abc4:	4606      	mov	r6, r0
  40abc6:	e7e0      	b.n	40ab8a <__pow5mult+0x2a>
  40abc8:	4605      	mov	r5, r0
  40abca:	e7d9      	b.n	40ab80 <__pow5mult+0x20>
  40abcc:	1e5a      	subs	r2, r3, #1
  40abce:	4d0b      	ldr	r5, [pc, #44]	; (40abfc <__pow5mult+0x9c>)
  40abd0:	2300      	movs	r3, #0
  40abd2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40abd6:	f7ff fe97 	bl	40a908 <__multadd>
  40abda:	4605      	mov	r5, r0
  40abdc:	e7c8      	b.n	40ab70 <__pow5mult+0x10>
  40abde:	2101      	movs	r1, #1
  40abe0:	4638      	mov	r0, r7
  40abe2:	f7ff fe61 	bl	40a8a8 <_Balloc>
  40abe6:	f240 2171 	movw	r1, #625	; 0x271
  40abea:	2201      	movs	r2, #1
  40abec:	2300      	movs	r3, #0
  40abee:	6141      	str	r1, [r0, #20]
  40abf0:	6102      	str	r2, [r0, #16]
  40abf2:	4606      	mov	r6, r0
  40abf4:	64b8      	str	r0, [r7, #72]	; 0x48
  40abf6:	6003      	str	r3, [r0, #0]
  40abf8:	e7be      	b.n	40ab78 <__pow5mult+0x18>
  40abfa:	bf00      	nop
  40abfc:	0040c588 	.word	0x0040c588

0040ac00 <__lshift>:
  40ac00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40ac04:	4691      	mov	r9, r2
  40ac06:	690a      	ldr	r2, [r1, #16]
  40ac08:	688b      	ldr	r3, [r1, #8]
  40ac0a:	ea4f 1469 	mov.w	r4, r9, asr #5
  40ac0e:	eb04 0802 	add.w	r8, r4, r2
  40ac12:	f108 0501 	add.w	r5, r8, #1
  40ac16:	429d      	cmp	r5, r3
  40ac18:	460e      	mov	r6, r1
  40ac1a:	4607      	mov	r7, r0
  40ac1c:	6849      	ldr	r1, [r1, #4]
  40ac1e:	dd04      	ble.n	40ac2a <__lshift+0x2a>
  40ac20:	005b      	lsls	r3, r3, #1
  40ac22:	429d      	cmp	r5, r3
  40ac24:	f101 0101 	add.w	r1, r1, #1
  40ac28:	dcfa      	bgt.n	40ac20 <__lshift+0x20>
  40ac2a:	4638      	mov	r0, r7
  40ac2c:	f7ff fe3c 	bl	40a8a8 <_Balloc>
  40ac30:	2c00      	cmp	r4, #0
  40ac32:	f100 0314 	add.w	r3, r0, #20
  40ac36:	dd06      	ble.n	40ac46 <__lshift+0x46>
  40ac38:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40ac3c:	2100      	movs	r1, #0
  40ac3e:	f843 1b04 	str.w	r1, [r3], #4
  40ac42:	429a      	cmp	r2, r3
  40ac44:	d1fb      	bne.n	40ac3e <__lshift+0x3e>
  40ac46:	6934      	ldr	r4, [r6, #16]
  40ac48:	f106 0114 	add.w	r1, r6, #20
  40ac4c:	f019 091f 	ands.w	r9, r9, #31
  40ac50:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40ac54:	d01d      	beq.n	40ac92 <__lshift+0x92>
  40ac56:	f1c9 0c20 	rsb	ip, r9, #32
  40ac5a:	2200      	movs	r2, #0
  40ac5c:	680c      	ldr	r4, [r1, #0]
  40ac5e:	fa04 f409 	lsl.w	r4, r4, r9
  40ac62:	4314      	orrs	r4, r2
  40ac64:	f843 4b04 	str.w	r4, [r3], #4
  40ac68:	f851 2b04 	ldr.w	r2, [r1], #4
  40ac6c:	458e      	cmp	lr, r1
  40ac6e:	fa22 f20c 	lsr.w	r2, r2, ip
  40ac72:	d8f3      	bhi.n	40ac5c <__lshift+0x5c>
  40ac74:	601a      	str	r2, [r3, #0]
  40ac76:	b10a      	cbz	r2, 40ac7c <__lshift+0x7c>
  40ac78:	f108 0502 	add.w	r5, r8, #2
  40ac7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ac7e:	6872      	ldr	r2, [r6, #4]
  40ac80:	3d01      	subs	r5, #1
  40ac82:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ac86:	6105      	str	r5, [r0, #16]
  40ac88:	6031      	str	r1, [r6, #0]
  40ac8a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40ac8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40ac92:	3b04      	subs	r3, #4
  40ac94:	f851 2b04 	ldr.w	r2, [r1], #4
  40ac98:	f843 2f04 	str.w	r2, [r3, #4]!
  40ac9c:	458e      	cmp	lr, r1
  40ac9e:	d8f9      	bhi.n	40ac94 <__lshift+0x94>
  40aca0:	e7ec      	b.n	40ac7c <__lshift+0x7c>
  40aca2:	bf00      	nop

0040aca4 <__mcmp>:
  40aca4:	b430      	push	{r4, r5}
  40aca6:	690b      	ldr	r3, [r1, #16]
  40aca8:	4605      	mov	r5, r0
  40acaa:	6900      	ldr	r0, [r0, #16]
  40acac:	1ac0      	subs	r0, r0, r3
  40acae:	d10f      	bne.n	40acd0 <__mcmp+0x2c>
  40acb0:	009b      	lsls	r3, r3, #2
  40acb2:	3514      	adds	r5, #20
  40acb4:	3114      	adds	r1, #20
  40acb6:	4419      	add	r1, r3
  40acb8:	442b      	add	r3, r5
  40acba:	e001      	b.n	40acc0 <__mcmp+0x1c>
  40acbc:	429d      	cmp	r5, r3
  40acbe:	d207      	bcs.n	40acd0 <__mcmp+0x2c>
  40acc0:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40acc4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40acc8:	4294      	cmp	r4, r2
  40acca:	d0f7      	beq.n	40acbc <__mcmp+0x18>
  40accc:	d302      	bcc.n	40acd4 <__mcmp+0x30>
  40acce:	2001      	movs	r0, #1
  40acd0:	bc30      	pop	{r4, r5}
  40acd2:	4770      	bx	lr
  40acd4:	f04f 30ff 	mov.w	r0, #4294967295
  40acd8:	e7fa      	b.n	40acd0 <__mcmp+0x2c>
  40acda:	bf00      	nop

0040acdc <__mdiff>:
  40acdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ace0:	690f      	ldr	r7, [r1, #16]
  40ace2:	460e      	mov	r6, r1
  40ace4:	6911      	ldr	r1, [r2, #16]
  40ace6:	1a7f      	subs	r7, r7, r1
  40ace8:	2f00      	cmp	r7, #0
  40acea:	4690      	mov	r8, r2
  40acec:	d117      	bne.n	40ad1e <__mdiff+0x42>
  40acee:	0089      	lsls	r1, r1, #2
  40acf0:	f106 0514 	add.w	r5, r6, #20
  40acf4:	f102 0e14 	add.w	lr, r2, #20
  40acf8:	186b      	adds	r3, r5, r1
  40acfa:	4471      	add	r1, lr
  40acfc:	e001      	b.n	40ad02 <__mdiff+0x26>
  40acfe:	429d      	cmp	r5, r3
  40ad00:	d25c      	bcs.n	40adbc <__mdiff+0xe0>
  40ad02:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40ad06:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40ad0a:	42a2      	cmp	r2, r4
  40ad0c:	d0f7      	beq.n	40acfe <__mdiff+0x22>
  40ad0e:	d25e      	bcs.n	40adce <__mdiff+0xf2>
  40ad10:	4633      	mov	r3, r6
  40ad12:	462c      	mov	r4, r5
  40ad14:	4646      	mov	r6, r8
  40ad16:	4675      	mov	r5, lr
  40ad18:	4698      	mov	r8, r3
  40ad1a:	2701      	movs	r7, #1
  40ad1c:	e005      	b.n	40ad2a <__mdiff+0x4e>
  40ad1e:	db58      	blt.n	40add2 <__mdiff+0xf6>
  40ad20:	f106 0514 	add.w	r5, r6, #20
  40ad24:	f108 0414 	add.w	r4, r8, #20
  40ad28:	2700      	movs	r7, #0
  40ad2a:	6871      	ldr	r1, [r6, #4]
  40ad2c:	f7ff fdbc 	bl	40a8a8 <_Balloc>
  40ad30:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40ad34:	6936      	ldr	r6, [r6, #16]
  40ad36:	60c7      	str	r7, [r0, #12]
  40ad38:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40ad3c:	46a6      	mov	lr, r4
  40ad3e:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40ad42:	f100 0414 	add.w	r4, r0, #20
  40ad46:	2300      	movs	r3, #0
  40ad48:	f85e 1b04 	ldr.w	r1, [lr], #4
  40ad4c:	f855 8b04 	ldr.w	r8, [r5], #4
  40ad50:	b28a      	uxth	r2, r1
  40ad52:	fa13 f388 	uxtah	r3, r3, r8
  40ad56:	0c09      	lsrs	r1, r1, #16
  40ad58:	1a9a      	subs	r2, r3, r2
  40ad5a:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40ad5e:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40ad62:	b292      	uxth	r2, r2
  40ad64:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40ad68:	45f4      	cmp	ip, lr
  40ad6a:	f844 2b04 	str.w	r2, [r4], #4
  40ad6e:	ea4f 4323 	mov.w	r3, r3, asr #16
  40ad72:	d8e9      	bhi.n	40ad48 <__mdiff+0x6c>
  40ad74:	42af      	cmp	r7, r5
  40ad76:	d917      	bls.n	40ada8 <__mdiff+0xcc>
  40ad78:	46a4      	mov	ip, r4
  40ad7a:	46ae      	mov	lr, r5
  40ad7c:	f85e 2b04 	ldr.w	r2, [lr], #4
  40ad80:	fa13 f382 	uxtah	r3, r3, r2
  40ad84:	1419      	asrs	r1, r3, #16
  40ad86:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40ad8a:	b29b      	uxth	r3, r3
  40ad8c:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40ad90:	4577      	cmp	r7, lr
  40ad92:	f84c 2b04 	str.w	r2, [ip], #4
  40ad96:	ea4f 4321 	mov.w	r3, r1, asr #16
  40ad9a:	d8ef      	bhi.n	40ad7c <__mdiff+0xa0>
  40ad9c:	43ed      	mvns	r5, r5
  40ad9e:	442f      	add	r7, r5
  40ada0:	f027 0703 	bic.w	r7, r7, #3
  40ada4:	3704      	adds	r7, #4
  40ada6:	443c      	add	r4, r7
  40ada8:	3c04      	subs	r4, #4
  40adaa:	b922      	cbnz	r2, 40adb6 <__mdiff+0xda>
  40adac:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40adb0:	3e01      	subs	r6, #1
  40adb2:	2b00      	cmp	r3, #0
  40adb4:	d0fa      	beq.n	40adac <__mdiff+0xd0>
  40adb6:	6106      	str	r6, [r0, #16]
  40adb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40adbc:	2100      	movs	r1, #0
  40adbe:	f7ff fd73 	bl	40a8a8 <_Balloc>
  40adc2:	2201      	movs	r2, #1
  40adc4:	2300      	movs	r3, #0
  40adc6:	6102      	str	r2, [r0, #16]
  40adc8:	6143      	str	r3, [r0, #20]
  40adca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40adce:	4674      	mov	r4, lr
  40add0:	e7ab      	b.n	40ad2a <__mdiff+0x4e>
  40add2:	4633      	mov	r3, r6
  40add4:	f106 0414 	add.w	r4, r6, #20
  40add8:	f102 0514 	add.w	r5, r2, #20
  40addc:	4616      	mov	r6, r2
  40adde:	2701      	movs	r7, #1
  40ade0:	4698      	mov	r8, r3
  40ade2:	e7a2      	b.n	40ad2a <__mdiff+0x4e>

0040ade4 <__d2b>:
  40ade4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ade8:	b082      	sub	sp, #8
  40adea:	2101      	movs	r1, #1
  40adec:	461c      	mov	r4, r3
  40adee:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40adf2:	4615      	mov	r5, r2
  40adf4:	9e08      	ldr	r6, [sp, #32]
  40adf6:	f7ff fd57 	bl	40a8a8 <_Balloc>
  40adfa:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40adfe:	4680      	mov	r8, r0
  40ae00:	b10f      	cbz	r7, 40ae06 <__d2b+0x22>
  40ae02:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40ae06:	9401      	str	r4, [sp, #4]
  40ae08:	b31d      	cbz	r5, 40ae52 <__d2b+0x6e>
  40ae0a:	a802      	add	r0, sp, #8
  40ae0c:	f840 5d08 	str.w	r5, [r0, #-8]!
  40ae10:	f7ff fdda 	bl	40a9c8 <__lo0bits>
  40ae14:	2800      	cmp	r0, #0
  40ae16:	d134      	bne.n	40ae82 <__d2b+0x9e>
  40ae18:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40ae1c:	f8c8 2014 	str.w	r2, [r8, #20]
  40ae20:	2b00      	cmp	r3, #0
  40ae22:	bf0c      	ite	eq
  40ae24:	2101      	moveq	r1, #1
  40ae26:	2102      	movne	r1, #2
  40ae28:	f8c8 3018 	str.w	r3, [r8, #24]
  40ae2c:	f8c8 1010 	str.w	r1, [r8, #16]
  40ae30:	b9df      	cbnz	r7, 40ae6a <__d2b+0x86>
  40ae32:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40ae36:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40ae3a:	6030      	str	r0, [r6, #0]
  40ae3c:	6918      	ldr	r0, [r3, #16]
  40ae3e:	f7ff fda3 	bl	40a988 <__hi0bits>
  40ae42:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40ae44:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40ae48:	6018      	str	r0, [r3, #0]
  40ae4a:	4640      	mov	r0, r8
  40ae4c:	b002      	add	sp, #8
  40ae4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ae52:	a801      	add	r0, sp, #4
  40ae54:	f7ff fdb8 	bl	40a9c8 <__lo0bits>
  40ae58:	9b01      	ldr	r3, [sp, #4]
  40ae5a:	f8c8 3014 	str.w	r3, [r8, #20]
  40ae5e:	2101      	movs	r1, #1
  40ae60:	3020      	adds	r0, #32
  40ae62:	f8c8 1010 	str.w	r1, [r8, #16]
  40ae66:	2f00      	cmp	r7, #0
  40ae68:	d0e3      	beq.n	40ae32 <__d2b+0x4e>
  40ae6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40ae6c:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40ae70:	4407      	add	r7, r0
  40ae72:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40ae76:	6037      	str	r7, [r6, #0]
  40ae78:	6018      	str	r0, [r3, #0]
  40ae7a:	4640      	mov	r0, r8
  40ae7c:	b002      	add	sp, #8
  40ae7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ae82:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40ae86:	f1c0 0220 	rsb	r2, r0, #32
  40ae8a:	fa03 f202 	lsl.w	r2, r3, r2
  40ae8e:	430a      	orrs	r2, r1
  40ae90:	40c3      	lsrs	r3, r0
  40ae92:	9301      	str	r3, [sp, #4]
  40ae94:	f8c8 2014 	str.w	r2, [r8, #20]
  40ae98:	e7c2      	b.n	40ae20 <__d2b+0x3c>
  40ae9a:	bf00      	nop

0040ae9c <_realloc_r>:
  40ae9c:	2900      	cmp	r1, #0
  40ae9e:	f000 8095 	beq.w	40afcc <_realloc_r+0x130>
  40aea2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40aea6:	460d      	mov	r5, r1
  40aea8:	4616      	mov	r6, r2
  40aeaa:	b083      	sub	sp, #12
  40aeac:	4680      	mov	r8, r0
  40aeae:	f106 070b 	add.w	r7, r6, #11
  40aeb2:	f7fc fa91 	bl	4073d8 <__malloc_lock>
  40aeb6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40aeba:	2f16      	cmp	r7, #22
  40aebc:	f02e 0403 	bic.w	r4, lr, #3
  40aec0:	f1a5 0908 	sub.w	r9, r5, #8
  40aec4:	d83c      	bhi.n	40af40 <_realloc_r+0xa4>
  40aec6:	2210      	movs	r2, #16
  40aec8:	4617      	mov	r7, r2
  40aeca:	42be      	cmp	r6, r7
  40aecc:	d83d      	bhi.n	40af4a <_realloc_r+0xae>
  40aece:	4294      	cmp	r4, r2
  40aed0:	da43      	bge.n	40af5a <_realloc_r+0xbe>
  40aed2:	4bc4      	ldr	r3, [pc, #784]	; (40b1e4 <_realloc_r+0x348>)
  40aed4:	6899      	ldr	r1, [r3, #8]
  40aed6:	eb09 0004 	add.w	r0, r9, r4
  40aeda:	4288      	cmp	r0, r1
  40aedc:	f000 80b4 	beq.w	40b048 <_realloc_r+0x1ac>
  40aee0:	6843      	ldr	r3, [r0, #4]
  40aee2:	f023 0101 	bic.w	r1, r3, #1
  40aee6:	4401      	add	r1, r0
  40aee8:	6849      	ldr	r1, [r1, #4]
  40aeea:	07c9      	lsls	r1, r1, #31
  40aeec:	d54c      	bpl.n	40af88 <_realloc_r+0xec>
  40aeee:	f01e 0f01 	tst.w	lr, #1
  40aef2:	f000 809b 	beq.w	40b02c <_realloc_r+0x190>
  40aef6:	4631      	mov	r1, r6
  40aef8:	4640      	mov	r0, r8
  40aefa:	f7fb fed5 	bl	406ca8 <_malloc_r>
  40aefe:	4606      	mov	r6, r0
  40af00:	2800      	cmp	r0, #0
  40af02:	d03a      	beq.n	40af7a <_realloc_r+0xde>
  40af04:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40af08:	f023 0301 	bic.w	r3, r3, #1
  40af0c:	444b      	add	r3, r9
  40af0e:	f1a0 0208 	sub.w	r2, r0, #8
  40af12:	429a      	cmp	r2, r3
  40af14:	f000 8121 	beq.w	40b15a <_realloc_r+0x2be>
  40af18:	1f22      	subs	r2, r4, #4
  40af1a:	2a24      	cmp	r2, #36	; 0x24
  40af1c:	f200 8107 	bhi.w	40b12e <_realloc_r+0x292>
  40af20:	2a13      	cmp	r2, #19
  40af22:	f200 80db 	bhi.w	40b0dc <_realloc_r+0x240>
  40af26:	4603      	mov	r3, r0
  40af28:	462a      	mov	r2, r5
  40af2a:	6811      	ldr	r1, [r2, #0]
  40af2c:	6019      	str	r1, [r3, #0]
  40af2e:	6851      	ldr	r1, [r2, #4]
  40af30:	6059      	str	r1, [r3, #4]
  40af32:	6892      	ldr	r2, [r2, #8]
  40af34:	609a      	str	r2, [r3, #8]
  40af36:	4629      	mov	r1, r5
  40af38:	4640      	mov	r0, r8
  40af3a:	f7ff f8e9 	bl	40a110 <_free_r>
  40af3e:	e01c      	b.n	40af7a <_realloc_r+0xde>
  40af40:	f027 0707 	bic.w	r7, r7, #7
  40af44:	2f00      	cmp	r7, #0
  40af46:	463a      	mov	r2, r7
  40af48:	dabf      	bge.n	40aeca <_realloc_r+0x2e>
  40af4a:	2600      	movs	r6, #0
  40af4c:	230c      	movs	r3, #12
  40af4e:	4630      	mov	r0, r6
  40af50:	f8c8 3000 	str.w	r3, [r8]
  40af54:	b003      	add	sp, #12
  40af56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40af5a:	462e      	mov	r6, r5
  40af5c:	1be3      	subs	r3, r4, r7
  40af5e:	2b0f      	cmp	r3, #15
  40af60:	d81e      	bhi.n	40afa0 <_realloc_r+0x104>
  40af62:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40af66:	f003 0301 	and.w	r3, r3, #1
  40af6a:	4323      	orrs	r3, r4
  40af6c:	444c      	add	r4, r9
  40af6e:	f8c9 3004 	str.w	r3, [r9, #4]
  40af72:	6863      	ldr	r3, [r4, #4]
  40af74:	f043 0301 	orr.w	r3, r3, #1
  40af78:	6063      	str	r3, [r4, #4]
  40af7a:	4640      	mov	r0, r8
  40af7c:	f7fc fa32 	bl	4073e4 <__malloc_unlock>
  40af80:	4630      	mov	r0, r6
  40af82:	b003      	add	sp, #12
  40af84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40af88:	f023 0303 	bic.w	r3, r3, #3
  40af8c:	18e1      	adds	r1, r4, r3
  40af8e:	4291      	cmp	r1, r2
  40af90:	db1f      	blt.n	40afd2 <_realloc_r+0x136>
  40af92:	68c3      	ldr	r3, [r0, #12]
  40af94:	6882      	ldr	r2, [r0, #8]
  40af96:	462e      	mov	r6, r5
  40af98:	60d3      	str	r3, [r2, #12]
  40af9a:	460c      	mov	r4, r1
  40af9c:	609a      	str	r2, [r3, #8]
  40af9e:	e7dd      	b.n	40af5c <_realloc_r+0xc0>
  40afa0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40afa4:	eb09 0107 	add.w	r1, r9, r7
  40afa8:	f002 0201 	and.w	r2, r2, #1
  40afac:	444c      	add	r4, r9
  40afae:	f043 0301 	orr.w	r3, r3, #1
  40afb2:	4317      	orrs	r7, r2
  40afb4:	f8c9 7004 	str.w	r7, [r9, #4]
  40afb8:	604b      	str	r3, [r1, #4]
  40afba:	6863      	ldr	r3, [r4, #4]
  40afbc:	f043 0301 	orr.w	r3, r3, #1
  40afc0:	3108      	adds	r1, #8
  40afc2:	6063      	str	r3, [r4, #4]
  40afc4:	4640      	mov	r0, r8
  40afc6:	f7ff f8a3 	bl	40a110 <_free_r>
  40afca:	e7d6      	b.n	40af7a <_realloc_r+0xde>
  40afcc:	4611      	mov	r1, r2
  40afce:	f7fb be6b 	b.w	406ca8 <_malloc_r>
  40afd2:	f01e 0f01 	tst.w	lr, #1
  40afd6:	d18e      	bne.n	40aef6 <_realloc_r+0x5a>
  40afd8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40afdc:	eba9 0a01 	sub.w	sl, r9, r1
  40afe0:	f8da 1004 	ldr.w	r1, [sl, #4]
  40afe4:	f021 0103 	bic.w	r1, r1, #3
  40afe8:	440b      	add	r3, r1
  40afea:	4423      	add	r3, r4
  40afec:	4293      	cmp	r3, r2
  40afee:	db25      	blt.n	40b03c <_realloc_r+0x1a0>
  40aff0:	68c2      	ldr	r2, [r0, #12]
  40aff2:	6881      	ldr	r1, [r0, #8]
  40aff4:	4656      	mov	r6, sl
  40aff6:	60ca      	str	r2, [r1, #12]
  40aff8:	6091      	str	r1, [r2, #8]
  40affa:	f8da 100c 	ldr.w	r1, [sl, #12]
  40affe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40b002:	1f22      	subs	r2, r4, #4
  40b004:	2a24      	cmp	r2, #36	; 0x24
  40b006:	60c1      	str	r1, [r0, #12]
  40b008:	6088      	str	r0, [r1, #8]
  40b00a:	f200 8094 	bhi.w	40b136 <_realloc_r+0x29a>
  40b00e:	2a13      	cmp	r2, #19
  40b010:	d96f      	bls.n	40b0f2 <_realloc_r+0x256>
  40b012:	6829      	ldr	r1, [r5, #0]
  40b014:	f8ca 1008 	str.w	r1, [sl, #8]
  40b018:	6869      	ldr	r1, [r5, #4]
  40b01a:	f8ca 100c 	str.w	r1, [sl, #12]
  40b01e:	2a1b      	cmp	r2, #27
  40b020:	f200 80a2 	bhi.w	40b168 <_realloc_r+0x2cc>
  40b024:	3508      	adds	r5, #8
  40b026:	f10a 0210 	add.w	r2, sl, #16
  40b02a:	e063      	b.n	40b0f4 <_realloc_r+0x258>
  40b02c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40b030:	eba9 0a03 	sub.w	sl, r9, r3
  40b034:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b038:	f021 0103 	bic.w	r1, r1, #3
  40b03c:	1863      	adds	r3, r4, r1
  40b03e:	4293      	cmp	r3, r2
  40b040:	f6ff af59 	blt.w	40aef6 <_realloc_r+0x5a>
  40b044:	4656      	mov	r6, sl
  40b046:	e7d8      	b.n	40affa <_realloc_r+0x15e>
  40b048:	6841      	ldr	r1, [r0, #4]
  40b04a:	f021 0b03 	bic.w	fp, r1, #3
  40b04e:	44a3      	add	fp, r4
  40b050:	f107 0010 	add.w	r0, r7, #16
  40b054:	4583      	cmp	fp, r0
  40b056:	da56      	bge.n	40b106 <_realloc_r+0x26a>
  40b058:	f01e 0f01 	tst.w	lr, #1
  40b05c:	f47f af4b 	bne.w	40aef6 <_realloc_r+0x5a>
  40b060:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40b064:	eba9 0a01 	sub.w	sl, r9, r1
  40b068:	f8da 1004 	ldr.w	r1, [sl, #4]
  40b06c:	f021 0103 	bic.w	r1, r1, #3
  40b070:	448b      	add	fp, r1
  40b072:	4558      	cmp	r0, fp
  40b074:	dce2      	bgt.n	40b03c <_realloc_r+0x1a0>
  40b076:	4656      	mov	r6, sl
  40b078:	f8da 100c 	ldr.w	r1, [sl, #12]
  40b07c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40b080:	1f22      	subs	r2, r4, #4
  40b082:	2a24      	cmp	r2, #36	; 0x24
  40b084:	60c1      	str	r1, [r0, #12]
  40b086:	6088      	str	r0, [r1, #8]
  40b088:	f200 808f 	bhi.w	40b1aa <_realloc_r+0x30e>
  40b08c:	2a13      	cmp	r2, #19
  40b08e:	f240 808a 	bls.w	40b1a6 <_realloc_r+0x30a>
  40b092:	6829      	ldr	r1, [r5, #0]
  40b094:	f8ca 1008 	str.w	r1, [sl, #8]
  40b098:	6869      	ldr	r1, [r5, #4]
  40b09a:	f8ca 100c 	str.w	r1, [sl, #12]
  40b09e:	2a1b      	cmp	r2, #27
  40b0a0:	f200 808a 	bhi.w	40b1b8 <_realloc_r+0x31c>
  40b0a4:	3508      	adds	r5, #8
  40b0a6:	f10a 0210 	add.w	r2, sl, #16
  40b0aa:	6829      	ldr	r1, [r5, #0]
  40b0ac:	6011      	str	r1, [r2, #0]
  40b0ae:	6869      	ldr	r1, [r5, #4]
  40b0b0:	6051      	str	r1, [r2, #4]
  40b0b2:	68a9      	ldr	r1, [r5, #8]
  40b0b4:	6091      	str	r1, [r2, #8]
  40b0b6:	eb0a 0107 	add.w	r1, sl, r7
  40b0ba:	ebab 0207 	sub.w	r2, fp, r7
  40b0be:	f042 0201 	orr.w	r2, r2, #1
  40b0c2:	6099      	str	r1, [r3, #8]
  40b0c4:	604a      	str	r2, [r1, #4]
  40b0c6:	f8da 3004 	ldr.w	r3, [sl, #4]
  40b0ca:	f003 0301 	and.w	r3, r3, #1
  40b0ce:	431f      	orrs	r7, r3
  40b0d0:	4640      	mov	r0, r8
  40b0d2:	f8ca 7004 	str.w	r7, [sl, #4]
  40b0d6:	f7fc f985 	bl	4073e4 <__malloc_unlock>
  40b0da:	e751      	b.n	40af80 <_realloc_r+0xe4>
  40b0dc:	682b      	ldr	r3, [r5, #0]
  40b0de:	6003      	str	r3, [r0, #0]
  40b0e0:	686b      	ldr	r3, [r5, #4]
  40b0e2:	6043      	str	r3, [r0, #4]
  40b0e4:	2a1b      	cmp	r2, #27
  40b0e6:	d82d      	bhi.n	40b144 <_realloc_r+0x2a8>
  40b0e8:	f100 0308 	add.w	r3, r0, #8
  40b0ec:	f105 0208 	add.w	r2, r5, #8
  40b0f0:	e71b      	b.n	40af2a <_realloc_r+0x8e>
  40b0f2:	4632      	mov	r2, r6
  40b0f4:	6829      	ldr	r1, [r5, #0]
  40b0f6:	6011      	str	r1, [r2, #0]
  40b0f8:	6869      	ldr	r1, [r5, #4]
  40b0fa:	6051      	str	r1, [r2, #4]
  40b0fc:	68a9      	ldr	r1, [r5, #8]
  40b0fe:	6091      	str	r1, [r2, #8]
  40b100:	461c      	mov	r4, r3
  40b102:	46d1      	mov	r9, sl
  40b104:	e72a      	b.n	40af5c <_realloc_r+0xc0>
  40b106:	eb09 0107 	add.w	r1, r9, r7
  40b10a:	ebab 0b07 	sub.w	fp, fp, r7
  40b10e:	f04b 0201 	orr.w	r2, fp, #1
  40b112:	6099      	str	r1, [r3, #8]
  40b114:	604a      	str	r2, [r1, #4]
  40b116:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40b11a:	f003 0301 	and.w	r3, r3, #1
  40b11e:	431f      	orrs	r7, r3
  40b120:	4640      	mov	r0, r8
  40b122:	f845 7c04 	str.w	r7, [r5, #-4]
  40b126:	f7fc f95d 	bl	4073e4 <__malloc_unlock>
  40b12a:	462e      	mov	r6, r5
  40b12c:	e728      	b.n	40af80 <_realloc_r+0xe4>
  40b12e:	4629      	mov	r1, r5
  40b130:	f7ff fb56 	bl	40a7e0 <memmove>
  40b134:	e6ff      	b.n	40af36 <_realloc_r+0x9a>
  40b136:	4629      	mov	r1, r5
  40b138:	4630      	mov	r0, r6
  40b13a:	461c      	mov	r4, r3
  40b13c:	46d1      	mov	r9, sl
  40b13e:	f7ff fb4f 	bl	40a7e0 <memmove>
  40b142:	e70b      	b.n	40af5c <_realloc_r+0xc0>
  40b144:	68ab      	ldr	r3, [r5, #8]
  40b146:	6083      	str	r3, [r0, #8]
  40b148:	68eb      	ldr	r3, [r5, #12]
  40b14a:	60c3      	str	r3, [r0, #12]
  40b14c:	2a24      	cmp	r2, #36	; 0x24
  40b14e:	d017      	beq.n	40b180 <_realloc_r+0x2e4>
  40b150:	f100 0310 	add.w	r3, r0, #16
  40b154:	f105 0210 	add.w	r2, r5, #16
  40b158:	e6e7      	b.n	40af2a <_realloc_r+0x8e>
  40b15a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40b15e:	f023 0303 	bic.w	r3, r3, #3
  40b162:	441c      	add	r4, r3
  40b164:	462e      	mov	r6, r5
  40b166:	e6f9      	b.n	40af5c <_realloc_r+0xc0>
  40b168:	68a9      	ldr	r1, [r5, #8]
  40b16a:	f8ca 1010 	str.w	r1, [sl, #16]
  40b16e:	68e9      	ldr	r1, [r5, #12]
  40b170:	f8ca 1014 	str.w	r1, [sl, #20]
  40b174:	2a24      	cmp	r2, #36	; 0x24
  40b176:	d00c      	beq.n	40b192 <_realloc_r+0x2f6>
  40b178:	3510      	adds	r5, #16
  40b17a:	f10a 0218 	add.w	r2, sl, #24
  40b17e:	e7b9      	b.n	40b0f4 <_realloc_r+0x258>
  40b180:	692b      	ldr	r3, [r5, #16]
  40b182:	6103      	str	r3, [r0, #16]
  40b184:	696b      	ldr	r3, [r5, #20]
  40b186:	6143      	str	r3, [r0, #20]
  40b188:	f105 0218 	add.w	r2, r5, #24
  40b18c:	f100 0318 	add.w	r3, r0, #24
  40b190:	e6cb      	b.n	40af2a <_realloc_r+0x8e>
  40b192:	692a      	ldr	r2, [r5, #16]
  40b194:	f8ca 2018 	str.w	r2, [sl, #24]
  40b198:	696a      	ldr	r2, [r5, #20]
  40b19a:	f8ca 201c 	str.w	r2, [sl, #28]
  40b19e:	3518      	adds	r5, #24
  40b1a0:	f10a 0220 	add.w	r2, sl, #32
  40b1a4:	e7a6      	b.n	40b0f4 <_realloc_r+0x258>
  40b1a6:	4632      	mov	r2, r6
  40b1a8:	e77f      	b.n	40b0aa <_realloc_r+0x20e>
  40b1aa:	4629      	mov	r1, r5
  40b1ac:	4630      	mov	r0, r6
  40b1ae:	9301      	str	r3, [sp, #4]
  40b1b0:	f7ff fb16 	bl	40a7e0 <memmove>
  40b1b4:	9b01      	ldr	r3, [sp, #4]
  40b1b6:	e77e      	b.n	40b0b6 <_realloc_r+0x21a>
  40b1b8:	68a9      	ldr	r1, [r5, #8]
  40b1ba:	f8ca 1010 	str.w	r1, [sl, #16]
  40b1be:	68e9      	ldr	r1, [r5, #12]
  40b1c0:	f8ca 1014 	str.w	r1, [sl, #20]
  40b1c4:	2a24      	cmp	r2, #36	; 0x24
  40b1c6:	d003      	beq.n	40b1d0 <_realloc_r+0x334>
  40b1c8:	3510      	adds	r5, #16
  40b1ca:	f10a 0218 	add.w	r2, sl, #24
  40b1ce:	e76c      	b.n	40b0aa <_realloc_r+0x20e>
  40b1d0:	692a      	ldr	r2, [r5, #16]
  40b1d2:	f8ca 2018 	str.w	r2, [sl, #24]
  40b1d6:	696a      	ldr	r2, [r5, #20]
  40b1d8:	f8ca 201c 	str.w	r2, [sl, #28]
  40b1dc:	3518      	adds	r5, #24
  40b1de:	f10a 0220 	add.w	r2, sl, #32
  40b1e2:	e762      	b.n	40b0aa <_realloc_r+0x20e>
  40b1e4:	20400458 	.word	0x20400458

0040b1e8 <__sread>:
  40b1e8:	b510      	push	{r4, lr}
  40b1ea:	460c      	mov	r4, r1
  40b1ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b1f0:	f000 fa88 	bl	40b704 <_read_r>
  40b1f4:	2800      	cmp	r0, #0
  40b1f6:	db03      	blt.n	40b200 <__sread+0x18>
  40b1f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40b1fa:	4403      	add	r3, r0
  40b1fc:	6523      	str	r3, [r4, #80]	; 0x50
  40b1fe:	bd10      	pop	{r4, pc}
  40b200:	89a3      	ldrh	r3, [r4, #12]
  40b202:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40b206:	81a3      	strh	r3, [r4, #12]
  40b208:	bd10      	pop	{r4, pc}
  40b20a:	bf00      	nop

0040b20c <__swrite>:
  40b20c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b210:	4616      	mov	r6, r2
  40b212:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40b216:	461f      	mov	r7, r3
  40b218:	05d3      	lsls	r3, r2, #23
  40b21a:	460c      	mov	r4, r1
  40b21c:	4605      	mov	r5, r0
  40b21e:	d507      	bpl.n	40b230 <__swrite+0x24>
  40b220:	2200      	movs	r2, #0
  40b222:	2302      	movs	r3, #2
  40b224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b228:	f000 fa40 	bl	40b6ac <_lseek_r>
  40b22c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40b230:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40b234:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40b238:	81a2      	strh	r2, [r4, #12]
  40b23a:	463b      	mov	r3, r7
  40b23c:	4632      	mov	r2, r6
  40b23e:	4628      	mov	r0, r5
  40b240:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40b244:	f000 b85e 	b.w	40b304 <_write_r>

0040b248 <__sseek>:
  40b248:	b510      	push	{r4, lr}
  40b24a:	460c      	mov	r4, r1
  40b24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b250:	f000 fa2c 	bl	40b6ac <_lseek_r>
  40b254:	89a3      	ldrh	r3, [r4, #12]
  40b256:	1c42      	adds	r2, r0, #1
  40b258:	bf0e      	itee	eq
  40b25a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40b25e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40b262:	6520      	strne	r0, [r4, #80]	; 0x50
  40b264:	81a3      	strh	r3, [r4, #12]
  40b266:	bd10      	pop	{r4, pc}

0040b268 <__sclose>:
  40b268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40b26c:	f000 b8f2 	b.w	40b454 <_close_r>

0040b270 <__sprint_r.part.0>:
  40b270:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b274:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40b276:	049c      	lsls	r4, r3, #18
  40b278:	4693      	mov	fp, r2
  40b27a:	d52f      	bpl.n	40b2dc <__sprint_r.part.0+0x6c>
  40b27c:	6893      	ldr	r3, [r2, #8]
  40b27e:	6812      	ldr	r2, [r2, #0]
  40b280:	b353      	cbz	r3, 40b2d8 <__sprint_r.part.0+0x68>
  40b282:	460e      	mov	r6, r1
  40b284:	4607      	mov	r7, r0
  40b286:	f102 0908 	add.w	r9, r2, #8
  40b28a:	e919 0420 	ldmdb	r9, {r5, sl}
  40b28e:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40b292:	d017      	beq.n	40b2c4 <__sprint_r.part.0+0x54>
  40b294:	3d04      	subs	r5, #4
  40b296:	2400      	movs	r4, #0
  40b298:	e001      	b.n	40b29e <__sprint_r.part.0+0x2e>
  40b29a:	45a0      	cmp	r8, r4
  40b29c:	d010      	beq.n	40b2c0 <__sprint_r.part.0+0x50>
  40b29e:	4632      	mov	r2, r6
  40b2a0:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40b2a4:	4638      	mov	r0, r7
  40b2a6:	f000 f999 	bl	40b5dc <_fputwc_r>
  40b2aa:	1c43      	adds	r3, r0, #1
  40b2ac:	f104 0401 	add.w	r4, r4, #1
  40b2b0:	d1f3      	bne.n	40b29a <__sprint_r.part.0+0x2a>
  40b2b2:	2300      	movs	r3, #0
  40b2b4:	f8cb 3008 	str.w	r3, [fp, #8]
  40b2b8:	f8cb 3004 	str.w	r3, [fp, #4]
  40b2bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b2c0:	f8db 3008 	ldr.w	r3, [fp, #8]
  40b2c4:	f02a 0a03 	bic.w	sl, sl, #3
  40b2c8:	eba3 030a 	sub.w	r3, r3, sl
  40b2cc:	f8cb 3008 	str.w	r3, [fp, #8]
  40b2d0:	f109 0908 	add.w	r9, r9, #8
  40b2d4:	2b00      	cmp	r3, #0
  40b2d6:	d1d8      	bne.n	40b28a <__sprint_r.part.0+0x1a>
  40b2d8:	2000      	movs	r0, #0
  40b2da:	e7ea      	b.n	40b2b2 <__sprint_r.part.0+0x42>
  40b2dc:	f7fe fffe 	bl	40a2dc <__sfvwrite_r>
  40b2e0:	2300      	movs	r3, #0
  40b2e2:	f8cb 3008 	str.w	r3, [fp, #8]
  40b2e6:	f8cb 3004 	str.w	r3, [fp, #4]
  40b2ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b2ee:	bf00      	nop

0040b2f0 <__sprint_r>:
  40b2f0:	6893      	ldr	r3, [r2, #8]
  40b2f2:	b10b      	cbz	r3, 40b2f8 <__sprint_r+0x8>
  40b2f4:	f7ff bfbc 	b.w	40b270 <__sprint_r.part.0>
  40b2f8:	b410      	push	{r4}
  40b2fa:	4618      	mov	r0, r3
  40b2fc:	6053      	str	r3, [r2, #4]
  40b2fe:	bc10      	pop	{r4}
  40b300:	4770      	bx	lr
  40b302:	bf00      	nop

0040b304 <_write_r>:
  40b304:	b570      	push	{r4, r5, r6, lr}
  40b306:	460d      	mov	r5, r1
  40b308:	4c08      	ldr	r4, [pc, #32]	; (40b32c <_write_r+0x28>)
  40b30a:	4611      	mov	r1, r2
  40b30c:	4606      	mov	r6, r0
  40b30e:	461a      	mov	r2, r3
  40b310:	4628      	mov	r0, r5
  40b312:	2300      	movs	r3, #0
  40b314:	6023      	str	r3, [r4, #0]
  40b316:	f7f6 fa21 	bl	40175c <_write>
  40b31a:	1c43      	adds	r3, r0, #1
  40b31c:	d000      	beq.n	40b320 <_write_r+0x1c>
  40b31e:	bd70      	pop	{r4, r5, r6, pc}
  40b320:	6823      	ldr	r3, [r4, #0]
  40b322:	2b00      	cmp	r3, #0
  40b324:	d0fb      	beq.n	40b31e <_write_r+0x1a>
  40b326:	6033      	str	r3, [r6, #0]
  40b328:	bd70      	pop	{r4, r5, r6, pc}
  40b32a:	bf00      	nop
  40b32c:	20400e5c 	.word	0x20400e5c

0040b330 <__register_exitproc>:
  40b330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40b334:	4d2c      	ldr	r5, [pc, #176]	; (40b3e8 <__register_exitproc+0xb8>)
  40b336:	4606      	mov	r6, r0
  40b338:	6828      	ldr	r0, [r5, #0]
  40b33a:	4698      	mov	r8, r3
  40b33c:	460f      	mov	r7, r1
  40b33e:	4691      	mov	r9, r2
  40b340:	f7ff f980 	bl	40a644 <__retarget_lock_acquire_recursive>
  40b344:	4b29      	ldr	r3, [pc, #164]	; (40b3ec <__register_exitproc+0xbc>)
  40b346:	681c      	ldr	r4, [r3, #0]
  40b348:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40b34c:	2b00      	cmp	r3, #0
  40b34e:	d03e      	beq.n	40b3ce <__register_exitproc+0x9e>
  40b350:	685a      	ldr	r2, [r3, #4]
  40b352:	2a1f      	cmp	r2, #31
  40b354:	dc1c      	bgt.n	40b390 <__register_exitproc+0x60>
  40b356:	f102 0e01 	add.w	lr, r2, #1
  40b35a:	b176      	cbz	r6, 40b37a <__register_exitproc+0x4a>
  40b35c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40b360:	2401      	movs	r4, #1
  40b362:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40b366:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40b36a:	4094      	lsls	r4, r2
  40b36c:	4320      	orrs	r0, r4
  40b36e:	2e02      	cmp	r6, #2
  40b370:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40b374:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40b378:	d023      	beq.n	40b3c2 <__register_exitproc+0x92>
  40b37a:	3202      	adds	r2, #2
  40b37c:	f8c3 e004 	str.w	lr, [r3, #4]
  40b380:	6828      	ldr	r0, [r5, #0]
  40b382:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40b386:	f7ff f95f 	bl	40a648 <__retarget_lock_release_recursive>
  40b38a:	2000      	movs	r0, #0
  40b38c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b390:	4b17      	ldr	r3, [pc, #92]	; (40b3f0 <__register_exitproc+0xc0>)
  40b392:	b30b      	cbz	r3, 40b3d8 <__register_exitproc+0xa8>
  40b394:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40b398:	f7fb fc76 	bl	406c88 <malloc>
  40b39c:	4603      	mov	r3, r0
  40b39e:	b1d8      	cbz	r0, 40b3d8 <__register_exitproc+0xa8>
  40b3a0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40b3a4:	6002      	str	r2, [r0, #0]
  40b3a6:	2100      	movs	r1, #0
  40b3a8:	6041      	str	r1, [r0, #4]
  40b3aa:	460a      	mov	r2, r1
  40b3ac:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40b3b0:	f04f 0e01 	mov.w	lr, #1
  40b3b4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40b3b8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40b3bc:	2e00      	cmp	r6, #0
  40b3be:	d0dc      	beq.n	40b37a <__register_exitproc+0x4a>
  40b3c0:	e7cc      	b.n	40b35c <__register_exitproc+0x2c>
  40b3c2:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40b3c6:	430c      	orrs	r4, r1
  40b3c8:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40b3cc:	e7d5      	b.n	40b37a <__register_exitproc+0x4a>
  40b3ce:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40b3d2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40b3d6:	e7bb      	b.n	40b350 <__register_exitproc+0x20>
  40b3d8:	6828      	ldr	r0, [r5, #0]
  40b3da:	f7ff f935 	bl	40a648 <__retarget_lock_release_recursive>
  40b3de:	f04f 30ff 	mov.w	r0, #4294967295
  40b3e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40b3e6:	bf00      	nop
  40b3e8:	20400868 	.word	0x20400868
  40b3ec:	0040c41c 	.word	0x0040c41c
  40b3f0:	00406c89 	.word	0x00406c89

0040b3f4 <_calloc_r>:
  40b3f4:	b510      	push	{r4, lr}
  40b3f6:	fb02 f101 	mul.w	r1, r2, r1
  40b3fa:	f7fb fc55 	bl	406ca8 <_malloc_r>
  40b3fe:	4604      	mov	r4, r0
  40b400:	b1d8      	cbz	r0, 40b43a <_calloc_r+0x46>
  40b402:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40b406:	f022 0203 	bic.w	r2, r2, #3
  40b40a:	3a04      	subs	r2, #4
  40b40c:	2a24      	cmp	r2, #36	; 0x24
  40b40e:	d818      	bhi.n	40b442 <_calloc_r+0x4e>
  40b410:	2a13      	cmp	r2, #19
  40b412:	d914      	bls.n	40b43e <_calloc_r+0x4a>
  40b414:	2300      	movs	r3, #0
  40b416:	2a1b      	cmp	r2, #27
  40b418:	6003      	str	r3, [r0, #0]
  40b41a:	6043      	str	r3, [r0, #4]
  40b41c:	d916      	bls.n	40b44c <_calloc_r+0x58>
  40b41e:	2a24      	cmp	r2, #36	; 0x24
  40b420:	6083      	str	r3, [r0, #8]
  40b422:	60c3      	str	r3, [r0, #12]
  40b424:	bf11      	iteee	ne
  40b426:	f100 0210 	addne.w	r2, r0, #16
  40b42a:	6103      	streq	r3, [r0, #16]
  40b42c:	6143      	streq	r3, [r0, #20]
  40b42e:	f100 0218 	addeq.w	r2, r0, #24
  40b432:	2300      	movs	r3, #0
  40b434:	6013      	str	r3, [r2, #0]
  40b436:	6053      	str	r3, [r2, #4]
  40b438:	6093      	str	r3, [r2, #8]
  40b43a:	4620      	mov	r0, r4
  40b43c:	bd10      	pop	{r4, pc}
  40b43e:	4602      	mov	r2, r0
  40b440:	e7f7      	b.n	40b432 <_calloc_r+0x3e>
  40b442:	2100      	movs	r1, #0
  40b444:	f7fb ff7a 	bl	40733c <memset>
  40b448:	4620      	mov	r0, r4
  40b44a:	bd10      	pop	{r4, pc}
  40b44c:	f100 0208 	add.w	r2, r0, #8
  40b450:	e7ef      	b.n	40b432 <_calloc_r+0x3e>
  40b452:	bf00      	nop

0040b454 <_close_r>:
  40b454:	b538      	push	{r3, r4, r5, lr}
  40b456:	4c07      	ldr	r4, [pc, #28]	; (40b474 <_close_r+0x20>)
  40b458:	2300      	movs	r3, #0
  40b45a:	4605      	mov	r5, r0
  40b45c:	4608      	mov	r0, r1
  40b45e:	6023      	str	r3, [r4, #0]
  40b460:	f7f6 fe96 	bl	402190 <_close>
  40b464:	1c43      	adds	r3, r0, #1
  40b466:	d000      	beq.n	40b46a <_close_r+0x16>
  40b468:	bd38      	pop	{r3, r4, r5, pc}
  40b46a:	6823      	ldr	r3, [r4, #0]
  40b46c:	2b00      	cmp	r3, #0
  40b46e:	d0fb      	beq.n	40b468 <_close_r+0x14>
  40b470:	602b      	str	r3, [r5, #0]
  40b472:	bd38      	pop	{r3, r4, r5, pc}
  40b474:	20400e5c 	.word	0x20400e5c

0040b478 <_fclose_r>:
  40b478:	b570      	push	{r4, r5, r6, lr}
  40b47a:	b159      	cbz	r1, 40b494 <_fclose_r+0x1c>
  40b47c:	4605      	mov	r5, r0
  40b47e:	460c      	mov	r4, r1
  40b480:	b110      	cbz	r0, 40b488 <_fclose_r+0x10>
  40b482:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b484:	2b00      	cmp	r3, #0
  40b486:	d03c      	beq.n	40b502 <_fclose_r+0x8a>
  40b488:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40b48a:	07d8      	lsls	r0, r3, #31
  40b48c:	d505      	bpl.n	40b49a <_fclose_r+0x22>
  40b48e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b492:	b92b      	cbnz	r3, 40b4a0 <_fclose_r+0x28>
  40b494:	2600      	movs	r6, #0
  40b496:	4630      	mov	r0, r6
  40b498:	bd70      	pop	{r4, r5, r6, pc}
  40b49a:	89a3      	ldrh	r3, [r4, #12]
  40b49c:	0599      	lsls	r1, r3, #22
  40b49e:	d53c      	bpl.n	40b51a <_fclose_r+0xa2>
  40b4a0:	4621      	mov	r1, r4
  40b4a2:	4628      	mov	r0, r5
  40b4a4:	f7fe fc9a 	bl	409ddc <__sflush_r>
  40b4a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40b4aa:	4606      	mov	r6, r0
  40b4ac:	b133      	cbz	r3, 40b4bc <_fclose_r+0x44>
  40b4ae:	69e1      	ldr	r1, [r4, #28]
  40b4b0:	4628      	mov	r0, r5
  40b4b2:	4798      	blx	r3
  40b4b4:	2800      	cmp	r0, #0
  40b4b6:	bfb8      	it	lt
  40b4b8:	f04f 36ff 	movlt.w	r6, #4294967295
  40b4bc:	89a3      	ldrh	r3, [r4, #12]
  40b4be:	061a      	lsls	r2, r3, #24
  40b4c0:	d422      	bmi.n	40b508 <_fclose_r+0x90>
  40b4c2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40b4c4:	b141      	cbz	r1, 40b4d8 <_fclose_r+0x60>
  40b4c6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40b4ca:	4299      	cmp	r1, r3
  40b4cc:	d002      	beq.n	40b4d4 <_fclose_r+0x5c>
  40b4ce:	4628      	mov	r0, r5
  40b4d0:	f7fe fe1e 	bl	40a110 <_free_r>
  40b4d4:	2300      	movs	r3, #0
  40b4d6:	6323      	str	r3, [r4, #48]	; 0x30
  40b4d8:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40b4da:	b121      	cbz	r1, 40b4e6 <_fclose_r+0x6e>
  40b4dc:	4628      	mov	r0, r5
  40b4de:	f7fe fe17 	bl	40a110 <_free_r>
  40b4e2:	2300      	movs	r3, #0
  40b4e4:	6463      	str	r3, [r4, #68]	; 0x44
  40b4e6:	f7fe fd9d 	bl	40a024 <__sfp_lock_acquire>
  40b4ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40b4ec:	2200      	movs	r2, #0
  40b4ee:	07db      	lsls	r3, r3, #31
  40b4f0:	81a2      	strh	r2, [r4, #12]
  40b4f2:	d50e      	bpl.n	40b512 <_fclose_r+0x9a>
  40b4f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b4f6:	f7ff f8a3 	bl	40a640 <__retarget_lock_close_recursive>
  40b4fa:	f7fe fd99 	bl	40a030 <__sfp_lock_release>
  40b4fe:	4630      	mov	r0, r6
  40b500:	bd70      	pop	{r4, r5, r6, pc}
  40b502:	f7fe fd63 	bl	409fcc <__sinit>
  40b506:	e7bf      	b.n	40b488 <_fclose_r+0x10>
  40b508:	6921      	ldr	r1, [r4, #16]
  40b50a:	4628      	mov	r0, r5
  40b50c:	f7fe fe00 	bl	40a110 <_free_r>
  40b510:	e7d7      	b.n	40b4c2 <_fclose_r+0x4a>
  40b512:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b514:	f7ff f898 	bl	40a648 <__retarget_lock_release_recursive>
  40b518:	e7ec      	b.n	40b4f4 <_fclose_r+0x7c>
  40b51a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b51c:	f7ff f892 	bl	40a644 <__retarget_lock_acquire_recursive>
  40b520:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b524:	2b00      	cmp	r3, #0
  40b526:	d1bb      	bne.n	40b4a0 <_fclose_r+0x28>
  40b528:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40b52a:	f016 0601 	ands.w	r6, r6, #1
  40b52e:	d1b1      	bne.n	40b494 <_fclose_r+0x1c>
  40b530:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b532:	f7ff f889 	bl	40a648 <__retarget_lock_release_recursive>
  40b536:	4630      	mov	r0, r6
  40b538:	bd70      	pop	{r4, r5, r6, pc}
  40b53a:	bf00      	nop

0040b53c <__fputwc>:
  40b53c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b540:	b082      	sub	sp, #8
  40b542:	4680      	mov	r8, r0
  40b544:	4689      	mov	r9, r1
  40b546:	4614      	mov	r4, r2
  40b548:	f000 f8a2 	bl	40b690 <__locale_mb_cur_max>
  40b54c:	2801      	cmp	r0, #1
  40b54e:	d036      	beq.n	40b5be <__fputwc+0x82>
  40b550:	464a      	mov	r2, r9
  40b552:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40b556:	a901      	add	r1, sp, #4
  40b558:	4640      	mov	r0, r8
  40b55a:	f000 f941 	bl	40b7e0 <_wcrtomb_r>
  40b55e:	1c42      	adds	r2, r0, #1
  40b560:	4606      	mov	r6, r0
  40b562:	d025      	beq.n	40b5b0 <__fputwc+0x74>
  40b564:	b3a8      	cbz	r0, 40b5d2 <__fputwc+0x96>
  40b566:	f89d e004 	ldrb.w	lr, [sp, #4]
  40b56a:	2500      	movs	r5, #0
  40b56c:	f10d 0a04 	add.w	sl, sp, #4
  40b570:	e009      	b.n	40b586 <__fputwc+0x4a>
  40b572:	6823      	ldr	r3, [r4, #0]
  40b574:	1c5a      	adds	r2, r3, #1
  40b576:	6022      	str	r2, [r4, #0]
  40b578:	f883 e000 	strb.w	lr, [r3]
  40b57c:	3501      	adds	r5, #1
  40b57e:	42b5      	cmp	r5, r6
  40b580:	d227      	bcs.n	40b5d2 <__fputwc+0x96>
  40b582:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40b586:	68a3      	ldr	r3, [r4, #8]
  40b588:	3b01      	subs	r3, #1
  40b58a:	2b00      	cmp	r3, #0
  40b58c:	60a3      	str	r3, [r4, #8]
  40b58e:	daf0      	bge.n	40b572 <__fputwc+0x36>
  40b590:	69a7      	ldr	r7, [r4, #24]
  40b592:	42bb      	cmp	r3, r7
  40b594:	4671      	mov	r1, lr
  40b596:	4622      	mov	r2, r4
  40b598:	4640      	mov	r0, r8
  40b59a:	db02      	blt.n	40b5a2 <__fputwc+0x66>
  40b59c:	f1be 0f0a 	cmp.w	lr, #10
  40b5a0:	d1e7      	bne.n	40b572 <__fputwc+0x36>
  40b5a2:	f000 f8c5 	bl	40b730 <__swbuf_r>
  40b5a6:	1c43      	adds	r3, r0, #1
  40b5a8:	d1e8      	bne.n	40b57c <__fputwc+0x40>
  40b5aa:	b002      	add	sp, #8
  40b5ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b5b0:	89a3      	ldrh	r3, [r4, #12]
  40b5b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b5b6:	81a3      	strh	r3, [r4, #12]
  40b5b8:	b002      	add	sp, #8
  40b5ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b5be:	f109 33ff 	add.w	r3, r9, #4294967295
  40b5c2:	2bfe      	cmp	r3, #254	; 0xfe
  40b5c4:	d8c4      	bhi.n	40b550 <__fputwc+0x14>
  40b5c6:	fa5f fe89 	uxtb.w	lr, r9
  40b5ca:	4606      	mov	r6, r0
  40b5cc:	f88d e004 	strb.w	lr, [sp, #4]
  40b5d0:	e7cb      	b.n	40b56a <__fputwc+0x2e>
  40b5d2:	4648      	mov	r0, r9
  40b5d4:	b002      	add	sp, #8
  40b5d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b5da:	bf00      	nop

0040b5dc <_fputwc_r>:
  40b5dc:	b530      	push	{r4, r5, lr}
  40b5de:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40b5e0:	f013 0f01 	tst.w	r3, #1
  40b5e4:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40b5e8:	4614      	mov	r4, r2
  40b5ea:	b083      	sub	sp, #12
  40b5ec:	4605      	mov	r5, r0
  40b5ee:	b29a      	uxth	r2, r3
  40b5f0:	d101      	bne.n	40b5f6 <_fputwc_r+0x1a>
  40b5f2:	0590      	lsls	r0, r2, #22
  40b5f4:	d51c      	bpl.n	40b630 <_fputwc_r+0x54>
  40b5f6:	0490      	lsls	r0, r2, #18
  40b5f8:	d406      	bmi.n	40b608 <_fputwc_r+0x2c>
  40b5fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40b5fc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40b600:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40b604:	81a3      	strh	r3, [r4, #12]
  40b606:	6662      	str	r2, [r4, #100]	; 0x64
  40b608:	4628      	mov	r0, r5
  40b60a:	4622      	mov	r2, r4
  40b60c:	f7ff ff96 	bl	40b53c <__fputwc>
  40b610:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40b612:	07da      	lsls	r2, r3, #31
  40b614:	4605      	mov	r5, r0
  40b616:	d402      	bmi.n	40b61e <_fputwc_r+0x42>
  40b618:	89a3      	ldrh	r3, [r4, #12]
  40b61a:	059b      	lsls	r3, r3, #22
  40b61c:	d502      	bpl.n	40b624 <_fputwc_r+0x48>
  40b61e:	4628      	mov	r0, r5
  40b620:	b003      	add	sp, #12
  40b622:	bd30      	pop	{r4, r5, pc}
  40b624:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b626:	f7ff f80f 	bl	40a648 <__retarget_lock_release_recursive>
  40b62a:	4628      	mov	r0, r5
  40b62c:	b003      	add	sp, #12
  40b62e:	bd30      	pop	{r4, r5, pc}
  40b630:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40b632:	9101      	str	r1, [sp, #4]
  40b634:	f7ff f806 	bl	40a644 <__retarget_lock_acquire_recursive>
  40b638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b63c:	9901      	ldr	r1, [sp, #4]
  40b63e:	b29a      	uxth	r2, r3
  40b640:	e7d9      	b.n	40b5f6 <_fputwc_r+0x1a>
  40b642:	bf00      	nop

0040b644 <_fstat_r>:
  40b644:	b538      	push	{r3, r4, r5, lr}
  40b646:	460b      	mov	r3, r1
  40b648:	4c07      	ldr	r4, [pc, #28]	; (40b668 <_fstat_r+0x24>)
  40b64a:	4605      	mov	r5, r0
  40b64c:	4611      	mov	r1, r2
  40b64e:	4618      	mov	r0, r3
  40b650:	2300      	movs	r3, #0
  40b652:	6023      	str	r3, [r4, #0]
  40b654:	f7f6 fd9f 	bl	402196 <_fstat>
  40b658:	1c43      	adds	r3, r0, #1
  40b65a:	d000      	beq.n	40b65e <_fstat_r+0x1a>
  40b65c:	bd38      	pop	{r3, r4, r5, pc}
  40b65e:	6823      	ldr	r3, [r4, #0]
  40b660:	2b00      	cmp	r3, #0
  40b662:	d0fb      	beq.n	40b65c <_fstat_r+0x18>
  40b664:	602b      	str	r3, [r5, #0]
  40b666:	bd38      	pop	{r3, r4, r5, pc}
  40b668:	20400e5c 	.word	0x20400e5c

0040b66c <_isatty_r>:
  40b66c:	b538      	push	{r3, r4, r5, lr}
  40b66e:	4c07      	ldr	r4, [pc, #28]	; (40b68c <_isatty_r+0x20>)
  40b670:	2300      	movs	r3, #0
  40b672:	4605      	mov	r5, r0
  40b674:	4608      	mov	r0, r1
  40b676:	6023      	str	r3, [r4, #0]
  40b678:	f7f6 fd92 	bl	4021a0 <_isatty>
  40b67c:	1c43      	adds	r3, r0, #1
  40b67e:	d000      	beq.n	40b682 <_isatty_r+0x16>
  40b680:	bd38      	pop	{r3, r4, r5, pc}
  40b682:	6823      	ldr	r3, [r4, #0]
  40b684:	2b00      	cmp	r3, #0
  40b686:	d0fb      	beq.n	40b680 <_isatty_r+0x14>
  40b688:	602b      	str	r3, [r5, #0]
  40b68a:	bd38      	pop	{r3, r4, r5, pc}
  40b68c:	20400e5c 	.word	0x20400e5c

0040b690 <__locale_mb_cur_max>:
  40b690:	4b04      	ldr	r3, [pc, #16]	; (40b6a4 <__locale_mb_cur_max+0x14>)
  40b692:	4a05      	ldr	r2, [pc, #20]	; (40b6a8 <__locale_mb_cur_max+0x18>)
  40b694:	681b      	ldr	r3, [r3, #0]
  40b696:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40b698:	2b00      	cmp	r3, #0
  40b69a:	bf08      	it	eq
  40b69c:	4613      	moveq	r3, r2
  40b69e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40b6a2:	4770      	bx	lr
  40b6a4:	20400028 	.word	0x20400028
  40b6a8:	2040086c 	.word	0x2040086c

0040b6ac <_lseek_r>:
  40b6ac:	b570      	push	{r4, r5, r6, lr}
  40b6ae:	460d      	mov	r5, r1
  40b6b0:	4c08      	ldr	r4, [pc, #32]	; (40b6d4 <_lseek_r+0x28>)
  40b6b2:	4611      	mov	r1, r2
  40b6b4:	4606      	mov	r6, r0
  40b6b6:	461a      	mov	r2, r3
  40b6b8:	4628      	mov	r0, r5
  40b6ba:	2300      	movs	r3, #0
  40b6bc:	6023      	str	r3, [r4, #0]
  40b6be:	f7f6 fd71 	bl	4021a4 <_lseek>
  40b6c2:	1c43      	adds	r3, r0, #1
  40b6c4:	d000      	beq.n	40b6c8 <_lseek_r+0x1c>
  40b6c6:	bd70      	pop	{r4, r5, r6, pc}
  40b6c8:	6823      	ldr	r3, [r4, #0]
  40b6ca:	2b00      	cmp	r3, #0
  40b6cc:	d0fb      	beq.n	40b6c6 <_lseek_r+0x1a>
  40b6ce:	6033      	str	r3, [r6, #0]
  40b6d0:	bd70      	pop	{r4, r5, r6, pc}
  40b6d2:	bf00      	nop
  40b6d4:	20400e5c 	.word	0x20400e5c

0040b6d8 <__ascii_mbtowc>:
  40b6d8:	b082      	sub	sp, #8
  40b6da:	b149      	cbz	r1, 40b6f0 <__ascii_mbtowc+0x18>
  40b6dc:	b15a      	cbz	r2, 40b6f6 <__ascii_mbtowc+0x1e>
  40b6de:	b16b      	cbz	r3, 40b6fc <__ascii_mbtowc+0x24>
  40b6e0:	7813      	ldrb	r3, [r2, #0]
  40b6e2:	600b      	str	r3, [r1, #0]
  40b6e4:	7812      	ldrb	r2, [r2, #0]
  40b6e6:	1c10      	adds	r0, r2, #0
  40b6e8:	bf18      	it	ne
  40b6ea:	2001      	movne	r0, #1
  40b6ec:	b002      	add	sp, #8
  40b6ee:	4770      	bx	lr
  40b6f0:	a901      	add	r1, sp, #4
  40b6f2:	2a00      	cmp	r2, #0
  40b6f4:	d1f3      	bne.n	40b6de <__ascii_mbtowc+0x6>
  40b6f6:	4610      	mov	r0, r2
  40b6f8:	b002      	add	sp, #8
  40b6fa:	4770      	bx	lr
  40b6fc:	f06f 0001 	mvn.w	r0, #1
  40b700:	e7f4      	b.n	40b6ec <__ascii_mbtowc+0x14>
  40b702:	bf00      	nop

0040b704 <_read_r>:
  40b704:	b570      	push	{r4, r5, r6, lr}
  40b706:	460d      	mov	r5, r1
  40b708:	4c08      	ldr	r4, [pc, #32]	; (40b72c <_read_r+0x28>)
  40b70a:	4611      	mov	r1, r2
  40b70c:	4606      	mov	r6, r0
  40b70e:	461a      	mov	r2, r3
  40b710:	4628      	mov	r0, r5
  40b712:	2300      	movs	r3, #0
  40b714:	6023      	str	r3, [r4, #0]
  40b716:	f7f6 f803 	bl	401720 <_read>
  40b71a:	1c43      	adds	r3, r0, #1
  40b71c:	d000      	beq.n	40b720 <_read_r+0x1c>
  40b71e:	bd70      	pop	{r4, r5, r6, pc}
  40b720:	6823      	ldr	r3, [r4, #0]
  40b722:	2b00      	cmp	r3, #0
  40b724:	d0fb      	beq.n	40b71e <_read_r+0x1a>
  40b726:	6033      	str	r3, [r6, #0]
  40b728:	bd70      	pop	{r4, r5, r6, pc}
  40b72a:	bf00      	nop
  40b72c:	20400e5c 	.word	0x20400e5c

0040b730 <__swbuf_r>:
  40b730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b732:	460d      	mov	r5, r1
  40b734:	4614      	mov	r4, r2
  40b736:	4606      	mov	r6, r0
  40b738:	b110      	cbz	r0, 40b740 <__swbuf_r+0x10>
  40b73a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b73c:	2b00      	cmp	r3, #0
  40b73e:	d04b      	beq.n	40b7d8 <__swbuf_r+0xa8>
  40b740:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40b744:	69a3      	ldr	r3, [r4, #24]
  40b746:	60a3      	str	r3, [r4, #8]
  40b748:	b291      	uxth	r1, r2
  40b74a:	0708      	lsls	r0, r1, #28
  40b74c:	d539      	bpl.n	40b7c2 <__swbuf_r+0x92>
  40b74e:	6923      	ldr	r3, [r4, #16]
  40b750:	2b00      	cmp	r3, #0
  40b752:	d036      	beq.n	40b7c2 <__swbuf_r+0x92>
  40b754:	b2ed      	uxtb	r5, r5
  40b756:	0489      	lsls	r1, r1, #18
  40b758:	462f      	mov	r7, r5
  40b75a:	d515      	bpl.n	40b788 <__swbuf_r+0x58>
  40b75c:	6822      	ldr	r2, [r4, #0]
  40b75e:	6961      	ldr	r1, [r4, #20]
  40b760:	1ad3      	subs	r3, r2, r3
  40b762:	428b      	cmp	r3, r1
  40b764:	da1c      	bge.n	40b7a0 <__swbuf_r+0x70>
  40b766:	3301      	adds	r3, #1
  40b768:	68a1      	ldr	r1, [r4, #8]
  40b76a:	1c50      	adds	r0, r2, #1
  40b76c:	3901      	subs	r1, #1
  40b76e:	60a1      	str	r1, [r4, #8]
  40b770:	6020      	str	r0, [r4, #0]
  40b772:	7015      	strb	r5, [r2, #0]
  40b774:	6962      	ldr	r2, [r4, #20]
  40b776:	429a      	cmp	r2, r3
  40b778:	d01a      	beq.n	40b7b0 <__swbuf_r+0x80>
  40b77a:	89a3      	ldrh	r3, [r4, #12]
  40b77c:	07db      	lsls	r3, r3, #31
  40b77e:	d501      	bpl.n	40b784 <__swbuf_r+0x54>
  40b780:	2d0a      	cmp	r5, #10
  40b782:	d015      	beq.n	40b7b0 <__swbuf_r+0x80>
  40b784:	4638      	mov	r0, r7
  40b786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40b788:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40b78a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40b78e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40b792:	81a2      	strh	r2, [r4, #12]
  40b794:	6822      	ldr	r2, [r4, #0]
  40b796:	6661      	str	r1, [r4, #100]	; 0x64
  40b798:	6961      	ldr	r1, [r4, #20]
  40b79a:	1ad3      	subs	r3, r2, r3
  40b79c:	428b      	cmp	r3, r1
  40b79e:	dbe2      	blt.n	40b766 <__swbuf_r+0x36>
  40b7a0:	4621      	mov	r1, r4
  40b7a2:	4630      	mov	r0, r6
  40b7a4:	f7fe fbba 	bl	409f1c <_fflush_r>
  40b7a8:	b940      	cbnz	r0, 40b7bc <__swbuf_r+0x8c>
  40b7aa:	6822      	ldr	r2, [r4, #0]
  40b7ac:	2301      	movs	r3, #1
  40b7ae:	e7db      	b.n	40b768 <__swbuf_r+0x38>
  40b7b0:	4621      	mov	r1, r4
  40b7b2:	4630      	mov	r0, r6
  40b7b4:	f7fe fbb2 	bl	409f1c <_fflush_r>
  40b7b8:	2800      	cmp	r0, #0
  40b7ba:	d0e3      	beq.n	40b784 <__swbuf_r+0x54>
  40b7bc:	f04f 37ff 	mov.w	r7, #4294967295
  40b7c0:	e7e0      	b.n	40b784 <__swbuf_r+0x54>
  40b7c2:	4621      	mov	r1, r4
  40b7c4:	4630      	mov	r0, r6
  40b7c6:	f7fd fad7 	bl	408d78 <__swsetup_r>
  40b7ca:	2800      	cmp	r0, #0
  40b7cc:	d1f6      	bne.n	40b7bc <__swbuf_r+0x8c>
  40b7ce:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40b7d2:	6923      	ldr	r3, [r4, #16]
  40b7d4:	b291      	uxth	r1, r2
  40b7d6:	e7bd      	b.n	40b754 <__swbuf_r+0x24>
  40b7d8:	f7fe fbf8 	bl	409fcc <__sinit>
  40b7dc:	e7b0      	b.n	40b740 <__swbuf_r+0x10>
  40b7de:	bf00      	nop

0040b7e0 <_wcrtomb_r>:
  40b7e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b7e2:	4606      	mov	r6, r0
  40b7e4:	b085      	sub	sp, #20
  40b7e6:	461f      	mov	r7, r3
  40b7e8:	b189      	cbz	r1, 40b80e <_wcrtomb_r+0x2e>
  40b7ea:	4c10      	ldr	r4, [pc, #64]	; (40b82c <_wcrtomb_r+0x4c>)
  40b7ec:	4d10      	ldr	r5, [pc, #64]	; (40b830 <_wcrtomb_r+0x50>)
  40b7ee:	6824      	ldr	r4, [r4, #0]
  40b7f0:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40b7f2:	2c00      	cmp	r4, #0
  40b7f4:	bf08      	it	eq
  40b7f6:	462c      	moveq	r4, r5
  40b7f8:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40b7fc:	47a0      	blx	r4
  40b7fe:	1c43      	adds	r3, r0, #1
  40b800:	d103      	bne.n	40b80a <_wcrtomb_r+0x2a>
  40b802:	2200      	movs	r2, #0
  40b804:	238a      	movs	r3, #138	; 0x8a
  40b806:	603a      	str	r2, [r7, #0]
  40b808:	6033      	str	r3, [r6, #0]
  40b80a:	b005      	add	sp, #20
  40b80c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b80e:	460c      	mov	r4, r1
  40b810:	4906      	ldr	r1, [pc, #24]	; (40b82c <_wcrtomb_r+0x4c>)
  40b812:	4a07      	ldr	r2, [pc, #28]	; (40b830 <_wcrtomb_r+0x50>)
  40b814:	6809      	ldr	r1, [r1, #0]
  40b816:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40b818:	2900      	cmp	r1, #0
  40b81a:	bf08      	it	eq
  40b81c:	4611      	moveq	r1, r2
  40b81e:	4622      	mov	r2, r4
  40b820:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40b824:	a901      	add	r1, sp, #4
  40b826:	47a0      	blx	r4
  40b828:	e7e9      	b.n	40b7fe <_wcrtomb_r+0x1e>
  40b82a:	bf00      	nop
  40b82c:	20400028 	.word	0x20400028
  40b830:	2040086c 	.word	0x2040086c

0040b834 <__ascii_wctomb>:
  40b834:	b121      	cbz	r1, 40b840 <__ascii_wctomb+0xc>
  40b836:	2aff      	cmp	r2, #255	; 0xff
  40b838:	d804      	bhi.n	40b844 <__ascii_wctomb+0x10>
  40b83a:	700a      	strb	r2, [r1, #0]
  40b83c:	2001      	movs	r0, #1
  40b83e:	4770      	bx	lr
  40b840:	4608      	mov	r0, r1
  40b842:	4770      	bx	lr
  40b844:	238a      	movs	r3, #138	; 0x8a
  40b846:	6003      	str	r3, [r0, #0]
  40b848:	f04f 30ff 	mov.w	r0, #4294967295
  40b84c:	4770      	bx	lr
  40b84e:	bf00      	nop

0040b850 <__aeabi_dcmpun>:
  40b850:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40b854:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b858:	d102      	bne.n	40b860 <__aeabi_dcmpun+0x10>
  40b85a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40b85e:	d10a      	bne.n	40b876 <__aeabi_dcmpun+0x26>
  40b860:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40b864:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40b868:	d102      	bne.n	40b870 <__aeabi_dcmpun+0x20>
  40b86a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40b86e:	d102      	bne.n	40b876 <__aeabi_dcmpun+0x26>
  40b870:	f04f 0000 	mov.w	r0, #0
  40b874:	4770      	bx	lr
  40b876:	f04f 0001 	mov.w	r0, #1
  40b87a:	4770      	bx	lr

0040b87c <__aeabi_d2iz>:
  40b87c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40b880:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40b884:	d215      	bcs.n	40b8b2 <__aeabi_d2iz+0x36>
  40b886:	d511      	bpl.n	40b8ac <__aeabi_d2iz+0x30>
  40b888:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40b88c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40b890:	d912      	bls.n	40b8b8 <__aeabi_d2iz+0x3c>
  40b892:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40b896:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40b89a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40b89e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40b8a2:	fa23 f002 	lsr.w	r0, r3, r2
  40b8a6:	bf18      	it	ne
  40b8a8:	4240      	negne	r0, r0
  40b8aa:	4770      	bx	lr
  40b8ac:	f04f 0000 	mov.w	r0, #0
  40b8b0:	4770      	bx	lr
  40b8b2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40b8b6:	d105      	bne.n	40b8c4 <__aeabi_d2iz+0x48>
  40b8b8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40b8bc:	bf08      	it	eq
  40b8be:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40b8c2:	4770      	bx	lr
  40b8c4:	f04f 0000 	mov.w	r0, #0
  40b8c8:	4770      	bx	lr
  40b8ca:	bf00      	nop

0040b8cc <__aeabi_uldivmod>:
  40b8cc:	b953      	cbnz	r3, 40b8e4 <__aeabi_uldivmod+0x18>
  40b8ce:	b94a      	cbnz	r2, 40b8e4 <__aeabi_uldivmod+0x18>
  40b8d0:	2900      	cmp	r1, #0
  40b8d2:	bf08      	it	eq
  40b8d4:	2800      	cmpeq	r0, #0
  40b8d6:	bf1c      	itt	ne
  40b8d8:	f04f 31ff 	movne.w	r1, #4294967295
  40b8dc:	f04f 30ff 	movne.w	r0, #4294967295
  40b8e0:	f000 b97a 	b.w	40bbd8 <__aeabi_idiv0>
  40b8e4:	f1ad 0c08 	sub.w	ip, sp, #8
  40b8e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40b8ec:	f000 f806 	bl	40b8fc <__udivmoddi4>
  40b8f0:	f8dd e004 	ldr.w	lr, [sp, #4]
  40b8f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40b8f8:	b004      	add	sp, #16
  40b8fa:	4770      	bx	lr

0040b8fc <__udivmoddi4>:
  40b8fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b900:	468c      	mov	ip, r1
  40b902:	460d      	mov	r5, r1
  40b904:	4604      	mov	r4, r0
  40b906:	9e08      	ldr	r6, [sp, #32]
  40b908:	2b00      	cmp	r3, #0
  40b90a:	d151      	bne.n	40b9b0 <__udivmoddi4+0xb4>
  40b90c:	428a      	cmp	r2, r1
  40b90e:	4617      	mov	r7, r2
  40b910:	d96d      	bls.n	40b9ee <__udivmoddi4+0xf2>
  40b912:	fab2 fe82 	clz	lr, r2
  40b916:	f1be 0f00 	cmp.w	lr, #0
  40b91a:	d00b      	beq.n	40b934 <__udivmoddi4+0x38>
  40b91c:	f1ce 0c20 	rsb	ip, lr, #32
  40b920:	fa01 f50e 	lsl.w	r5, r1, lr
  40b924:	fa20 fc0c 	lsr.w	ip, r0, ip
  40b928:	fa02 f70e 	lsl.w	r7, r2, lr
  40b92c:	ea4c 0c05 	orr.w	ip, ip, r5
  40b930:	fa00 f40e 	lsl.w	r4, r0, lr
  40b934:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40b938:	0c25      	lsrs	r5, r4, #16
  40b93a:	fbbc f8fa 	udiv	r8, ip, sl
  40b93e:	fa1f f987 	uxth.w	r9, r7
  40b942:	fb0a cc18 	mls	ip, sl, r8, ip
  40b946:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40b94a:	fb08 f309 	mul.w	r3, r8, r9
  40b94e:	42ab      	cmp	r3, r5
  40b950:	d90a      	bls.n	40b968 <__udivmoddi4+0x6c>
  40b952:	19ed      	adds	r5, r5, r7
  40b954:	f108 32ff 	add.w	r2, r8, #4294967295
  40b958:	f080 8123 	bcs.w	40bba2 <__udivmoddi4+0x2a6>
  40b95c:	42ab      	cmp	r3, r5
  40b95e:	f240 8120 	bls.w	40bba2 <__udivmoddi4+0x2a6>
  40b962:	f1a8 0802 	sub.w	r8, r8, #2
  40b966:	443d      	add	r5, r7
  40b968:	1aed      	subs	r5, r5, r3
  40b96a:	b2a4      	uxth	r4, r4
  40b96c:	fbb5 f0fa 	udiv	r0, r5, sl
  40b970:	fb0a 5510 	mls	r5, sl, r0, r5
  40b974:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40b978:	fb00 f909 	mul.w	r9, r0, r9
  40b97c:	45a1      	cmp	r9, r4
  40b97e:	d909      	bls.n	40b994 <__udivmoddi4+0x98>
  40b980:	19e4      	adds	r4, r4, r7
  40b982:	f100 33ff 	add.w	r3, r0, #4294967295
  40b986:	f080 810a 	bcs.w	40bb9e <__udivmoddi4+0x2a2>
  40b98a:	45a1      	cmp	r9, r4
  40b98c:	f240 8107 	bls.w	40bb9e <__udivmoddi4+0x2a2>
  40b990:	3802      	subs	r0, #2
  40b992:	443c      	add	r4, r7
  40b994:	eba4 0409 	sub.w	r4, r4, r9
  40b998:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40b99c:	2100      	movs	r1, #0
  40b99e:	2e00      	cmp	r6, #0
  40b9a0:	d061      	beq.n	40ba66 <__udivmoddi4+0x16a>
  40b9a2:	fa24 f40e 	lsr.w	r4, r4, lr
  40b9a6:	2300      	movs	r3, #0
  40b9a8:	6034      	str	r4, [r6, #0]
  40b9aa:	6073      	str	r3, [r6, #4]
  40b9ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b9b0:	428b      	cmp	r3, r1
  40b9b2:	d907      	bls.n	40b9c4 <__udivmoddi4+0xc8>
  40b9b4:	2e00      	cmp	r6, #0
  40b9b6:	d054      	beq.n	40ba62 <__udivmoddi4+0x166>
  40b9b8:	2100      	movs	r1, #0
  40b9ba:	e886 0021 	stmia.w	r6, {r0, r5}
  40b9be:	4608      	mov	r0, r1
  40b9c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b9c4:	fab3 f183 	clz	r1, r3
  40b9c8:	2900      	cmp	r1, #0
  40b9ca:	f040 808e 	bne.w	40baea <__udivmoddi4+0x1ee>
  40b9ce:	42ab      	cmp	r3, r5
  40b9d0:	d302      	bcc.n	40b9d8 <__udivmoddi4+0xdc>
  40b9d2:	4282      	cmp	r2, r0
  40b9d4:	f200 80fa 	bhi.w	40bbcc <__udivmoddi4+0x2d0>
  40b9d8:	1a84      	subs	r4, r0, r2
  40b9da:	eb65 0503 	sbc.w	r5, r5, r3
  40b9de:	2001      	movs	r0, #1
  40b9e0:	46ac      	mov	ip, r5
  40b9e2:	2e00      	cmp	r6, #0
  40b9e4:	d03f      	beq.n	40ba66 <__udivmoddi4+0x16a>
  40b9e6:	e886 1010 	stmia.w	r6, {r4, ip}
  40b9ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b9ee:	b912      	cbnz	r2, 40b9f6 <__udivmoddi4+0xfa>
  40b9f0:	2701      	movs	r7, #1
  40b9f2:	fbb7 f7f2 	udiv	r7, r7, r2
  40b9f6:	fab7 fe87 	clz	lr, r7
  40b9fa:	f1be 0f00 	cmp.w	lr, #0
  40b9fe:	d134      	bne.n	40ba6a <__udivmoddi4+0x16e>
  40ba00:	1beb      	subs	r3, r5, r7
  40ba02:	0c3a      	lsrs	r2, r7, #16
  40ba04:	fa1f fc87 	uxth.w	ip, r7
  40ba08:	2101      	movs	r1, #1
  40ba0a:	fbb3 f8f2 	udiv	r8, r3, r2
  40ba0e:	0c25      	lsrs	r5, r4, #16
  40ba10:	fb02 3318 	mls	r3, r2, r8, r3
  40ba14:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40ba18:	fb0c f308 	mul.w	r3, ip, r8
  40ba1c:	42ab      	cmp	r3, r5
  40ba1e:	d907      	bls.n	40ba30 <__udivmoddi4+0x134>
  40ba20:	19ed      	adds	r5, r5, r7
  40ba22:	f108 30ff 	add.w	r0, r8, #4294967295
  40ba26:	d202      	bcs.n	40ba2e <__udivmoddi4+0x132>
  40ba28:	42ab      	cmp	r3, r5
  40ba2a:	f200 80d1 	bhi.w	40bbd0 <__udivmoddi4+0x2d4>
  40ba2e:	4680      	mov	r8, r0
  40ba30:	1aed      	subs	r5, r5, r3
  40ba32:	b2a3      	uxth	r3, r4
  40ba34:	fbb5 f0f2 	udiv	r0, r5, r2
  40ba38:	fb02 5510 	mls	r5, r2, r0, r5
  40ba3c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40ba40:	fb0c fc00 	mul.w	ip, ip, r0
  40ba44:	45a4      	cmp	ip, r4
  40ba46:	d907      	bls.n	40ba58 <__udivmoddi4+0x15c>
  40ba48:	19e4      	adds	r4, r4, r7
  40ba4a:	f100 33ff 	add.w	r3, r0, #4294967295
  40ba4e:	d202      	bcs.n	40ba56 <__udivmoddi4+0x15a>
  40ba50:	45a4      	cmp	ip, r4
  40ba52:	f200 80b8 	bhi.w	40bbc6 <__udivmoddi4+0x2ca>
  40ba56:	4618      	mov	r0, r3
  40ba58:	eba4 040c 	sub.w	r4, r4, ip
  40ba5c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40ba60:	e79d      	b.n	40b99e <__udivmoddi4+0xa2>
  40ba62:	4631      	mov	r1, r6
  40ba64:	4630      	mov	r0, r6
  40ba66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40ba6a:	f1ce 0420 	rsb	r4, lr, #32
  40ba6e:	fa05 f30e 	lsl.w	r3, r5, lr
  40ba72:	fa07 f70e 	lsl.w	r7, r7, lr
  40ba76:	fa20 f804 	lsr.w	r8, r0, r4
  40ba7a:	0c3a      	lsrs	r2, r7, #16
  40ba7c:	fa25 f404 	lsr.w	r4, r5, r4
  40ba80:	ea48 0803 	orr.w	r8, r8, r3
  40ba84:	fbb4 f1f2 	udiv	r1, r4, r2
  40ba88:	ea4f 4518 	mov.w	r5, r8, lsr #16
  40ba8c:	fb02 4411 	mls	r4, r2, r1, r4
  40ba90:	fa1f fc87 	uxth.w	ip, r7
  40ba94:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40ba98:	fb01 f30c 	mul.w	r3, r1, ip
  40ba9c:	42ab      	cmp	r3, r5
  40ba9e:	fa00 f40e 	lsl.w	r4, r0, lr
  40baa2:	d909      	bls.n	40bab8 <__udivmoddi4+0x1bc>
  40baa4:	19ed      	adds	r5, r5, r7
  40baa6:	f101 30ff 	add.w	r0, r1, #4294967295
  40baaa:	f080 808a 	bcs.w	40bbc2 <__udivmoddi4+0x2c6>
  40baae:	42ab      	cmp	r3, r5
  40bab0:	f240 8087 	bls.w	40bbc2 <__udivmoddi4+0x2c6>
  40bab4:	3902      	subs	r1, #2
  40bab6:	443d      	add	r5, r7
  40bab8:	1aeb      	subs	r3, r5, r3
  40baba:	fa1f f588 	uxth.w	r5, r8
  40babe:	fbb3 f0f2 	udiv	r0, r3, r2
  40bac2:	fb02 3310 	mls	r3, r2, r0, r3
  40bac6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40baca:	fb00 f30c 	mul.w	r3, r0, ip
  40bace:	42ab      	cmp	r3, r5
  40bad0:	d907      	bls.n	40bae2 <__udivmoddi4+0x1e6>
  40bad2:	19ed      	adds	r5, r5, r7
  40bad4:	f100 38ff 	add.w	r8, r0, #4294967295
  40bad8:	d26f      	bcs.n	40bbba <__udivmoddi4+0x2be>
  40bada:	42ab      	cmp	r3, r5
  40badc:	d96d      	bls.n	40bbba <__udivmoddi4+0x2be>
  40bade:	3802      	subs	r0, #2
  40bae0:	443d      	add	r5, r7
  40bae2:	1aeb      	subs	r3, r5, r3
  40bae4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40bae8:	e78f      	b.n	40ba0a <__udivmoddi4+0x10e>
  40baea:	f1c1 0720 	rsb	r7, r1, #32
  40baee:	fa22 f807 	lsr.w	r8, r2, r7
  40baf2:	408b      	lsls	r3, r1
  40baf4:	fa05 f401 	lsl.w	r4, r5, r1
  40baf8:	ea48 0303 	orr.w	r3, r8, r3
  40bafc:	fa20 fe07 	lsr.w	lr, r0, r7
  40bb00:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40bb04:	40fd      	lsrs	r5, r7
  40bb06:	ea4e 0e04 	orr.w	lr, lr, r4
  40bb0a:	fbb5 f9fc 	udiv	r9, r5, ip
  40bb0e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40bb12:	fb0c 5519 	mls	r5, ip, r9, r5
  40bb16:	fa1f f883 	uxth.w	r8, r3
  40bb1a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40bb1e:	fb09 f408 	mul.w	r4, r9, r8
  40bb22:	42ac      	cmp	r4, r5
  40bb24:	fa02 f201 	lsl.w	r2, r2, r1
  40bb28:	fa00 fa01 	lsl.w	sl, r0, r1
  40bb2c:	d908      	bls.n	40bb40 <__udivmoddi4+0x244>
  40bb2e:	18ed      	adds	r5, r5, r3
  40bb30:	f109 30ff 	add.w	r0, r9, #4294967295
  40bb34:	d243      	bcs.n	40bbbe <__udivmoddi4+0x2c2>
  40bb36:	42ac      	cmp	r4, r5
  40bb38:	d941      	bls.n	40bbbe <__udivmoddi4+0x2c2>
  40bb3a:	f1a9 0902 	sub.w	r9, r9, #2
  40bb3e:	441d      	add	r5, r3
  40bb40:	1b2d      	subs	r5, r5, r4
  40bb42:	fa1f fe8e 	uxth.w	lr, lr
  40bb46:	fbb5 f0fc 	udiv	r0, r5, ip
  40bb4a:	fb0c 5510 	mls	r5, ip, r0, r5
  40bb4e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40bb52:	fb00 f808 	mul.w	r8, r0, r8
  40bb56:	45a0      	cmp	r8, r4
  40bb58:	d907      	bls.n	40bb6a <__udivmoddi4+0x26e>
  40bb5a:	18e4      	adds	r4, r4, r3
  40bb5c:	f100 35ff 	add.w	r5, r0, #4294967295
  40bb60:	d229      	bcs.n	40bbb6 <__udivmoddi4+0x2ba>
  40bb62:	45a0      	cmp	r8, r4
  40bb64:	d927      	bls.n	40bbb6 <__udivmoddi4+0x2ba>
  40bb66:	3802      	subs	r0, #2
  40bb68:	441c      	add	r4, r3
  40bb6a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40bb6e:	eba4 0408 	sub.w	r4, r4, r8
  40bb72:	fba0 8902 	umull	r8, r9, r0, r2
  40bb76:	454c      	cmp	r4, r9
  40bb78:	46c6      	mov	lr, r8
  40bb7a:	464d      	mov	r5, r9
  40bb7c:	d315      	bcc.n	40bbaa <__udivmoddi4+0x2ae>
  40bb7e:	d012      	beq.n	40bba6 <__udivmoddi4+0x2aa>
  40bb80:	b156      	cbz	r6, 40bb98 <__udivmoddi4+0x29c>
  40bb82:	ebba 030e 	subs.w	r3, sl, lr
  40bb86:	eb64 0405 	sbc.w	r4, r4, r5
  40bb8a:	fa04 f707 	lsl.w	r7, r4, r7
  40bb8e:	40cb      	lsrs	r3, r1
  40bb90:	431f      	orrs	r7, r3
  40bb92:	40cc      	lsrs	r4, r1
  40bb94:	6037      	str	r7, [r6, #0]
  40bb96:	6074      	str	r4, [r6, #4]
  40bb98:	2100      	movs	r1, #0
  40bb9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40bb9e:	4618      	mov	r0, r3
  40bba0:	e6f8      	b.n	40b994 <__udivmoddi4+0x98>
  40bba2:	4690      	mov	r8, r2
  40bba4:	e6e0      	b.n	40b968 <__udivmoddi4+0x6c>
  40bba6:	45c2      	cmp	sl, r8
  40bba8:	d2ea      	bcs.n	40bb80 <__udivmoddi4+0x284>
  40bbaa:	ebb8 0e02 	subs.w	lr, r8, r2
  40bbae:	eb69 0503 	sbc.w	r5, r9, r3
  40bbb2:	3801      	subs	r0, #1
  40bbb4:	e7e4      	b.n	40bb80 <__udivmoddi4+0x284>
  40bbb6:	4628      	mov	r0, r5
  40bbb8:	e7d7      	b.n	40bb6a <__udivmoddi4+0x26e>
  40bbba:	4640      	mov	r0, r8
  40bbbc:	e791      	b.n	40bae2 <__udivmoddi4+0x1e6>
  40bbbe:	4681      	mov	r9, r0
  40bbc0:	e7be      	b.n	40bb40 <__udivmoddi4+0x244>
  40bbc2:	4601      	mov	r1, r0
  40bbc4:	e778      	b.n	40bab8 <__udivmoddi4+0x1bc>
  40bbc6:	3802      	subs	r0, #2
  40bbc8:	443c      	add	r4, r7
  40bbca:	e745      	b.n	40ba58 <__udivmoddi4+0x15c>
  40bbcc:	4608      	mov	r0, r1
  40bbce:	e708      	b.n	40b9e2 <__udivmoddi4+0xe6>
  40bbd0:	f1a8 0802 	sub.w	r8, r8, #2
  40bbd4:	443d      	add	r5, r7
  40bbd6:	e72b      	b.n	40ba30 <__udivmoddi4+0x134>

0040bbd8 <__aeabi_idiv0>:
  40bbd8:	4770      	bx	lr
  40bbda:	bf00      	nop
  40bbdc:	00000000 	.word	0x00000000
  40bbe0:	3f000000 	.word	0x3f000000
  40bbe4:	42b40000 	.word	0x42b40000
  40bbe8:	42b40000 	.word	0x42b40000
  40bbec:	00000000 	.word	0x00000000

0040bbf0 <sysfont_glyphs>:
  40bbf0:	00000000 20000000 20202020 50502000     .......     . PP
  40bc00:	00000050 f8505000 5050f850 70a07820     P....PP.P.PP x.p
  40bc10:	c020f028 402010c8 90601898 90a840a0     (. ... @..`..@..
  40bc20:	40206068 00000000 40402010 40102040     h` @..... @@@ .@
  40bc30:	10101020 50004020 5020f820 20200000      ... @.P . P..  
  40bc40:	002020f8 00000000 00402060 00f80000     .  .....` @.....
  40bc50:	00000000 60000000 10080060 00804020     .......``... @..
  40bc60:	a8988870 207088c8 20202060 88707020     p.....p `    pp.
  40bc70:	40201008 2010f8f8 70880810 90503010     .. @... ...p.0P.
  40bc80:	f81010f8 0808f080 40307088 8888f080     .........p0@....
  40bc90:	1008f870 40404020 70888870 70708888     p... @@@p..p..pp
  40bca0:	08788888 60006010 60600060 60600000     ..x..`.``.``..``
  40bcb0:	40206000 40201008 00081020 f800f800     .` @.. @ .......
  40bcc0:	40800000 40201020 08887080 20002010     ...@ . @.p... . 
  40bcd0:	68088870 7070a8a8 f8888888 88f08888     p..h..pp........
  40bce0:	8888f088 808870f0 70888080 888890e0     .....p.....p....
  40bcf0:	f8e09088 80f08080 80f8f880 8080e080     ................
  40bd00:	80887080 70889880 f8888888 70888888     .p.....p.......p
  40bd10:	20202020 10387020 90101010 a0908860          p8.....`...
  40bd20:	8890a0c0 80808080 88f88080 8888a8d8     ................
  40bd30:	88888888 8898a8c8 88887088 70888888     .........p.....p
  40bd40:	f08888f0 70808080 a8888888 88f06890     .......p.....h..
  40bd50:	90a0f088 80807888 f0080870 202020f8     .....x..p....   
  40bd60:	88202020 88888888 88887088 50888888        ......p.....P
  40bd70:	88888820 88d8a8a8 20508888 88888850      .........P P...
  40bd80:	20205088 08f82020 80402010 202038f8     .P    ... @..8  
  40bd90:	38202020 20408000 e0000810 20202020        8..@ ....    
  40bda0:	5020e020 00000088 00000000 f8000000      . P............
  40bdb0:	00102040 00000000 78087000 80807888     @ .......p.x.x..
  40bdc0:	8888c8b0 700000f0 70888080 98680808     .......p...p..h.
  40bdd0:	00788888 f8887000 48307080 4040e040     ..x..p...p0H@.@@
  40bde0:	78000040 30087888 c8b08080 20888888     @..x.x.0....... 
  40bdf0:	20206000 00107020 90101030 48404060     .`   p..0...`@@H
  40be00:	48506050 20202060 00702020 a8a8d000     P`PH`     p.....
  40be10:	00008888 8888c8b0 70000088 70888888     ...........p...p
  40be20:	88f00000 008080f0 78986800 00000808     .........h.x....
  40be30:	8080c8b0 70000080 f0087080 40e04040     .......p.p..@@.@
  40be40:	00304840 88888800 00006898 50888888     @H0......h.....P
  40be50:	88000020 50a8a888 50880000 00885020      ......P...P P..
  40be60:	78888800 00007008 402010f8 202010f8     ...x.p.... @..  
  40be70:	10202040 20202020 40202020 20102020     @  .       @  . 
  40be80:	00004020 454c4449 00000000 51726d54      @..IDLE....TmrQ
  40be90:	00000000 20726d54 00637653 6c696146     ....Tmr Svc.Fail
  40bea0:	74206465 7263206f 65746165 6d657320     ed to create sem
  40beb0:	6f687061 000d6572 64656c6f 00000000     aphore..oled....
  40bec0:	6c696146 74206465 7263206f 65746165     Failed to create
  40bed0:	656c6f20 61742064 000d6b73 00756d69      oled task..imu.
  40bee0:	6c696146 74206465 7263206f 65746165     Failed to create
  40bef0:	756d6920 73617420 00000d6b 6c6c6166      imu task...fall
  40bf00:	00000000 6c696146 74206465 7263206f     ....Failed to cr
  40bf10:	65746165 6c616620 6174206c 000d6b73     eate fall task..
  40bf20:	5252455b 5b205d4f 5d633269 72705b20     [ERRO] [i2c] [pr
  40bf30:	5d65626f 00000020 4441445b 5b205d4f     obe] ...[DADO] [
  40bf40:	5d633269 6f727020 4f206562 0000004b     i2c] probe OK...
  40bf50:	5252455b 5b205d4f 5d633269 65725b20     [ERRO] [i2c] [re
  40bf60:	205d6461 00000000 4441445b 5b205d4f     ad] ....[DADO] [
  40bf70:	5d633269 3a782520 00007825 5252455b     i2c] %x:%x..[ERR
  40bf80:	5b205d4f 5d633269 6f687720 5f6d615f     O] [i2c] who_am_
  40bf90:	6e692069 72726f63 206f7465 00000000     i incorreto ....
  40bfa0:	4441445b 5b205d4f 5d633269 6f687720     [DADO] [i2c] who
  40bfb0:	5f6d615f 4b4f2069 00000000 5252455b     _am_i OK....[ERR
  40bfc0:	5b205d4f 5d633269 72775b20 5d657469     O] [i2c] [write]
  40bfd0:	00000020 6c6c6f52 2e302520 202c6631      ...Roll %0.1f, 
  40bfe0:	63746950 30252068 2c66312e 77615920     Pitch %0.1f, Yaw
  40bff0:	2e302520 000a6631 6d657845 206f6c70      %0.1f..Exemplo 
  40c000:	534f5452 00000000 0069696f 63617473     RTOS....oii.stac
  40c010:	766f206b 6c667265 2520776f 73252078     k overflow %x %s
  40c020:	00000a0d 6e697361 00000066              ....asinf...

0040c02c <npio2_hw>:
  40c02c:	3fc90f00 40490f00 4096cb00 40c90f00     ...?..I@...@...@
  40c03c:	40fb5300 4116cb00 412fed00 41490f00     .S.@...A../A..IA
  40c04c:	41623100 417b5300 418a3a00 4196cb00     .1bA.S{A.:.A...A
  40c05c:	41a35c00 41afed00 41bc7e00 41c90f00     .\.A...A.~.A...A
  40c06c:	41d5a000 41e23100 41eec200 41fb5300     ...A.1.A...A.S.A
  40c07c:	4203f200 420a3a00 42108300 4216cb00     ...B.:.B...B...B
  40c08c:	421d1400 42235c00 4229a500 422fed00     ...B.\#B..)B../B
  40c09c:	42363600 423c7e00 4242c700 42490f00     .66B.~<B..BB..IB

0040c0ac <two_over_pi>:
  40c0ac:	000000a2 000000f9 00000083 0000006e     ............n...
  40c0bc:	0000004e 00000044 00000015 00000029     N...D.......)...
  40c0cc:	000000fc 00000027 00000057 000000d1     ....'...W.......
  40c0dc:	000000f5 00000034 000000dd 000000c0     ....4...........
  40c0ec:	000000db 00000062 00000095 00000099     ....b...........
  40c0fc:	0000003c 00000043 00000090 00000041     <...C.......A...
  40c10c:	000000fe 00000051 00000063 000000ab     ....Q...c.......
  40c11c:	000000de 000000bb 000000c5 00000061     ............a...
  40c12c:	000000b7 00000024 0000006e 0000003a     ....$...n...:...
  40c13c:	00000042 0000004d 000000d2 000000e0     B...M...........
  40c14c:	00000006 00000049 0000002e 000000ea     ....I...........
  40c15c:	00000009 000000d1 00000092 0000001c     ................
  40c16c:	000000fe 0000001d 000000eb 0000001c     ................
  40c17c:	000000b1 00000029 000000a7 0000003e     ....).......>...
  40c18c:	000000e8 00000082 00000035 000000f5     ........5.......
  40c19c:	0000002e 000000bb 00000044 00000084     ........D.......
  40c1ac:	000000e9 0000009c 00000070 00000026     ........p...&...
  40c1bc:	000000b4 0000005f 0000007e 00000041     ...._...~...A...
  40c1cc:	00000039 00000091 000000d6 00000039     9...........9...
  40c1dc:	00000083 00000053 00000039 000000f4     ....S...9.......
  40c1ec:	0000009c 00000084 0000005f 0000008b     ........_.......
  40c1fc:	000000bd 000000f9 00000028 0000003b     ........(...;...
  40c20c:	0000001f 000000f8 00000097 000000ff     ................
  40c21c:	000000de 00000005 00000098 0000000f     ................
  40c22c:	000000ef 0000002f 00000011 0000008b     ..../...........
  40c23c:	0000005a 0000000a 0000006d 0000001f     Z.......m.......
  40c24c:	0000006d 00000036 0000007e 000000cf     m...6...~.......
  40c25c:	00000027 000000cb 00000009 000000b7     '...............
  40c26c:	0000004f 00000046 0000003f 00000066     O...F...?...f...
  40c27c:	0000009e 0000005f 000000ea 0000002d     ...._.......-...
  40c28c:	00000075 00000027 000000ba 000000c7     u...'...........
  40c29c:	000000eb 000000e5 000000f1 0000007b     ............{...
  40c2ac:	0000003d 00000007 00000039 000000f7     =.......9.......
  40c2bc:	0000008a 00000052 00000092 000000ea     ....R...........
  40c2cc:	0000006b 000000fb 0000005f 000000b1     k......._.......
  40c2dc:	0000001f 0000008d 0000005d 00000008     ........].......
  40c2ec:	00000056 00000003 00000030 00000046     V.......0...F...
  40c2fc:	000000fc 0000007b 0000006b 000000ab     ....{...k.......
  40c30c:	000000f0 000000cf 000000bc 00000020     ............ ...
  40c31c:	0000009a 000000f4 00000036 0000001d     ........6.......
  40c32c:	000000a9 000000e3 00000091 00000061     ............a...
  40c33c:	0000005e 000000e6 0000001b 00000008     ^...............
  40c34c:	00000065 00000099 00000085 0000005f     e..........._...
  40c35c:	00000014 000000a0 00000068 00000040     ........h...@...
  40c36c:	0000008d 000000ff 000000d8 00000080     ................
  40c37c:	0000004d 00000073 00000027 00000031     M...s...'...1...
  40c38c:	00000006 00000006 00000015 00000056     ............V...
  40c39c:	000000ca 00000073 000000a8 000000c9     ....s...........
  40c3ac:	00000060 000000e2 0000007b 000000c0     `.......{.......
  40c3bc:	0000008c 0000006b                       ....k...

0040c3c4 <PIo2>:
  40c3c4:	3fc90000 39f00000 37da0000 33a20000     ...?...9...7...3
  40c3d4:	2e840000 2b500000 27c20000 22d00000     ......P+...'..."
  40c3e4:	1fc40000 1bc60000 17440000              ..........D.

0040c3f0 <init_jk>:
  40c3f0:	00000004 00000007 00000009              ............

0040c3fc <atanhi>:
  40c3fc:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?

0040c40c <atanlo>:
  40c40c:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0040c41c <_global_impure_ptr>:
  40c41c:	20400030 0000000a 00464e49 00666e69     0.@ ....INF.inf.
  40c42c:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  40c43c:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  40c44c:	37363534 62613938 66656463 00000000     456789abcdef....
  40c45c:	6c756e28 0000296c 00000030              (null)..0...

0040c468 <blanks.7238>:
  40c468:	20202020 20202020 20202020 20202020                     

0040c478 <zeroes.7239>:
  40c478:	30303030 30303030 30303030 30303030     0000000000000000
  40c488:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0040c498 <__mprec_bigtens>:
  40c498:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40c4a8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40c4b8:	7f73bf3c 75154fdd                       <.s..O.u

0040c4c0 <__mprec_tens>:
  40c4c0:	00000000 3ff00000 00000000 40240000     .......?......$@
  40c4d0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40c4e0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40c4f0:	00000000 412e8480 00000000 416312d0     .......A......cA
  40c500:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40c510:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40c520:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40c530:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40c540:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40c550:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40c560:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40c570:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40c580:	79d99db4 44ea7843                       ...yCx.D

0040c588 <p05.6055>:
  40c588:	00000005 00000019 0000007d 00000043     ........}...C...
  40c598:	49534f50 00000058 0000002e              POSIX.......

0040c5a4 <_ctype_>:
  40c5a4:	20202000 20202020 28282020 20282828     .         ((((( 
  40c5b4:	20202020 20202020 20202020 20202020                     
  40c5c4:	10108820 10101010 10101010 10101010      ...............
  40c5d4:	04040410 04040404 10040404 10101010     ................
  40c5e4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40c5f4:	01010101 01010101 01010101 10101010     ................
  40c604:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40c614:	02020202 02020202 02020202 10101010     ................
  40c624:	00000020 00000000 00000000 00000000      ...............
	...

0040c6a8 <_init>:
  40c6a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40c6aa:	bf00      	nop
  40c6ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40c6ae:	bc08      	pop	{r3}
  40c6b0:	469e      	mov	lr, r3
  40c6b2:	4770      	bx	lr

0040c6b4 <__init_array_start>:
  40c6b4:	00408e41 	.word	0x00408e41

0040c6b8 <__frame_dummy_init_array_entry>:
  40c6b8:	00400165                                e.@.

0040c6bc <_fini>:
  40c6bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40c6be:	bf00      	nop
  40c6c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40c6c2:	bc08      	pop	{r3}
  40c6c4:	469e      	mov	lr, r3
  40c6c6:	4770      	bx	lr

0040c6c8 <__fini_array_start>:
  40c6c8:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 bbf0 0040 0706 7d20               ......@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <uxCriticalNesting>:
20400020:	aaaa aaaa                                   ....

20400024 <__fdlib_version>:
20400024:	0001 0000                                   ....

20400028 <_impure_ptr>:
20400028:	0030 2040 0000 0000                         0.@ ....

20400030 <impure_data>:
20400030:	0000 0000 031c 2040 0384 2040 03ec 2040     ......@ ..@ ..@ 
	...
204000d8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400458 <__malloc_av_>:
	...
20400460:	0458 2040 0458 2040 0460 2040 0460 2040     X.@ X.@ `.@ `.@ 
20400470:	0468 2040 0468 2040 0470 2040 0470 2040     h.@ h.@ p.@ p.@ 
20400480:	0478 2040 0478 2040 0480 2040 0480 2040     x.@ x.@ ..@ ..@ 
20400490:	0488 2040 0488 2040 0490 2040 0490 2040     ..@ ..@ ..@ ..@ 
204004a0:	0498 2040 0498 2040 04a0 2040 04a0 2040     ..@ ..@ ..@ ..@ 
204004b0:	04a8 2040 04a8 2040 04b0 2040 04b0 2040     ..@ ..@ ..@ ..@ 
204004c0:	04b8 2040 04b8 2040 04c0 2040 04c0 2040     ..@ ..@ ..@ ..@ 
204004d0:	04c8 2040 04c8 2040 04d0 2040 04d0 2040     ..@ ..@ ..@ ..@ 
204004e0:	04d8 2040 04d8 2040 04e0 2040 04e0 2040     ..@ ..@ ..@ ..@ 
204004f0:	04e8 2040 04e8 2040 04f0 2040 04f0 2040     ..@ ..@ ..@ ..@ 
20400500:	04f8 2040 04f8 2040 0500 2040 0500 2040     ..@ ..@ ..@ ..@ 
20400510:	0508 2040 0508 2040 0510 2040 0510 2040     ..@ ..@ ..@ ..@ 
20400520:	0518 2040 0518 2040 0520 2040 0520 2040     ..@ ..@  .@  .@ 
20400530:	0528 2040 0528 2040 0530 2040 0530 2040     (.@ (.@ 0.@ 0.@ 
20400540:	0538 2040 0538 2040 0540 2040 0540 2040     8.@ 8.@ @.@ @.@ 
20400550:	0548 2040 0548 2040 0550 2040 0550 2040     H.@ H.@ P.@ P.@ 
20400560:	0558 2040 0558 2040 0560 2040 0560 2040     X.@ X.@ `.@ `.@ 
20400570:	0568 2040 0568 2040 0570 2040 0570 2040     h.@ h.@ p.@ p.@ 
20400580:	0578 2040 0578 2040 0580 2040 0580 2040     x.@ x.@ ..@ ..@ 
20400590:	0588 2040 0588 2040 0590 2040 0590 2040     ..@ ..@ ..@ ..@ 
204005a0:	0598 2040 0598 2040 05a0 2040 05a0 2040     ..@ ..@ ..@ ..@ 
204005b0:	05a8 2040 05a8 2040 05b0 2040 05b0 2040     ..@ ..@ ..@ ..@ 
204005c0:	05b8 2040 05b8 2040 05c0 2040 05c0 2040     ..@ ..@ ..@ ..@ 
204005d0:	05c8 2040 05c8 2040 05d0 2040 05d0 2040     ..@ ..@ ..@ ..@ 
204005e0:	05d8 2040 05d8 2040 05e0 2040 05e0 2040     ..@ ..@ ..@ ..@ 
204005f0:	05e8 2040 05e8 2040 05f0 2040 05f0 2040     ..@ ..@ ..@ ..@ 
20400600:	05f8 2040 05f8 2040 0600 2040 0600 2040     ..@ ..@ ..@ ..@ 
20400610:	0608 2040 0608 2040 0610 2040 0610 2040     ..@ ..@ ..@ ..@ 
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 

20400860 <__malloc_sbrk_base>:
20400860:	ffff ffff                                   ....

20400864 <__malloc_trim_threshold>:
20400864:	0000 0002                                   ....

20400868 <__atexit_recursive_mutex>:
20400868:	0e38 2040                                   8.@ 

2040086c <__global_locale>:
2040086c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040088c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040090c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040092c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040094c:	b835 0040 b6d9 0040 0000 0000 c5a4 0040     5.@...@.......@.
2040095c:	c5a0 0040 bf64 0040 bf64 0040 bf64 0040     ..@.d.@.d.@.d.@.
2040096c:	bf64 0040 bf64 0040 bf64 0040 bf64 0040     d.@.d.@.d.@.d.@.
2040097c:	bf64 0040 bf64 0040 ffff ffff ffff ffff     d.@.d.@.........
2040098c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009b4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
