$date
	Fri Apr 14 22:18:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Counter_MOD6_TB $end
$var wire 1 ! zero_saida $end
$var wire 1 " tc_saida $end
$var wire 4 # numero_saida [3:0] $end
$var reg 1 $ clear $end
$var reg 1 % clk $end
$var reg 1 & enab $end
$var reg 1 ' load $end
$var reg 4 ( numero [3:0] $end
$scope module dut $end
$var wire 1 % clock $end
$var wire 1 $ clrn $end
$var wire 4 ) data [3:0] $end
$var wire 1 & enable $end
$var wire 1 ' loadn $end
$var reg 4 * ones [3:0] $end
$var reg 1 " tc $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 *
b0 )
b0 (
1'
0&
0%
1$
b0 #
0"
1!
$end
#1000
1"
1&
#2000
0"
0!
b101 #
b101 *
1%
#3000
0%
#4000
b100 #
b100 *
1%
#5000
0%
#6000
b11 #
b11 *
1%
#7000
0%
#8000
b10 #
b10 *
1%
#9000
0%
#10000
b1 #
b1 *
1%
#11000
0%
#12000
1"
1!
b0 #
b0 *
1%
#13000
0%
#14000
0"
0!
b101 #
b101 *
1%
#15000
0%
#16000
1!
b0 #
b0 *
0&
0$
#17000
1$
#18000
0!
b11 #
b11 *
b11 (
b11 )
0'
#19000
b0 (
b0 )
1&
1'
#20000
b10 #
b10 *
1%
#21000
0%
#22000
b1 #
b1 *
b100 (
b100 )
1%
#23000
b0 (
b0 )
0%
#24000
1"
1!
b0 #
b0 *
1%
#25000
0"
0&
0%
#26000
1%
#28000
