Info: Starting: Create simulation model
Info: qsys-generate C:\FPGAJosieVivian\Nios2Computer\Nios2Computer.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\FPGAJosieVivian\Nios2Computer\Nios2Computer\simulation --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Nios2Computer/Nios2Computer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2Computer.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios2Computer.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios2Computer.sysid: Time stamp will be automatically updated when this component is generated.
Info: Nios2Computer: Generating Nios2Computer "Nios2Computer" for SIM_VERILOG
Info: jtag_uart: Starting RTL generation for module 'Nios2Computer_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2Computer_jtag_uart --dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0002_jtag_uart_gen//Nios2Computer_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0002_jtag_uart_gen/  ]
Info: jtag_uart: Done RTL generation for module 'Nios2Computer_jtag_uart'
Info: jtag_uart: "Nios2Computer" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'Nios2Computer_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2Computer_led_pio --dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0003_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0003_led_pio_gen//Nios2Computer_led_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0003_led_pio_gen/  ]
Info: led_pio: Done RTL generation for module 'Nios2Computer_led_pio'
Info: led_pio: "Nios2Computer" instantiated altera_avalon_pio "led_pio"
Info: nios2_cpu: "Nios2Computer" instantiated altera_nios2_gen2 "nios2_cpu"
Info: onchip_mem: Starting RTL generation for module 'Nios2Computer_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2Computer_onchip_mem --dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0004_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0004_onchip_mem_gen//Nios2Computer_onchip_mem_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0004_onchip_mem_gen/  ]
Info: onchip_mem: Done RTL generation for module 'Nios2Computer_onchip_mem'
Info: onchip_mem: "Nios2Computer" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sys_clk_timer: Starting RTL generation for module 'Nios2Computer_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios2Computer_sys_clk_timer --dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0005_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0005_sys_clk_timer_gen//Nios2Computer_sys_clk_timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0005_sys_clk_timer_gen/  ]
Info: sys_clk_timer: Done RTL generation for module 'Nios2Computer_sys_clk_timer'
Info: sys_clk_timer: "Nios2Computer" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "Nios2Computer" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios2Computer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios2Computer" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios2Computer" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios2Computer_nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios2Computer_nios2_cpu_cpu --dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0009_cpu_gen//Nios2Computer_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0009_cpu_gen/  ]
Info: cpu: # 2019.02.14 13:52:58 (*) Starting Nios II generation
Info: cpu: # 2019.02.14 13:52:58 (*)   Checking for plaintext license.
Info: cpu: # 2019.02.14 13:52:58 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.02.14 13:52:58 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.14 13:52:58 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.14 13:52:58 (*)   Plaintext license not found.
Info: cpu: # 2019.02.14 13:52:58 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.02.14 13:52:59 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.02.14 13:52:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.14 13:52:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.14 13:52:59 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.02.14 13:52:59 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.02.14 13:52:59 (*)   Creating all objects for CPU
Info: cpu: # 2019.02.14 13:52:59 (*)     Testbench
Info: cpu: # 2019.02.14 13:52:59 (*)     Instruction decoding
Info: cpu: # 2019.02.14 13:52:59 (*)       Instruction fields
Info: cpu: # 2019.02.14 13:52:59 (*)       Instruction decodes
Info: cpu: # 2019.02.14 13:52:59 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.02.14 13:52:59 (*)       Instruction controls
Info: cpu: # 2019.02.14 13:52:59 (*)     Pipeline frontend
Info: cpu: # 2019.02.14 13:53:00 (*)     Pipeline backend
Info: cpu: # 2019.02.14 13:53:01 (*)   Creating 'C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0009_cpu_gen//Nios2Computer_nios2_cpu_cpu_nios2_waves.do'
Info: cpu: # 2019.02.14 13:53:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.02.14 13:53:03 (*)   Creating encrypted RTL
Info: cpu: # 2019.02.14 13:53:03 (*)   Creating IP functional simulation model
Info: cpu: # 2019.02.14 13:53:16 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios2Computer_nios2_cpu_cpu'
Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_cpu_data_master_limiter"
Info: Reusing file C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios2Computer: Done "Nios2Computer" with 31 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\FPGAJosieVivian\Nios2Computer\Nios2Computer\Nios2Computer.spd --output-directory=C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\FPGAJosieVivian\Nios2Computer\Nios2Computer\Nios2Computer.spd --output-directory=C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	30 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\FPGAJosieVivian\Nios2Computer\Nios2Computer.qsys --block-symbol-file --output-directory=C:\FPGAJosieVivian\Nios2Computer\Nios2Computer --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Nios2Computer/Nios2Computer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2Computer.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios2Computer.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios2Computer.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\FPGAJosieVivian\Nios2Computer\Nios2Computer.qsys --synthesis=VERILOG --greybox --output-directory=C:\FPGAJosieVivian\Nios2Computer\Nios2Computer\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading Nios2Computer/Nios2Computer.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 18.1]
Progress: Parameterizing module led_pio
Progress: Adding nios2_cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_cpu
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_mem
Progress: Adding sys_clk_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Nios2Computer.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: Nios2Computer.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Nios2Computer.sysid: Time stamp will be automatically updated when this component is generated.
Info: Nios2Computer: Generating Nios2Computer "Nios2Computer" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'Nios2Computer_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Nios2Computer_jtag_uart --dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0030_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0030_jtag_uart_gen//Nios2Computer_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Nios2Computer_jtag_uart'
Info: jtag_uart: "Nios2Computer" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'Nios2Computer_led_pio'
Info: led_pio:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Nios2Computer_led_pio --dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0031_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0031_led_pio_gen//Nios2Computer_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'Nios2Computer_led_pio'
Info: led_pio: "Nios2Computer" instantiated altera_avalon_pio "led_pio"
Info: nios2_cpu: "Nios2Computer" instantiated altera_nios2_gen2 "nios2_cpu"
Info: onchip_mem: Starting RTL generation for module 'Nios2Computer_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Nios2Computer_onchip_mem --dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0032_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0032_onchip_mem_gen//Nios2Computer_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'Nios2Computer_onchip_mem'
Info: onchip_mem: "Nios2Computer" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: sys_clk_timer: Starting RTL generation for module 'Nios2Computer_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Nios2Computer_sys_clk_timer --dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0033_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0033_sys_clk_timer_gen//Nios2Computer_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'Nios2Computer_sys_clk_timer'
Info: sys_clk_timer: "Nios2Computer" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "Nios2Computer" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Nios2Computer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Nios2Computer" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Nios2Computer" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Nios2Computer_nios2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Nios2Computer_nios2_cpu_cpu --dir=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0037_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/vwl4ac/AppData/Local/Temp/alt7941_6917625055377710151.dir/0037_cpu_gen//Nios2Computer_nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.02.14 13:53:31 (*) Starting Nios II generation
Info: cpu: # 2019.02.14 13:53:31 (*)   Checking for plaintext license.
Info: cpu: # 2019.02.14 13:53:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.02.14 13:53:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.14 13:53:31 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.14 13:53:31 (*)   Plaintext license not found.
Info: cpu: # 2019.02.14 13:53:31 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.02.14 13:53:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2019.02.14 13:53:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.14 13:53:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.14 13:53:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.02.14 13:53:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.02.14 13:53:32 (*)   Creating all objects for CPU
Info: cpu: # 2019.02.14 13:53:32 (*)     Testbench
Info: cpu: # 2019.02.14 13:53:32 (*)     Instruction decoding
Info: cpu: # 2019.02.14 13:53:32 (*)       Instruction fields
Info: cpu: # 2019.02.14 13:53:32 (*)       Instruction decodes
Info: cpu: # 2019.02.14 13:53:32 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.02.14 13:53:32 (*)       Instruction controls
Info: cpu: # 2019.02.14 13:53:32 (*)     Pipeline frontend
Info: cpu: # 2019.02.14 13:53:32 (*)     Pipeline backend
Info: cpu: # 2019.02.14 13:53:34 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.02.14 13:53:35 (*)   Creating encrypted RTL
Info: cpu: # 2019.02.14 13:53:36 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Nios2Computer_nios2_cpu_cpu'
Info: cpu: "nios2_cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: nios2_cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_cpu_data_master_limiter"
Info: Reusing file C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/FPGAJosieVivian/Nios2Computer/Nios2Computer/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Nios2Computer: Done "Nios2Computer" with 31 modules, 51 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
