Timing Analyzer report for bcd
Thu Dec 26 10:26:20 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_CLK_board'
 13. Slow 1200mV 85C Model Setup: 'clock_divider:clock_divider_0|s_out'
 14. Slow 1200mV 85C Model Hold: 'clock_divider:clock_divider_0|s_out'
 15. Slow 1200mV 85C Model Hold: 'i_CLK_board'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'i_CLK_board'
 24. Slow 1200mV 0C Model Setup: 'clock_divider:clock_divider_0|s_out'
 25. Slow 1200mV 0C Model Hold: 'clock_divider:clock_divider_0|s_out'
 26. Slow 1200mV 0C Model Hold: 'i_CLK_board'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'i_CLK_board'
 34. Fast 1200mV 0C Model Setup: 'clock_divider:clock_divider_0|s_out'
 35. Fast 1200mV 0C Model Hold: 'clock_divider:clock_divider_0|s_out'
 36. Fast 1200mV 0C Model Hold: 'i_CLK_board'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; bcd                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clock_divider:clock_divider_0|s_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:clock_divider_0|s_out } ;
; i_CLK_board                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_CLK_board }                         ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                  ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 192.49 MHz ; 192.49 MHz      ; i_CLK_board                         ;                                                ;
; 645.16 MHz ; 402.09 MHz      ; clock_divider:clock_divider_0|s_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; i_CLK_board                         ; -4.195 ; -80.682       ;
; clock_divider:clock_divider_0|s_out ; -0.550 ; -1.263        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clock_divider:clock_divider_0|s_out ; 0.454 ; 0.000         ;
; i_CLK_board                         ; 0.760 ; 0.000         ;
+-------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; i_CLK_board                         ; -3.000 ; -52.071       ;
; clock_divider:clock_divider_0|s_out ; -1.487 ; -5.948        ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_CLK_board'                                                                                                                           ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.195 ; clock_divider:clock_divider_0|counter[31] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.079     ; 5.117      ;
; -4.162 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.079     ; 5.084      ;
; -4.154 ; clock_divider:clock_divider_0|counter[30] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.079     ; 5.076      ;
; -4.131 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.079     ; 5.053      ;
; -3.962 ; clock_divider:clock_divider_0|counter[22] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.883      ;
; -3.943 ; clock_divider:clock_divider_0|counter[20] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.864      ;
; -3.925 ; clock_divider:clock_divider_0|counter[21] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.846      ;
; -3.877 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.079     ; 4.799      ;
; -3.835 ; clock_divider:clock_divider_0|counter[18] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.756      ;
; -3.811 ; clock_divider:clock_divider_0|counter[16] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.732      ;
; -3.807 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.079     ; 4.729      ;
; -3.780 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.079     ; 4.702      ;
; -3.716 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.637      ;
; -3.706 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.627      ;
; -3.701 ; clock_divider:clock_divider_0|counter[17] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.079     ; 4.623      ;
; -3.693 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.614      ;
; -3.656 ; clock_divider:clock_divider_0|counter[19] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.577      ;
; -3.584 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.505      ;
; -3.560 ; clock_divider:clock_divider_0|counter[12] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.481      ;
; -3.539 ; clock_divider:clock_divider_0|counter[14] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.460      ;
; -3.538 ; clock_divider:clock_divider_0|counter[11] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.459      ;
; -3.525 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.079     ; 4.447      ;
; -3.471 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.392      ;
; -3.468 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.389      ;
; -3.467 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.388      ;
; -3.429 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 4.349      ;
; -3.382 ; clock_divider:clock_divider_0|counter[13] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.303      ;
; -3.366 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 4.286      ;
; -3.355 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.276      ;
; -3.343 ; clock_divider:clock_divider_0|counter[15] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.264      ;
; -3.281 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 4.201      ;
; -3.247 ; clock_divider:clock_divider_0|counter[10] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.168      ;
; -3.243 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.164      ;
; -3.237 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 4.156      ;
; -3.198 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 4.119      ;
; -3.186 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 4.106      ;
; -3.150 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 4.070      ;
; -3.149 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 4.069      ;
; -3.136 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 4.056      ;
; -3.130 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 4.050      ;
; -3.091 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 4.010      ;
; -3.090 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 4.009      ;
; -3.072 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.992      ;
; -3.072 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.992      ;
; -3.065 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 3.986      ;
; -3.061 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.980      ;
; -3.060 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.979      ;
; -3.041 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.961      ;
; -3.001 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.921      ;
; -2.993 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.913      ;
; -2.977 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.896      ;
; -2.971 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.891      ;
; -2.970 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.890      ;
; -2.945 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.864      ;
; -2.944 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.863      ;
; -2.942 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.861      ;
; -2.925 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.845      ;
; -2.915 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.834      ;
; -2.914 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.833      ;
; -2.913 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.833      ;
; -2.912 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.832      ;
; -2.912 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.831      ;
; -2.906 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.826      ;
; -2.896 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.815      ;
; -2.893 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.813      ;
; -2.890 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.810      ;
; -2.884 ; clock_divider:clock_divider_0|counter[11] ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.804      ;
; -2.871 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[16] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.791      ;
; -2.870 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.790      ;
; -2.856 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.776      ;
; -2.847 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.767      ;
; -2.847 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.766      ;
; -2.831 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.750      ;
; -2.831 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.750      ;
; -2.823 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.743      ;
; -2.822 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.742      ;
; -2.809 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.729      ;
; -2.800 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[16] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.720      ;
; -2.799 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.718      ;
; -2.798 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.717      ;
; -2.797 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.716      ;
; -2.796 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.715      ;
; -2.792 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.712      ;
; -2.789 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.709      ;
; -2.777 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.697      ;
; -2.769 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.688      ;
; -2.768 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.687      ;
; -2.767 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.686      ;
; -2.766 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.685      ;
; -2.764 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.684      ;
; -2.761 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.681      ;
; -2.752 ; clock_divider:clock_divider_0|counter[13] ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.672      ;
; -2.750 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.670      ;
; -2.750 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.669      ;
; -2.744 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.664      ;
; -2.733 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.082     ; 3.652      ;
; -2.728 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.648      ;
; -2.727 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[13] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.080     ; 3.648      ;
; -2.727 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.647      ;
; -2.724 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.081     ; 3.644      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:clock_divider_0|s_out'                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.550 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 1.471      ;
; -0.391 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 1.312      ;
; -0.387 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 1.308      ;
; -0.326 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 1.247      ;
; -0.291 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 1.212      ;
; -0.040 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 0.961      ;
; -0.014 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 0.935      ;
; -0.003 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 0.924      ;
; 0.063  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 0.858      ;
; 0.063  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 0.858      ;
; 0.063  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 0.858      ;
; 0.063  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.080     ; 0.858      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:clock_divider_0|s_out'                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.454 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 0.758      ;
; 0.517 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 0.809      ;
; 0.536 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 0.828      ;
; 0.542 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 0.834      ;
; 0.767 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 1.059      ;
; 0.798 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 1.090      ;
; 0.804 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 1.096      ;
; 0.839 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 1.131      ;
; 1.016 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.080      ; 1.308      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_CLK_board'                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.760 ; clock_divider:clock_divider_0|counter[15] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[1]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clock_divider:clock_divider_0|counter[17] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; clock_divider:clock_divider_0|counter[31] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[2]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:clock_divider_0|counter[10] ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; clock_divider:clock_divider_0|counter[30] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.059      ;
; 1.016 ; clock_divider:clock_divider_0|s_out       ; clock_divider:clock_divider_0|s_out       ; clock_divider:clock_divider_0|s_out ; i_CLK_board ; 0.000        ; 2.580      ; 4.099      ;
; 1.115 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[2]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.408      ;
; 1.116 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[1]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; clock_divider:clock_divider_0|counter[30] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.426      ;
; 1.135 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.429      ;
; 1.246 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.539      ;
; 1.246 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.539      ;
; 1.247 ; clock_divider:clock_divider_0|counter[15] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.539      ;
; 1.247 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.540      ;
; 1.248 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.541      ;
; 1.248 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[2]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.542      ;
; 1.255 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.550      ;
; 1.257 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.550      ;
; 1.258 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.551      ;
; 1.258 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.551      ;
; 1.264 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.558      ;
; 1.267 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.560      ;
; 1.267 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.560      ;
; 1.274 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.567      ;
; 1.276 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.569      ;
; 1.309 ; clock_divider:clock_divider_0|counter[16] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.601      ;
; 1.322 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.614      ;
; 1.323 ; clock_divider:clock_divider_0|counter[14] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.615      ;
; 1.335 ; clock_divider:clock_divider_0|counter[22] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.627      ;
; 1.335 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.627      ;
; 1.339 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.631      ;
; 1.378 ; clock_divider:clock_divider_0|s_out       ; clock_divider:clock_divider_0|s_out       ; clock_divider:clock_divider_0|s_out ; i_CLK_board ; -0.500       ; 2.580      ; 3.961      ;
; 1.386 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.679      ;
; 1.386 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.679      ;
; 1.387 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.680      ;
; 1.388 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.681      ;
; 1.389 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.682      ;
; 1.389 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.682      ;
; 1.394 ; clock_divider:clock_divider_0|counter[21] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.686      ;
; 1.395 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.687      ;
; 1.395 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.688      ;
; 1.396 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.689      ;
; 1.398 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.691      ;
; 1.398 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.691      ;
; 1.398 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.691      ;
; 1.404 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.697      ;
; 1.405 ; clock_divider:clock_divider_0|counter[10] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.698      ;
; 1.405 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.698      ;
; 1.407 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.700      ;
; 1.413 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.706      ;
; 1.414 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.707      ;
; 1.444 ; clock_divider:clock_divider_0|counter[13] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.736      ;
; 1.444 ; clock_divider:clock_divider_0|counter[12] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.736      ;
; 1.462 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.754      ;
; 1.464 ; clock_divider:clock_divider_0|counter[14] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.079      ; 1.755      ;
; 1.475 ; clock_divider:clock_divider_0|counter[22] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.767      ;
; 1.475 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.767      ;
; 1.477 ; clock_divider:clock_divider_0|counter[20] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.769      ;
; 1.479 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.080      ; 1.771      ;
; 1.518 ; clock_divider:clock_divider_0|counter[21] ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.811      ;
; 1.526 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.819      ;
; 1.526 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.819      ;
; 1.527 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.081      ; 1.820      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                   ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                          ; Note                                           ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
; 205.17 MHz ; 205.17 MHz      ; i_CLK_board                         ;                                                ;
; 696.38 MHz ; 402.09 MHz      ; clock_divider:clock_divider_0|s_out ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; i_CLK_board                         ; -3.874 ; -69.124       ;
; clock_divider:clock_divider_0|s_out ; -0.436 ; -0.881        ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clock_divider:clock_divider_0|s_out ; 0.402 ; 0.000         ;
; i_CLK_board                         ; 0.703 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; i_CLK_board                         ; -3.000 ; -52.071       ;
; clock_divider:clock_divider_0|s_out ; -1.487 ; -5.948        ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_CLK_board'                                                                                                                            ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.874 ; clock_divider:clock_divider_0|counter[31] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 4.805      ;
; -3.842 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 4.773      ;
; -3.833 ; clock_divider:clock_divider_0|counter[30] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 4.764      ;
; -3.819 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 4.750      ;
; -3.684 ; clock_divider:clock_divider_0|counter[21] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.614      ;
; -3.620 ; clock_divider:clock_divider_0|counter[20] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.550      ;
; -3.615 ; clock_divider:clock_divider_0|counter[22] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.545      ;
; -3.591 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 4.522      ;
; -3.537 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 4.468      ;
; -3.520 ; clock_divider:clock_divider_0|counter[18] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.450      ;
; -3.519 ; clock_divider:clock_divider_0|counter[16] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.449      ;
; -3.515 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 4.446      ;
; -3.480 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.410      ;
; -3.438 ; clock_divider:clock_divider_0|counter[17] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 4.369      ;
; -3.408 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.338      ;
; -3.399 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.329      ;
; -3.386 ; clock_divider:clock_divider_0|counter[19] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.316      ;
; -3.304 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.234      ;
; -3.282 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 4.213      ;
; -3.274 ; clock_divider:clock_divider_0|counter[11] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 4.203      ;
; -3.253 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.183      ;
; -3.224 ; clock_divider:clock_divider_0|counter[12] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 4.153      ;
; -3.207 ; clock_divider:clock_divider_0|counter[14] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 4.136      ;
; -3.198 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.128      ;
; -3.185 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.115      ;
; -3.084 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 4.014      ;
; -3.067 ; clock_divider:clock_divider_0|counter[13] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.996      ;
; -3.066 ; clock_divider:clock_divider_0|counter[15] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 3.996      ;
; -2.991 ; clock_divider:clock_divider_0|counter[10] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 3.921      ;
; -2.971 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.900      ;
; -2.960 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.889      ;
; -2.944 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 3.874      ;
; -2.898 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.827      ;
; -2.842 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.771      ;
; -2.819 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 3.749      ;
; -2.755 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.684      ;
; -2.730 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.658      ;
; -2.729 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.658      ;
; -2.729 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.658      ;
; -2.717 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.646      ;
; -2.712 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.641      ;
; -2.662 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.590      ;
; -2.656 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.585      ;
; -2.630 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.559      ;
; -2.604 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.532      ;
; -2.604 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.532      ;
; -2.600 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.529      ;
; -2.595 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.524      ;
; -2.578 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.507      ;
; -2.569 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.498      ;
; -2.565 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.493      ;
; -2.565 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.493      ;
; -2.530 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.459      ;
; -2.526 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.454      ;
; -2.525 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.454      ;
; -2.513 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.442      ;
; -2.513 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.442      ;
; -2.508 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.437      ;
; -2.505 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.434      ;
; -2.501 ; clock_divider:clock_divider_0|counter[11] ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.429      ;
; -2.500 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[16] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.429      ;
; -2.496 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.425      ;
; -2.486 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.075     ; 3.413      ;
; -2.485 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.413      ;
; -2.478 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.406      ;
; -2.478 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.406      ;
; -2.475 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.404      ;
; -2.475 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.403      ;
; -2.469 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.398      ;
; -2.468 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.396      ;
; -2.456 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[16] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.385      ;
; -2.449 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.378      ;
; -2.440 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.369      ;
; -2.439 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.367      ;
; -2.439 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.367      ;
; -2.436 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.364      ;
; -2.420 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.348      ;
; -2.401 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.330      ;
; -2.400 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.328      ;
; -2.400 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.328      ;
; -2.399 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.328      ;
; -2.389 ; clock_divider:clock_divider_0|counter[13] ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.317      ;
; -2.388 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.317      ;
; -2.388 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.316      ;
; -2.384 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.313      ;
; -2.382 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.311      ;
; -2.379 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.308      ;
; -2.375 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[13] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.072     ; 3.305      ;
; -2.371 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[16] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.300      ;
; -2.362 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.291      ;
; -2.360 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.075     ; 3.287      ;
; -2.359 ; clock_divider:clock_divider_0|counter[31] ; clock_divider:clock_divider_0|counter[11] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 3.290      ;
; -2.356 ; clock_divider:clock_divider_0|counter[31] ; clock_divider:clock_divider_0|counter[12] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 3.287      ;
; -2.354 ; clock_divider:clock_divider_0|counter[31] ; clock_divider:clock_divider_0|counter[14] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.071     ; 3.285      ;
; -2.353 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.282      ;
; -2.353 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.073     ; 3.282      ;
; -2.352 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.280      ;
; -2.352 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.280      ;
; -2.350 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.278      ;
; -2.349 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.074     ; 3.277      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:clock_divider_0|s_out'                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.436 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 1.366      ;
; -0.253 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 1.183      ;
; -0.252 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 1.182      ;
; -0.193 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 1.123      ;
; -0.160 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 1.090      ;
; 0.056  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 0.874      ;
; 0.081  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 0.849      ;
; 0.097  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 0.833      ;
; 0.160  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 0.770      ;
; 0.160  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 0.770      ;
; 0.160  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 0.770      ;
; 0.160  ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.072     ; 0.770      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:clock_divider_0|s_out'                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.402 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 0.684      ;
; 0.478 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 0.745      ;
; 0.501 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 0.768      ;
; 0.502 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 0.769      ;
; 0.712 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 0.979      ;
; 0.738 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 1.005      ;
; 0.746 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 1.013      ;
; 0.774 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 1.041      ;
; 0.918 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.072      ; 1.185      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_CLK_board'                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.703 ; clock_divider:clock_divider_0|counter[15] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; clock_divider:clock_divider_0|counter[17] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[1]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; clock_divider:clock_divider_0|counter[31] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[2]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; clock_divider:clock_divider_0|counter[10] ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; clock_divider:clock_divider_0|counter[30] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 0.979      ;
; 0.963 ; clock_divider:clock_divider_0|s_out       ; clock_divider:clock_divider_0|s_out       ; clock_divider:clock_divider_0|s_out ; i_CLK_board ; 0.000        ; 2.373      ; 3.801      ;
; 1.026 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[1]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.296      ;
; 1.029 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; clock_divider:clock_divider_0|counter[30] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.297      ;
; 1.030 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[2]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.299      ;
; 1.031 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.299      ;
; 1.032 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.300      ;
; 1.043 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.313      ;
; 1.045 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.313      ;
; 1.119 ; clock_divider:clock_divider_0|counter[15] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.386      ;
; 1.119 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.387      ;
; 1.120 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.388      ;
; 1.121 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.389      ;
; 1.121 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.389      ;
; 1.122 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[2]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.390      ;
; 1.124 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.392      ;
; 1.126 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.394      ;
; 1.127 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.395      ;
; 1.148 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.417      ;
; 1.150 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.418      ;
; 1.150 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.418      ;
; 1.151 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.419      ;
; 1.151 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.419      ;
; 1.152 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.420      ;
; 1.153 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.421      ;
; 1.154 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.422      ;
; 1.154 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.422      ;
; 1.166 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.434      ;
; 1.167 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.435      ;
; 1.174 ; clock_divider:clock_divider_0|counter[16] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.441      ;
; 1.186 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.453      ;
; 1.188 ; clock_divider:clock_divider_0|counter[14] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.455      ;
; 1.193 ; clock_divider:clock_divider_0|counter[22] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.460      ;
; 1.194 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.461      ;
; 1.194 ; clock_divider:clock_divider_0|s_out       ; clock_divider:clock_divider_0|s_out       ; clock_divider:clock_divider_0|s_out ; i_CLK_board ; -0.500       ; 2.373      ; 3.532      ;
; 1.241 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.509      ;
; 1.242 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.510      ;
; 1.243 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.511      ;
; 1.244 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.512      ;
; 1.246 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.514      ;
; 1.248 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.515      ;
; 1.249 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.517      ;
; 1.250 ; clock_divider:clock_divider_0|counter[21] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.517      ;
; 1.270 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.538      ;
; 1.270 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.538      ;
; 1.271 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.539      ;
; 1.271 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.539      ;
; 1.272 ; clock_divider:clock_divider_0|counter[10] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.540      ;
; 1.272 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.540      ;
; 1.273 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.541      ;
; 1.276 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.544      ;
; 1.276 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.544      ;
; 1.287 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.555      ;
; 1.288 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.556      ;
; 1.292 ; clock_divider:clock_divider_0|counter[13] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.559      ;
; 1.292 ; clock_divider:clock_divider_0|counter[12] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.559      ;
; 1.301 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.568      ;
; 1.308 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.575      ;
; 1.311 ; clock_divider:clock_divider_0|counter[14] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.071      ; 1.577      ;
; 1.315 ; clock_divider:clock_divider_0|counter[22] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.582      ;
; 1.316 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.583      ;
; 1.317 ; clock_divider:clock_divider_0|counter[20] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.072      ; 1.584      ;
; 1.357 ; clock_divider:clock_divider_0|counter[11] ; clock_divider:clock_divider_0|counter[11] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.625      ;
; 1.357 ; clock_divider:clock_divider_0|counter[21] ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.625      ;
; 1.360 ; clock_divider:clock_divider_0|counter[20] ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.628      ;
; 1.363 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.631      ;
; 1.364 ; clock_divider:clock_divider_0|counter[12] ; clock_divider:clock_divider_0|counter[12] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.073      ; 1.632      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; i_CLK_board                         ; -1.262 ; -17.378       ;
; clock_divider:clock_divider_0|s_out ; 0.307  ; 0.000         ;
+-------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+-------------------------------------+-------+---------------+
; Clock                               ; Slack ; End Point TNS ;
+-------------------------------------+-------+---------------+
; clock_divider:clock_divider_0|s_out ; 0.186 ; 0.000         ;
; i_CLK_board                         ; 0.303 ; 0.000         ;
+-------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; i_CLK_board                         ; -3.000 ; -45.688       ;
; clock_divider:clock_divider_0|s_out ; -1.000 ; -4.000        ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_CLK_board'                                                                                                                            ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.262 ; clock_divider:clock_divider_0|counter[31] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.035     ; 2.214      ;
; -1.249 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.035     ; 2.201      ;
; -1.246 ; clock_divider:clock_divider_0|counter[30] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.035     ; 2.198      ;
; -1.217 ; clock_divider:clock_divider_0|counter[22] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 2.168      ;
; -1.216 ; clock_divider:clock_divider_0|counter[20] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 2.167      ;
; -1.208 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.035     ; 2.160      ;
; -1.206 ; clock_divider:clock_divider_0|counter[21] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 2.157      ;
; -1.155 ; clock_divider:clock_divider_0|counter[18] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 2.106      ;
; -1.146 ; clock_divider:clock_divider_0|counter[16] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 2.097      ;
; -1.104 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.035     ; 2.056      ;
; -1.102 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 2.053      ;
; -1.098 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.035     ; 2.050      ;
; -1.096 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.035     ; 2.048      ;
; -1.071 ; clock_divider:clock_divider_0|counter[19] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 2.022      ;
; -1.048 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.999      ;
; -1.046 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.997      ;
; -1.037 ; clock_divider:clock_divider_0|counter[17] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.035     ; 1.989      ;
; -1.033 ; clock_divider:clock_divider_0|counter[12] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.983      ;
; -1.029 ; clock_divider:clock_divider_0|counter[14] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.979      ;
; -1.021 ; clock_divider:clock_divider_0|counter[11] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.971      ;
; -0.996 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.947      ;
; -0.991 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.942      ;
; -0.961 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.911      ;
; -0.960 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.911      ;
; -0.956 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.906      ;
; -0.954 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.035     ; 1.906      ;
; -0.951 ; clock_divider:clock_divider_0|counter[13] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.901      ;
; -0.945 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.896      ;
; -0.912 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.863      ;
; -0.908 ; clock_divider:clock_divider_0|counter[15] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.859      ;
; -0.905 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.855      ;
; -0.887 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.837      ;
; -0.885 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.835      ;
; -0.849 ; clock_divider:clock_divider_0|counter[10] ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.800      ;
; -0.841 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.791      ;
; -0.841 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.791      ;
; -0.840 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.790      ;
; -0.837 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.787      ;
; -0.836 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.786      ;
; -0.828 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.778      ;
; -0.827 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.778      ;
; -0.823 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.773      ;
; -0.823 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.773      ;
; -0.817 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.767      ;
; -0.815 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.765      ;
; -0.789 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.038     ; 1.738      ;
; -0.773 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.723      ;
; -0.773 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.723      ;
; -0.772 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.722      ;
; -0.770 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|s_out       ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.036     ; 1.721      ;
; -0.769 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.719      ;
; -0.769 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.719      ;
; -0.768 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.718      ;
; -0.765 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.715      ;
; -0.759 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.709      ;
; -0.758 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.708      ;
; -0.753 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.703      ;
; -0.752 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.702      ;
; -0.751 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.701      ;
; -0.750 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.700      ;
; -0.748 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.698      ;
; -0.746 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.696      ;
; -0.743 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.693      ;
; -0.721 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.671      ;
; -0.708 ; clock_divider:clock_divider_0|counter[11] ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.038     ; 1.657      ;
; -0.708 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.658      ;
; -0.705 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.655      ;
; -0.704 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.654      ;
; -0.702 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[16] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.652      ;
; -0.701 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.651      ;
; -0.701 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.651      ;
; -0.701 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.651      ;
; -0.700 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.650      ;
; -0.698 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.038     ; 1.647      ;
; -0.697 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.647      ;
; -0.697 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.647      ;
; -0.697 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[16] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.647      ;
; -0.691 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.641      ;
; -0.691 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.641      ;
; -0.687 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.637      ;
; -0.685 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.635      ;
; -0.684 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.634      ;
; -0.679 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.629      ;
; -0.677 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.627      ;
; -0.675 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[18] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.625      ;
; -0.672 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.622      ;
; -0.669 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.038     ; 1.618      ;
; -0.669 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[19] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.619      ;
; -0.656 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.038     ; 1.605      ;
; -0.653 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.603      ;
; -0.653 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.603      ;
; -0.645 ; clock_divider:clock_divider_0|counter[13] ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.038     ; 1.594      ;
; -0.640 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.590      ;
; -0.637 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[24] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.587      ;
; -0.637 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.587      ;
; -0.636 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.586      ;
; -0.633 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.583      ;
; -0.633 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.583      ;
; -0.633 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.583      ;
; -0.633 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board  ; i_CLK_board ; 1.000        ; -0.037     ; 1.583      ;
+--------+-------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:clock_divider_0|s_out'                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.307 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.643      ;
; 0.388 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.562      ;
; 0.391 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.559      ;
; 0.419 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.531      ;
; 0.427 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.523      ;
; 0.548 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.402      ;
; 0.557 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.393      ;
; 0.563 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.387      ;
; 0.591 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 1.000        ; -0.037     ; 0.359      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:clock_divider_0|s_out'                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.186 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.314      ;
; 0.210 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.331      ;
; 0.212 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.333      ;
; 0.220 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.341      ;
; 0.306 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.427      ;
; 0.320 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:3:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.443      ;
; 0.340 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:1:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.461      ;
; 0.397 ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:0:DFFx|tmp ; binary_counter:binary_counter_0|D_FF:\GEN_BLOX:2:DFFx|tmp ; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 0.000        ; 0.037      ; 0.518      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_CLK_board'                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.303 ; clock_divider:clock_divider_0|counter[15] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; clock_divider:clock_divider_0|counter[31] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; clock_divider:clock_divider_0|counter[17] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[1]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[2]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; clock_divider:clock_divider_0|counter[30] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; clock_divider:clock_divider_0|counter[10] ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.428      ;
; 0.326 ; clock_divider:clock_divider_0|s_out       ; clock_divider:clock_divider_0|s_out       ; clock_divider:clock_divider_0|s_out ; i_CLK_board ; 0.000        ; 1.095      ; 1.640      ;
; 0.453 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[2]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; clock_divider:clock_divider_0|counter[9]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[1]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.576      ;
; 0.464 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; clock_divider:clock_divider_0|counter[30] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; clock_divider:clock_divider_0|counter[8]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.589      ;
; 0.516 ; clock_divider:clock_divider_0|counter[15] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.035      ; 0.635      ;
; 0.516 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.636      ;
; 0.516 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; clock_divider:clock_divider_0|counter[29] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.638      ;
; 0.519 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[2]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; clock_divider:clock_divider_0|counter[7]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[3]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.642      ;
; 0.530 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; clock_divider:clock_divider_0|counter[28] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.652      ;
; 0.532 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.652      ;
; 0.534 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; clock_divider:clock_divider_0|counter[14] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; clock_divider:clock_divider_0|counter[16] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.657      ;
; 0.548 ; clock_divider:clock_divider_0|counter[22] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.668      ;
; 0.549 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.669      ;
; 0.552 ; clock_divider:clock_divider_0|counter[24] ; clock_divider:clock_divider_0|counter[26] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.672      ;
; 0.579 ; clock_divider:clock_divider_0|counter[21] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.699      ;
; 0.582 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.702      ;
; 0.582 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.702      ;
; 0.583 ; clock_divider:clock_divider_0|counter[1]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.703      ;
; 0.583 ; clock_divider:clock_divider_0|counter[27] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.703      ;
; 0.584 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[27] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.704      ;
; 0.584 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[29] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.704      ;
; 0.585 ; clock_divider:clock_divider_0|counter[5]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; clock_divider:clock_divider_0|counter[3]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[4]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.705      ;
; 0.587 ; clock_divider:clock_divider_0|counter[23] ; clock_divider:clock_divider_0|counter[28] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.707      ;
; 0.587 ; clock_divider:clock_divider_0|counter[25] ; clock_divider:clock_divider_0|counter[30] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.707      ;
; 0.588 ; clock_divider:clock_divider_0|counter[0]  ; clock_divider:clock_divider_0|counter[5]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.708      ;
; 0.591 ; clock_divider:clock_divider_0|counter[21] ; clock_divider:clock_divider_0|counter[21] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.037      ; 0.712      ;
; 0.596 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[7]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.716      ;
; 0.597 ; clock_divider:clock_divider_0|counter[11] ; clock_divider:clock_divider_0|counter[11] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.037      ; 0.718      ;
; 0.597 ; clock_divider:clock_divider_0|counter[10] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.717      ;
; 0.598 ; clock_divider:clock_divider_0|counter[26] ; clock_divider:clock_divider_0|counter[31] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.718      ;
; 0.599 ; clock_divider:clock_divider_0|counter[2]  ; clock_divider:clock_divider_0|counter[8]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[9]  ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.720      ;
; 0.600 ; clock_divider:clock_divider_0|counter[4]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; clock_divider:clock_divider_0|counter[13] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.721      ;
; 0.601 ; clock_divider:clock_divider_0|counter[12] ; clock_divider:clock_divider_0|counter[15] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.721      ;
; 0.603 ; clock_divider:clock_divider_0|counter[12] ; clock_divider:clock_divider_0|counter[12] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.037      ; 0.724      ;
; 0.603 ; clock_divider:clock_divider_0|counter[14] ; clock_divider:clock_divider_0|counter[17] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.035      ; 0.722      ;
; 0.603 ; clock_divider:clock_divider_0|counter[6]  ; clock_divider:clock_divider_0|counter[10] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.723      ;
; 0.605 ; clock_divider:clock_divider_0|counter[14] ; clock_divider:clock_divider_0|counter[14] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.037      ; 0.726      ;
; 0.607 ; clock_divider:clock_divider_0|counter[20] ; clock_divider:clock_divider_0|counter[20] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.037      ; 0.728      ;
; 0.614 ; clock_divider:clock_divider_0|counter[22] ; clock_divider:clock_divider_0|counter[25] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.734      ;
; 0.615 ; clock_divider:clock_divider_0|counter[22] ; clock_divider:clock_divider_0|counter[22] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.037      ; 0.736      ;
; 0.615 ; clock_divider:clock_divider_0|counter[20] ; clock_divider:clock_divider_0|counter[23] ; i_CLK_board                         ; i_CLK_board ; 0.000        ; 0.036      ; 0.735      ;
+-------+-------------------------------------------+-------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+--------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                     ; -4.195  ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:clock_divider_0|s_out ; -0.550  ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  i_CLK_board                         ; -4.195  ; 0.303 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                      ; -81.945 ; 0.0   ; 0.0      ; 0.0     ; -58.019             ;
;  clock_divider:clock_divider_0|s_out ; -1.263  ; 0.000 ; N/A      ; N/A     ; -5.948              ;
;  i_CLK_board                         ; -80.682 ; 0.000 ; N/A      ; N/A     ; -52.071             ;
+--------------------------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_CARRY_bcd        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Qs_bcd[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Qs_bcd[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Qs_bcd[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Qs_bcd[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_clk_DEBUG        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SEGDRIVER_bcd[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SEGDRIVER_bcd[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SEGDRIVER_bcd[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SEGDRIVER_bcd[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SEGDRIVER_bcd[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SEGDRIVER_bcd[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SEGDRIVER_bcd[6] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_SEGDRIVER_bcd[7] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_EN_bcd                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_LOAD_bcd              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_RST_bcd               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_Ds_bcd[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_Ds_bcd[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_Ds_bcd[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_Ds_bcd[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_CLK_board             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_CARRY_bcd        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Qs_bcd[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Qs_bcd[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Qs_bcd[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Qs_bcd[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_clk_DEBUG        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_SEGDRIVER_bcd[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_SEGDRIVER_bcd[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_SEGDRIVER_bcd[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_SEGDRIVER_bcd[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_SEGDRIVER_bcd[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_SEGDRIVER_bcd[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_SEGDRIVER_bcd[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_SEGDRIVER_bcd[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_CARRY_bcd        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Qs_bcd[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Qs_bcd[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Qs_bcd[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Qs_bcd[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_clk_DEBUG        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_SEGDRIVER_bcd[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_SEGDRIVER_bcd[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_SEGDRIVER_bcd[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_SEGDRIVER_bcd[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_SEGDRIVER_bcd[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_SEGDRIVER_bcd[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_SEGDRIVER_bcd[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_SEGDRIVER_bcd[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_CARRY_bcd        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Qs_bcd[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Qs_bcd[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Qs_bcd[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Qs_bcd[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_clk_DEBUG        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_SEGDRIVER_bcd[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_SEGDRIVER_bcd[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_SEGDRIVER_bcd[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_SEGDRIVER_bcd[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_SEGDRIVER_bcd[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_SEGDRIVER_bcd[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_SEGDRIVER_bcd[6] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_SEGDRIVER_bcd[7] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 12       ; 0        ; 0        ; 0        ;
; clock_divider:clock_divider_0|s_out ; i_CLK_board                         ; 1        ; 1        ; 0        ; 0        ;
; i_CLK_board                         ; i_CLK_board                         ; 944      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; 12       ; 0        ; 0        ; 0        ;
; clock_divider:clock_divider_0|s_out ; i_CLK_board                         ; 1        ; 1        ; 0        ; 0        ;
; i_CLK_board                         ; i_CLK_board                         ; 944      ; 0        ; 0        ; 0        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 40    ; 40   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                           ;
+-------------------------------------+-------------------------------------+------+-------------+
; Target                              ; Clock                               ; Type ; Status      ;
+-------------------------------------+-------------------------------------+------+-------------+
; clock_divider:clock_divider_0|s_out ; clock_divider:clock_divider_0|s_out ; Base ; Constrained ;
; i_CLK_board                         ; i_CLK_board                         ; Base ; Constrained ;
+-------------------------------------+-------------------------------------+------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; o_CARRY_bcd        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Qs_bcd[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Qs_bcd[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Qs_bcd[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Qs_bcd[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_clk_DEBUG        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; o_CARRY_bcd        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Qs_bcd[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Qs_bcd[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Qs_bcd[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Qs_bcd[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_SEGDRIVER_bcd[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_clk_DEBUG        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Dec 26 10:26:18 2019
Info: Command: quartus_sta bcd -c bcd
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'bcd.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_CLK_board i_CLK_board
    Info (332105): create_clock -period 1.000 -name clock_divider:clock_divider_0|s_out clock_divider:clock_divider_0|s_out
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.195             -80.682 i_CLK_board 
    Info (332119):    -0.550              -1.263 clock_divider:clock_divider_0|s_out 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 clock_divider:clock_divider_0|s_out 
    Info (332119):     0.760               0.000 i_CLK_board 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.071 i_CLK_board 
    Info (332119):    -1.487              -5.948 clock_divider:clock_divider_0|s_out 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.874
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.874             -69.124 i_CLK_board 
    Info (332119):    -0.436              -0.881 clock_divider:clock_divider_0|s_out 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 clock_divider:clock_divider_0|s_out 
    Info (332119):     0.703               0.000 i_CLK_board 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.071 i_CLK_board 
    Info (332119):    -1.487              -5.948 clock_divider:clock_divider_0|s_out 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.262             -17.378 i_CLK_board 
    Info (332119):     0.307               0.000 clock_divider:clock_divider_0|s_out 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clock_divider:clock_divider_0|s_out 
    Info (332119):     0.303               0.000 i_CLK_board 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -45.688 i_CLK_board 
    Info (332119):    -1.000              -4.000 clock_divider:clock_divider_0|s_out 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4775 megabytes
    Info: Processing ended: Thu Dec 26 10:26:20 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


