id	area	title	year	x	y	ix
2936501	EDA	a floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration	2015	-6.841675257056794	11.609048772645805	2936528
2937868	EDA	transient noise bounds using vectorless power grid verification	2015	-6.75225416901428	12.047536183040604	2937895
2938084	EDA	crosstalk reduction for vlsi	1997	-6.9753521755424766	11.976898291441405	2938111
2939626	EDA	threshold logic synthesis based on cut pruning	2015	-6.576043976403032	11.74098530322564	2939653
2941706	EDA	efficient routability checking for global wires in planar layouts	1997	-7.136527296796405	11.351338117160726	2941733
2943911	EDA	scheduling methods for asynchronous circuits with bundled-data implementations based on the approximation of start times	2007	-6.647351253902808	11.42295939533548	2943938
2946038	Logic	simultaneous floorplanning and resource binding: a probabilistic approach	2005	-6.766575141878028	11.783461963416618	2946065
2946660	EDA	a new statistical approach to timing analysis of vlsi circuits	1998	-6.397091445433933	11.747003427367522	2946687
2946801	EDA	first-order incremental block-based statistical timing analysis	2004	-6.522827268833313	11.957272327605677	2946828
2947772	EDA	multi-objective statistical yield enhancement using evolutionary algorithm	2008	-6.608997303019395	12.188042818592711	2947799
2949203	EDA	robust importance sampling for efficient sram yield analysis	2010	-6.526889412028488	12.142104860042815	2949230
2949819	EDA	the epsilon-approximation to discrete vt assignment for leakage power minimization	2009	-7.086335009078338	11.98995513217009	2949846
2949911	EDA	ordered coloring-based resource binding for datapaths with improved skew-adjustability	2011	-7.14095435066134	11.479447676345927	2949938
2952128	EDA	unification of scheduling, binding, and retiming to reduce power consumption under timings and resources constraints	2005	-6.875971434039418	11.688909301292744	2952155
2953135	EDA	finding deterministic solution from underdetermined equation: large-scale performance modeling by least angle regression	2009	-6.859588811174794	11.873266060458652	2953162
2953891	SE	consistent placement of macro-blocks using floorplanning and standard-cell placement	2002	-7.094678555658287	11.38282048608034	2953918
2955631	EDA	hardware-assisted simulated annealing with application for fast fpga placement	2003	-6.808377710075973	11.572553677692095	2955658
2958039	EDA	a routing system for mixed a/d standard cell lsis	1990	-7.206521111672496	11.978160138264814	2958066
2959198	EDA	tree restructuring approach to mapping problem in cellular-architecture fpgas	1995	-6.4955513388732395	11.878594213374829	2959225
2959502	EDA	cream: combined register and module assignment with floorplanning for low power datapath synthesis	2000	-6.691046692931996	12.168981239180894	2959529
2960341	EDA	logic synthesis for manufacturability considering regularity and lithography printability	2013	-6.457532298494887	11.98380547645974	2960368
2962267	EDA	fibonacci codes for crosstalk avoidance	2012	-6.335099616330607	11.775474845867254	2962294
2963584	EDA	domino logic synthesis minimizing crosstalk	2000	-7.0320469141051545	11.998335792699287	2963611
2967110	EDA	timing-constrained power minimization in vlsi circuits by simultaneous multilayer wire spacing	2015	-7.0864950391745465	12.077198393011413	2967137
2967242	EDA	design, synthesis and test of reversible circuits for emerging nanotechnologies	2012	-6.911741921963005	11.569316396868755	2967269
2970224	EDA	sat based timing analysis for fixed and rise/fall gate delay models	2012	-6.499057637976612	11.713206921811304	2970251
2970298	EDA	high-performance clock mesh optimization	2012	-7.030180803829326	12.19971088305991	2970325
2972343	EDA	an information theoretic framework to compute the max/min operations in parameterized statistical timing analysis	2009	-6.668564090619105	11.875651873192865	2972370
2972870	EDA	crosstalk-aware placement	2004	-6.860732547286808	12.108816657710113	2972897
2973524	EDA	crosstalk aware coupled line delay tree construction for on-chip interconnects	2011	-7.199639254644839	11.816993594318026	2973551
2974095	EDA	sequential delay budgeting with interconnect prediction	2003	-6.732410467288481	11.583074600217314	2974122
2977041	EDA	mitigating fpga interconnect soft errors by in-place lut inversion	2011	-6.881098990017363	12.032520060579694	2977068
2978144	EDA	analytical clustering score with application to postplacement register clustering	2016	-7.132796010413497	11.45246198576976	2978171
2982225	EDA	an elitist non-dominated sorting based genetic algorithm for simultaneous area and wirelength minimization in vlsi floorplanning	2008	-6.937771432513863	11.300223609595218	2982252
2982672	EDA	clustering for processing rate optimization	2005	-7.053183816736093	11.467005282713014	2982699
2983447	EDA	efficient pattern relocation for euv blank defect mitigation	2012	-6.630102720083608	11.856501083643279	2983474
2986307	EDA	placement-aware 3d floorplanning	2009	-6.904739042182663	11.799068572044838	2986334
2987157	EDA	lithography hotspot detection by two-stage cascade classifier using histogram of oriented light propagation	2017	-6.39591251152579	11.657690904399596	2987184
2990288	EDA	a technology-adaptive allocation of functional units and connections	1989	-6.819440764239642	11.663842417451733	2990315
2990310	EDA	critical path selection for delay test considering coupling noise	2008	-6.394529072289544	11.806055496408545	2990337
2991069	AI	study of regression methodologies on analog circuit design	2015	-6.3158723021256575	11.682813173886665	2991096
2992507	EDA	analog layout retargeting with process-variation-aware rule-based opc	2017	-6.3958078656534605	12.14823271556046	2992534
2993032	EDA	reticle floorplanning with guaranteed yield for multi-project wafers	2004	-6.919252659993094	11.777865103085235	2993059
2995376	EDA	thermal-aware floorplanning using genetic algorithms	2005	-6.687605663218867	12.026163138214812	2995403
2995572	EDA	cell swapping based migration methodology for analog and custom layouts	2008	-6.672709031112039	11.510286507107036	2995599
2998531	EDA	microarchitectural floorplanning under performance and thermal tradeoff	2006	-6.644009584806247	12.17756333008301	2998558
3000966	EDA	increasing em robustness of placement and routing solutions based on layout-driven discretization	2018	-6.911417824260707	11.57301210306473	3000993
3002262	EDA	optimal clock period fpga technology mapping for sequential circuits	1996	-6.748751368630465	11.310987539768114	3002289
3002302	EDA	optimal integer delay-budget assignment on directed acyclic graphs	2004	-7.010467845558449	11.379867853746823	3002329
3005813	EDA	mo-pack: many-objective clustering for fpga cad	2011	-6.288494349982077	11.82899558578099	3005840
3006020	EDA	improving the efficiency of monte carlo power estimation [vlsi]	2000	-6.363521999300527	11.94678765618197	3006047
3006863	Embedded	modeling qca defects at molecular-level in combinational circuits	2005	-6.994341004873357	11.979412893507535	3006890
3007212	EDA	robust estimation of timing yield with partial statistical information on process variations	2008	-6.682480027227354	11.94613119614644	3007239
3008544	PL	placement and routing program for master-slice lsi's	1976	-7.227748694332657	11.430166861861904	3008571
3008856	EDA	power optimal buffered clock tree design	1995	-7.151995432219478	12.055555792451715	3008883
3009677	EDA	block-level 3d ic design with through-silicon-via planning	2012	-7.1379357637565075	11.783410350432625	3009704
3009797	EDA	semi-individual wire-length prediction with application to logic synthesis	2006	-6.869005614174736	11.845541082935753	3009824
3010024	EDA	a synthesis approach for coarse-grained antifuse-based fpgas	2007	-6.97049184286601	11.512892936708427	3010051
3013875	EDA	performance driven placement technique based on collaboration of software and hardware	2005	-6.571006500626755	11.79297583807	3013902
3013881	EDA	comparison of binary and multivalued ics according to vlsi criteria	1988	-7.081747707664483	11.469912426089714	3013908
3014146	EDA	design closure driven delay relaxation based on convex cost network flow	2007	-7.211380310301328	11.386334889439649	3014173
3014327	EDA	partial connection-aware topology synthesis for on-chip cascaded crossbar network	2012	-7.1681322860664665	11.836984268825347	3014354
3014973	EDA	block based statistical timing analysis with extended canonical timing model	2005	-6.568061016175883	11.857143274306884	3015000
3015750	EDA	performance aware partitioning for 3d-socs	2012	-6.418937892147543	12.079634298399956	3015777
3016175	EDA	floorplan-driven high-level synthesis for distributed/shared-register architectures	2008	-6.491287990863505	11.68644700793932	3016202
3016784	EDA	optical lithography simulation with focus variation using wavelet transform	2010	-6.281294869361024	12.128154995967842	3016811
3017591	EDA	meshworks: a comprehensive framework for optimized clock mesh network synthesis	2010	-6.695807524462613	12.195059066072266	3017618
3018669	EDA	a heuristic scheduler for port-constrained floating-point pipelines	2013	-6.5793673629541205	11.46595543225434	3018696
3021651	EDA	fourier series approximation for max operation in non-gaussian and quadratic statistical static timing analysis	2012	-6.793813848532584	12.075712553147769	3021678
3022047	EDA	constraint driven i/o planning and placement for chip-package co-design	2006	-6.297738095075121	11.490812373949664	3022074
3022656	EDA	statistical timing analysis of flip-flops considering codependent setup and hold times	2008	-6.5367943657091025	12.122158434279322	3022683
3025281	Arch	the effect of spot defects on the parametric yield of long interconnection lines	1995	-6.911323437208292	11.6653543229365	3025308
3025560	EDA	co-learning bayesian model fusion: efficient performance modeling of analog and mixed-signal circuits using side information	2015	-6.596364768269843	11.964903883827033	3025587
3026345	EDA	the effect of placement on yield for standard cell designs	2000	-6.77404129104032	11.313392329234414	3026372
3026686	EDA	multi-frequency wrapper design and optimization for embedded cores under average power constraints	2005	-6.368752788501058	11.467920555022195	3026713
3027120	EDA	eco timing optimization using spare cells	2007	-7.2059265998182145	11.643360079943124	3027147
3028066	EDA	performance-driven analog placement considering monotonic current paths	2012	-7.038652698338749	11.509188856533484	3028093
3028122	EDA	designing a via-configurable regular fabric	2004	-6.895785960367883	11.81490829171709	3028149
3029759	EDA	criticality and sensitivity analysis for incremental performance optimization of asynchronous pipelines	2017	-6.641034132600947	11.82730765392924	3029786
3030011	EDA	ps-fpg: pattern selection based co-design of floorplan and power/ground network with wiring resource optimization	2010	-7.025298822876475	12.108006275178106	3030038
3031750	EDA	a method for efficient noc test scheduling using deterministic routing	2010	-6.3360678730203475	11.77254859518713	3031777
3035810	EDA	multilevel expansion-based vlsi placement with blockages	2004	-7.124725468783251	11.643888346824395	3035837
3037460	EDA	control signal aware slice-level window based legalization method for fpga placement (abstract only)	2014	-7.1843452041538205	11.652874713141534	3037487
3038200	EDA	automatic layout synthesis with astran applied to asynchronous cells	2014	-6.680027465643496	11.642127569138381	3038227
3039650	EDA	a procedure for placement of standard-cell vlsi circuits	1985	-6.633401215227125	11.445149750115547	3039677
3041246	EDA	performance-driven simultaneous placement and routing for fpga's	1998	-6.595941947646081	11.99786749545254	3041273
3042545	EDA	clock tree skew minimization with structured routing	2012	-7.014387537093517	12.139234511428766	3042572
3043125	EDA	accurate and efficient simulation of synchronous digital switching noise in systems on a chip	2005	-6.401484515050126	11.998489732058866	3043152
3044272	EDA	yield-driven iterative robust circuit optimization algorithm	2009	-6.644241113544315	11.8132281815621	3044299
3045340	EDA	a timing-aware probabilistic model for single-event-upset analysis	2006	-6.389807905652571	12.171651871357856	3045367
3046439	EDA	a new statistical timing analysis using gaussian mixture models for delay and slew propagated together	2009	-6.6030690693605685	12.006647021055196	3046466
3046524	EDA	exploring fpga technology mapping for fracturable lut minimization	2011	-6.651228310567747	11.684356900914777	3046551
3047303	EDA	unified adaptivity optimization of clock and logic signals	2007	-7.051273079124098	11.77650638899332	3047330
3050801	EDA	circuit sizing method under delay constraint	2006	-6.564924270971682	11.648000886357002	3050828
3051783	EDA	a compact layout technique for reducing switching current effects in high speed circuits	2001	-6.355976861362599	12.033010523463185	3051810
3055511	EDA	an o(n) algorithm for width determination of power/ground routes for vlsi circuits	1986	-7.143499702985004	11.624679210354287	3055538
3055890	EDA	an enhanced bsa for floorplanning	2006	-7.06637749085459	12.16967947872819	3055917
3057097	EDA	simultaneous short-path and long-path timing optimization for fpgas	2004	-6.726983788191857	12.219352265089256	3057124
3058661	EDA	i/o pad assignment based on the circuit structure	1991	-7.146071818088343	12.037008982852285	3058688
3060598	EDA	multiple-valued logic circuits design using negative differential resistance devices	2007	-6.4535773123103555	11.437266435907212	3060625
3062007	EDA	champ: chip floor plan for hierarchical vlsi layout design	1985	-6.893262804703022	11.457355395528126	3062034
3062802	EDA	hs3-dpg: hierarchical simulation for 3-d p/g network	2015	-6.529647031987452	11.907877494060529	3062829
3063112	EDA	global placement techniques for vlsi physical design automation	2002	-6.445615819743245	12.145244274564021	3063139
3064772	EDA	chip-planning, placement, and global routing of macro/custom cell integrated circuits using simulated annealing	1988	-7.194034841854	11.563229002239936	3064799
3065021	EDA	switching activity estimation of large circuits using multiple bayesian networks	2002	-6.337922159884865	11.379048050866876	3065048
3065236	EDA	fast monte carlo estimation of timing yield: importance sampling with stochastic logical effort (isle)	2007	-6.360635011631273	11.986907744395895	3065263
3065466	EDA	memory-efficient interconnect optimization	2001	-6.80995971877955	11.479725500377278	3065493
3065554	EDA	a spacing algorithm for performance enhancement and cross-talk reduction	1993	-7.166236926703259	12.032450661180285	3065581
3065896	EDA	binning optimization for transparently-latched circuits	2011	-6.929083941306131	11.668484519711328	3065923
3066210	EDA	ultra-fast variability-aware optimization of mixed-signal designs using bootstrapped kriging	2015	-6.321287040215188	11.418673339452054	3066237
3066628	EDA	parametric yield formulation of mos ic's affected by mismatch effect	1999	-6.583339880391642	12.241288824502327	3066655
3069313	EDA	speed: fast and efficient timing driven placement	1995	-7.175224668877786	11.768152660027654	3069340
3070097	EDA	chebyshev affine-arithmetic-based parametric yield prediction under limited descriptions of uncertainty	2008	-6.638038856134132	12.05186476885164	3070124
3070361	EDA	efficient synthesis of networks on chip	2003	-6.9228408811471525	11.539297144536755	3070388
3071947	EDA	effective acceleration of iterative slack distribution process	2007	-6.30359181838491	11.377183589381676	3071974
3076743	EDA	a timing analysis algorithm for circuits with level-sensitive latches	1994	-6.450869308325955	11.633432466226411	3076770
3077177	EDA	optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm vlsi	2017	-7.122923399314975	12.112375162425515	3077204
3077286	EDA	triangle-based process hotspot classification with dummification in euvl	2014	-6.305738897368356	11.706757667143618	3077313
3082927	EDA	an optimal resource binding algorithm with inter-transition switching activities for low power	2009	-6.901108867764022	11.405157892462823	3082954
3084262	EDA	an efficient hamiltonian-cycle power-switch routing for mtcmos designs	2012	-7.024319885725691	12.149170824567433	3084289
3086106	EDA	routing-architecture-aware analytical placement for heterogeneous fpgas	2015	-6.755001060038018	12.049362683844281	3086133
3086824	EDA	a new genetic design for error correcting code for power minimization	2008	-6.384388517204068	11.908501624794715	3086851
3087576	EDA	faster power estimation of cmos designs using vector compaction - a fractal approach	2003	-6.52109048438822	12.193873869645493	3087603
3087897	EDA	technology mapping for minimizing gate and routing area	1998	-7.162361361011125	11.7672241714792	3087924
3088019	Vision	a network flow approach to the reconfiguration of vlsi arrays	1991	-7.170068721476983	11.634614573113215	3088046
3093336	EDA	scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction	2004	-6.392740312162307	12.046126215220456	3093363
3094572	EDA	efficient analog circuit optimization using sparse regression and error margining	2016	-6.526920721878049	11.89870596528511	3094599
3097565	EDA	domino logic synthesis based on implication graph	2002	-6.750063169446518	11.915046007346614	3097592
3098683	Arch	integer linear programming method for spatial temporal mapping of the viterbi decoder	2006	-6.614396203944772	11.421969337229084	3098710
3099675	EDA	integrated circuit design optimization using a sequential strategy	1992	-6.592239161370232	11.298458372926035	3099702
3101570	EDA	a statistical performance simulation methodology for vlsi circuits	1998	-6.420573955981617	11.952474671843422	3101597
3101994	Vision	on mixture density and maximum likelihood power estimation via expectation-maximization	2000	-6.3118351557332195	11.598857680460654	3102021
3102022	EDA	a method to speed up vlsi hierarchical physical design in floorplanning	2017	-6.549002850055776	11.476312384802648	3102049
3103141	EDA	buffer insertion with accurate gate and interconnect delay computation	1999	-6.9088735082715855	11.931214923440194	3103168
3103319	EDA	min/max on-chip inductance models and delay metrics	2001	-6.98688720663378	12.064502634462357	3103346
3103579	EDA	tsvs-aware floorplanning for 3d integrated circuit	2013	-6.822425663501762	12.204212020738721	3103606
3103955	EDA	an efficient prediction framework for multi-parametric yield analysis under parameter variations	2016	-6.5869692692952775	12.195061198226027	3103982
3108869	EDA	low power synthesis of dual threshold voltage cmos vlsi circuits	1999	-6.301936306827207	11.838102272043404	3108896
3111564	EDA	modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits	2006	-6.575861742013951	12.203741393823016	3111591
3112006	Vision	on implementing large binary tree architectures in vlsi and wsi	1989	-6.595488103466302	12.104902815160726	3112033
3113314	EDA	optimal reliable crosstalk-driven interconnect optimization	2000	-7.05599513220976	12.08804032485914	3113341
3113790	EDA	fast multi-domain clock skew scheduling for peak current reduction	2006	-6.91439846494773	11.30127591433918	3113817
3115757	EDA	technology mapping with crosstalk noise avoidance	2010	-7.056274686017537	11.941642082658413	3115784
3116297	EDA	rpack: routability-driven packing for cluster-based fpgas	2001	-7.119291906852548	11.666209579664404	3116324
3117751	EDA	fast statistical analysis of rc nets subject to manufacturing variabilities	2011	-6.72514852108784	11.857561447532909	3117778
3120515	EDA	design and application of an optimizing xrom silicon compiler	1989	-6.93792678519841	11.765849962604005	3120542
3122464	EDA	accurate statistical analysis of a differential low noise amplifier using a combined spice-field solver approach	2008	-6.4637742604591875	12.185309667495739	3122491
3124879	EDA	efficient critical area algorithms and their application to yield improvement and test strategies	1994	-6.296597428758672	11.480165260393665	3124906
3126753	EDA	binning optimization based on ssta for transparently-latched circuits	2009	-6.932134130348773	11.670845463208297	3126780
3129370	EDA	register binding for clock period minimization	2006	-6.7149798452800855	11.828028031009406	3129397
3129763	EDA	interconnect matching design rule inferring and optimization through correlation extraction	2006	-6.878821949275412	11.44819936502091	3129790
3134122	EDA	determination of worst-case aggressor alignment for delay calculation	1998	-6.455772715781088	12.219846790410116	3134149
3134828	EDA	a comparison of various terminal-gate relationships for interconnect prediction in vlsi circuits	2003	-6.966721877667765	11.630223817448675	3134855
3135003	EDA	redundant-via-aware eco routing	2014	-7.140903272767643	11.59633490362364	3135030
3136897	EDA	hierarchical interconnection structures for field programmable gate arrays	1997	-7.109495628410692	11.411373294361667	3136924
3138321	EDA	machine-learning based congestion estimation for modern fpgas	2018	-6.905699100747457	11.568693459514346	3138348
3138349	EDA	mixed-cell-height standard cell placement legalization	2017	-7.133745884546436	11.706309849466527	3138376
3139279	EDA	statistical run-time verification of analog circuits in presence of noise and process variation	2013	-6.6484501492870764	12.14467448472444	3139306
3139855	EDA	placement for large-scale floating-gate field-programable analog arrays	2006	-6.836209465221097	11.929463617405373	3139882
3141667	EDA	feasible aggressor-set identification under constraints for maximum coupling noise	2009	-6.511029584296183	11.374434601040198	3141694
3143207	PL	gate-size selection for standard cell libraries	1998	-6.722511246546213	11.797312724345975	3143234
3143471	EDA	register binding and port assignment for multiplexer optimization	2004	-6.946537811683744	11.745507888765955	3143498
3144984	EDA	refinements of rent's rule allowing accurate interconnect complexity modeling	2001	-6.607600619445237	11.4153049513074	3145011
3145206	EDA	delay and area optimization in standard-cell design	1990	-6.9591212336256065	11.446238756328864	3145233
3147112	EDA	discrete sizing for leakage power optimization in physical design: a comparative study	2012	-6.50529872755417	12.146667233959295	3147139
3147138	EDA	routing techniques for gate array	1983	-7.040737797404376	11.410521242032425	3147165
3147508	EDA	a novel and efficient timing-driven global router for standard cell layout design based on critical network concept	2002	-7.140475344192952	11.61609417430125	3147535
3148072	EDA	"""low power technology mapping for lut based fpga """"a genetic algorithm approach"""""""	2003	-6.5442514903677225	11.28788942710042	3148099
3148361	EDA	a robust finite-point based gate model considering process variations	2007	-6.66692487394179	12.083945833713312	3148388
3149228	EDA	graph-based transistor network generation method for supergate design	2016	-6.716182007704152	11.418692329941091	3149255
3152035	EDA	layer-aware design partitioning for vertical interconnect minimization	2011	-7.116881981525464	11.90414174887875	3152062
3153338	EDA	milp-based optimization of 2-d block masks for timing-aware dummy segment removal in self-aligned multiple patterning layouts	2017	-7.199171066314584	12.122137960068503	3153365
3156288	EDA	an integrated-spreading-based macro-refining algorithm for large-scale mixed-size circuit designs	2017	-7.124013478813497	11.735834480257129	3156315
3156631	EDA	lithography-aware layout compaction	2012	-6.670718485807782	11.491386924437876	3156658
3164850	EDA	reducing crosstalk noise in high speed fpgas	2004	-6.82541866209433	12.140263645883696	3164877
3166857	EDA	structural planning of 3d-ic interconnects by block alignment	2014	-7.0644017737049785	11.731441824057514	3166884
3167504	EDA	statistical rare-event analysis and parameter guidance by elite learning sample selection	2016	-6.394485082334449	12.05927939510411	3167531
3167608	EDA	spock: static performance analysis and deadlock verification for efficient asynchronous circuit synthesis	2015	-6.477746445340513	11.680035723210485	3167635
3168578	EDA	optimum probability model selection using akaike's information criterion for low power applications	2000	-6.504393050290563	11.813822462123875	3168605
3169714	EDA	novel pin assignment algorithms for components with very high pin counts	2008	-7.051814550783195	11.548354664813301	3169741
3170484	EDA	layout driven technology mapping	1991	-6.70687173578087	11.562511777049368	3170511
3170585	EDA	improved algorithms for low power multiplexor decomposition	2005	-6.846733904312785	12.025756937650645	3170612
3172576	EDA	statistical timing analysis with path reconvergence and spatial correlations	2006	-6.460638491257798	11.776813041605866	3172603
3174068	EDA	exploring feasibilities of symmetry islands and monotonic current paths in slicing trees for analog placement	2014	-7.1879463642805	11.453319735511293	3174095
3174320	EDA	fanout-tree restructuring algorithm for post-placement timing optimization	1995	-7.139959810158464	11.420483449842664	3174347
3176443	EDA	optimal module implementation and its application to transistor placement	1991	-7.199477033317512	11.528412139260373	3176470
3177309	EDA	global and local congestion optimization in technology mapping	2003	-7.025546601657563	11.81659903558274	3177336
3179164	EDA	pyfs-a statistical optimization method for integrated circuit yield enhancement	1993	-6.340123938134204	11.29758292688638	3179191
3179272	EDA	reconditioning: a framework for automatic power optimization of qdi circuits	2017	-6.553080257828188	11.703890766030975	3179299
3180684	EDA	rapid and reliable routability estimation for fpgas	2002	-7.1032684016039065	11.80790128521411	3180711
3181345	EDA	a fast register scheduling approach to the architecture of multiple clocking domains	2007	-6.884646842499777	11.312942103335773	3181372
3181589	EDA	identifying redundant inter-cell margins and its application to reducing routing congestion	2015	-6.9291595828097705	12.080148594913508	3181616
3186225	EDA	a high-performance droplet router for digital microfluidic biochips	2008	-7.1860685478642345	11.796247785612913	3186252
3187240	EDA	fast simulation-based verification of rc power grids	2016	-6.572519122971403	12.007862529828564	3187267
3189138	DB	making fast buffer insertion even faster via approximation techniques	2005	-7.07429166808125	11.497780522687433	3189165
3189966	EDA	slack matching quasi delay-insensitive circuits	2006	-6.677954527258012	11.405172642791431	3189993
3192507	EDA	area optimization of resilient designs guided by a mixed integer geometric program	2016	-6.803162822379493	11.687796834092856	3192534
3198457	EDA	delay minimization and technology mapping of two-level structures and implementation using clock-delayed domino logic	2000	-6.844920723279387	11.902776896197881	3198484
3198567	EDA	wt-cts: incremental delay balancing using parallel wiring type for cts	2017	-6.930864797175071	12.063124740655189	3198594
3200259	EDA	efficient placement algorithms optimizing delay for high-speed ecl masterslice lsi's	1986	-6.6583840116970805	11.96497449496747	3200286
3201048	EDA	hpex: a hierarchical parasitic circuit extractor	1987	-6.848355303721447	11.334958065375268	3201075
3201181	EDA	efficient minarea retiming of large level-clocked circuits	1998	-7.083511710756099	11.309623925169165	3201208
3201205	EDA	placement for reliability and routability of convectively cooled pwbs	1990	-7.198536784288622	11.81934514120857	3201232
3201569	EDA	cell matrix methodologies for integrated circuit design	1990	-6.596486640256106	11.419865953769385	3201596
3202934	EDA	robust wiring networks for dfy considering timing constraints	2007	-7.0704629365952725	11.62513231861676	3202961
3205907	EDA	fa-stac: an algorithmic framework for fast and accurate coupling aware static timing analysis	2011	-6.641500768150745	11.889609984972074	3205934
3207302	EDA	crosstalk minimization in logic synthesis for plas	2006	-6.408319110046837	11.423375804495494	3207329
3207767	EDA	a proposal for routing-based timing-driven scan chain ordering	2003	-6.912129437389286	11.665259007158305	3207794
3207811	EDA	scan shift power reduction by gating internal nodes	2010	-6.5385665193625435	12.041087521142114	3207838
3208712	EDA	an efficient optimal clock network buffer sizing with slew consideration	2017	-6.967459354243717	12.17747342776635	3208739
3210775	EDA	minimum padding to satisfy short path constraints	1993	-6.802795702243223	11.405440600183995	3210802
3213120	Arch	an efficient algorithm for simultaneous wire permutation, inversion, and spacing	2005	-7.180034731279807	11.785493240796823	3213147
3219167	EDA	new block-based statistical timing analysis approaches without moment matching	2007	-6.743866722453944	12.186774434676373	3219194
3219578	EDA	incremental layout placement modification algorithms	1996	-7.130254343371817	11.348101568210936	3219605
3220581	EDA	cusnoc: fast full-chip custom noc generation	2013	-7.140193766768233	11.776906302532167	3220608
3223374	EDA	wrapper design for embedded core test	2000	-6.472819719293691	11.53862895526768	3223401
3226351	EDA	local transformation techniques for multi-level logiccircuits utilizing circuit symmetries for power reduction	1998	-6.6869436948580825	12.168480781117678	3226378
3229969	EDA	postroute gate sizing for crosstalk noise reduction	2003	-6.275127628386094	11.490712311782278	3229996
3231835	EDA	scheduling with soft constraints	2009	-6.832252352192527	11.75940131847786	3231862
3233035	EDA	whitespace-aware tsv arrangement in 3-d clock tree synthesis	2013	-7.208200072744429	12.16263016968993	3233062
3233136	EDA	application of statistical design and response surface methods to computer-aided vlsi device design ii. desirability functions and taguchi methods	1991	-6.462764962861183	11.88327167379179	3233163
3233339	EDA	synchronization of pipelines	1993	-6.897303107222239	11.675044864395733	3233366
3237919	EDA	a linear time algorithm for timing directed circuit optimizations	1994	-6.7307851607134745	11.967748454851716	3237946
3238778	EDA	parameterized macromodeling for analog system-level design exploration	2007	-6.614448846577184	11.512177952647313	3238805
3239008	EDA	skew control methodology for useful-skew implementation	2016	-6.967605571711703	11.535649019573967	3239035
3239027	EDA	pcube: a performance driven placement algorithm for low power designs	1993	-7.0820275260217365	11.745389594494188	3239054
3240168	Robotics	adaptive optical proximity correction using an optimization method	2007	-6.578746937428233	11.43190792445934	3240195
3240404	EDA	speeding up pipelined circuits through a combination of gate sizing and clock skew optimization	1995	-6.501953641036227	11.7547193115441	3240431
3241202	EDA	lagrangian relaxation-based discrete gate sizing for leakage power minimization	2012	-7.01827064430992	12.036179943023324	3241229
3245007	Logic	lower and upper bounds an the switching activity in scheduled data flow graphs	1999	-6.928276874679399	11.677354847515225	3245034
3245461	EDA	definition of an innovative filling structure for digital blocks : the dfm filler cell	2009	-6.941826839153012	12.202360338784725	3245488
3245955	Arch	processing rate optimization by sequential system floorplanning	2006	-6.787041787045559	11.576218958097938	3245982
3246271	EDA	efficient performance modeling of analog integrated circuits via kernel density based sparse regression	2016	-6.740674486231892	11.961161985491314	3246298
3246628	EDA	a fast discrete placement algorithm for fpgas	2012	-6.937391568790933	11.308509859497276	3246655
3247195	EDA	phantom redundancy: a register transfer level technique for gracefully degradable data path synthesis	2002	-6.272762631304572	12.035034575529506	3247222
3248522	EDA	technology-dependent logic optimization	2015	-6.41943125338847	11.840729092539569	3248549
3251152	EDA	efficient importance sampling for high-sigma yield analysis with adaptive online surrogate modeling	2013	-6.520701704267794	12.161882482013464	3251179
3252811	EDA	incremental criticality and yield gradients	2008	-6.337075104027869	11.376333429229	3252838
3253035	EDA	vector generation for maximum instantaneous current through supply lines for cmos circuits	1997	-6.514181688869059	11.628868058613675	3253062
3256255	EDA	blockage and voltage island-aware dual-vdd buffered tree construction under fixed buffer locations	2008	-7.127305928678798	12.232055402619698	3256282
3257766	EDA	generating routing-driven power distribution networks with machine-learning technique	2017	-6.9507548372156505	11.899831630729633	3257793
3261074	EDA	estimation of maximum current envelope for power bus analysis and design	1998	-6.446214614232618	11.51630360368808	3261101
3261253	EDA	simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing	2001	-6.428468744304831	11.432887308415227	3261280
3261985	Vision	a fast and robust failure analysis of memory circuits using adaptive importance sampling method	2018	-6.464222440605832	12.107715229079034	3262012
3262008	EDA	an optimal algorithm for sizing sequential circuits for industrial library based designs	2008	-6.857633205633607	11.634620752954246	3262035
3262158	EDA	net clustering based constructive and iterative improvement approaches for macro-cell placement	2004	-7.223916107401174	11.7494537058212	3262185
3262845	EDA	improved wire length-driven placement technique for minimizing wire length, area and timing	2017	-7.079312903632933	11.583385790777571	3262872
3266086	EDA	local congestion and blockage aware routability analysis using adaptive flexible modeling	2016	-7.059091651962918	11.885675308665705	3266113
3266163	EDA	redundant-wires-aware eco timing and mask cost optimization	2010	-7.142240498763501	11.968349349076115	3266190
3266337	EDA	timing-aware cell layout de-compaction for yield optimization by critical area minimization	2007	-7.148214112797923	11.570714925245221	3266364
3267461	EDA	timing optimization by gate resizing and critical path identification	1993	-6.849598898899774	11.932890936544824	3267488
3269041	EDA	high performance source optimization using a gradient-based method in optical lithography	2010	-6.783387729574828	12.021450014248641	3269068
3270145	Robotics	stochastic gradient descent for robust inverse photomask synthesis in optical lithography	2010	-6.609794417832326	12.18156354959076	3270172
3270787	EDA	accurate and analytical statistical spatial correlation modeling based on singular value decomposition for vlsi dfm applications	2010	-6.813380422329285	12.071045626741448	3270814
3271754	EDA	via-aware global routing for good vlsi manufacturability and high yield	2005	-7.160575963218075	11.792471375745457	3271781
3275369	EDA	par-popins: a timing-driven parallel placement method with the elmore delay model for row based vlsis	1997	-7.054562279900888	11.44004262715122	3275396
3279717	EDA	maximum multiplicity distributions (mmd)	2003	-6.880871958169986	11.726447953031135	3279744
3280801	EDA	robust optimization of test-architecture designs for core-based socs	2013	-6.541522207832067	12.047458875316908	3280828
3282566	EDA	area oriented pass-transistor logic synthesis using buffer elimination and layout compaction	2008	-6.651647483204331	12.049650791019983	3282593
3282709	EDA	statistical timing analysis with correlated non-gaussian parameters using independent component analysis	2006	-6.762142664211235	12.079691623572144	3282736
3289972	EDA	statistical timing verification for transparently latched circuits	2006	-6.409648131147161	11.904268761183438	3289999
3290904	EDA	statistical rare event analysis using smart sampling and parameter guidance	2015	-6.421609733652525	12.081644917910907	3290931
3293218	EDA	a mapping algorithm for defect-tolerance of reconfigurable nano-architectures	2005	-6.384518357820804	11.596267795609801	3293245
3293454	ECom	gate resizing to reduce power consumption	2002	-7.134055128475058	11.779147955525133	3293481
3295508	EDA	estimation of power sensitivity in sequential circuits with power macromodeling application	1998	-6.499015922786152	12.197450787019136	3295535
3295534	EDA	thermal aware fprm based and-xor network synthesis of logic circuits	2015	-6.681257055884483	11.965307165598118	3295561
3295922	EDA	efficient performance modeling via dual-prior bayesian model fusion for analog and mixed-signal circuits	2016	-6.609701147590853	11.9238484962816	3295949
3295975	EDA	lp based cell selection with constraints of timing, area, and power consumption	1994	-6.742845245420423	11.524139570275318	3296002
3298725	EDA	generic integer linear programming formulation for 3d ic partitioning	2009	-6.63225896701992	11.930473917196279	3298752
3301088	EDA	scan based process parameter estimation through path-delay inequalities	2010	-6.4604779504194125	12.022990829869704	3301115
3301686	EDA	an integrated layout-synthesis approach for analog ics	2008	-6.50637375436316	11.985712963851745	3301713
3302930	EDA	power-up delay for retiming digital circuits	1995	-6.341348637902428	11.570940602591927	3302957
3303786	EDA	toward efficient spatial variation decomposition via sparse regression	2011	-6.768804720605985	12.07327264737116	3303813
3309077	EDA	regularity-oriented analog placement with diffusion sharing and well island generation	2010	-7.025301795648267	11.435011581531414	3309104
3312502	EDA	co-synthesis of data paths and clock control paths for minimum-period clock gating	2013	-6.771429923291199	12.021383794747225	3312529
3315095	EDA	a fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming	2006	-7.197547667421577	11.97514996991976	3315122
3315366	EDA	multi-step approach for thermal optimization of 3d-ic and package	2011	-6.318377602287635	11.667728459195347	3315393
3315857	EDA	post-silicon performance modeling and tuning of analog/mixed-signal circuits via bayesian model fusion	2012	-6.318204490011969	12.115646721449599	3315884
3318699	EDA	fast and accurate estimation of floorplans in logic/high-level synthesis	2000	-6.770486274120897	11.989280379767564	3318726
3319312	EDA	power/area/delay aware fsm synthesis and optimization	2005	-6.5726912979361165	11.345470028440076	3319339
3320909	EDA	a heuristic for clock selection in high-level synthesis	2002	-6.713844728425398	11.677106773801114	3320936
3322599	EDA	bipartitioning and encoding in low-power pipelined circuits	2005	-6.977200921916275	12.110181775190087	3322626
3324082	EDA	post-placement lithographic hotspot detection and removal in one-dimensional gridded designs	2012	-6.655598078476889	11.798500787775607	3324109
3324515	EDA	computing the entire active area/power consumption versus delay tradeoff curve for gate sizing with a piecewise linear simulator	1996	-6.983655353605074	11.479424289677935	3324542
3324786	EDA	statistical criticality computation using the circuit delay	2014	-6.322492005701271	11.314189188344088	3324813
3324858	EDA	topological characteristics of logic networks generated by a graph-based methodology	2016	-6.676099691562112	11.533979956302968	3324885
3328805	EDA	cohesive techniques for cell layout optimization supporting 2d metal-1 routing completion	2018	-7.132912189850599	11.62334630677875	3328832
3329073	EDA	bayesian virtual probe: minimizing variation characterization cost for nanoscale ic technologies via bayesian inference	2010	-6.508480610294095	12.174723130313845	3329100
3329688	Embedded	sic pair generation in optimal time using rotatable counters	2017	-6.8138065444019995	11.44989337594996	3329715
3330182	EDA	an efficient non-gaussian sampling method for high sigma sram yield analysis	2018	-6.666646996986161	12.103524681642751	3330209
3335593	EDA	partitioning-based wirelength estimation technique for y-routing	2012	-7.088104238708548	11.422255420552144	3335620
3338545	EDA	design space exploration of rtl datapaths using rent parameter based stochastic wirelength estimation	2006	-6.3381899118786915	12.240634471459085	3338572
3338783	EDA	a nonlinear programming based power optimization methodology for gate sizing and voltage selection	2005	-7.020349600014829	12.16858178349587	3338810
3339241	HCI	an effectiveness-oriented greedy heuristic for padding short paths in ultra-low supply voltage designs	2018	-6.6688309569758175	11.577227208241078	3339268
3341403	EDA	no-break dynamic defragmentation of reconfigurable devices	2008	-7.015165065169574	11.402825478129131	3341430
3341443	EDA	low-power state assignment targeting two- and multilevel logic implementations	1998	-6.272908085856033	11.414795495407953	3341470
3341587	EDA	early planning for rt-level delay insertion during clock skew-aware register binding	2011	-6.425290766410219	11.91634292782134	3341614
3341690	EDA	buffer planning based on block exchanging	2006	-7.0676287740052715	11.70281571702546	3341717
3343201	EDA	on whitespace and stability in physical synthesis	2006	-7.229280215136889	11.641453562527929	3343228
3343243	EDA	novel spare tsv deployment for 3-d ics considering yield and timing constraints	2015	-6.981171202297987	11.79252377392893	3343270
3344534	EDA	the retiming of single-phase clocked circuits containing level-sensitive latches	1999	-7.0326921803635765	11.570985926011758	3344561
3345380	EDA	hierarchical placement for large-scale fpaa	2005	-6.826762195203968	11.817183887301931	3345407
3347359	EDA	power-time tradeoff in test scheduling for socs	2003	-6.393496294492401	12.191435496086536	3347386
3347514	EDA	non-gaussian statistical timing analysis using second-order polynomial fitting	2008	-6.8027549082884144	12.13979054418396	3347541
3347929	Arch	reticle floorplanning and wafer dicing for multiple project wafers	2005	-6.8778257939026215	11.690905566575706	3347956
3351248	Arch	"""design and analysis of """"tree+local meshes"""" clock architecture"""	2007	-7.146010420500753	11.837982795369205	3351275
3351657	EDA	a heuristic path selection method for small delay defects test	2014	-6.305629808570617	11.508976471840114	3351684
3352386	EDA	performance-driven multi-level clustering with application to hierarchical fpga mapping	2001	-6.956448344691071	11.50417069923753	3352413
3353929	EDA	simultaneous fu and register binding based on network flow method	2008	-6.644784364612288	11.729039426365704	3353956
3354211	EDA	clock schedule verification under process variations	2004	-6.4095197915723405	11.98534961857686	3354238
3361199	EDA	simultaneous floorplanning and buffer block planning	2003	-6.879096790396007	11.837900874864768	3361226
3362952	EDA	an efficient transistor folding algorithm for row-based cmos layout design	1997	-7.144435242265749	11.589485512925734	3362979
3365916	EDA	pre-layout prediction of interconnect manufacturability	2001	-6.746106343673032	12.214190946970568	3365943
3365963	EDA	generalized delay optimization of resistive interconnections through an extension of logical effort	1993	-6.98335891443084	12.027677469427928	3365990
3366157	EDA	liquid: fast placement prototyping through steepest gradient descent movement	2016	-6.90149418784798	11.365136908892591	3366184
3366468	EDA	high performance clock routing in x-architecture	2006	-7.181946094479057	12.022555881407476	3366495
3366703	EDA	efficient trimmed-sample monte carlo methodology and yield-aware design flow for analog circuits	2012	-6.462491028456192	12.008932448255287	3366730
3367510	Arch	estimating the probability density function of critical path delay via partial least squares dimension reduction	2011	-6.389588382241344	11.763078253964826	3367537
3368118	EDA	minimization of chip size and power consumption of high-speed vlsi buffers	1997	-7.001602016592307	11.971167437642185	3368145
3368238	EDA	wotan: evaluating fpga architecture routability without benchmarks	2018	-6.82971382384602	11.916695280717766	3368265
3368536	EDA	leakage power minimization for the synthesis of parallel multiplier circuits	2004	-6.339149653529964	12.171175571066295	3368563
3371117	EDA	an efficient, scalable hardware engine for boolean satisfiability	2006	-6.621688549064447	11.323146938918894	3371144
3371517	EDA	analog layout retargeting with process-variation-aware hybrid opc	2018	-6.3775426934160775	12.149723004264045	3371544
3373195	EDA	multimode power modeling and maximum-likelihood estimation	2004	-6.386801220592033	12.072982968324526	3373222
3373352	EDA	convex delay models for transistor sizing	2000	-7.005224533847723	11.292110905515502	3373379
3375530	EDA	library-based illumination synthesis for critical cmos patterning	2013	-6.355335354690022	11.939899933601534	3375557
3375710	EDA	the effect of post-layout pin permutation on timing	2005	-6.300509468937111	12.06412298217259	3375737
3376223	EDA	generating voltage drop aware current budgets for rc power grids	2016	-6.688867182191878	12.157101983469277	3376250
3377613	EDA	a hierarchical gate array architecture and design methodology	1985	-6.991240769279918	11.626810319477556	3377640
3377893	EDA	stac: statistical timing analysis with correlation	2004	-6.571129158677919	12.109668318376329	3377920
3380420	EDA	communication architecture synthesis of cascaded bus matrix	2007	-6.701052992055407	11.35041673555022	3380447
3381745	EDA	optimization for multiple patterning lithography with cutting process and beyond	2016	-6.877463043442905	11.920753834848645	3381772
3382362	EDA	adjustable delay buffer allocation under useful clock skew scheduling	2017	-7.169043122311014	11.767574110939254	3382389
3382565	EDA	routing architectures for hierarchical field programmable gate arrays	1994	-6.669869648320068	11.95907747265366	3382592
3384616	EDA	multi-objective circuit partitioning for cutsize and path-based delay minimization	2002	-7.156854255491417	11.558089219054082	3384643
3385585	EDA	multi-terrain partitioning and floor-planning for data-path chip (microprocessor) layout	1989	-6.788797623392485	11.675154267195165	3385612
3386246	EDA	transistor level automatic layout generator for non-complementary cmos cells	2007	-6.789995693093945	11.614001763022294	3386273
3389792	EDA	an analytical placer for mixed-size 3d placement	2010	-7.133383518176483	11.690040310099326	3389819
3391412	EDA	tsv placement and core mapping for 3d mesh based network-on-chip design using extended kernighan-lin partitioning	2015	-6.762406851999309	11.98578492950945	3391439
3394230	EDA	construction of latency-bounded clock trees	2016	-7.206248753072367	11.738690663391091	3394257
3395695	EDA	compression-relaxation: a new approach to performance driven placement for regular architectures	1994	-7.223821189474831	11.342850653030824	3395722
3395712	EDA	an efficient graph-based algorithm for esd current path analysis	2008	-6.8872656645525785	12.06158158602859	3395739
3398119	EDA	achieving the shortest clock period by inserting the minimum amount of delay	1994	-6.795121940806168	11.651669773722565	3398146
3401627	EDA	reducing fpga router run-time through algorithm and architecture	2011	-6.937935295170784	11.530621119294679	3401654
3401843	EDA	placement strategies for 2.5d fpga fabric architectures	2018	-6.517366237110168	12.117435851846054	3401870
3405421	EDA	efficient selection of critical paths for delay defects in the presence of process variations	2016	-6.2906054000504135	11.4373054217591	3405448
3406129	EDA	iccad-2017 cad contest in multi-deck standard cell legalization and benchmarks	2017	-7.16887449384655	11.62773210268876	3406156
3407333	EDA	subword switching activity minimization to optimize dynamic power consumption	2009	-6.321984982189125	11.966770948487945	3407360
3411427	Theory	test-access mechanism optimization for core-based three-dimensional socs	2010	-6.343916654134262	11.982263174169724	3411454
3416754	EDA	two approaches for timing-driven placement by lagrangian relaxation	2017	-7.175744220374075	11.613490121421242	3416781
3417148	EDA	negotiation-based track assignment considering local nets	2016	-7.228949617908848	11.66003636591618	3417175
3418767	EDA	optimality study of resource binding with multi-vdds	2006	-7.061164382108212	12.129928875363849	3418794
3421783	EDA	geostatistical-inspired fast layout optimisation of a nano-cmos thermal sensor	2013	-6.427606001333124	11.987285263799846	3421810
3422680	Logic	optimal scan for pipelined testing: an asynchronous foundation	1996	-6.611405413632885	11.309074403990081	3422707
3425193	EDA	efficient statistical approach to estimate power considering uncertain properties of primary inputs	1998	-6.441652323683392	11.986566276858936	3425220
3428086	EDA	a novel wirelength-driven packing algorithm for fpgas with adaptive logic modules	2014	-6.699909980047737	11.936054720061295	3428113
3429423	EDA	multi-way partitioning for minimum delay for look-up table based fpgas	1995	-6.972057960551274	11.444102402351026	3429450
3429943	EDA	robust gate sizing via mean excess delay minimization	2008	-6.832986274778559	11.947222412516265	3429970
3432813	EDA	cassis: characterization with adaptive sample- size inferential statistics applied to inexact circuits	2018	-6.616426316602406	11.774563832958274	3432840
3432931	EDA	floorplan management: incremental placement for gate sizing and buffer insertion	2005	-7.001517583677379	11.64937487844298	3432958
3435509	EDA	pin accessibility-driven cell layout redesign and placement optimization	2017	-7.191995623412873	11.415450959631336	3435536
3436016	EDA	simulated annealing based yield enhancement of layouts	1994	-6.8534430734450575	11.333118191771176	3436043
3439971	EDA	enabling online learning in lithography hotspot detection with information-theoretic feature optimization	2016	-6.316142118873112	11.547917065318735	3439998
3441449	EDA	a framework for layout-level logic restructuring	2008	-6.613043847380222	11.485416903792322	3441476
3441543	EDA	energy-per-cycle estimation at rtl	1999	-6.384625668617026	11.804733241956727	3441570
3442763	EDA	clock buffer polarity assignment utilizing useful clock skews for power noise reduction	2016	-7.2175186069257675	12.154300547283043	3442790
3445703	EDA	fixed-phase retiming for low power design	1996	-6.847789098893428	11.683265172499269	3445730
3446062	EDA	doubly folded transistor matrix layout	1988	-7.0078831460786954	11.438880689850777	3446089
3447230	Arch	a performance-driven multilevel framework for the x-based full-chip router	2008	-6.6545320975241875	12.039407625183728	3447257
3449464	EDA	simultaneous buffer insertion and non-hanan optimization for vlsi interconnect under a higher order awe model	1999	-7.170449820166173	11.844282611881427	3449491
3453399	EDA	delay: an efficient tool for retiming with realistic delay modeling	1995	-6.878343755205492	11.445164367968669	3453426
3454645	EDA	unification of pr region floorplanning and fine-grained placement for dynamic partially reconfigurable fpgas	2013	-6.868348284790044	11.673912120803065	3454672
3454921	EDA	a mesh-buffer displacement optimization strategy	2010	-6.991556851144957	11.965584709945825	3454948
3456508	EDA	post-layout logic restructuring for performance optimization	1997	-6.5060862449837416	11.681983189198796	3456535
3456635	EDA	a global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction	2015	-7.224877347438286	11.79013245392971	3456662
3457805	EDA	impact of lithography-friendly circuit layout	2009	-7.065200525366647	11.895088530492053	3457832
3457815	EDA	improving the efficiency of power simulators by input vector compaction	1996	-6.488594658853621	12.10729381457999	3457842
3459604	EDA	ternary scan design for vlsi testability	1986	-6.716230913406576	12.1777468861523	3459631
3460461	EDA	pareto sampling: choosing the right weights by derivative pursuit	2010	-7.143107135495975	11.297305252708016	3460488
3461174	EDA	a hierarchical approach for generating regular floorplans	2014	-6.548090031275282	11.376530631591166	3461201
3462847	EDA	reversible logic based concurrent error detection methodology for emerging nanocircuits	2010	-6.345174734761858	11.855223298900947	3462874
3463087	EDA	towards global routing with rlc crosstalk constraints	2002	-7.0899145454482415	12.140566721718676	3463114
3464215	EDA	multivariate modeling of variability supporting non-gaussian and correlated parameters	2016	-6.523951687793374	12.1254357011132	3464242
3465138	EDA	effective accuracy estimation and representation error reduction for stochastic logic operations	2018	-6.3796439383516175	11.681175657834554	3465165
3465545	EDA	itimerm: a compact and accurate timing macro model for efficient hierarchical timing analysis	2018	-6.865059688629803	11.534341762045724	3465572
3466271	EDA	variability inspired implementation selection problem	2004	-6.746145365836909	11.926540481184013	3466298
3466535	EDA	a geometric programming-based worst case gate sizing method incorporating spatial correlation	2008	-6.838280110252584	12.146067605962033	3466562
3470215	EDA	a low-power multi-pin maze routing methodology	2007	-7.089216941626961	12.203729683926468	3470242
3470301	EDA	flip-flop and repeater insertion for early interconnect planning	2002	-6.565825040654844	11.854550202238634	3470328
3474035	EDA	wire length prediction-based technology mapping and fanout optimization	2005	-6.897510905515058	12.20262013660886	3474062
3476183	EDA	reliability-oriented broadcast electrode-addressing for pin-constrained digital microfluidic biochips	2011	-6.43511856271021	11.857188860671847	3476210
3476792	EDA	glare: global and local wiring aware routability evaluation	2012	-7.005798079370643	11.587166379213498	3476819
3477093	EDA	interval-based robust statistical techniques for non-negative convex functions, with application to timing analysis of computer chips	2006	-6.3342047099043945	11.426561139979096	3477120
3478168	EDA	automatic partitioning for improved placement and routing in complex programmable logic devices	2002	-6.957415492658478	11.55819502270085	3478195
3478616	EDA	partitioning algorithms for layout synthesis from register-transfer netlists	1990	-6.5931976196171425	11.384817403852301	3478643
3480636	HCI	minimizing area and maximizing porosity for cell layouts using innovative routing strategies	2001	-7.203197671040609	11.827200617389664	3480663
3481521	EDA	clock skew scheduling for improved reliability via quadratic programming	1999	-6.748265905467147	11.670034883029025	3481548
3481863	EDA	computation and refinement of statistical bounds on circuit delay	2003	-6.35764832895734	11.387230640225866	3481890
3482535	EDA	topological routing to maximize routability for package substrate	2008	-7.2295300530831135	11.890041088110992	3482562
3488201	EDA	"""the """"pi"""" (placement and interconnect) system"""	1982	-7.206524988305162	11.548503456231394	3488228
3488800	EDA	efficient lut-based fpga technology mapping for power minimization	2003	-6.8712614458623005	11.502896374898976	3488827
3489259	EDA	fast min-cost buffer insertion under process variations	2007	-7.082492512779963	12.070766101473934	3489286
3489473	EDA	sequential delay budgeting with interconnect prediction	2004	-6.770228811712488	11.675006253119662	3489500
3493148	EDA	discrete buffer and wire sizing for link-based non-tree clock networks	2008	-7.047422628245803	12.110861798357975	3493175
3494720	EDA	generalized buffering of ptl logic stages using boolean division	2006	-6.592995766553226	11.44549249579382	3494747
3495564	EDA	statistical timing analysis considering spatially and temporally correlated dynamic power supply noise	2009	-6.58473637513917	12.198736900651536	3495591
3496360	EDA	power minimization by clock root gating	2003	-6.80206660062713	11.989767172837627	3496387
3496429	EDA	pre-atpg path selection for near optimal post-atpg process space coverage	2009	-6.298591076490783	11.695876852784155	3496456
3498345	EDA	a robust approach for process variation aware mask optimization	2015	-6.7844141788838375	12.10342270625672	3498372
3498813	EDA	a tetris-based legalization heuristic for standard cell placement with obstacles	2018	-7.227163098628186	11.611124914385686	3498840
3499539	EDA	a statistical model for net length estimation	1981	-6.831900113137723	11.795016276587505	3499566
3503508	EDA	optimal clocking and enhanced testability for high-performance self-resetting domino pipelines	1999	-6.278688829537799	12.017056842746268	3503535
3505914	EDA	critical path selection for performance optimization	1991	-7.072537520934445	11.7074284783845	3505941
3505948	EDA	timing driven cell replication during placement for cycle time optimization	1999	-6.949460128069157	11.873738738595874	3505975
3507532	EDA	area fill generation with inherent data volume reduction	2003	-7.213329073940383	11.76693570682	3507559
3508453	EDA	ripplefpga: routability-driven simultaneous packing and placement for modern fpgas	2018	-6.981589721936878	11.639328309199026	3508480
3518309	EDA	post-routing double-via insertion for x-architecture clock tree yield improvement	2011	-7.056720038016869	11.842405647267775	3518336
3520377	EDA	power estimation of 1-d cellular automata circuits	2010	-6.430513743670268	11.852141634505436	3520404
3520904	EDA	routing-aware incremental timing-driven placement	2016	-7.20669703864746	11.680801152664811	3520931
3522081	EDA	block alignment in 3d floorplan using layered tcg	2006	-7.0266149937602815	11.820852003348735	3522108
3522143	EDA	a quick method for energy optimized gate sizing of digital circuits	2011	-6.723944382379638	12.07833668199302	3522170
3522353	EDA	on the evolution of analog electronic circuits using building blocks on a cmos fpta	2004	-6.334044288588022	11.578924483698929	3522380
3523036	EDA	fast dummy-fill density analysis with coupling constraints	2008	-7.001524980896296	12.139224068860786	3523063
3523472	EDA	far-ds: full-plane awe routing with driver sizing	1999	-6.969503068844161	11.903416736808415	3523499
3523756	EDA	aesthetic routing for transistor schematics	1992	-7.20320055676157	11.339447753295472	3523783
3523986	EDA	piecewise linear second moment statistical simulation of ics affected by non-linear statistical effects	2010	-6.552138025416765	12.089743824149606	3524013
3524229	EDA	a module generator for optimized cmos buffers	1989	-6.5341407110253344	11.75856270912792	3524256
3524308	EDA	double-via-driven standard cell library design	2007	-6.7464127517113885	11.990039341646746	3524335
3524586	EDA	delay and slew metrics using the lognormal distribution	2003	-6.5493282849623204	12.08299979547034	3524613
3524884	EDA	interconnect complexity-aware fpga placement using rent's rule	2001	-6.641214558448968	11.92323545554176	3524911
3528334	EDA	buffer block planning for interconnect planning and prediction	2001	-7.208693276304584	11.417521865747073	3528361
3528489	Arch	collapsing the transistor chain to an effective single equivalent transistor	1998	-6.3392448021898575	12.148177697091885	3528516
3528724	EDA	complexity of 3-d floorplans by analysis of graph cuboidal dual hardness	2010	-7.098834150112902	11.531013794765995	3528751
3530520	EDA	sat based solutions for detailed routing of island style fpga architectures	2015	-6.892273345873878	11.542361067633795	3530547
3531224	EDA	introducing universal qca logic gate for synthesizing symmetric functions with minimum wire-crossings	2010	-6.844330233964665	11.551644453216982	3531251
3532035	EDA	scheduling and resource binding algorithm considering timing variation	2011	-6.397097002905671	12.238379237878457	3532062
3533519	EDA	analog layout placement exploiting sub-block shape functions	2016	-6.802205154414303	11.709361680490634	3533546
3534611	Visualization	synthesis algorithms for 2-level mos networks	1975	-6.532461774316433	11.351289884627745	3534638
3535657	EDA	safe clocking register assignment in datapath synthesis	2008	-6.785566749599826	11.800683585428866	3535684
3536371	EDA	synthesis of low power clock trees for handling power-supply variations	2011	-6.967720285114443	12.128557432135056	3536398
3536991	EDA	clock-tree-aware incremental timing-driven placement	2016	-7.197061602281398	12.077538310461929	3537018
3537747	EDA	a performance-driven circuit bipartitioning algorithm for multi-fpga implementation with time-multiplexed i/os	2006	-7.071596223734689	11.866590868138411	3537774
3539548	EDA	a simultaneous bus orientation and bused pin flipping algorithm	2007	-7.004000276272122	11.606458648401516	3539575
3539562	EDA	a quantum physical design flow using ilp and graph drawing	2013	-6.3965549243112285	11.61731392557261	3539589
3540549	EDA	an algorithm for exploiting modeling error statistics to enable robust analog optimization	2010	-6.7228277256254865	11.364488364149153	3540576
3542969	EDA	fast power estimation for deterministic input streams	1997	-6.338986964884253	12.142150108785744	3542996
3543528	EDA	an analytical method for compacting routing area in integrated circuits	1982	-7.223688403733589	11.514857429019838	3543555
3544258	EDA	fast unified floorplan topology generation and sizing on heterogeneous fpgas	2009	-6.992817494047436	11.457642328289927	3544285
3545509	EDA	test-tsv estimation during 3d-ic partitioning	2013	-6.406768393674843	11.774473513487356	3545536
3545686	EDA	performance driven global routing and wiring rule generation for high speed pcbs and mcms	1995	-7.116337742129014	11.799252885003526	3545713
3546206	EDA	incremental multiple-scan chain ordering for eco flip-flop insertion	2013	-6.683035507229921	11.504927362416144	3546233
3548579	EDA	iedison: an interactive statistical design tool for mos vlsi circuits	1988	-6.4041750816139125	11.939267036833384	3548606
3549003	EDA	an efficient data path synthesis algorithm for behavioral-level power optimization	1999	-6.481502433876289	11.845510745979096	3549030
3549293	EDA	full-chip multilevel routing for power and signal integrity	2004	-6.91081437136266	11.682705634219348	3549320
3549922	EDA	area optimization of timing resilient designs using resynthesis	2018	-6.685941161710677	11.382340899129074	3549949
3551165	EDA	area recovery by abutted cell placement: can fillers be killers? an eye-opening viewpoint!	2006	-7.0222833450095905	12.042926762735133	3551192
3552395	EDA	retiming with interconnect and gate delay	2003	-6.611743529092768	11.833953807690435	3552422
3552656	EDA	accurate estimation of global buffer delay within a floorplan	2006	-6.9835224309563415	11.714623731469604	3552683
3553858	EDA	scplace: a statistical slack-assignment based constructive placer	2011	-6.9799416107994565	11.994023595962027	3553885
3554501	EDA	the effect of cluster packing and node duplication control in delay driven clustering	2002	-6.831068219727107	11.964441018742573	3554528
3554552	EDA	going with the flow: bridging the gap between theory and practice in physical design	2010	-6.922756638948673	11.515510968352858	3554579
3555606	EDA	cera: a router for symmetrical fpgas based on exact routing density evaluation	2001	-7.203688865406668	11.80885400094846	3555633
3558900	EDA	decomposition of logic functions for minimum transition activity	1995	-6.82467323939669	11.694213322442222	3558927
3561300	EDA	statistical timing analysis for intra-die process variations with spatial correlations	2003	-6.541518428198207	11.862805719065669	3561327
3562815	EDA	structure-aware high-dimensional performance modeling for analog and mixed-signal circuits	2013	-6.539130366853279	11.92093791088734	3562842
3564139	EDA	applications of slack neighborhood graphs to timing driven optimization problems in fpgas	1995	-6.79625232148095	11.552192152305276	3564166
3564164	EDA	simultaneous constrained pin assignment and escape routing for fpga-pcb codesign	2011	-7.106527408854573	11.863521504511711	3564191
3567504	EDA	high performance cmos macromodule layout synthesis	1994	-7.102735131181847	11.777145488434028	3567531
3568655	EDA	synthesis of testable pipelined datapaths using genetic search	1996	-6.293828647370392	11.59349094779912	3568682
3568848	EDA	an efficient retiming algorithm under setup and hold constraints	2006	-6.637547380262193	11.312838432029151	3568875
3573947	EDA	power-constrained area and time co-optimization for socs based on consecutive testability	2005	-6.371887465236068	12.146899094576714	3573974
3574321	EDA	realistic worst-case parameter sets for mems technologies	2017	-6.470512757220862	11.957475815369547	3574348
3574453	Arch	adaptive simulation sampling using an autoregressive framework	2009	-6.5831409868027135	12.015244370122785	3574480
3575078	EDA	hierarchical cross-entropy optimization for fast on-chip decap budgeting	2011	-6.981595323425589	12.109589589940033	3575105
3577140	EDA	synthesis of manufacturable analog circuits	1994	-6.540160580760543	11.474654954643908	3577167
3577552	EDA	scalable detailed placement legalization for complex sub-14nm constraints	2015	-7.086043336765584	11.775846523037453	3577579
3579414	EDA	wire-sizing for interconnect performance optimization considering high inductance effects	2008	-7.0084289323536515	11.99676038008637	3579441
3579641	EDA	statistical based link insertion for robust clock network design	2005	-6.998508210609788	11.767725337123569	3579668
3582115	EDA	a fast and provably bounded failure analysis of memory circuits in high dimensions	2014	-6.460987974433979	12.205428488391545	3582142
3584503	EDA	reducing test time of power constrained test by optimal selection of supply voltage	2013	-6.542636657057778	12.130992059746392	3584530
3584887	EDA	estimation of peak power dissipation in vlsi circuits using thelimiting distributions of extreme order statistics	2001	-6.585450283942897	12.160409754464023	3584914
3585401	EDA	revisiting routability-driven placement for analog and mixed-signal circuits	2017	-6.7832439787455465	11.489902119758973	3585428
3588160	EDA	clock period minimization with minimum delay insertion	2007	-6.926955396996075	11.355075404211846	3588187
3589876	EDA	block-based static timing analysis with uncertainty	2003	-6.588703380619398	12.056174420086588	3589903
3591238	EDA	synthesis of nonzero clock skew circuits	2006	-6.875424006544371	11.385832554191275	3591265
3592495	EDA	iterative remapping respecting timing constraints	2013	-6.296343844893816	11.770218838466546	3592522
3592638	EDA	timing analysis including clock skew	1999	-6.559710957575388	11.962842460724678	3592665
3592842	EDA	placement driven retiming with a coupled edge timing model	2001	-6.905124736093109	11.882462699881922	3592869
3594144	EDA	a comparative study of cmos gates with minimum transistor stacks	2007	-7.077788107035183	11.895729960468733	3594171
3596542	EDA	clock buffer polarity assignment considering the effect of delay variations	2010	-7.125114233469174	12.195469726192606	3596569
3596926	EDA	spatial-correlation-aware soft error rate analysis using quasi-importance sampling	2012	-6.428693331608133	12.171652717070826	3596953
3599873	EDA	power - performance optimization for custom digital circuits	2006	-6.631856155402179	12.161012554793725	3599900
3600094	EDA	a linear statistical analysis for full-chip leakage power with spatial correlation	2010	-6.870282912212012	12.158094010832608	3600121
3600743	EDA	fast placement approaches for fpgas	2002	-6.657825153620482	11.691338833407931	3600770
3600898	EDA	backward-data-direction clocking and relevant optimal register assignment in datapath synthesis	2011	-6.759009895498253	11.795045779886058	3600925
3601894	EDA	a graph-based approach to power-constrained soc test scheduling	2004	-6.2844590338289645	11.599136027494007	3601921
3603425	EDA	functionally linear decomposition and synthesis of logic circuits for fpgas	2008	-7.034215287892857	11.93760110521374	3603452
3604687	EDA	placement and routing by overlapping and merging qca gates	2018	-6.860175056927995	11.415526312100706	3604714
3606026	EDA	circuit analysis and optimization driven by worst-case distances	1994	-6.6031648656431035	11.707675502324125	3606053
3606473	EDA	multiobjective optimization of deadspace, a critical resource for 3d-ic integration	2012	-6.712016361469143	11.660057434811465	3606500
3606607	Robotics	a high performance fpga with hierarchical interconnection structure	1994	-6.475601129587302	11.99022263608182	3606634
3609451	EDA	a redundant wire addition method for patchable accelerator	2012	-6.503636687165757	12.054040756966586	3609478
3614549	EDA	last: a layout area and shape function estimator for high level applications	1991	-6.346337472747389	11.543308099890618	3614576
3614909	EDA	a practical repeater insertion flow	2008	-6.916864569814738	11.750736708153738	3614936
3615260	EDA	a new statistical timing analyzer propagating delay and slew distributions simultaneously	2008	-6.566510651028067	12.129732282174013	3615287
3616781	EDA	a character size optimization technique for throughput enhancement of character projection lithography	2006	-6.9590835340941215	11.584471398200495	3616808
3624310	Metrics	information capacity of nanowire crossbar switching networks	2006	-6.718248941238801	11.668198490962384	3624337
3625267	EDA	a post-processing methodology to improve the automatic design of cmos gates at layout-level	2017	-6.583037542520117	11.808844448559661	3625294
3625649	EDA	replacement of register with delay element for reducing the area of pipelined circuits	2006	-6.331136359566697	12.073563557642894	3625676
3631016	EDA	post-route lut output polarity selection for timing optimization	2007	-6.9851965477132785	12.060406739708734	3631043
3635021	EDA	clock network sizing via sequential linear programming with time-domain analysis	2004	-7.1744905908926775	11.849419819176388	3635048
3640074	EDA	a novel approximation procedure for efficient yield simulation and optimization of integrated circuits	1994	-6.4566187364003165	11.606749133311697	3640101
3640671	EDA	timing- and crosstalk-driven area routing	2001	-7.139145130079358	11.859735225796545	3640698
3641982	EDA	incremental placement for structured asics using the transportation problem	2007	-6.669661622905978	11.380993093253233	3642009
3643019	EDA	a performance-driven mcm router with special consideration of crosstalk reduction	1998	-6.9936759117689205	11.94574198801152	3643046
3644074	EDA	a dynamic programming approach to the power supply net sizing problem	1990	-7.043039629955323	11.478082827954495	3644101
3651606	EDA	on interactions between routing and detailed placement	2004	-6.797209394154573	11.455503382152786	3651633
3653479	EDA	dynamic defragmentation of reconfigurable devices	2012	-6.932507243823428	11.430231228106525	3653506
3654528	EDA	reliability-constrained area optimization of vlsi power/ground networks via sequence of linear programmings	2003	-7.113397594829059	11.290256798241773	3654555
3658301	EDA	rc(l) interconnect sizing with second order considerations via posynomial programming	2001	-7.154663717706457	11.542571433267204	3658328
3659325	EDA	via-aware dogleg routing using boolean satisfiability	2017	-7.016354102858416	11.661522984290604	3659352
3662582	EDA	an automatic cell pattern generation system for cmos transistor-pair array lsi	1986	-6.984979458557192	11.569346433815474	3662609
3663187	EDA	automated module assignment in stacked-vdd designs for high-efficiency power delivery	2008	-6.907065310866956	12.118383462409463	3663214
3663331	EDA	a low power communication circuit design using selective glitch removal method	2008	-6.9679562383697995	12.051235306376169	3663358
3664407	EDA	cell selection from technology libraries for minimizing power	2001	-6.831025845022293	12.191524575194824	3664434
3664761	EDA	electromigration avoidance in analog circuits: two methodologies for current-driven routing	2002	-7.003552340780496	11.844098953918396	3664788
3666738	EDA	worst-case estimation for data-dependent timing jitter and amplitude noise in high-speed differential link	2012	-6.977809505103951	12.188410555962474	3666765
3668639	EDA	a reliability-driven placement procedure based on thermal-force model	2006	-7.060633294554143	11.38488802710665	3668666
3669304	EDA	a power-efficient sizing methodology of sar adcs	2012	-6.3041800404647095	12.2268098566876	3669331
3669636	EDA	efficient additive statistical leakage estimation	2009	-6.6691720634977445	12.170507766206253	3669663
3671687	EDA	an efficient algorithm for low power pass transistor logic synthesis	2002	-6.744631036768032	11.467728987796914	3671714
3672752	EDA	statistical timing analysis using bounds and selective enumeration	2002	-6.361101741590026	11.411012848079126	3672779
3673753	HPC	prediction of interconnect fan-out distribution using rent's rule	2000	-6.451842825777363	11.53343052555238	3673780
3675507	EDA	msv-driven floorplanning	2011	-7.169557846020182	11.976417119809435	3675534
3676427	EDA	performance-constrained transistor sizing for different cell count minimization	2010	-6.853431271154427	12.186522658443248	3676454
3677947	EDA	reuse-based optimization for prebond and post-bond testing of 3-d-stacked ics	2015	-6.5958453344041486	11.905937698501766	3677974
3679504	EDA	layout-aware synthesis methodology for analog systems based on combined block sizing, floorplanning and global routing	2002	-6.5493222031200045	11.30142293455484	3679531
3679701	EDA	a new approach for combining yield and performance in behavioural models for analogue integrated circuits	2008	-6.283271887297263	11.68555104611309	3679728
3679945	EDA	power grid simulation via efficient sampling-based sensitivity analysis and hierarchical symbolic relaxation	2005	-6.4079629473476345	11.471399657710734	3679972
3680832	EDA	un/dopack: re-clustering of large system-on-chip designs with interconnect variation for low-cost fpgas	2006	-6.9626972074250375	12.204436447754354	3680859
3682590	EDA	accurate pseudo-constructive wirelength and congestion estimation	2003	-7.203969032319669	11.723296786556475	3682617
3683405	EDA	robust analog/rf circuit design with projection-based performance modeling	2007	-6.811138479170388	11.361512003403316	3683432
3684226	Embedded	multi-level genetic algorithm (mlga) for the construction of clock binary tree	2005	-7.036361832380662	11.498933368359651	3684253
3685599	EDA	dc characteristics and variability on 90nm cmos transistor array-style analog layout	2016	-6.367182099312267	12.134208522111518	3685626
3686908	EDA	cell height driven transistor sizing in a cell based module design	1994	-7.064919311847683	12.04729410144267	3686935
3688357	EDA	improved placement for hierarchical fpgas exploiting local interconnect resources	2009	-7.054914304351422	11.719699996848776	3688384
3689343	EDA	toward the accurate prediction of placement wire length distributions in vlsi circuits	2004	-6.82090071615108	11.753101378001649	3689370
3690506	EDA	topology synthesis of cascaded crossbar switches	2009	-7.0108007848374925	12.060994645827696	3690533
3692924	EDA	on-chip power-supply network optimization using multigrid-based technique	2003	-7.078223253980794	12.21187445216328	3692951
3693490	EDA	understanding and addressing the impact of wiring congestion during technology mapping	2002	-7.127172045143343	11.681471105300881	3693517
3693912	EDA	gradient importance sampling: an efficient statistical extraction methodology of high-sigma sram dynamic characteristics	2018	-6.4156645117297675	12.201981018704679	3693939
3694104	EDA	design and optimization of transparency-based tam for soc test	2010	-6.313035764172832	11.61801053345844	3694131
3696207	EDA	development of a cad tool for 3d-fpgas	2010	-7.084120957428105	11.364943166697733	3696234
3696414	EDA	an efficient network-on-chip yield estimation approach based on gibbs sampling	2016	-6.4522320255495735	12.153896417686946	3696441
3697921	EDA	on the trade-off between resolution time and delay times in bistable circuits	2009	-6.3387092180791145	11.78046708895086	3697948
3698333	Arch	integrated fanout optimization and slack matching of asynchronous circuits	2014	-6.924803250259013	11.585186903673005	3698360
3699657	EDA	an accurate and efficient probabilistic congestion estimation model in x architecture	2007	-6.780878653452326	12.096738416046211	3699684
3701172	EDA	multi-level droplet routing in active-matrix based digital-microfluidic biochips	2018	-7.166349970398484	11.805252020238994	3701199
3702331	EDA	a semi-supervised modeling approach for performance characterization of fpga architectures	2014	-6.747603540944088	11.447792508816535	3702358
3702489	Networks	stochastic, spatial routing for hypergraphs, trees, and meshes	2003	-7.107360048992049	11.486957324460391	3702516
3703050	EDA	a statistical methodology for wire-length prediction	2006	-6.621426277936826	11.845087558297518	3703077
3705475	EDA	estimation for maximum instantaneous current through supply lines for cmos circuits	2000	-7.031697944289098	11.838430550180414	3705502
3705562	Embedded	minimizing back pressure for latency insensitive system synthesis	2010	-6.885177274480599	11.325861148220401	3705589
3706278	EDA	a gate-matrix oriented partitioning approach for multilevel logical networks	1990	-6.2708345640146685	11.33973956486779	3706305
3710146	EDA	a novel timing-driven global routing algorithm considering coupling effects for high performance circuit design	2003	-7.092815604434771	12.137893255985663	3710173
3714544	EDA	a practical algorithm for retiming level-clocked circuits	1996	-6.710894719460177	11.652352415883689	3714571
3714688	EDA	accurate estimation of global buffer delay within a floorplan	2004	-6.907423006033822	11.652837308830593	3714715
3714859	EDA	layout driven selecting and chaining of partial scan	1996	-7.095529234955123	11.748678148267294	3714886
3716832	EDA	multiple-width bus partitioning approach to datapath synthesis	2007	-6.5158642327991565	12.006856234676823	3716859
3717937	EDA	a transistor sizing method applied to an automatic layout generation tool	2003	-6.9309991841748895	11.652715377052116	3717964
3719275	EDA	a general statistical estimation for application mapping in network-on-chip	2011	-6.7029801104118025	11.682349919107716	3719302
3721009	EDA	a new merit function for custom instruction selection under an area budget constraint	2013	-6.996574379879266	11.796021164881118	3721036
3722818	EDA	multi-level clustering for clock skew optimization	2009	-6.559889374680616	11.773525287680405	3722845
3722889	EDA	switch module design with application to two-dimensional segmentation design	1993	-6.875743387229482	11.469318216330564	3722916
3723882	EDA	optimal multi-domain clock skew scheduling	2011	-7.03688098043675	11.349796990978165	3723909
3724996	EDA	progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips	2011	-6.631722854647843	12.240496647274757	3725023
3725147	EDA	clock tree construction based on arrival time constraints	2017	-7.035881257089617	11.978152362059646	3725174
3725210	EDA	yor: a yield-optimizing routing algorithm by minimizing critical areas and vias	1993	-6.903027720572539	11.955253283832846	3725237
3726391	EDA	test-access solutions for three-dimensional socs	2008	-6.8276287697554565	11.532440624628446	3726418
3727024	EDA	some properties of a probabilistic model for global wiring	1981	-7.167464681377063	11.540447983457213	3727051
3727508	EDA	post-route gate sizing for crosstalk noise reduction	2003	-6.317714921577696	11.568923274486131	3727535
3730358	EDA	methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages	2003	-7.06077402273205	12.036073781612384	3730385
3730515	EDA	a declarative design approach for combining macrocells by directed placement and constructive routing	1984	-6.814829792648445	11.472369978275731	3730542
3733194	EDA	fault modeling, delay evaluation and path selection for delay test under process variation in nano-scale vlsi circuits	2005	-6.273253455735729	12.023004863381026	3733221
3733959	EDA	simultaneous wire permutation, inversion, and spacing with genetic algorithm for energy-efficient bus design	2005	-7.16903211702593	11.783801096944261	3733986
3734143	EDA	improving clock-rate of hard-macro designs	2013	-6.73633873891758	11.543448823231799	3734170
3735839	EDA	an efficient method for parametric yield optimization of mos integrated circuits	1989	-6.622294036838138	12.100134004109304	3735866
3735865	EDA	track placement: orchestrating routing structures to maximize routability	2003	-7.129254976087383	11.514813351809002	3735892
3737212	AI	a scheme of test data compression based on coding of even bits marking and selective output inversion	2010	-6.424622562571753	11.302008909098685	3737239
3738276	EDA	sizing power/ground meshes for clocking and computing circuit components	2002	-6.880125765678612	12.188838964226449	3738303
3743232	EDA	a multi-technology-process reticle floorplanner and wafer dicing planner for multi-project wafers	2006	-7.002576224637783	11.637377416781694	3743259
3745822	EDA	fast buffer insertion considering process variations	2006	-6.562824328091673	11.637639385876774	3745849
3746430	EDA	efficient algorithms for discrete gate sizing and threshold voltage assignment based on an accurate analytical statistical yield gradient	2016	-6.967965245585546	11.940791252294273	3746457
3748427	EDA	design implementation with noninteger multiple-height cells for improved design quality in advanced nodes	2018	-7.1090111848316395	12.094950673887622	3748454
3748949	EDA	the two-phase twisted-ring counter circuit	2002	-6.530149357517781	11.342682107341153	3748976
3750874	EDA	constraint-driven floorplan repair	2006	-7.171148667632009	11.391736669258721	3750901
3752729	EDA	critical area driven dummy fill insertion to improve manufacturing yield	2012	-7.139383815258716	12.033459805657044	3752756
3754341	EDA	clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization	2008	-7.180777333441499	12.155246381858563	3754368
3756832	EDA	a new class of convex functions for delay modeling and itsapplication to the transistor sizing problem [cmos gates]	2000	-7.00515775877801	11.295679830124724	3756859
3757598	EDA	using cluster-based logic blocks and timing-driven packing to improve fpga speed and density	1999	-6.783783852617567	11.730185988205125	3757625
3758191	EDA	a generic data-driven nonparametric framework for variability analysis of integrated circuits in nanometer technologies	2009	-6.402781529956963	12.129819840290955	3758218
3760024	EDA	a fresh look at retiming via clock skew optimization	1995	-6.5061225232716	11.467548609844597	3760051
3762588	EDA	stairoute: early global routing using monotone staircases for congestion reduction	2018	-7.127375558495463	11.964502607118305	3762615
3762820	EDA	methods for tsvs placement in 3d network-on-chip	2016	-6.489705402478043	11.837194679408025	3762847
3765879	EDA	congestion aware layout driven logic synthesis	2001	-6.963297672584244	11.705176363546409	3765906
3766689	EDA	minimal buffer insertion in clock trees with skew and slew rate constraints	1997	-7.048412745822202	11.917140559085144	3766716
3768608	EDA	robust optimization of multiple timing constraints	2015	-6.683177563280671	11.680758537155251	3768635
3769800	EDA	an adaptive interconnect-length driven placer	2002	-7.182653608620339	11.367573705142483	3769827
3771571	EDA	precomputation-based sequential logic optimization for low power	1994	-6.320684266240312	11.908366479184178	3771598
3778987	EDA	priority-based routing resource assignment considering crosstalk	2006	-7.164335201878648	11.745729494631787	3779014
3780368	EDA	performance optimization by gate sizing and path sensitization	1998	-6.591952277768217	11.77599315689391	3780395
3780589	EDA	simultaneous wire sizing and wire spacing in post-layout performance optimization	1998	-7.151037468610902	11.676221697502429	3780616
3782626	EDA	optimal retiming of level-clocked circuits using symmetric clock schedules	1994	-6.803919998849372	11.59060573673341	3782653
3782946	EDA	multilevel full-chip routing with testability and yield enhancement	2007	-6.275366865503537	11.77145155161366	3782973
3783436	EDA	floorplan driven high level synthesis for crosstalk noise minimization in macro-cell based designs	2009	-6.689905128314445	12.209701731944866	3783463
3784043	EDA	an exact gate decomposition algorithm for low-power technology mapping	1997	-7.1988025059111385	11.402740378375526	3784070
3784274	EDA	armada: timing-driven pipeline-aware routing for fpgas	2006	-6.785329525461223	11.720959884792856	3784301
3785909	EDA	exact routing for micro-electrode-dot-array digital microfluidic biochips	2017	-6.368463381478863	11.802398756198587	3785936
3786143	EDA	device-level early floorplanning algorithms for rf circuits	1998	-7.223075179653316	11.752971484135427	3786170
3788186	EDA	size aware placement for island style fpgas	2014	-6.721776909766703	11.866697311127052	3788213
3791803	EDA	layout-aware synthesis of arithmetic circuits	2002	-6.4783640325722	11.986977692447992	3791830
3792558	EDA	estimation of maximum power for sequential circuits considering spurious transitions	1997	-6.405812046153955	11.365566394764665	3792585
3792830	EDA	simultaneous scheduling, binding and floorplanning in high-level synthesis	1998	-6.596693527399001	12.137286893651442	3792857
3793134	EDA	a simple algorithm for fanout optimization using high-performance buffer libraries	1993	-7.1954948664629494	11.521836953554711	3793161
3794673	EDA	timing-driven placement using design hierarchy guided constraint generation	2002	-6.6482447569291665	11.744231636107616	3794700
3795811	EDA	an analog circuit synthesis tool based on efficient and reliable yield estimation	2016	-6.590699577257499	11.94169652383915	3795838
3796829	EDA	delay computation in switch-level models of non-treelike mos circuits	1988	-6.864273096554498	11.439438375369413	3796856
3797958	EDA	power minimization algorithms for lut-based fpga technology mapping	2004	-6.931559130843447	11.462268531425293	3797985
3799207	Arch	power minimization problems of logic networks	1974	-6.271259789465008	12.122214608610944	3799234
3803739	EDA	delay variation tolerant clock scheduling for semi-synchronous circuits	2002	-6.6058969708130215	11.83272635847044	3803766
3803956	EDA	an automated design of minimum-area ic power/ground nets	1987	-7.056397582460361	11.437905902204168	3803983
3805033	EDA	technology mapping of sequential circuits for lut-based fpgas for performance	1996	-6.595804870275872	11.650395264238878	3805060
3807303	EDA	parameter tuning in svm-based power macro-modeling	2009	-6.817905848993701	11.912663600816064	3807330
3807568	EDA	test planning and test access mechanism design for stacked chips using ilp	2014	-6.517687966745221	11.891888486081552	3807595
3808183	EDA	coupling-aware dummy metal insertion for lithography	2007	-7.110075872146046	12.010403308233045	3808210
3808266	EDA	introduction to noise-resilient computing	2013	-6.3306187383303785	11.335435847245533	3808293
3808273	EDA	statistical timing analysis based on a timing yield model	2004	-6.417517776653723	12.071408303447758	3808300
3812035	EDA	cell selection for high-performance designs in an industrial design flow	2016	-6.969383295712251	12.122935242177991	3812062
3816986	EDA	an efficient and effective analytical placer for fpgas	2013	-6.779477805346488	11.719762508567207	3817013
3817162	EDA	integrated placement and optimization flow for structured and regular logic	2012	-6.412456707345518	11.680791021618695	3817189
3818455	EDA	minimizing sensitivity to delay variations in high-performance synchronous circuits	1999	-6.829259428318138	12.175675973941855	3818482
3818751	EDA	average-case optimized transistor-level technology mapping of extended burst-mode circuits	1998	-6.6431379710478184	11.489147313181029	3818778
3819708	EDA	net length based routability driven packing	2007	-7.1855747287058485	11.5981563892653	3819735
3819778	Arch	long-range gasp with charge relaxation	2010	-6.418135801885833	11.947315920762902	3819805
3821663	EDA	multi-layer floorplanning for reliable system-on-package	2004	-7.003651076338043	11.768595101459509	3821690
3824915	EDA	effective power network prototyping via statistical-based clustering and sequential linear programming	2013	-6.7075606025169945	12.075377154579515	3824942
3825103	EDA	bmp: a fast b*-tree based modular placer for fpgas (abstract only)	2014	-6.4414527727469135	11.82896798030596	3825130
3825847	EDA	analyzing timing uncertainty in mesh-based clock architectures	2006	-6.9322603143860135	12.196957431504002	3825874
3827401	EDA	victim alignment in crosstalk-aware timing analysis	2010	-6.378184299043636	11.932265084991107	3827428
3827749	EDA	test planning for core-based 3d stacked ics with through-silicon vias	2012	-6.634033184718023	11.380999904435386	3827776
3827808	EDA	generation of synthetic sequential benchmark circuits	1997	-6.3053115892629314	11.503098281340158	3827835
3827873	EDA	mixture importance sampling and its application to the analysis of sram designs in the presence of rare failure events	2006	-6.512472544808228	12.116602571478937	3827900
3830374	EDA	statistical logic cell delay analysis using a current-based model	2006	-6.615842071481607	12.130337685252814	3830401
3830912	EDA	area optimization of analog circuits considering matching constraints	2000	-6.364610653926941	11.319603563498745	3830939
3831565	EDA	device array layout synthesis with nonlinear gradient compensation for a high-accuracy current-steering dac	2018	-7.217204718940043	11.579386390322929	3831592
3833813	EDA	an adaptive timing-driven placement for high performance vlsis	1993	-7.033521774550223	11.489360667780455	3833840
3839296	EDA	an analytical delay model for rlc interconnects	1997	-7.0162095994672145	11.857124480412695	3839323
3841134	HPC	reconfiguration of a fault-tolerant rectangular systolic array	1988	-7.103994119216224	11.322373894970687	3841161
3844245	EDA	optimal time borrowing analysis and timing budgeting optimization for latch-based designs	2002	-6.751284249375111	11.970232888829068	3844272
3846523	EDA	rc power bus maximum voltage drop in digital vlsi circuits	2001	-6.5253911242215565	12.130389985803285	3846550
3846546	EDA	high-level synthesis of recoverable microarchitectures	1996	-6.630374956321849	11.650444723778882	3846573
3846591	EDA	rapid gate sizing with fewer iterations of lagrangian relaxation	2017	-6.807132224361878	11.948552377172996	3846618
3847772	EDA	an efficient macromodeling approach for statistical ic process design	1988	-6.431739986694317	11.454016143834306	3847799
3849674	EDA	standby power optimization via transistor sizing and dual threshold voltage assignment	2002	-6.902027116553009	11.831732750018311	3849701
3849872	EDA	optimal group distribution in carry-skip adders	1989	-6.836659122544688	11.469848516866033	3849899
3851113	EDA	efficient algorithms for optimal 4-bit reversible logic system synthesis	2013	-7.094206345217122	11.366651948449027	3851140
3852392	EDA	technology mapping and cell merger for asynchronous threshold networks	2006	-6.679665194964205	11.771534833227726	3852419
3852920	EDA	placement and routing in 3d integrated circuits	2005	-6.786086714923212	12.093169824248283	3852947
3853201	EDA	a two-dimensional transistor placement for cell synthesis	1997	-7.153293038209513	11.411630351277333	3853228
3853575	EDA	analytical clustering score with application to post-placement multi-bit flip-flop merging	2015	-7.134442464666282	11.45983995334288	3853602
3856132	EDA	an efficient control variates method for yield estimation of analog circuits based on a local model	2012	-6.62251358836019	11.899178921478525	3856159
3856646	EDA	a statistical model including parameter matching for analog integrated circuits simulation	1985	-6.471878441319505	11.995618337647937	3856673
3859571	EDA	a coupling area reduction technique applying odc shifting	2015	-6.790818894339626	11.386783517800716	3859598
3859602	ML	automation of model parameter estimation for random telegraph noise	2014	-6.532506794052518	11.865490705600829	3859629
3860240	EDA	three-dimensional mesh of clusters: an alternative unified high performance interconnect architecture for 3d-fpga implementation	2014	-7.027724473932895	12.174497489989932	3860267
3862273	EDA	opera: optimization with ellipsoidal uncertainty for robust analog ic design	2005	-6.746344132608418	11.991345578568136	3862300
3863787	EDA	optimum prefix adders in a comprehensive area, timing and power design space	2007	-6.538173651994819	12.22026589796118	3863814
3864682	EDA	simultaneous euv flare variation minimization and cmp control by coupling-aware dummification	2016	-6.837128046532053	12.207474706847725	3864709
3864760	Vision	vlsi floorplanning with boundary constraints based on single-sequence representation	2009	-7.186785846114807	11.640661826500494	3864787
3867665	EDA	general switch box modeling and optimization for fpga routing architectures	2010	-6.887070465490043	12.028356817010938	3867692
3872689	EDA	ilp based approach for input vector controlled (ivc) toggle maximization in combinational circuits	2012	-6.615853678609597	11.750502281469489	3872716
3874842	EDA	fast timing closure by interconnect criticality driven delay relaxation	2005	-7.003196012617722	12.207687042951818	3874869
3875554	EDA	wire width planning for interconnect performance optimization	2002	-7.149056093509097	11.867466348825733	3875581
3878539	EDA	further improve excellent graph-based fpga technology mapping by rewiring	2007	-6.763554440654823	11.324610202448676	3878566
3878824	Arch	an improved frequency and phase synthesis architecture	2006	-6.5467458548502995	11.78168597404848	3878851
3879244	EDA	reducing scan-shift power through scan partitioning and test vector reordering	2014	-6.293361050160037	11.571869283408807	3879271
3880407	EDA	power and ground network topology optimization for cell based vlsis	1992	-6.646045398034151	12.064865450552151	3880434
3881253	EDA	mismatch aware analog performance macromodeling using spline center and range regression on adaptive samples	2008	-6.474814035217085	12.063775695021965	3881280
3884848	EDA	through-silicon-via assignment for 3d ics	2011	-6.817459687072238	11.97036451096698	3884875
3885995	EDA	a multilevel multilayer partitioning algorithm for three dimensional integrated circuits	2010	-6.954824733255775	12.10532929498333	3886022
3886030	EDA	a realistic early-stage power grid verification algorithm based on hierarchical constraints	2012	-6.915206970803849	11.928466942321476	3886057
3886368	Vision	parade: parametric delay evaluation under process variation	2004	-6.401119226603366	12.1338263319626	3886395
3889700	EDA	two-dimensional layout migration by soft constraint satisfaction	2005	-6.3731379115620745	11.352721771896752	3889727
3889799	EDA	a new global routing algorithm for fpgas	1994	-7.049954381432192	11.844378416946038	3889826
3891592	HPC	variant x-tree clock distribution network and its performance evaluations	2007	-7.1149106871697185	12.105264151920045	3891619
3893470	EDA	exploiting level sensitive latches in wire pipelining	2004	-6.470179112347772	11.984952276000396	3893497
3893641	EDA	efficient computation of the area/power consumption versus delay tradeoff curve for circuit critical path optimization	2001	-6.8322708586547005	11.832922874009276	3893668
3894442	Arch	heuristic search for adaptive, defect-tolerant multiprocessor arrays	2013	-6.5234979976597645	11.394812716842216	3894469
3894960	EDA	layout-aware sizing of analog ics using floorplan & routing estimates for parasitic extraction	2015	-6.5021227463311115	12.151076391160073	3894987
3895819	EDA	energy-aware mapping for tree-based noc architectures by recursive bipartitioning	2008	-6.779425383375415	11.413280333658355	3895846
3897698	EDA	nonconvex gate delay modeling and delay optimization	2008	-6.838900267530508	11.310754250236714	3897725
3897915	EDA	terminal optimization analysis for functional block re-use	2002	-7.040053577999318	11.542420441958535	3897942
3898870	EDA	algorithms for gate sizing and device parameter selection for high-performance designs	2012	-6.962547162756244	11.884733854063553	3898897
3902333	EDA	whitespace insertion for through-silicon via planning on 3-d socs	2010	-6.96872181318225	12.102540793172574	3902360
3903042	EDA	a self-restored current-mode cmos multiple-valued logic design technique and its applications	2004	-6.83907288836241	11.643416688838887	3903069
3903341	EDA	efficient extra material critical area algorithms	1999	-6.674233191099059	11.481635909799344	3903368
3904193	EDA	delay optimization of carry-skip adders and block carry-lookahead adders using multidimensional dynamic programming	1992	-6.76070018343158	11.341655498732962	3904220
3908357	EDA	noise constraint driven placement for mixed signal designs	2003	-7.095108071053487	12.153854874310147	3908384
3908830	EDA	non-iterative switching window computation for delay-noise	2003	-7.0855170659117	11.566972278593378	3908857
3909021	EDA	optimal buffering of fpga interconnect for expected delay optimization	2007	-7.083834941608582	12.158587911745995	3909048
3913758	EDA	unifiable scheduling and allocation for minimizing system cycle time	1997	-6.628437427184083	11.909476919518301	3913785
3913912	EDA	a new lp based incremental timing driven placement for high performance designs	2006	-6.950111014417992	11.908183648907613	3913939
3914323	EDA	accurate pre-layout estimation of standard cell characteristics	2004	-6.400490591010267	12.154328093416906	3914350
3914368	EDA	a formal approach to slack-driven high-level synthesis	2012	-6.377799352561202	12.093939390316274	3914395
3915008	EDA	multiobjective microarchitectural floorplanning for 2-d and 3-d ics	2007	-6.852225190370806	12.044329938597114	3915035
3917813	EDA	almost every wire is removable: a modeling and solution for removing any circuit wire	2012	-6.694553984783193	11.518062235762676	3917840
3918067	EDA	fast monte carlo estimation of timing yield with importance sampling and transistor-level circuit simulation	2010	-6.43663417522966	12.026917307234747	3918094
3920712	EDA	mpme-dp: multi-population moment estimation via dirichlet process for efficient validation of analog/mixed-signal circuits	2014	-6.545143921066318	12.076052002764325	3920739
3921563	EDA	estimation of power dissipation in cmos combinational circuits using boolean function manipulation	1992	-6.800483199790058	11.586296928232864	3921590
3921925	EDA	delay bound determination for timing closure satisfaction	2001	-7.166897668008567	11.638814055759209	3921952
3921953	EDA	b*-tree based variability-aware floorplanning	2010	-6.6353915026909895	12.204731321329493	3921980
3922180	EDA	a pattern generation technique for maximizing switching supply currents considering gate delays	2012	-7.003687039292244	11.79911562452937	3922207
3922516	EDA	identification of correlated device model parameter values for worst-case circuit performance analysis	1992	-6.457245870055357	11.597402578863385	3922543
3923515	EDA	on-chip power network optimization with decoupling capacitors and controlled-esrs	2010	-7.228267171638848	12.207736335515511	3923542
3923926	EDA	optimization objectives and models of variation for statistical gate sizing	2005	-6.550064883863713	11.539934823531485	3923953
3924386	EDA	an optimal allocation algorithm of adjustable delay buffers and practical extensions for clock skew optimization in multiple power mode designs	2013	-7.179527091047939	12.232177139179836	3924413
3924414	EDA	grid-to-ports clock routing for high performance microprocessor designs	2011	-7.164619359600812	11.899562830920178	3924441
3924815	EDA	statistically validating the impact of process variations on analog and mixed signal designs	2015	-6.281979100984894	12.023820821717255	3924842
3924896	EDA	generating circuit current constraints to guarantee power grid safety	2015	-6.716838999292217	12.162312518280238	3924923
3925012	EDA	a gaussian mixture model for statistical timing analysis	2009	-6.583222213380872	11.934123709093996	3925039
3925620	Arch	a new multilevel hierarchical mfpga and its suitable configuration tools	2006	-7.143042636869111	11.426432822010606	3925647
3926438	EDA	a method for generation random circuits and its application to routability measurement	1996	-6.88565455086167	11.804194593202848	3926465
3927039	EDA	an analytical model relating fpga architecture and place and route runtime	2009	-6.6237114489274544	11.990369236691947	3927066
3927061	EDA	symmetric and programmable multi-chip module for low-power prototyping system	2001	-7.108475873178597	11.743238424472453	3927088
3927862	EDA	a gate-level strategy to design carry select adders	2004	-6.282342478869015	11.412032622922206	3927889
3929202	EDA	scalable vectorless power grid current integrity verification	2013	-6.788906896061218	12.224205389767173	3929229
3933746	EDA	illiads: a new fast mos timing simulator using direct equation-solving approach	1991	-6.370707048868315	11.879543430538911	3933773
3936271	EDA	a semi-formal min-cost buffer insertion technique considering multi-mode multi-corner timing constraints	2012	-6.784983751517693	11.829925863044181	3936298
3937407	EDA	enhanced metamodeling techniques for high-dimensional ic design estimation problems	2013	-6.318285931944884	12.20511466262509	3937434
3938805	EDA	an efficient algorithm for statistical circuit optimization using lagrangian relaxation	2007	-6.981026573085376	11.958957028995204	3938832
3938992	EDA	blasys: approximate logic synthesis using boolean matrix factorization	2018	-6.567367293904942	11.403190971225472	3939019
3939258	EDA	floorplanning with datapath optimization	1995	-6.387169055688589	11.939757607558414	3939285
3940136	EDA	a metric for layout-friendly microarchitecture optimization in high-level synthesis	2012	-6.559501011475923	11.907930489004109	3940163
3942732	EDA	multi-objective optimization of interconnect geometry	2003	-6.998443761548676	11.863578234098346	3942759
3942878	EDA	in-place delay constrained power optimization using functional symmetries	2001	-6.861441911154702	11.894484858083324	3942905
3944606	EDA	performance driven optimization of network length in physical placement	1999	-7.191879777271472	11.474657632832965	3944633
3946838	EDA	efficient scan chain design for power minimization during scan testing under routing constraint	2003	-6.435684174150434	11.849027984383671	3946865
3947699	EDA	potential slack: an effective metric of combinational circuit performance	2000	-6.941382526033263	11.598830416059286	3947726
3947793	EDA	timing and crosstalk driven area routing	1998	-6.986996525502723	11.980103534767151	3947820
3948311	EDA	low-power driven standard-cell placement based on a multilevel force-directed algorithm	2004	-6.82202269420246	12.09869807597907	3948338
3948353	Mobile	exploiting metal layer characteristics for low-power routing	2002	-7.1901303225793365	11.967097800774875	3948380
3949490	EDA	tightly integrated placement and routing for fpgas	2001	-6.643400206517048	11.719633215595536	3949517
3949498	EDA	on the design of a parallel link using rigid-flex pcb technology	2007	-7.204423077216923	11.724271839485176	3949525
3950502	EDA	robust estimation of timing yield with partial statistical information on process variations	2008	-6.6404751597061376	11.932525336249931	3950529
3951723	EDA	a new k-way partitioning approach for multiple types of fpgas	1995	-6.760377908124889	11.46051265222914	3951750
3951873	EDA	timing driven incremental multi-bit register composition using a placement-aware ilp formulation	2017	-6.891470163847887	12.135810010055636	3951900
3952103	EDA	routability-driven repeater block planning for interconnect-centric floorplanning	2000	-7.197242406537157	11.400595473493595	3952130
3954748	EDA	stochastic interconnect tree construction algorithm with accurate delay and power consideration	2007	-7.1461474011646615	12.032672670586894	3954775
3954835	EDA	enhanced dual-transition probabilistic power estimation with selective supergate analysis	2005	-6.36566343367607	12.03440998196913	3954862
3955366	Arch	generating random benchmark circuits for floorplanning	2004	-6.409356232733401	11.385134998823734	3955393
3956527	EDA	a complete synthesis method for block-level relaxation in self-timed datapaths	2010	-6.502644191549567	11.808803545712564	3956554
3958129	EDA	layout generator for transistor-level high-density regular circuits	2010	-6.32568920592509	12.129952138455145	3958156
3958827	EDA	shortest partial path first algorithm for reconfigurable processor array with faults	2016	-6.4229760903001285	11.842620106516025	3958854
3960423	EDA	gate sizing for constrained delay/power/area optimization	1997	-6.831391379598853	11.477386117275222	3960450
3960852	EDA	maze routing with buffer insertion under transition time constraints	2002	-7.196649290527632	11.57484786723285	3960879
3963467	EDA	track assignment in the pathway datapath layout assembler	1991	-6.613038532325644	11.569994589531088	3963494
3964211	EDA	novel algorithms for fast statistical analysis of scaled circuits	2009	-6.537596896293128	11.956906571823573	3964238
3964514	EDA	technology mapping for fpgas with embedded memory blocks	1998	-6.6835545742137885	11.933646952986322	3964541
3965085	EDA	efficient and accurate statistical timing analysis for non-linear non-gaussian variability with incremental attributes	2007	-6.8146774659314335	12.089187061370255	3965112
3966230	EDA	robust analog/rf circuit design with projection-based posynomial modeling	2004	-6.789262784952621	11.31096597064821	3966257
3966513	Visualization	inter-wire coupling reduction analysis of bus-invert coding	2008	-6.961006885920807	12.051944291508415	3966540
3966837	EDA	electromigration- and obstacle-avoiding routing tree construction	2013	-6.766509173757497	12.146489864992482	3966864
3970590	EDA	gate planning during placement for gated clock network	2008	-6.711065265970932	12.21948893613915	3970617
3970925	EDA	fast and accurate statistical criticality computation under process variations	2009	-6.552951768549218	11.298945916847778	3970952
3972351	EDA	efficient algorithms for identifying the minimum leakage states in cmos combinational logic	2004	-6.4967012261133315	11.550590585355385	3972378
3972554	EDA	a new min-cut placement algorithm for timing assurance layout design meeting net length constraint	1990	-6.722362785335193	11.400003378206913	3972581
3972881	EDA	new timing and routability driven placement algorithms for fpga synthesis	2007	-7.066915716837642	11.860762273465715	3972908
3973111	EDA	clock skew scheduling under process variations	2006	-6.9741187066386425	12.160783392849755	3973138
3973206	EDA	generation of design guarantees for interconnect matching	2006	-6.691494599059113	11.323069869055313	3973233
3973919	EDA	unified logical effort—a method for delay evaluation and minimization in logic paths with  $rc$ interconnect	2010	-7.000309724443422	11.738721410980284	3973946
3976013	EDA	delay-optimal simultaneous technology mapping and placement with applications to timing optimization	2008	-7.0574588672865675	11.565684623701047	3976040
3976346	EDA	a 3d ic designs partitioning algorithm with power consideration	2012	-6.986279586574005	11.985860383932993	3976373
3976426	EDA	tree placement in cascode-switch macros	1991	-6.909911758123036	11.569425671964769	3976453
3980088	EDA	static timing analysis for flexible tft circuits	2010	-6.915833845233183	11.906179632812464	3980115
3983188	EDA	the huber concept in device modeling, circuit diagnosis and design centering	1994	-6.676080482930298	11.756092826629533	3983215
3984984	EDA	delay insertion method in clock skew scheduling	2005	-6.807036010679159	12.198906262832107	3985011
3986290	EDA	performance bounds of asynchronous circuits with mode-based conditional behavior	2012	-6.453702879807768	11.632556073806176	3986317
3986505	EDA	leakage minimization of digital circuits using gate sizing in the presence of process variations	2008	-6.993429710432388	11.972102568908744	3986532
3986533	EDA	efficient hierarchical performance modeling for integrated circuits via bayesian co-learning	2017	-6.6223617815597775	11.8786447143985	3986560
3988167	EDA	lithography-aware layout modification considering performance impact	2011	-6.896842611297003	12.080051880210572	3988194
3988700	Theory	a routing framework for technology migration with bump encroachment	2017	-6.840158283182713	12.126042285808357	3988727
3989643	EDA	timing-driven routing of high fanout nets	2011	-7.13691819095449	11.610809920000696	3989670
3990239	EDA	treco: dynamic technology remapping for timing engineering change orders	2010	-6.718018970871345	11.845436972174179	3990266
3990254	EDA	multiple independent gate fets: how many gates do we need?	2015	-6.396829849114777	12.134717218269136	3990281
3994557	EDA	icoach: a circuit optimization aid for cmos high-performance circuits	1991	-6.709565416803975	12.12311992279116	3994584
3995183	Robotics	fast decap allocation based on algebraic multigrid	2006	-7.169421523933253	12.08212661537132	3995210
3995542	EDA	simultaneous functional-unit binding and floorplanning	1994	-6.382603036360352	11.840275117799258	3995569
3995676	EDA	quantum circuit physical design flow for 2d nearest-neighbor architectures	2017	-7.164280926353525	11.545311559151877	3995703
3996356	EDA	an integrated approach to timing-driven synthesis and placement of arithmetic circuits	2004	-6.520723860527622	11.94941370679133	3996383
3997362	EDA	an algorithm to determine mutually exclusive operations in behavioral descriptions	1998	-7.008806970918754	12.04123656286134	3997389
3998236	EDA	a practical methodology for early buffer and wire resource allocation	2001	-7.228822884205867	11.720335823311707	3998263
3998614	EDA	an optimal pin-count design with logic optimization for digital microfluidic biochips	2015	-6.685940320801534	12.018274777367097	3998641
4004041	EDA	regularity-aware routability-driven placement prototyping algorithm for hierarchical mixed-size circuits	2017	-6.766233986197289	11.36314986310528	4004068
4005742	EDA	a new algorithm for simultaneous gate sizing and threshold voltage assignment	2010	-7.114430744411947	11.549267632516802	4005769
4006141	EDA	efficient design space exploration for component-based system design	2012	-6.488205488369343	11.552337186462744	4006168
4007477	Mobile	local merges for effective redundancy in clock networks	2013	-6.862866345756558	11.890092775667453	4007504
4008443	EDA	integrated placement for mixed macro cell and standard cell designs	1990	-6.625720641695919	11.326711038663518	4008470
4009480	EDA	domocus: lock free parallel legalization in standard cell placement	2017	-7.227196294793543	11.582043204330995	4009507
4013325	ML	fast propagation of hamming and signal distances for register-transfer level datapaths	2012	-6.551267608923425	11.309432502211372	4013352
4014229	EDA	a new general purpose line probe routing algorithm	2014	-7.038152998584045	11.383880457243848	4014256
4014260	EDA	dimension reduction in statistical simulation of digital circuits	2015	-6.554476368960791	11.990300150363884	4014287
4016336	EDA	a pattern generation technique for maximizing power supply currents	2006	-7.063058048363263	11.331738660344932	4016363
4016612	EDA	an ilp formulation for minimizing the number of feedthrough cells in a standard cell placement	1999	-7.133599926886469	11.556490462278015	4016639
4018111	EDA	practical system-on-chip repeater design with hybrid meta-heuristic techniques	2018	-6.481098449235227	11.548149388837842	4018138
4019326	EDA	a floorplan-driven high-level synthesis algorithm with operation chainings using chaining enumeration	2014	-6.918284316220283	11.770455003492556	4019353
4019921	EDA	mathematical approach based on a “design of experiment” to simulate process variations	2011	-6.541757623015973	11.799490103079448	4019948
4020354	EDA	fgrep - fast generic routing demand estimation for placed fpga circuits	2001	-6.837366752798836	11.928135857636613	4020381
4020819	EDA	efficient global optimization of analog circuits using predictive response surface models on discretized design space	2016	-6.4869671282298675	11.42606568315162	4020846
4022609	EDA	design tradeoffs of long links in hierarchical tiled networks-on-chip	2013	-6.940791000410362	12.078162686858478	4022636
4023346	EDA	efficient statistical parameter selection for nonlinear modeling of process/performance variation	2016	-6.644966060854484	12.046539693976145	4023373
4023448	EDA	weibull-based analytical waveform model	2003	-6.429106066338504	11.819200284215036	4023475
4024761	EDA	timing-aware power-optimal ordering of signals	2008	-7.034024422924611	12.010959755072744	4024788
4024986	EDA	yield and timing constrained spare tsv assignment for three-dimensional integrated circuits	2014	-7.043758401672673	11.692921231853767	4025013
4026188	EDA	design and analysis of segmented routing channels for row-based fpga's	1994	-6.83959174108601	11.855993485135851	4026215
4027277	EDA	automatic clock tree design with ips in the system	2001	-6.718878838426505	11.929067671995261	4027304
4027357	EDA	coupling aware timing optimization and antenna avoidance in layer assignment	2005	-7.17622352509279	11.965270896733596	4027384
4027832	EDA	a high packing density module generator for cmos logic cells	1988	-6.8696983679253085	11.398783752543846	4027859
4028487	EDA	an approach to anchoring and placing high performance custom digital designs	2015	-6.6163854559167055	11.8838777222589	4028514
4030423	EDA	an accurate sparse matrix based framework for statistical static timing analysis	2006	-6.6935823980989255	11.690938861446488	4030450
4033902	EDA	toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression	2010	-6.594590273549082	11.968235547027714	4033929
4034067	EDA	an electrical optimizer that considers physical layout	1988	-6.903174770365065	11.712564150134414	4034094
4035091	Logic	hyper: a heuristic for yield/area improvement using redundancy in soc	2010	-6.714184504753836	11.649693577493293	4035118
4035763	EDA	tritonroute: an initial detailed router for advanced vlsi technologies	2018	-7.221424732465749	11.676391200222275	4035790
4036352	EDA	stochastic models for wireability analysis of gate arrays	1986	-7.096790209413763	11.593181608793895	4036379
4037641	Vision	circuit power estimation using pattern recognition techniques	2002	-6.392407579181484	11.916403784624052	4037668
4038843	EDA	heuristic algorithm for periodic clock optimisation in scheduling-based latency-insensitive design	2015	-6.481029133658166	11.718626012831896	4038870
4040332	EDA	integrated floorplanning and interconnect planning	1999	-7.1646430811917865	11.740695528380567	4040359
4044984	EDA	clock-tree routing realizing a clock-schedule for semi-synchronous circuits	1997	-7.155021425374449	11.7885878091944	4045011
4048250	EDA	synthesis and retiming for the pseudo-exhaustive bist of synchronous sequential circuits	1995	-6.729028887802402	11.370801158613286	4048277
4048609	EDA	three-level and-or-xor network synthesis: a ga based approach	2008	-6.615273089378772	11.489063097889426	4048636
4050097	EDA	yield-constrained digital circuit sizing via sequential geometric programming	2010	-6.658640052267603	11.773803466409873	4050124
4051112	EDA	an analytical placer for heterogeneous fpgas via rough-placed packing	2017	-6.770893779921333	11.884645729433618	4051139
4051784	EDA	on the reliability estimation of nano-circuits using neural networks	2015	-6.316498215695289	11.963274149869731	4051811
4051977	EDA	spec-based repeater insertion and wire sizing for on-chip interconnect	1999	-6.833904850222398	11.976439959060256	4052004
4052951	EDA	optimizing dsa-mp decomposition and redundant via insertion with dummy vias	2017	-7.185681333631263	11.716890748904252	4052978
4054005	EDA	non-overlapping transition encoding for global on-chip interconnect	2009	-7.007975091305791	12.20012492512517	4054032
4055271	EDA	m-pres: a statistical tool for modelling the impact of manufacturing process variations on circuit-level performance parameters	2011	-6.3021084988985825	12.165360602504151	4055298
4055976	EDA	cell stack length using an enhanced logical effort model for a library-free paradigm	2011	-6.609241134982798	11.307800654911349	4056003
4056370	EDA	interconnection synthesis with geometric constraints	1990	-7.004955723580662	11.378141620434839	4056397
4056681	EDA	multiple scan trees synthesis for test time/data and routing length reduction under output constraint	2009	-6.886207800861003	11.612993103997402	4056708
4057023	EDA	an efficient heuristic for peak capture power minimization during scan-based test	2013	-6.757374351189388	11.785322285237815	4057050
4057277	EDA	rare event diagnosis by iterative failure region locating and elite learning sample selection	2015	-6.456639181940595	12.161854263048113	4057304
4058919	EDA	retiming edge-triggered circuits under general delay models	1997	-6.94683412993628	11.461080953613928	4058946
4062048	EDA	surrogating circuit design solutions with robustness metrics	2016	-6.314328529547505	11.752771834535773	4062075
4063545	EDA	boolean techniques for low power driven re-synthesis	1995	-6.651178383676528	12.066062576396096	4063572
4064334	EDA	arrival time aware scheduling to minimize clock cycle length	2005	-6.4323018433390216	11.77568107700751	4064361
4064990	EDA	from finance to flip flops: a study of fast quasi-monte carlo methods from computational finance applied to statistical circuit analysis	2007	-6.569435617859162	12.062195868804816	4065017
4066614	EDA	a placement optimization technique for 3d ic	2017	-6.891753365881512	11.79697689740074	4066641
4066722	EDA	low-power clock trees for cpus	2010	-6.548404126320017	12.12758487608535	4066749
4068182	EDA	simultaneous optimization of driving buffer and routing switch sizes in an fpga using an iso-area approach	2002	-6.972749372474947	11.896313011992135	4068209
4071253	EDA	voltage drop aware power pad assignment and floorplanning for multi-voltage soc designs	2013	-7.141724015780896	12.234250364713535	4071280
4073080	EDA	a routing procedure for mixed array of custom macros and standard cells	1985	-7.105350366593982	11.577672108413296	4073107
4075816	EDA	vectorless verification of rlc power grids with transient current constraints	2011	-7.195932359104419	11.87673427797846	4075843
4078384	EDA	combinatorial cell design for cmos libraries	2000	-6.839841087507543	11.904089831593057	4078411
4082615	EDA	fast statistical analysis of rare circuit failure events via scaled-sigma sampling for high-dimensional variation space	2013	-6.511830731271466	12.221804426651847	4082642
4083304	EDA	simultaneous buffer and interlayer via planning for 3d floorplanning	2009	-7.140428265954238	11.85284286695883	4083331
4083540	EDA	opc-friendly de-compaction with timing constraints for standard cell layouts	2007	-7.0147593513563935	12.105174190840636	4083567
4083948	EDA	a novel unified dummy fill insertion framework with sqp-based optimization method	2016	-7.18507366539642	11.787870233116575	4083975
4085097	EDA	exploring fpga routing architecture stochastically	2010	-6.80105799416924	11.75159680441618	4085124
4086498	EDA	a fast heuristic algorithm for multidomain clock skew scheduling	2010	-7.105735137393759	11.960529511793787	4086525
4089168	EDA	fast and accurate opc for standard-cell layouts	2007	-6.772522517501242	11.893751217252474	4089195
4089744	EDA	preserving hdl synthesis hierarchy for cell placement	1997	-7.140362838197158	11.364662937309351	4089771
4091725	EDA	3d thermal-aware floorplanner using a moea approximation	2013	-6.892106360855244	12.070702354781508	4091752
4092372	HPC	efficient data storage in large nanoarrays	2004	-6.614886467186126	11.468170886330668	4092399
4096986	EDA	performance optimization of sequential circuits by eliminating retiming bottlenecks	1992	-6.388563497758149	11.731035168264713	4097013
4098495	EDA	quickyield: an efficient global-search based parametric yield estimation with performance constraints	2010	-6.583897113579426	11.550562194554882	4098522
4102890	EDA	mapping the awe-rlc model into a simple rc circuit with its application to buffer insertion	2011	-6.532893803196865	11.849691027133057	4102917
4103218	EDA	transistor count optimization in ig finfet network design	2017	-6.739363534724704	11.298654714821572	4103245
