vendor_name = ModelSim
source_file = 1, D:/project/Computer2130/Waveform1.vwf
source_file = 1, D:/project/Computer2130/Waveform.vwf
source_file = 1, D:/project/Computer2130/Computer2130.bdf
source_file = 1, D:/project/Computer2130/decode2_4.bdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/project/Computer2130/db/altsyncram_2501.tdf
source_file = 1, D:/project/Computer2130/ucode.hex
source_file = 1, D:/project/Computer2130/timing.bdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/21mux.bdf
source_file = 1, D:/project/Computer2130/uarreg.bdf
source_file = 1, D:/project/Computer2130/ucontrol.bdf
source_file = 1, D:/project/Computer2130/alu2130.bdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74181.bdf
source_file = 1, D:/project/Computer2130/register2130.bdf
source_file = 1, D:/project/Computer2130/decodea.bdf
source_file = 1, D:/project/Computer2130/mux2130.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, D:/project/Computer2130/db/mux_mrc.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, D:/project/Computer2130/db/altsyncram_ap71.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, D:/project/Computer2130/db/mux_erc.tdf
source_file = 1, D:/project/Computer2130/decodeb.bdf
source_file = 1, D:/project/Computer2130/lpm_counter0.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, D:/project/Computer2130/db/cntr_b6j.tdf
source_file = 1, D:/project/Computer2130/decodec.bdf
source_file = 1, D:/project/Computer2130/registers_3.bdf
source_file = 1, D:/project/Computer2130/regcontrol.bdf
source_file = 1, D:/project/Computer2130/sheft.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74148.bdf
design_name = Computer2130
instance = comp, \RAM_B~output , RAM_B~output, Computer2130, 1
instance = comp, \M[23]~output , M[23]~output, Computer2130, 1
instance = comp, \M[22]~output , M[22]~output, Computer2130, 1
instance = comp, \M[21]~output , M[21]~output, Computer2130, 1
instance = comp, \M[20]~output , M[20]~output, Computer2130, 1
instance = comp, \M[19]~output , M[19]~output, Computer2130, 1
instance = comp, \M[18]~output , M[18]~output, Computer2130, 1
instance = comp, \M[17]~output , M[17]~output, Computer2130, 1
instance = comp, \M[16]~output , M[16]~output, Computer2130, 1
instance = comp, \M[15]~output , M[15]~output, Computer2130, 1
instance = comp, \M[14]~output , M[14]~output, Computer2130, 1
instance = comp, \M[13]~output , M[13]~output, Computer2130, 1
instance = comp, \M[12]~output , M[12]~output, Computer2130, 1
instance = comp, \M[11]~output , M[11]~output, Computer2130, 1
instance = comp, \M[10]~output , M[10]~output, Computer2130, 1
instance = comp, \M[9]~output , M[9]~output, Computer2130, 1
instance = comp, \M[8]~output , M[8]~output, Computer2130, 1
instance = comp, \M[7]~output , M[7]~output, Computer2130, 1
instance = comp, \M[6]~output , M[6]~output, Computer2130, 1
instance = comp, \M[5]~output , M[5]~output, Computer2130, 1
instance = comp, \M[4]~output , M[4]~output, Computer2130, 1
instance = comp, \M[3]~output , M[3]~output, Computer2130, 1
instance = comp, \M[2]~output , M[2]~output, Computer2130, 1
instance = comp, \M[1]~output , M[1]~output, Computer2130, 1
instance = comp, \M[0]~output , M[0]~output, Computer2130, 1
instance = comp, \T1~output , T1~output, Computer2130, 1
instance = comp, \uaddr[5]~output , uaddr[5]~output, Computer2130, 1
instance = comp, \uaddr[4]~output , uaddr[4]~output, Computer2130, 1
instance = comp, \uaddr[3]~output , uaddr[3]~output, Computer2130, 1
instance = comp, \uaddr[2]~output , uaddr[2]~output, Computer2130, 1
instance = comp, \uaddr[1]~output , uaddr[1]~output, Computer2130, 1
instance = comp, \uaddr[0]~output , uaddr[0]~output, Computer2130, 1
instance = comp, \T2~output , T2~output, Computer2130, 1
instance = comp, \T3~output , T3~output, Computer2130, 1
instance = comp, \LDDR1~output , LDDR1~output, Computer2130, 1
instance = comp, \bus[7]~output , bus[7]~output, Computer2130, 1
instance = comp, \bus[6]~output , bus[6]~output, Computer2130, 1
instance = comp, \bus[5]~output , bus[5]~output, Computer2130, 1
instance = comp, \bus[4]~output , bus[4]~output, Computer2130, 1
instance = comp, \bus[3]~output , bus[3]~output, Computer2130, 1
instance = comp, \bus[2]~output , bus[2]~output, Computer2130, 1
instance = comp, \bus[1]~output , bus[1]~output, Computer2130, 1
instance = comp, \bus[0]~output , bus[0]~output, Computer2130, 1
instance = comp, \LDAR~output , LDAR~output, Computer2130, 1
instance = comp, \T4~output , T4~output, Computer2130, 1
instance = comp, \PC_B~output , PC_B~output, Computer2130, 1
instance = comp, \LDPC~output , LDPC~output, Computer2130, 1
instance = comp, \LOAD~output , LOAD~output, Computer2130, 1
instance = comp, \I[7]~output , I[7]~output, Computer2130, 1
instance = comp, \I[6]~output , I[6]~output, Computer2130, 1
instance = comp, \I[5]~output , I[5]~output, Computer2130, 1
instance = comp, \I[4]~output , I[4]~output, Computer2130, 1
instance = comp, \I[3]~output , I[3]~output, Computer2130, 1
instance = comp, \I[2]~output , I[2]~output, Computer2130, 1
instance = comp, \I[1]~output , I[1]~output, Computer2130, 1
instance = comp, \I[0]~output , I[0]~output, Computer2130, 1
instance = comp, \LDIR~output , LDIR~output, Computer2130, 1
instance = comp, \LDRI~output , LDRI~output, Computer2130, 1
instance = comp, \R2_B~output , R2_B~output, Computer2130, 1
instance = comp, \R1_B~output , R1_B~output, Computer2130, 1
instance = comp, \R0_B~output , R0_B~output, Computer2130, 1
instance = comp, \ALU_B~output , ALU_B~output, Computer2130, 1
instance = comp, \SW_B~output , SW_B~output, Computer2130, 1
instance = comp, \LDDR2~output , LDDR2~output, Computer2130, 1
instance = comp, \P[3]~output , P[3]~output, Computer2130, 1
instance = comp, \P[2]~output , P[2]~output, Computer2130, 1
instance = comp, \P[1]~output , P[1]~output, Computer2130, 1
instance = comp, \P[0]~output , P[0]~output, Computer2130, 1
instance = comp, \LED_B~output , LED_B~output, Computer2130, 1
instance = comp, \in[7]~output , in[7]~output, Computer2130, 1
instance = comp, \in[6]~output , in[6]~output, Computer2130, 1
instance = comp, \in[5]~output , in[5]~output, Computer2130, 1
instance = comp, \in[4]~output , in[4]~output, Computer2130, 1
instance = comp, \in[3]~output , in[3]~output, Computer2130, 1
instance = comp, \in[2]~output , in[2]~output, Computer2130, 1
instance = comp, \in[1]~output , in[1]~output, Computer2130, 1
instance = comp, \in[0]~output , in[0]~output, Computer2130, 1
instance = comp, \LED[7]~output , LED[7]~output, Computer2130, 1
instance = comp, \LED[6]~output , LED[6]~output, Computer2130, 1
instance = comp, \LED[5]~output , LED[5]~output, Computer2130, 1
instance = comp, \LED[4]~output , LED[4]~output, Computer2130, 1
instance = comp, \LED[3]~output , LED[3]~output, Computer2130, 1
instance = comp, \LED[2]~output , LED[2]~output, Computer2130, 1
instance = comp, \LED[1]~output , LED[1]~output, Computer2130, 1
instance = comp, \LED[0]~output , LED[0]~output, Computer2130, 1
instance = comp, \PC[7]~output , PC[7]~output, Computer2130, 1
instance = comp, \PC[6]~output , PC[6]~output, Computer2130, 1
instance = comp, \PC[5]~output , PC[5]~output, Computer2130, 1
instance = comp, \PC[4]~output , PC[4]~output, Computer2130, 1
instance = comp, \PC[3]~output , PC[3]~output, Computer2130, 1
instance = comp, \PC[2]~output , PC[2]~output, Computer2130, 1
instance = comp, \PC[1]~output , PC[1]~output, Computer2130, 1
instance = comp, \PC[0]~output , PC[0]~output, Computer2130, 1
instance = comp, \CLK1~input , CLK1~input, Computer2130, 1
instance = comp, \inst20|inst1~feeder , inst20|inst1~feeder, Computer2130, 1
instance = comp, \STEP~input , STEP~input, Computer2130, 1
instance = comp, \STEP~inputclkctrl , STEP~inputclkctrl, Computer2130, 1
instance = comp, \inst20|inst1 , inst20|inst1, Computer2130, 1
instance = comp, \inst20|inst2~feeder , inst20|inst2~feeder, Computer2130, 1
instance = comp, \inst20|inst2 , inst20|inst2, Computer2130, 1
instance = comp, \inst20|inst3 , inst20|inst3, Computer2130, 1
instance = comp, \inst20|inst4 , inst20|inst4, Computer2130, 1
instance = comp, \inst20|inst13 , inst20|inst13, Computer2130, 1
instance = comp, \inst20|inst13~clkctrl , inst20|inst13~clkctrl, Computer2130, 1
instance = comp, \inst20|inst12~0 , inst20|inst12~0, Computer2130, 1
instance = comp, \inst20|inst~feeder , inst20|inst~feeder, Computer2130, 1
instance = comp, \inst20|inst , inst20|inst, Computer2130, 1
instance = comp, \RST1~input , RST1~input, Computer2130, 1
instance = comp, \inst26|inst~0 , inst26|inst~0, Computer2130, 1
instance = comp, \inst20|inst~clkctrl , inst20|inst~clkctrl, Computer2130, 1
instance = comp, \inst20|inst1~clkctrl , inst20|inst1~clkctrl, Computer2130, 1
instance = comp, \inst29|srom|rom_block|auto_generated|ram_block1a0 , inst29|srom|rom_block|auto_generated|ram_block1a0, Computer2130, 1
instance = comp, \inst27|inst45~feeder , inst27|inst45~feeder, Computer2130, 1
instance = comp, \inst27|inst45 , inst27|inst45, Computer2130, 1
instance = comp, \inst29|srom|rom_block|auto_generated|ram_block1a6 , inst29|srom|rom_block|auto_generated|ram_block1a6, Computer2130, 1
instance = comp, \inst3~clkctrl , inst3~clkctrl, Computer2130, 1
instance = comp, \inst19|9~0 , inst19|9~0, Computer2130, 1
instance = comp, \inst20|inst2~clkctrl , inst20|inst2~clkctrl, Computer2130, 1
instance = comp, \inst16|Equal0~0 , inst16|Equal0~0, Computer2130, 1
instance = comp, \inst16|Equal0~1 , inst16|Equal0~1, Computer2130, 1
instance = comp, \inst16|reg8~25 , inst16|reg8~25, Computer2130, 1
instance = comp, \inst23|inst~0 , inst23|inst~0, Computer2130, 1
instance = comp, \inst19|8~0 , inst19|8~0, Computer2130, 1
instance = comp, \inst19|8 , inst19|8, Computer2130, 1
instance = comp, \inst2|inst11|16~feeder , inst2|inst11|16~feeder, Computer2130, 1
instance = comp, \inst2|inst11|16 , inst2|inst11|16, Computer2130, 1
instance = comp, \inst36|18 , inst36|18, Computer2130, 1
instance = comp, \d0[0]~input , d0[0]~input, Computer2130, 1
instance = comp, \inst19|109~0 , inst19|109~0, Computer2130, 1
instance = comp, \inst19|109~1 , inst19|109~1, Computer2130, 1
instance = comp, \inst24|19 , inst24|19, Computer2130, 1
instance = comp, \inst4~clkctrl , inst4~clkctrl, Computer2130, 1
instance = comp, \inst28|19 , inst28|19, Computer2130, 1
instance = comp, \inst37|inst1|43~0 , inst37|inst1|43~0, Computer2130, 1
instance = comp, \inst37|inst1|46~0 , inst37|inst1|46~0, Computer2130, 1
instance = comp, \inst37|inst1|80~0 , inst37|inst1|80~0, Computer2130, 1
instance = comp, \inst31~clkctrl , inst31~clkctrl, Computer2130, 1
instance = comp, \inst5~clkctrl , inst5~clkctrl, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|latch_signal[0] , inst18|LPM_COUNTER_component|auto_generated|latch_signal[0], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita0, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7 , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|aclr_actual~0 , inst18|LPM_COUNTER_component|auto_generated|aclr_actual~0, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|aclr_actual , inst18|LPM_COUNTER_component|auto_generated|aclr_actual, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|pre_hazard[0] , inst18|LPM_COUNTER_component|auto_generated|pre_hazard[0], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|safe_q[0] , inst18|LPM_COUNTER_component|auto_generated|safe_q[0], Computer2130, 1
instance = comp, \inst23|inst~1 , inst23|inst~1, Computer2130, 1
instance = comp, \inst22|$00000|auto_generated|result_node[0]~7 , inst22|$00000|auto_generated|result_node[0]~7, Computer2130, 1
instance = comp, \inst34|19 , inst34|19, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|latch_signal[1] , inst18|LPM_COUNTER_component|auto_generated|latch_signal[1], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita1, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6 , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|pre_hazard[1] , inst18|LPM_COUNTER_component|auto_generated|pre_hazard[1], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|safe_q[1] , inst18|LPM_COUNTER_component|auto_generated|safe_q[1], Computer2130, 1
instance = comp, \inst22|$00000|auto_generated|result_node[1]~6 , inst22|$00000|auto_generated|result_node[1]~6, Computer2130, 1
instance = comp, \inst34|18 , inst34|18, Computer2130, 1
instance = comp, \inst2|inst1|17~feeder , inst2|inst1|17~feeder, Computer2130, 1
instance = comp, \inst2|inst1|17 , inst2|inst1|17, Computer2130, 1
instance = comp, \inst2|inst11|17~feeder , inst2|inst11|17~feeder, Computer2130, 1
instance = comp, \inst2|inst11|17 , inst2|inst11|17, Computer2130, 1
instance = comp, \inst2|inst6 , inst2|inst6, Computer2130, 1
instance = comp, \inst2|inst6~clkctrl , inst2|inst6~clkctrl, Computer2130, 1
instance = comp, \inst2|inst10|17 , inst2|inst10|17, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~27 , inst1|LPM_MUX_component|auto_generated|_~27, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~28 , inst1|LPM_MUX_component|auto_generated|_~28, Computer2130, 1
instance = comp, \d0[2]~input , d0[2]~input, Computer2130, 1
instance = comp, \inst28|17 , inst28|17, Computer2130, 1
instance = comp, \inst24|17 , inst24|17, Computer2130, 1
instance = comp, \inst37|inst1|48~0 , inst37|inst1|48~0, Computer2130, 1
instance = comp, \inst37|inst1|45~0 , inst37|inst1|45~0, Computer2130, 1
instance = comp, \inst28|18 , inst28|18, Computer2130, 1
instance = comp, \inst37|inst1|47~0 , inst37|inst1|47~0, Computer2130, 1
instance = comp, \inst37|inst1|78~0 , inst37|inst1|78~0, Computer2130, 1
instance = comp, \inst37|inst1|75~0 , inst37|inst1|75~0, Computer2130, 1
instance = comp, \inst37|inst1|82 , inst37|inst1|82, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|latch_signal[3] , inst18|LPM_COUNTER_component|auto_generated|latch_signal[3], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita2, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita3, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4 , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|pre_hazard[3] , inst18|LPM_COUNTER_component|auto_generated|pre_hazard[3], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|safe_q[3] , inst18|LPM_COUNTER_component|auto_generated|safe_q[3], Computer2130, 1
instance = comp, \inst22|$00000|auto_generated|result_node[3]~4 , inst22|$00000|auto_generated|result_node[3]~4, Computer2130, 1
instance = comp, \inst34|16 , inst34|16, Computer2130, 1
instance = comp, \inst2|inst11|15~feeder , inst2|inst11|15~feeder, Computer2130, 1
instance = comp, \inst2|inst11|15 , inst2|inst11|15, Computer2130, 1
instance = comp, \inst2|inst1|15 , inst2|inst1|15, Computer2130, 1
instance = comp, \inst2|inst10|15 , inst2|inst10|15, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~17 , inst1|LPM_MUX_component|auto_generated|_~17, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~18 , inst1|LPM_MUX_component|auto_generated|_~18, Computer2130, 1
instance = comp, \d0[4]~input , d0[4]~input, Computer2130, 1
instance = comp, \inst28|15 , inst28|15, Computer2130, 1
instance = comp, \inst24|15 , inst24|15, Computer2130, 1
instance = comp, \inst37|inst|43~0 , inst37|inst|43~0, Computer2130, 1
instance = comp, \inst37|inst|46~0 , inst37|inst|46~0, Computer2130, 1
instance = comp, \inst28|16 , inst28|16, Computer2130, 1
instance = comp, \inst24|16 , inst24|16, Computer2130, 1
instance = comp, \inst37|inst1|51~0 , inst37|inst1|51~0, Computer2130, 1
instance = comp, \inst37|inst1|52~0 , inst37|inst1|52~0, Computer2130, 1
instance = comp, \inst37|inst1|78~1 , inst37|inst1|78~1, Computer2130, 1
instance = comp, \inst37|inst1|78~2 , inst37|inst1|78~2, Computer2130, 1
instance = comp, \inst37|inst|80 , inst37|inst|80, Computer2130, 1
instance = comp, \inst2|inst11|14~feeder , inst2|inst11|14~feeder, Computer2130, 1
instance = comp, \inst2|inst11|14 , inst2|inst11|14, Computer2130, 1
instance = comp, \inst2|inst10|14 , inst2|inst10|14, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~12 , inst1|LPM_MUX_component|auto_generated|_~12, Computer2130, 1
instance = comp, \inst2|inst1|14~feeder , inst2|inst1|14~feeder, Computer2130, 1
instance = comp, \inst2|inst1|14 , inst2|inst1|14, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~13 , inst1|LPM_MUX_component|auto_generated|_~13, Computer2130, 1
instance = comp, \d0[5]~input , d0[5]~input, Computer2130, 1
instance = comp, \inst28|14 , inst28|14, Computer2130, 1
instance = comp, \inst24|14 , inst24|14, Computer2130, 1
instance = comp, \inst37|inst|47~0 , inst37|inst|47~0, Computer2130, 1
instance = comp, \inst37|inst|44~0 , inst37|inst|44~0, Computer2130, 1
instance = comp, \inst37|inst|79 , inst37|inst|79, Computer2130, 1
instance = comp, \inst37|inst|81 , inst37|inst|81, Computer2130, 1
instance = comp, \inst2|inst11|13~feeder , inst2|inst11|13~feeder, Computer2130, 1
instance = comp, \inst2|inst11|13 , inst2|inst11|13, Computer2130, 1
instance = comp, \inst2|inst1|13~feeder , inst2|inst1|13~feeder, Computer2130, 1
instance = comp, \inst2|inst1|13 , inst2|inst1|13, Computer2130, 1
instance = comp, \inst16|reg8~13 , inst16|reg8~13, Computer2130, 1
instance = comp, \inst16|reg8~14 , inst16|reg8~14, Computer2130, 1
instance = comp, \inst16|reg8[6]~1 , inst16|reg8[6]~1, Computer2130, 1
instance = comp, \inst16|process_0~0 , inst16|process_0~0, Computer2130, 1
instance = comp, \inst16|reg8[6] , inst16|reg8[6], Computer2130, 1
instance = comp, \inst2|inst10|13 , inst2|inst10|13, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~7 , inst1|LPM_MUX_component|auto_generated|_~7, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~8 , inst1|LPM_MUX_component|auto_generated|_~8, Computer2130, 1
instance = comp, \d0[6]~input , d0[6]~input, Computer2130, 1
instance = comp, \inst2|inst11|12 , inst2|inst11|12, Computer2130, 1
instance = comp, \inst2|inst10|12 , inst2|inst10|12, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~2 , inst1|LPM_MUX_component|auto_generated|_~2, Computer2130, 1
instance = comp, \inst2|inst1|12~feeder , inst2|inst1|12~feeder, Computer2130, 1
instance = comp, \inst2|inst1|12 , inst2|inst1|12, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~3 , inst1|LPM_MUX_component|auto_generated|_~3, Computer2130, 1
instance = comp, \d0[7]~input , d0[7]~input, Computer2130, 1
instance = comp, \inst28|12 , inst28|12, Computer2130, 1
instance = comp, \inst24|12 , inst24|12, Computer2130, 1
instance = comp, \inst37|inst|52~0 , inst37|inst|52~0, Computer2130, 1
instance = comp, \inst37|inst|51~0 , inst37|inst|51~0, Computer2130, 1
instance = comp, \inst37|inst|77~0 , inst37|inst|77~0, Computer2130, 1
instance = comp, \inst28|13 , inst28|13, Computer2130, 1
instance = comp, \inst24|13 , inst24|13, Computer2130, 1
instance = comp, \inst37|inst|45~0 , inst37|inst|45~0, Computer2130, 1
instance = comp, \inst37|inst|74~0 , inst37|inst|74~0, Computer2130, 1
instance = comp, \inst37|inst|74~1 , inst37|inst|74~1, Computer2130, 1
instance = comp, \inst37|inst|48~0 , inst37|inst|48~0, Computer2130, 1
instance = comp, \inst37|inst|74~2 , inst37|inst|74~2, Computer2130, 1
instance = comp, \inst37|inst|77 , inst37|inst|77, Computer2130, 1
instance = comp, \inst17|sram|ram_block|auto_generated|ram_block1a0 , inst17|sram|ram_block|auto_generated|ram_block1a0, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~0 , inst1|LPM_MUX_component|auto_generated|_~0, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~1 , inst1|LPM_MUX_component|auto_generated|_~1, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~4 , inst1|LPM_MUX_component|auto_generated|_~4, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|latch_signal[7] , inst18|LPM_COUNTER_component|auto_generated|latch_signal[7], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|latch_signal[6] , inst18|LPM_COUNTER_component|auto_generated|latch_signal[6], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|latch_signal[5] , inst18|LPM_COUNTER_component|auto_generated|latch_signal[5], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|latch_signal[4] , inst18|LPM_COUNTER_component|auto_generated|latch_signal[4], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita4, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3 , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|pre_hazard[4] , inst18|LPM_COUNTER_component|auto_generated|pre_hazard[4], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita5 , inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita5, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2 , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[5], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|pre_hazard[5] , inst18|LPM_COUNTER_component|auto_generated|pre_hazard[5], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita6 , inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita6, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1 , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[6], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|pre_hazard[6] , inst18|LPM_COUNTER_component|auto_generated|pre_hazard[6], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita7 , inst18|LPM_COUNTER_component|auto_generated|counter_comb_bita7, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0 , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[7], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|pre_hazard[7] , inst18|LPM_COUNTER_component|auto_generated|pre_hazard[7], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|safe_q[7] , inst18|LPM_COUNTER_component|auto_generated|safe_q[7], Computer2130, 1
instance = comp, \inst22|$00000|auto_generated|result_node[7]~0 , inst22|$00000|auto_generated|result_node[7]~0, Computer2130, 1
instance = comp, \inst34|12 , inst34|12, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~5 , inst1|LPM_MUX_component|auto_generated|_~5, Computer2130, 1
instance = comp, \inst37|inst|75~0 , inst37|inst|75~0, Computer2130, 1
instance = comp, \inst37|inst|82 , inst37|inst|82, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~6 , inst1|LPM_MUX_component|auto_generated|_~6, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~9 , inst1|LPM_MUX_component|auto_generated|_~9, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|safe_q[6] , inst18|LPM_COUNTER_component|auto_generated|safe_q[6], Computer2130, 1
instance = comp, \inst22|$00000|auto_generated|result_node[6]~1 , inst22|$00000|auto_generated|result_node[6]~1, Computer2130, 1
instance = comp, \inst34|13 , inst34|13, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~10 , inst1|LPM_MUX_component|auto_generated|_~10, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~11 , inst1|LPM_MUX_component|auto_generated|_~11, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~14 , inst1|LPM_MUX_component|auto_generated|_~14, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|safe_q[5] , inst18|LPM_COUNTER_component|auto_generated|safe_q[5], Computer2130, 1
instance = comp, \inst22|$00000|auto_generated|result_node[5]~2 , inst22|$00000|auto_generated|result_node[5]~2, Computer2130, 1
instance = comp, \inst34|14 , inst34|14, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~15 , inst1|LPM_MUX_component|auto_generated|_~15, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~16 , inst1|LPM_MUX_component|auto_generated|_~16, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~19 , inst1|LPM_MUX_component|auto_generated|_~19, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|safe_q[4] , inst18|LPM_COUNTER_component|auto_generated|safe_q[4], Computer2130, 1
instance = comp, \inst22|$00000|auto_generated|result_node[4]~3 , inst22|$00000|auto_generated|result_node[4]~3, Computer2130, 1
instance = comp, \inst34|15 , inst34|15, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~25 , inst1|LPM_MUX_component|auto_generated|_~25, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~26 , inst1|LPM_MUX_component|auto_generated|_~26, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~29 , inst1|LPM_MUX_component|auto_generated|_~29, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|latch_signal[2] , inst18|LPM_COUNTER_component|auto_generated|latch_signal[2], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5 , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5, Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst18|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|pre_hazard[2] , inst18|LPM_COUNTER_component|auto_generated|pre_hazard[2], Computer2130, 1
instance = comp, \inst18|LPM_COUNTER_component|auto_generated|safe_q[2] , inst18|LPM_COUNTER_component|auto_generated|safe_q[2], Computer2130, 1
instance = comp, \inst22|$00000|auto_generated|result_node[2]~5 , inst22|$00000|auto_generated|result_node[2]~5, Computer2130, 1
instance = comp, \inst34|17 , inst34|17, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~35 , inst1|LPM_MUX_component|auto_generated|_~35, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~36 , inst1|LPM_MUX_component|auto_generated|_~36, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~39 , inst1|LPM_MUX_component|auto_generated|_~39, Computer2130, 1
instance = comp, \inst36|19 , inst36|19, Computer2130, 1
instance = comp, \inst2|inst7 , inst2|inst7, Computer2130, 1
instance = comp, \inst2|inst7~clkctrl , inst2|inst7~clkctrl, Computer2130, 1
instance = comp, \inst2|inst1|16~feeder , inst2|inst1|16~feeder, Computer2130, 1
instance = comp, \inst2|inst1|16 , inst2|inst1|16, Computer2130, 1
instance = comp, \inst16|reg8~19 , inst16|reg8~19, Computer2130, 1
instance = comp, \inst16|reg8~20 , inst16|reg8~20, Computer2130, 1
instance = comp, \inst16|reg8[3]~4 , inst16|reg8[3]~4, Computer2130, 1
instance = comp, \inst16|reg8[3] , inst16|reg8[3], Computer2130, 1
instance = comp, \inst2|inst10|16 , inst2|inst10|16, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~22 , inst1|LPM_MUX_component|auto_generated|_~22, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~23 , inst1|LPM_MUX_component|auto_generated|_~23, Computer2130, 1
instance = comp, \d0[3]~input , d0[3]~input, Computer2130, 1
instance = comp, \inst37|inst1|74~0 , inst37|inst1|74~0, Computer2130, 1
instance = comp, \inst37|inst1|77 , inst37|inst1|77, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~20 , inst1|LPM_MUX_component|auto_generated|_~20, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~21 , inst1|LPM_MUX_component|auto_generated|_~21, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~24 , inst1|LPM_MUX_component|auto_generated|_~24, Computer2130, 1
instance = comp, \inst36|16 , inst36|16, Computer2130, 1
instance = comp, \inst13|inst~4 , inst13|inst~4, Computer2130, 1
instance = comp, \inst36|17 , inst36|17, Computer2130, 1
instance = comp, \inst2|inst~0 , inst2|inst~0, Computer2130, 1
instance = comp, \inst2|inst , inst2|inst, Computer2130, 1
instance = comp, \inst2|inst~clkctrl , inst2|inst~clkctrl, Computer2130, 1
instance = comp, \inst2|inst11|19 , inst2|inst11|19, Computer2130, 1
instance = comp, \inst2|inst10|19 , inst2|inst10|19, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~37 , inst1|LPM_MUX_component|auto_generated|_~37, Computer2130, 1
instance = comp, \inst2|inst1|19~feeder , inst2|inst1|19~feeder, Computer2130, 1
instance = comp, \inst2|inst1|19 , inst2|inst1|19, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~38 , inst1|LPM_MUX_component|auto_generated|_~38, Computer2130, 1
instance = comp, \inst16|reg8~27 , inst16|reg8~27, Computer2130, 1
instance = comp, \inst16|reg8~26 , inst16|reg8~26, Computer2130, 1
instance = comp, \inst16|reg8[0] , inst16|reg8[0], Computer2130, 1
instance = comp, \inst16|reg8~10 , inst16|reg8~10, Computer2130, 1
instance = comp, \inst16|reg8~11 , inst16|reg8~11, Computer2130, 1
instance = comp, \inst16|reg8~12 , inst16|reg8~12, Computer2130, 1
instance = comp, \inst16|reg8[7]~0 , inst16|reg8[7]~0, Computer2130, 1
instance = comp, \inst16|reg8[7] , inst16|reg8[7], Computer2130, 1
instance = comp, \inst16|reg8~9 , inst16|reg8~9, Computer2130, 1
instance = comp, \inst16|reg8~16 , inst16|reg8~16, Computer2130, 1
instance = comp, \inst16|reg8[5]~2 , inst16|reg8[5]~2, Computer2130, 1
instance = comp, \inst16|reg8[5] , inst16|reg8[5], Computer2130, 1
instance = comp, \inst16|reg8~15 , inst16|reg8~15, Computer2130, 1
instance = comp, \inst16|reg8~18 , inst16|reg8~18, Computer2130, 1
instance = comp, \inst16|reg8[4]~3 , inst16|reg8[4]~3, Computer2130, 1
instance = comp, \inst16|reg8[4] , inst16|reg8[4], Computer2130, 1
instance = comp, \inst16|reg8~17 , inst16|reg8~17, Computer2130, 1
instance = comp, \inst16|reg8~22 , inst16|reg8~22, Computer2130, 1
instance = comp, \inst16|reg8[2]~5 , inst16|reg8[2]~5, Computer2130, 1
instance = comp, \inst16|reg8[2] , inst16|reg8[2], Computer2130, 1
instance = comp, \inst16|reg8~21 , inst16|reg8~21, Computer2130, 1
instance = comp, \inst16|reg8~23 , inst16|reg8~23, Computer2130, 1
instance = comp, \inst16|reg8~24 , inst16|reg8~24, Computer2130, 1
instance = comp, \inst16|reg8[1]~6 , inst16|reg8[1]~6, Computer2130, 1
instance = comp, \inst16|reg8[1] , inst16|reg8[1], Computer2130, 1
instance = comp, \inst2|inst10|18 , inst2|inst10|18, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~32 , inst1|LPM_MUX_component|auto_generated|_~32, Computer2130, 1
instance = comp, \inst2|inst1|18~feeder , inst2|inst1|18~feeder, Computer2130, 1
instance = comp, \inst2|inst1|18 , inst2|inst1|18, Computer2130, 1
instance = comp, \inst2|inst11|18~feeder , inst2|inst11|18~feeder, Computer2130, 1
instance = comp, \inst2|inst11|18 , inst2|inst11|18, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~33 , inst1|LPM_MUX_component|auto_generated|_~33, Computer2130, 1
instance = comp, \d0[1]~input , d0[1]~input, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~30 , inst1|LPM_MUX_component|auto_generated|_~30, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~31 , inst1|LPM_MUX_component|auto_generated|_~31, Computer2130, 1
instance = comp, \inst1|LPM_MUX_component|auto_generated|_~34 , inst1|LPM_MUX_component|auto_generated|_~34, Computer2130, 1
instance = comp, \inst24|18 , inst24|18, Computer2130, 1
instance = comp, \inst37|inst1|44~0 , inst37|inst1|44~0, Computer2130, 1
instance = comp, \inst37|inst1|79 , inst37|inst1|79, Computer2130, 1
instance = comp, \inst37|inst1|81 , inst37|inst1|81, Computer2130, 1
instance = comp, \inst26|inst11~0 , inst26|inst11~0, Computer2130, 1
instance = comp, \inst26|inst11~2 , inst26|inst11~2, Computer2130, 1
instance = comp, \inst26|inst11~1 , inst26|inst11~1, Computer2130, 1
instance = comp, \inst26|inst , inst26|inst, Computer2130, 1
instance = comp, \inst27|inst44~1 , inst27|inst44~1, Computer2130, 1
instance = comp, \inst27|inst44~3 , inst27|inst44~3, Computer2130, 1
instance = comp, \inst27|inst44~0 , inst27|inst44~0, Computer2130, 1
instance = comp, \inst27|inst44~_emulated , inst27|inst44~_emulated, Computer2130, 1
instance = comp, \inst27|inst44~2 , inst27|inst44~2, Computer2130, 1
instance = comp, \inst6~clkctrl , inst6~clkctrl, Computer2130, 1
instance = comp, \inst36|12~feeder , inst36|12~feeder, Computer2130, 1
instance = comp, \inst36|12 , inst36|12, Computer2130, 1
instance = comp, \inst26|inst24 , inst26|inst24, Computer2130, 1
instance = comp, \inst27|inst43~1 , inst27|inst43~1, Computer2130, 1
instance = comp, \inst27|inst43~3 , inst27|inst43~3, Computer2130, 1
instance = comp, \inst27|inst43~0 , inst27|inst43~0, Computer2130, 1
instance = comp, \inst27|inst43~_emulated , inst27|inst43~_emulated, Computer2130, 1
instance = comp, \inst27|inst43~2 , inst27|inst43~2, Computer2130, 1
instance = comp, \inst25|inst~4 , inst25|inst~4, Computer2130, 1
instance = comp, \inst36|13~feeder , inst36|13~feeder, Computer2130, 1
instance = comp, \inst36|13 , inst36|13, Computer2130, 1
instance = comp, \inst26|inst25 , inst26|inst25, Computer2130, 1
instance = comp, \inst27|inst42~1 , inst27|inst42~1, Computer2130, 1
instance = comp, \inst27|inst42~3 , inst27|inst42~3, Computer2130, 1
instance = comp, \inst27|inst42~0 , inst27|inst42~0, Computer2130, 1
instance = comp, \inst27|inst42~_emulated , inst27|inst42~_emulated, Computer2130, 1
instance = comp, \inst27|inst42~2 , inst27|inst42~2, Computer2130, 1
instance = comp, \inst25|inst~1 , inst25|inst~1, Computer2130, 1
instance = comp, \SWB~input , SWB~input, Computer2130, 1
instance = comp, \inst36|14 , inst36|14, Computer2130, 1
instance = comp, \inst26|inst9~0 , inst26|inst9~0, Computer2130, 1
instance = comp, \inst26|inst9~1 , inst26|inst9~1, Computer2130, 1
instance = comp, \inst27|inst41~1 , inst27|inst41~1, Computer2130, 1
instance = comp, \inst27|inst41~3 , inst27|inst41~3, Computer2130, 1
instance = comp, \inst27|inst41~0 , inst27|inst41~0, Computer2130, 1
instance = comp, \inst27|inst41~_emulated , inst27|inst41~_emulated, Computer2130, 1
instance = comp, \inst27|inst41~2 , inst27|inst41~2, Computer2130, 1
instance = comp, \inst25|inst~3 , inst25|inst~3, Computer2130, 1
instance = comp, \SWA~input , SWA~input, Computer2130, 1
instance = comp, \inst36|15~feeder , inst36|15~feeder, Computer2130, 1
instance = comp, \inst36|15 , inst36|15, Computer2130, 1
instance = comp, \inst26|inst10~0 , inst26|inst10~0, Computer2130, 1
instance = comp, \inst26|inst10~1 , inst26|inst10~1, Computer2130, 1
instance = comp, \inst27|inst40~1 , inst27|inst40~1, Computer2130, 1
instance = comp, \inst27|inst40~3 , inst27|inst40~3, Computer2130, 1
instance = comp, \inst27|inst40~0 , inst27|inst40~0, Computer2130, 1
instance = comp, \inst27|inst40~_emulated , inst27|inst40~_emulated, Computer2130, 1
instance = comp, \inst27|inst40~2 , inst27|inst40~2, Computer2130, 1
instance = comp, \inst21|inst7 , inst21|inst7, Computer2130, 1
instance = comp, \inst13|inst~0 , inst13|inst~0, Computer2130, 1
instance = comp, \inst13|inst~1 , inst13|inst~1, Computer2130, 1
instance = comp, \inst25|inst~0 , inst25|inst~0, Computer2130, 1
instance = comp, \inst13|inst~2 , inst13|inst~2, Computer2130, 1
instance = comp, \inst13|inst~3 , inst13|inst~3, Computer2130, 1
instance = comp, \inst23|inst~2 , inst23|inst~2, Computer2130, 1
instance = comp, \inst23|inst~3 , inst23|inst~3, Computer2130, 1
instance = comp, \inst23|inst~4 , inst23|inst~4, Computer2130, 1
instance = comp, \inst21|inst8 , inst21|inst8, Computer2130, 1
instance = comp, \inst13|inst~5 , inst13|inst~5, Computer2130, 1
instance = comp, \inst25|inst~2 , inst25|inst~2, Computer2130, 1
instance = comp, \inst21|inst6 , inst21|inst6, Computer2130, 1
instance = comp, \inst8~clkctrl , inst8~clkctrl, Computer2130, 1
instance = comp, \inst35|12~feeder , inst35|12~feeder, Computer2130, 1
instance = comp, \inst35|12 , inst35|12, Computer2130, 1
instance = comp, \inst35|13~feeder , inst35|13~feeder, Computer2130, 1
instance = comp, \inst35|13 , inst35|13, Computer2130, 1
instance = comp, \inst35|14~feeder , inst35|14~feeder, Computer2130, 1
instance = comp, \inst35|14 , inst35|14, Computer2130, 1
instance = comp, \inst35|15~feeder , inst35|15~feeder, Computer2130, 1
instance = comp, \inst35|15 , inst35|15, Computer2130, 1
instance = comp, \inst35|16~feeder , inst35|16~feeder, Computer2130, 1
instance = comp, \inst35|16 , inst35|16, Computer2130, 1
instance = comp, \inst35|17~feeder , inst35|17~feeder, Computer2130, 1
instance = comp, \inst35|17 , inst35|17, Computer2130, 1
instance = comp, \inst35|18~feeder , inst35|18~feeder, Computer2130, 1
instance = comp, \inst35|18 , inst35|18, Computer2130, 1
instance = comp, \inst35|19~feeder , inst35|19~feeder, Computer2130, 1
instance = comp, \inst35|19 , inst35|19, Computer2130, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
