# VLSI-Prep
RTL design and verification projects: FIFO, APB, AXI, RISC-V
