$comment
	File created using the following command:
		vcd file Aula7.msim.vcd -direction
$end
$date
	Thu Mar 23 17:15:50 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DataAddress [8] $end
$var wire 1 # DataAddress [7] $end
$var wire 1 $ DataAddress [6] $end
$var wire 1 % DataAddress [5] $end
$var wire 1 & DataAddress [4] $end
$var wire 1 ' DataAddress [3] $end
$var wire 1 ( DataAddress [2] $end
$var wire 1 ) DataAddress [1] $end
$var wire 1 * DataAddress [0] $end
$var wire 1 + endereco [5] $end
$var wire 1 , endereco [4] $end
$var wire 1 - endereco [3] $end
$var wire 1 . endereco [2] $end
$var wire 1 / endereco [1] $end
$var wire 1 0 endereco [0] $end
$var wire 1 1 KEY [3] $end
$var wire 1 2 KEY [2] $end
$var wire 1 3 KEY [1] $end
$var wire 1 4 KEY [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var wire 1 8 devoe $end
$var wire 1 9 devclrn $end
$var wire 1 : devpor $end
$var wire 1 ; ww_devoe $end
$var wire 1 < ww_devclrn $end
$var wire 1 = ww_devpor $end
$var wire 1 > ww_CLOCK_50 $end
$var wire 1 ? ww_KEY [3] $end
$var wire 1 @ ww_KEY [2] $end
$var wire 1 A ww_KEY [1] $end
$var wire 1 B ww_KEY [0] $end
$var wire 1 C ww_DataAddress [8] $end
$var wire 1 D ww_DataAddress [7] $end
$var wire 1 E ww_DataAddress [6] $end
$var wire 1 F ww_DataAddress [5] $end
$var wire 1 G ww_DataAddress [4] $end
$var wire 1 H ww_DataAddress [3] $end
$var wire 1 I ww_DataAddress [2] $end
$var wire 1 J ww_DataAddress [1] $end
$var wire 1 K ww_DataAddress [0] $end
$var wire 1 L ww_endereco [5] $end
$var wire 1 M ww_endereco [4] $end
$var wire 1 N ww_endereco [3] $end
$var wire 1 O ww_endereco [2] $end
$var wire 1 P ww_endereco [1] $end
$var wire 1 Q ww_endereco [0] $end
$var wire 1 R \CLOCK_50~input_o\ $end
$var wire 1 S \KEY[1]~input_o\ $end
$var wire 1 T \KEY[2]~input_o\ $end
$var wire 1 U \KEY[3]~input_o\ $end
$var wire 1 V \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 W \KEY[0]~input_o\ $end
$var wire 1 X \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 Y \CPU|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 Z \CPU|incrementaPC|Add0~2\ $end
$var wire 1 [ \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 \ \CPU|incrementaPC|Add0~6\ $end
$var wire 1 ] \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 ^ \CPU|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 _ \ROM1|memROM~5_combout\ $end
$var wire 1 ` \ROM1|memROM~14_combout\ $end
$var wire 1 a \CPU|incrementaPC|Add0~26\ $end
$var wire 1 b \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 c \ROM1|memROM~11_combout\ $end
$var wire 1 d \ROM1|memROM~9_combout\ $end
$var wire 1 e \CPU|DECODER|saida~0_combout\ $end
$var wire 1 f \CPU|MUX2|saida_MUX[7]~8_combout\ $end
$var wire 1 g \CPU|incrementaPC|Add0~30\ $end
$var wire 1 h \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 i \CPU|MUX2|saida_MUX[8]~9_combout\ $end
$var wire 1 j \CPU|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 k \ROM1|memROM~1_combout\ $end
$var wire 1 l \ROM1|memROM~6_combout\ $end
$var wire 1 m \CPU|MUX2|saida_MUX[2]~3_combout\ $end
$var wire 1 n \CPU|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 o \ROM1|memROM~12_combout\ $end
$var wire 1 p \CPU|DECODER|saida~1_combout\ $end
$var wire 1 q \ROM1|memROM~3_combout\ $end
$var wire 1 r \ROM1|memROM~4_combout\ $end
$var wire 1 s \CPU|MUX2|saida_MUX[1]~2_combout\ $end
$var wire 1 t \ROM1|memROM~13_combout\ $end
$var wire 1 u \CPU|MUX2|Equal1~0_combout\ $end
$var wire 1 v \CPU|incrementaPC|Add0~10\ $end
$var wire 1 w \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 x \ROM1|memROM~7_combout\ $end
$var wire 1 y \ROM1|memROM~8_combout\ $end
$var wire 1 z \CPU|MUX2|saida_MUX[3]~4_combout\ $end
$var wire 1 { \CPU|incrementaPC|Add0~14\ $end
$var wire 1 | \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 } \CPU|MUX2|saida_MUX[4]~5_combout\ $end
$var wire 1 ~ \CPU|incrementaPC|Add0~18\ $end
$var wire 1 !! \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 "! \CPU|MUX2|saida_MUX[5]~6_combout\ $end
$var wire 1 #! \CPU|incrementaPC|Add0~22\ $end
$var wire 1 $! \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 %! \CPU|MUX2|saida_MUX[6]~7_combout\ $end
$var wire 1 &! \CPU|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 '! \ROM1|memROM~10_combout\ $end
$var wire 1 (! \CPU|DECODER|Equal10~0_combout\ $end
$var wire 1 )! \CPU|DECODER|saida~3_combout\ $end
$var wire 1 *! \CPU|ULA1|saida[5]~1_combout\ $end
$var wire 1 +! \CPU|DECODER|saida[5]~4_combout\ $end
$var wire 1 ,! \CPU|REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 -! \ROM1|memROM~0_combout\ $end
$var wire 1 .! \ROM1|memROM~2_combout\ $end
$var wire 1 /! \RAM1|process_0~0_combout\ $end
$var wire 1 0! \RAM1|process_0~1_combout\ $end
$var wire 1 1! \RAM1|ram~186_combout\ $end
$var wire 1 2! \RAM1|ram~92_q\ $end
$var wire 1 3! \RAM1|ram~150_combout\ $end
$var wire 1 4! \RAM1|ram~190_combout\ $end
$var wire 1 5! \RAM1|ram~44_q\ $end
$var wire 1 6! \RAM1|ram~183_combout\ $end
$var wire 1 7! \RAM1|ram~20_q\ $end
$var wire 1 8! \RAM1|ram~188_combout\ $end
$var wire 1 9! \RAM1|ram~36_q\ $end
$var wire 1 :! \RAM1|ram~148_combout\ $end
$var wire 1 ;! \RAM1|ram~189_combout\ $end
$var wire 1 <! \RAM1|ram~132_q\ $end
$var wire 1 =! \RAM1|ram~124feeder_combout\ $end
$var wire 1 >! \RAM1|ram~187_combout\ $end
$var wire 1 ?! \RAM1|ram~124_q\ $end
$var wire 1 @! \RAM1|ram~151_combout\ $end
$var wire 1 A! \RAM1|ram~60feeder_combout\ $end
$var wire 1 B! \RAM1|ram~185_combout\ $end
$var wire 1 C! \RAM1|ram~60_q\ $end
$var wire 1 D! \RAM1|ram~184_combout\ $end
$var wire 1 E! \RAM1|ram~52_q\ $end
$var wire 1 F! \RAM1|ram~149_combout\ $end
$var wire 1 G! \RAM1|ram~152_combout\ $end
$var wire 1 H! \CPU|DECODER|saida[3]~2_combout\ $end
$var wire 1 I! \CPU|REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 J! \RAM1|ram~43_q\ $end
$var wire 1 K! \RAM1|ram~146_combout\ $end
$var wire 1 L! \RAM1|ram~35_q\ $end
$var wire 1 M! \RAM1|ram~131_q\ $end
$var wire 1 N! \RAM1|ram~145_combout\ $end
$var wire 1 O! \RAM1|ram~19_q\ $end
$var wire 1 P! \RAM1|ram~51_q\ $end
$var wire 1 Q! \RAM1|ram~143_combout\ $end
$var wire 1 R! \RAM1|ram~91_q\ $end
$var wire 1 S! \RAM1|ram~123_q\ $end
$var wire 1 T! \RAM1|ram~59_q\ $end
$var wire 1 U! \RAM1|ram~144_combout\ $end
$var wire 1 V! \RAM1|ram~147_combout\ $end
$var wire 1 W! \RAM1|ram~90_q\ $end
$var wire 1 X! \RAM1|ram~180_combout\ $end
$var wire 1 Y! \RAM1|ram~42_q\ $end
$var wire 1 Z! \RAM1|ram~34_q\ $end
$var wire 1 [! \RAM1|ram~18_q\ $end
$var wire 1 \! \RAM1|ram~178_combout\ $end
$var wire 1 ]! \RAM1|ram~122_q\ $end
$var wire 1 ^! \RAM1|ram~130_q\ $end
$var wire 1 _! \RAM1|ram~181_combout\ $end
$var wire 1 `! \RAM1|ram~50_q\ $end
$var wire 1 a! \RAM1|ram~58_q\ $end
$var wire 1 b! \RAM1|ram~179_combout\ $end
$var wire 1 c! \RAM1|ram~182_combout\ $end
$var wire 1 d! \RAM1|ram~49_q\ $end
$var wire 1 e! \RAM1|ram~17_q\ $end
$var wire 1 f! \RAM1|ram~173_combout\ $end
$var wire 1 g! \RAM1|ram~89feeder_combout\ $end
$var wire 1 h! \RAM1|ram~89_q\ $end
$var wire 1 i! \RAM1|ram~57_q\ $end
$var wire 1 j! \RAM1|ram~121_q\ $end
$var wire 1 k! \RAM1|ram~174_combout\ $end
$var wire 1 l! \RAM1|ram~129_q\ $end
$var wire 1 m! \RAM1|ram~33_q\ $end
$var wire 1 n! \RAM1|ram~175_combout\ $end
$var wire 1 o! \RAM1|ram~41_q\ $end
$var wire 1 p! \RAM1|ram~176_combout\ $end
$var wire 1 q! \RAM1|ram~177_combout\ $end
$var wire 1 r! \ROM1|memROM~17_combout\ $end
$var wire 1 s! \RAM1|ram~128_q\ $end
$var wire 1 t! \RAM1|ram~120_q\ $end
$var wire 1 u! \RAM1|ram~171_combout\ $end
$var wire 1 v! \RAM1|ram~56_q\ $end
$var wire 1 w! \RAM1|ram~48_q\ $end
$var wire 1 x! \RAM1|ram~169_combout\ $end
$var wire 1 y! \RAM1|ram~88_q\ $end
$var wire 1 z! \RAM1|ram~170_combout\ $end
$var wire 1 {! \RAM1|ram~40_q\ $end
$var wire 1 |! \RAM1|ram~32_q\ $end
$var wire 1 }! \RAM1|ram~16_q\ $end
$var wire 1 ~! \RAM1|ram~168_combout\ $end
$var wire 1 !" \RAM1|ram~172_combout\ $end
$var wire 1 "" \ROM1|memROM~16_combout\ $end
$var wire 1 #" \RAM1|ram~15_q\ $end
$var wire 1 $" \RAM1|ram~47_q\ $end
$var wire 1 %" \RAM1|ram~163_combout\ $end
$var wire 1 &" \RAM1|ram~31_q\ $end
$var wire 1 '" \RAM1|ram~127_q\ $end
$var wire 1 (" \RAM1|ram~165_combout\ $end
$var wire 1 )" \CPU|REGA|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 *" \RAM1|ram~39_q\ $end
$var wire 1 +" \RAM1|ram~166_combout\ $end
$var wire 1 ," \RAM1|ram~87_q\ $end
$var wire 1 -" \RAM1|ram~55_q\ $end
$var wire 1 ." \RAM1|ram~119_q\ $end
$var wire 1 /" \RAM1|ram~164_combout\ $end
$var wire 1 0" \RAM1|ram~167_combout\ $end
$var wire 1 1" \ROM1|memROM~15_combout\ $end
$var wire 1 2" \CPU|ULA1|Add1~34_cout\ $end
$var wire 1 3" \CPU|ULA1|Add1~17_sumout\ $end
$var wire 1 4" \CPU|ULA1|saida[0]~4_combout\ $end
$var wire 1 5" \CPU|ULA1|Add1~18\ $end
$var wire 1 6" \CPU|ULA1|Add1~21_sumout\ $end
$var wire 1 7" \CPU|ULA1|saida[1]~5_combout\ $end
$var wire 1 8" \CPU|REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 9" \CPU|ULA1|Add1~22\ $end
$var wire 1 :" \CPU|ULA1|Add1~25_sumout\ $end
$var wire 1 ;" \CPU|ULA1|saida[2]~6_combout\ $end
$var wire 1 <" \CPU|ULA1|Add1~26\ $end
$var wire 1 =" \CPU|ULA1|Add1~29_sumout\ $end
$var wire 1 >" \CPU|ULA1|saida[3]~7_combout\ $end
$var wire 1 ?" \CPU|ULA1|Add1~30\ $end
$var wire 1 @" \CPU|ULA1|Add1~1_sumout\ $end
$var wire 1 A" \CPU|ULA1|saida[4]~0_combout\ $end
$var wire 1 B" \CPU|ULA1|Add1~2\ $end
$var wire 1 C" \CPU|ULA1|Add1~5_sumout\ $end
$var wire 1 D" \CPU|FLAG|DOUT~1_combout\ $end
$var wire 1 E" \CPU|ULA1|saida[6]~2_combout\ $end
$var wire 1 F" \CPU|REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 G" \RAM1|ram~133_q\ $end
$var wire 1 H" \RAM1|ram~37_q\ $end
$var wire 1 I" \RAM1|ram~155_combout\ $end
$var wire 1 J" \RAM1|ram~61_q\ $end
$var wire 1 K" \RAM1|ram~125_q\ $end
$var wire 1 L" \RAM1|ram~93_q\ $end
$var wire 1 M" \RAM1|ram~154_combout\ $end
$var wire 1 N" \RAM1|ram~45_q\ $end
$var wire 1 O" \RAM1|ram~156_combout\ $end
$var wire 1 P" \RAM1|ram~21_q\ $end
$var wire 1 Q" \RAM1|ram~53_q\ $end
$var wire 1 R" \RAM1|ram~153_combout\ $end
$var wire 1 S" \RAM1|ram~157_combout\ $end
$var wire 1 T" \CPU|ULA1|Add1~6\ $end
$var wire 1 U" \CPU|ULA1|Add1~9_sumout\ $end
$var wire 1 V" \CPU|ULA1|saida[7]~3_combout\ $end
$var wire 1 W" \RAM1|ram~94_q\ $end
$var wire 1 X" \RAM1|ram~160_combout\ $end
$var wire 1 Y" \RAM1|ram~126_q\ $end
$var wire 1 Z" \RAM1|ram~134_q\ $end
$var wire 1 [" \RAM1|ram~161_combout\ $end
$var wire 1 \" \RAM1|ram~46_q\ $end
$var wire 1 ]" \RAM1|ram~22feeder_combout\ $end
$var wire 1 ^" \RAM1|ram~22_q\ $end
$var wire 1 _" \RAM1|ram~38_q\ $end
$var wire 1 `" \RAM1|ram~158_combout\ $end
$var wire 1 a" \RAM1|ram~54_q\ $end
$var wire 1 b" \RAM1|ram~62_q\ $end
$var wire 1 c" \RAM1|ram~159_combout\ $end
$var wire 1 d" \RAM1|ram~162_combout\ $end
$var wire 1 e" \CPU|ULA1|Add1~10\ $end
$var wire 1 f" \CPU|ULA1|Add1~13_sumout\ $end
$var wire 1 g" \CPU|FLAG|DOUT~2_combout\ $end
$var wire 1 h" \CPU|FLAG|DOUT~0_combout\ $end
$var wire 1 i" \CPU|FLAG|DOUT~q\ $end
$var wire 1 j" \CPU|MUX2|saida_MUX[7]~0_combout\ $end
$var wire 1 k" \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 l" \CPU|MUX2|saida_MUX[0]~1_combout\ $end
$var wire 1 m" \CPU|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 n" \CPU|REGA|DOUT\ [7] $end
$var wire 1 o" \CPU|REGA|DOUT\ [6] $end
$var wire 1 p" \CPU|REGA|DOUT\ [5] $end
$var wire 1 q" \CPU|REGA|DOUT\ [4] $end
$var wire 1 r" \CPU|REGA|DOUT\ [3] $end
$var wire 1 s" \CPU|REGA|DOUT\ [2] $end
$var wire 1 t" \CPU|REGA|DOUT\ [1] $end
$var wire 1 u" \CPU|REGA|DOUT\ [0] $end
$var wire 1 v" \CPU|PC|DOUT\ [8] $end
$var wire 1 w" \CPU|PC|DOUT\ [7] $end
$var wire 1 x" \CPU|PC|DOUT\ [6] $end
$var wire 1 y" \CPU|PC|DOUT\ [5] $end
$var wire 1 z" \CPU|PC|DOUT\ [4] $end
$var wire 1 {" \CPU|PC|DOUT\ [3] $end
$var wire 1 |" \CPU|PC|DOUT\ [2] $end
$var wire 1 }" \CPU|PC|DOUT\ [1] $end
$var wire 1 ~" \CPU|PC|DOUT\ [0] $end
$var wire 1 !# \CPU|ENDRET|DOUT\ [8] $end
$var wire 1 "# \CPU|ENDRET|DOUT\ [7] $end
$var wire 1 ## \CPU|ENDRET|DOUT\ [6] $end
$var wire 1 $# \CPU|ENDRET|DOUT\ [5] $end
$var wire 1 %# \CPU|ENDRET|DOUT\ [4] $end
$var wire 1 &# \CPU|ENDRET|DOUT\ [3] $end
$var wire 1 '# \CPU|ENDRET|DOUT\ [2] $end
$var wire 1 (# \CPU|ENDRET|DOUT\ [1] $end
$var wire 1 )# \CPU|ENDRET|DOUT\ [0] $end
$var wire 1 *# \CPU|ENDRET|ALT_INV_DOUT\ [8] $end
$var wire 1 +# \CPU|ENDRET|ALT_INV_DOUT\ [7] $end
$var wire 1 ,# \CPU|ENDRET|ALT_INV_DOUT\ [6] $end
$var wire 1 -# \CPU|ENDRET|ALT_INV_DOUT\ [5] $end
$var wire 1 .# \CPU|ENDRET|ALT_INV_DOUT\ [4] $end
$var wire 1 /# \CPU|ENDRET|ALT_INV_DOUT\ [3] $end
$var wire 1 0# \CPU|ENDRET|ALT_INV_DOUT\ [2] $end
$var wire 1 1# \CPU|ENDRET|ALT_INV_DOUT\ [1] $end
$var wire 1 2# \CPU|ENDRET|ALT_INV_DOUT\ [0] $end
$var wire 1 3# \CPU|DECODER|ALT_INV_saida~0_combout\ $end
$var wire 1 4# \CPU|MUX2|ALT_INV_Equal1~0_combout\ $end
$var wire 1 5# \CPU|MUX2|ALT_INV_saida_MUX[7]~0_combout\ $end
$var wire 1 6# \CPU|FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 7# \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 8# \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 9# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 :# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 ;# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 <# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 =# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 ># \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 ?# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 @# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 A# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 B# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 C# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 D# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 E# \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 F# \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 G# \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 H# \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 I# \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 J# \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 K# \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 L# \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 M# \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 N# \CPU|REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 O# \CPU|REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 P# \CPU|REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 Q# \CPU|REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 R# \CPU|REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 S# \CPU|REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 T# \CPU|REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 U# \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 V# \CPU|ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 W# \CPU|ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 X# \CPU|ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 Y# \CPU|ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 Z# \CPU|ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 [# \CPU|ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 \# \CPU|ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 ]# \CPU|ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 ^# \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 _# \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 `# \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 a# \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 b# \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 c# \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 d# \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 e# \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 f# \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 g# \RAM1|ALT_INV_process_0~1_combout\ $end
$var wire 1 h# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 i# \RAM1|ALT_INV_ram~182_combout\ $end
$var wire 1 j# \RAM1|ALT_INV_ram~181_combout\ $end
$var wire 1 k# \RAM1|ALT_INV_ram~130_q\ $end
$var wire 1 l# \RAM1|ALT_INV_ram~122_q\ $end
$var wire 1 m# \RAM1|ALT_INV_ram~180_combout\ $end
$var wire 1 n# \RAM1|ALT_INV_ram~90_q\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~179_combout\ $end
$var wire 1 p# \RAM1|ALT_INV_ram~58_q\ $end
$var wire 1 q# \RAM1|ALT_INV_ram~50_q\ $end
$var wire 1 r# \RAM1|ALT_INV_ram~178_combout\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 v# \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~177_combout\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~176_combout\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~175_combout\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~129_q\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~174_combout\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~121_q\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~89_q\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~57_q\ $end
$var wire 1 #$ \RAM1|ALT_INV_ram~173_combout\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~49_q\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 &$ \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 '$ \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 )$ \RAM1|ALT_INV_ram~128_q\ $end
$var wire 1 *$ \RAM1|ALT_INV_ram~120_q\ $end
$var wire 1 +$ \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~88_q\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~56_q\ $end
$var wire 1 /$ \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 0$ \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 4$ \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 6$ \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 8$ \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 9$ \RAM1|ALT_INV_ram~127_q\ $end
$var wire 1 :$ \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 ;$ \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 <$ \RAM1|ALT_INV_ram~119_q\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~87_q\ $end
$var wire 1 >$ \RAM1|ALT_INV_ram~55_q\ $end
$var wire 1 ?$ \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 @$ \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 A$ \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 B$ \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 C$ \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 D$ \RAM1|ALT_INV_ram~134_q\ $end
$var wire 1 E$ \RAM1|ALT_INV_ram~126_q\ $end
$var wire 1 F$ \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 G$ \RAM1|ALT_INV_ram~94_q\ $end
$var wire 1 H$ \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 I$ \RAM1|ALT_INV_ram~62_q\ $end
$var wire 1 J$ \RAM1|ALT_INV_ram~54_q\ $end
$var wire 1 K$ \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 L$ \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 M$ \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 N$ \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 O$ \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 P$ \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 Q$ \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 R$ \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 S$ \RAM1|ALT_INV_ram~133_q\ $end
$var wire 1 T$ \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 U$ \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 V$ \RAM1|ALT_INV_ram~125_q\ $end
$var wire 1 W$ \RAM1|ALT_INV_ram~93_q\ $end
$var wire 1 X$ \RAM1|ALT_INV_ram~61_q\ $end
$var wire 1 Y$ \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 Z$ \RAM1|ALT_INV_ram~53_q\ $end
$var wire 1 [$ \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 \$ \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 ]$ \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 ^$ \RAM1|ALT_INV_ram~132_q\ $end
$var wire 1 _$ \RAM1|ALT_INV_ram~124_q\ $end
$var wire 1 `$ \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 a$ \RAM1|ALT_INV_ram~92_q\ $end
$var wire 1 b$ \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 c$ \RAM1|ALT_INV_ram~60_q\ $end
$var wire 1 d$ \RAM1|ALT_INV_ram~52_q\ $end
$var wire 1 e$ \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 f$ \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 g$ \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 h$ \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 i$ \CPU|DECODER|ALT_INV_Equal10~0_combout\ $end
$var wire 1 j$ \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 k$ \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 l$ \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 m$ \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 n$ \RAM1|ALT_INV_ram~131_q\ $end
$var wire 1 o$ \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 p$ \RAM1|ALT_INV_ram~144_combout\ $end
$var wire 1 q$ \RAM1|ALT_INV_ram~123_q\ $end
$var wire 1 r$ \RAM1|ALT_INV_ram~91_q\ $end
$var wire 1 s$ \RAM1|ALT_INV_ram~59_q\ $end
$var wire 1 t$ \RAM1|ALT_INV_ram~143_combout\ $end
$var wire 1 u$ \RAM1|ALT_INV_ram~51_q\ $end
$var wire 1 v$ \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 w$ \CPU|DECODER|ALT_INV_saida~3_combout\ $end
$var wire 1 x$ \CPU|DECODER|ALT_INV_saida[3]~2_combout\ $end
$var wire 1 y$ \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 z$ \CPU|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 {$ \CPU|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 |$ \CPU|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 }$ \CPU|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 ~$ \CPU|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 !% \CPU|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 "% \CPU|REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 #% \CPU|REGA|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 $% \CPU|FLAG|ALT_INV_DOUT~2_combout\ $end
$var wire 1 %% \CPU|FLAG|ALT_INV_DOUT~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
05
16
x7
18
19
1:
1;
1<
1=
x>
xR
xS
xT
xU
xV
0W
0X
0Y
0Z
0[
0\
0]
0^
1_
0`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0j
1k
1l
1m
0n
1o
1p
1q
1r
1s
0t
1u
0v
0w
1x
1y
1z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
1(!
1)!
0*!
0+!
0,!
0-!
0.!
1/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
03"
04"
15"
06"
07"
08"
19"
0:"
0;"
1<"
0="
0>"
1?"
0@"
0A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
1T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
0i"
1j"
1k"
0l"
0m"
13#
04#
05#
16#
17#
08#
09#
0:#
1;#
0<#
0=#
0>#
0?#
0@#
0A#
1B#
0C#
1D#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
0f#
1g#
0h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
0v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
0&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
19$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
1D$
1E$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
1V$
1W$
1X$
1Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
0i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
1u$
1v$
0w$
1x$
1y$
1z$
1{$
1|$
1}$
1~$
1!%
1"%
1#%
1$%
1%%
x1
x2
x3
04
x?
x@
xA
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
1N
1O
1P
0Q
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
xT#
1U#
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
1-
1.
1/
00
$end
#10000
14
1B
1W
1X
1Y
1^
1|"
1n
1}"
1{"
1)#
02#
0J#
0L#
0}$
0K#
0|$
0~$
1[
1]
0_
0c
0q
0o
1w
0x
1=#
0c#
18#
1A#
19#
1?#
0d#
0e#
1H
1I
1J
0l
0r!
1H!
0r
0""
0p
0u
0(!
0j"
0y
1)
1(
1'
1<#
15#
1i$
14#
1&$
1@#
0x$
1v#
1>#
1l"
0N
0P
0O
0/
0.
0-
#20000
04
0B
0W
0X
#30000
14
1B
1W
1X
1~"
1m"
0!%
0M#
0k"
1Z
1c
1t
07#
09#
1f#
1K
0[
1\
0l"
1e
1(!
0H!
1j"
1e#
1*
0]
1v
05#
1x$
0i$
03#
0s
1d#
0m
0z
1l"
0w
1{
1c#
1|
0b#
#40000
04
0B
0W
0X
#50000
14
1B
1W
1X
0Y
0^
0|"
0n
0}"
0{"
1J#
1L#
1}$
1K#
1|$
1~$
1[
0\
1]
0v
1_
0c
1-!
1d
1w
0{
0c#
0;#
0D#
19#
0?#
0d#
0e#
0H
0I
0J
0|
0w
0]
1l
1r!
1.!
11"
0e
1u
1d#
1c#
1b#
0)
0(
0'
04#
13#
04$
0B#
0v#
0>#
1m
1Q
1O
10
1.
#60000
04
0B
0W
0X
#70000
14
1B
1W
1X
1|"
1n
0}$
0K#
1]
0t
17#
0d#
1I
0u
0)!
1+!
0j"
1(
15#
1w$
14#
13"
05"
14"
1:"
0<"
1;"
1s
0l"
0W#
0Y#
1="
0?"
16"
09"
0X#
0V#
0:"
1@"
0B"
0]#
1W#
1C"
0T"
0\#
1U"
0e"
0[#
1f"
0Z#
#80000
04
0B
0W
0X
#90000
14
1B
1W
1X
1Y
0~"
1}"
1)"
1u"
1s"
0m"
1!%
0S#
0U#
0L#
1M#
0~$
0[
1\
0_
0-!
1g!
1k"
0Z
1`
1o
08#
0y$
0f#
1D#
1?#
1e#
0K
1J
1[
0\
0]
1v
0s
0l
0r!
0.!
01"
1l"
1)!
0+!
10!
1d#
0e#
0*
1)
1w
1]
0v
0g#
0w$
14$
1B#
1v#
1>#
1s
0m
0d#
0c#
1*!
17"
0;"
1>"
1A"
1E"
1V"
16!
0w
1z
1m
1c#
0Q
0O
0z
00
0.
#100000
04
0B
0W
0X
#110000
14
1B
1W
1X
1~"
1e!
1#"
1m"
0!%
0A$
0%$
0M#
1f!
1%"
0k"
1Z
1c
0d
0o
18#
1;#
09#
1f#
0?$
0#$
1K
0[
1\
1q!
10"
0l"
00!
1D"
1e#
1*
0]
1v
0%%
1g#
05$
0w#
0s
1d#
1:"
03"
15"
06!
1w
0m
0c#
1Y#
0W#
06"
19"
1;"
04"
1z
1X#
0:"
1<"
07"
1W#
0="
1?"
0;"
1V#
0@"
1B"
0>"
1g"
1]#
0C"
1T"
0$%
0A"
1\#
0U"
1e"
0*!
1[#
0f"
0E"
1Z#
0V"
1h"
#120000
04
0B
0W
0X
#130000
14
1B
1W
1X
0Y
1^
0~"
0|"
0n
0}"
1{"
1i"
0m"
1!%
06#
0J#
1L#
1}$
1K#
1M#
0|$
1~$
1[
0\
1]
0v
1q
0w
1{
1k"
0Z
0`
0c
1d
1t
07#
0;#
19#
1y$
0f#
1c#
0A#
0d#
0e#
0K
1H
0I
0J
0[
1|
1w
0{
0]
1s
1m
1r
1""
0z
1l"
1u
0D"
1j"
1d#
0c#
0b#
1e#
0*
0)
0(
1'
0|
05#
1%%
04#
0&$
0@#
0s
1}
1z
0m
1b#
0q!
00"
1s
0z
0}
0l"
15$
1w#
1P
1:"
0<"
13"
05"
1/
0Y#
0W#
16"
09"
1="
0?"
1;"
14"
0V#
0X#
1@"
0B"
0:"
17"
1>"
1W#
0]#
1C"
0T"
1A"
0;"
0\#
1U"
0e"
1*!
0[#
1f"
1E"
0Z#
1V"
#140000
04
0B
0W
0X
#150000
14
1B
1W
1X
1Y
0^
1}"
0{"
1J#
0L#
1|$
0~$
1[
0q
1-!
1o
0w
1x
0=#
1c#
08#
0D#
1A#
0e#
0H
1J
0r
0""
1.!
11"
1y
1)
0'
0<#
04$
0B#
1&$
1@#
0s
1l"
1z
0f!
0%"
1?$
1#$
1N
1Q
0P
10
0/
1-
#160000
04
0B
0W
0X
#170000
14
1B
1W
1X
0Y
1^
1~"
0}"
1{"
1m"
0!%
0J#
1L#
0M#
0|$
1~$
0[
0-!
1w
0x
0k"
1Z
0d
0o
0t
17#
18#
1;#
1f#
1=#
0c#
1D#
1e#
1K
1H
0J
1[
0.!
01"
0y
0u
0(!
1H!
0j"
0e#
1*
0)
1'
15#
0x$
1i$
14#
1<#
14$
1B#
1f!
1%"
1s
0l"
0?$
0#$
0N
0Q
1q!
10"
00
0-
05$
0w#
1:"
03"
15"
1Y#
0W#
06"
19"
1;"
04"
1X#
0:"
1<"
07"
1W#
0="
1?"
0;"
1V#
0@"
1B"
0>"
1]#
0C"
1T"
0A"
1\#
0U"
1e"
0*!
1[#
0f"
0E"
1Z#
0V"
#180000
04
0B
0W
0X
#190000
14
1B
1W
1X
1Y
0~"
1}"
0m"
1!%
0L#
1M#
0~$
0[
1\
1_
1k"
0Z
1d
0;#
0f#
0?#
1e#
0K
1J
1[
0\
1]
0s
1l
1r!
1l"
1(!
0)!
1+!
0H!
0d#
0e#
0*
1)
0]
1x$
1w$
0i$
0v#
0>#
1s
1m
1d#
0f!
0%"
13"
1;"
0m
0Y#
1?$
1#$
1O
0q!
00"
1.
15$
1w#
1:"
0<"
03"
1Y#
0W#
1="
0?"
0V#
1@"
0B"
0]#
1C"
0T"
0\#
1U"
0e"
0[#
1f"
0Z#
#200000
04
0B
0W
0X
#210000
14
1B
1W
1X
1~"
0)"
0u"
1m"
0!%
1U#
0M#
0_
0k"
1Z
1`
1c
0d
1;#
09#
0y$
1f#
1?#
1K
0[
1\
0l
0r!
0l"
1)!
0+!
1D"
1e#
1*
1]
0%%
0w$
1v#
1>#
0s
0d#
1f!
1%"
1*!
1>"
1A"
1E"
1V"
0g"
0h"
1m
1$%
0?$
0#$
0O
1q!
10"
0.
05$
0w#
0:"
1<"
13"
0Y#
1W#
0="
1?"
0;"
14"
1V#
0@"
1B"
0>"
1]#
0C"
1T"
0A"
1\#
0U"
1e"
0*!
1[#
0f"
0E"
1Z#
0V"
#220000
04
0B
0W
0X
#230000
14
1B
1W
1X
0Y
0~"
1|"
1n
0}"
0i"
0m"
1!%
16#
1L#
0}$
0K#
1M#
1~$
1[
0\
0]
1v
1q
1-!
1k"
0Z
0`
0c
1d
1o
1t
07#
08#
0;#
19#
1y$
0f#
0D#
0A#
1d#
0e#
0K
1I
0J
0[
0w
1{
1]
0v
1s
0m
1r
1""
1.!
11"
1l"
0D"
0d#
1c#
1e#
0*
0)
1(
1w
0{
1|
1%%
04$
0B#
0&$
0@#
0s
0z
1m
0b#
0c#
0q!
00"
0|
1z
1}
1b#
15$
1w#
1Q
1P
1:"
0<"
03"
0}
10
1/
1Y#
0W#
1="
0?"
1;"
04"
0V#
1@"
0B"
1>"
0]#
1C"
0T"
1A"
0\#
1U"
0e"
1*!
0[#
1f"
1E"
0Z#
1V"
#240000
04
0B
0W
0X
#250000
14
1B
1W
1X
1~"
1m"
0!%
0M#
1_
0q
1x
0k"
1Z
0o
18#
1f#
0=#
1A#
0?#
1K
1[
1l
1r!
0r
0""
1y
0l"
1u
1j"
0e#
1*
05#
04#
0<#
1&$
1@#
0v#
0>#
1s
0f!
0%"
0s
1l"
1?$
1#$
1N
0P
1O
0/
1.
1-
#260000
04
0B
0W
0X
#270000
14
1B
1W
1X
#280000
04
0B
0W
0X
#290000
14
1B
1W
1X
#300000
04
0B
0W
0X
#310000
14
1B
1W
1X
#320000
04
0B
0W
0X
#330000
14
1B
1W
1X
#340000
04
0B
0W
0X
#350000
14
1B
1W
1X
#360000
04
0B
0W
0X
#370000
14
1B
1W
1X
#380000
04
0B
0W
0X
#390000
14
1B
1W
1X
#400000
04
0B
0W
0X
#410000
14
1B
1W
1X
#420000
04
0B
0W
0X
#430000
14
1B
1W
1X
#440000
04
0B
0W
0X
#450000
14
1B
1W
1X
#460000
04
0B
0W
0X
#470000
14
1B
1W
1X
#480000
04
0B
0W
0X
#490000
14
1B
1W
1X
#500000
04
0B
0W
0X
#510000
14
1B
1W
1X
#520000
04
0B
0W
0X
#530000
14
1B
1W
1X
#540000
04
0B
0W
0X
#550000
14
1B
1W
1X
#560000
04
0B
0W
0X
#570000
14
1B
1W
1X
#580000
04
0B
0W
0X
#590000
14
1B
1W
1X
#600000
04
0B
0W
0X
#610000
14
1B
1W
1X
#620000
04
0B
0W
0X
#630000
14
1B
1W
1X
#640000
04
0B
0W
0X
#650000
14
1B
1W
1X
#660000
04
0B
0W
0X
#670000
14
1B
1W
1X
#680000
04
0B
0W
0X
#690000
14
1B
1W
1X
#700000
04
0B
0W
0X
#710000
14
1B
1W
1X
#720000
04
0B
0W
0X
#730000
14
1B
1W
1X
#740000
04
0B
0W
0X
#750000
14
1B
1W
1X
#760000
04
0B
0W
0X
#770000
14
1B
1W
1X
#780000
04
0B
0W
0X
#790000
14
1B
1W
1X
#800000
04
0B
0W
0X
#810000
14
1B
1W
1X
#820000
04
0B
0W
0X
#830000
14
1B
1W
1X
#840000
04
0B
0W
0X
#850000
14
1B
1W
1X
#860000
04
0B
0W
0X
#870000
14
1B
1W
1X
#880000
04
0B
0W
0X
#890000
14
1B
1W
1X
#900000
04
0B
0W
0X
#910000
14
1B
1W
1X
#920000
04
0B
0W
0X
#930000
14
1B
1W
1X
#940000
04
0B
0W
0X
#950000
14
1B
1W
1X
#960000
04
0B
0W
0X
#970000
14
1B
1W
1X
#980000
04
0B
0W
0X
#990000
14
1B
1W
1X
#1000000
