Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Aug 21 01:34:07 2022
| Host         : DESKTOP-URBAN13 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Robot_Top_methodology_drc_routed.rpt -pb Robot_Top_methodology_drc_routed.pb -rpx Robot_Top_methodology_drc_routed.rpx
| Design       : Robot_Top
| Device       : xc7s25csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 122
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation                    | 116        |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 6          |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[4]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.332 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[4]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.469 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[6]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.622 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[3]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.650 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[7]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.652 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[5]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.761 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[8]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.797 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[4]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.930 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[5]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -11.772 ns between sc2/DIST_reg[13]/C (clocked by ClkPort) and DIR_master[0] (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -11.959 ns between sc2/DIST_reg[13]/C (clocked by ClkPort) and DIR_master[6] (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -12.069 ns between sc2/DIST_reg[13]/C (clocked by ClkPort) and DIR_master[4] (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -12.071 ns between sc2/DIST_reg[13]/C (clocked by ClkPort) and DIR_master[2] (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -12.350 ns between sc2/DIST_reg[13]/C (clocked by ClkPort) and PWM_master (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -12.359 ns between sc2/DIST_reg[13]/C (clocked by ClkPort) and DIR_master[1] (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -12.376 ns between sc2/DIST_reg[13]/C (clocked by ClkPort) and DIR_master[3] (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -12.389 ns between sc2/DIST_reg[13]/C (clocked by ClkPort) and DIR_master[5] (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -12.480 ns between sc2/DIST_reg[13]/C (clocked by ClkPort) and DIR_master[7] (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.427 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[6]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -2.565 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[9]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.593 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[5]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.656 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[6]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.684 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[6]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.794 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[7]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.802 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[7]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.864 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[7]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.898 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[8]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.913 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[8]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.975 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[8]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -3.150 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[10]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.327 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[11]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -3.468 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[9]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.768 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[9]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -4.101 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[10]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -4.122 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[9]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -4.186 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[10]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -4.278 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[11]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -4.363 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[11]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -4.372 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[10]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -4.478 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[14]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -4.494 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[16]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -4.518 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[12]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[17]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -4.589 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[15]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -4.591 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[18]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -4.607 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[20]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -4.665 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[13]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -4.702 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[19]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -4.708 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[13]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -4.721 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[24]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -4.795 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[25]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -4.816 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[23]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -4.818 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[26]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -4.825 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[12]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -4.834 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[28]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -4.908 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[29]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -4.929 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[27]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -4.930 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[31]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -4.971 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[14]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -4.991 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[16]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -5.040 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[14]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -5.067 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[17]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -5.090 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[11]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -5.151 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[15]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -5.167 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[20]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -5.251 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[19]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -5.265 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[12]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -5.283 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[24]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -5.359 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[25]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -5.367 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[23]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -5.380 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[26]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -5.400 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[28]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -5.476 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[29]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -5.484 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[27]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -5.496 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[31]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -5.556 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[17]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -5.577 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[15]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -5.592 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[17]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -5.595 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[13]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -5.691 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[19]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -5.709 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[24]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -5.783 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[25]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -5.786 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[22]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -5.789 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[20]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -5.804 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[23]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -5.805 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[26]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -5.808 ns between sc0/ECHO_COUNT_reg[1]/C (clocked by ClkPort) and sc0/DIST_reg[21]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -5.821 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[28]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -5.863 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[21]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -5.867 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[18]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -5.884 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[19]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -5.903 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[24]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -5.916 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[27]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -5.917 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[21]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -5.923 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[14]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -5.927 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[12]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -5.974 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[13]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -5.977 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[25]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -5.998 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[23]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -6.000 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[26]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -6.016 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[28]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -6.090 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[29]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -6.098 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[22]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -6.102 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[16]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -6.104 ns between sc1/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc1/DIST_reg[15]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -6.111 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[27]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -6.113 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[31]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -6.313 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[20]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -6.337 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[21]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -6.362 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[18]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -6.476 ns between sc2/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc2/DIST_reg[22]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -6.597 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[16]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -6.744 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[18]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -6.812 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[31]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -6.817 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[29]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -6.876 ns between sc3/ECHO_COUNT_reg[0]/C (clocked by ClkPort) and sc3/DIST_reg[22]/D (clocked by ClkPort). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'ECHO0' relative to clock ClkPort for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ClkPort] -max -add_delay 0.200 [get_ports ECHO0]
D:/RTL_Projects/DistanceKeepingRobot/DistanceKeepingRobot.srcs/constrs_1/new/Arty-S7-25.xdc (Line: 213)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'ECHO1' relative to clock ClkPort for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ClkPort] -max -add_delay 0.200 [get_ports ECHO1]
D:/RTL_Projects/DistanceKeepingRobot/DistanceKeepingRobot.srcs/constrs_1/new/Arty-S7-25.xdc (Line: 215)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'ECHO2' relative to clock ClkPort for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ClkPort] -max -add_delay 0.200 [get_ports ECHO2]
D:/RTL_Projects/DistanceKeepingRobot/DistanceKeepingRobot.srcs/constrs_1/new/Arty-S7-25.xdc (Line: 217)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'ECHO3' relative to clock ClkPort for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ClkPort] -max -add_delay 0.200 [get_ports ECHO3]
D:/RTL_Projects/DistanceKeepingRobot/DistanceKeepingRobot.srcs/constrs_1/new/Arty-S7-25.xdc (Line: 219)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'EN' relative to clock ClkPort for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ClkPort] -max -add_delay 0.200 [get_ports EN]
D:/RTL_Projects/DistanceKeepingRobot/DistanceKeepingRobot.srcs/constrs_1/new/Arty-S7-25.xdc (Line: 221)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 0.200 ns has been defined on port 'RESET' relative to clock ClkPort for both max and min. Make sure this reflects the design intent.
set_input_delay -clock [get_clocks ClkPort] -max -add_delay 0.200 [get_ports RESET]
D:/RTL_Projects/DistanceKeepingRobot/DistanceKeepingRobot.srcs/constrs_1/new/Arty-S7-25.xdc (Line: 223)
Related violations: <none>


