// Seed: 3635357886
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  assign id_2 = (id_9 && 1'b0 && 1 && ~id_3) - id_8;
endmodule
module module_1 #(
    parameter id_17 = 32'd46,
    parameter id_18 = 32'd68
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  defparam id_17.id_18 = 1 == 1;
  assign id_1[1] = 1'b0;
  module_0(
      id_4, id_2, id_6, id_2, id_2, id_13, id_6, id_5, id_6, id_11
  );
  assign id_12 = 1;
endmodule
