<stg><name>load_graph</name>


<trans_list>

<trans id="135" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="12" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="22" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="23" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="31" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="33" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %empty = shl i32 %num_of_nodes_read, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="32">
<![CDATA[
:10 %empty_79 = trunc i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="28" op_0_bw="32">
<![CDATA[
:11 %empty_80 = trunc i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13 %mul = add i32 %empty, i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %icmp_ln370 = icmp_sgt  i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln370"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_list, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_feature, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_47, i32 0, i32 0, void @empty_11, i32 0, i32 100000, void @empty_41, void @empty_2, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges

]]></Node>
<StgValue><ssdm name="num_of_edges_read"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %edge_attr_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_attr_in

]]></Node>
<StgValue><ssdm name="edge_attr_in_read"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7 %edge_list_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %edge_list_in

]]></Node>
<StgValue><ssdm name="edge_list_in_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %node_feature_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %node_feature_in

]]></Node>
<StgValue><ssdm name="node_feature_in_read"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="31" op_1_bw="28" op_2_bw="3">
<![CDATA[
:12 %p_shl_cast = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i28.i3, i28 %empty_80, i3 0

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:15 %br_ln370 = br i1 %icmp_ln370, void %._crit_edge15, void %.lr.ph14

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph14:0 %add_ln370_1 = add i31 %p_shl_cast, i31 %empty_79

]]></Node>
<StgValue><ssdm name="add_ln370_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph14:1 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %node_feature_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="62">
<![CDATA[
.lr.ph14:2 %sext_ln370 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln370"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph14:3 %mem_addr = getelementptr i32 %mem, i64 %sext_ln370

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph14:4 %empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 %mul

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph14:5 %br_ln370 = br void

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i = phi i31 %add_ln370, void %.split6, i31 0, void %.lr.ph14

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln370 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln370"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln370_1 = icmp_eq  i31 %i, i31 %add_ln370_1

]]></Node>
<StgValue><ssdm name="icmp_ln370_1"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln370 = br i1 %icmp_ln370_1, void %.split6, void %._crit_edge15.loopexit

]]></Node>
<StgValue><ssdm name="br_ln370"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="69" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split6:2 %mem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr

]]></Node>
<StgValue><ssdm name="mem_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="31">
<![CDATA[
.split6:0 %i_cast = zext i31 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln370 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln370"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:3 %node_feature_addr = getelementptr i32 %node_feature, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="node_feature_addr"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
.split6:4 %store_ln371 = store i32 %mem_addr_read, i14 %node_feature_addr

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
.split6:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge15.loopexit:0 %br_ln0 = br void %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="30" op_0_bw="32">
<![CDATA[
._crit_edge15:0 %empty_83 = trunc i32 %num_of_edges_read

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:1 %empty_84 = shl i32 %num_of_edges_read, i32 2

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:2 %mul4 = sub i32 %empty_84, i32 %num_of_edges_read

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge15:3 %icmp_ln374 = icmp_sgt  i32 %mul4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln374"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15:4 %br_ln374 = br i1 %icmp_ln374, void %._crit_edge10, void %.lr.ph9

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph9:1 %trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_attr_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="62">
<![CDATA[
.lr.ph9:2 %sext_ln374 = sext i62 %trunc_ln2

]]></Node>
<StgValue><ssdm name="sext_ln374"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph9:3 %mem_addr_4 = getelementptr i32 %mem, i64 %sext_ln374

]]></Node>
<StgValue><ssdm name="mem_addr_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph9:0 %trunc_ln374 = trunc i32 %mul4

]]></Node>
<StgValue><ssdm name="trunc_ln374"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="90" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="91" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph9:4 %empty_85 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_4, i32 %mul4

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="92" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph9:5 %br_ln374 = br void

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="93" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i31 %add_ln374, void %.split4, i31 0, void %.lr.ph9

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="94" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln374 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln374"/></StgValue>
</operation>

<operation id="95" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="96" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln374_1 = icmp_eq  i31 %i_1, i31 %trunc_ln374

]]></Node>
<StgValue><ssdm name="icmp_ln374_1"/></StgValue>
</operation>

<operation id="97" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="98" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln374 = br i1 %icmp_ln374_1, void %.split4, void %._crit_edge10.loopexit

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="99" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split4:2 %mem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr_4

]]></Node>
<StgValue><ssdm name="mem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="100" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="31">
<![CDATA[
.split4:0 %i_1_cast = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast"/></StgValue>
</operation>

<operation id="101" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln374 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln374"/></StgValue>
</operation>

<operation id="102" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:3 %edge_attr_addr = getelementptr i32 %edge_attr, i64 0, i64 %i_1_cast

]]></Node>
<StgValue><ssdm name="edge_attr_addr"/></StgValue>
</operation>

<operation id="103" st_id="22" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split4:4 %store_ln375 = store i32 %mem_addr_4_read, i13 %edge_attr_addr

]]></Node>
<StgValue><ssdm name="store_ln375"/></StgValue>
</operation>

<operation id="104" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.split4:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="105" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10.loopexit:0 %br_ln0 = br void %._crit_edge10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="106" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:0 %empty_87 = shl i32 %num_of_edges_read, i32 1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="107" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge10:1 %icmp_ln378 = icmp_sgt  i32 %empty_87, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln378"/></StgValue>
</operation>

<operation id="108" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10:2 %br_ln378 = br i1 %icmp_ln378, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="109" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:1 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %edge_list_in_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="110" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="62">
<![CDATA[
.lr.ph:2 %sext_ln378 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln378"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:3 %mem_addr_5 = getelementptr i32 %mem, i64 %sext_ln378

]]></Node>
<StgValue><ssdm name="mem_addr_5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="112" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="113" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="114" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="115" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="116" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="117" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="118" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
.lr.ph:0 %trunc_ln378_1 = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %empty_83, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln378_1"/></StgValue>
</operation>

<operation id="119" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
.lr.ph:4 %empty_88 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr_5, i32 %empty_87

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="120" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:5 %br_ln378 = br void

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="121" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0 %i_2 = phi i31 %add_ln378, void %.split, i31 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="122" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %add_ln378 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln378"/></StgValue>
</operation>

<operation id="123" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="124" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %icmp_ln378_1 = icmp_eq  i31 %i_2, i31 %trunc_ln378_1

]]></Node>
<StgValue><ssdm name="icmp_ln378_1"/></StgValue>
</operation>

<operation id="125" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="126" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln378 = br i1 %icmp_ln378_1, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="127" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
.split:2 %mem_addr_5_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %mem_addr_5

]]></Node>
<StgValue><ssdm name="mem_addr_5_read"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="128" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="31">
<![CDATA[
.split:0 %i_2_cast = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="129" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln378"/></StgValue>
</operation>

<operation id="130" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %edge_list_addr = getelementptr i32 %edge_list, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="edge_list_addr"/></StgValue>
</operation>

<operation id="131" st_id="33" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:4 %store_ln379 = store i32 %mem_addr_5_read, i12 %edge_list_addr

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="132" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.split:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="133" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="134" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln381 = ret

]]></Node>
<StgValue><ssdm name="ret_ln381"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="192" name="mem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="mem"/></StgValue>
</port>
<port id="193" name="node_feature_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="node_feature_in"/></StgValue>
</port>
<port id="194" name="edge_list_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="edge_list_in"/></StgValue>
</port>
<port id="195" name="edge_attr_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="edge_attr_in"/></StgValue>
</port>
<port id="196" name="num_of_nodes" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_of_nodes"/></StgValue>
</port>
<port id="197" name="num_of_edges" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="num_of_edges"/></StgValue>
</port>
<port id="198" name="node_feature" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="node_feature"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="199" name="edge_attr" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_attr"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="200" name="edge_list" dir="1" iftype="1">
<core>RAM_2P_BRAM</core><StgValue><ssdm name="edge_list"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="202" from="_ssdm_op_Read.ap_auto.i32" to="num_of_nodes_read" fromId="201" toId="35">
</dataflow>
<dataflow id="203" from="num_of_nodes" to="num_of_nodes_read" fromId="196" toId="35">
</dataflow>
<dataflow id="204" from="num_of_nodes_read" to="empty" fromId="35" toId="36">
</dataflow>
<dataflow id="206" from="StgValue_205" to="empty" fromId="205" toId="36">
</dataflow>
<dataflow id="207" from="num_of_nodes_read" to="empty_79" fromId="35" toId="37">
</dataflow>
<dataflow id="208" from="num_of_nodes_read" to="empty_80" fromId="35" toId="38">
</dataflow>
<dataflow id="209" from="empty" to="mul" fromId="36" toId="39">
</dataflow>
<dataflow id="210" from="num_of_nodes_read" to="mul" fromId="35" toId="39">
</dataflow>
<dataflow id="211" from="mul" to="icmp_ln370" fromId="39" toId="40">
</dataflow>
<dataflow id="213" from="StgValue_212" to="icmp_ln370" fromId="212" toId="40">
</dataflow>
<dataflow id="215" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="214" toId="41">
</dataflow>
<dataflow id="216" from="edge_list" to="specmemcore_ln0" fromId="200" toId="41">
</dataflow>
<dataflow id="218" from="StgValue_217" to="specmemcore_ln0" fromId="217" toId="41">
</dataflow>
<dataflow id="220" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="41">
</dataflow>
<dataflow id="222" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="41">
</dataflow>
<dataflow id="223" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="214" toId="42">
</dataflow>
<dataflow id="224" from="edge_attr" to="specmemcore_ln0" fromId="199" toId="42">
</dataflow>
<dataflow id="225" from="StgValue_217" to="specmemcore_ln0" fromId="217" toId="42">
</dataflow>
<dataflow id="226" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="42">
</dataflow>
<dataflow id="227" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="42">
</dataflow>
<dataflow id="228" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="214" toId="43">
</dataflow>
<dataflow id="229" from="node_feature" to="specmemcore_ln0" fromId="198" toId="43">
</dataflow>
<dataflow id="230" from="StgValue_217" to="specmemcore_ln0" fromId="217" toId="43">
</dataflow>
<dataflow id="231" from="StgValue_219" to="specmemcore_ln0" fromId="219" toId="43">
</dataflow>
<dataflow id="232" from="StgValue_221" to="specmemcore_ln0" fromId="221" toId="43">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="233" toId="44">
</dataflow>
<dataflow id="235" from="mem" to="specinterface_ln0" fromId="192" toId="44">
</dataflow>
<dataflow id="237" from="empty_47" to="specinterface_ln0" fromId="236" toId="44">
</dataflow>
<dataflow id="238" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="44">
</dataflow>
<dataflow id="239" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="44">
</dataflow>
<dataflow id="241" from="empty_11" to="specinterface_ln0" fromId="240" toId="44">
</dataflow>
<dataflow id="242" from="StgValue_212" to="specinterface_ln0" fromId="212" toId="44">
</dataflow>
<dataflow id="244" from="StgValue_243" to="specinterface_ln0" fromId="243" toId="44">
</dataflow>
<dataflow id="246" from="empty_41" to="specinterface_ln0" fromId="245" toId="44">
</dataflow>
<dataflow id="248" from="empty_2" to="specinterface_ln0" fromId="247" toId="44">
</dataflow>
<dataflow id="249" from="empty_11" to="specinterface_ln0" fromId="240" toId="44">
</dataflow>
<dataflow id="251" from="StgValue_250" to="specinterface_ln0" fromId="250" toId="44">
</dataflow>
<dataflow id="252" from="StgValue_250" to="specinterface_ln0" fromId="250" toId="44">
</dataflow>
<dataflow id="253" from="StgValue_250" to="specinterface_ln0" fromId="250" toId="44">
</dataflow>
<dataflow id="254" from="StgValue_250" to="specinterface_ln0" fromId="250" toId="44">
</dataflow>
<dataflow id="255" from="empty_11" to="specinterface_ln0" fromId="240" toId="44">
</dataflow>
<dataflow id="256" from="empty_11" to="specinterface_ln0" fromId="240" toId="44">
</dataflow>
<dataflow id="257" from="_ssdm_op_Read.ap_auto.i32" to="num_of_edges_read" fromId="201" toId="45">
</dataflow>
<dataflow id="258" from="num_of_edges" to="num_of_edges_read" fromId="197" toId="45">
</dataflow>
<dataflow id="260" from="_ssdm_op_Read.ap_auto.i64" to="edge_attr_in_read" fromId="259" toId="46">
</dataflow>
<dataflow id="261" from="edge_attr_in" to="edge_attr_in_read" fromId="195" toId="46">
</dataflow>
<dataflow id="262" from="_ssdm_op_Read.ap_auto.i64" to="edge_list_in_read" fromId="259" toId="47">
</dataflow>
<dataflow id="263" from="edge_list_in" to="edge_list_in_read" fromId="194" toId="47">
</dataflow>
<dataflow id="264" from="_ssdm_op_Read.ap_auto.i64" to="node_feature_in_read" fromId="259" toId="48">
</dataflow>
<dataflow id="265" from="node_feature_in" to="node_feature_in_read" fromId="193" toId="48">
</dataflow>
<dataflow id="267" from="_ssdm_op_BitConcatenate.i31.i28.i3" to="p_shl_cast" fromId="266" toId="49">
</dataflow>
<dataflow id="268" from="empty_80" to="p_shl_cast" fromId="38" toId="49">
</dataflow>
<dataflow id="270" from="StgValue_269" to="p_shl_cast" fromId="269" toId="49">
</dataflow>
<dataflow id="271" from="icmp_ln370" to="br_ln370" fromId="40" toId="50">
</dataflow>
<dataflow id="272" from="p_shl_cast" to="add_ln370_1" fromId="49" toId="51">
</dataflow>
<dataflow id="273" from="empty_79" to="add_ln370_1" fromId="37" toId="51">
</dataflow>
<dataflow id="275" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="274" toId="52">
</dataflow>
<dataflow id="276" from="node_feature_in_read" to="trunc_ln" fromId="48" toId="52">
</dataflow>
<dataflow id="278" from="StgValue_277" to="trunc_ln" fromId="277" toId="52">
</dataflow>
<dataflow id="280" from="StgValue_279" to="trunc_ln" fromId="279" toId="52">
</dataflow>
<dataflow id="281" from="trunc_ln" to="sext_ln370" fromId="52" toId="53">
</dataflow>
<dataflow id="282" from="mem" to="mem_addr" fromId="192" toId="54">
</dataflow>
<dataflow id="283" from="sext_ln370" to="mem_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="285" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_81" fromId="284" toId="55">
</dataflow>
<dataflow id="286" from="mem_addr" to="empty_81" fromId="54" toId="55">
</dataflow>
<dataflow id="287" from="mul" to="empty_81" fromId="39" toId="55">
</dataflow>
<dataflow id="288" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_81" fromId="284" toId="56">
</dataflow>
<dataflow id="289" from="mem_addr" to="empty_81" fromId="54" toId="56">
</dataflow>
<dataflow id="290" from="mul" to="empty_81" fromId="39" toId="56">
</dataflow>
<dataflow id="291" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_81" fromId="284" toId="57">
</dataflow>
<dataflow id="292" from="mem_addr" to="empty_81" fromId="54" toId="57">
</dataflow>
<dataflow id="293" from="mul" to="empty_81" fromId="39" toId="57">
</dataflow>
<dataflow id="294" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_81" fromId="284" toId="58">
</dataflow>
<dataflow id="295" from="mem_addr" to="empty_81" fromId="54" toId="58">
</dataflow>
<dataflow id="296" from="mul" to="empty_81" fromId="39" toId="58">
</dataflow>
<dataflow id="297" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_81" fromId="284" toId="59">
</dataflow>
<dataflow id="298" from="mem_addr" to="empty_81" fromId="54" toId="59">
</dataflow>
<dataflow id="299" from="mul" to="empty_81" fromId="39" toId="59">
</dataflow>
<dataflow id="300" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_81" fromId="284" toId="60">
</dataflow>
<dataflow id="301" from="mem_addr" to="empty_81" fromId="54" toId="60">
</dataflow>
<dataflow id="302" from="mul" to="empty_81" fromId="39" toId="60">
</dataflow>
<dataflow id="303" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_81" fromId="284" toId="61">
</dataflow>
<dataflow id="304" from="mem_addr" to="empty_81" fromId="54" toId="61">
</dataflow>
<dataflow id="305" from="mul" to="empty_81" fromId="39" toId="61">
</dataflow>
<dataflow id="306" from="add_ln370" to="i" fromId="64" toId="63">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln370_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="307" from="br_ln0" to="i" fromId="74" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="309" from="StgValue_308" to="i" fromId="308" toId="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="310" from="br_ln370" to="i" fromId="62" toId="63">
</dataflow>
<dataflow id="311" from="i" to="add_ln370" fromId="63" toId="64">
</dataflow>
<dataflow id="313" from="StgValue_312" to="add_ln370" fromId="312" toId="64">
</dataflow>
<dataflow id="315" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="314" toId="65">
</dataflow>
<dataflow id="317" from="StgValue_316" to="specpipeline_ln0" fromId="316" toId="65">
</dataflow>
<dataflow id="318" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="65">
</dataflow>
<dataflow id="320" from="StgValue_319" to="specpipeline_ln0" fromId="319" toId="65">
</dataflow>
<dataflow id="321" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="65">
</dataflow>
<dataflow id="323" from="p_str" to="specpipeline_ln0" fromId="322" toId="65">
</dataflow>
<dataflow id="324" from="i" to="icmp_ln370_1" fromId="63" toId="66">
</dataflow>
<dataflow id="325" from="add_ln370_1" to="icmp_ln370_1" fromId="51" toId="66">
</dataflow>
<dataflow id="327" from="_ssdm_op_SpecLoopTripCount" to="empty_82" fromId="326" toId="67">
</dataflow>
<dataflow id="329" from="StgValue_328" to="empty_82" fromId="328" toId="67">
</dataflow>
<dataflow id="330" from="StgValue_221" to="empty_82" fromId="221" toId="67">
</dataflow>
<dataflow id="332" from="StgValue_331" to="empty_82" fromId="331" toId="67">
</dataflow>
<dataflow id="333" from="icmp_ln370_1" to="br_ln370" fromId="66" toId="68">
</dataflow>
<dataflow id="335" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_read" fromId="334" toId="69">
</dataflow>
<dataflow id="336" from="mem_addr" to="mem_addr_read" fromId="54" toId="69">
</dataflow>
<dataflow id="337" from="i" to="i_cast" fromId="63" toId="70">
</dataflow>
<dataflow id="339" from="_ssdm_op_SpecLoopName" to="specloopname_ln370" fromId="338" toId="71">
</dataflow>
<dataflow id="341" from="empty_30" to="specloopname_ln370" fromId="340" toId="71">
</dataflow>
<dataflow id="342" from="node_feature" to="node_feature_addr" fromId="198" toId="72">
</dataflow>
<dataflow id="343" from="StgValue_331" to="node_feature_addr" fromId="331" toId="72">
</dataflow>
<dataflow id="344" from="i_cast" to="node_feature_addr" fromId="70" toId="72">
</dataflow>
<dataflow id="345" from="mem_addr_read" to="store_ln371" fromId="69" toId="73">
</dataflow>
<dataflow id="346" from="node_feature_addr" to="store_ln371" fromId="72" toId="73">
</dataflow>
<dataflow id="347" from="num_of_edges_read" to="empty_83" fromId="45" toId="76">
</dataflow>
<dataflow id="348" from="num_of_edges_read" to="empty_84" fromId="45" toId="77">
</dataflow>
<dataflow id="349" from="StgValue_277" to="empty_84" fromId="277" toId="77">
</dataflow>
<dataflow id="350" from="empty_84" to="mul4" fromId="77" toId="78">
</dataflow>
<dataflow id="351" from="num_of_edges_read" to="mul4" fromId="45" toId="78">
</dataflow>
<dataflow id="352" from="mul4" to="icmp_ln374" fromId="78" toId="79">
</dataflow>
<dataflow id="353" from="StgValue_212" to="icmp_ln374" fromId="212" toId="79">
</dataflow>
<dataflow id="354" from="icmp_ln374" to="br_ln374" fromId="79" toId="80">
</dataflow>
<dataflow id="355" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln2" fromId="274" toId="81">
</dataflow>
<dataflow id="356" from="edge_attr_in_read" to="trunc_ln2" fromId="46" toId="81">
</dataflow>
<dataflow id="357" from="StgValue_277" to="trunc_ln2" fromId="277" toId="81">
</dataflow>
<dataflow id="358" from="StgValue_279" to="trunc_ln2" fromId="279" toId="81">
</dataflow>
<dataflow id="359" from="trunc_ln2" to="sext_ln374" fromId="81" toId="82">
</dataflow>
<dataflow id="360" from="mem" to="mem_addr_4" fromId="192" toId="83">
</dataflow>
<dataflow id="361" from="sext_ln374" to="mem_addr_4" fromId="82" toId="83">
</dataflow>
<dataflow id="362" from="mul4" to="trunc_ln374" fromId="78" toId="84">
</dataflow>
<dataflow id="363" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_85" fromId="284" toId="85">
</dataflow>
<dataflow id="364" from="mem_addr_4" to="empty_85" fromId="83" toId="85">
</dataflow>
<dataflow id="365" from="mul4" to="empty_85" fromId="78" toId="85">
</dataflow>
<dataflow id="366" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_85" fromId="284" toId="86">
</dataflow>
<dataflow id="367" from="mem_addr_4" to="empty_85" fromId="83" toId="86">
</dataflow>
<dataflow id="368" from="mul4" to="empty_85" fromId="78" toId="86">
</dataflow>
<dataflow id="369" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_85" fromId="284" toId="87">
</dataflow>
<dataflow id="370" from="mem_addr_4" to="empty_85" fromId="83" toId="87">
</dataflow>
<dataflow id="371" from="mul4" to="empty_85" fromId="78" toId="87">
</dataflow>
<dataflow id="372" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_85" fromId="284" toId="88">
</dataflow>
<dataflow id="373" from="mem_addr_4" to="empty_85" fromId="83" toId="88">
</dataflow>
<dataflow id="374" from="mul4" to="empty_85" fromId="78" toId="88">
</dataflow>
<dataflow id="375" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_85" fromId="284" toId="89">
</dataflow>
<dataflow id="376" from="mem_addr_4" to="empty_85" fromId="83" toId="89">
</dataflow>
<dataflow id="377" from="mul4" to="empty_85" fromId="78" toId="89">
</dataflow>
<dataflow id="378" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_85" fromId="284" toId="90">
</dataflow>
<dataflow id="379" from="mem_addr_4" to="empty_85" fromId="83" toId="90">
</dataflow>
<dataflow id="380" from="mul4" to="empty_85" fromId="78" toId="90">
</dataflow>
<dataflow id="381" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_85" fromId="284" toId="91">
</dataflow>
<dataflow id="382" from="mem_addr_4" to="empty_85" fromId="83" toId="91">
</dataflow>
<dataflow id="383" from="mul4" to="empty_85" fromId="78" toId="91">
</dataflow>
<dataflow id="384" from="add_ln374" to="i_1" fromId="94" toId="93">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln374_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="385" from="br_ln0" to="i_1" fromId="104" toId="93">
<BackEdge/>
</dataflow>
<dataflow id="386" from="StgValue_308" to="i_1" fromId="308" toId="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="387" from="br_ln374" to="i_1" fromId="92" toId="93">
</dataflow>
<dataflow id="388" from="i_1" to="add_ln374" fromId="93" toId="94">
</dataflow>
<dataflow id="389" from="StgValue_312" to="add_ln374" fromId="312" toId="94">
</dataflow>
<dataflow id="390" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="314" toId="95">
</dataflow>
<dataflow id="391" from="StgValue_316" to="specpipeline_ln0" fromId="316" toId="95">
</dataflow>
<dataflow id="392" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="95">
</dataflow>
<dataflow id="393" from="StgValue_319" to="specpipeline_ln0" fromId="319" toId="95">
</dataflow>
<dataflow id="394" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="95">
</dataflow>
<dataflow id="395" from="p_str" to="specpipeline_ln0" fromId="322" toId="95">
</dataflow>
<dataflow id="396" from="i_1" to="icmp_ln374_1" fromId="93" toId="96">
</dataflow>
<dataflow id="397" from="trunc_ln374" to="icmp_ln374_1" fromId="84" toId="96">
</dataflow>
<dataflow id="398" from="_ssdm_op_SpecLoopTripCount" to="empty_86" fromId="326" toId="97">
</dataflow>
<dataflow id="399" from="StgValue_328" to="empty_86" fromId="328" toId="97">
</dataflow>
<dataflow id="400" from="StgValue_221" to="empty_86" fromId="221" toId="97">
</dataflow>
<dataflow id="401" from="StgValue_331" to="empty_86" fromId="331" toId="97">
</dataflow>
<dataflow id="402" from="icmp_ln374_1" to="br_ln374" fromId="96" toId="98">
</dataflow>
<dataflow id="403" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_4_read" fromId="334" toId="99">
</dataflow>
<dataflow id="404" from="mem_addr_4" to="mem_addr_4_read" fromId="83" toId="99">
</dataflow>
<dataflow id="405" from="i_1" to="i_1_cast" fromId="93" toId="100">
</dataflow>
<dataflow id="406" from="_ssdm_op_SpecLoopName" to="specloopname_ln374" fromId="338" toId="101">
</dataflow>
<dataflow id="408" from="empty_3" to="specloopname_ln374" fromId="407" toId="101">
</dataflow>
<dataflow id="409" from="edge_attr" to="edge_attr_addr" fromId="199" toId="102">
</dataflow>
<dataflow id="410" from="StgValue_331" to="edge_attr_addr" fromId="331" toId="102">
</dataflow>
<dataflow id="411" from="i_1_cast" to="edge_attr_addr" fromId="100" toId="102">
</dataflow>
<dataflow id="412" from="mem_addr_4_read" to="store_ln375" fromId="99" toId="103">
</dataflow>
<dataflow id="413" from="edge_attr_addr" to="store_ln375" fromId="102" toId="103">
</dataflow>
<dataflow id="414" from="num_of_edges_read" to="empty_87" fromId="45" toId="106">
</dataflow>
<dataflow id="415" from="StgValue_319" to="empty_87" fromId="319" toId="106">
</dataflow>
<dataflow id="416" from="empty_87" to="icmp_ln378" fromId="106" toId="107">
</dataflow>
<dataflow id="417" from="StgValue_212" to="icmp_ln378" fromId="212" toId="107">
</dataflow>
<dataflow id="418" from="icmp_ln378" to="br_ln378" fromId="107" toId="108">
</dataflow>
<dataflow id="419" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln3" fromId="274" toId="109">
</dataflow>
<dataflow id="420" from="edge_list_in_read" to="trunc_ln3" fromId="47" toId="109">
</dataflow>
<dataflow id="421" from="StgValue_277" to="trunc_ln3" fromId="277" toId="109">
</dataflow>
<dataflow id="422" from="StgValue_279" to="trunc_ln3" fromId="279" toId="109">
</dataflow>
<dataflow id="423" from="trunc_ln3" to="sext_ln378" fromId="109" toId="110">
</dataflow>
<dataflow id="424" from="mem" to="mem_addr_5" fromId="192" toId="111">
</dataflow>
<dataflow id="425" from="sext_ln378" to="mem_addr_5" fromId="110" toId="111">
</dataflow>
<dataflow id="426" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="284" toId="112">
</dataflow>
<dataflow id="427" from="mem_addr_5" to="empty_88" fromId="111" toId="112">
</dataflow>
<dataflow id="428" from="empty_87" to="empty_88" fromId="106" toId="112">
</dataflow>
<dataflow id="429" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="284" toId="113">
</dataflow>
<dataflow id="430" from="mem_addr_5" to="empty_88" fromId="111" toId="113">
</dataflow>
<dataflow id="431" from="empty_87" to="empty_88" fromId="106" toId="113">
</dataflow>
<dataflow id="432" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="284" toId="114">
</dataflow>
<dataflow id="433" from="mem_addr_5" to="empty_88" fromId="111" toId="114">
</dataflow>
<dataflow id="434" from="empty_87" to="empty_88" fromId="106" toId="114">
</dataflow>
<dataflow id="435" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="284" toId="115">
</dataflow>
<dataflow id="436" from="mem_addr_5" to="empty_88" fromId="111" toId="115">
</dataflow>
<dataflow id="437" from="empty_87" to="empty_88" fromId="106" toId="115">
</dataflow>
<dataflow id="438" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="284" toId="116">
</dataflow>
<dataflow id="439" from="mem_addr_5" to="empty_88" fromId="111" toId="116">
</dataflow>
<dataflow id="440" from="empty_87" to="empty_88" fromId="106" toId="116">
</dataflow>
<dataflow id="441" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="284" toId="117">
</dataflow>
<dataflow id="442" from="mem_addr_5" to="empty_88" fromId="111" toId="117">
</dataflow>
<dataflow id="443" from="empty_87" to="empty_88" fromId="106" toId="117">
</dataflow>
<dataflow id="445" from="_ssdm_op_BitConcatenate.i31.i30.i1" to="trunc_ln378_1" fromId="444" toId="118">
</dataflow>
<dataflow id="446" from="empty_83" to="trunc_ln378_1" fromId="76" toId="118">
</dataflow>
<dataflow id="448" from="StgValue_447" to="trunc_ln378_1" fromId="447" toId="118">
</dataflow>
<dataflow id="449" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty_88" fromId="284" toId="119">
</dataflow>
<dataflow id="450" from="mem_addr_5" to="empty_88" fromId="111" toId="119">
</dataflow>
<dataflow id="451" from="empty_87" to="empty_88" fromId="106" toId="119">
</dataflow>
<dataflow id="452" from="add_ln378" to="i_2" fromId="122" toId="121">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln378_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="453" from="br_ln0" to="i_2" fromId="132" toId="121">
<BackEdge/>
</dataflow>
<dataflow id="454" from="StgValue_308" to="i_2" fromId="308" toId="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="455" from="br_ln378" to="i_2" fromId="120" toId="121">
</dataflow>
<dataflow id="456" from="i_2" to="add_ln378" fromId="121" toId="122">
</dataflow>
<dataflow id="457" from="StgValue_312" to="add_ln378" fromId="312" toId="122">
</dataflow>
<dataflow id="458" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="314" toId="123">
</dataflow>
<dataflow id="459" from="StgValue_316" to="specpipeline_ln0" fromId="316" toId="123">
</dataflow>
<dataflow id="460" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="123">
</dataflow>
<dataflow id="461" from="StgValue_319" to="specpipeline_ln0" fromId="319" toId="123">
</dataflow>
<dataflow id="462" from="StgValue_212" to="specpipeline_ln0" fromId="212" toId="123">
</dataflow>
<dataflow id="463" from="p_str" to="specpipeline_ln0" fromId="322" toId="123">
</dataflow>
<dataflow id="464" from="i_2" to="icmp_ln378_1" fromId="121" toId="124">
</dataflow>
<dataflow id="465" from="trunc_ln378_1" to="icmp_ln378_1" fromId="118" toId="124">
</dataflow>
<dataflow id="466" from="_ssdm_op_SpecLoopTripCount" to="empty_89" fromId="326" toId="125">
</dataflow>
<dataflow id="467" from="StgValue_328" to="empty_89" fromId="328" toId="125">
</dataflow>
<dataflow id="468" from="StgValue_221" to="empty_89" fromId="221" toId="125">
</dataflow>
<dataflow id="469" from="StgValue_331" to="empty_89" fromId="331" toId="125">
</dataflow>
<dataflow id="470" from="icmp_ln378_1" to="br_ln378" fromId="124" toId="126">
</dataflow>
<dataflow id="471" from="_ssdm_op_Read.m_axi.p1i32" to="mem_addr_5_read" fromId="334" toId="127">
</dataflow>
<dataflow id="472" from="mem_addr_5" to="mem_addr_5_read" fromId="111" toId="127">
</dataflow>
<dataflow id="473" from="i_2" to="i_2_cast" fromId="121" toId="128">
</dataflow>
<dataflow id="474" from="_ssdm_op_SpecLoopName" to="specloopname_ln378" fromId="338" toId="129">
</dataflow>
<dataflow id="476" from="empty_12" to="specloopname_ln378" fromId="475" toId="129">
</dataflow>
<dataflow id="477" from="edge_list" to="edge_list_addr" fromId="200" toId="130">
</dataflow>
<dataflow id="478" from="StgValue_331" to="edge_list_addr" fromId="331" toId="130">
</dataflow>
<dataflow id="479" from="i_2_cast" to="edge_list_addr" fromId="128" toId="130">
</dataflow>
<dataflow id="480" from="mem_addr_5_read" to="store_ln379" fromId="127" toId="131">
</dataflow>
<dataflow id="481" from="edge_list_addr" to="store_ln379" fromId="130" toId="131">
</dataflow>
<dataflow id="482" from="icmp_ln370" to="StgValue_2" fromId="40" toId="2">
</dataflow>
<dataflow id="483" from="icmp_ln370_1" to="StgValue_10" fromId="66" toId="10">
</dataflow>
<dataflow id="484" from="icmp_ln370_1" to="StgValue_11" fromId="66" toId="11">
</dataflow>
<dataflow id="485" from="icmp_ln370" to="StgValue_12" fromId="40" toId="12">
</dataflow>
<dataflow id="486" from="icmp_ln374" to="StgValue_12" fromId="79" toId="12">
</dataflow>
<dataflow id="487" from="icmp_ln374_1" to="StgValue_21" fromId="96" toId="21">
</dataflow>
<dataflow id="488" from="icmp_ln374_1" to="StgValue_22" fromId="96" toId="22">
</dataflow>
<dataflow id="489" from="icmp_ln374" to="StgValue_23" fromId="79" toId="23">
</dataflow>
<dataflow id="490" from="icmp_ln378" to="StgValue_23" fromId="107" toId="23">
</dataflow>
<dataflow id="491" from="icmp_ln378_1" to="StgValue_32" fromId="124" toId="32">
</dataflow>
<dataflow id="492" from="icmp_ln378_1" to="StgValue_33" fromId="124" toId="33">
</dataflow>
<dataflow id="493" from="icmp_ln378" to="StgValue_34" fromId="107" toId="34">
</dataflow>
<dataflow id="494" from="icmp_ln370_1" to="StgValue_9" fromId="66" toId="9">
</dataflow>
<dataflow id="495" from="icmp_ln374_1" to="StgValue_20" fromId="96" toId="20">
</dataflow>
<dataflow id="496" from="icmp_ln378_1" to="StgValue_31" fromId="124" toId="31">
</dataflow>
</dataflows>


</stg>
