{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642105199250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642105199253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 21:19:58 2022 " "Processing started: Thu Jan 13 21:19:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642105199253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105199253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off segmented -c segmented " "Command: quartus_map --read_settings_files=on --write_settings_files=off segmented -c segmented" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105199253 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642105199660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642105199660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/small registers/register_wb.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/small registers/register_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_wb_interface " "Found entity 1: register_wb_interface" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_wb.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_wb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209447 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_wb " "Found entity 2: register_wb" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_wb.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_wb.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/small registers/register_m.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/small registers/register_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_m_interface " "Found entity 1: register_m_interface" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_m.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_m.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209455 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_m " "Found entity 2: register_m" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_m.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_m.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/small registers/register_ex.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/small registers/register_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_ex_interface " "Found entity 1: register_ex_interface" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_ex.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209460 ""} { "Info" "ISGN_ENTITY_NAME" "2 register_ex " "Found entity 2: register_ex" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_ex.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/Small Registers/register_ex.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_mem_wb " "Found entity 1: register_mem_wb" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_mem_wb.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_mem_wb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_if_id " "Found entity 1: register_if_id" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_if_id.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_id_ex " "Found entity 1: register_id_ex" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented registers/register_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_ex_mem " "Found entity 1: register_ex_mem" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_ex_mem.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_ex_mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209479 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc_segmented.sv(15) " "Verilog HDL information at pc_segmented.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/pc_segmented.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/pc_segmented.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1642105209484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented components/pc_segmented.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented components/pc_segmented.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/pc_segmented.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/pc_segmented.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented components/alu_encapsulator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented components/alu_encapsulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_encapsulator " "Found entity 1: alu_encapsulator" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/risk detectors/hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/risk detectors/hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/hazard_detection_unit.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/hazard_detection_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/risk detectors/data_forwarding.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/risk detectors/data_forwarding.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_forwarding " "Found entity 1: data_forwarding" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/data_forwarding.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/data_forwarding.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/risk detectors/clear_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/risk detectors/clear_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clear_pipeline " "Found entity 1: clear_pipeline" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/clear_pipeline.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Risk Detectors/clear_pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/controllers/main_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/controllers/main_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_controller " "Found entity 1: main_controller" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Controllers/main_controller.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Controllers/main_controller.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/controllers/alu_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/controllers/alu_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_controller " "Found entity 1: alu_controller" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Controllers/alu_controller.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Controllers/alu_controller.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/register_bank.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/register_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/mux_3_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/mux_3_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3_input " "Found entity 1: mux_3_input" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/mux_3_input.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/mux_3_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/mux_2_input.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/mux_2_input.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_input " "Found entity 1: mux_2_input" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/mux_2_input.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/mux_2_input.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/jump_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/jump_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_controller " "Found entity 1: jump_controller" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/jump_controller.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/jump_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/immgen.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/immgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/ALU.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/ALU.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/basic components/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/ADDER.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/ADDER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ivanv/onedrive/escritorio/upv/3 teleco/a/isdigi/isdigi-projects/practica 3 - risc v/core/design/segmented_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmented_core " "Found entity 1: segmented_core" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642105209563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105209563 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "alu_operation segmented_core.sv(360) " "Verilog HDL Implicit Net warning at segmented_core.sv(360): created implicit net for \"alu_operation\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 360 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209564 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "register_bank register_bank.sv(19) " "Verilog HDL Parameter Declaration warning at register_bank.sv(19): Parameter Declaration in module \"register_bank\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1642105209565 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "register_bank register_bank.sv(20) " "Verilog HDL Parameter Declaration warning at register_bank.sv(20): Parameter Declaration in module \"register_bank\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1642105209566 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "register_bank register_bank.sv(23) " "Verilog HDL Parameter Declaration warning at register_bank.sv(23): Parameter Declaration in module \"register_bank\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/register_bank.sv" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1642105209566 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "memory memory.sv(22) " "Verilog HDL Parameter Declaration warning at memory.sv(22): Parameter Declaration in module \"memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1642105209566 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "memory memory.sv(24) " "Verilog HDL Parameter Declaration warning at memory.sv(24): Parameter Declaration in module \"memory\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Basic Components/memory.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1642105209566 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "segmented_core " "Elaborating entity \"segmented_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642105209617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_operation segmented_core.sv(360) " "Verilog HDL or VHDL warning at segmented_core.sv(360): object \"alu_operation\" assigned a value but never read" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 360 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642105209618 "|segmented_core"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reg_ex_mem_alu_zero_out segmented_core.sv(51) " "Verilog HDL warning at segmented_core.sv(51): object reg_ex_mem_alu_zero_out used but never assigned" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1642105209618 "|segmented_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_three_input_1 segmented_core.sv(168) " "Verilog HDL or VHDL warning at segmented_core.sv(168): object \"mux_three_input_1\" assigned a value but never read" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642105209619 "|segmented_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_three_input_2 segmented_core.sv(169) " "Verilog HDL or VHDL warning at segmented_core.sv(169): object \"mux_three_input_2\" assigned a value but never read" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642105209619 "|segmented_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_three_input_3 segmented_core.sv(170) " "Verilog HDL or VHDL warning at segmented_core.sv(170): object \"mux_three_input_3\" assigned a value but never read" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642105209619 "|segmented_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_three_select segmented_core.sv(172) " "Verilog HDL or VHDL warning at segmented_core.sv(172): object \"mux_three_select\" assigned a value but never read" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642105209620 "|segmented_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_two_alu_input_1 segmented_core.sv(186) " "Verilog HDL or VHDL warning at segmented_core.sv(186): object \"mux_two_alu_input_1\" assigned a value but never read" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642105209620 "|segmented_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_two_alu_input_2 segmented_core.sv(187) " "Verilog HDL or VHDL warning at segmented_core.sv(187): object \"mux_two_alu_input_2\" assigned a value but never read" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642105209620 "|segmented_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux_two_alu_select segmented_core.sv(189) " "Verilog HDL or VHDL warning at segmented_core.sv(189): object \"mux_two_alu_select\" assigned a value but never read" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642105209620 "|segmented_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 segmented_core.sv(255) " "Verilog HDL assignment warning at segmented_core.sv(255): truncated value with size 7 to match size of target (5)" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642105209672 "|segmented_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 segmented_core.sv(360) " "Verilog HDL assignment warning at segmented_core.sv(360): truncated value with size 4 to match size of target (1)" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642105209674 "|segmented_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 10 segmented_core.sv(373) " "Verilog HDL assignment warning at segmented_core.sv(373): truncated value with size 30 to match size of target (10)" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642105209674 "|segmented_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 segmented_core.sv(375) " "Verilog HDL assignment warning at segmented_core.sv(375): truncated value with size 32 to match size of target (1)" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1642105209674 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_mem_wb_alu_result_in 0 segmented_core.sv(37) " "Net \"reg_mem_wb_alu_result_in\" at segmented_core.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209682 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_mem_wb_data_memory_out_in 0 segmented_core.sv(39) " "Net \"reg_mem_wb_data_memory_out_in\" at segmented_core.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209682 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_mem_wb_instruction_11_7_in 0 segmented_core.sv(41) " "Net \"reg_mem_wb_instruction_11_7_in\" at segmented_core.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209682 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_ex_mem_adder_sum_in 0 segmented_core.sv(46) " "Net \"reg_ex_mem_adder_sum_in\" at segmented_core.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209682 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_ex_mem_alu_result_in 0 segmented_core.sv(48) " "Net \"reg_ex_mem_alu_result_in\" at segmented_core.sv(48) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209682 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_ex_mem_alu_read_data_2_in 0 segmented_core.sv(52) " "Net \"reg_ex_mem_alu_read_data_2_in\" at segmented_core.sv(52) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 52 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209682 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_ex_mem_instruction_11_7_in 0 segmented_core.sv(54) " "Net \"reg_ex_mem_instruction_11_7_in\" at segmented_core.sv(54) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 54 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209682 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_id_ex_pc_in 0 segmented_core.sv(59) " "Net \"reg_id_ex_pc_in\" at segmented_core.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209682 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_id_ex_read_data_1_in 0 segmented_core.sv(61) " "Net \"reg_id_ex_read_data_1_in\" at segmented_core.sv(61) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209682 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_id_ex_read_data_2_in 0 segmented_core.sv(63) " "Net \"reg_id_ex_read_data_2_in\" at segmented_core.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209682 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_id_ex_immediate_gen_in 0 segmented_core.sv(65) " "Net \"reg_id_ex_immediate_gen_in\" at segmented_core.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209683 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_id_ex_instruction_11_7_in 0 segmented_core.sv(67) " "Net \"reg_id_ex_instruction_11_7_in\" at segmented_core.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209683 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_id_ex_instruction_14_12_in 0 segmented_core.sv(69) " "Net \"reg_id_ex_instruction_14_12_in\" at segmented_core.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209683 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_id_ex_instruction_in 0 segmented_core.sv(73) " "Net \"reg_id_ex_instruction_in\" at segmented_core.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209683 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_ex_mem_clear_pipeline 0 segmented_core.sv(45) " "Net \"reg_ex_mem_clear_pipeline\" at segmented_core.sv(45) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 45 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209683 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_ex_mem_alu_zero_out 0 segmented_core.sv(51) " "Net \"reg_ex_mem_alu_zero_out\" at segmented_core.sv(51) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209683 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_id_ex_clear_pipeline 0 segmented_core.sv(58) " "Net \"reg_id_ex_clear_pipeline\" at segmented_core.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209683 "|segmented_core"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_id_ex_instruction_30_in 0 segmented_core.sv(71) " "Net \"reg_id_ex_instruction_30_in\" at segmented_core.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642105209683 "|segmented_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_ex_interface register_ex_interface:reg_id_ex_ex_wiring " "Elaborating entity \"register_ex_interface\" for hierarchy \"register_ex_interface:reg_id_ex_ex_wiring\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "reg_id_ex_ex_wiring" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209714 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "register_ex_interface " "Entity \"register_ex_interface\" contains only dangling pins" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "reg_id_ex_ex_wiring" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 232 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1642105209715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_m_interface register_m_interface:reg_id_ex_m_wiring " "Elaborating entity \"register_m_interface\" for hierarchy \"register_m_interface:reg_id_ex_m_wiring\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "reg_id_ex_m_wiring" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209722 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "register_m_interface " "Entity \"register_m_interface\" contains only dangling pins" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "reg_id_ex_m_wiring" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 233 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1642105209723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_wb_interface register_wb_interface:reg_id_ex_wb_wiring " "Elaborating entity \"register_wb_interface\" for hierarchy \"register_wb_interface:reg_id_ex_wb_wiring\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "reg_id_ex_wb_wiring" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209731 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "register_wb_interface " "Entity \"register_wb_interface\" contains only dangling pins" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "reg_id_ex_wb_wiring" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 234 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1642105209732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:ADDER_SUM " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:ADDER_SUM\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "ADDER_SUM" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_input mux_2_input:mux_pc " "Elaborating entity \"mux_2_input\" for hierarchy \"mux_2_input:mux_pc\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "mux_pc" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "PC" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jump_controller jump_controller:jump_controller_ " "Elaborating entity \"jump_controller\" for hierarchy \"jump_controller:jump_controller_\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "jump_controller_" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_encapsulator alu_encapsulator:alu_encapsulator " "Elaborating entity \"alu_encapsulator\" for hierarchy \"alu_encapsulator:alu_encapsulator\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "alu_encapsulator" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_input alu_encapsulator:alu_encapsulator\|mux_3_input:mux_alu_input_1 " "Elaborating entity \"mux_3_input\" for hierarchy \"alu_encapsulator:alu_encapsulator\|mux_3_input:mux_alu_input_1\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv" "mux_alu_input_1" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU alu_encapsulator:alu_encapsulator\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"alu_encapsulator:alu_encapsulator\|ALU:ALU\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv" "ALU" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Components/ALU_encapsulator.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:data_memory " "Elaborating entity \"memory\" for hierarchy \"memory:data_memory\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "data_memory" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:instruction_memory " "Elaborating entity \"memory\" for hierarchy \"memory:instruction_memory\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "instruction_memory" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:register_bank " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:register_bank\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "register_bank" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:imm_gen " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:imm_gen\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "imm_gen" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_controller main_controller:controller " "Elaborating entity \"main_controller\" for hierarchy \"main_controller:controller\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "controller" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_controller alu_controller:alu_control " "Elaborating entity \"alu_controller\" for hierarchy \"alu_controller:alu_control\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "alu_control" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_if_id register_if_id:register_if_id " "Elaborating entity \"register_if_id\" for hierarchy \"register_if_id:register_if_id\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "register_if_id" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_id_ex register_id_ex:register_id_ex " "Elaborating entity \"register_id_ex\" for hierarchy \"register_id_ex:register_id_ex\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "register_id_ex" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_m register_id_ex:register_id_ex\|register_m:register_m_instance " "Elaborating entity \"register_m\" for hierarchy \"register_id_ex:register_id_ex\|register_m:register_m_instance\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv" "register_m_instance" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_wb register_id_ex:register_id_ex\|register_wb:register_wb_instance " "Elaborating entity \"register_wb\" for hierarchy \"register_id_ex:register_id_ex\|register_wb:register_wb_instance\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv" "register_wb_instance" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_ex register_id_ex:register_id_ex\|register_ex:register_ex_instance " "Elaborating entity \"register_ex\" for hierarchy \"register_id_ex:register_id_ex\|register_ex:register_ex_instance\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv" "register_ex_instance" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/Segmented Registers/register_id_ex.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_ex_mem register_ex_mem:register_ex_mem " "Elaborating entity \"register_ex_mem\" for hierarchy \"register_ex_mem:register_ex_mem\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "register_ex_mem" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_mem_wb register_mem_wb:register_mem_wb " "Elaborating entity \"register_mem_wb\" for hierarchy \"register_mem_wb:register_mem_wb\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "register_mem_wb" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105209996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit hazard_detection_unit:hazard_detection_unit " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"hazard_detection_unit:hazard_detection_unit\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "hazard_detection_unit" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105210008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clear_pipeline clear_pipeline:clear_pipeline " "Elaborating entity \"clear_pipeline\" for hierarchy \"clear_pipeline:clear_pipeline\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "clear_pipeline" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105210016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_forwarding data_forwarding:data_forwarding " "Elaborating entity \"data_forwarding\" for hierarchy \"data_forwarding:data_forwarding\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "data_forwarding" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105210023 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1642105210506 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ivanv/OneDrive/Escritorio/quartus_segmented/output_files/segmented.map.smsg " "Generated suppressed messages file C:/Users/ivanv/OneDrive/Escritorio/quartus_segmented/output_files/segmented.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105210562 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642105210685 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642105210685 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642105210720 "|segmented_core|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" "" { Text "C:/Users/ivanv/OneDrive/Escritorio/UPV/3 TELECO/A/ISDIGI/ISDIGI-Projects/Practica 3 - RISC V/Core/Design/segmented_core.sv" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642105210720 "|segmented_core|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642105210720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642105210720 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642105210720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642105210720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642105210741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 21:20:10 2022 " "Processing ended: Thu Jan 13 21:20:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642105210741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642105210741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642105210741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642105210741 ""}
