###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov  6 02:24:05 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[60] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[60] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.147
- Setup                         0.123
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.774
- Arrival Time                  8.236
= Slack Time                   -4.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.862 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.804 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.722 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.643 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.214 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.718 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.259 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.132 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.204 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.523 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.036 | 
     | \tx_crc/crcpkt1 /U3289             | S ^ -> Y v         | MUX2X1  | 0.177 | 0.738 |   8.236 |    3.774 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[60] | D v                | DFFSR   | 0.177 | 0.000 |   8.236 |    3.774 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.462 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.645 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.885 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.279 |   0.702 |    5.163 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.212 |   0.914 |    5.376 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.230 |   1.144 |    5.606 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[60] | CLK ^        | DFFSR   | 0.149 | 0.003 |   1.147 |    5.609 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[61] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[61] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.146
- Setup                         0.122
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.775
- Arrival Time                  8.234
= Slack Time                   -4.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.859 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.801 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.720 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.640 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.211 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.716 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.257 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.130 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.207 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.525 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.038 | 
     | \tx_crc/crcpkt1 /U3790             | S ^ -> Y v         | MUX2X1  | 0.172 | 0.736 |   8.234 |    3.774 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[61] | D v                | DFFSR   | 0.172 | 0.000 |   8.234 |    3.775 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.459 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.643 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.882 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.279 |   0.702 |    5.161 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.212 |   0.914 |    5.373 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.230 |   1.144 |    5.603 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[61] | CLK ^        | DFFSR   | 0.149 | 0.002 |   1.146 |    5.606 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[50] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[50] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.147
- Setup                         0.118
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.779
- Arrival Time                  8.233
= Slack Time                   -4.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.853 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.795 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.714 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.634 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.205 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.710 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.251 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.124 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.213 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.531 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.044 | 
     | \tx_crc/crcpkt1 /U3293             | S ^ -> Y v         | MUX2X1  | 0.155 | 0.734 |   8.232 |    3.779 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[50] | D v                | DFFSR   | 0.155 | 0.000 |   8.233 |    3.779 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.453 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.637 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.876 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.279 |   0.701 |    5.155 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.212 |   0.914 |    5.367 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.230 |   1.144 |    5.597 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[50] | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.147 |    5.601 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[62] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[62] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.148
- Setup                         0.121
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.777
- Arrival Time                  8.227
= Slack Time                   -4.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.850 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.792 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.711 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.631 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.202 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.707 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.248 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.121 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.216 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.534 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.047 | 
     | \tx_crc/crcpkt1 /U3052             | S ^ -> Y v         | MUX2X1  | 0.167 | 0.729 |   8.227 |    3.777 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[62] | D v                | DFFSR   | 0.167 | 0.000 |   8.227 |    3.777 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.450 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.634 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.873 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.279 |   0.701 |    5.152 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.212 |   0.914 |    5.364 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.230 |   1.144 |    5.594 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[62] | CLK ^        | DFFSR   | 0.149 | 0.004 |   1.148 |    5.598 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[44] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[44] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.147
- Setup                         0.117
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.780
- Arrival Time                  8.230
= Slack Time                   -4.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.850 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.792 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.710 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.631 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.202 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.706 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.247 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.121 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.216 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.534 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.048 | 
     | \tx_crc/crcpkt1 /U3800             | S ^ -> Y v         | MUX2X1  | 0.148 | 0.733 |   8.230 |    3.780 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[44] | D v                | DFFSR   | 0.148 | 0.000 |   8.230 |    3.780 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.450 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.633 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.873 | 
     | FECTS_clks_clk___L3_I6             | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.279 |   0.702 |    5.152 | 
     | FECTS_clks_clk___L4_I30            | A ^ -> Y ^   | CLKBUF1 | 0.110 | 0.212 |   0.914 |    5.364 | 
     | FECTS_clks_clk___L5_I158           | A ^ -> Y ^   | CLKBUF1 | 0.149 | 0.230 |   1.144 |    5.594 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[44] | CLK ^        | DFFSR   | 0.149 | 0.003 |   1.147 |    5.597 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[3] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[3] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \m_r_dch.RID [0]                     (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.163
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.805
- Arrival Time                  8.253
= Slack Time                   -4.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                    |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.848 | 
     | axi_master/U431                   | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.790 | 
     | axi_master/U430                   | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.708 | 
     | axi_master/U429                   | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.629 | 
     | axi_master/U412                   | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.200 | 
     | axi_master/U400                   | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.704 | 
     | axi_master/U555                   | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.245 | 
     | axi_master/U554                   | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.119 | 
     | axi_master/U424                   | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.218 | 
     | \tx_crc/crcpkt1 /U459             | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.537 | 
     | \tx_crc/crcpkt1 /U1341            | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.050 | 
     | \tx_crc/crcpkt1 /U3285            | S ^ -> Y v         | MUX2X1  | 0.108 | 0.755 |   8.252 |    3.804 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[3] | D v                | DFFSR   | 0.108 | 0.000 |   8.253 |    3.805 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.448 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.631 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.871 | 
     | FECTS_clks_clk___L3_I5            | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.251 |   0.674 |    5.122 | 
     | FECTS_clks_clk___L4_I27           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.247 |   0.921 |    5.369 | 
     | FECTS_clks_clk___L5_I144          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.238 |   1.159 |    5.607 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[3] | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.163 |    5.611 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[4] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[4] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \m_r_dch.RID [0]                     (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.166
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.807
- Arrival Time                  8.254
= Slack Time                   -4.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                    |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.848 | 
     | axi_master/U431                   | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.789 | 
     | axi_master/U430                   | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.708 | 
     | axi_master/U429                   | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.628 | 
     | axi_master/U412                   | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.200 | 
     | axi_master/U400                   | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.704 | 
     | axi_master/U555                   | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.245 | 
     | axi_master/U554                   | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.118 | 
     | axi_master/U424                   | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.219 | 
     | \tx_crc/crcpkt1 /U459             | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.537 | 
     | \tx_crc/crcpkt1 /U1341            | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.050 | 
     | \tx_crc/crcpkt1 /U3806            | S ^ -> Y v         | MUX2X1  | 0.109 | 0.756 |   8.254 |    3.807 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[4] | D v                | DFFSR   | 0.109 | 0.000 |   8.254 |    3.807 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.448 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.631 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.871 | 
     | FECTS_clks_clk___L3_I5            | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.251 |   0.674 |    5.122 | 
     | FECTS_clks_clk___L4_I27           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.247 |   0.921 |    5.368 | 
     | FECTS_clks_clk___L5_I144          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.238 |   1.159 |    5.606 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[4] | CLK ^        | DFFSR   | 0.154 | 0.007 |   1.166 |    5.613 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[28] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[28] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.166
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.806
- Arrival Time                  8.252
= Slack Time                   -4.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.846 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.788 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.706 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.627 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.198 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.702 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.243 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.116 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.220 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.539 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.052 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.442 | 
     | \tx_crc/crcpkt1 /U349              | A v -> Y ^         | INVX8   | 0.181 | 0.203 |   8.090 |    3.645 | 
     | \tx_crc/crcpkt1 /U3071             | S ^ -> Y v         | MUX2X1  | 0.113 | 0.161 |   8.252 |    3.806 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[28] | D v                | DFFSR   | 0.113 | 0.000 |   8.252 |    3.806 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.446 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.629 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.869 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.251 |   0.674 |    5.120 | 
     | FECTS_clks_clk___L4_I27            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.247 |   0.921 |    5.367 | 
     | FECTS_clks_clk___L5_I144           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.238 |   1.159 |    5.605 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[28] | CLK ^        | DFFSR   | 0.154 | 0.007 |   1.166 |    5.612 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[1] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \m_r_dch.RID [0]                     (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.162
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.813
- Arrival Time                  8.255
= Slack Time                   -4.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                    |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.843 | 
     | axi_master/U431                   | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.784 | 
     | axi_master/U430                   | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.703 | 
     | axi_master/U429                   | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.624 | 
     | axi_master/U412                   | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.195 | 
     | axi_master/U400                   | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.699 | 
     | axi_master/U555                   | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.240 | 
     | axi_master/U554                   | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.113 | 
     | axi_master/U424                   | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.224 | 
     | \tx_crc/crcpkt1 /U459             | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.542 | 
     | \tx_crc/crcpkt1 /U1341            | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.055 | 
     | \tx_crc/crcpkt1 /U348             | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.445 | 
     | \tx_crc/crcpkt1 /U349             | A v -> Y ^         | INVX8   | 0.181 | 0.203 |   8.090 |    3.648 | 
     | \tx_crc/crcpkt1 /U3133            | S ^ -> Y v         | MUX2X1  | 0.065 | 0.165 |   8.255 |    3.812 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[1] | D v                | DFFSR   | 0.065 | 0.000 |   8.255 |    3.813 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.443 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.626 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.866 | 
     | FECTS_clks_clk___L3_I5            | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.251 |   0.674 |    5.117 | 
     | FECTS_clks_clk___L4_I27           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.247 |   0.921 |    5.364 | 
     | FECTS_clks_clk___L5_I144          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.238 |   1.159 |    5.602 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[1] | CLK ^        | DFFSR   | 0.154 | 0.003 |   1.162 |    5.605 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[7] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \m_r_dch.RID [0]                     (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.168
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  8.257
= Slack Time                   -4.439
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                    |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.839 | 
     | axi_master/U431                   | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.781 | 
     | axi_master/U430                   | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.699 | 
     | axi_master/U429                   | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.620 | 
     | axi_master/U412                   | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.191 | 
     | axi_master/U400                   | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.695 | 
     | axi_master/U555                   | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.236 | 
     | axi_master/U554                   | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.110 | 
     | axi_master/U424                   | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.227 | 
     | \tx_crc/crcpkt1 /U459             | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.546 | 
     | \tx_crc/crcpkt1 /U1341            | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.059 | 
     | \tx_crc/crcpkt1 /U348             | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.449 | 
     | \tx_crc/crcpkt1 /U349             | A v -> Y ^         | INVX8   | 0.181 | 0.203 |   8.090 |    3.651 | 
     | \tx_crc/crcpkt1 /U3080            | S ^ -> Y v         | MUX2X1  | 0.068 | 0.166 |   8.256 |    3.817 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[7] | D v                | DFFSR   | 0.068 | 0.000 |   8.257 |    3.818 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.439 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.622 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.862 | 
     | FECTS_clks_clk___L3_I5            | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.251 |   0.674 |    5.113 | 
     | FECTS_clks_clk___L4_I27           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.247 |   0.921 |    5.360 | 
     | FECTS_clks_clk___L5_I144          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.238 |   1.159 |    5.598 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[7] | CLK ^        | DFFSR   | 0.154 | 0.009 |   1.168 |    5.607 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[6] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \m_r_dch.RID [0]                     (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.169
- Setup                         0.101
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.817
- Arrival Time                  8.256
= Slack Time                   -4.438
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                    |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.838 | 
     | axi_master/U431                   | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.780 | 
     | axi_master/U430                   | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.699 | 
     | axi_master/U429                   | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.619 | 
     | axi_master/U412                   | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.190 | 
     | axi_master/U400                   | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.695 | 
     | axi_master/U555                   | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.236 | 
     | axi_master/U554                   | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.109 | 
     | axi_master/U424                   | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.228 | 
     | \tx_crc/crcpkt1 /U459             | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.546 | 
     | \tx_crc/crcpkt1 /U1341            | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.059 | 
     | \tx_crc/crcpkt1 /U348             | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.449 | 
     | \tx_crc/crcpkt1 /U349             | A v -> Y ^         | INVX8   | 0.181 | 0.203 |   8.090 |    3.652 | 
     | \tx_crc/crcpkt1 /U3135            | S ^ -> Y v         | MUX2X1  | 0.073 | 0.165 |   8.256 |    3.817 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[6] | D v                | DFFSR   | 0.073 | 0.000 |   8.256 |    3.817 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.438 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.622 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.861 | 
     | FECTS_clks_clk___L3_I5            | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.251 |   0.674 |    5.113 | 
     | FECTS_clks_clk___L4_I27           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.247 |   0.921 |    5.359 | 
     | FECTS_clks_clk___L5_I144          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.238 |   1.159 |    5.597 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[6] | CLK ^        | DFFSR   | 0.154 | 0.010 |   1.169 |    5.607 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[58] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[58] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.178
- Setup                         0.118
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.810
- Arrival Time                  8.246
= Slack Time                   -4.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.835 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.777 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.695 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.616 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.187 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.692 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.233 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.106 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.231 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.549 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.062 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.452 | 
     | \tx_crc/crcpkt1 /U349              | A v -> Y ^         | INVX8   | 0.181 | 0.203 |   8.090 |    3.655 | 
     | \tx_crc/crcpkt1 /U3199             | S ^ -> Y v         | MUX2X1  | 0.155 | 0.155 |   8.245 |    3.810 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[58] | D v                | DFFSR   | 0.155 | 0.000 |   8.246 |    3.810 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.435 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.618 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.858 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.116 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.372 | 
     | FECTS_clks_clk___L5_I203           | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.238 |   1.174 |    5.610 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[58] | CLK ^        | DFFSR   | 0.137 | 0.004 |   1.178 |    5.613 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[49] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[49] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.177
- Setup                         0.120
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.807
- Arrival Time                  8.241
= Slack Time                   -4.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.834 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.776 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.694 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.615 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.186 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.690 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.231 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.104 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.232 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.551 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.064 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.454 | 
     | \tx_crc/crcpkt1 /U349              | A v -> Y ^         | INVX8   | 0.181 | 0.203 |   8.090 |    3.657 | 
     | \tx_crc/crcpkt1 /U3909             | S ^ -> Y v         | MUX2X1  | 0.167 | 0.150 |   8.241 |    3.807 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[49] | D v                | DFFSR   | 0.167 | 0.000 |   8.241 |    3.807 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.434 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.617 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.857 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.114 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.370 | 
     | FECTS_clks_clk___L5_I203           | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.238 |   1.174 |    5.608 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[49] | CLK ^        | DFFSR   | 0.137 | 0.002 |   1.177 |    5.611 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[57] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[57] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.177
- Setup                         0.120
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.807
- Arrival Time                  8.240
= Slack Time                   -4.433
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.833 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.775 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.693 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.614 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.185 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.690 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.231 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.104 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.233 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.551 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.065 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.454 | 
     | \tx_crc/crcpkt1 /U350              | A v -> Y ^         | INVX8   | 0.176 | 0.198 |   8.086 |    3.652 | 
     | \tx_crc/crcpkt1 /U3205             | S ^ -> Y v         | MUX2X1  | 0.167 | 0.154 |   8.240 |    3.807 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[57] | D v                | DFFSR   | 0.167 | 0.000 |   8.240 |    3.807 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.433 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.616 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.856 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.114 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.370 | 
     | FECTS_clks_clk___L5_I203           | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.238 |   1.174 |    5.608 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[57] | CLK ^        | DFFSR   | 0.137 | 0.003 |   1.177 |    5.610 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[14] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[14] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.164
- Setup                         0.099
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.815
- Arrival Time                  8.239
= Slack Time                   -4.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.824 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.766 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.684 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.605 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.176 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.680 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.221 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.095 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.242 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.561 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.074 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.464 | 
     | \tx_crc/crcpkt1 /U350              | A v -> Y ^         | INVX8   | 0.176 | 0.198 |   8.086 |    3.662 | 
     | \tx_crc/crcpkt1 /U3077             | S ^ -> Y v         | MUX2X1  | 0.063 | 0.154 |   8.239 |    3.815 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[14] | D v                | DFFSR   | 0.063 | 0.000 |   8.239 |    3.815 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.424 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.607 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.847 | 
     | FECTS_clks_clk___L3_I5             | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.251 |   0.674 |    5.098 | 
     | FECTS_clks_clk___L4_I27            | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.247 |   0.921 |    5.345 | 
     | FECTS_clks_clk___L5_I144           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.238 |   1.159 |    5.583 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[14] | CLK ^        | DFFSR   | 0.154 | 0.006 |   1.165 |    5.589 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[47] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[47] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.180
- Setup                         0.116
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.815
- Arrival Time                  8.239
= Slack Time                   -4.424
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.824 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.766 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.684 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.605 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.176 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.680 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.221 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.095 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.242 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.561 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.074 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.464 | 
     | \tx_crc/crcpkt1 /U349              | A v -> Y ^         | INVX8   | 0.181 | 0.203 |   8.090 |    3.666 | 
     | \tx_crc/crcpkt1 /U3209             | S ^ -> Y v         | MUX2X1  | 0.145 | 0.148 |   8.238 |    3.814 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[47] | D v                | DFFSR   | 0.145 | 0.000 |   8.239 |    3.815 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.424 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.607 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.847 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.105 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.361 | 
     | FECTS_clks_clk___L5_I201           | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.241 |   1.177 |    5.601 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[47] | CLK ^        | DFFSR   | 0.140 | 0.003 |   1.180 |    5.604 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[48] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[48] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.185
- Setup                         0.118
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.817
- Arrival Time                  8.239
= Slack Time                   -4.422
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.822 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.764 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.682 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.603 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.174 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.679 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.220 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.093 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.244 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.562 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.076 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.465 | 
     | \tx_crc/crcpkt1 /U350              | A v -> Y ^         | INVX8   | 0.176 | 0.198 |   8.086 |    3.663 | 
     | \tx_crc/crcpkt1 /U3137             | S ^ -> Y v         | MUX2X1  | 0.157 | 0.153 |   8.239 |    3.816 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[48] | D v                | DFFSR   | 0.157 | 0.000 |   8.239 |    3.817 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.422 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.605 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.845 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.103 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.359 | 
     | FECTS_clks_clk___L5_I202           | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.246 |   1.182 |    5.604 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[48] | CLK ^        | DFFSR   | 0.142 | 0.003 |   1.185 |    5.607 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[5] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[5] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \m_r_dch.RID [0]                     (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.166
- Setup                         0.099
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.817
- Arrival Time                  8.239
= Slack Time                   -4.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                    |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.821 | 
     | axi_master/U431                   | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.763 | 
     | axi_master/U430                   | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.682 | 
     | axi_master/U429                   | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.602 | 
     | axi_master/U412                   | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.173 | 
     | axi_master/U400                   | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.678 | 
     | axi_master/U555                   | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.219 | 
     | axi_master/U554                   | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.092 | 
     | axi_master/U424                   | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.245 | 
     | \tx_crc/crcpkt1 /U459             | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.563 | 
     | \tx_crc/crcpkt1 /U1341            | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.076 | 
     | \tx_crc/crcpkt1 /U348             | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.466 | 
     | \tx_crc/crcpkt1 /U350             | A v -> Y ^         | INVX8   | 0.176 | 0.198 |   8.086 |    3.664 | 
     | \tx_crc/crcpkt1 /U3203            | S ^ -> Y v         | MUX2X1  | 0.062 | 0.153 |   8.239 |    3.817 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[5] | D v                | DFFSR   | 0.062 | 0.000 |   8.239 |    3.817 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.421 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.605 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.844 | 
     | FECTS_clks_clk___L3_I5            | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.251 |   0.674 |    5.095 | 
     | FECTS_clks_clk___L4_I27           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.247 |   0.921 |    5.342 | 
     | FECTS_clks_clk___L5_I144          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.238 |   1.159 |    5.580 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[5] | CLK ^        | DFFSR   | 0.154 | 0.007 |   1.166 |    5.588 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[54] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[54] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.186
- Setup                         0.122
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  8.235
= Slack Time                   -4.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.821 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.763 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.681 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.602 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.173 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.678 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.219 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.092 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.245 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.563 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.077 | 
     | \tx_crc/crcpkt1 /U3273             | S ^ -> Y v         | MUX2X1  | 0.170 | 0.737 |   8.235 |    3.814 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[54] | D v                | DFFSR   | 0.170 | 0.000 |   8.235 |    3.814 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.421 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.604 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.844 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.102 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.358 | 
     | FECTS_clks_clk___L5_I200           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.245 |   1.182 |    5.603 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[54] | CLK ^        | DFFSR   | 0.154 | 0.003 |   1.186 |    5.607 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[55] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[55] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.186
- Setup                         0.122
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.813
- Arrival Time                  8.234
= Slack Time                   -4.421
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.821 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.763 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.681 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.602 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.173 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.677 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.218 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.091 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.245 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.564 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.077 | 
     | \tx_crc/crcpkt1 /U3067             | S ^ -> Y v         | MUX2X1  | 0.173 | 0.736 |   8.234 |    3.813 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[55] | D v                | DFFSR   | 0.173 | 0.000 |   8.234 |    3.813 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.421 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.604 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.844 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.101 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.357 | 
     | FECTS_clks_clk___L5_I200           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.245 |   1.182 |    5.603 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[55] | CLK ^        | DFFSR   | 0.154 | 0.003 |   1.186 |    5.606 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[59] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[59] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.186
- Setup                         0.122
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  8.234
= Slack Time                   -4.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.820 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.762 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.681 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.601 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.172 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.677 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.218 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.091 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.246 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.564 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.077 | 
     | \tx_crc/crcpkt1 /U3557             | S ^ -> Y v         | MUX2X1  | 0.171 | 0.736 |   8.234 |    3.814 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[59] | D v                | DFFSR   | 0.171 | 0.000 |   8.234 |    3.814 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.421 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.604 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.844 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.101 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.357 | 
     | FECTS_clks_clk___L5_I200           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.245 |   1.182 |    5.603 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[59] | CLK ^        | DFFSR   | 0.154 | 0.003 |   1.186 |    5.606 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin64_d_reg[13] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin64_d_reg[13] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                       (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.178
- Setup                         0.106
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.822
- Arrival Time                  8.240
= Slack Time                   -4.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Instance               |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                     | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.818 | 
     | axi_master/U431                     | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.760 | 
     | axi_master/U430                     | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.679 | 
     | axi_master/U429                     | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.599 | 
     | axi_master/U412                     | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.170 | 
     | axi_master/U400                     | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.675 | 
     | axi_master/U555                     | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.216 | 
     | axi_master/U554                     | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.089 | 
     | axi_master/U424                     | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.248 | 
     | \tx_crc/crcpkt1 /U459               | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.566 | 
     | \tx_crc/crcpkt1 /U1341              | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.079 | 
     | \tx_crc/crcpkt1 /U348               | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.469 | 
     | \tx_crc/crcpkt1 /U350               | A v -> Y ^         | INVX8   | 0.176 | 0.198 |   8.086 |    3.667 | 
     | \tx_crc/crcpkt1 /U3554              | D ^ -> Y v         | AOI22X1 | 0.098 | 0.085 |   8.171 |    3.752 | 
     | \tx_crc/crcpkt1 /U3555              | B v -> Y ^         | NAND2X1 | 0.098 | 0.070 |   8.240 |    3.822 | 
     | \tx_crc/crcpkt1 /\crcin64_d_reg[13] | D ^                | DFFSR   | 0.098 | 0.000 |   8.240 |    3.822 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.418 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.602 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.841 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.099 | 
     | FECTS_clks_clk___L4_I39             | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.355 | 
     | FECTS_clks_clk___L5_I203            | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.238 |   1.174 |    5.593 | 
     | \tx_crc/crcpkt1 /\crcin64_d_reg[13] | CLK ^        | DFFSR   | 0.137 | 0.004 |   1.178 |    5.596 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[63] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[63] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.187
- Setup                         0.121
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  8.233
= Slack Time                   -4.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.817 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.759 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.678 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.598 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.169 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.674 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.215 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.088 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.249 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.567 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.080 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.470 | 
     | \tx_crc/crcpkt1 /U349              | A v -> Y ^         | INVX8   | 0.181 | 0.203 |   8.090 |    3.673 | 
     | \tx_crc/crcpkt1 /U3954             | S ^ -> Y v         | MUX2X1  | 0.167 | 0.143 |   8.233 |    3.816 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[63] | D v                | DFFSR   | 0.167 | 0.000 |   8.233 |    3.816 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.418 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.601 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.841 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.098 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.354 | 
     | FECTS_clks_clk___L5_I200           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.245 |   1.182 |    5.600 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[63] | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.187 |    5.604 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[53] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[53] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.189
- Setup                         0.117
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.823
- Arrival Time                  8.237
= Slack Time                   -4.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.814 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.756 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.675 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.595 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.166 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.671 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.212 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.085 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.252 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.570 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.083 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.473 | 
     | \tx_crc/crcpkt1 /U350              | A v -> Y ^         | INVX8   | 0.176 | 0.198 |   8.086 |    3.671 | 
     | \tx_crc/crcpkt1 /U3057             | S ^ -> Y v         | MUX2X1  | 0.149 | 0.151 |   8.237 |    3.822 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[53] | D v                | DFFSR   | 0.149 | 0.000 |   8.237 |    3.823 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.414 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.598 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.837 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.095 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.351 | 
     | FECTS_clks_clk___L5_I204           | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.249 |   1.186 |    5.600 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[53] | CLK ^        | DFFSR   | 0.145 | 0.004 |   1.189 |    5.604 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin64_d_reg[0] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin64_d_reg[0] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.177
- Setup                         0.105
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.822
- Arrival Time                  8.235
= Slack Time                   -4.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.813 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.755 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.673 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.594 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.165 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.669 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.210 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.084 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.253 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.572 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.085 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.475 | 
     | \tx_crc/crcpkt1 /U349              | A v -> Y ^         | INVX8   | 0.181 | 0.203 |   8.090 |    3.677 | 
     | \tx_crc/crcpkt1 /U3126             | C ^ -> Y v         | AOI22X1 | 0.101 | 0.078 |   8.169 |    3.756 | 
     | \tx_crc/crcpkt1 /U3127             | B v -> Y ^         | NAND2X1 | 0.095 | 0.066 |   8.235 |    3.822 | 
     | \tx_crc/crcpkt1 /\crcin64_d_reg[0] | D ^                | DFFSR   | 0.095 | 0.000 |   8.235 |    3.822 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.413 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.596 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.836 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.094 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.350 | 
     | FECTS_clks_clk___L5_I203           | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.238 |   1.174 |    5.587 | 
     | \tx_crc/crcpkt1 /\crcin64_d_reg[0] | CLK ^        | DFFSR   | 0.137 | 0.003 |   1.177 |    5.590 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[42] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[42] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.187
- Setup                         0.116
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.821
- Arrival Time                  8.233
= Slack Time                   -4.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.812 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.754 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.672 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.593 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.164 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.669 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.210 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.083 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.254 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.572 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.086 | 
     | \tx_crc/crcpkt1 /U3048             | S ^ -> Y v         | MUX2X1  | 0.142 | 0.735 |   8.233 |    3.821 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[42] | D v                | DFFSR   | 0.142 | 0.000 |   8.233 |    3.821 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.412 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.595 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.835 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.093 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.349 | 
     | FECTS_clks_clk___L5_I200           | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.245 |   1.182 |    5.594 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[42] | CLK ^        | DFFSR   | 0.154 | 0.004 |   1.187 |    5.599 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[32] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[32] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.188
- Setup                         0.112
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.826
- Arrival Time                  8.237
= Slack Time                   -4.411
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.811 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.753 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.671 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.592 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.163 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.667 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.208 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.081 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.255 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.574 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.087 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.477 | 
     | \tx_crc/crcpkt1 /U350              | A v -> Y ^         | INVX8   | 0.176 | 0.198 |   8.086 |    3.675 | 
     | \tx_crc/crcpkt1 /U3082             | S ^ -> Y v         | MUX2X1  | 0.126 | 0.152 |   8.237 |    3.826 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[32] | D v                | DFFSR   | 0.126 | 0.000 |   8.237 |    3.826 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.411 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.594 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.834 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.091 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.347 | 
     | FECTS_clks_clk___L5_I204           | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.249 |   1.186 |    5.596 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[32] | CLK ^        | DFFSR   | 0.145 | 0.003 |   1.188 |    5.599 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[0] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[0] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \m_r_dch.RID [0]                     (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.166
- Setup                         0.100
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  8.226
= Slack Time                   -4.410
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                    |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.810 | 
     | axi_master/U431                   | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.751 | 
     | axi_master/U430                   | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.670 | 
     | axi_master/U429                   | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.591 | 
     | axi_master/U412                   | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.162 | 
     | axi_master/U400                   | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.666 | 
     | axi_master/U555                   | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.207 | 
     | axi_master/U554                   | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.080 | 
     | axi_master/U424                   | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.257 | 
     | \tx_crc/crcpkt1 /U459             | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.575 | 
     | \tx_crc/crcpkt1 /U1341            | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.088 | 
     | \tx_crc/crcpkt1 /U334             | A ^ -> Y v         | INVX8   | 0.529 | 0.368 |   7.866 |    3.456 | 
     | \tx_crc/crcpkt1 /U336             | A v -> Y ^         | INVX8   | 0.176 | 0.197 |   8.063 |    3.654 | 
     | \tx_crc/crcpkt1 /U3871            | S ^ -> Y v         | MUX2X1  | 0.066 | 0.163 |   8.226 |    3.816 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[0] | D v                | DFFSR   | 0.066 | 0.000 |   8.226 |    3.816 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.410 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.593 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.833 | 
     | FECTS_clks_clk___L3_I5            | A ^ -> Y ^   | CLKBUF1 | 0.193 | 0.251 |   0.674 |    5.084 | 
     | FECTS_clks_clk___L4_I27           | A ^ -> Y ^   | CLKBUF1 | 0.176 | 0.247 |   0.921 |    5.331 | 
     | FECTS_clks_clk___L5_I144          | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.238 |   1.159 |    5.569 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[0] | CLK ^        | DFFSR   | 0.154 | 0.007 |   1.166 |    5.576 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[19] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[19] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.203
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.844
- Arrival Time                  8.252
= Slack Time                   -4.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.808 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.750 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.668 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.589 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.160 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.664 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.205 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.079 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.258 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.577 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.090 | 
     | \tx_crc/crcpkt1 /U3282             | S ^ -> Y v         | MUX2X1  | 0.109 | 0.754 |   8.252 |    3.844 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[19] | D v                | DFFSR   | 0.109 | 0.000 |   8.252 |    3.844 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.408 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.591 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.831 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.089 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.362 | 
     | FECTS_clks_clk___L5_I195           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.243 |   1.197 |    5.605 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[19] | CLK ^        | DFFSR   | 0.151 | 0.006 |   1.203 |    5.611 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[8] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[8] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \m_r_dch.RID [0]                     (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.203
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.844
- Arrival Time                  8.251
= Slack Time                   -4.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                    |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.807 | 
     | axi_master/U431                   | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.749 | 
     | axi_master/U430                   | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.668 | 
     | axi_master/U429                   | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.588 | 
     | axi_master/U412                   | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.159 | 
     | axi_master/U400                   | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.664 | 
     | axi_master/U555                   | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.205 | 
     | axi_master/U554                   | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.078 | 
     | axi_master/U424                   | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.259 | 
     | \tx_crc/crcpkt1 /U459             | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.577 | 
     | \tx_crc/crcpkt1 /U1341            | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.090 | 
     | \tx_crc/crcpkt1 /U3505            | S ^ -> Y v         | MUX2X1  | 0.109 | 0.753 |   8.251 |    3.844 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[8] | D v                | DFFSR   | 0.109 | 0.000 |   8.251 |    3.844 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.407 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.591 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.830 | 
     | FECTS_clks_clk___L3_I7            | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.088 | 
     | FECTS_clks_clk___L4_I38           | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.361 | 
     | FECTS_clks_clk___L5_I195          | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.243 |   1.197 |    5.604 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[8] | CLK ^        | DFFSR   | 0.151 | 0.006 |   1.203 |    5.610 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[15] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[15] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.203
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.845
- Arrival Time                  8.251
= Slack Time                   -4.406
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.806 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.748 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.667 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.587 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.158 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.663 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.204 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.077 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.260 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.578 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.091 | 
     | \tx_crc/crcpkt1 /U3502             | S ^ -> Y v         | MUX2X1  | 0.109 | 0.753 |   8.251 |    3.844 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[15] | D v                | DFFSR   | 0.109 | 0.000 |   8.251 |    3.845 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.406 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.590 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.829 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.087 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.360 | 
     | FECTS_clks_clk___L5_I195           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.243 |   1.197 |    5.603 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[15] | CLK ^        | DFFSR   | 0.151 | 0.007 |   1.203 |    5.610 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin64_d_reg[2] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin64_d_reg[2] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.178
- Setup                         0.106
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.821
- Arrival Time                  8.225
= Slack Time                   -4.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.804 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.746 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.665 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.585 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.156 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.661 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.202 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.075 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.262 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.580 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.093 | 
     | \tx_crc/crcpkt1 /U334              | A ^ -> Y v         | INVX8   | 0.529 | 0.368 |   7.866 |    3.462 | 
     | \tx_crc/crcpkt1 /U335              | A v -> Y ^         | INVX8   | 0.176 | 0.200 |   8.066 |    3.662 | 
     | \tx_crc/crcpkt1 /U3779             | C ^ -> Y v         | AOI22X1 | 0.104 | 0.083 |   8.149 |    3.745 | 
     | \tx_crc/crcpkt1 /U3780             | B v -> Y ^         | NAND2X1 | 0.102 | 0.076 |   8.225 |    3.821 | 
     | \tx_crc/crcpkt1 /\crcin64_d_reg[2] | D ^                | DFFSR   | 0.102 | 0.000 |   8.225 |    3.821 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.404 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.588 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.827 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.085 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.341 | 
     | FECTS_clks_clk___L5_I203           | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.238 |   1.174 |    5.579 | 
     | \tx_crc/crcpkt1 /\crcin64_d_reg[2] | CLK ^        | DFFSR   | 0.137 | 0.003 |   1.177 |    5.582 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[10] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[10] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.206
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.847
- Arrival Time                  8.251
= Slack Time                   -4.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.804 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.746 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.665 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.585 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.156 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.661 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.202 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.075 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.262 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.580 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.093 | 
     | \tx_crc/crcpkt1 /U3074             | S ^ -> Y v         | MUX2X1  | 0.108 | 0.753 |   8.251 |    3.847 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[10] | D v                | DFFSR   | 0.108 | 0.000 |   8.251 |    3.847 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.404 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.588 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.827 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.085 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.358 | 
     | FECTS_clks_clk___L5_I194           | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.247 |   1.201 |    5.605 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[10] | CLK ^        | DFFSR   | 0.152 | 0.005 |   1.206 |    5.610 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[20] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[20] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.203
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.845
- Arrival Time                  8.248
= Slack Time                   -4.404
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.804 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.745 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.664 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.585 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.156 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.660 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.201 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.074 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.263 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.581 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.094 | 
     | \tx_crc/crcpkt1 /U3866             | S ^ -> Y v         | MUX2X1  | 0.108 | 0.751 |   8.248 |    3.845 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[20] | D v                | DFFSR   | 0.108 | 0.000 |   8.248 |    3.845 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.404 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.587 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.827 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.084 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.357 | 
     | FECTS_clks_clk___L5_I195           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.243 |   1.197 |    5.601 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[20] | CLK ^        | DFFSR   | 0.151 | 0.007 |   1.203 |    5.607 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[12] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[12] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.206
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.848
- Arrival Time                  8.250
= Slack Time                   -4.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.802 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.744 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.662 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.583 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.154 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.659 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.200 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.073 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.264 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.582 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.095 | 
     | \tx_crc/crcpkt1 /U3803             | S ^ -> Y v         | MUX2X1  | 0.105 | 0.752 |   8.250 |    3.848 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[12] | D v                | DFFSR   | 0.105 | 0.000 |   8.250 |    3.848 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.402 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.585 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.825 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.083 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.356 | 
     | FECTS_clks_clk___L5_I194           | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.247 |   1.201 |    5.603 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[12] | CLK ^        | DFFSR   | 0.152 | 0.005 |   1.206 |    5.608 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[17] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[17] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.204
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.845
- Arrival Time                  8.246
= Slack Time                   -4.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.801 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.743 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.662 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.582 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.153 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.658 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.199 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.072 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.265 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.583 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.096 | 
     | \tx_crc/crcpkt1 /U3491             | S ^ -> Y v         | MUX2X1  | 0.109 | 0.748 |   8.246 |    3.845 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[17] | D v                | DFFSR   | 0.109 | 0.000 |   8.246 |    3.845 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.401 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.585 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.824 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.082 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.355 | 
     | FECTS_clks_clk___L5_I195           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.243 |   1.197 |    5.598 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[17] | CLK ^        | DFFSR   | 0.151 | 0.007 |   1.204 |    5.605 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[31] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[31] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.204
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.845
- Arrival Time                  8.246
= Slack Time                   -4.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.801 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.743 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.662 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.582 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.153 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.658 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.199 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.072 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.265 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.583 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.096 | 
     | \tx_crc/crcpkt1 /U3027             | S ^ -> Y v         | MUX2X1  | 0.108 | 0.748 |   8.246 |    3.845 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[31] | D v                | DFFSR   | 0.108 | 0.000 |   8.246 |    3.845 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.401 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.585 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.824 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.082 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.355 | 
     | FECTS_clks_clk___L5_I195           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.243 |   1.197 |    5.598 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[31] | CLK ^        | DFFSR   | 0.151 | 0.007 |   1.204 |    5.605 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[52] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[52] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.180
- Setup                         0.117
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.812
- Arrival Time                  8.213
= Slack Time                   -4.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.800 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.742 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.661 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.581 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.152 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.657 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.198 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.071 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.266 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.584 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.097 | 
     | \tx_crc/crcpkt1 /U334              | A ^ -> Y v         | INVX8   | 0.529 | 0.368 |   7.866 |    3.466 | 
     | \tx_crc/crcpkt1 /U336              | A v -> Y ^         | INVX8   | 0.176 | 0.197 |   8.063 |    3.663 | 
     | \tx_crc/crcpkt1 /U3042             | S ^ -> Y v         | MUX2X1  | 0.153 | 0.149 |   8.213 |    3.812 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[52] | D v                | DFFSR   | 0.153 | 0.000 |   8.213 |    3.812 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.400 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.584 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.823 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.081 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.337 | 
     | FECTS_clks_clk___L5_I201           | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.241 |   1.177 |    5.578 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[52] | CLK ^        | DFFSR   | 0.140 | 0.002 |   1.180 |    5.580 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[21] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[21] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.201
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.843
- Arrival Time                  8.243
= Slack Time                   -4.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.800 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.742 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.660 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.581 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.152 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.656 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.197 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.070 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.266 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.585 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.098 | 
     | \tx_crc/crcpkt1 /U3932             | S ^ -> Y v         | MUX2X1  | 0.107 | 0.745 |   8.243 |    3.843 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[21] | D v                | DFFSR   | 0.107 | 0.000 |   8.243 |    3.843 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.400 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.583 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.823 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.081 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.354 | 
     | FECTS_clks_clk___L5_I195           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.243 |   1.197 |    5.597 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[21] | CLK ^        | DFFSR   | 0.151 | 0.004 |   1.201 |    5.601 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[22] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[22] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.204
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.846
- Arrival Time                  8.245
= Slack Time                   -4.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.799 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.741 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.660 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.580 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.151 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.656 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.197 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.070 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.267 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.585 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.098 | 
     | \tx_crc/crcpkt1 /U3030             | S ^ -> Y v         | MUX2X1  | 0.105 | 0.748 |   8.245 |    3.846 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[22] | D v                | DFFSR   | 0.105 | 0.000 |   8.245 |    3.846 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.399 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.583 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.822 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.080 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.353 | 
     | FECTS_clks_clk___L5_I195           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.243 |   1.197 |    5.596 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[22] | CLK ^        | DFFSR   | 0.151 | 0.007 |   1.204 |    5.603 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[46] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[46] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.180
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.816
- Arrival Time                  8.213
= Slack Time                   -4.397
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.797 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.739 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.657 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.578 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.149 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.653 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.194 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.067 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.269 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.588 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.101 | 
     | \tx_crc/crcpkt1 /U334              | A ^ -> Y v         | INVX8   | 0.529 | 0.368 |   7.866 |    3.469 | 
     | \tx_crc/crcpkt1 /U336              | A v -> Y ^         | INVX8   | 0.176 | 0.197 |   8.063 |    3.667 | 
     | \tx_crc/crcpkt1 /U3786             | S ^ -> Y v         | MUX2X1  | 0.139 | 0.149 |   8.213 |    3.816 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[46] | D v                | DFFSR   | 0.139 | 0.000 |   8.213 |    3.816 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.397 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.580 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.820 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.078 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.334 | 
     | FECTS_clks_clk___L5_I201           | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.241 |   1.177 |    5.574 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[46] | CLK ^        | DFFSR   | 0.140 | 0.003 |   1.180 |    5.577 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[25] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[25] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.205
- Setup                         0.109
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.845
- Arrival Time                  8.240
= Slack Time                   -4.395
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.795 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.737 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.655 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.576 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.147 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.651 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.192 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.065 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.271 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.590 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.103 | 
     | \tx_crc/crcpkt1 /U348              | A ^ -> Y v         | INVX8   | 0.544 | 0.390 |   7.888 |    3.493 | 
     | \tx_crc/crcpkt1 /U350              | A v -> Y ^         | INVX8   | 0.176 | 0.198 |   8.086 |    3.691 | 
     | \tx_crc/crcpkt1 /U3271             | S ^ -> Y v         | MUX2X1  | 0.112 | 0.154 |   8.240 |    3.845 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[25] | D v                | DFFSR   | 0.112 | 0.000 |   8.240 |    3.845 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.395 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.578 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.818 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.075 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.348 | 
     | FECTS_clks_clk___L5_I194           | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.247 |   1.201 |    5.596 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[25] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.205 |    5.599 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[11] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[11] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.851
- Arrival Time                  8.245
= Slack Time                   -4.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.794 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.736 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.655 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.575 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.146 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.651 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.192 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.065 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.272 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.590 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.103 | 
     | \tx_crc/crcpkt1 /U3808             | S ^ -> Y v         | MUX2X1  | 0.106 | 0.747 |   8.245 |    3.850 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[11] | D v                | DFFSR   | 0.106 | 0.000 |   8.245 |    3.851 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.394 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.578 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.817 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.075 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.348 | 
     | FECTS_clks_clk___L5_I197           | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.251 |   1.205 |    5.599 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[11] | CLK ^        | DFFSR   | 0.153 | 0.004 |   1.209 |    5.603 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[45] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[45] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.178
- Setup                         0.114
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.814
- Arrival Time                  8.208
= Slack Time                   -4.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.794 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.736 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.655 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.575 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.146 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.651 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.192 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.065 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.272 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.590 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.103 | 
     | \tx_crc/crcpkt1 /U3511             | S ^ -> Y v         | MUX2X1  | 0.139 | 0.710 |   8.208 |    3.814 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[45] | D v                | DFFSR   | 0.139 | 0.000 |   8.208 |    3.814 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.394 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.578 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.817 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.075 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.331 | 
     | FECTS_clks_clk___L5_I203           | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.238 |   1.174 |    5.569 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[45] | CLK ^        | DFFSR   | 0.137 | 0.004 |   1.178 |    5.572 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin64_d_reg[27] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin64_d_reg[27] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                       (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.178
- Setup                         0.106
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.822
- Arrival Time                  8.217
= Slack Time                   -4.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Instance               |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                     | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.794 | 
     | axi_master/U431                     | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.736 | 
     | axi_master/U430                     | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.655 | 
     | axi_master/U429                     | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.575 | 
     | axi_master/U412                     | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.146 | 
     | axi_master/U400                     | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.651 | 
     | axi_master/U555                     | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.192 | 
     | axi_master/U554                     | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.065 | 
     | axi_master/U424                     | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.272 | 
     | \tx_crc/crcpkt1 /U459               | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.590 | 
     | \tx_crc/crcpkt1 /U1341              | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.103 | 
     | \tx_crc/crcpkt1 /U334               | A ^ -> Y v         | INVX8   | 0.529 | 0.368 |   7.866 |    3.472 | 
     | \tx_crc/crcpkt1 /U336               | A v -> Y ^         | INVX8   | 0.176 | 0.197 |   8.063 |    3.669 | 
     | \tx_crc/crcpkt1 /U3558              | D ^ -> Y v         | AOI22X1 | 0.101 | 0.083 |   8.146 |    3.752 | 
     | \tx_crc/crcpkt1 /U3559              | B v -> Y ^         | NAND2X1 | 0.098 | 0.070 |   8.216 |    3.822 | 
     | \tx_crc/crcpkt1 /\crcin64_d_reg[27] | D ^                | DFFSR   | 0.098 | 0.000 |   8.217 |    3.822 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.394 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.578 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.817 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.075 | 
     | FECTS_clks_clk___L4_I39             | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.331 | 
     | FECTS_clks_clk___L5_I203            | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.238 |   1.174 |    5.569 | 
     | \tx_crc/crcpkt1 /\crcin64_d_reg[27] | CLK ^        | DFFSR   | 0.137 | 0.004 |   1.178 |    5.572 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[37] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[37] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.178
- Setup                         0.111
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.818
- Arrival Time                  8.212
= Slack Time                   -4.394
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.794 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.736 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.654 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.575 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.146 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.651 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.192 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.065 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.272 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.590 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.104 | 
     | \tx_crc/crcpkt1 /U3493             | S ^ -> Y v         | MUX2X1  | 0.122 | 0.714 |   8.211 |    3.817 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[37] | D v                | DFFSR   | 0.122 | 0.000 |   8.212 |    3.818 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.394 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.577 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.817 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.075 | 
     | FECTS_clks_clk___L4_I39            | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.331 | 
     | FECTS_clks_clk___L5_I203           | A ^ -> Y ^   | CLKBUF1 | 0.137 | 0.238 |   1.174 |    5.569 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[37] | CLK ^        | DFFSR   | 0.137 | 0.004 |   1.178 |    5.572 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[9] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[9] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: \m_r_dch.RID [0]                     (v) triggered by  leading edge 
of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.205
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.847
- Arrival Time                  8.240
= Slack Time                   -4.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |             Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |                    |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                   | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.793 | 
     | axi_master/U431                   | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.735 | 
     | axi_master/U430                   | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.654 | 
     | axi_master/U429                   | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.574 | 
     | axi_master/U412                   | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.145 | 
     | axi_master/U400                   | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.650 | 
     | axi_master/U555                   | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.191 | 
     | axi_master/U554                   | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.329 |   -0.064 | 
     | axi_master/U424                   | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.273 | 
     | \tx_crc/crcpkt1 /U459             | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.591 | 
     | \tx_crc/crcpkt1 /U1341            | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.104 | 
     | \tx_crc/crcpkt1 /U3575            | S ^ -> Y v         | MUX2X1  | 0.105 | 0.743 |   8.240 |    3.847 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[9] | D v                | DFFSR   | 0.105 | 0.000 |   8.240 |    3.847 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                   |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.393 | 
     | FECTS_clks_clk___L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.577 | 
     | FECTS_clks_clk___L2_I1            | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.816 | 
     | FECTS_clks_clk___L3_I7            | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.074 | 
     | FECTS_clks_clk___L4_I38           | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.347 | 
     | FECTS_clks_clk___L5_I194          | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.247 |   1.201 |    5.594 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[9] | CLK ^        | DFFSR   | 0.152 | 0.004 |   1.205 |    5.598 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[23] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[23] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.209
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.851
- Arrival Time                  8.244
= Slack Time                   -4.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.793 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.735 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.654 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.574 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.145 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.650 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.191 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.064 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.273 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.591 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.104 | 
     | \tx_crc/crcpkt1 /U3776             | S ^ -> Y v         | MUX2X1  | 0.104 | 0.746 |   8.244 |    3.851 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[23] | D v                | DFFSR   | 0.104 | 0.000 |   8.244 |    3.851 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.393 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.577 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.816 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.074 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.347 | 
     | FECTS_clks_clk___L5_I197           | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.251 |   1.205 |    5.598 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[23] | CLK ^        | DFFSR   | 0.153 | 0.004 |   1.209 |    5.602 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\crcin64_d_reg[30] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\crcin64_d_reg[30] /D (^) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                       (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.181
- Setup                         0.106
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.825
- Arrival Time                  8.218
= Slack Time                   -4.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |              Instance               |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                    |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                     | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.793 | 
     | axi_master/U431                     | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.734 | 
     | axi_master/U430                     | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.653 | 
     | axi_master/U429                     | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.574 | 
     | axi_master/U412                     | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.145 | 
     | axi_master/U400                     | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.649 | 
     | axi_master/U555                     | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.190 | 
     | axi_master/U554                     | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.063 | 
     | axi_master/U424                     | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.274 | 
     | \tx_crc/crcpkt1 /U459               | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.592 | 
     | \tx_crc/crcpkt1 /U1341              | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.105 | 
     | \tx_crc/crcpkt1 /U334               | A ^ -> Y v         | INVX8   | 0.529 | 0.368 |   7.866 |    3.473 | 
     | \tx_crc/crcpkt1 /U335               | A v -> Y ^         | INVX8   | 0.176 | 0.200 |   8.066 |    3.674 | 
     | \tx_crc/crcpkt1 /U3053              | D ^ -> Y v         | AOI22X1 | 0.097 | 0.081 |   8.147 |    3.755 | 
     | \tx_crc/crcpkt1 /U3054              | B v -> Y ^         | NAND2X1 | 0.099 | 0.070 |   8.217 |    3.825 | 
     | \tx_crc/crcpkt1 /\crcin64_d_reg[30] | D ^                | DFFSR   | 0.099 | 0.000 |   8.218 |    3.825 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                     | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.393 | 
     | FECTS_clks_clk___L1_I0              | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.576 | 
     | FECTS_clks_clk___L2_I1              | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.816 | 
     | FECTS_clks_clk___L3_I7              | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.073 | 
     | FECTS_clks_clk___L4_I39             | A ^ -> Y ^   | CLKBUF1 | 0.190 | 0.256 |   0.937 |    5.329 | 
     | FECTS_clks_clk___L5_I201            | A ^ -> Y ^   | CLKBUF1 | 0.140 | 0.241 |   1.177 |    5.570 | 
     | \tx_crc/crcpkt1 /\crcin64_d_reg[30] | CLK ^        | DFFSR   | 0.140 | 0.004 |   1.181 |    5.573 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_crc/crcpkt1 /\data64_d_reg[24] /CLK 
Endpoint:   \tx_crc/crcpkt1 /\data64_d_reg[24] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                      (v) triggered by  leading 
edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.204
- Setup                         0.108
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 3.846
- Arrival Time                  8.237
= Slack Time                   -4.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Instance              |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                    |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                    | \m_r_dch.RID [0] v |         | 0.000 |       |   0.600 |   -3.791 | 
     | axi_master/U431                    | B v -> Y ^         | NAND2X1 | 0.084 | 0.058 |   0.658 |   -3.733 | 
     | axi_master/U430                    | C ^ -> Y v         | NOR3X1  | 0.084 | 0.081 |   0.740 |   -3.652 | 
     | axi_master/U429                    | C v -> Y ^         | NAND3X1 | 0.086 | 0.079 |   0.819 |   -3.572 | 
     | axi_master/U412                    | A ^ -> Y ^         | OR2X2   | 0.592 | 0.429 |   1.248 |   -3.143 | 
     | axi_master/U400                    | A ^ -> Y v         | INVX1   | 2.422 | 2.496 |   3.744 |   -0.648 | 
     | axi_master/U555                    | B v -> Y ^         | NAND2X1 | 0.285 | 0.459 |   4.203 |   -0.189 | 
     | axi_master/U554                    | C ^ -> Y v         | OAI21X1 | 0.169 | 0.127 |   4.330 |   -0.062 | 
     | axi_master/U424                    | B v -> Y ^         | NOR2X1  | 0.401 | 0.337 |   4.666 |    0.275 | 
     | \tx_crc/crcpkt1 /U459              | B ^ -> Y v         | NAND2X1 | 0.294 | 0.318 |   4.985 |    0.593 | 
     | \tx_crc/crcpkt1 /U1341             | B v -> Y ^         | OAI21X1 | 3.598 | 2.513 |   7.498 |    3.106 | 
     | \tx_crc/crcpkt1 /U3784             | S ^ -> Y v         | MUX2X1  | 0.107 | 0.740 |   8.237 |    3.846 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[24] | D v                | DFFSR   | 0.107 | 0.000 |   8.237 |    3.846 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |              |         |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |    4.391 | 
     | FECTS_clks_clk___L1_I0             | A ^ -> Y ^   | CLKBUF1 | 0.123 | 0.183 |   0.183 |    4.575 | 
     | FECTS_clks_clk___L2_I1             | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.240 |   0.423 |    4.814 | 
     | FECTS_clks_clk___L3_I7             | A ^ -> Y ^   | CLKBUF1 | 0.201 | 0.258 |   0.681 |    5.072 | 
     | FECTS_clks_clk___L4_I38            | A ^ -> Y ^   | CLKBUF1 | 0.203 | 0.273 |   0.954 |    5.345 | 
     | FECTS_clks_clk___L5_I195           | A ^ -> Y ^   | CLKBUF1 | 0.151 | 0.243 |   1.197 |    5.588 | 
     | \tx_crc/crcpkt1 /\data64_d_reg[24] | CLK ^        | DFFSR   | 0.151 | 0.007 |   1.204 |    5.596 | 
     +--------------------------------------------------------------------------------------------------+ 

