{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583865590892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583865590894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 10 12:39:50 2020 " "Processing started: Tue Mar 10 12:39:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583865590894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1583865590894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1583865590894 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1583865590929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1583865591020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1583865591020 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1583865591063 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1583865591063 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "The Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1583865591309 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.SDC " "Synopsys Design Constraints File file not found: 'top.SDC'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1583865591317 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1583865591317 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDivider:U0\|clock_out clockDivider:U0\|clock_out " "create_clock -period 1.000 -name clockDivider:U0\|clock_out clockDivider:U0\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583865591318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ADC_CLK_10 ADC_CLK_10 " "create_clock -period 1.000 -name ADC_CLK_10 ADC_CLK_10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583865591318 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter:C0\|c10\[0\] counter:C0\|c10\[0\] " "create_clock -period 1.000 -name counter:C0\|c10\[0\] counter:C0\|c10\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1583865591318 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583865591318 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add0~1  from: datab  to: combout " "Cell: Cal0\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add0~2  from: datad  to: combout " "Cell: Cal0\|Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~0  from: dataa  to: combout " "Cell: Cal0\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~10  from: cin  to: combout " "Cell: Cal0\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~10  from: dataa  to: combout " "Cell: Cal0\|Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~2  from: cin  to: combout " "Cell: Cal0\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~4  from: cin  to: combout " "Cell: Cal0\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~4  from: dataa  to: combout " "Cell: Cal0\|Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~6  from: cin  to: combout " "Cell: Cal0\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~6  from: dataa  to: combout " "Cell: Cal0\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~8  from: cin  to: combout " "Cell: Cal0\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~8  from: dataa  to: cout " "Cell: Cal0\|Add1~8  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591319 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583865591319 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1583865591320 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583865591320 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1583865591321 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1583865591325 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1583865591329 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583865591330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.580 " "Worst-case setup slack is -10.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.580            -110.609 counter:C0\|c10\[0\]  " "  -10.580            -110.609 counter:C0\|c10\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.528             -85.018 ADC_CLK_10  " "   -4.528             -85.018 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.899             -31.756 clockDivider:U0\|clock_out  " "   -3.899             -31.756 clockDivider:U0\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583865591331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.240 " "Worst-case hold slack is -2.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.240              -3.101 counter:C0\|c10\[0\]  " "   -2.240              -3.101 counter:C0\|c10\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 clockDivider:U0\|clock_out  " "    0.362               0.000 clockDivider:U0\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.635               0.000 ADC_CLK_10  " "    0.635               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583865591333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583865591333 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583865591334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 ADC_CLK_10  " "   -3.000             -36.672 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.644            -107.816 counter:C0\|c10\[0\]  " "   -1.644            -107.816 counter:C0\|c10\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -19.642 clockDivider:U0\|clock_out  " "   -1.403             -19.642 clockDivider:U0\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583865591334 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583865591345 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1583865591367 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1583865591867 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add0~1  from: datab  to: combout " "Cell: Cal0\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add0~2  from: datad  to: combout " "Cell: Cal0\|Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~0  from: dataa  to: combout " "Cell: Cal0\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~10  from: cin  to: combout " "Cell: Cal0\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~10  from: dataa  to: combout " "Cell: Cal0\|Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~2  from: cin  to: combout " "Cell: Cal0\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~4  from: cin  to: combout " "Cell: Cal0\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~4  from: dataa  to: combout " "Cell: Cal0\|Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~6  from: cin  to: combout " "Cell: Cal0\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~6  from: dataa  to: combout " "Cell: Cal0\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~8  from: cin  to: combout " "Cell: Cal0\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~8  from: dataa  to: cout " "Cell: Cal0\|Add1~8  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865591928 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583865591928 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583865591928 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583865591933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.770 " "Worst-case setup slack is -9.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.770            -102.213 counter:C0\|c10\[0\]  " "   -9.770            -102.213 counter:C0\|c10\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.115             -76.629 ADC_CLK_10  " "   -4.115             -76.629 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.572             -28.362 clockDivider:U0\|clock_out  " "   -3.572             -28.362 clockDivider:U0\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583865591933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.999 " "Worst-case hold slack is -1.999" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.999              -2.831 counter:C0\|c10\[0\]  " "   -1.999              -2.831 counter:C0\|c10\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 clockDivider:U0\|clock_out  " "    0.326               0.000 clockDivider:U0\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587               0.000 ADC_CLK_10  " "    0.587               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583865591935 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583865591936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583865591936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.672 ADC_CLK_10  " "   -3.000             -36.672 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489             -92.860 counter:C0\|c10\[0\]  " "   -1.489             -92.860 counter:C0\|c10\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -19.642 clockDivider:U0\|clock_out  " "   -1.403             -19.642 clockDivider:U0\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865591937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583865591937 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1583865591947 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add0~1  from: datab  to: combout " "Cell: Cal0\|Add0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add0~2  from: datad  to: combout " "Cell: Cal0\|Add0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~0  from: dataa  to: combout " "Cell: Cal0\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~10  from: cin  to: combout " "Cell: Cal0\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~10  from: dataa  to: combout " "Cell: Cal0\|Add1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~2  from: cin  to: combout " "Cell: Cal0\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~4  from: cin  to: combout " "Cell: Cal0\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~4  from: dataa  to: combout " "Cell: Cal0\|Add1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~6  from: cin  to: combout " "Cell: Cal0\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~6  from: dataa  to: combout " "Cell: Cal0\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~8  from: cin  to: combout " "Cell: Cal0\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Cal0\|Add1~8  from: dataa  to: cout " "Cell: Cal0\|Add1~8  from: dataa  to: cout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1583865592085 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1583865592085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1583865592086 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1583865592088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.397 " "Worst-case setup slack is -4.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.397             -45.001 counter:C0\|c10\[0\]  " "   -4.397             -45.001 counter:C0\|c10\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.314             -21.147 ADC_CLK_10  " "   -1.314             -21.147 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.277              -7.840 clockDivider:U0\|clock_out  " "   -1.277              -7.840 clockDivider:U0\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583865592088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.160 " "Worst-case hold slack is -1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.160              -1.771 counter:C0\|c10\[0\]  " "   -1.160              -1.771 counter:C0\|c10\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 clockDivider:U0\|clock_out  " "    0.155               0.000 clockDivider:U0\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 ADC_CLK_10  " "    0.244               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583865592090 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583865592091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1583865592091 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.027 ADC_CLK_10  " "   -3.000             -31.027 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -14.000 clockDivider:U0\|clock_out  " "   -1.000             -14.000 clockDivider:U0\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.450             -18.608 counter:C0\|c10\[0\]  " "   -0.450             -18.608 counter:C0\|c10\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1583865592092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1583865592092 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583865592885 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1583865592885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583865592909 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 10 12:39:52 2020 " "Processing ended: Tue Mar 10 12:39:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583865592909 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583865592909 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583865592909 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1583865592909 ""}
