attr __file__ str ./benchmarks/express/fir1/fir1_DFG.0_0.txt
attr __name__ str ./benchmarks/express/fir1/fir1_DFG.0_0.txt
vertex __inserted_outport_0.out0
vertex __inserted_outport_0.in0
vertex __inserted_inport_5.in0
vertex __inserted_inport_5
vertex __inserted_inport_4.out0
vertex __inserted_inport_4.in0
vertex __inserted_inport_4
vertex __inserted_inport_3.out0
vertex __inserted_inport_3.in0
vertex __inserted_outport_0
vertex __inserted_inport_3
vertex MUL_0.out0
vertex __inserted_inport_5.out0
vertex MUL_1.in0
vertex ADD_12.in0
vertex __inserted_inport_2.in0
vertex MUL_2
vertex MUL_1.out0
vertex __inserted_inport_0.in0
vertex MUL_2.in0
vertex __inserted_inport_2.out0
vertex MUL_0.in0
vertex __inserted_inport_1.out0
vertex MUL_2.in1
vertex MUL_1.in1
vertex MUL_0
vertex ADD_12.in1
vertex ADD_11.in0
vertex __inserted_inport_2
vertex ADD_12.out0
vertex __inserted_inport_1.in0
vertex ADD_12
vertex ADD_11.in1
vertex MUL_0.in1
vertex MUL_1
vertex ADD_11.out0
vertex ADD_11
vertex __inserted_inport_0
vertex MUL_2.out0
vertex __inserted_inport_0.out0
vertex __inserted_inport_1
net __inserted_outport_0.in0 __inserted_outport_0
net __inserted_inport_5.in0 __inserted_inport_5
net __inserted_inport_5 __inserted_inport_5.out0
net __inserted_inport_4.out0 MUL_2.in1
net __inserted_inport_4.in0 __inserted_inport_4
net __inserted_inport_4 __inserted_inport_4.out0
net __inserted_inport_3.out0 MUL_0.in0
net __inserted_inport_3.in0 __inserted_inport_3
net __inserted_outport_0 __inserted_outport_0.out0
net __inserted_inport_3 __inserted_inport_3.out0
net MUL_0.out0 ADD_11.in0
net __inserted_inport_5.out0 MUL_1.in1
net MUL_1.in0 MUL_1
net ADD_12.in0 ADD_12
net __inserted_inport_2.in0 __inserted_inport_2
net MUL_2 MUL_2.out0
net MUL_1.out0 ADD_11.in1
net __inserted_inport_0.in0 __inserted_inport_0
net MUL_2.in0 MUL_2
net __inserted_inport_2.out0 MUL_0.in1
net MUL_0.in0 MUL_0
net __inserted_inport_1.out0 MUL_2.in0
net MUL_2.in1 MUL_2
net MUL_1.in1 MUL_1
net MUL_0 MUL_0.out0
net ADD_12.in1 ADD_12
net ADD_11.in0 ADD_11
net __inserted_inport_2 __inserted_inport_2.out0
net ADD_12.out0 __inserted_outport_0.in0
net __inserted_inport_1.in0 __inserted_inport_1
net ADD_12 ADD_12.out0
net ADD_11.in1 ADD_11
net MUL_0.in1 MUL_0
net MUL_1 MUL_1.out0
net ADD_11.out0 ADD_12.in0
net ADD_11 ADD_11.out0
net __inserted_inport_0 __inserted_inport_0.out0
net MUL_2.out0 ADD_12.in1
net __inserted_inport_0.out0 MUL_1.in0
net __inserted_inport_1 __inserted_inport_1.out0
