==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.2 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.2ns.
INFO: [HLS 200-1510] Running: set_top mac_ip_encode_top 
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp' to the project
INFO: [HLS 200-1510] Running: add_files /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp -cflags -I/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/build/fpga-network-stack/hls/mac_ip_encode 
INFO: [HLS 200-10] Adding design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/test_mac_ip_encode.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/test_mac_ip_encode.cpp' to the project
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] Analyzing design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5287] unused parameter 'data' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5287] unused parameter 'd' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5287] unused parameter 's' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:476:26)
INFO: [HLS 200-10] Analyzing design file '/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp' ... 
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:257:26)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:257:47)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:272:28)
WARNING: [HLS 207-5287] unused parameter 'data' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:272:48)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:285:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:285:49)
WARNING: [HLS 207-5287] unused parameter 'output' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:300:28)
WARNING: [HLS 207-5287] unused parameter 'word' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:300:59)
WARNING: [HLS 207-5287] unused parameter 'd' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:476:20)
WARNING: [HLS 207-5287] unused parameter 's' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/../axi_utils.hpp:476:26)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 9.92 seconds. CPU system time: 0.75 seconds. Elapsed time: 10.07 seconds; current allocated memory: 282.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
WARNING: [HLS 214-273] In function 'void mac_ip_encode<512>(hls::stream<net_axis<512>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>, ap_uint<32>, ap_uint<32>)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region is not suggested (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:375:0)
INFO: [HLS 214-131] Inlining function 'packetHeader<512, 160>::clear()' into 'void extract_ip_address<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<32>, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:70:11)
INFO: [HLS 214-131] Inlining function 'packetHeader<512, 112>::clear()' into 'void handle_arp_reply<512>(hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<48>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:163:12)
INFO: [HLS 214-131] Inlining function 'void mac_ip_encode<512>(hls::stream<net_axis<512>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>, ap_uint<32>, ap_uint<32>)' into 'mac_ip_encode_top(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>, ap_uint<32>, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:452:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_569_3' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:569:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_559_2' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:559:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_549_1' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:549:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_516_2' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:516:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_497_1' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:497:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_1' is marked as complete unroll implied by the pipeline pragma (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:135:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_569_3' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:569:22) in function 'mac_finalize_ipv4_checksum<32>' completely with a factor of 4 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_559_2' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:559:22) in function 'mac_finalize_ipv4_checksum<32>' completely with a factor of 8 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_549_1' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:549:22) in function 'mac_finalize_ipv4_checksum<32>' completely with a factor of 16 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:539:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_516_2' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:516:22) in function 'mac_compute_ipv4_checksum' completely with a factor of 32 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:478:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_497_1' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:497:22) in function 'mac_compute_ipv4_checksum' completely with a factor of 32 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:478:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_1' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:135:20) in function 'reverse<16>' completely with a factor of 2 (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:133:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<512, 160>::packetHeader()' into 'ipv4Header<512>::ipv4Header()' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:611:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<512>::ipv4Header()' into 'void extract_ip_address<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<32>, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<512, 160>::parseWord(ap_uint<512>&)' into 'void extract_ip_address<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<32>, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<512, 160>::isReady()' into 'void extract_ip_address<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<32>, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'ipv4Header<512>::getDstAddr()' into 'void extract_ip_address<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<32>, ap_uint<32>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:40:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'void insert_ip_checksum<512>(hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<512, 112>::packetHeader()' into 'ethHeader<512>::ethHeader()' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/ethernet.hpp:40:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<16> reverse<16>(ap_uint<16> const&)' into 'ethHeader<512>::setEthertype(ap_uint<16>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ethernet/ethernet.hpp:53:0)
INFO: [HLS 214-178] Inlining function 'ethHeader<512>::ethHeader()' into 'void handle_arp_reply<512>(hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<48>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ethHeader<512>::setDstAddress(ap_uint<48>)' into 'void handle_arp_reply<512>(hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<48>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ethHeader<512>::setSrcAddress(ap_uint<48>)' into 'void handle_arp_reply<512>(hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<48>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'ethHeader<512>::setEthertype(ap_uint<16>)' into 'void handle_arp_reply<512>(hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<48>)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:144:0)
INFO: [HLS 214-178] Inlining function 'packetHeader<512, 112>::consumeWord(ap_uint<512>&)' into 'void insert_ethernet_header<512>(hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&)' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:214:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:104:0)
INFO: [HLS 214-178] Inlining function 'std::operator|(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:100:0)
INFO: [HLS 214-178] Inlining function 'std::operator&=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator&(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::operator|=(std::_Ios_Fmtflags&, std::_Ios_Fmtflags)' into 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:664:0)
INFO: [HLS 214-178] Inlining function 'std::ios_base::setf(std::_Ios_Fmtflags, std::_Ios_Fmtflags)' into 'std::hex(std::ios_base&)' (/tools/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/bits/ios_base.h:1025:0)
INFO: [HLS 214-241] Aggregating axis (hls::stream) variable 'arpTableIn' with compact=bit mode in 56-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:426:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void mac_ip_encode<512>(hls::stream<net_axis<512>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>, ap_uint<32>, ap_uint<32>)::dataStreamBuffer0' with compact=bit mode in 577-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:379:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void mac_ip_encode<512>(hls::stream<net_axis<512>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>, ap_uint<32>, ap_uint<32>)::dataStreamBuffer1' with compact=bit mode in 577-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:380:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void mac_ip_encode<512>(hls::stream<net_axis<512>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>, ap_uint<32>, ap_uint<32>)::dataStreamBuffer2' with compact=bit mode in 577-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:381:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void mac_ip_encode<512>(hls::stream<net_axis<512>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>, ap_uint<32>, ap_uint<32>)::dataStreamBuffer3' with compact=bit mode in 577-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:382:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void mac_ip_encode<512>(hls::stream<net_axis<512>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>, ap_uint<32>, ap_uint<32>)::dataStreamBuffer4' with compact=bit mode in 577-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:383:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'void mac_ip_encode<512>(hls::stream<net_axis<512>, 0>&, hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<48>, ap_uint<32>, ap_uint<32>)::headerFifo' with compact=bit mode in 129-bits (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:398:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<512>s.i512' into 'void convert_axis_to_net_axis<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.net_axis<512>s' into 'void convert_axis_to_net_axis<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'void convert_axis_to_net_axis<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<64>s.i64' into 'void convert_axis_to_net_axis<512>(hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:293:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uint<512>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.ap_uint<64>s' into 'void convert_net_axis_to_axis<512>(hls::stream<net_axis<512>, 0>&, hls::stream<hls::axis<ap_uint<512>, 0ul, 0ul, 0ul>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i577.s_struct.net_axis<512>s.1' into 'void extract_ip_address<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<32>, ap_uint<32>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint<32>s' into 'void extract_ip_address<512>(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<32>, 0>&, ap_uint<32>, ap_uint<32>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.sl_s_struct.ap_uint<512>ss_struct.ap_uint<64>ss_struct.ap_uint<1>ss' into '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1' into 'mac_compute_ipv4_checksum(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<subSums<32>, 0>&, bool) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.subSums<32>s' into 'mac_compute_ipv4_checksum(hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<subSums<32>, 0>&, bool) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint<16>s' into 'void mac_finalize_ipv4_checksum<32>(hls::stream<subSums<32>, 0>&, hls::stream<ap_uint<16>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1' into 'void insert_ip_checksum<512>(hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i577.s_struct.net_axis<512>s.1' into 'void insert_ip_checksum<512>(hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.net_axis<512>s' into 'void insert_ip_checksum<512>(hls::stream<net_axis<512>, 0>&, hls::stream<ap_uint<16>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.sl_s_struct.ap_uint<48>si1s' into '_llvm.fpga.unpack.bits.s_struct.arpTableReplys.i56.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.arpTableReplys.i56.1' into 'void handle_arp_reply<512>(hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<48>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1' into 'void handle_arp_reply<512>(hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<48>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i129.s_class.ethHeader<512>s.1' into 'void handle_arp_reply<512>(hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<48>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.ethHeader<512>s' into 'void handle_arp_reply<512>(hls::stream<arpTableReply, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, ap_uint<48>) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.net_axis<512>s' into 'void mac_lshiftWordByOctet<512, 1>(unsigned short, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i577.s_struct.net_axis<512>s.1' into 'void mac_lshiftWordByOctet<512, 1>(unsigned short, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1' into 'void mac_lshiftWordByOctet<512, 1>(unsigned short, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.sl_i16s_struct.ap_uint<112>ss' into '_llvm.fpga.unpack.bits.s_class.ethHeader<512>s.i129.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.ethHeader<512>s.i129.1' into 'void insert_ethernet_header<512>(hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.net_axis<512>s.i577.1' into 'void insert_ethernet_header<512>(hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1024.s_struct.net_axis<512>s' into 'void insert_ethernet_header<512>(hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_class.packetHeader<512, 112>s' into 'void insert_ethernet_header<512>(hls::stream<ethHeader<512>, 0>&, hls::stream<net_axis<512>, 0>&, hls::stream<net_axis<512>, 0>&) (.1)'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.61 seconds. CPU system time: 0.24 seconds. Elapsed time: 4.85 seconds; current allocated memory: 286.992 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 286.992 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 306.102 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 326.535 MB.
INFO: [XFORM 203-102] Partitioning array 'cics_ip_sums.sum.V' automatically.
INFO: [XFORM 203-602] Inlining function 'reverse<16>' into 'mac_compute_ipv4_checksum' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:500) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'mac_ip_encode_top' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:383:1), detected/extracted 10 process function(s): 
	 'entry_proc'
	 'convert_axis_to_net_axis<512>'
	 'convert_net_axis_to_axis<512>'
	 'extract_ip_address<512>'
	 'mac_compute_ipv4_checksum'
	 'mac_finalize_ipv4_checksum<32>'
	 'insert_ip_checksum<512>'
	 'handle_arp_reply<512>'
	 'mac_lshiftWordByOctet<512, 1>'
	 'insert_ethernet_header<512>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9) to (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../axi_utils.hpp:1221:8) in function 'mac_lshiftWordByOctet<512, 1>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:512:3) in function 'mac_compute_ipv4_checksum'... converting 59 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9) to (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/mac_ip_encode.cpp:258:3) in function 'insert_ethernet_header<512>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.87 seconds; current allocated memory: 373.750 MB.
WARNING: [HLS 200-657] Generating channel dataOut_internal that flows backwards in the dataflow region.
WARNING: [HLS 200-1614] Cosimulation may deadlock if process handle_arp_reply<512> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for mac_ip_encode_top due to entry_proc with non-FIFO I/O
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 471.949 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mac_ip_encode_top' ...
WARNING: [SYN 201-103] Legalizing function name 'convert_axis_to_net_axis<512>' to 'convert_axis_to_net_axis_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'convert_net_axis_to_axis<512>' to 'convert_net_axis_to_axis_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'extract_ip_address<512>' to 'extract_ip_address_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'mac_finalize_ipv4_checksum<32>' to 'mac_finalize_ipv4_checksum_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'insert_ip_checksum<512>' to 'insert_ip_checksum_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'handle_arp_reply<512>' to 'handle_arp_reply_512_s'.
WARNING: [SYN 201-103] Legalizing function name 'mac_lshiftWordByOctet<512, 1>' to 'mac_lshiftWordByOctet_512_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'insert_ethernet_header<512>' to 'insert_ethernet_header_512_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 472.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 472.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_axis_to_net_axis_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_axis_to_net_axis<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'convert_axis_to_net_axis<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 473.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 473.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convert_net_axis_to_axis_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'convert_net_axis_to_axis<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'convert_net_axis_to_axis<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 473.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 473.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'extract_ip_address_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'extract_ip_address<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'extract_ip_address<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 474.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 474.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_compute_ipv4_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mac_compute_ipv4_checksum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'mac_compute_ipv4_checksum'
WARNING: [HLS 200-871] Estimated clock period (2.38944ns) exceeds the target (target clock period: 3.2ns, clock uncertainty: 0.864ns, effective delay budget: 2.336ns).
WARNING: [HLS 200-1016] The critical path in module 'mac_compute_ipv4_checksum' consists of the following:	'load' operation ('cics_ip_sums_sum_V_29_load') on static variable 'cics_ip_sums_sum_V_29' [82]  (0 ns)
	'add' operation ('add_ln885_58') [444]  (0.791 ns)
	'add' operation ('add_ln229_107') [447]  (0 ns)
	'add' operation ('add_ln229_78') [448]  (0.675 ns)
	'select' operation ('select_ln1072_28') [450]  (0.268 ns)
	multiplexor before 'phi' operation ('cics_ip_sums_sum_V_29_new_0_i') with incoming values : ('select_ln1072_28') [500]  (0.387 ns)
	'phi' operation ('cics_ip_sums_sum_V_29_new_0_i') with incoming values : ('select_ln1072_28') [500]  (0 ns)
	'select' operation ('select_ln514_28', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514) [545]  (0.268 ns)
	'store' operation ('cics_ip_sums_sum_V_29_write_ln519', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:519) of variable 'select_ln514_28', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4_utils.cpp:514 on static variable 'cics_ip_sums_sum_V_29' [548]  (0 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 480.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 480.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_finalize_ipv4_checksum_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mac_finalize_ipv4_checksum<32>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, function 'mac_finalize_ipv4_checksum<32>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 481.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 481.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_ip_checksum_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert_ip_checksum<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'insert_ip_checksum<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 482.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 482.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'handle_arp_reply_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'handle_arp_reply<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'handle_arp_reply<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 482.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 482.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_lshiftWordByOctet_512_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mac_lshiftWordByOctet<512, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'mac_lshiftWordByOctet<512, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 483.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 483.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'insert_ethernet_header_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'insert_ethernet_header<512>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'insert_ethernet_header<512>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 483.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 483.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mac_ip_encode_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO headerFifo (from handle_arp_reply_512_U0 to insert_ethernet_header_512_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 484.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 484.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 484.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_axis_to_net_axis_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_axis_to_net_axis_512_s' pipeline 'convert_axis_to_net_axis<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_axis_to_net_axis_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 484.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convert_net_axis_to_axis_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'convert_net_axis_to_axis_512_s' pipeline 'convert_net_axis_to_axis<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'convert_net_axis_to_axis_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 485.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'extract_ip_address_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'header_ready' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_idx' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'header_header_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'metaWritten' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'extract_ip_address_512_s' pipeline 'extract_ip_address<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'extract_ip_address_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 486.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_compute_ipv4_checksum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'cics_firstWord' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cics_ip_sums_sum_V_29' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mac_compute_ipv4_checksum' pipeline 'mac_compute_ipv4_checksum' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_compute_ipv4_checksum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 491.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_finalize_ipv4_checksum_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mac_finalize_ipv4_checksum_32_s' pipeline 'mac_finalize_ipv4_checksum<32>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_finalize_ipv4_checksum_32_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 503.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'insert_ip_checksum_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'wordCount_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'insert_ip_checksum_512_s' pipeline 'insert_ip_checksum<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'insert_ip_checksum_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 510.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'handle_arp_reply_512_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'har_state' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'handle_arp_reply_512_s' pipeline 'handle_arp_reply<512>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'handle_arp_reply_512_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 511.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mac_lshiftWordByOctet_512_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'ls_writeRemainder' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_data_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'prevWord_keep_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ls_firstWord' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mac_lshiftWordByOctet_512_1_s' pipeline 'mac_lshiftWordByOctet<512, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'mac_lshiftWordByOctet_512_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 512.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
