Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jun  7 12:46:35 2024
| Host         : Bert_Pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    69 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              99 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             195 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                     Enable Signal                     |                       Set/Reset Signal                       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | gameTop/debounceSampleEn                              | gameTop/gameTop_reset                                        |                1 |              4 |         4.00 |
|  clock_IBUF_BUFG |                                                       | gameTop/graphicEngineVGA/backBufferMemory/RamSpWf/p_0_out[6] |                3 |              6 |         2.00 |
|  clock_IBUF_BUFG | gameTop/gameLogic/sprite0YReg                         | gameTop/graphicEngineVGA/spriteXPositionReg_20               |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG | gameTop/gameLogic/sprite0XReg                         | gameTop/graphicEngineVGA/spriteXPositionReg_20               |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG | gameTop/graphicEngineVGA/CounterXReg                  | gameTop/graphicEngineVGA/RSTD                                |                2 |             10 |         5.00 |
|  clock_IBUF_BUFG | gameTop/graphicEngineVGA/ScaleCounterReg_0            | gameTop/graphicEngineVGA/RSTC                                |                3 |             10 |         3.33 |
|  clock_IBUF_BUFG |                                                       | gameTop/graphicEngineVGA/_T_763[3]_i_1_n_0                   |                3 |             12 |         4.00 |
|  clock_IBUF_BUFG |                                                       | gameTop/gameTop_reset                                        |                4 |             12 |         3.00 |
|  clock_IBUF_BUFG | gameTop/graphicEngineVGA/_T_195                       | gameTop/graphicEngineVGA/backMemoryCopyCounter[0]_i_1_n_0    |                3 |             12 |         4.00 |
|  clock_IBUF_BUFG | gameTop/graphicEngineVGA/restoreEnabled               | gameTop/graphicEngineVGA/spriteXPositionReg_20               |                3 |             12 |         4.00 |
|  clock_IBUF_BUFG |                                                       | gameTop/graphicEngineVGA/spriteXPositionReg_20               |                5 |             13 |         2.60 |
|  clock_IBUF_BUFG |                                                       | gameTop/graphicEngineVGA/frameClockCount[0]_i_1_n_0          |                6 |             21 |         3.50 |
|  clock_IBUF_BUFG |                                                       | gameTop/debounceCounter[0]_i_1_n_0                           |                6 |             21 |         3.50 |
|  clock_IBUF_BUFG | gameTop/graphicEngineVGA/spriteXPositionReg_20        | gameTop/gameTop_reset                                        |                6 |             22 |         3.67 |
|  clock_IBUF_BUFG | gameTop/gameLogic/sprite1FlipHorizontalReg8_out       | gameTop/graphicEngineVGA/spriteXPositionReg_20               |               15 |             43 |         2.87 |
|  clock_IBUF_BUFG | gameTop/graphicEngineVGA/graphicEngineVGA_io_newFrame | gameTop/graphicEngineVGA/spriteXPositionReg_20               |               24 |             63 |         2.62 |
|  clock_IBUF_BUFG |                                                       |                                                              |               42 |            102 |         2.43 |
+------------------+-------------------------------------------------------+--------------------------------------------------------------+------------------+----------------+--------------+


