# Simple Mips CPU Model Project

## Description

Project of a basic MIPS CPU model done in Verilog. Project was a course project for Computer Architecture course at Cleveland State University.