Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: repair_timing1.def
Notice 0: Design: reg1
Notice 0:     Created 1 pins.
Notice 0:     Created 17 components and 92 component-terminals.
Notice 0:     Created 2 special nets and 34 connections.
Notice 0:     Created 7 nets and 30 connections.
Notice 0: Finished DEF file: repair_timing1.def
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.203    0.203 ^ r1/Q (DFF_X1)
   0.024    0.227 ^ u1/A (BUF_X1)
   0.047    0.273 ^ u1/Z (BUF_X1)
   0.001    0.274 ^ u2/A (BUF_X1)
   0.036    0.311 ^ u2/Z (BUF_X1)
   0.001    0.312 ^ u3/A (BUF_X1)
   0.036    0.347 ^ u3/Z (BUF_X1)
   0.001    0.349 ^ u4/A (BUF_X1)
   0.036    0.384 ^ u4/Z (BUF_X1)
   0.001    0.385 ^ u5/A (BUF_X1)
   0.094    0.480 ^ u5/Z (BUF_X1)
   0.045    0.525 ^ r2/D (DFF_X1)
            0.525   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.046    0.254   library setup time
            0.254   data required time
-----------------------------------------------------------
            0.254   data required time
           -0.525   data arrival time
-----------------------------------------------------------
           -0.271   slack (VIOLATED)


Inserted 5 buffers.
Resized 1 instances.
Startpoint: r1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: r2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

   Delay     Time   Description
-----------------------------------------------------------
   0.000    0.000   clock clk (rise edge)
   0.000    0.000   clock network delay (ideal)
   0.000    0.000 ^ r1/CK (DFF_X1)
   0.092    0.092 v r1/Q (DFF_X1)
   0.003    0.096 v u1/A (BUF_X1)
   0.037    0.133 v u1/Z (BUF_X1)
   0.001    0.134 v u2/A (BUF_X1)
   0.034    0.168 v u2/Z (BUF_X1)
   0.001    0.169 v u3/A (BUF_X1)
   0.034    0.203 v u3/Z (BUF_X1)
   0.001    0.205 v u4/A (BUF_X1)
   0.034    0.238 v u4/Z (BUF_X1)
   0.001    0.240 v u5/A (CLKBUF_X1)
   0.106    0.345 v u5/Z (CLKBUF_X1)
   0.045    0.390 v r2/D (DFF_X1)
            0.390   data arrival time

   0.300    0.300   clock clk (rise edge)
   0.000    0.300   clock network delay (ideal)
   0.000    0.300   clock reconvergence pessimism
            0.300 ^ r2/CK (DFF_X1)
  -0.070    0.230   library setup time
            0.230   data required time
-----------------------------------------------------------
            0.230   data required time
           -0.390   data arrival time
-----------------------------------------------------------
           -0.160   slack (VIOLATED)


