// Seed: 4043077981
module module_0;
  uwire id_1;
  assign id_1 = 1;
  assign module_1.id_3 = 0;
  always force id_1 = id_2;
endmodule
module module_1 (
    output tri   id_0,
    output logic id_1
);
  wor id_3;
  supply1 id_4;
  reg id_5;
  initial id_3 = id_4;
  assign id_5 = 1;
  always @(posedge id_5)
    if (id_3 == id_3) begin : LABEL_0
      if (id_4) id_5 <= |id_3;
      else id_1 <= "" | id_5 | 1 | 1;
    end else id_1 <= id_4 ==? id_3;
  module_0 modCall_1 ();
endmodule
