0.7
2020.2
Nov  8 2024
22:36:57
E:/Datum/Computer_Architecture_Project/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v,1743391685,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v,,adder_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v,1743364606,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v,,alu_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v,1743474998,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v,,control_unit_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v,1743463147,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v,,dmem_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v,1743385335,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v,,imem_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v,1743395578,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v,,mux_2x1_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v,1743368047,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v,,pc_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v,1743387290,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v,,regfile_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v,1743557405,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v,,sign_extend_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v,1743393526,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v,,sl1_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v,1744079083,verilog,,,,top_tb,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v,1743556172,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v,,adder,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/alu.v,1743643440,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/top.v,,alu,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v,1743474445,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/alu.v,,control_unit,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v,1743463388,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v,,dmem,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v,1743606006,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v,,imem,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v,1743567909,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v,,mux_2x1,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v,1743366268,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v,,pc,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v,1743390804,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v,,plus2adder,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v,1744065678,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v,,regfile,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v,1743455712,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v,,sign_extend,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v,1743392821,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v,,sl1,,,,,,,,
E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/top.v,1744132282,verilog,,E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v,,top,,,,,,,,
