<document>

<filing_date>
2019-04-08
</filing_date>

<publication_date>
2020-10-08
</publication_date>

<priority_date>
2019-04-08
</priority_date>

<ipc_classes>
G06N3/063,H01L45/00
</ipc_classes>

<assignee>
IBM (INTERNATIONAL BUSINESS MACHINES CORPORATION)
</assignee>

<inventors>
LEOBANDUNG, EFFENDI
</inventors>

<docdb_family_id>
72661595
</docdb_family_id>

<title>
NON-VOLATILE RESISTIVE PROCESSING UNIT
</title>

<abstract>
Semiconductor devices and methods of forming the same include forming a drain/gate contact, in an opening of a layer of dielectric material, that includes a portion that extends up along sidewalls of the opening. A drain layer is formed on a bottom surface of the drain/gate contact. A trapped insulator layer is formed on sidewalls of the drain/gate contact. A channel layer is formed in the opening. A source layer is formed on the channel layer.
</abstract>

<claims>
What is claimed and desired protected by Letters Patent is set forth in the appended claims:
1. A method of forming a semiconductor device, comprising: forming a drain/gate contact, in an opening of a layer of dielectric material, that includes a portion that extends up along sidewalls of the opening; forming a drain layer on a bottom surface of the drain/gate contact; forming a trapped insulator layer on sidewalls of the drain/gate contact; forming a channel layer in the opening; and forming a source layer on the channel layer.
2. The method of claim 1, further comprising forming a gate dielectric layer on the sidewalls of the drain/gate contact before forming the trapped insulator layer.
3. The method of claim 1, further comprising recessing the channel layer, the trapped insulator layer, and the drain/gate contact to form a recess before forming the source layer.
4. The method of claim 3, further comprising forming a dielectric layer on sidewalls of the recess before forming the source layer.
5. The method of claim 1, wherein the trapped insulator layer is formed from silicon oxynitride.
6. The method of claim 1, wherein the drain/gate contact is formed in contact with an underlying conductive contact formed in a substrate.
7. The method of claim 6, further comprising forming the layer of dielectric material and etching the opening in the layer of dielectric material.
8. The method of claim 1, wherein forming the drain layer comprises forming drain layer portions that extend up along sidewalls of the drain/gate contact.
9. The method of claim 8, wherein forming the drain layer comprises: conformally forming a layer of doped semiconductor material on surfaces of the drain/gate contact; forming a fill material in the opening; recessing the fill material below a height of the dielectric layer; etching back the layer of doped semiconductor material to remove any doped semiconductor material that is not protected by the recessed fill material; and etching away the recessed fill material.
10. The method of claim 1, further comprising forming a top conductive contact on the source layer.
11. A method of forming a semiconductor device, comprising: forming a layer of dielectric material; etching an opening in the layer of dielectric material; forming a drain/gate contact, in the opening and in contact with an underlying conductive contact formed in a substrate, that includes a portion that extends up along sidewalls of the opening; forming a drain layer on a bottom surface of the drain/gate contact; forming a gate dielectric layer on the sidewalls of the drain/gate contact; forming a trapped insulator layer on sidewalls of the gate dielectric layer; forming a channel layer in the opening; forming a source layer on the channel layer; and forming a top conductive contact on the source layer.
12. The method of claim 11, further comprising recessing the channel layer, the trapped insulator layer, and the drain/gate contact to form a recess before forming the source layer and forming a dielectric layer on sidewalls of the recess before forming the source layer.
13. The method of claim 11, wherein forming the drain layer comprises forming drain layer portions that extend up along sidewalls of the drain/gate contact.
14. The method of claim 13, wherein forming the drain layer comprises: conformally forming a layer of doped semiconductor material on surfaces of the drain/gate contact; forming a fill material in the opening; recessing the fill material below a height of the dielectric layer; etching back the layer of doped semiconductor material to remove any doped semiconductor material that is not protected by the recessed fill material; and etching away the recessed fill material.
15. A semiconductor device, comprising: a gate/drain contact, formed in an opening of a layer of dielectric material, that includes a portion that extends up along sidewalls of the opening; a drain layer on a bottom surface of the drain/gate contact; a trapped insulator layer on sidewalls of the drain/gate contact; a channel on the drain layer; and a source layer on the channel.
16. The semiconductor device of claim 15, wherein the drain layer includes a portion that extends up along sidewalls of the gate/drain contact.
17. The semiconductor device of claim 15, further comprising recess sidewalls, formed above the gate/drain contact, wherein the source layer is formed on the recess sidewalls.
18. The semiconductor device of claim 15, further comprising a top contact on the source layer.
19. The semiconductor device of claim 15, further comprising a gate dielectric layer formed between the gate/drain contact and the trapped insulator layer.
20. The semiconductor device of claim 15, wherein a portion of the gate dielectric layer is directly between sidewalls of the trapped insulator layer and the drain layer.
</claims>
</document>
