{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"in"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"in.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"in.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"in.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":6
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":11
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"12"
                  , "Latency":"185"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":11
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"198"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":10
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"10"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"198"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"198"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":12
      , "name":"matrixMult"
      , "children":
      [
        {
          "type":"bb"
          , "id":13
          , "name":"matrixMult.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":14
          , "name":"matrixMult.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"9"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"19"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":15
          , "name":"matrixMult.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":16
          , "name":"matrixMult.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":17
          , "name":"matrixMult.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":22
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":28
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"1"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":28
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"tA"
                  , "Start Cycle":"16"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":27
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"28"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"21"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":18
          , "name":"matrixMult.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"15"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"32"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":19
          , "name":"matrixMult.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":20
          , "name":"matrixMult.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":24
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":34
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"45"
                  , "Latency":"157"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":34
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"tA"
                  , "Start Cycle":"206"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":33
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"30"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"254"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"254"
              , "II":"41"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 41. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":21
          , "name":"matrixMult.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":26
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":36
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"10"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":33
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":34
              , "name":"tA"
              , "debug":
              [
                [
                  {
                    "filename":"t1-1_ul8.cl"
                    , "line":23
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"4096B requested\n4096B implemented"
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":11
          , "name":"HBM0"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":8
      , "name":"chan"
      , "debug":
      [
        [
          {
            "filename":"t1-1_ul8.cl"
            , "line":8
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"1"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":7
      , "to":8
    }
    , {
      "from":10
      , "to":4
    }
    , {
      "from":10
      , "to":9
    }
    , {
      "from":3
      , "to":9
    }
    , {
      "from":6
      , "to":10
    }
    , {
      "from":7
      , "to":10
    }
    , {
      "from":9
      , "to":6
    }
    , {
      "from":6
      , "to":7
    }
    , {
      "from":11
      , "to":6
    }
    , {
      "from":8
      , "to":22
    }
    , {
      "from":34
      , "to":25
    }
    , {
      "from":23
      , "to":34
    }
    , {
      "from":19
      , "to":14
    }
    , {
      "from":13
      , "to":14
    }
    , {
      "from":19
      , "to":15
    }
    , {
      "from":28
      , "to":16
    }
    , {
      "from":28
      , "to":27
    }
    , {
      "from":14
      , "to":27
    }
    , {
      "from":22
      , "to":28
    }
    , {
      "from":23
      , "to":28
    }
    , {
      "from":32
      , "to":18
    }
    , {
      "from":16
      , "to":18
    }
    , {
      "from":32
      , "to":19
    }
    , {
      "from":30
      , "to":29
    }
    , {
      "from":18
      , "to":29
    }
    , {
      "from":24
      , "to":30
    }
    , {
      "from":25
      , "to":30
    }
    , {
      "from":30
      , "to":31
    }
    , {
      "from":26
      , "to":32
    }
    , {
      "from":27
      , "to":22
    }
    , {
      "from":22
      , "to":23
    }
    , {
      "from":29
      , "to":24
    }
    , {
      "from":24
      , "to":25
    }
    , {
      "from":31
      , "to":26
    }
    , {
      "from":26
      , "to":11
    }
    , {
      "from":11
      , "to":24
    }
  ]
}
