<stg><name>heapSort_maxHeapify_noRecurv</name>


<trans_list>

<trans id="73" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="2" to="3">
<condition id="19">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="4">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="4" to="5">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="5" to="6">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="6" to="7">
<condition id="25">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="6" to="8">
<condition id="24">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="7" to="8">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="8" to="2">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="16" op_0_bw="32">
<![CDATA[
:0  %p_0 = alloca i16

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %endA_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %endA)

]]></node>
<StgValue><ssdm name="endA_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %startA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %startA)

]]></node>
<StgValue><ssdm name="startA_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="16" op_0_bw="10">
<![CDATA[
:3  %endA_cast = zext i10 %endA_read to i16

]]></node>
<StgValue><ssdm name="endA_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="16" op_0_bw="8">
<![CDATA[
:4  %startA_cast = zext i8 %startA_read to i16

]]></node>
<StgValue><ssdm name="startA_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="8">
<![CDATA[
:5  %tmp = zext i8 %startA_read to i32

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  store i16 %startA_cast, i16* %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge2:0  %current = phi i32 [ %tmp, %0 ], [ %current_2, %._crit_edge2.backedge ]

]]></node>
<StgValue><ssdm name="current"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
._crit_edge2:1  %i = phi i9 [ 0, %0 ], [ %i_1, %._crit_edge2.backedge ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="10" op_0_bw="9">
<![CDATA[
._crit_edge2:2  %i_cast = zext i9 %i to i10

]]></node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge2:3  %tmp_2 = icmp slt i10 %i_cast, %endA_read

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge2:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge2:5  %i_1 = add i9 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:6  br i1 %tmp_2, label %_ifconv, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="15" op_0_bw="32">
<![CDATA[
_ifconv:1  %tmp_3 = trunc i32 %current to i15

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="16" op_0_bw="16" op_1_bw="15" op_2_bw="1">
<![CDATA[
_ifconv:2  %tmp_4 = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_3, i1 false)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:3  %left = or i16 %tmp_4, 1

]]></node>
<StgValue><ssdm name="left"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:4  %right = add i16 2, %tmp_4

]]></node>
<StgValue><ssdm name="right"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:5  %tmp_5 = icmp slt i16 %left, %endA_cast

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:6  %tmp_6 = sext i32 %current to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %A_addr = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:8  %A_load = load i16* %A_addr, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:9  %tmp_7 = sext i16 %left to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10  %A_addr_1 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:11  %A_load_1 = load i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %tmp_s = icmp slt i16 %right, %endA_cast

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:8  %A_load = load i16* %A_addr, align 2

]]></node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:11  %A_load_1 = load i16* %A_addr_1, align 2

]]></node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:12  %tmp_8 = icmp slt i16 %A_load, %A_load_1

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:13  %current_3 = sext i16 %left to i32

]]></node>
<StgValue><ssdm name="current_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:14  %p_current = select i1 %tmp_8, i32 %current_3, i32 %current

]]></node>
<StgValue><ssdm name="p_current"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %current_1 = select i1 %tmp_5, i32 %p_current, i32 %current

]]></node>
<StgValue><ssdm name="current_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:17  %tmp_9 = sext i32 %current_1 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %A_addr_2 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:19  %A_load_2 = load i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="16">
<![CDATA[
_ifconv:20  %tmp_1 = sext i16 %right to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:21  %A_addr_3 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:22  %A_load_3 = load i16* %A_addr_3, align 2

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:19  %A_load_2 = load i16* %A_addr_2, align 2

]]></node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:22  %A_load_3 = load i16* %A_addr_3, align 2

]]></node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:23  %tmp_10 = icmp slt i16 %A_load_2, %A_load_3

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:24  %current_4 = sext i16 %right to i32

]]></node>
<StgValue><ssdm name="current_4"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:25  %p_current_1 = select i1 %tmp_10, i32 %current_4, i32 %current_1

]]></node>
<StgValue><ssdm name="p_current_1"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:26  %current_2 = select i1 %tmp_s, i32 %p_current_1, i32 %current_1

]]></node>
<StgValue><ssdm name="current_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:0  %p_0_load = load i16* %p_0

]]></node>
<StgValue><ssdm name="p_0_load"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:27  %tmp_11 = sext i16 %p_0_load to i32

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:28  %tmp_12 = icmp eq i32 %current_2, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:29  br i1 %tmp_12, label %._crit_edge2.backedge, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_13 = sext i32 %current_2 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %A_addr_4 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="8">
<![CDATA[
:2  %temp = load i16* %A_addr_4, align 2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="16">
<![CDATA[
:3  %tmp_14 = sext i16 %p_0_load to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_addr_5 = getelementptr [256 x i16]* %A, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="16" op_0_bw="8">
<![CDATA[
:5  %A_load_5 = load i16* %A_addr_5, align 2

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_15 = trunc i32 %current_2 to i16

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  store i16 %tmp_15, i16* %p_0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="16" op_0_bw="8">
<![CDATA[
:2  %temp = load i16* %A_addr_4, align 2

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="16" op_0_bw="8">
<![CDATA[
:5  %A_load_5 = load i16* %A_addr_5, align 2

]]></node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:6  store i16 %A_load_5, i16* %A_addr_4, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:7  store i16 %temp, i16* %A_addr_5, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %._crit_edge2.backedge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge2.backedge:0  br label %._crit_edge2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
