Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Sep 23 13:06:29 2024
| Host         : LAPTOP-D2QVBJO8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Control_LED_timing_summary_routed.rpt -pb Control_LED_timing_summary_routed.pb -rpx Control_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : Control_LED
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OE
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.266ns  (logic 4.569ns (62.880%)  route 2.697ns (37.120%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  OE (IN)
                         net (fo=0)                   0.000     0.000    OE
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  OE_IBUF_inst/O
                         net (fo=1, routed)           0.762     2.063    OE_IBUF
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.097     2.160 f  F_OBUFT[3]_inst_i_1/O
                         net (fo=4, routed)           1.935     4.095    F_TRI[0]
    E19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.171     7.266 r  F_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     7.266    F[1]
    E19                                                               r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OE
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.837ns  (logic 4.540ns (66.410%)  route 2.296ns (33.590%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  OE (IN)
                         net (fo=0)                   0.000     0.000    OE
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  OE_IBUF_inst/O
                         net (fo=1, routed)           0.762     2.063    OE_IBUF
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.097     2.160 f  F_OBUFT[3]_inst_i_1/O
                         net (fo=4, routed)           1.534     3.694    F_TRI[0]
    U19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.142     6.837 r  F_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     6.837    F[2]
    U19                                                               r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OE
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.745ns  (logic 4.548ns (67.427%)  route 2.197ns (32.573%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  OE (IN)
                         net (fo=0)                   0.000     0.000    OE
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  OE_IBUF_inst/O
                         net (fo=1, routed)           0.762     2.063    OE_IBUF
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.097     2.160 f  F_OBUFT[3]_inst_i_1/O
                         net (fo=4, routed)           1.435     3.595    F_TRI[0]
    V19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.150     6.745 r  F_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     6.745    F[3]
    V19                                                               r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OE
                            (input port)
  Destination:            F[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.673ns  (logic 4.544ns (68.092%)  route 2.129ns (31.908%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  OE (IN)
                         net (fo=0)                   0.000     0.000    OE
    V17                  IBUF (Prop_ibuf_I_O)         1.301     1.301 r  OE_IBUF_inst/O
                         net (fo=1, routed)           0.762     2.063    OE_IBUF
    SLICE_X0Y11          LUT1 (Prop_lut1_I0_O)        0.097     2.160 f  F_OBUFT[3]_inst_i_1/O
                         net (fo=4, routed)           1.367     3.527    F_TRI[0]
    U16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.146     6.673 r  F_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     6.673    F[0]
    U16                                                               r  F[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            F[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.421ns (78.872%)  route 0.381ns (21.128%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  A_IBUF[2]_inst/O
                         net (fo=1, routed)           0.381     0.600    F_OBUF[2]
    U19                  OBUFT (Prop_obuft_I_O)       1.202     1.802 r  F_OBUFT[2]_inst/O
                         net (fo=0)                   0.000     1.802    F[2]
    U19                                                               r  F[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            F[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.431ns (78.576%)  route 0.390ns (21.424%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[3]_inst/O
                         net (fo=1, routed)           0.390     0.611    F_OBUF[3]
    V19                  OBUFT (Prop_obuft_I_O)       1.210     1.821 r  F_OBUFT[3]_inst/O
                         net (fo=0)                   0.000     1.821    F[3]
    V19                                                               r  F[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            F[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.415ns (70.003%)  route 0.607ns (29.997%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  A_IBUF[0]_inst/O
                         net (fo=1, routed)           0.607     0.816    F_OBUF[0]
    U16                  OBUFT (Prop_obuft_I_O)       1.206     2.022 r  F_OBUFT[0]_inst/O
                         net (fo=0)                   0.000     2.022    F[0]
    U16                                                               r  F[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            F[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.450ns (67.079%)  route 0.712ns (32.921%))
  Logic Levels:           2  (IBUF=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  A_IBUF[1]_inst/O
                         net (fo=1, routed)           0.712     0.931    F_OBUF[1]
    E19                  OBUFT (Prop_obuft_I_O)       1.231     2.162 r  F_OBUFT[1]_inst/O
                         net (fo=0)                   0.000     2.162    F[1]
    E19                                                               r  F[1] (OUT)
  -------------------------------------------------------------------    -------------------





