$date
	Sun May 26 17:56:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module HALF_ADDER_TB $end
$var wire 1 ! L_TB $end
$var wire 1 " H_TB $end
$var reg 1 # A_TB $end
$var reg 1 $ B_TB $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ! L $end
$var wire 1 " H $end
$scope module and_gate $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " F $end
$var wire 1 % X $end
$upscope $end
$scope module xor_gate $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 ! F $end
$var wire 1 & X $end
$var wire 1 ' Y $end
$var wire 1 ( Z $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1(
1'
1&
1%
0$
0#
0"
0!
$end
#10000
1!
0(
1$
#20000
1(
0'
0$
1#
#30000
0!
1"
1'
0%
0&
1(
1$
#40000
0"
1%
1&
0$
0#
