   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "uart.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.__NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	__NVIC_EnableIRQ:
  25              	.LFB106:
  26              	 .file 1 "C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.0
   5:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * @date     13. March 2019
   6:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  25:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  31:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  36:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  40:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  47:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  55:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  63:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  71:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** */
  76:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
  88:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 100:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 112:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 124:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 162:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 164:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 165:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
 167:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 169:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 171:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 173:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 176:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 180:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 187:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 192:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 197:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 202:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif
 207:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 210:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 212:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** */
 216:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #else
 219:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif
 221:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 224:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 225:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 230:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 231:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 232:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 233:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 234:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 235:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 236:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 237:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 238:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 239:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 240:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 241:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 242:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 243:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 244:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 245:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** */
 248:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 249:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 251:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 253:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
 254:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 255:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 256:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 257:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 259:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 260:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
 261:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   struct
 262:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
 263:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 274:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 275:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 276:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 279:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 285:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 288:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 291:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 294:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 295:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 296:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 298:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 299:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
 300:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   struct
 301:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
 302:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 307:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 308:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 309:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 312:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 313:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 314:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 316:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 317:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
 318:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   struct
 319:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
 320:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 335:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 336:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 337:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 346:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 349:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 352:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 355:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 358:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 364:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 367:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 368:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 369:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 371:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 372:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
 373:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   struct
 374:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
 375:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 382:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 383:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 384:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 387:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 390:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 393:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 395:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 396:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 397:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 398:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
 401:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 402:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 404:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 406:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 407:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
 408:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 410:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 412:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 414:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 416:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 418:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 420:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 422:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 423:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 427:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 429:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 430:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 431:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 432:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
 435:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 436:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 437:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 438:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 440:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 441:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
 442:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 462:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 464:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 465:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 466:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 469:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 478:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 481:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 485:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 488:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 491:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 494:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 497:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 500:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 503:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 506:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 509:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 512:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 516:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 529:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 532:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 535:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 538:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 539:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 552:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 555:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 558:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 564:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 567:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 586:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 589:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 592:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 595:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 598:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 601:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 604:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 607:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 610:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 614:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 617:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 620:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 624:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 627:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 630:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 633:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 636:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 639:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 658:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 661:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 668:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 671:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 674:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 677:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 680:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 684:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 687:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 690:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 697:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 700:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 703:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 706:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 708:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 709:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 710:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 711:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
 714:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 715:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 716:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 717:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 719:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 720:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
 721:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 722:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 725:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 726:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 730:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 737:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 740:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 743:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 746:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 748:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 749:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 750:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 751:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
 754:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 755:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 757:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 759:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 760:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
 761:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 766:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 767:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 771:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 774:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 781:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 784:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 785:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 788:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 792:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 795:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 798:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 800:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 801:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 802:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 803:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
 806:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 807:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 808:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 809:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 811:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 812:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
 813:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 814:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
 815:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 820:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 822:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 824:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 826:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 827:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 828:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 829:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 830:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 831:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 832:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 833:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 834:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 835:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 836:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 837:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 838:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 839:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 840:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 841:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 842:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 843:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 844:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 845:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 846:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 847:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 848:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 849:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 850:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 851:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 853:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 854:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 856:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 857:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 859:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 860:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 862:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 863:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 865:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 866:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 867:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 868:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 869:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 870:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 871:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 872:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 873:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 874:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 875:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1060:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1130:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1131:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1133:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1134:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1135:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1136:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1137:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1138:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1140:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1141:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1143:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1144:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1146:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1147:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1149:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1150:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1152:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1153:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1155:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1156:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1157:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1158:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1159:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1160:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1161:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1162:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1163:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1164:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1165:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1166:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1167:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1168:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1169:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1170:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1171:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1173:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1174:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1176:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1177:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1179:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1180:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1182:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1183:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1184:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1185:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1186:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1187:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1188:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1189:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1190:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1192:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1193:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1194:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1195:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1196:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1197:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1198:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1199:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1200:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1201:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1202:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
1203:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1204:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1205:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1206:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1207:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1208:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1209:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1210:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1211:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1212:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1213:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1214:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1215:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1216:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1217:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1218:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1219:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1220:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1221:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1222:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1223:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1224:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1225:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1226:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1227:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1228:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1229:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1232:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1234:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1235:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1236:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1239:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1242:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1246:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1249:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1253:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1256:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1259:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1263:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1266:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1269:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1272:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1275:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1278:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1281:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1284:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1285:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1287:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1290:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1291:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1292:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1293:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1296:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1297:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1298:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
1299:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1300:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1301:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1302:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1303:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1304:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1305:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1306:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1307:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1308:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1309:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1310:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1311:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1312:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1313:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1314:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1315:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1319:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1322:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1325:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1328:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1331:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1334:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1337:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1340:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1341:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1342:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1347:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1348:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1351:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1354:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1357:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1360:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1364:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1367:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1370:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1373:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1376:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1379:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1382:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1385:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1389:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1392:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1395:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1398:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1399:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1400:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1401:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1402:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1403:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1404:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1405:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1406:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1407:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1408:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1409:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1410:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
1411:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1412:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1413:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1414:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1415:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1416:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1417:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1418:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1419:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1420:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1421:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1422:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1423:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1424:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1425:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1426:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1427:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1429:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1430:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1432:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1433:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1435:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1436:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1438:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1439:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1441:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1442:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1444:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1445:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1447:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1448:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1450:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1451:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1452:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1453:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1454:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1455:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1456:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1457:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1458:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1459:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1460:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1461:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1462:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1463:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1464:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1465:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1466:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1467:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1468:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1469:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1470:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1471:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1473:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1474:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1476:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1477:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1479:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1480:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1482:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1483:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1485:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1486:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1488:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1489:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1491:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1492:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1494:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1495:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1497:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1498:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1500:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1501:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1502:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1503:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1504:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1505:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1506:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1507:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1508:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1509:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1510:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1511:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1512:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1513:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1514:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1515:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
1516:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1517:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1518:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1519:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1520:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1521:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1522:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1523:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** */
1524:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1525:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1526:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1527:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1528:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1529:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1530:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1531:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** */
1532:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1533:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1534:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1535:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1536:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1537:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1538:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1539:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1540:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1541:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
1542:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1543:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1544:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1545:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1546:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1547:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1548:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1549:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1550:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1551:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1552:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1553:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1554:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1555:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1556:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1557:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1558:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1559:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1560:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1561:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1562:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1564:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1565:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1566:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif
1567:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1568:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1569:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1570:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1571:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1572:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1573:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1574:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1575:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1576:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1577:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1578:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1579:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1580:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1581:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1582:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1583:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1584:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1585:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** */
1586:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1588:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1589:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1590:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1591:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1592:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1593:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1594:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   @{
1595:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1597:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1598:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1599:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1600:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1601:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #else
1603:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1604:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1605:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1606:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1607:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1608:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1609:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1610:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1611:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1612:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1613:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1614:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1615:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1616:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1617:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1618:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1619:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1620:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1621:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #else
1623:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1624:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1625:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1626:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1627:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1628:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1629:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1630:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1631:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1632:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1633:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1634:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1635:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1636:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1637:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1638:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1639:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1640:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1641:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1642:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1643:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1644:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1645:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1646:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1647:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1648:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1649:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1650:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1651:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1652:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1653:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1654:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1655:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1656:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1657:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1658:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1659:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
1660:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1661:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1662:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1663:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1664:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1665:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1666:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1667:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1668:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1669:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1670:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
1671:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1672:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1673:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1674:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1675:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1676:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1677:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1678:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1679:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1680:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1680 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1681:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  44              	 .loc 1 1681 0
  45 000a 97F90730 	 ldrsb r3,[r7,#7]
  46 000e 002B     	 cmp r3,#0
  47 0010 0BDB     	 blt .L1
1682:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1683:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  48              	 .loc 1 1683 0
1684:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  49              	 .loc 1 1684 0
  50 0012 0849     	 ldr r1,.L3
  51 0014 97F90730 	 ldrsb r3,[r7,#7]
  52 0018 5B09     	 lsrs r3,r3,#5
  53 001a FA79     	 ldrb r2,[r7,#7]
  54 001c 02F01F02 	 and r2,r2,#31
  55 0020 0120     	 movs r0,#1
  56 0022 00FA02F2 	 lsl r2,r0,r2
  57 0026 41F82320 	 str r2,[r1,r3,lsl#2]
1685:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     __COMPILER_BARRIER();
  58              	 .loc 1 1685 0
  59              	.L1:
1686:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1687:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
  60              	 .loc 1 1687 0
  61 002a 0C37     	 adds r7,r7,#12
  62              	.LCFI3:
  63              	 .cfi_def_cfa_offset 4
  64 002c BD46     	 mov sp,r7
  65              	.LCFI4:
  66              	 .cfi_def_cfa_register 13
  67              	 
  68 002e 5DF8047B 	 ldr r7,[sp],#4
  69              	.LCFI5:
  70              	 .cfi_restore 7
  71              	 .cfi_def_cfa_offset 0
  72 0032 7047     	 bx lr
  73              	.L4:
  74              	 .align 2
  75              	.L3:
  76 0034 00E100E0 	 .word -536813312
  77              	 .cfi_endproc
  78              	.LFE106:
  80              	 .section .text.__NVIC_SetPriority,"ax",%progbits
  81              	 .align 2
  82              	 .thumb
  83              	 .thumb_func
  85              	__NVIC_SetPriority:
  86              	.LFB113:
1688:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1689:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1690:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1691:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1692:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1693:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1694:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1695:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1696:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1697:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1698:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1699:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1700:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1701:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1702:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1703:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1704:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   else
1705:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1706:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1707:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1708:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
1709:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1710:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1711:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1712:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1713:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1714:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1715:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1716:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1717:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1718:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1719:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1720:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1721:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1722:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1723:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1724:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1725:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
1726:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1727:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1728:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1729:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1730:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1731:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1732:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1733:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1734:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1735:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1736:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1737:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1738:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1739:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1740:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1741:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1742:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   else
1743:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1744:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1745:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1746:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
1747:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1748:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1749:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1750:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1751:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1752:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1753:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1754:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1755:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1756:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1757:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1758:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1759:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1760:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1761:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
1762:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1763:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1764:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1765:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1766:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1767:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1768:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1769:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1770:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1771:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1772:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1773:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1774:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1775:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1776:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
1777:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1778:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1779:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1780:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1781:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1782:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1783:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1784:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1785:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1786:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1787:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1788:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
1789:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1790:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1791:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1792:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1793:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   else
1794:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1795:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1796:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1797:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
1798:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1799:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** 
1800:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** /**
1801:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1802:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1803:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1804:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1805:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1806:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1807:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1808:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****  */
1809:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1810:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** {
  87              	 .loc 1 1810 0
  88              	 .cfi_startproc
  89              	 
  90              	 
  91              	 
  92 0000 80B4     	 push {r7}
  93              	.LCFI6:
  94              	 .cfi_def_cfa_offset 4
  95              	 .cfi_offset 7,-4
  96 0002 83B0     	 sub sp,sp,#12
  97              	.LCFI7:
  98              	 .cfi_def_cfa_offset 16
  99 0004 00AF     	 add r7,sp,#0
 100              	.LCFI8:
 101              	 .cfi_def_cfa_register 7
 102 0006 0346     	 mov r3,r0
 103 0008 3960     	 str r1,[r7]
 104 000a FB71     	 strb r3,[r7,#7]
1811:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 105              	 .loc 1 1811 0
 106 000c 97F90730 	 ldrsb r3,[r7,#7]
 107 0010 002B     	 cmp r3,#0
 108 0012 0ADB     	 blt .L6
1812:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1813:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 109              	 .loc 1 1813 0
 110 0014 0D49     	 ldr r1,.L8
 111 0016 97F90730 	 ldrsb r3,[r7,#7]
 112 001a 3A68     	 ldr r2,[r7]
 113 001c D2B2     	 uxtb r2,r2
 114 001e 9200     	 lsls r2,r2,#2
 115 0020 D2B2     	 uxtb r2,r2
 116 0022 0B44     	 add r3,r3,r1
 117 0024 83F80023 	 strb r2,[r3,#768]
 118 0028 0AE0     	 b .L5
 119              	.L6:
1814:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1815:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   else
1816:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   {
1817:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
 120              	 .loc 1 1817 0
 121 002a 0949     	 ldr r1,.L8+4
 122 002c FB79     	 ldrb r3,[r7,#7]
 123 002e 03F00F03 	 and r3,r3,#15
 124 0032 043B     	 subs r3,r3,#4
 125 0034 3A68     	 ldr r2,[r7]
 126 0036 D2B2     	 uxtb r2,r2
 127 0038 9200     	 lsls r2,r2,#2
 128 003a D2B2     	 uxtb r2,r2
 129 003c 0B44     	 add r3,r3,r1
 130 003e 1A76     	 strb r2,[r3,#24]
 131              	.L5:
1818:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h ****   }
1819:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include\core_cm4.h **** }
 132              	 .loc 1 1819 0
 133 0040 0C37     	 adds r7,r7,#12
 134              	.LCFI9:
 135              	 .cfi_def_cfa_offset 4
 136 0042 BD46     	 mov sp,r7
 137              	.LCFI10:
 138              	 .cfi_def_cfa_register 13
 139              	 
 140 0044 5DF8047B 	 ldr r7,[sp],#4
 141              	.LCFI11:
 142              	 .cfi_restore 7
 143              	 .cfi_def_cfa_offset 0
 144 0048 7047     	 bx lr
 145              	.L9:
 146 004a 00BF     	 .align 2
 147              	.L8:
 148 004c 00E100E0 	 .word -536813312
 149 0050 00ED00E0 	 .word -536810240
 150              	 .cfi_endproc
 151              	.LFE113:
 153              	 .section .text.XMC_USIC_CH_SetInputSource,"ax",%progbits
 154              	 .align 2
 155              	 .thumb
 156              	 .thumb_func
 158              	XMC_USIC_CH_SetInputSource:
 159              	.LFB139:
 160              	 .file 2 "C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2017-09-08
   4:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
   7:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.1.18 - XMC Peripheral Driver Library 
   8:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.                        
  11:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *                                             
  12:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * following conditions are met:   
  14:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  15:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer.                        
  17:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  18:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  21:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  24:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  32:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
  35:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  37:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  38:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  39:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  40:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  41:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  42:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  43:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  44:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  45:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *      
  46:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  47:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  49:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  50:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  51:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  52:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  53:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  54:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  55:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  56:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  57:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  58:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  59:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  60:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  62:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  63:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  64:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  65:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  67:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  68:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  69:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  70:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  71:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  72:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  73:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  74:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  75:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  76:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-02-10:
  77:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetShiftDirection() to allow selection of shift direction of the data wo
  78:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetCaptureTimerValue() and XMC_USIC_CH_SetFractionalDivider()
  79:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  80:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-09-08:
  81:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed value of macro XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST used in XMC_USIC_CH_SetShiftDir
  82:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  83:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
  84:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
  85:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
  86:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
  87:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
  88:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
  89:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
  90:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
  91:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
  92:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
  93:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
  94:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
  95:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
  96:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
  97:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
  98:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
  99:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 100:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 101:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
 102:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
 103:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 104:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
 105:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
 106:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 107:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 108:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 109:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 110:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 111:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 112:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 113:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 114:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 115:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 116:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 117:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 118:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 119:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 120:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 121:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 122:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 123:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 124:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 125:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 126:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 127:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 128:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 129:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 130:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 131:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 132:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 133:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 134:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 135:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 136:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 137:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 138:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 139:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 140:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 141:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 142:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 143:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 144:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 145:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 146:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 147:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 148:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 149:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 150:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 151:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 152:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 153:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 154:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 155:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 156:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 157:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc1_usic_map.h"
 158:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 159:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 160:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 161:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc4_usic_map.h"
 162:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 163:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 164:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 165:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 166:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 167:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 168:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 169:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 170:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 171:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 172:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 173:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 174:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 175:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 176:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 177:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 178:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 179:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 180:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 181:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 182:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 183:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 184:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 185:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 186:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 187:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 188:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 189:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 190:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 191:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 192:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 193:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 194:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 195:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 196:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 197:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 198:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 199:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 200:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 201:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 202:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 203:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 204:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 205:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 206:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 207:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 208:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 209:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 210:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 211:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 212:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 213:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 214:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 215:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 216:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 217:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 218:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 219:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 220:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 221:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 222:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 223:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 224:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 225:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 226:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 227:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 228:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 229:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 230:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 231:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 232:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 233:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 234:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 235:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 236:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 237:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 238:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 239:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 240:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 241:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 242:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 243:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 244:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 245:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 246:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 247:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 248:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 249:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 250:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 251:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 252:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 253:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 254:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 255:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 256:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 257:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 258:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 259:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 260:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 261:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 262:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 263:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 264:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 265:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 266:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 267:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 268:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 269:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 270:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 271:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 272:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 273:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 274:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 275:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 276:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 277:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 278:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 279:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 280:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 281:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 282:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 283:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 284:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 285:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 286:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 287:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 288:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 289:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 290:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 291:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 292:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 293:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 294:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 295:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 296:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 297:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 298:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 299:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 300:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 301:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 302:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 303:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 304:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 305:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 306:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 307:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 308:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 309:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 310:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 311:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 312:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 313:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 314:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 315:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 316:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 317:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 318:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 319:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 320:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 321:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 322:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 323:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 324:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 325:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 326:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 327:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 328:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 329:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 330:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 331:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 332:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 333:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 334:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 335:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 336:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 337:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 338:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 339:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 340:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 341:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 342:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 343:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 344:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 345:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 346:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 347:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 348:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 349:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 350:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 351:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 352:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 353:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 354:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 355:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 356:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 357:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 358:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 359:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 360:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 361:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 362:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 363:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 364:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 365:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 366:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 367:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 368:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 369:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 370:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 371:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 372:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 373:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 374:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 375:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 376:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 377:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 378:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 379:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 380:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 381:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 382:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 383:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 384:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 385:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 386:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 387:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 388:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 389:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 390:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 391:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 392:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 393:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 394:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 395:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 396:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 397:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 398:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 399:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 400:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 401:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 402:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 403:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 404:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 405:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 406:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 407:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 408:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 409:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 410:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 411:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 412:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 413:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 414:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 415:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 416:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 417:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 418:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 419:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 420:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 421:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 422:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 423:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 424:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 425:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 426:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 427:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 428:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 429:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 430:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 431:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 432:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 433:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 434:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 435:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 436:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 437:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 438:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 439:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 440:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 441:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 442:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 443:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 444:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 445:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 446:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 447:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 448:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 449:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 450:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel shift direction.
 451:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** * Defines the shift direction of the data words for transmission and reception
 452:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** */
 453:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_SHIFT_DIRECTION
 454:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 455:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST = 0x0UL, /**< Shift LSB first. The first data bit of a data
 456:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST = 0x1UL << USIC_CH_SCTR_SDIR_Pos /**< Shift MSB first. The 
 457:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_SHIFT_DIRECTION_t;
 458:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 459:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 460:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 461:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 462:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 463:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 464:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 465:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 466:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma push
 467:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma anon_unions
 468:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 469:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning 586
 470:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 471:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 472:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 473:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 474:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 475:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 476:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 477:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 478:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file, 
 479:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 480:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 481:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 482:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 483:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 484:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 485:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 486:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 487:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 488:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 489:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 490:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 491:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 492:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 493:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 494:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 495:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 496:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 497:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 498:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 499:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 500:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 501:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 502:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 503:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   };
 504:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 505:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 506:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 507:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 508:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 509:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 510:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 511:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 512:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 513:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   };
 514:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 515:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 516:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 517:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 518:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 519:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 520:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 521:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 522:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 523:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 524:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 525:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 526:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 527:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 528:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 529:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 530:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 531:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 532:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 533:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 534:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 535:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 536:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 537:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 538:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 539:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 540:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma pop
 541:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 542:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning restore
 543:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 544:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 545:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 546:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 547:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 548:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 549:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 550:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 551:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 552:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 553:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 554:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 555:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 556:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 557:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 558:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 559:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 560:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 561:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 562:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 563:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 564:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 565:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 566:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** }
 567:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 568:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 569:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 570:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 571:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 572:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 573:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 574:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 575:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 576:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 577:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 578:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 579:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 580:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 581:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** }
 582:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 583:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 584:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 585:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 586:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 587:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 588:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 589:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 590:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 591:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 592:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 593:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 594:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 595:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 596:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 597:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 598:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 599:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 600:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 601:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 602:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 603:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 604:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 605:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 606:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 607:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 608:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 609:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 610:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 611:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 612:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 613:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 614:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 615:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 616:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 617:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 618:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 619:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 620:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 621:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 622:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 623:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 624:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 625:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 626:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 627:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 628:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 629:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 630:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 631:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 632:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 633:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 634:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 635:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 636:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 637:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 638:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 639:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 640:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 641:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 642:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 643:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 644:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 645:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 646:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 647:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 648:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 649:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 650:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 651:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 652:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 653:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 654:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 655:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 656:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 657:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 658:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 659:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 660:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 661:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 662:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 663:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 664:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 665:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 666:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 667:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 668:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 669:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 670:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 671:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 672:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 673:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 674:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 675:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 676:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 677:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 678:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 679:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 680:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 681:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 682:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 683:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 684:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 		                                         const uint16_t pdiv,
 685:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 												 const uint32_t oversampling,
 686:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 												 const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 687:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** 
 688:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** /**
 689:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 690:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 691:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 692:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 693:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 694:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 695:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 696:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 697:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 698:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *
 699:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 700:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 701:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 702:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc. 
 703:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  *  
 704:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 705:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 706:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 707:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****  */
 708:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 709:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** {
 161              	 .loc 2 709 0
 162              	 .cfi_startproc
 163              	 
 164              	 
 165              	 
 166 0000 80B4     	 push {r7}
 167              	.LCFI12:
 168              	 .cfi_def_cfa_offset 4
 169              	 .cfi_offset 7,-4
 170 0002 83B0     	 sub sp,sp,#12
 171              	.LCFI13:
 172              	 .cfi_def_cfa_offset 16
 173 0004 00AF     	 add r7,sp,#0
 174              	.LCFI14:
 175              	 .cfi_def_cfa_register 7
 176 0006 7860     	 str r0,[r7,#4]
 177 0008 0B46     	 mov r3,r1
 178 000a FB70     	 strb r3,[r7,#3]
 179 000c 1346     	 mov r3,r2
 180 000e BB70     	 strb r3,[r7,#2]
 710:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 181              	 .loc 2 710 0
 182 0010 F878     	 ldrb r0,[r7,#3]
 183 0012 FB78     	 ldrb r3,[r7,#3]
 184 0014 7A68     	 ldr r2,[r7,#4]
 185 0016 0633     	 adds r3,r3,#6
 186 0018 9B00     	 lsls r3,r3,#2
 187 001a 1344     	 add r3,r3,r2
 188 001c 5B68     	 ldr r3,[r3,#4]
 189 001e 23F00702 	 bic r2,r3,#7
 711:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 190              	 .loc 2 711 0
 191 0022 BB78     	 ldrb r3,[r7,#2]
 710:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 192              	 .loc 2 710 0
 193 0024 1A43     	 orrs r2,r2,r3
 194 0026 7968     	 ldr r1,[r7,#4]
 195 0028 831D     	 adds r3,r0,#6
 196 002a 9B00     	 lsls r3,r3,#2
 197 002c 0B44     	 add r3,r3,r1
 198 002e 5A60     	 str r2,[r3,#4]
 712:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_usic.h **** }
 199              	 .loc 2 712 0
 200 0030 0C37     	 adds r7,r7,#12
 201              	.LCFI15:
 202              	 .cfi_def_cfa_offset 4
 203 0032 BD46     	 mov sp,r7
 204              	.LCFI16:
 205              	 .cfi_def_cfa_register 13
 206              	 
 207 0034 5DF8047B 	 ldr r7,[sp],#4
 208              	.LCFI17:
 209              	 .cfi_restore 7
 210              	 .cfi_def_cfa_offset 0
 211 0038 7047     	 bx lr
 212              	 .cfi_endproc
 213              	.LFE139:
 215 003a 00BF     	 .section .text.XMC_UART_CH_Start,"ax",%progbits
 216              	 .align 2
 217              	 .thumb
 218              	 .thumb_func
 220              	XMC_UART_CH_Start:
 221              	.LFB198:
 222              	 .file 3 "C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc/xmc_uart.h"
   1:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  /**
   2:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @file xmc_uart.h
   3:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @date 2017-10-25
   4:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
   5:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @cond
   6:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
   7:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMClib v2.1.18 - XMC Peripheral Driver Library 
   8:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
   9:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  10:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * All rights reserved.                        
  11:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *                                             
  12:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * following conditions are met:   
  14:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *                                                                              
  15:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * disclaimer.                        
  17:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 
  18:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 
  21:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *                                                                              
  24:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *                                                                              
  32:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
  35:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
  36:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Change History
  37:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * --------------
  38:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
  39:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 2015-02-20:
  40:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Initial
  41:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *      
  42:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 2015-05-20:
  43:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Description updated <br>
  44:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Added XMC_UART_CH_TriggerServiceRequest() and XMC_UART_CH_SelectInterruptNodePointer <br>
  45:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
  46:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 2015-06-20:
  47:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  48:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
  49:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 2015-09-01:
  50:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Modified XMC_UART_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br
  51:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Modified XMC_UART_CH_EVENT_t enum for supporting XMC_UART_CH_EnableEvent() and XMC_UART_CH
  52:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *       for supporting multiple events configuration <br>
  53:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 
  54:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 2016-05-20:
  55:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Added XMC_UART_CH_EnableDataTransmission() and XMC_UART_CH_DisableDataTransmission()
  56:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
  57:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 2017-10-25:
  58:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *     - Added XMC_UART_CH_EnableMasterClock() and XMC_UART_CH_DisableMasterClock()
  59:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
  60:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @endcond 
  61:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
  62:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
  63:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
  64:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #ifndef XMC_UART_H
  65:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART_H
  66:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
  67:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
  68:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * HEADER FILES
  69:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
  70:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
  71:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #include "xmc_usic.h"
  72:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
  73:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
  74:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @addtogroup XMClib XMC Peripheral Library
  75:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @{
  76:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
  77:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
  78:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
  79:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @addtogroup UART
  80:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @brief Universal Asynchronous Receiver/Transmitter (UART) driver for XMC microcontroller family.
  81:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
  82:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * The UART driver uses Universal Serial Interface Channel(USIC) module to implement UART protocol.
  83:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * It provides APIs to configure USIC channel for UART communication. The driver enables the user
  84:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * in getting the status of UART protocol events, configuring interrupt service requests, protocol
  85:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * related parameter configuration etc.
  86:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 
  87:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * UART driver features:
  88:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Configuration structure XMC_UART_CH_CONFIG_t and initialization function XMC_UART_CH_Init()
  89:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Enumeration of events with their bit masks @ref XMC_UART_CH_EVENT_t, @ref XMC_UART_CH_STATUS_
  90:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Allows the selection of input source for the DX0 input stage using the API XMC_UART_CH_SetInp
  91:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Allows configuration of baudrate using XMC_UART_CH_SetBaudrate() and configuration of data le
  92:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  XMC_UART_CH_SetWordLength() and XMC_UART_CH_SetFrameLength()
  93:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Provides the status of UART protocol events, XMC_UART_CH_GetStatusFlag()
  94:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * -# Allows transmission of data using XMC_UART_CH_Transmit() and gets received data using XMC_UAR
  95:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 
  96:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @{
  97:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
  98:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
  99:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 100:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * MACROS
 101:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 102:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 103:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #if defined(USIC0)
 104:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART0_CH0 XMC_USIC0_CH0 /**< USIC0 channel 0 base address */
 105:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART0_CH1 XMC_USIC0_CH1 /**< USIC0 channel 1 base address */
 106:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 107:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 108:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #if defined(USIC1)
 109:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART1_CH0 XMC_USIC1_CH0 /**< USIC1 channel 0 base address */
 110:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART1_CH1 XMC_USIC1_CH1 /**< USIC1 channel 1 base address */
 111:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 112:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 113:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #if defined(USIC2)
 114:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART2_CH0 XMC_USIC2_CH0 /**< USIC2 channel 0 base address */
 115:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #define XMC_UART2_CH1 XMC_USIC2_CH1 /**< USIC2 channel 1 base address */
 116:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 117:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 118:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 119:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * ENUMS
 120:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 121:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 122:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 123:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * UART driver status
 124:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 125:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_STATUS
 126:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 127:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_OK,     /**< UART driver status : OK*/
 128:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_ERROR,  /**< UART driver status : ERROR */
 129:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_BUSY    /**< UART driver status : BUSY */
 130:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_STATUS_t;
 131:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 132:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 133:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** * UART portocol status. The enum values can be used for getting the status of UART channel.
 134:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** *
 135:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** */
 136:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_STATUS_FLAG
 137:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 138:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMISSION_IDLE = USIC_CH_PSR_ASCMode_TXIDLE_Msk,                 /**< 
 139:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEPTION_IDLE = USIC_CH_PSR_ASCMode_RXIDLE_Msk,                    /**< 
 140:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_SYNCHRONIZATION_BREAK_DETECTED = USIC_CH_PSR_ASCMode_SBD_Msk,       /**< 
 141:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_COLLISION_DETECTED = USIC_CH_PSR_ASCMode_COL_Msk,                   /**< 
 142:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVER_NOISE_DETECTED = USIC_CH_PSR_ASCMode_RNS_Msk,              /**< 
 143:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_0 = USIC_CH_PSR_ASCMode_FER0_Msk,          /**< 
 144:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_FORMAT_ERROR_IN_STOP_BIT_1 = USIC_CH_PSR_ASCMode_FER1_Msk,          /**< 
 145:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVE_FRAME_FINISHED = USIC_CH_PSR_ASCMode_RFF_Msk,               /**< 
 146:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMITTER_FRAME_FINISHED = USIC_CH_PSR_ASCMode_TFF_Msk,           /**< 
 147:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSFER_STATUS_BUSY = USIC_CH_PSR_ASCMode_BUSY_Msk,                /**< 
 148:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_ASCMode_RSIF_Msk,           /**< 
 149:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_ASCMode_DLIF_Msk,                /**< 
 150:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_ASCMode_TSIF_Msk,           /**< 
 151:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_ASCMode_TBIF_Msk,          /**< 
 152:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_ASCMode_RIF_Msk,                   /**< 
 153:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_ASCMode_AIF_Msk,       /**< 
 154:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_ASCMode_BRGIF_Msk      /**< 
 155:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_STATUS_FLAG_t;
 156:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 157:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 158:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** * UART configuration events. The enums can be used for configuring events using the CCR register.
 159:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** */
 160:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_CH_UART_EVENT
 161:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 162:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk,  /**< Receive start event */
 163:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk,  /**< Data lost event */
 164:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk,  /**< Transmit shift event */
 165:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk,  /**< Transmit buffer event */
 166:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,   /**< Receive event */
 167:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,   /**< Alternate receive event */
 168:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 169:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   
 170:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_SYNCHRONIZATION_BREAK = USIC_CH_PCR_ASCMode_SBIEN_Msk, /**< Event synchronizati
 171:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_COLLISION = USIC_CH_PCR_ASCMode_CDEN_Msk,              /**< Event collision */
 172:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_RECEIVER_NOISE = USIC_CH_PCR_ASCMode_RNIEN_Msk,        /**< Event receiver nois
 173:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_FORMAT_ERROR = USIC_CH_PCR_ASCMode_FEIEN_Msk,          /**< Event format error 
 174:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_EVENT_FRAME_FINISHED = USIC_CH_PCR_ASCMode_FFIEN_Msk         /**< Event frame finishe
 175:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_EVENT_t;
 176:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 177:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 178:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * UART Input sampling frequency options
 179:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 180:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_INPUT_SAMPLING_FREQ
 181:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 182:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_SAMPLING_FREQ_FPERIPH            = XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH,    
 183:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_D
 184:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_INPUT_SAMPLING_FREQ_t;
 185:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 186:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 187:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * UART input stages
 188:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 189:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_INPUT
 190:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 191:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_RXD = 0UL   /**< UART input stage DX0*/
 192:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #if UC_FAMILY == XMC1
 193:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   ,
 194:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_RXD1 = 3UL, /**< UART input stage DX3*/
 195:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INPUT_RXD2 = 5UL  /**< UART input stage DX5*/
 196:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 197:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_INPUT_t;
 198:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 199:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 200:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 201:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * UART channel interrupt node pointers
 202:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 203:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** typedef enum XMC_UART_CH_INTERRUPT_NODE_POINTER
 204:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 205:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANS
 206:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANS
 207:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEI
 208:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTER
 209:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_UART_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTO
 210:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_INTERRUPT_NODE_POINTER_t;
 211:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 212:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 213:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * DATA STRUCTURES
 214:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 215:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 216:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 217:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * UART initialization structure
 218:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** */
 219:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** typedef struct XMC_UART_CH_CONFIG
 220:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 221:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   uint32_t baudrate;                         /**< Desired baudrate. \b Range: minimum= 100, maximum
 222:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t data_bits;                         /**< Number of bits for the data field. Value configur
 223:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****                                                   \b Range: minimum= 1, maximum= 16*/
 224:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t frame_length;                      /**< Indicates nmber of bits in a frame. Configured as
 225:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****                                                   \b Range: minimum= 1, maximum= 63*/
 226:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t stop_bits;                         /**< Number of stop bits. \b Range: minimum= 1, maximu
 227:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   uint8_t oversampling;						           /**< Number of samples for a symbol(DCTQ).\b Range: minimum
 228:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_PARITY_MODE_t parity_mode;     /**< Parity mode. \b Range: @ref XMC_USIC_CH_PARITY_MO
 229:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****                                                   @ref XMC_USIC_CH_PARITY_MODE_ODD*/
 230:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** } XMC_UART_CH_CONFIG_t;
 231:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 232:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**************************************************************************************************
 233:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * API PROTOTYPES
 234:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  **************************************************************************************************
 235:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 236:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #ifdef __cplusplus
 237:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** extern "C" {
 238:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** #endif
 239:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 240:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 241:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 242:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, XMC_UART0_CH1,XMC_UART1_CH0, XMC_UART1_CH1,XMC_UART2_CH0, XM
 243:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param config Constant pointer to UART configuration structure of type @ref XMC_UART_CH_CONFIG_t
 244:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return XMC_UART_CH_STATUS_t Status of initializing the USIC channel for UART protocol.\n
 245:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: @ref XMC_UART_CH_STATUS_OK if initialization is successful.\n
 246:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *                    @ref XMC_UART_CH_STATUS_ERROR if configuration of baudrate failed.
 247:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 248:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 249:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Initializes the USIC channel for UART protocol.\n\n
 250:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * During the initialization, USIC channel is enabled, baudrate is configured with the defined over
 251:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * in the intialization structure. If the oversampling value is set to 0 in the structure, the defa
 252:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * is considered. Sampling point for each symbol is configured at the half of sampling period. Symb
 253:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * majority decision among 3 samples. 
 254:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Word length is configured with the number of data bits. If the value of \a frame_length is 0, th
 255:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * is set to the same value as word length. If \a frame_length is greater than 0, it is set as the 
 256:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Parity mode is set to the value configured for \a parity_mode.
 257:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * The USIC channel should be set to UART mode by calling the XMC_UART_CH_Start() API after the ini
 258:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 259:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 260:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Start(), XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 261:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 262:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** void XMC_UART_CH_Init(XMC_USIC_CH_t *const channel, const XMC_UART_CH_CONFIG_t *const config);
 263:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 264:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 265:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 266:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 267:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 268:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 269:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 270:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the USIC channel operation mode to UART mode.\n\n
 271:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * CCR register bitfield \a Mode is set to 2(UART mode). This API should be called after configurin
 272:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * the USIC channel. Transmission and reception can happen only when the UART mode is set. 
 273:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * This is an inline function.
 274:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 275:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 276:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Stop(), XMC_UART_CH_Transmit()\n\n\n
 277:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 278:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_Start(XMC_USIC_CH_t *const channel)
 279:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 223              	 .loc 3 279 0
 224              	 .cfi_startproc
 225              	 
 226              	 
 227              	 
 228 0000 80B4     	 push {r7}
 229              	.LCFI18:
 230              	 .cfi_def_cfa_offset 4
 231              	 .cfi_offset 7,-4
 232 0002 83B0     	 sub sp,sp,#12
 233              	.LCFI19:
 234              	 .cfi_def_cfa_offset 16
 235 0004 00AF     	 add r7,sp,#0
 236              	.LCFI20:
 237              	 .cfi_def_cfa_register 7
 238 0006 7860     	 str r0,[r7,#4]
 280:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   channel->CCR = (uint32_t)(((channel->CCR) & (~USIC_CH_CCR_MODE_Msk)) | (uint32_t)XMC_USIC_CH_OPER
 239              	 .loc 3 280 0
 240 0008 7B68     	 ldr r3,[r7,#4]
 241 000a 1B6C     	 ldr r3,[r3,#64]
 242 000c 23F00F03 	 bic r3,r3,#15
 243 0010 43F00202 	 orr r2,r3,#2
 244 0014 7B68     	 ldr r3,[r7,#4]
 245 0016 1A64     	 str r2,[r3,#64]
 281:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** }
 246              	 .loc 3 281 0
 247 0018 0C37     	 adds r7,r7,#12
 248              	.LCFI21:
 249              	 .cfi_def_cfa_offset 4
 250 001a BD46     	 mov sp,r7
 251              	.LCFI22:
 252              	 .cfi_def_cfa_register 13
 253              	 
 254 001c 5DF8047B 	 ldr r7,[sp],#4
 255              	.LCFI23:
 256              	 .cfi_restore 7
 257              	 .cfi_def_cfa_offset 0
 258 0020 7047     	 bx lr
 259              	 .cfi_endproc
 260              	.LFE198:
 262 0022 00BF     	 .section .text.XMC_UART_CH_SetInputSource,"ax",%progbits
 263              	 .align 2
 264              	 .thumb
 265              	 .thumb_func
 267              	XMC_UART_CH_SetInputSource:
 268              	.LFB206:
 282:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 283:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 284:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 285:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 286:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return XMC_UART_CH_STATUS_t Status to indicate if the communication channel is stopped successf
 287:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *                              @ref XMC_UART_CH_STATUS_OK if the communication channel is stopped.
 288:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *                              @ref XMC_UART_CH_STATUS_BUSY if the communication channel is busy.
 289:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 290:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 291:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Stops the UART communication.\n\n
 292:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * CCR register bitfield \a Mode is reset. This disables the communication.
 293:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Before starting the communication again, the channel has to be reconfigured.
 294:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 295:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 296:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Init() \n\n\n
 297:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 298:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** XMC_UART_CH_STATUS_t XMC_UART_CH_Stop(XMC_USIC_CH_t *const channel);
 299:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 300:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 301:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 302:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				   \b Range: @ref XMC_UART0_CH0, XMC_UART0_CH1 ,XMC_UART1_CH0, XMC_UART1_CH1, XMC_UART2_CH0,
 303:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param rate Desired baudrate. \n
 304:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *           \b Range: minimum value = 100, maximum value depends on the peripheral clock frequency
 305:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				   and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/
 306:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 307:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 					 This can be related to the number of samples for each logic state of the data signal.\n
 308:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 					 \b Range: 4 to 32. Value should be chosen based on the protocol used.
 309:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return XMC_UART_CH_STATUS_t Status indicating the baudrate configuration.\n
 310:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 			     \b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 311:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 					 @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 312:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 313:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description:</b><br>
 314:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the bus speed in bits per second.\n\n
 315:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Derives the values of \a STEP and PDIV to arrive at the optimum realistic speed possible.
 316:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \a oversampling is the number of samples to be taken for each symbol of UART protocol.
 317:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Default \a oversampling of 16 is considered if the input \a oversampling is less than 4. It is r
 318:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * a minimum oversampling of 4 for UART.
 319:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 320:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 321:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_Init(), XMC_UART_CH_Stop()
 322:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 323:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** XMC_UART_CH_STATUS_t XMC_UART_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 324:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 325:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 326:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 327:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 328:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  data Data to be transmitted. \n 
 329:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: 16 bit unsigned data within the range 0 to 65535. Actual size of
 330:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *          data transmitted depends on the configured number of bits for the UART protocol in the 
 331:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 332:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 333:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 334:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Transmits data over serial communication channel using UART protocol.\n\n
 335:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Based on the channel configuration, data is either put to the transmit FIFO or to TBUF register.
 336:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Before putting data to TBUF, the API waits for TBUF to finish shifting its contents to shift reg
 337:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * So user can continuously execute the API without checking for TBUF busy status. Based on the num
 338:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * data bits configured, the lower significant bits will be extracted for transmission.
 339:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 340:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Note: When FIFO is not configured, the API waits for the TBUF to be available. 
 341:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * This makes the execution a blocking call.
 342:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 343:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 344:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_GetReceivedData() \n\n\n
 345:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 346:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** void XMC_UART_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data);
 347:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 348:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 349:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 350:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 351:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return uint16_t Received data over UART communication channel.
 352:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 353:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Provides one word of data received over UART communication channel.\n\n
 354:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Based on the channel configuration, data is either read from the receive FIFO or RBUF register.
 355:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Before returning the value, there is no check for data validity. User should check the appropria
 356:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * data receive flags(standard receive/alternative receive/FIFO standard receive/FIFO alternative r
 357:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * before executing the API. Reading from an empty receive FIFO can generate a receive error event.
 358:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 359:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 360:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_GetStatusFlag(), XMC_UART_CH_Transmit() \n\n\n
 361:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 362:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** uint16_t XMC_UART_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 363:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 364:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 365:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 366:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 367:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  word_length Data word length. \n
 368:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: minimum= 1, maximum= 16.
 369:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 370:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 371:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 372:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the data word length in number of bits.\n\n
 373:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Word length can range from 1 to 16. It indicates the number of data bits in a data word.
 374:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * The value of \a word_length will be decremented by 1 before setting the value to \a SCTR registe
 375:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * If the UART data bits is more than 16, then the frame length should be set to the actual number 
 376:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * word length should be configured with the number of bits expected in each transaction. For examp
 377:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * for UART communication is 20 bits, then the frame length should be set as 20. Word length can be
 378:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * transmit and receive handling. If data is stored as 8bit array, then the word length can be set 
 379:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * a full message of UART data should be transmitted/ received as 3 data words.
 380:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 381:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 382:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_SetFrameLength() \n\n\n
 383:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 384:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
 385:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 386:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_SetWordLength(channel, word_length);
 387:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** }
 388:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 389:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 390:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 391:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 392:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  frame_length Number of data bits in each UART frame. \n
 393:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: minimum= 1, maximum= 64.
 394:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 395:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 396:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 397:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the number of data bits for UART communication.\n\n
 398:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * The frame length is configured by setting the input value to \a SCTR register.
 399:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * The value of \a frame_length will be decremented by 1, before setting it to the register.
 400:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Frame length should not be set to 64 for UART communication.
 401:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 402:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 403:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_SetWordLength() \n\n\n
 404:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 405:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
 406:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 407:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_SetFrameLength(channel, frame_length);
 408:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** }
 409:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 410:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 411:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 412:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 413:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  event Event bitmasks to enable. Use the type @ref XMC_UART_CH_EVENT_t for naming events.
 414:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART_CH_EVENT_RECEIVE_START, @ref XMC_UART_CH_EVENT_DATA_LOST,
 415:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  @ref XMC_UART_CH_EVENT_TRANSMIT_SHIFT, @ref XMC_UART_CH_EVENT_TRANSMIT_BUFFER,
 416:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  etc.
 417:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 418:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 419:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 420:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Enables interrupt events for UART communication.\n\n
 421:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
 422:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @ref XMC_UART_CH_EVENT_t enumerates multiple event bitmasks. These enumerations can be used as i
 423:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Events are configured by setting bits in the CCR register.
 424:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 425:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_DisableEvent(), XMC_UART_CH_SetInterruptNodePointer(), XMC_UART_CH_GetStatusFlag() \
 426:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 427:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** void XMC_UART_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 428:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 429:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 430:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 431:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 432:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  event Bitmask of events to disable. Use the type @ref XMC_UART_CH_EVENT_t for naming eve
 433:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART_CH_EVENT_RECEIVE_START, @ref XMC_UART_CH_EVENT_DATA_LOST,
 434:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  @ref XMC_UART_CH_EVENT_TRANSMIT_SHIFT, @ref XMC_UART_CH_EVENT_TRANSMIT_BUFFER,
 435:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  etc.
 436:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 437:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 438:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 439:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Disables the interrupt events by clearing the bits in CCR register.\n\n
 440:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
 441:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EVENT_FLAG_t enumerates multiple event bitmasks. These enumerations can be used as i
 442:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 443:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 444:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_ClearStatusFlag(), XMC_UART_CH_EnableEvent() \n\n\n
 445:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 446:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** void XMC_UART_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 447:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 448:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 449:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 450:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 451:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param service_request Service request number for generating protocol interrupts.\n
 452:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: 0 to 5.
 453:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 454:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 455:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 456:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the interrupt node for UART channel protocol events.\n\n
 457:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * For all the protocol events enlisted in the enumeration XMC_UART_CH_EVENT_t, one common
 458:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * interrupt gets generated. The service request connects the interrupt node to the UART 
 459:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * protocol events.
 460:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
 461:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 462:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 463:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EnableEvent() \n\n\n
 464:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 465:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
 466:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****                                                          const uint8_t service_request)
 467:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 468:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_SetInterruptNodePointer(channel, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL, 
 469:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****                                               (uint32_t)service_request);
 470:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** }
 471:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 472:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 473:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 474:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 475:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
 476:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 						  \b Range: @ref XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
 477:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 						  			@ref XMC_UART_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
 478:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param service_request Service request number.\n
 479:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 						  \b Range: 0 to 5.
 480:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 481:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 482:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 483:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets the interrupt node for USIC channel events. \n\n
 484:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
 485:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
 486:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
 487:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 488:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 489:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EnableEvent() \n\n\n
 490:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 491:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SelectInterruptNodePointer(XMC_USIC_CH_t *const channel,
 492:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****                                                             const XMC_UART_CH_INTERRUPT_NODE_POINTE
 493:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****                                                             const uint32_t service_request)
 494:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 495:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_SetInterruptNodePointer(channel, (XMC_USIC_CH_INTERRUPT_NODE_POINTER_t)interrupt_node
 496:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 		                                       (uint32_t)service_request);
 497:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** }
 498:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 499:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 500:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 501:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				   \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@r
 502:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param  service_request_line service request number of the event to be triggered. \n
 503:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 			\b Range: 0 to 5.
 504:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 505:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 506:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 507:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Trigger a UART interrupt service request.\n\n
 508:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * When the UART service request is triggered, the NVIC interrupt associated with it will be
 509:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * generated if enabled.
 510:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 511:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 512:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_SelectInterruptNodePointer() \n\n\n
 513:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 514:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
 515:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 516:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_TriggerServiceRequest(channel, (uint32_t)service_request_line);
 517:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** }
 518:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 519:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 520:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 521:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 522:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return Status of UART channel events. \n 
 523:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: Use @ref XMC_UART_CH_STATUS_FLAG_t enumerations for
 524:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 					event bitmasks. @ref XMC_UART_CH_STATUS_FLAG_TRANSMISSION_IDLE, @ref XMC_UART_CH_STATUS_FLA
 525:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 					@ref XMC_UART_CH_STATUS_FLAG_SYNCHRONIZATION_BREAK_DETECTED etc.
 526:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 527:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 528:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Provides the status of UART channel events.\n\n
 529:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Status provided by the API represents the status of multiple events at their bit positions. The 
 530:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * obtained using the enumeration XMC_UART_CH_STATUS_FLAG_t. Event status is obtained by reading
 531:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * the register PSR_ASCMode.
 532:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 533:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 534:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EnableEvent(),  XMC_UART_CH_ClearStatusFlag()\n\n\n
 535:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 536:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE uint32_t XMC_UART_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 537:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 538:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   return channel->PSR_ASCMode;
 539:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** }
 540:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 541:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 542:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 543:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 544:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param flag UART events to be cleared. \n
 545:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: Use @ref XMC_UART_CH_STATUS_FLAG_t enumerations for
 546:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 					event bitmasks. @ref XMC_UART_CH_STATUS_FLAG_TRANSMISSION_IDLE, @ref XMC_UART_CH_STATUS_FLA
 547:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 					@ref XMC_UART_CH_STATUS_FLAG_SYNCHRONIZATION_BREAK_DETECTED etc.
 548:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 549:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 550:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 551:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Clears the status of UART channel events.\n\n
 552:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
 553:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_STATUS_FLAG_t enumerates multiple event bitmasks. These enumerations can be used as 
 554:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Events are cleared by setting the bitmask to the PSCR register.
 555:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 556:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 557:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_DisableEvent(),  XMC_UART_CH_GetStatusFlag()\n\n\n
 558:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 559:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 560:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 561:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   channel->PSCR = flag;
 562:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** }
 563:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** 
 564:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** /**
 565:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param channel Constant pointer to USIC channel handle of type @ref XMC_USIC_CH_t \n
 566:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 				  \b Range: @ref XMC_UART0_CH0, @ref XMC_UART0_CH1,@ref XMC_UART1_CH0,@ref XMC_UART1_CH1,@re
 567:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param input UART channel input stage of type @ref XMC_UART_CH_INPUT_t. \n 
 568:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *          \b Range: @ref XMC_UART_CH_INPUT_RXD (for DX0),
 569:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * 					@ref XMC_UART_CH_INPUT_RXD1 (for DX3), @ref XMC_UART_CH_INPUT_RXD2 (for DX5).
 570:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @param source Input source select for the input stage. The table provided below maps the decimal
 571:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 572:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 573:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * </tr></table>
 574:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * @return None
 575:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 576:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Description</b><br>
 577:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Sets input soource for the UART communication.\n\n
 578:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * It is used for configuring the input stage for data reception.
 579:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. 
 580:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * The API can be used for the input stages DX0, DX3 and DX5. 
 581:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  *
 582:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * \par<b>Related APIs:</b><BR>
 583:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  * XMC_UART_CH_EnableInputInversion() \n\n\n
 584:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****  */
 585:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** __STATIC_INLINE void XMC_UART_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_UART_CH_INP
 586:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** {
 269              	 .loc 3 586 0
 270              	 .cfi_startproc
 271              	 
 272              	 
 273 0000 80B5     	 push {r7,lr}
 274              	.LCFI24:
 275              	 .cfi_def_cfa_offset 8
 276              	 .cfi_offset 7,-8
 277              	 .cfi_offset 14,-4
 278 0002 82B0     	 sub sp,sp,#8
 279              	.LCFI25:
 280              	 .cfi_def_cfa_offset 16
 281 0004 00AF     	 add r7,sp,#0
 282              	.LCFI26:
 283              	 .cfi_def_cfa_register 7
 284 0006 7860     	 str r0,[r7,#4]
 285 0008 0B46     	 mov r3,r1
 286 000a FB70     	 strb r3,[r7,#3]
 287 000c 1346     	 mov r3,r2
 288 000e BB70     	 strb r3,[r7,#2]
 587:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~(USIC_CH_DX0CR_INSW_Msk|USIC_CH_DX0CR_
 289              	 .loc 3 587 0
 290 0010 F878     	 ldrb r0,[r7,#3]
 291 0012 FB78     	 ldrb r3,[r7,#3]
 292 0014 7A68     	 ldr r2,[r7,#4]
 293 0016 0633     	 adds r3,r3,#6
 294 0018 9B00     	 lsls r3,r3,#2
 295 001a 1344     	 add r3,r3,r2
 296 001c 5B68     	 ldr r3,[r3,#4]
 297 001e 23F05002 	 bic r2,r3,#80
 298 0022 7968     	 ldr r1,[r7,#4]
 299 0024 831D     	 adds r3,r0,#6
 300 0026 9B00     	 lsls r3,r3,#2
 301 0028 0B44     	 add r3,r3,r1
 302 002a 5A60     	 str r2,[r3,#4]
 588:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h ****   XMC_USIC_CH_SetInputSource(channel, (XMC_USIC_CH_INPUT_t)input, source);
 303              	 .loc 3 588 0
 304 002c FA78     	 ldrb r2,[r7,#3]
 305 002e BB78     	 ldrb r3,[r7,#2]
 306 0030 7868     	 ldr r0,[r7,#4]
 307 0032 1146     	 mov r1,r2
 308 0034 1A46     	 mov r2,r3
 309 0036 FFF7FEFF 	 bl XMC_USIC_CH_SetInputSource
 589:C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc\xmc_uart.h **** }
 310              	 .loc 3 589 0
 311 003a 0837     	 adds r7,r7,#8
 312              	.LCFI27:
 313              	 .cfi_def_cfa_offset 8
 314 003c BD46     	 mov sp,r7
 315              	.LCFI28:
 316              	 .cfi_def_cfa_register 13
 317              	 
 318 003e 80BD     	 pop {r7,pc}
 319              	 .cfi_endproc
 320              	.LFE206:
 322              	 .comm lgg_uart_rx_buffer,64,4
 323              	 .global lgg_uart_rx_cnt
 324              	 .section .bss.lgg_uart_rx_cnt,"aw",%nobits
 325              	 .align 2
 328              	lgg_uart_rx_cnt:
 329 0000 00000000 	 .space 4
 330              	 .global lgg_uart_rx_flag
 331              	 .section .bss.lgg_uart_rx_flag,"aw",%nobits
 334              	lgg_uart_rx_flag:
 335 0000 00       	 .space 1
 336              	 .comm lgg_uart_tx_buffer,64,4
 337              	 .global lgg_uart_tx_cnt
 338              	 .section .bss.lgg_uart_tx_cnt,"aw",%nobits
 339              	 .align 2
 342              	lgg_uart_tx_cnt:
 343 0000 00000000 	 .space 4
 344              	 .global lgg_uart_tx_remain
 345              	 .section .bss.lgg_uart_tx_remain,"aw",%nobits
 346              	 .align 2
 349              	lgg_uart_tx_remain:
 350 0000 00000000 	 .space 4
 351              	 .global _uart_config
 352              	 .section .rodata._uart_config,"a",%progbits
 353              	 .align 2
 356              	_uart_config:
 357 0000 80250000 	 .word 9600
 358 0004 08       	 .byte 8
 359 0005 08       	 .byte 8
 360 0006 01       	 .byte 1
 361 0007 00       	 .space 1
 362 0008 0000     	 .short 0
 363 000a 0000     	 .space 2
 364              	 .section .text.lgg_uart_init,"ax",%progbits
 365              	 .align 2
 366              	 .global lgg_uart_init
 367              	 .thumb
 368              	 .thumb_func
 370              	lgg_uart_init:
 371              	.LFB230:
 372              	 .file 4 "../lgg/uart/uart.c"
   1:../lgg/uart/uart.c **** #include "uart.h"
   2:../lgg/uart/uart.c **** 
   3:../lgg/uart/uart.c **** /*
   4:../lgg/uart/uart.c ****  *    LGG Driver for ARM Cortex-M
   5:../lgg/uart/uart.c ****  *    UART ( Universal Asynchronous Receiver/Transmitter )
   6:../lgg/uart/uart.c ****  *    < @History: 2019-XX-XX Debug >
   7:../lgg/uart/uart.c ****  *    <			  2020-01-18 i want to restruct the driver, but i have no time :)  >
   8:../lgg/uart/uart.c ****  *
   9:../lgg/uart/uart.c ****  */
  10:../lgg/uart/uart.c **** 
  11:../lgg/uart/uart.c **** /*
  12:../lgg/uart/uart.c ****  * 		TX or RX buffer
  13:../lgg/uart/uart.c ****  * */
  14:../lgg/uart/uart.c **** #define  lgg_uart_buffer_size 64
  15:../lgg/uart/uart.c **** uint8_t  lgg_uart_rx_buffer[lgg_uart_buffer_size];
  16:../lgg/uart/uart.c **** uint32_t lgg_uart_rx_cnt = 0;
  17:../lgg/uart/uart.c **** LGG_UART_RX_STATUS_t  lgg_uart_rx_flag = LGG_UART_RX_READY;
  18:../lgg/uart/uart.c **** 
  19:../lgg/uart/uart.c **** uint8_t  lgg_uart_tx_buffer[lgg_uart_buffer_size];
  20:../lgg/uart/uart.c **** uint32_t lgg_uart_tx_cnt = 0;
  21:../lgg/uart/uart.c **** uint32_t lgg_uart_tx_remain = 0;
  22:../lgg/uart/uart.c **** 
  23:../lgg/uart/uart.c **** /*  UART configuration  */
  24:../lgg/uart/uart.c **** const XMC_UART_CH_CONFIG_t _uart_config =
  25:../lgg/uart/uart.c **** {
  26:../lgg/uart/uart.c **** 		.baudrate = 9600,
  27:../lgg/uart/uart.c **** 		.data_bits = 8,
  28:../lgg/uart/uart.c **** 		.frame_length = 8,
  29:../lgg/uart/uart.c **** 		.parity_mode = XMC_USIC_CH_PARITY_MODE_NONE,
  30:../lgg/uart/uart.c **** 		.stop_bits = 1,
  31:../lgg/uart/uart.c **** };
  32:../lgg/uart/uart.c **** 
  33:../lgg/uart/uart.c **** /*
  34:../lgg/uart/uart.c ****  *	 init USIC Channel as UART
  35:../lgg/uart/uart.c ****  *   @ Brief : Init USIC
  36:../lgg/uart/uart.c ****  *   @ param : none
  37:../lgg/uart/uart.c ****  *   @ retval: none
  38:../lgg/uart/uart.c ****  *
  39:../lgg/uart/uart.c ****  */
  40:../lgg/uart/uart.c **** void lgg_uart_init(void)
  41:../lgg/uart/uart.c **** {
 373              	 .loc 4 41 0
 374              	 .cfi_startproc
 375              	 
 376              	 
 377 0000 80B5     	 push {r7,lr}
 378              	.LCFI29:
 379              	 .cfi_def_cfa_offset 8
 380              	 .cfi_offset 7,-8
 381              	 .cfi_offset 14,-4
 382 0002 00AF     	 add r7,sp,#0
 383              	.LCFI30:
 384              	 .cfi_def_cfa_register 7
  42:../lgg/uart/uart.c **** 	/*
  43:../lgg/uart/uart.c **** 	 * 		GPIO init
  44:../lgg/uart/uart.c **** 	 * */
  45:../lgg/uart/uart.c **** 	XMC_GPIO_SetMode(XMC_GPIO_PORT0, 0, XMC_GPIO_MODE_INPUT_PULL_UP);			   //  RxD
 385              	 .loc 4 45 0
 386 0004 2248     	 ldr r0,.L14
 387 0006 0021     	 movs r1,#0
 388 0008 1022     	 movs r2,#16
 389 000a FFF7FEFF 	 bl XMC_GPIO_SetMode
  46:../lgg/uart/uart.c **** 	XMC_GPIO_SetMode(XMC_GPIO_PORT0, 1, XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2);      //  TxD
 390              	 .loc 4 46 0
 391 000e 2048     	 ldr r0,.L14
 392 0010 0121     	 movs r1,#1
 393 0012 9022     	 movs r2,#144
 394 0014 FFF7FEFF 	 bl XMC_GPIO_SetMode
  47:../lgg/uart/uart.c **** 
  48:../lgg/uart/uart.c **** 	/*
  49:../lgg/uart/uart.c **** 	 * 		UART init (XMC Peripheral Library)
  50:../lgg/uart/uart.c **** 	 * */
  51:../lgg/uart/uart.c **** 	XMC_UART_CH_Init(XMC_USIC1_CH1, &_uart_config);
 395              	 .loc 4 51 0
 396 0018 1E48     	 ldr r0,.L14+4
 397 001a 1F49     	 ldr r1,.L14+8
 398 001c FFF7FEFF 	 bl XMC_UART_CH_Init
  52:../lgg/uart/uart.c **** 	XMC_UART_CH_SetInputSource(XMC_USIC1_CH1, XMC_UART_CH_INPUT_RXD, USIC1_C1_DX0_P0_0);
 399              	 .loc 4 52 0
 400 0020 1C48     	 ldr r0,.L14+4
 401 0022 0021     	 movs r1,#0
 402 0024 0322     	 movs r2,#3
 403 0026 FFF7FEFF 	 bl XMC_UART_CH_SetInputSource
  53:../lgg/uart/uart.c **** 
  54:../lgg/uart/uart.c **** 
  55:../lgg/uart/uart.c **** 	/*
  56:../lgg/uart/uart.c **** 	 * 		enable TxD & RxD interrupt
  57:../lgg/uart/uart.c **** 	 * */
  58:../lgg/uart/uart.c **** 	XMC_UART_CH_EnableEvent(XMC_USIC1_CH1, XMC_UART_CH_EVENT_TRANSMIT_BUFFER);
 404              	 .loc 4 58 0
 405 002a 1A48     	 ldr r0,.L14+4
 406 002c 4FF40051 	 mov r1,#8192
 407 0030 FFF7FEFF 	 bl XMC_UART_CH_EnableEvent
  59:../lgg/uart/uart.c **** 	XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC1_CH1, XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUF
 408              	 .loc 4 59 0
 409 0034 1748     	 ldr r0,.L14+4
 410 0036 0421     	 movs r1,#4
 411 0038 0022     	 movs r2,#0
 412 003a FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
  60:../lgg/uart/uart.c **** 	XMC_UART_CH_EnableEvent(XMC_USIC1_CH1, XMC_UART_CH_EVENT_STANDARD_RECEIVE);
 413              	 .loc 4 60 0
 414 003e 1548     	 ldr r0,.L14+4
 415 0040 4FF48041 	 mov r1,#16384
 416 0044 FFF7FEFF 	 bl XMC_UART_CH_EnableEvent
  61:../lgg/uart/uart.c **** 	XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC1_CH1, XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE, 0);
 417              	 .loc 4 61 0
 418 0048 1248     	 ldr r0,.L14+4
 419 004a 0821     	 movs r1,#8
 420 004c 0022     	 movs r2,#0
 421 004e FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
  62:../lgg/uart/uart.c **** 	XMC_UART_CH_EnableEvent(XMC_USIC1_CH1, XMC_UART_CH_EVENT_ALTERNATIVE_RECEIVE);
 422              	 .loc 4 62 0
 423 0052 1048     	 ldr r0,.L14+4
 424 0054 4FF40041 	 mov r1,#32768
 425 0058 FFF7FEFF 	 bl XMC_UART_CH_EnableEvent
  63:../lgg/uart/uart.c **** 	XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC1_CH1, XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RE
 426              	 .loc 4 63 0
 427 005c 0D48     	 ldr r0,.L14+4
 428 005e 0C21     	 movs r1,#12
 429 0060 0022     	 movs r2,#0
 430 0062 FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
  64:../lgg/uart/uart.c **** 
  65:../lgg/uart/uart.c **** 	XMC_UART_CH_EnableEvent(XMC_USIC1_CH1, XMC_UART_CH_EVENT_FRAME_FINISHED);
 431              	 .loc 4 65 0
 432 0066 0B48     	 ldr r0,.L14+4
 433 0068 8021     	 movs r1,#128
 434 006a FFF7FEFF 	 bl XMC_UART_CH_EnableEvent
  66:../lgg/uart/uart.c **** 	XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC1_CH1, XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL, XM
 435              	 .loc 4 66 0
 436 006e 0948     	 ldr r0,.L14+4
 437 0070 1021     	 movs r1,#16
 438 0072 8022     	 movs r2,#128
 439 0074 FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
  67:../lgg/uart/uart.c **** 
  68:../lgg/uart/uart.c **** 	/*
  69:../lgg/uart/uart.c **** 	 * 		configure NVIC
  70:../lgg/uart/uart.c **** 	 * */
  71:../lgg/uart/uart.c **** 	NVIC_SetPriority(USIC1_0_IRQn, 1);
 440              	 .loc 4 71 0
 441 0078 5A20     	 movs r0,#90
 442 007a 0121     	 movs r1,#1
 443 007c FFF7FEFF 	 bl __NVIC_SetPriority
  72:../lgg/uart/uart.c **** 	NVIC_EnableIRQ(USIC1_0_IRQn);
 444              	 .loc 4 72 0
 445 0080 5A20     	 movs r0,#90
 446 0082 FFF7FEFF 	 bl __NVIC_EnableIRQ
  73:../lgg/uart/uart.c **** 
  74:../lgg/uart/uart.c **** 	XMC_UART_CH_Start(XMC_USIC1_CH1);
 447              	 .loc 4 74 0
 448 0086 0348     	 ldr r0,.L14+4
 449 0088 FFF7FEFF 	 bl XMC_UART_CH_Start
  75:../lgg/uart/uart.c **** }
 450              	 .loc 4 75 0
 451 008c 80BD     	 pop {r7,pc}
 452              	.L15:
 453 008e 00BF     	 .align 2
 454              	.L14:
 455 0090 00800248 	 .word 1208123392
 456 0094 00020248 	 .word 1208091136
 457 0098 00000000 	 .word _uart_config
 458              	 .cfi_endproc
 459              	.LFE230:
 461              	 .section .text.lgg_uart_transmit,"ax",%progbits
 462              	 .align 2
 463              	 .global lgg_uart_transmit
 464              	 .thumb
 465              	 .thumb_func
 467              	lgg_uart_transmit:
 468              	.LFB231:
  76:../lgg/uart/uart.c **** 
  77:../lgg/uart/uart.c **** /*
  78:../lgg/uart/uart.c ****  *	 send data to UART using interrupt
  79:../lgg/uart/uart.c ****  *   @ Brief : transmit data(string) to UART
  80:../lgg/uart/uart.c ****  *   @ param : pData  - pointer to data,
  81:../lgg/uart/uart.c ****  *   		   length - data length to transmit
  82:../lgg/uart/uart.c ****  *   @ retval: none
  83:../lgg/uart/uart.c ****  *
  84:../lgg/uart/uart.c ****  */
  85:../lgg/uart/uart.c **** void lgg_uart_transmit(uint8_t* pData, uint32_t length)
  86:../lgg/uart/uart.c **** {
 469              	 .loc 4 86 0
 470              	 .cfi_startproc
 471              	 
 472              	 
 473              	 
 474 0000 80B4     	 push {r7}
 475              	.LCFI31:
 476              	 .cfi_def_cfa_offset 4
 477              	 .cfi_offset 7,-4
 478 0002 85B0     	 sub sp,sp,#20
 479              	.LCFI32:
 480              	 .cfi_def_cfa_offset 24
 481 0004 00AF     	 add r7,sp,#0
 482              	.LCFI33:
 483              	 .cfi_def_cfa_register 7
 484 0006 7860     	 str r0,[r7,#4]
 485 0008 3960     	 str r1,[r7]
  87:../lgg/uart/uart.c **** 	uint32_t i = 0;
 486              	 .loc 4 87 0
 487 000a 0023     	 movs r3,#0
 488 000c FB60     	 str r3,[r7,#12]
  88:../lgg/uart/uart.c **** 
  89:../lgg/uart/uart.c **** 	/* check if last transmission is not completed */
  90:../lgg/uart/uart.c **** 	if(lgg_uart_tx_remain != 0)
 489              	 .loc 4 90 0
 490 000e 144B     	 ldr r3,.L21
 491 0010 1B68     	 ldr r3,[r3]
 492 0012 002B     	 cmp r3,#0
 493 0014 00D0     	 beq .L17
  91:../lgg/uart/uart.c **** 	{
  92:../lgg/uart/uart.c **** 		return ;
 494              	 .loc 4 92 0
 495 0016 1EE0     	 b .L16
 496              	.L17:
  93:../lgg/uart/uart.c **** 	}
  94:../lgg/uart/uart.c **** 	/* copy data to buffer */
  95:../lgg/uart/uart.c **** 	for(i=1; i<length; i++)
 497              	 .loc 4 95 0
 498 0018 0123     	 movs r3,#1
 499 001a FB60     	 str r3,[r7,#12]
 500 001c 0BE0     	 b .L19
 501              	.L20:
  96:../lgg/uart/uart.c **** 		lgg_uart_tx_buffer[i] = pData[i];
 502              	 .loc 4 96 0 discriminator 3
 503 001e 7A68     	 ldr r2,[r7,#4]
 504 0020 FB68     	 ldr r3,[r7,#12]
 505 0022 1344     	 add r3,r3,r2
 506 0024 1978     	 ldrb r1,[r3]
 507 0026 0F4A     	 ldr r2,.L21+4
 508 0028 FB68     	 ldr r3,[r7,#12]
 509 002a 1344     	 add r3,r3,r2
 510 002c 0A46     	 mov r2,r1
 511 002e 1A70     	 strb r2,[r3]
  95:../lgg/uart/uart.c **** 		lgg_uart_tx_buffer[i] = pData[i];
 512              	 .loc 4 95 0 discriminator 3
 513 0030 FB68     	 ldr r3,[r7,#12]
 514 0032 0133     	 adds r3,r3,#1
 515 0034 FB60     	 str r3,[r7,#12]
 516              	.L19:
  95:../lgg/uart/uart.c **** 		lgg_uart_tx_buffer[i] = pData[i];
 517              	 .loc 4 95 0 is_stmt 0 discriminator 1
 518 0036 FA68     	 ldr r2,[r7,#12]
 519 0038 3B68     	 ldr r3,[r7]
 520 003a 9A42     	 cmp r2,r3
 521 003c EFD3     	 bcc .L20
  97:../lgg/uart/uart.c **** 	/* send first byte */
  98:../lgg/uart/uart.c **** 	lgg_uart_tx_remain = length - 1;
 522              	 .loc 4 98 0 is_stmt 1
 523 003e 3B68     	 ldr r3,[r7]
 524 0040 013B     	 subs r3,r3,#1
 525 0042 074A     	 ldr r2,.L21
 526 0044 1360     	 str r3,[r2]
  99:../lgg/uart/uart.c **** 	lgg_uart_tx_cnt = 1;
 527              	 .loc 4 99 0
 528 0046 084B     	 ldr r3,.L21+8
 529 0048 0122     	 movs r2,#1
 530 004a 1A60     	 str r2,[r3]
 100:../lgg/uart/uart.c **** 	XMC_UART1_CH1->TBUF[0] = pData[0];
 531              	 .loc 4 100 0
 532 004c 074A     	 ldr r2,.L21+12
 533 004e 7B68     	 ldr r3,[r7,#4]
 534 0050 1B78     	 ldrb r3,[r3]
 535 0052 C2F88030 	 str r3,[r2,#128]
 536              	.L16:
 101:../lgg/uart/uart.c **** }
 537              	 .loc 4 101 0
 538 0056 1437     	 adds r7,r7,#20
 539              	.LCFI34:
 540              	 .cfi_def_cfa_offset 4
 541 0058 BD46     	 mov sp,r7
 542              	.LCFI35:
 543              	 .cfi_def_cfa_register 13
 544              	 
 545 005a 5DF8047B 	 ldr r7,[sp],#4
 546              	.LCFI36:
 547              	 .cfi_restore 7
 548              	 .cfi_def_cfa_offset 0
 549 005e 7047     	 bx lr
 550              	.L22:
 551              	 .align 2
 552              	.L21:
 553 0060 00000000 	 .word lgg_uart_tx_remain
 554 0064 00000000 	 .word lgg_uart_tx_buffer
 555 0068 00000000 	 .word lgg_uart_tx_cnt
 556 006c 00020248 	 .word 1208091136
 557              	 .cfi_endproc
 558              	.LFE231:
 560              	 .section .text.lgg_uart_send_string,"ax",%progbits
 561              	 .align 2
 562              	 .global lgg_uart_send_string
 563              	 .thumb
 564              	 .thumb_func
 566              	lgg_uart_send_string:
 567              	.LFB232:
 102:../lgg/uart/uart.c **** 
 103:../lgg/uart/uart.c **** /*
 104:../lgg/uart/uart.c ****  *	 send string to UART using former function
 105:../lgg/uart/uart.c ****  *   @ Brief : nothing to say
 106:../lgg/uart/uart.c ****  *   @ param : str - pointer to string (header of char table)
 107:../lgg/uart/uart.c ****  *   @ retval: none
 108:../lgg/uart/uart.c ****  *
 109:../lgg/uart/uart.c ****  */
 110:../lgg/uart/uart.c **** void lgg_uart_send_string(uint8_t* str)
 111:../lgg/uart/uart.c **** {
 568              	 .loc 4 111 0
 569              	 .cfi_startproc
 570              	 
 571              	 
 572 0000 80B5     	 push {r7,lr}
 573              	.LCFI37:
 574              	 .cfi_def_cfa_offset 8
 575              	 .cfi_offset 7,-8
 576              	 .cfi_offset 14,-4
 577 0002 84B0     	 sub sp,sp,#16
 578              	.LCFI38:
 579              	 .cfi_def_cfa_offset 24
 580 0004 00AF     	 add r7,sp,#0
 581              	.LCFI39:
 582              	 .cfi_def_cfa_register 7
 583 0006 7860     	 str r0,[r7,#4]
 112:../lgg/uart/uart.c **** 	uint32_t i = 0;
 584              	 .loc 4 112 0
 585 0008 0023     	 movs r3,#0
 586 000a FB60     	 str r3,[r7,#12]
 113:../lgg/uart/uart.c **** 	/* get str length */
 114:../lgg/uart/uart.c **** 	while(str[i] != '\0')
 587              	 .loc 4 114 0
 588 000c 02E0     	 b .L24
 589              	.L25:
 115:../lgg/uart/uart.c **** 		i ++;
 590              	 .loc 4 115 0
 591 000e FB68     	 ldr r3,[r7,#12]
 592 0010 0133     	 adds r3,r3,#1
 593 0012 FB60     	 str r3,[r7,#12]
 594              	.L24:
 114:../lgg/uart/uart.c **** 		i ++;
 595              	 .loc 4 114 0
 596 0014 7A68     	 ldr r2,[r7,#4]
 597 0016 FB68     	 ldr r3,[r7,#12]
 598 0018 1344     	 add r3,r3,r2
 599 001a 1B78     	 ldrb r3,[r3]
 600 001c 002B     	 cmp r3,#0
 601 001e F6D1     	 bne .L25
 116:../lgg/uart/uart.c **** 	lgg_uart_transmit(str, i);
 602              	 .loc 4 116 0
 603 0020 7868     	 ldr r0,[r7,#4]
 604 0022 F968     	 ldr r1,[r7,#12]
 605 0024 FFF7FEFF 	 bl lgg_uart_transmit
 117:../lgg/uart/uart.c **** }
 606              	 .loc 4 117 0
 607 0028 1037     	 adds r7,r7,#16
 608              	.LCFI40:
 609              	 .cfi_def_cfa_offset 8
 610 002a BD46     	 mov sp,r7
 611              	.LCFI41:
 612              	 .cfi_def_cfa_register 13
 613              	 
 614 002c 80BD     	 pop {r7,pc}
 615              	 .cfi_endproc
 616              	.LFE232:
 618 002e 00BF     	 .section .text.lgg_uart_receive,"ax",%progbits
 619              	 .align 2
 620              	 .global lgg_uart_receive
 621              	 .thumb
 622              	 .thumb_func
 624              	lgg_uart_receive:
 625              	.LFB233:
 118:../lgg/uart/uart.c **** 
 119:../lgg/uart/uart.c **** /*
 120:../lgg/uart/uart.c ****  *	 get received data from UART using interrupt
 121:../lgg/uart/uart.c ****  *   @ Brief : get received data from UART using interrupt
 122:../lgg/uart/uart.c ****  *   @ param : pData - pointer to table to save received data
 123:../lgg/uart/uart.c ****  *   		   plength - pointer to save received data length
 124:../lgg/uart/uart.c ****  *   @ retval: none
 125:../lgg/uart/uart.c ****  *
 126:../lgg/uart/uart.c ****  */
 127:../lgg/uart/uart.c **** void lgg_uart_receive(uint8_t* pData, uint32_t* pLength)
 128:../lgg/uart/uart.c **** {
 626              	 .loc 4 128 0
 627              	 .cfi_startproc
 628              	 
 629              	 
 630              	 
 631 0000 80B4     	 push {r7}
 632              	.LCFI42:
 633              	 .cfi_def_cfa_offset 4
 634              	 .cfi_offset 7,-4
 635 0002 85B0     	 sub sp,sp,#20
 636              	.LCFI43:
 637              	 .cfi_def_cfa_offset 24
 638 0004 00AF     	 add r7,sp,#0
 639              	.LCFI44:
 640              	 .cfi_def_cfa_register 7
 641 0006 7860     	 str r0,[r7,#4]
 642 0008 3960     	 str r1,[r7]
 129:../lgg/uart/uart.c **** 	uint32_t rx_size = 0;
 643              	 .loc 4 129 0
 644 000a 0023     	 movs r3,#0
 645 000c BB60     	 str r3,[r7,#8]
 130:../lgg/uart/uart.c **** 	uint32_t i = 0;
 646              	 .loc 4 130 0
 647 000e 0023     	 movs r3,#0
 648 0010 FB60     	 str r3,[r7,#12]
 131:../lgg/uart/uart.c **** 
 132:../lgg/uart/uart.c **** 	/*  check if transmission completed  */
 133:../lgg/uart/uart.c **** 	if(lgg_uart_rx_flag == LGG_UART_RX_TAIL)
 649              	 .loc 4 133 0
 650 0012 124B     	 ldr r3,.L30
 651 0014 1B78     	 ldrb r3,[r3]
 652 0016 042B     	 cmp r3,#4
 653 0018 1AD1     	 bne .L26
 134:../lgg/uart/uart.c **** 	{
 135:../lgg/uart/uart.c **** 		rx_size = lgg_uart_rx_cnt;
 654              	 .loc 4 135 0
 655 001a 114B     	 ldr r3,.L30+4
 656 001c 1B68     	 ldr r3,[r3]
 657 001e BB60     	 str r3,[r7,#8]
 136:../lgg/uart/uart.c **** 		lgg_uart_rx_flag = LGG_UART_RX_READY;
 658              	 .loc 4 136 0
 659 0020 0E4B     	 ldr r3,.L30
 660 0022 0022     	 movs r2,#0
 661 0024 1A70     	 strb r2,[r3]
 137:../lgg/uart/uart.c **** 		/*  copy data to pData from rx buffer  */
 138:../lgg/uart/uart.c **** 		for(i=0; i<rx_size; i++)
 662              	 .loc 4 138 0
 663 0026 0023     	 movs r3,#0
 664 0028 FB60     	 str r3,[r7,#12]
 665 002a 0AE0     	 b .L28
 666              	.L29:
 139:../lgg/uart/uart.c **** 			pData[i] = lgg_uart_rx_buffer[i];
 667              	 .loc 4 139 0 discriminator 3
 668 002c 7A68     	 ldr r2,[r7,#4]
 669 002e FB68     	 ldr r3,[r7,#12]
 670 0030 1344     	 add r3,r3,r2
 671 0032 0C49     	 ldr r1,.L30+8
 672 0034 FA68     	 ldr r2,[r7,#12]
 673 0036 0A44     	 add r2,r2,r1
 674 0038 1278     	 ldrb r2,[r2]
 675 003a 1A70     	 strb r2,[r3]
 138:../lgg/uart/uart.c **** 			pData[i] = lgg_uart_rx_buffer[i];
 676              	 .loc 4 138 0 discriminator 3
 677 003c FB68     	 ldr r3,[r7,#12]
 678 003e 0133     	 adds r3,r3,#1
 679 0040 FB60     	 str r3,[r7,#12]
 680              	.L28:
 138:../lgg/uart/uart.c **** 			pData[i] = lgg_uart_rx_buffer[i];
 681              	 .loc 4 138 0 is_stmt 0 discriminator 1
 682 0042 FA68     	 ldr r2,[r7,#12]
 683 0044 BB68     	 ldr r3,[r7,#8]
 684 0046 9A42     	 cmp r2,r3
 685 0048 F0D3     	 bcc .L29
 140:../lgg/uart/uart.c **** 		*pLength = rx_size;
 686              	 .loc 4 140 0 is_stmt 1
 687 004a 3B68     	 ldr r3,[r7]
 688 004c BA68     	 ldr r2,[r7,#8]
 689 004e 1A60     	 str r2,[r3]
 690              	.L26:
 141:../lgg/uart/uart.c **** 	}
 142:../lgg/uart/uart.c **** }
 691              	 .loc 4 142 0
 692 0050 1437     	 adds r7,r7,#20
 693              	.LCFI45:
 694              	 .cfi_def_cfa_offset 4
 695 0052 BD46     	 mov sp,r7
 696              	.LCFI46:
 697              	 .cfi_def_cfa_register 13
 698              	 
 699 0054 5DF8047B 	 ldr r7,[sp],#4
 700              	.LCFI47:
 701              	 .cfi_restore 7
 702              	 .cfi_def_cfa_offset 0
 703 0058 7047     	 bx lr
 704              	.L31:
 705 005a 00BF     	 .align 2
 706              	.L30:
 707 005c 00000000 	 .word lgg_uart_rx_flag
 708 0060 00000000 	 .word lgg_uart_rx_cnt
 709 0064 00000000 	 .word lgg_uart_rx_buffer
 710              	 .cfi_endproc
 711              	.LFE233:
 713              	 .section .text.USIC1_0_IRQHandler,"ax",%progbits
 714              	 .align 2
 715              	 .global USIC1_0_IRQHandler
 716              	 .thumb
 717              	 .thumb_func
 719              	USIC1_0_IRQHandler:
 720              	.LFB234:
 143:../lgg/uart/uart.c **** 
 144:../lgg/uart/uart.c **** /*
 145:../lgg/uart/uart.c ****  *	 USIC interrupt service routine
 146:../lgg/uart/uart.c ****  *   @ Brief : nothing to say
 147:../lgg/uart/uart.c ****  *   @ param : must be none
 148:../lgg/uart/uart.c ****  *   @ retval: must be none
 149:../lgg/uart/uart.c ****  *
 150:../lgg/uart/uart.c ****  */
 151:../lgg/uart/uart.c **** void USIC1_0_IRQHandler(void)
 152:../lgg/uart/uart.c **** {
 721              	 .loc 4 152 0
 722              	 .cfi_startproc
 723              	 
 724              	 
 725 0000 80B5     	 push {r7,lr}
 726              	.LCFI48:
 727              	 .cfi_def_cfa_offset 8
 728              	 .cfi_offset 7,-8
 729              	 .cfi_offset 14,-4
 730 0002 82B0     	 sub sp,sp,#8
 731              	.LCFI49:
 732              	 .cfi_def_cfa_offset 16
 733 0004 00AF     	 add r7,sp,#0
 734              	.LCFI50:
 735              	 .cfi_def_cfa_register 7
 153:../lgg/uart/uart.c **** 	uint8_t temp = 0x00;
 736              	 .loc 4 153 0
 737 0006 0023     	 movs r3,#0
 738 0008 FB71     	 strb r3,[r7,#7]
 154:../lgg/uart/uart.c **** 
 155:../lgg/uart/uart.c **** 	/*  tx interrupt  */
 156:../lgg/uart/uart.c **** 	if((USIC1_CH1->PSR_ASCMode) & (1 << 13))
 739              	 .loc 4 156 0
 740 000a 404B     	 ldr r3,.L43
 741 000c 9B6C     	 ldr r3,[r3,#72]
 742 000e 03F40053 	 and r3,r3,#8192
 743 0012 002B     	 cmp r3,#0
 744 0014 19D0     	 beq .L33
 157:../lgg/uart/uart.c **** 	{
 158:../lgg/uart/uart.c **** 		USIC1_CH1->PSCR = (1 << 13);
 745              	 .loc 4 158 0
 746 0016 3D4B     	 ldr r3,.L43
 747 0018 4FF40052 	 mov r2,#8192
 748 001c DA64     	 str r2,[r3,#76]
 159:../lgg/uart/uart.c **** 		/* send next data to tx buffer */
 160:../lgg/uart/uart.c **** 		if(lgg_uart_tx_remain != 0)
 749              	 .loc 4 160 0
 750 001e 3C4B     	 ldr r3,.L43+4
 751 0020 1B68     	 ldr r3,[r3]
 752 0022 002B     	 cmp r3,#0
 753 0024 6ED0     	 beq .L32
 161:../lgg/uart/uart.c **** 		{
 162:../lgg/uart/uart.c **** 			lgg_uart_tx_remain --;
 754              	 .loc 4 162 0
 755 0026 3A4B     	 ldr r3,.L43+4
 756 0028 1B68     	 ldr r3,[r3]
 757 002a 013B     	 subs r3,r3,#1
 758 002c 384A     	 ldr r2,.L43+4
 759 002e 1360     	 str r3,[r2]
 163:../lgg/uart/uart.c **** 			USIC1_CH1->TBUF[0] = lgg_uart_tx_buffer[lgg_uart_tx_cnt];
 760              	 .loc 4 163 0
 761 0030 364A     	 ldr r2,.L43
 762 0032 384B     	 ldr r3,.L43+8
 763 0034 1B68     	 ldr r3,[r3]
 764 0036 3849     	 ldr r1,.L43+12
 765 0038 CB5C     	 ldrb r3,[r1,r3]
 766 003a C2F88030 	 str r3,[r2,#128]
 164:../lgg/uart/uart.c **** 			lgg_uart_tx_cnt ++;
 767              	 .loc 4 164 0
 768 003e 354B     	 ldr r3,.L43+8
 769 0040 1B68     	 ldr r3,[r3]
 770 0042 0133     	 adds r3,r3,#1
 771 0044 334A     	 ldr r2,.L43+8
 772 0046 1360     	 str r3,[r2]
 773 0048 5CE0     	 b .L32
 774              	.L33:
 165:../lgg/uart/uart.c **** 		}
 166:../lgg/uart/uart.c **** 	}
 167:../lgg/uart/uart.c **** 
 168:../lgg/uart/uart.c **** 	/*  rx interrupt  */
 169:../lgg/uart/uart.c **** 	else if((USIC1_CH1->PSR_ASCMode) & (1 << 14 | (1 << 15)))
 775              	 .loc 4 169 0
 776 004a 304B     	 ldr r3,.L43
 777 004c 9B6C     	 ldr r3,[r3,#72]
 778 004e 03F44043 	 and r3,r3,#49152
 779 0052 002B     	 cmp r3,#0
 780 0054 56D0     	 beq .L32
 170:../lgg/uart/uart.c **** 	{
 171:../lgg/uart/uart.c **** 		USIC1_CH1->PSCR = (1 << 14 | (1 << 15));
 781              	 .loc 4 171 0
 782 0056 2D4B     	 ldr r3,.L43
 783 0058 4FF44042 	 mov r2,#49152
 784 005c DA64     	 str r2,[r3,#76]
 172:../lgg/uart/uart.c **** 		/*  get data  */
 173:../lgg/uart/uart.c **** 		temp = USIC1_CH1->RBUF;
 785              	 .loc 4 173 0
 786 005e 2B4B     	 ldr r3,.L43
 787 0060 5B6D     	 ldr r3,[r3,#84]
 788 0062 FB71     	 strb r3,[r7,#7]
 174:../lgg/uart/uart.c **** 
 175:../lgg/uart/uart.c **** 		/*  if idle  */
 176:../lgg/uart/uart.c **** 		if(lgg_uart_rx_flag == LGG_UART_RX_READY ||  lgg_uart_rx_flag == LGG_UART_RX_TAIL)
 789              	 .loc 4 176 0
 790 0064 2D4B     	 ldr r3,.L43+16
 791 0066 1B78     	 ldrb r3,[r3]
 792 0068 002B     	 cmp r3,#0
 793 006a 03D0     	 beq .L36
 794              	 .loc 4 176 0 is_stmt 0 discriminator 1
 795 006c 2B4B     	 ldr r3,.L43+16
 796 006e 1B78     	 ldrb r3,[r3]
 797 0070 042B     	 cmp r3,#4
 798 0072 09D1     	 bne .L37
 799              	.L36:
 177:../lgg/uart/uart.c **** 		{
 178:../lgg/uart/uart.c **** 			lgg_uart_rx_buffer[0] = temp;
 800              	 .loc 4 178 0 is_stmt 1
 801 0074 2A4A     	 ldr r2,.L43+20
 802 0076 FB79     	 ldrb r3,[r7,#7]
 803 0078 1370     	 strb r3,[r2]
 179:../lgg/uart/uart.c **** 			lgg_uart_rx_cnt = 1;
 804              	 .loc 4 179 0
 805 007a 2A4B     	 ldr r3,.L43+24
 806 007c 0122     	 movs r2,#1
 807 007e 1A60     	 str r2,[r3]
 180:../lgg/uart/uart.c **** 			lgg_uart_rx_flag = LGG_UART_RX_RECEIVING;
 808              	 .loc 4 180 0
 809 0080 264B     	 ldr r3,.L43+16
 810 0082 0122     	 movs r2,#1
 811 0084 1A70     	 strb r2,[r3]
 812 0086 3DE0     	 b .L32
 813              	.L37:
 181:../lgg/uart/uart.c **** 		}
 182:../lgg/uart/uart.c **** 		/*  if receiving  */
 183:../lgg/uart/uart.c **** 		else if(lgg_uart_rx_flag == LGG_UART_RX_RECEIVING)
 814              	 .loc 4 183 0
 815 0088 244B     	 ldr r3,.L43+16
 816 008a 1B78     	 ldrb r3,[r3]
 817 008c 012B     	 cmp r3,#1
 818 008e 10D1     	 bne .L38
 184:../lgg/uart/uart.c **** 		{
 185:../lgg/uart/uart.c **** 			lgg_uart_rx_buffer[lgg_uart_rx_cnt] = temp;
 819              	 .loc 4 185 0
 820 0090 244B     	 ldr r3,.L43+24
 821 0092 1B68     	 ldr r3,[r3]
 822 0094 2249     	 ldr r1,.L43+20
 823 0096 FA79     	 ldrb r2,[r7,#7]
 824 0098 CA54     	 strb r2,[r1,r3]
 186:../lgg/uart/uart.c **** 			lgg_uart_rx_cnt ++;
 825              	 .loc 4 186 0
 826 009a 224B     	 ldr r3,.L43+24
 827 009c 1B68     	 ldr r3,[r3]
 828 009e 0133     	 adds r3,r3,#1
 829 00a0 204A     	 ldr r2,.L43+24
 830 00a2 1360     	 str r3,[r2]
 187:../lgg/uart/uart.c **** 			if(temp == LGG_UART_TAIL_A)
 831              	 .loc 4 187 0
 832 00a4 FB79     	 ldrb r3,[r7,#7]
 833 00a6 0D2B     	 cmp r3,#13
 834 00a8 2CD1     	 bne .L32
 188:../lgg/uart/uart.c **** 				lgg_uart_rx_flag = LGG_UART_RX_HALF_TAIL;
 835              	 .loc 4 188 0
 836 00aa 1C4B     	 ldr r3,.L43+16
 837 00ac 0322     	 movs r2,#3
 838 00ae 1A70     	 strb r2,[r3]
 839 00b0 28E0     	 b .L32
 840              	.L38:
 189:../lgg/uart/uart.c **** 		}
 190:../lgg/uart/uart.c **** 		/*  if half complete  */
 191:../lgg/uart/uart.c **** 		else if(lgg_uart_rx_flag == LGG_UART_RX_HALF_TAIL)
 841              	 .loc 4 191 0
 842 00b2 1A4B     	 ldr r3,.L43+16
 843 00b4 1B78     	 ldrb r3,[r3]
 844 00b6 032B     	 cmp r3,#3
 845 00b8 24D1     	 bne .L32
 192:../lgg/uart/uart.c **** 		{
 193:../lgg/uart/uart.c **** 			lgg_uart_rx_buffer[lgg_uart_rx_cnt] = temp;
 846              	 .loc 4 193 0
 847 00ba 1A4B     	 ldr r3,.L43+24
 848 00bc 1B68     	 ldr r3,[r3]
 849 00be 1849     	 ldr r1,.L43+20
 850 00c0 FA79     	 ldrb r2,[r7,#7]
 851 00c2 CA54     	 strb r2,[r1,r3]
 194:../lgg/uart/uart.c **** 			lgg_uart_rx_cnt ++;
 852              	 .loc 4 194 0
 853 00c4 174B     	 ldr r3,.L43+24
 854 00c6 1B68     	 ldr r3,[r3]
 855 00c8 0133     	 adds r3,r3,#1
 856 00ca 164A     	 ldr r2,.L43+24
 857 00cc 1360     	 str r3,[r2]
 195:../lgg/uart/uart.c **** 			if(temp == LGG_UART_TAIL_B)
 858              	 .loc 4 195 0
 859 00ce FB79     	 ldrb r3,[r7,#7]
 860 00d0 0A2B     	 cmp r3,#10
 861 00d2 03D1     	 bne .L40
 196:../lgg/uart/uart.c **** 				lgg_uart_rx_flag = LGG_UART_RX_TAIL;
 862              	 .loc 4 196 0
 863 00d4 114B     	 ldr r3,.L43+16
 864 00d6 0422     	 movs r2,#4
 865 00d8 1A70     	 strb r2,[r3]
 866 00da 09E0     	 b .L41
 867              	.L40:
 197:../lgg/uart/uart.c **** 			else if(temp == LGG_UART_TAIL_A)
 868              	 .loc 4 197 0
 869 00dc FB79     	 ldrb r3,[r7,#7]
 870 00de 0D2B     	 cmp r3,#13
 871 00e0 03D1     	 bne .L42
 198:../lgg/uart/uart.c **** 				lgg_uart_rx_flag = LGG_UART_RX_HALF_TAIL;
 872              	 .loc 4 198 0
 873 00e2 0E4B     	 ldr r3,.L43+16
 874 00e4 0322     	 movs r2,#3
 875 00e6 1A70     	 strb r2,[r3]
 876 00e8 02E0     	 b .L41
 877              	.L42:
 199:../lgg/uart/uart.c **** 			else
 200:../lgg/uart/uart.c **** 				lgg_uart_rx_flag = LGG_UART_RX_RECEIVING;
 878              	 .loc 4 200 0
 879 00ea 0C4B     	 ldr r3,.L43+16
 880 00ec 0122     	 movs r2,#1
 881 00ee 1A70     	 strb r2,[r3]
 882              	.L41:
 201:../lgg/uart/uart.c **** 			/*  if complete, echo  */
 202:../lgg/uart/uart.c **** 			if(lgg_uart_rx_flag == LGG_UART_RX_TAIL)
 883              	 .loc 4 202 0
 884 00f0 0A4B     	 ldr r3,.L43+16
 885 00f2 1B78     	 ldrb r3,[r3]
 886 00f4 042B     	 cmp r3,#4
 887 00f6 05D1     	 bne .L32
 203:../lgg/uart/uart.c **** 			{
 204:../lgg/uart/uart.c **** 				lgg_uart_transmit(lgg_uart_rx_buffer, lgg_uart_rx_cnt);
 888              	 .loc 4 204 0
 889 00f8 0A4B     	 ldr r3,.L43+24
 890 00fa 1B68     	 ldr r3,[r3]
 891 00fc 0848     	 ldr r0,.L43+20
 892 00fe 1946     	 mov r1,r3
 893 0100 FFF7FEFF 	 bl lgg_uart_transmit
 894              	.L32:
 205:../lgg/uart/uart.c **** 			}
 206:../lgg/uart/uart.c **** 		}
 207:../lgg/uart/uart.c **** 	}
 208:../lgg/uart/uart.c **** }
 895              	 .loc 4 208 0
 896 0104 0837     	 adds r7,r7,#8
 897              	.LCFI51:
 898              	 .cfi_def_cfa_offset 8
 899 0106 BD46     	 mov sp,r7
 900              	.LCFI52:
 901              	 .cfi_def_cfa_register 13
 902              	 
 903 0108 80BD     	 pop {r7,pc}
 904              	.L44:
 905 010a 00BF     	 .align 2
 906              	.L43:
 907 010c 00020248 	 .word 1208091136
 908 0110 00000000 	 .word lgg_uart_tx_remain
 909 0114 00000000 	 .word lgg_uart_tx_cnt
 910 0118 00000000 	 .word lgg_uart_tx_buffer
 911 011c 00000000 	 .word lgg_uart_rx_flag
 912 0120 00000000 	 .word lgg_uart_rx_buffer
 913 0124 00000000 	 .word lgg_uart_rx_cnt
 914              	 .cfi_endproc
 915              	.LFE234:
 917              	 .text
 918              	.Letext0:
 919              	 .file 5 "c:\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 920              	 .file 6 "c:\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 921              	 .file 7 "C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 922              	 .file 8 "C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/XMCLib/inc/xmc4_gpio.h"
 923              	 .file 9 "../lgg/uart/uart.h"
 924              	 .file 10 "C:/Users/lgg/Desktop/hithanbo/dave_ws/lgg_xmc/Libraries/CMSIS/Include/cmsis_gcc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 uart.c
    {standard input}:20     .text.__NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
    {standard input}:76     .text.__NVIC_EnableIRQ:00000034 $d
    {standard input}:81     .text.__NVIC_SetPriority:00000000 $t
    {standard input}:85     .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
    {standard input}:148    .text.__NVIC_SetPriority:0000004c $d
    {standard input}:154    .text.XMC_USIC_CH_SetInputSource:00000000 $t
    {standard input}:158    .text.XMC_USIC_CH_SetInputSource:00000000 XMC_USIC_CH_SetInputSource
    {standard input}:216    .text.XMC_UART_CH_Start:00000000 $t
    {standard input}:220    .text.XMC_UART_CH_Start:00000000 XMC_UART_CH_Start
    {standard input}:263    .text.XMC_UART_CH_SetInputSource:00000000 $t
    {standard input}:267    .text.XMC_UART_CH_SetInputSource:00000000 XMC_UART_CH_SetInputSource
                            *COM*:00000040 lgg_uart_rx_buffer
    {standard input}:328    .bss.lgg_uart_rx_cnt:00000000 lgg_uart_rx_cnt
    {standard input}:325    .bss.lgg_uart_rx_cnt:00000000 $d
    {standard input}:334    .bss.lgg_uart_rx_flag:00000000 lgg_uart_rx_flag
    {standard input}:335    .bss.lgg_uart_rx_flag:00000000 $d
                            *COM*:00000040 lgg_uart_tx_buffer
    {standard input}:342    .bss.lgg_uart_tx_cnt:00000000 lgg_uart_tx_cnt
    {standard input}:339    .bss.lgg_uart_tx_cnt:00000000 $d
    {standard input}:349    .bss.lgg_uart_tx_remain:00000000 lgg_uart_tx_remain
    {standard input}:346    .bss.lgg_uart_tx_remain:00000000 $d
    {standard input}:356    .rodata._uart_config:00000000 _uart_config
    {standard input}:353    .rodata._uart_config:00000000 $d
    {standard input}:365    .text.lgg_uart_init:00000000 $t
    {standard input}:370    .text.lgg_uart_init:00000000 lgg_uart_init
    {standard input}:455    .text.lgg_uart_init:00000090 $d
    {standard input}:462    .text.lgg_uart_transmit:00000000 $t
    {standard input}:467    .text.lgg_uart_transmit:00000000 lgg_uart_transmit
    {standard input}:553    .text.lgg_uart_transmit:00000060 $d
    {standard input}:561    .text.lgg_uart_send_string:00000000 $t
    {standard input}:566    .text.lgg_uart_send_string:00000000 lgg_uart_send_string
    {standard input}:619    .text.lgg_uart_receive:00000000 $t
    {standard input}:624    .text.lgg_uart_receive:00000000 lgg_uart_receive
    {standard input}:707    .text.lgg_uart_receive:0000005c $d
    {standard input}:714    .text.USIC1_0_IRQHandler:00000000 $t
    {standard input}:719    .text.USIC1_0_IRQHandler:00000000 USIC1_0_IRQHandler
    {standard input}:907    .text.USIC1_0_IRQHandler:0000010c $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_GPIO_SetMode
XMC_UART_CH_Init
XMC_UART_CH_EnableEvent
XMC_USIC_CH_SetInterruptNodePointer
