# Tiny Tapeout project information
project:
  title: "Hodgkin-Huxley Neuron with STDP" # Project title
  author: "Sebastian Hernandez" # Your name
  discord: "" # Your discord username
  description: "A biologically accurate Hodgkin-Huxley neuron model with spike-timing-dependent plasticity (STDP) synapse" # One line description
  language: "Verilog" # Language
  clock_hz: 50000000 # 50MHz target clock frequency

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module: "tt_um_hh_stdp"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "defines.v"
    - "exp_lut_gen.v"
    - "math_functions.v"
    - "hh_state.v"
    - "hodgkin_huxley.v"
    - "stdp_synapse.v"
    - "tt_um_hh_stdp.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Input current LSB"
  ui[1]: "Input current bit 1"
  ui[2]: "Input current bit 2"
  ui[3]: "Input current bit 3"
  ui[4]: "Input current bit 4"
  ui[5]: "Input current bit 5"
  ui[6]: "Input current bit 6"
  ui[7]: "Input current MSB"

  # Outputs
  uo[0]: "Membrane voltage LSB"
  uo[1]: "Membrane voltage bit 1"
  uo[2]: "Membrane voltage bit 2"
  uo[3]: "Membrane voltage bit 3"
  uo[4]: "Membrane voltage bit 4"
  uo[5]: "Membrane voltage bit 5"
  uo[6]: "Membrane voltage bit 6"
  uo[7]: "Membrane voltage MSB"

  # Bidirectional pins
  uio[0]: "Neuron 1 spike output"
  uio[1]: "Neuron 2 spike output"
  uio[2]: "Neuron 2 voltage bit 0"
  uio[3]: "Neuron 2 voltage bit 1"
  uio[4]: "Neuron 2 voltage bit 2"
  uio[5]: "Neuron 2 voltage bit 3"
  uio[6]: "Neuron 2 voltage bit 4"
  uio[7]: "Neuron 2 voltage bit 5"

# Do not change!
yaml_version: 6
