// Seed: 3830893447
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  integer id_3;
  type_10(
      id_0
  );
  assign id_3 = 1;
  logic id_4 = 1;
  type_12 id_5 (
      .id_0(1'b0 ^ 1),
      .id_1(1'b0)
  );
  logic id_6;
  logic id_7;
  assign id_6 = id_3 * id_6;
  logic id_8;
  initial id_3 <= 1;
endmodule
