 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : mult_accum_gated
Version: M-2016.12
Date   : Mon Nov 20 11:05:34 2017
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: en_stg2_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gclk2_reg (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mult_accum_gated   TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    2.50       2.50
  clock network delay (ideal)              0.00       2.50
  en_stg2_reg/CP (DFQD1BWP)                0.00       2.50 r
  en_stg2_reg/Q (DFQD1BWP)                 0.10       2.60 r
  gclk2_reg/D (LHQD1BWP)                   0.00       2.60 r
  data arrival time                                   2.60

  clock clk' (fall edge)                   2.50       2.50
  clock network delay (ideal)              0.00       2.50
  gclk2_reg/E (LHQD1BWP)                   0.00       2.50 f
  library hold time                        0.00       2.50
  data required time                                  2.50
  -----------------------------------------------------------
  data required time                                  2.50
  data arrival time                                  -2.60
  -----------------------------------------------------------
  slack (MET)                                         0.10


1
