{
  "topic_title": "Clock Glitching",
  "category": "Security Architecture And Engineering - Cryptanalytic Attacks",
  "flashcards": [
    {
      "question_text": "What is the primary objective of a clock glitching attack on a hardware system?",
      "correct_answer": "To induce transient faults in the system's operation to bypass security checks or alter data.",
      "distractors": [
        {
          "text": "To permanently disable the hardware through electrical overload.",
          "misconception": "Targets [attack type confusion]: Confuses fault injection with destructive attacks like EMP or over-voltage."
        },
        {
          "text": "To extract cryptographic keys by analyzing normal power consumption.",
          "misconception": "Targets [side-channel confusion]: Confuses clock glitching (fault injection) with power analysis (side-channel)."
        },
        {
          "text": "To disrupt network communication by jamming radio frequencies.",
          "misconception": "Targets [attack vector confusion]: Confuses hardware fault injection with RF jamming or DoS attacks."
        }
      ],
      "detailed_explanation": {
        "core_logic": "Clock glitching attacks work by briefly altering the clock signal's voltage or timing, causing the processor to misinterpret instructions or skip critical operations, thereby bypassing security mechanisms.",
        "distractor_analysis": "Each distractor misrepresents the attack's nature, confusing it with destructive attacks, power analysis side-channels, or RF jamming, appealing to students with partial knowledge of hardware attacks.",
        "analogy": "Imagine briefly flickering the lights in a security guard's booth to make them miss a crucial moment, allowing someone to slip past unnoticed."
      },
      "code_snippets": [],
      "difficulty": "intermediate",
      "question_type": "attack",
      "bloom_level": "understand",
      "prerequisites": [
        "HARDWARE_SECURITY_BASICS",
        "SIDE_CHANNEL_ATTACKS"
      ]
    },
    {
      "question_text": "Which of the following best describes the mechanism by which clock glitching induces faults?",
      "correct_answer": "A temporary, controlled disruption of the clock signal's voltage or timing causes the processor to execute instructions incorrectly or skip them.",
      "distractors": [
        {
          "text": "Overloading the power supply to cause a system-wide shutdown.",
          "misconception": "Targets [mechanism confusion]: Confuses fault injection with power surge attacks."
        },
        {
          "text": "Injecting malicious code through a buffer overflow vulnerability.",
          "misconception": "Targets [attack vector confusion]: Confuses hardware fault injection with software exploits."
        },
        {
          "text": "Modifying the firmware's instruction set during runtime.",
          "misconception": "Targets [attack surface confusion]: Assumes direct firmware modification rather than transient execution errors."
        }
      ],
      "detailed_explanation": {
        "core_logic": "Clock glitching works by precisely timed voltage drops or clock pulse skips, which cause the CPU to misinterpret its state or skip critical operations, leading to execution errors.",
        "distractor_analysis": "Distractors incorrectly attribute the fault to power overload, software exploits, or direct firmware modification, missing the transient, hardware-level nature of clock glitching.",
        "analogy": "It's like briefly interrupting a conveyor belt carrying delicate items; a slight jolt can cause items to fall or be misplaced, disrupting the intended flow."
      },
      "code_snippets": [],
      "difficulty": "intermediate",
      "question_type": "analysis",
      "bloom_level": "analyze",
      "prerequisites": [
        "CPU_OPERATION",
        "FAULT_INJECTION_BASICS"
      ]
    },
    {
      "question_text": "According to CWE-1247, what is a primary consequence of improper protection against voltage and clock glitches?",
      "correct_answer": "Bypass of protection mechanisms, unauthorized code execution, and memory modification.",
      "distractors": [
        {
          "text": "Increased power consumption and thermal throttling.",
          "misconception": "Targets [consequence confusion]: Associates glitches with performance degradation rather than security breaches."
        },
        {
          "text": "Data corruption due to random bit flips in storage.",
          "misconception": "Targets [fault type confusion]: Focuses on memory corruption without linking it to security bypass."
        },
        {
          "text": "Denial of service through unexpected system reboots.",
          "misconception": "Targets [impact scope confusion]: While possible, it misses the more critical security implications like privilege escalation."
        }
      ],
      "detailed_explanation": {
        "core_logic": "CWE-1247 highlights that inadequate protection against glitches allows attackers to bypass security controls, execute unauthorized code, or read/modify memory, directly impacting confidentiality, integrity, and availability.",
        "distractor_analysis": "Distractors focus on secondary effects (power, general corruption, reboots) rather than the core security impacts like bypassing protection mechanisms and unauthorized code execution.",
        "analogy": "It's like a faulty lock that can be jiggled open, allowing unauthorized access to sensitive areas, rather than just making the door harder to close."
      },
      "code_snippets": [],
      "difficulty": "advanced",
      "question_type": "analysis",
      "bloom_level": "analyze",
      "prerequisites": [
        "CWE_BASICS",
        "HARDWARE_ATTACKS"
      ]
    },
    {
      "question_text": "What is a common mitigation strategy at the circuit level to protect against clock glitching attacks?",
      "correct_answer": "Implementing specialized flip-flops (e.g., Razor flip-flops) or tunable replica circuits (TRCs).",
      "distractors": [
        {
          "text": "Using robust error-correcting codes (ECC) for all data transfers.",
          "misconception": "Targets [mitigation type confusion]: ECC is for data integrity against random errors, not precisely timed fault injection."
        },
        {
          "text": "Employing strong encryption for all sensitive data at rest and in transit.",
          "misconception": "Targets [attack layer confusion]: Encryption protects data confidentiality, not the execution integrity vulnerable to glitches."
        },
        {
          "text": "Implementing rate limiting on all external communication interfaces.",
          "misconception": "Targets [attack vector confusion]: Rate limiting is for network-level DoS, not hardware fault injection."
        }
      ],
      "detailed_explanation": {
        "core_logic": "Specialized circuits like Razor flip-flops and TRCs are designed to detect and mitigate voltage and clock glitches by monitoring timing margins and adjusting circuit behavior, thus preventing fault injection.",
        "distractor_analysis": "Distractors suggest general security measures (ECC, encryption, rate limiting) that do not address the specific timing and voltage manipulation inherent in clock glitching attacks.",
        "analogy": "It's like adding shock absorbers to a car's suspension to smooth out bumps, rather than just reinforcing the chassis."
      },
      "code_snippets": [],
      "difficulty": "advanced",
      "question_type": "defense",
      "bloom_level": "apply",
      "prerequisites": [
        "HARDWARE_SECURITY_MITIGATION",
        "SIDE_CHANNEL_COUNTERMEASURES"
      ]
    },
    {
      "question_text": "How can Dynamic Voltage and Frequency Scaling (DVFS) be exploited in clock glitching attacks?",
      "correct_answer": "An attacker can manipulate DVFS settings, often exposed through unprivileged software, to induce voltage or clock glitches.",
      "distractors": [
        {
          "text": "DVFS is inherently insecure and should always be disabled.",
          "misconception": "Targets [overgeneralization]: DVFS is a power management feature; its insecurity depends on implementation and access control."
        },
        {
          "text": "DVFS only affects performance and does not pose a security risk.",
          "misconception": "Targets [security impact confusion]: Ignores that DVFS manipulation can lead to fault injection."
        },
        {
          "text": "DVFS requires physical access to the CPU to be exploited.",
          "misconception": "Targets [access requirement confusion]: Vulnerable DVFS interfaces can often be accessed via unprivileged software."
        }
      ],
      "detailed_explanation": {
        "core_logic": "Vulnerabilities like Plundervolt and CLKSCREW exploit DVFS by allowing unprivileged software to alter voltage/frequency, creating conditions for clock or voltage glitches that bypass security.",
        "distractor_analysis": "Distractors incorrectly claim DVFS is always insecure, irrelevant to security, or requires physical access, failing to recognize the software-controlled fault injection vector.",
        "analogy": "It's like an attacker finding a way to tamper with a thermostat to cause extreme temperature fluctuations, disrupting a sensitive process."
      },
      "code_snippets": [],
      "difficulty": "expert",
      "question_type": "analysis",
      "bloom_level": "analyze",
      "prerequisites": [
        "DVFS",
        "HARDWARE_VULNERABILITIES"
      ]
    },
    {
      "question_text": "What is the role of 'System 002_Time Synchronization' (e.g., NIST SP 800-53 SC-45) in mitigating clock glitching attacks?",
      "correct_answer": "While not a direct defense, synchronized clocks ensure consistent logging and event ordering, aiding in detecting and analyzing post-attack activities.",
      "distractors": [
        {
          "text": "It directly prevents the physical manipulation of clock signals.",
          "misconception": "Targets [defense scope confusion]: Time synchronization is for logging/analysis, not physical fault prevention."
        },
        {
          "text": "It ensures all system components operate at the same clock speed.",
          "misconception": "Targets [misunderstanding of synchronization]: Synchronization is about time accuracy, not clock frequency uniformity."
        },
        {
          "text": "It automatically detects and halts glitching attempts in real-time.",
          "misconception": "Targets [detection capability confusion]: Synchronization does not provide real-time fault detection."
        }
      ],
      "detailed_explanation": {
        "core_logic": "NIST SP 800-53 SC-45 mandates synchronized clocks for accurate event correlation and logging. This aids in post-incident forensics by providing a reliable timeline, even if it doesn't prevent the initial glitch.",
        "distractor_analysis": "Distractors incorrectly attribute direct prevention, clock speed control, or real-time detection capabilities to time synchronization, which primarily serves forensic and operational consistency.",
        "analogy": "It's like having all witnesses agree on the exact time an event occurred; it doesn't stop the event, but it helps piece together what happened afterward."
      },
      "code_snippets": [],
      "difficulty": "intermediate",
      "question_type": "analysis",
      "bloom_level": "analyze",
      "prerequisites": [
        "NIST_SP800_53",
        "LOGGING_AND_MONITORING"
      ]
    },
    {
      "question_text": "Which of the following is a key characteristic of a 'fault injection attack' that includes clock glitching?",
      "correct_answer": "It aims to induce errors during computation by manipulating physical parameters like voltage or clock signals.",
      "distractors": [
        {
          "text": "It relies on exploiting software vulnerabilities like buffer overflows.",
          "misconception": "Targets [attack vector confusion]: Fault injection is hardware-based, not software-based."
        },
        {
          "text": "It involves analyzing electromagnetic emissions to infer secret data.",
          "misconception": "Targets [attack type confusion]: This describes side-channel analysis, not fault injection."
        },
        {
          "text": "It requires extensive knowledge of the target's network topology.",
          "misconception": "Targets [attack prerequisite confusion]: Clock glitching typically requires physical or close proximity access, not network knowledge."
        }
      ],
      "detailed_explanation": {
        "core_logic": "Fault injection attacks, including clock glitching, directly manipulate the physical execution environment (voltage, clock) to cause computational errors, aiming to bypass security or corrupt data.",
        "distractor_analysis": "Distractors misrepresent fault injection as a software attack, a side-channel analysis technique, or dependent on network topology knowledge, missing its hardware-centric nature.",
        "analogy": "It's like deliberately shaking a vending machine to make it dispense a product without payment, by physically disrupting its normal operation."
      },
      "code_snippets": [],
      "difficulty": "intermediate",
      "question_type": "definition",
      "bloom_level": "understand",
      "prerequisites": [
        "FAULT_INJECTION_BASICS",
        "HARDWARE_ATTACKS"
      ]
    },
    {
      "question_text": "What is the significance of 'timing characteristics of synchronous equipment clocks' (e.g., ITU-T G.8262) in the context of hardware security?",
      "correct_answer": "These standards define precise timing requirements for network equipment to ensure reliable operation, which, if compromised, can indicate potential vulnerabilities.",
      "distractors": [
        {
          "text": "They mandate specific cryptographic algorithms for clock synchronization.",
          "misconception": "Targets [standard scope confusion]: G.8262 focuses on timing accuracy and stability, not cryptographic methods for synchronization."
        },
        {
          "text": "They ensure that all network devices operate at the same clock frequency.",
          "misconception": "Targets [misunderstanding of synchronization]: Synchronization is about time accuracy and stability, not forcing identical clock frequencies."
        },
        {
          "text": "They provide direct countermeasures against physical clock manipulation attacks.",
          "misconception": "Targets [defense mechanism confusion]: Standards like G.8262 define performance, not direct physical anti-glitching mechanisms."
        }
      ],
      "detailed_explanation": {
        "core_logic": "ITU-T G.8262 defines strict timing and synchronization parameters for network equipment. Deviations or failures to meet these can indicate underlying hardware instability or successful fault injection attempts.",
        "distractor_analysis": "Distractors incorrectly associate G.8262 with cryptographic algorithms, uniform clock frequencies, or direct anti-glitching defenses, rather than its focus on timing precision and stability.",
        "analogy": "It's like setting strict rules for how precisely a race car's engine must perform; deviations might indicate a problem, but the rules themselves don't prevent sabotage."
      },
      "code_snippets": [],
      "difficulty": "advanced",
      "question_type": "analysis",
      "bloom_level": "analyze",
      "prerequisites": [
        "ITU_T_G8262",
        "NETWORK_SYNCHRONIZATION"
      ]
    },
    {
      "question_text": "How does 'noise generation' in synchronous equipment clocks, as defined by ITU-T G.8262, relate to clock glitching vulnerabilities?",
      "correct_answer": "High noise generation or instability in clock signals can make a system more susceptible to external glitching attacks by providing a wider margin for error.",
      "distractors": [
        {
          "text": "It indicates that the clock is inherently resistant to external manipulation.",
          "misconception": "Targets [vulnerability misinterpretation]: High noise implies instability, not inherent resistance."
        },
        {
          "text": "It is solely a measure of signal quality and has no security implications.",
          "misconception": "Targets [security relevance confusion]: Signal instability can be exploited by fault injection."
        },
        {
          "text": "It requires cryptographic methods to ensure the integrity of the clock signal.",
          "misconception": "Targets [mitigation type confusion]: Noise generation is a performance metric, not a security feature requiring crypto."
        }
      ],
      "detailed_explanation": {
        "core_logic": "ITU-T G.8262 specifies limits for noise generation (wander and jitter). A clock with higher-than-spec noise generation is less stable, making it easier for an attacker to induce a fault with a glitch.",
        "distractor_analysis": "Distractors incorrectly claim noise generation implies resistance, is irrelevant to security, or requires crypto, missing the link between signal instability and exploitability.",
        "analogy": "A shaky hand trying to thread a needle is more likely to make a mistake than a steady hand; similarly, a noisy clock signal is easier to disrupt."
      },
      "code_snippets": [],
      "difficulty": "advanced",
      "question_type": "analysis",
      "bloom_level": "analyze",
      "prerequisites": [
        "ITU_T_G8262",
        "SIGNAL_INTEGRITY"
      ]
    },
    {
      "question_text": "What is the 'pull-in range' in clock synchronization, and how might it be relevant to clock glitching defenses?",
      "correct_answer": "The pull-in range is the frequency offset a clock can tolerate and still lock onto a reference; a wider range might indicate less precise timing, potentially making it easier to glitch.",
      "distractors": [
        {
          "text": "It's the maximum frequency deviation allowed before a system crashes.",
          "misconception": "Targets [consequence confusion]: Pull-in range is about locking, not necessarily crashing."
        },
        {
          "text": "It's a measure of the clock's resistance to external noise.",
          "misconception": "Targets [parameter confusion]: Pull-in range relates to frequency offset, not general noise resistance."
        },
        {
          "text": "It's a defense mechanism that actively counters clock glitching attempts.",
          "misconception": "Targets [defense confusion]: Pull-in range is a performance characteristic, not an active defense."
        }
      ],
      "detailed_explanation": {
        "core_logic": "The pull-in range defines how much frequency difference a clock can handle to synchronize. A wider range (as specified in ITU-T G.8262, e.g., Â±4.6 ppm) implies less stringent timing, potentially creating a larger window for fault injection.",
        "distractor_analysis": "Distractors misinterpret pull-in range as a crash threshold, a noise resistance measure, or an active defense, failing to grasp its role in frequency tolerance and potential exploitability.",
        "analogy": "It's like how much a radio dial can be off-center and still pick up a station clearly; a wider tolerance means it's easier to tune in, but also perhaps easier to intentionally detune."
      },
      "code_snippets": [],
      "difficulty": "expert",
      "question_type": "analysis",
      "bloom_level": "analyze",
      "prerequisites": [
        "CLOCK_SYNCHRONIZATION",
        "FAULT_INJECTION_VULNERABILITIES"
      ]
    },
    {
      "question_text": "Consider a scenario where an attacker gains physical access to a device. Which technique is MOST likely to be employed for clock glitching?",
      "correct_answer": "Using a probe to momentarily alter the clock signal's voltage or timing during critical operations.",
      "distractors": [
        {
          "text": "Sending specially crafted network packets to trigger a buffer overflow.",
          "misconception": "Targets [attack vector confusion]: This is a software exploit, not physical clock manipulation."
        },
        {
          "text": "Analyzing the device's power consumption patterns to deduce secrets.",
          "misconception": "Targets [side-channel confusion]: This is power analysis, a different type of side-channel attack."
        },
        {
          "text": "Deploying a firmware update with malicious code via a USB drive.",
          "misconception": "Targets [attack vector confusion]: This involves malicious firmware, not transient hardware faults."
        }
      ],
      "detailed_explanation": {
        "core_logic": "Clock glitching requires direct physical interaction to manipulate the clock signal. Probes are used to inject precise voltage or timing disruptions, causing transient faults during critical operations like security checks.",
        "distractor_analysis": "Distractors describe software exploits, power analysis, or firmware manipulation, none of which directly involve the physical alteration of the clock signal required for clock glitching.",
        "analogy": "It's like physically nudging a dancer mid-routine to make them stumble, rather than slipping a note under their door with instructions."
      },
      "code_snippets": [],
      "difficulty": "intermediate",
      "question_type": "scenario",
      "bloom_level": "apply",
      "prerequisites": [
        "PHYSICAL_SECURITY",
        "FAULT_INJECTION_TECHNIQUES"
      ]
    },
    {
      "question_text": "What is the difference between a 'voltage glitch' and a 'clock glitch' in the context of fault injection attacks?",
      "correct_answer": "A voltage glitch momentarily alters the power supply voltage, while a clock glitch momentarily alters the clock signal's frequency or phase.",
      "distractors": [
        {
          "text": "Voltage glitches affect data integrity, while clock glitches affect execution speed.",
          "misconception": "Targets [impact confusion]: Both can affect execution and data; the distinction is the signal manipulated."
        },
        {
          "text": "Clock glitches are hardware-based, while voltage glitches are software-based.",
          "misconception": "Targets [attack domain confusion]: Both are hardware-level fault injection techniques."
        },
        {
          "text": "Voltage glitches are used for side-channel analysis, while clock glitches are for fault injection.",
          "misconception": "Targets [attack purpose confusion]: Both are primarily used for fault injection, though related side-channels exist."
        }
      ],
      "detailed_explanation": {
        "core_logic": "Both voltage and clock glitches are fault injection techniques. Voltage glitches disrupt the power supply, causing logic errors, while clock glitches disrupt the timing signal, causing instruction skips or misexecution.",
        "distractor_analysis": "Distractors incorrectly differentiate based on impact (integrity vs. speed), attack domain (hardware vs. software), or purpose (side-channel vs. fault injection), missing the core distinction of the signal manipulated.",
        "analogy": "Imagine a factory assembly line: a voltage glitch is like a brief power surge affecting all machines, while a clock glitch is like a specific machine's timing belt skipping a tooth, disrupting its specific operation."
      },
      "code_snippets": [],
      "difficulty": "intermediate",
      "question_type": "comparison",
      "bloom_level": "analyze",
      "prerequisites": [
        "FAULT_INJECTION_BASICS",
        "HARDWARE_OPERATION"
      ]
    },
    {
      "question_text": "Which of the following best describes a 'security-by-obscurity' approach related to glitching defenses?",
      "correct_answer": "Relying on the difficulty of performing the attack rather than implementing robust, verifiable protections.",
      "distractors": [
        {
          "text": "Implementing hardware-level detection circuits for voltage and clock anomalies.",
          "misconception": "Targets [defense type confusion]: This is a direct, verifiable defense, not obscurity."
        },
        {
          "text": "Using strong encryption to protect sensitive data from being read.",
          "misconception": "Targets [attack layer confusion]: Encryption protects data confidentiality, not execution integrity vulnerable to glitches."
        },
        {
          "text": "Regularly updating firmware to patch known vulnerabilities.",
          "misconception": "Targets [vulnerability type confusion]: Firmware updates address software flaws, not physical fault injection vulnerabilities."
        }
      ],
      "detailed_explanation": {
        "core_logic": "Security-by-obscurity relies on making an attack difficult to discover or execute, rather than implementing fundamental security controls. For glitching, this might mean not explicitly documenting or testing defenses.",
        "distractor_analysis": "Distractors describe direct defenses (detection circuits, encryption, patching) that are verifiable and robust, contrasting with the weak, implicit protection of obscurity.",
        "analogy": "It's like hiding your valuables in a slightly unusual place, hoping no one looks there, instead of installing a high-security safe."
      },
      "code_snippets": [],
      "difficulty": "advanced",
      "question_type": "definition",
      "bloom_level": "understand",
      "prerequisites": [
        "SECURITY_PRINCIPLES",
        "SIDE_CHANNEL_ATTACKS"
      ]
    },
    {
      "question_text": "What is the primary challenge in defending against clock glitching attacks, as highlighted by resources like NIST IR 8517?",
      "correct_answer": "The inherent complexity of hardware and firmware allows for numerous potential weaknesses that are difficult to detect and protect against comprehensively.",
      "distractors": [
        {
          "text": "Clock glitching attacks are easily detectable by standard intrusion detection systems.",
          "misconception": "Targets [detection capability confusion]: These attacks are often physical and bypass network-based IDS."
        },
        {
          "text": "Defenses against clock glitching require disabling essential system functionalities.",
          "misconception": "Targets [trade-off confusion]: Effective defenses aim to minimize performance impact, not disable core functions."
        },
        {
          "text": "The attacks are purely theoretical and have no practical application.",
          "misconception": "Targets [attack feasibility confusion]: NIST IR 8517 and CWE list practical scenarios and vulnerabilities."
        }
      ],
      "detailed_explanation": {
        "core_logic": "NIST IR 8517 emphasizes that hardware complexity creates numerous potential failure scenarios. Defending against these requires deep analysis and specific circuit-level mitigations, as standard software defenses are insufficient.",
        "distractor_analysis": "Distractors incorrectly suggest easy detection, functional disabling, or theoretical nature, failing to acknowledge the practical challenges and hardware-specific nature of defending against glitches.",
        "analogy": "It's like trying to secure a vast, intricate castle with many hidden passages; simply guarding the main gates isn't enough."
      },
      "code_snippets": [],
      "difficulty": "expert",
      "question_type": "analysis",
      "bloom_level": "analyze",
      "prerequisites": [
        "NIST_IR8517",
        "HARDWARE_SECURITY_CHALLENGES"
      ]
    },
    {
      "question_text": "How can dynamic analysis tools, such as ChipWhisperer, aid in assessing clock glitching vulnerabilities?",
      "correct_answer": "They allow security researchers to actively inject glitches and observe the system's response, verifying the effectiveness of potential defenses.",
      "distractors": [
        {
          "text": "They automatically generate secure firmware to prevent all glitching attacks.",
          "misconception": "Targets [tool capability confusion]: Tools assist in testing/analysis, not automatic secure code generation."
        },
        {
          "text": "They analyze network traffic for signs of clock signal manipulation.",
          "misconception": "Targets [attack vector confusion]: ChipWhisperer is for physical/hardware attacks, not network traffic analysis."
        },
        {
          "text": "They provide a theoretical model of clock behavior without physical testing.",
          "misconception": "Targets [analysis method confusion]: Dynamic analysis involves active testing on real hardware."
        }
      ],
      "detailed_explanation": {
        "core_logic": "Tools like ChipWhisperer enable dynamic analysis by facilitating controlled fault injection (glitches) on hardware, allowing researchers to test system responses and validate security measures in a practical setting.",
        "distractor_analysis": "Distractors misrepresent the tool's function as automatic secure code generation, network analysis, or purely theoretical modeling, missing its role in practical hardware fault injection testing.",
        "analogy": "It's like using a wind tunnel to test how a new car design handles strong gusts, rather than just simulating it on a computer."
      },
      "code_snippets": [],
      "difficulty": "advanced",
      "question_type": "procedure",
      "bloom_level": "apply",
      "prerequisites": [
        "FAULT_INJECTION_TOOLS",
        "HARDWARE_SECURITY_TESTING"
      ]
    }
  ],
  "generation_metadata": {
    "model": "google/gemini-2.5-flash-lite",
    "num_generated": 15,
    "temperature": 0.1,
    "web_citations": [],
    "research_method": "openrouter_web_plugin",
    "search_query": "Clock Glitching Security Architecture And Engineering best practices",
    "latency_ms": 22031.749
  },
  "timestamp": "2026-01-01T14:01:26.519998"
}