/*
 * Mediatek's MT6833 SoC device tree source
 *
 * Copyright (C) 2019 MediaTek Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 * See http://www.gnu.org/licenses/gpl-2.0.html for more details.
 */

&clkitg {
	status = "okay";
	bring-up {
		compatible = "mediatek,clk-bring-up";
		clocks =
			/* MTCMOS */
			<&scpsys SCP_SYS_MD1>,
			<&clk26m>,
			<&scpsys SCP_SYS_MFG0>,
			<&scpsys SCP_SYS_MFG1>,
			<&scpsys SCP_SYS_MFG2>,
			<&scpsys SCP_SYS_MFG3>,
			<&scpsys SCP_SYS_ISP>,
			<&scpsys SCP_SYS_ISP2>,
			<&scpsys SCP_SYS_IPE>,
			<&scpsys SCP_SYS_VDEC>,
			<&scpsys SCP_SYS_VENC>,
			<&scpsys SCP_SYS_DIS>,
			<&scpsys SCP_SYS_AUDIO>,
			<&scpsys SCP_SYS_CAM>,
			<&scpsys SCP_SYS_CAM_RAWA>,
			<&scpsys SCP_SYS_CAM_RAWB>,

			/* CLOCK */
			<&apmixed CLK_APMIXED_UNIVPLL>,
			<&apmixed CLK_APMIXED_MSDCPLL>,
			<&apmixed CLK_APMIXED_MMPLL>,
			<&apmixed CLK_APMIXED_ADSPPLL>,
			<&apmixed CLK_APMIXED_MFGPLL>,
			<&apmixed CLK_APMIXED_TVDPLL>,
			<&apmixed CLK_APMIXED_APLL1>,
			<&apmixed CLK_APMIXED_APLL2>,
			<&apmixed CLK_APMIXED_NPUPLL>,
			<&apmixed CLK_APMIXED_USBPLL>,
			<&apmixed CLK_APMIXED_PLL_MIPIC0_26M_EN>,
			<&apmixed CLK_APMIXED_PLL_MIPIC1_26M_EN>,
			<&apmixed CLK_APMIXED_PLL_MIPID0_26M_EN>,
			<&topckgen CLK_TOP_AXI_SEL>,
			<&topckgen CLK_TOP_SPM_SEL>,
			<&topckgen CLK_TOP_SCP_SEL>,
			<&topckgen CLK_TOP_BUS_AXIMEM_SEL>,
			<&topckgen CLK_TOP_DISP_SEL>,
			<&topckgen CLK_TOP_MDP_SEL>,
			<&topckgen CLK_TOP_IMG1_SEL>,
			<&topckgen CLK_TOP_IMG2_SEL>,
			<&topckgen CLK_TOP_IPE_SEL>,
			<&topckgen CLK_TOP_DPE_SEL>,
			<&topckgen CLK_TOP_CAM_SEL>,
			<&topckgen CLK_TOP_CCU_SEL>,
			<&topckgen CLK_TOP_DSP_SEL>,
			<&topckgen CLK_TOP_DSP1_SEL>,
			<&topckgen CLK_TOP_DSP1_NPUPLL_SEL>,
			<&topckgen CLK_TOP_DSP2_SEL>,
			<&topckgen CLK_TOP_DSP2_NPUPLL_SEL>,
			<&topckgen CLK_TOP_IPU_IF_SEL>,
			<&topckgen CLK_TOP_MFG_REF_SEL>,
			<&topckgen CLK_TOP_MFG_PLL_SEL>,
			<&topckgen CLK_TOP_CAMTG_SEL>,
			<&topckgen CLK_TOP_CAMTG2_SEL>,
			<&topckgen CLK_TOP_CAMTG3_SEL>,
			<&topckgen CLK_TOP_CAMTG4_SEL>,
			<&topckgen CLK_TOP_CAMTG5_SEL>,
			<&topckgen CLK_TOP_UART_SEL>,
			<&topckgen CLK_TOP_SPI_SEL>,
			<&topckgen CLK_TOP_MSDC50_0_HCLK_SEL>,
			<&topckgen CLK_TOP_MSDC50_0_SEL>,
			<&topckgen CLK_TOP_MSDC30_1_SEL>,
			<&topckgen CLK_TOP_AUDIO_SEL>,
			<&topckgen CLK_TOP_AUD_INTBUS_SEL>,
			<&topckgen CLK_TOP_PWRAP_ULPOSC_SEL>,
			<&topckgen CLK_TOP_ATB_SEL>,
			<&topckgen CLK_TOP_SSPM_SEL>,
			<&topckgen CLK_TOP_SCAM_SEL>,
			<&topckgen CLK_TOP_DISP_PWM_SEL>,
			<&topckgen CLK_TOP_USB_TOP_SEL>,
			<&topckgen CLK_TOP_SSUSB_XHCI_SEL>,
			<&topckgen CLK_TOP_I2C_SEL>,
			<&topckgen CLK_TOP_SENINF_SEL>,
			<&topckgen CLK_TOP_SENINF1_SEL>,
			<&topckgen CLK_TOP_SENINF2_SEL>,
			<&topckgen CLK_TOP_DXCC_SEL>,
			<&topckgen CLK_TOP_AUD_ENGEN1_SEL>,
			<&topckgen CLK_TOP_AUD_ENGEN2_SEL>,
			<&topckgen CLK_TOP_AES_UFSFDE_SEL>,
			<&topckgen CLK_TOP_UFS_SEL>,
			<&topckgen CLK_TOP_AUD_1_SEL>,
			<&topckgen CLK_TOP_AUD_2_SEL>,
			<&topckgen CLK_TOP_ADSP_SEL>,
			<&topckgen CLK_TOP_DPMAIF_MAIN_SEL>,
			<&topckgen CLK_TOP_VENC_SEL>,
			<&topckgen CLK_TOP_VDEC_SEL>,
			<&topckgen CLK_TOP_CAMTM_SEL>,
			<&topckgen CLK_TOP_PWM_SEL>,
			<&topckgen CLK_TOP_AUDIO_H_SEL>,
			<&topckgen CLK_TOP_SPMI_MST_SEL>,
			<&topckgen CLK_TOP_DVFSRC_SEL>,
			<&topckgen CLK_TOP_AES_MSDCFDE_SEL>,
			<&topckgen CLK_TOP_MCUPM_SEL>,
			<&topckgen CLK_TOP_SFLASH_SEL>,
			<&topckgen CLK_TOP_APLL_I2S0_MCK_SEL>,
			<&topckgen CLK_TOP_APLL_I2S1_MCK_SEL>,
			<&topckgen CLK_TOP_APLL_I2S2_MCK_SEL>,
			<&topckgen CLK_TOP_APLL_I2S3_MCK_SEL>,
			<&topckgen CLK_TOP_APLL_I2S4_MCK_SEL>,
			<&topckgen CLK_TOP_APLL_I2S5_MCK_SEL>,
			<&topckgen CLK_TOP_APLL_I2S6_MCK_SEL>,
			<&topckgen CLK_TOP_APLL_I2S7_MCK_SEL>,
			<&topckgen CLK_TOP_APLL_I2S8_MCK_SEL>,
			<&topckgen CLK_TOP_APLL_I2S9_MCK_SEL>,
			<&topckgen CLK_TOP_APLL12_CK_DIV0>,
			<&topckgen CLK_TOP_APLL12_CK_DIV1>,
			<&topckgen CLK_TOP_APLL12_CK_DIV2>,
			<&topckgen CLK_TOP_APLL12_CK_DIV3>,
			<&topckgen CLK_TOP_APLL12_CK_DIV4>,
			<&topckgen CLK_TOP_APLL12_CK_DIVB>,
			<&topckgen CLK_TOP_APLL12_CK_DIV5>,
			<&topckgen CLK_TOP_APLL12_CK_DIV6>,
			<&topckgen CLK_TOP_APLL12_CK_DIV7>,
			<&topckgen CLK_TOP_APLL12_CK_DIV8>,
			<&topckgen CLK_TOP_APLL12_CK_DIV9>,
			<&infracfg_ao CLK_IFRAO_INFRA_DCM_RG_FORCE>,
			<&infracfg_ao CLK_IFRAO_PMIC_TMR>,
			<&infracfg_ao CLK_IFRAO_PMIC_AP>,
			<&infracfg_ao CLK_IFRAO_PMIC_MD>,
			<&infracfg_ao CLK_IFRAO_PMIC_CONN>,
			<&infracfg_ao CLK_IFRAO_SEJ>,
			<&infracfg_ao CLK_IFRAO_APXGPT>,
			<&infracfg_ao CLK_IFRAO_GCE>,
			<&infracfg_ao CLK_IFRAO_GCE2>,
			<&infracfg_ao CLK_IFRAO_THERM>,
			<&infracfg_ao CLK_IFRAO_I2C0>,
			<&infracfg_ao CLK_IFRAO_I2C1>,
			<&infracfg_ao CLK_IFRAO_I2C2>,
			<&infracfg_ao CLK_IFRAO_I2C3>,
			<&infracfg_ao CLK_IFRAO_PWM_HCLK>,
			<&infracfg_ao CLK_IFRAO_PWM1>,
			<&infracfg_ao CLK_IFRAO_PWM2>,
			<&infracfg_ao CLK_IFRAO_PWM3>,
			<&infracfg_ao CLK_IFRAO_PWM4>,
			<&infracfg_ao CLK_IFRAO_PWM>,
			<&infracfg_ao CLK_IFRAO_UART0>,
			<&infracfg_ao CLK_IFRAO_UART1>,
			<&infracfg_ao CLK_IFRAO_UART2>,
			<&infracfg_ao CLK_IFRAO_UART3>,
			<&infracfg_ao CLK_IFRAO_GCE_26M>,
			<&infracfg_ao CLK_IFRAO_CQ_DMA_FPC>,
			<&infracfg_ao CLK_IFRAO_BTIF>,
			<&infracfg_ao CLK_IFRAO_SPI0>,
			<&infracfg_ao CLK_IFRAO_MSDC0>,
			<&infracfg_ao CLK_IFRAO_MSDC1>,
			<&infracfg_ao CLK_IFRAO_MSDC0_SRC>,
			<&infracfg_ao CLK_IFRAO_DVFSRC>,
			<&infracfg_ao CLK_IFRAO_TRNG>,
			<&infracfg_ao CLK_IFRAO_AUXADC>,
			<&infracfg_ao CLK_IFRAO_CPUM>,
			<&infracfg_ao CLK_IFRAO_CCIF1_AP>,
			<&infracfg_ao CLK_IFRAO_CCIF1_MD>,
			<&infracfg_ao CLK_IFRAO_AUXADC_MD>,
			<&infracfg_ao CLK_IFRAO_PCIE_TL_26M>,
			<&infracfg_ao CLK_IFRAO_MSDC1_SRC>,
			<&infracfg_ao CLK_IFRAO_MSDC0_AES>,
			<&infracfg_ao CLK_IFRAO_PCIE_TL_96M>,
			<&infracfg_ao CLK_IFRAO_PCIE_PL_PCLK_250M>,
			<&infracfg_ao CLK_IFRAO_DEVICE_APC>,
			<&infracfg_ao CLK_IFRAO_CCIF_AP>,
			<&infracfg_ao CLK_IFRAO_DEBUGSYS>,
			<&infracfg_ao CLK_IFRAO_AUDIO>,
			<&infracfg_ao CLK_IFRAO_CCIF_MD>,
			<&infracfg_ao CLK_IFRAO_DXCC_SEC_CORE>,
			<&infracfg_ao CLK_IFRAO_DXCC_AO>,
			<&infracfg_ao CLK_IFRAO_DBG_TRACE>,
			<&infracfg_ao CLK_IFRAO_DRAMC_F26M>,
			<&infracfg_ao CLK_IFRAO_SSUSB>,
			<&infracfg_ao CLK_IFRAO_DISP_PWM>,
			<&infracfg_ao CLK_IFRAO_CLDMA_BCLK>,
			<&infracfg_ao CLK_IFRAO_AUDIO_26M_BCLK>,
			<&infracfg_ao CLK_IFRAO_MODEM_TEMP_SHARE>,
			<&infracfg_ao CLK_IFRAO_SPI1>,
			<&infracfg_ao CLK_IFRAO_I2C4>,
			<&infracfg_ao CLK_IFRAO_SPI2>,
			<&infracfg_ao CLK_IFRAO_SPI3>,
			<&infracfg_ao CLK_IFRAO_UNIPRO_SYSCLK>,
			<&infracfg_ao CLK_IFRAO_UNIPRO_TICK>,
			<&infracfg_ao CLK_IFRAO_UFS_MP_SAP_BCLK>,
			<&infracfg_ao CLK_IFRAO_FSSPM>,
			<&infracfg_ao CLK_IFRAO_SSPM_BUS_HCLK>,
			<&infracfg_ao CLK_IFRAO_I2C5>,
			<&infracfg_ao CLK_IFRAO_I2C5_ARBITER>,
			<&infracfg_ao CLK_IFRAO_I2C5_IMM>,
			<&infracfg_ao CLK_IFRAO_I2C1_ARBITER>,
			<&infracfg_ao CLK_IFRAO_I2C1_IMM>,
			<&infracfg_ao CLK_IFRAO_I2C2_ARBITER>,
			<&infracfg_ao CLK_IFRAO_I2C2_IMM>,
			<&infracfg_ao CLK_IFRAO_SPI4>,
			<&infracfg_ao CLK_IFRAO_SPI5>,
			<&infracfg_ao CLK_IFRAO_CQ_DMA>,
			<&infracfg_ao CLK_IFRAO_UFS>,
			<&infracfg_ao CLK_IFRAO_AES>,
			<&infracfg_ao CLK_IFRAO_UFS_TICK>,
			<&infracfg_ao CLK_IFRAO_SSUSB_XHCI>,
			<&infracfg_ao CLK_IFRAO_MSDC0_SELF>,
			<&infracfg_ao CLK_IFRAO_MSDC1_SELF>,
			<&infracfg_ao CLK_IFRAO_MSDC2_SELF>,
			<&infracfg_ao CLK_IFRAO_SSPM_26M_SELF>,
			<&infracfg_ao CLK_IFRAO_SSPM_32K_SELF>,
			<&infracfg_ao CLK_IFRAO_I2C6>,
			<&infracfg_ao CLK_IFRAO_AP_MSDC0>,
			<&infracfg_ao CLK_IFRAO_MD_MSDC0>,
			<&infracfg_ao CLK_IFRAO_CCIF5_AP>,
			<&infracfg_ao CLK_IFRAO_CCIF5_MD>,
			<&infracfg_ao CLK_IFRAO_FLASHIF_TOP_HCLK_133M>,
			<&infracfg_ao CLK_IFRAO_CCIF2_AP>,
			<&infracfg_ao CLK_IFRAO_CCIF2_MD>,
			<&infracfg_ao CLK_IFRAO_CCIF3_AP>,
			<&infracfg_ao CLK_IFRAO_CCIF3_MD>,
			<&infracfg_ao CLK_IFRAO_SEJ_F13M>,
			<&infracfg_ao CLK_IFRAO_I2C7>,
			<&infracfg_ao CLK_IFRAO_I2C8>,
			<&infracfg_ao CLK_IFRAO_FBIST2FPC>,
			<&infracfg_ao CLK_IFRAO_DEVICE_APC_SYNC>,
			<&infracfg_ao CLK_IFRAO_DPMAIF_MAIN>,
			<&infracfg_ao CLK_IFRAO_CCIF4_AP>,
			<&infracfg_ao CLK_IFRAO_CCIF4_MD>,
			<&infracfg_ao CLK_IFRAO_SPI6_CK>,
			<&infracfg_ao CLK_IFRAO_SPI7_CK>,
			<&infracfg_ao CLK_IFRAO_133M_MCLK_CK>,
			<&infracfg_ao CLK_IFRAO_66M_MCLK_CK>,
			<&infracfg_ao CLK_IFRAO_66M_PERI_BUS_MCLK_CK>,
			<&infracfg_ao CLK_IFRAO_INFRA_FREE_DCM_133M>,
			<&infracfg_ao CLK_IFRAO_INFRA_FREE_DCM_66M>,
			<&infracfg_ao CLK_IFRAO_PERU_BUS_DCM_133M>,
			<&infracfg_ao CLK_IFRAO_PERU_BUS_DCM_66M>,
			<&infracfg_ao CLK_IFRAO_RG_FLASHIF_PERI_26M_CK>,
			<&infracfg_ao CLK_IFRAO_RG_FLASHIF_SFLASH_CK>,
			<&infracfg_ao CLK_IFRAO_AP_DMA>,
			<&infracfg_ao CLK_IFRAO_PERI_DCM_RG_FORCE>,
			<&imp_iic_wrap_c CLK_IMPC_AP_CLOCK_RO_I2C10>,
			<&imp_iic_wrap_c CLK_IMPC_AP_CLOCK_RO_I2C11>,
			<&audiosys_clk CLK_AUDSYS_AFE>,
			<&audiosys_clk CLK_AUDSYS_22M>,
			<&audiosys_clk CLK_AUDSYS_24M>,
			<&audiosys_clk CLK_AUDSYS_APLL2_TUNER>,
			<&audiosys_clk CLK_AUDSYS_APLL_TUNER>,
			<&audiosys_clk CLK_AUDSYS_TDM>,
			<&audiosys_clk CLK_AUDSYS_ADC>,
			<&audiosys_clk CLK_AUDSYS_DAC>,
			<&audiosys_clk CLK_AUDSYS_DAC_PREDIS>,
			<&audiosys_clk CLK_AUDSYS_TML>,
			<&audiosys_clk CLK_AUDSYS_NLE>,
			<&audiosys_clk CLK_AUDSYS_I2S1_BCLK>,
			<&audiosys_clk CLK_AUDSYS_I2S2_BCLK>,
			<&audiosys_clk CLK_AUDSYS_I2S3_BCLK>,
			<&audiosys_clk CLK_AUDSYS_I2S4_BCLK>,
			<&audiosys_clk CLK_AUDSYS_CONNSYS_I2S_ASRC>,
			<&audiosys_clk CLK_AUDSYS_GENERAL1_ASRC>,
			<&audiosys_clk CLK_AUDSYS_GENERAL2_ASRC>,
			<&audiosys_clk CLK_AUDSYS_DAC_HIRES>,
			<&audiosys_clk CLK_AUDSYS_ADC_HIRES>,
			<&audiosys_clk CLK_AUDSYS_ADC_HIRES_TML>,
			<&audiosys_clk CLK_AUDSYS_ADDA6_ADC>,
			<&audiosys_clk CLK_AUDSYS_ADDA6_ADC_HIRES>,
			<&audiosys_clk CLK_AUDSYS_3RD_DAC>,
			<&audiosys_clk CLK_AUDSYS_3RD_DAC_PREDIS>,
			<&audiosys_clk CLK_AUDSYS_3RD_DAC_TML>,
			<&audiosys_clk CLK_AUDSYS_3RD_DAC_HIRES>,
			<&audiosys_clk CLK_AUDSYS_I2S5_BCLK>,
			<&audiosys_clk CLK_AUDSYS_I2S6_BCLK>,
			<&audiosys_clk CLK_AUDSYS_I2S7_BCLK>,
			<&audiosys_clk CLK_AUDSYS_I2S8_BCLK>,
			<&audiosys_clk CLK_AUDSYS_I2S9_BCLK>,
			<&imp_iic_wrap_e CLK_IMPE_AP_CLOCK_RO_I2C3>,
			<&imp_iic_wrap_s CLK_IMPS_AP_CLOCK_RO_I2C8>,
			<&imp_iic_wrap_s CLK_IMPS_AP_CLOCK_RO_I2C9>,
			<&imp_iic_wrap_ws CLK_IMPWS_AP_CLOCK_RO_I2C1>,
			<&imp_iic_wrap_ws CLK_IMPWS_AP_CLOCK_RO_I2C2>,
			<&imp_iic_wrap_ws CLK_IMPWS_AP_CLOCK_RO_I2C4>,
			<&imp_iic_wrap_w CLK_IMPW_AP_CLOCK_RO_I2C0>,
			<&imp_iic_wrap_w CLK_IMPW_AP_CLOCK_RO_I2C5>,
			<&imp_iic_wrap_w CLK_IMPW_AP_CLOCK_RO_I2C7>,
			<&imp_iic_wrap_n CLK_IMPN_AP_CLOCK_RO_I2C6>,
			<&mfgcfg CLK_MFGCFG_BG3D>,
			<&mmsys_config CLK_MM_DISP_MUTEX0>,
			<&mmsys_config CLK_MM_APB_BUS>,
			<&mmsys_config CLK_MM_DISP_OVL0>,
			<&mmsys_config CLK_MM_DISP_RDMA0>,
			<&mmsys_config CLK_MM_DISP_OVL0_2L>,
			<&mmsys_config CLK_MM_DISP_WDMA0>,
			<&mmsys_config CLK_MM_DISP_CCORR1>,
			<&mmsys_config CLK_MM_DISP_RSZ0>,
			<&mmsys_config CLK_MM_DISP_AAL0>,
			<&mmsys_config CLK_MM_DISP_CCORR0>,
			<&mmsys_config CLK_MM_DISP_COLOR0>,
			<&mmsys_config CLK_MM_SMI_INFRA>,
			<&mmsys_config CLK_MM_DISP_DSC_WRAP>,
			<&mmsys_config CLK_MM_DISP_GAMMA0>,
			<&mmsys_config CLK_MM_DISP_POSTMASK0>,
			<&mmsys_config CLK_MM_DISP_SPR0>,
			<&mmsys_config CLK_MM_DISP_DITHER0>,
			<&mmsys_config CLK_MM_SMI_COMMON>,
			<&mmsys_config CLK_MM_DISP_CM0>,
			<&mmsys_config CLK_MM_DSI0>,
			<&mmsys_config CLK_MM_DISP_FAKE_ENG0>,
			<&mmsys_config CLK_MM_DISP_FAKE_ENG1>,
			<&mmsys_config CLK_MM_SMI_GALS>,
			<&mmsys_config CLK_MM_SMI_IOMMU>,
			<&mmsys_config CLK_MM_DSI0_DSI_CK_DOMAIN>,
			<&mmsys_config CLK_MM_DISP_26M>,
			<&imgsys1 CLK_IMGSYS1_LARB9>,
			<&imgsys1 CLK_IMGSYS1_LARB10>,
			<&imgsys1 CLK_IMGSYS1_DIP>,
			<&imgsys1 CLK_IMGSYS1_GALS>,
			<&imgsys2 CLK_IMGSYS2_LARB9>,
			<&imgsys2 CLK_IMGSYS2_LARB10>,
			<&imgsys2 CLK_IMGSYS2_MFB>,
			<&imgsys2 CLK_IMGSYS2_WPE>,
			<&imgsys2 CLK_IMGSYS2_MSS>,
			<&imgsys2 CLK_IMGSYS2_GALS>,
			<&vdec_gcon CLK_VDEC_LARB1_CKEN>,
			<&vdec_gcon CLK_VDEC_CKEN>,
			<&vdec_gcon CLK_VDEC_ACTIVE>,
			<&venc_gcon CLK_VENC_SET0_LARB>,
			<&venc_gcon CLK_VENC_SET1_VENC>,
			<&venc_gcon CLK_VENC_SET2_JPGENC>,
			<&venc_gcon CLK_VENC_SET5_GALS>,
			<&camsys_main CLK_CAM_M_LARB13>,
			<&camsys_main CLK_CAM_M_LARB14>,
			<&camsys_main CLK_CAM_M_RESERVED0>,
			<&camsys_main CLK_CAM_M_CAM>,
			<&camsys_main CLK_CAM_M_CAMTG>,
			<&camsys_main CLK_CAM_M_SENINF>,
			<&camsys_main CLK_CAM_M_CAMSV1>,
			<&camsys_main CLK_CAM_M_CAMSV2>,
			<&camsys_main CLK_CAM_M_CAMSV3>,
			<&camsys_main CLK_CAM_M_CCU0>,
			<&camsys_main CLK_CAM_M_CCU1>,
			<&camsys_main CLK_CAM_M_MRAW0>,
			<&camsys_main CLK_CAM_M_RESERVED2>,
			<&camsys_main CLK_CAM_M_FAKE_ENG>,
			<&camsys_main CLK_CAM_M_CCU_GALS>,
			<&camsys_main CLK_CAM_M_CAM2MM_GALS>,
			<&camsys_rawa CLK_CAM_RA_LARBX>,
			<&camsys_rawa CLK_CAM_RA_CAM>,
			<&camsys_rawa CLK_CAM_RA_CAMTG>,
			<&camsys_rawb CLK_CAM_RB_LARBX>,
			<&camsys_rawb CLK_CAM_RB_CAM>,
			<&camsys_rawb CLK_CAM_RB_CAMTG>,
			<&ipesys CLK_IPE_LARB19>,
			<&ipesys CLK_IPE_LARB20>,
			<&ipesys CLK_IPE_SMI_SUBCOM>,
			<&ipesys CLK_IPE_FD>,
			<&ipesys CLK_IPE_FE>,
			<&ipesys CLK_IPE_RSC>,
			<&ipesys CLK_IPE_DPE>,
			<&ipesys CLK_IPE_GALS>,
			<&mdpsys_clk CLK_MDP_RDMA0>,
			<&mdpsys_clk CLK_MDP_TDSHP0>,
			<&mdpsys_clk CLK_MDP_IMG_DL_ASYNC0>,
			<&mdpsys_clk CLK_MDP_IMG_DL_ASYNC1>,
			<&mdpsys_clk CLK_MDP_RDMA1>,
			<&mdpsys_clk CLK_MDP_TDSHP1>,
			<&mdpsys_clk CLK_MDP_SMI0>,
			<&mdpsys_clk CLK_MDP_APB_BUS>,
			<&mdpsys_clk CLK_MDP_WROT0>,
			<&mdpsys_clk CLK_MDP_RSZ0>,
			<&mdpsys_clk CLK_MDP_HDR0>,
			<&mdpsys_clk CLK_MDP_MUTEX0>,
			<&mdpsys_clk CLK_MDP_WROT1>,
			<&mdpsys_clk CLK_MDP_RSZ1>,
			<&mdpsys_clk CLK_MDP_FAKE_ENG0>,
			<&mdpsys_clk CLK_MDP_AAL0>,
			<&mdpsys_clk CLK_MDP_AAL1>,
			<&mdpsys_clk CLK_MDP_COLOR0>,
			<&mdpsys_clk CLK_MDP_IMG_DL_RELAY0_ASYNC0>,
			<&mdpsys_clk CLK_MDP_IMG_DL_RELAY1_ASYNC1>;

	};
};
