Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 13 13:12:05 2019
| Host         : TomsDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z014s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.576        0.000                      0                  624        0.112        0.000                      0                  624        7.000        0.000                       0                   302  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk_fpga_0                   {0.000 10.000}     20.000          50.000          
nolabel_line46/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_0_clk_wiz_0       {0.000 12.500}     25.000          40.000          
  clk_out1_90_clk_wiz_0      {6.250 18.750}     25.000          40.000          
  clkfbout_clk_wiz_0         {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                    17.845        0.000                       0                     1  
nolabel_line46/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_0_clk_wiz_0            18.901        0.000                      0                  619        0.112        0.000                      0                  619       12.000        0.000                       0                   292  
  clk_out1_90_clk_wiz_0                                                                                                                                                       22.845        0.000                       0                     5  
  clkfbout_clk_wiz_0                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_0_clk_wiz_0   clk_out1_90_clk_wiz_0        1.576        0.000                      0                    5       18.451        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line42/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y31  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line46/inst/clk_in1
  To Clock:  nolabel_line46/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line46/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line46/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_0_clk_wiz_0
  To Clock:  clk_out1_0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.901ns  (required time - arrival time)
  Source:                 nolabel_line113/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/OSERDESE2_lane_d1_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_0_clk_wiz_0 rise@25.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.714ns  (logic 0.518ns (13.949%)  route 3.196ns (86.051%))
  Logic Levels:           0  
  Clock Path Skew:        -1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.069ns = ( 27.069 - 25.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         2.228     2.493    nolabel_line113/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line113/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line113/mod_clk_div4_oserdese_ln0
    SLICE_X112Y145       FDRE                                         r  nolabel_line113/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.518     4.370 r  nolabel_line113/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           3.196     7.566    nolabel_line113/oddr_oclk_en_clkalign
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_d1_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    26.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133    25.136    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    25.227 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.841    27.068    nolabel_line113/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y148        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_d1_inst/CLK
                         clock pessimism              0.000    27.068    
                         clock uncertainty           -0.098    26.971    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504    26.467    nolabel_line113/OSERDESE2_lane_d1_inst
  -------------------------------------------------------------------
                         required time                         26.467    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                 18.901    

Slack (MET) :             19.052ns  (required time - arrival time)
  Source:                 nolabel_line113/oddr_oclk_en_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/OSERDESE2_lane_d0_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_0_clk_wiz_0 rise@25.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.561ns  (logic 0.518ns (14.545%)  route 3.043ns (85.455%))
  Logic Levels:           0  
  Clock Path Skew:        -1.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 27.067 - 25.000 ) 
    Source Clock Delay      (SCD):    3.852ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         2.228     2.493    nolabel_line113/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line113/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.823     3.852    nolabel_line113/mod_clk_div4_oserdese_ln0
    SLICE_X112Y145       FDRE                                         r  nolabel_line113/oddr_oclk_en_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.518     4.370 r  nolabel_line113/oddr_oclk_en_clkalign_reg/Q
                         net (fo=2, routed)           3.043     7.414    nolabel_line113/oddr_oclk_en_clkalign
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_d0_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    26.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133    25.136    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    25.227 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.840    27.067    nolabel_line113/mod_clk_I_bufg_oserdese
    OLOGIC_X1Y146        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_d0_inst/CLK
                         clock pessimism              0.000    27.067    
                         clock uncertainty           -0.098    26.970    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504    26.466    nolabel_line113/OSERDESE2_lane_d0_inst
  -------------------------------------------------------------------
                         required time                         26.466    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 19.052    

Slack (MET) :             19.329ns  (required time - arrival time)
  Source:                 nolabel_line113/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/csi_dp0_lp_lat_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_0_clk_wiz_0 rise@25.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.668ns (18.679%)  route 2.908ns (81.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 27.086 - 25.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         2.228     2.493    nolabel_line113/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line113/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.822     3.851    nolabel_line113/mod_clk_div4_oserdese_ln0
    SLICE_X112Y142       FDRE                                         r  nolabel_line113/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     4.369 f  nolabel_line113/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           2.070     6.439    nolabel_line113/csi_lp_state_lat[1]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.150     6.589 r  nolabel_line113/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.838     7.427    nolabel_line113/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X112Y137       FDRE                                         r  nolabel_line113/csi_dp0_lp_lat_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    26.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133    25.136    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    25.227 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.859    27.086    nolabel_line113/mod_clk_I_bufg_oserdese
    SLICE_X112Y137       FDRE                                         r  nolabel_line113/csi_dp0_lp_lat_tristate_oe_reg/C
                         clock pessimism              0.000    27.086    
                         clock uncertainty           -0.098    26.988    
    SLICE_X112Y137       FDRE (Setup_fdre_C_D)       -0.232    26.756    nolabel_line113/csi_dp0_lp_lat_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                         26.756    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                 19.329    

Slack (MET) :             19.345ns  (required time - arrival time)
  Source:                 nolabel_line113/csi_lp_state_lat_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_0_clk_wiz_0 rise@25.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.668ns (18.774%)  route 2.890ns (81.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.086ns = ( 27.086 - 25.000 ) 
    Source Clock Delay      (SCD):    3.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         2.228     2.493    nolabel_line113/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line113/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.822     3.851    nolabel_line113/mod_clk_div4_oserdese_ln0
    SLICE_X112Y142       FDRE                                         r  nolabel_line113/csi_lp_state_lat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDRE (Prop_fdre_C_Q)         0.518     4.369 f  nolabel_line113/csi_lp_state_lat_reg[1]/Q
                         net (fo=3, routed)           2.070     6.439    nolabel_line113/csi_lp_state_lat[1]
    SLICE_X112Y137       LUT2 (Prop_lut2_I1_O)        0.150     6.589 r  nolabel_line113/csi_dp0_lp_lat_tristate_oe_i_1/O
                         net (fo=2, routed)           0.820     7.409    nolabel_line113/csi_dp0_lp_lat_tristate_oe_i_1_n_0
    SLICE_X112Y137       FDRE                                         r  nolabel_line113/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    26.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.133    25.136    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    25.227 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          1.859    27.086    nolabel_line113/mod_clk_I_bufg_oserdese
    SLICE_X112Y137       FDRE                                         r  nolabel_line113/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica/C
                         clock pessimism              0.000    27.086    
                         clock uncertainty           -0.098    26.988    
    SLICE_X112Y137       FDRE (Setup_fdre_C_D)       -0.234    26.754    nolabel_line113/csi_dp0_lp_lat_tristate_oe_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         26.754    
                         arrival time                          -7.409    
  -------------------------------------------------------------------
                         slack                                 19.345    

Slack (MET) :             19.357ns  (required time - arrival time)
  Source:                 cam_end_idle_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cam_end_idle_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_0_clk_wiz_0 rise@25.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.014ns (20.290%)  route 3.984ns (79.710%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 27.027 - 25.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.979     2.244    clk_mipi_ref
    SLICE_X104Y142       FDRE                                         r  cam_end_idle_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y142       FDRE (Prop_fdre_C_Q)         0.518     2.762 r  cam_end_idle_counter_reg[12]/Q
                         net (fo=3, routed)           0.962     3.724    cam_end_idle_counter_reg_n_0_[12]
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.124     3.848 r  FSM_sequential_cam_state[3]_i_7/O
                         net (fo=1, routed)           0.875     4.723    FSM_sequential_cam_state[3]_i_7_n_0
    SLICE_X102Y143       LUT6 (Prop_lut6_I2_O)        0.124     4.847 r  FSM_sequential_cam_state[3]_i_3/O
                         net (fo=2, routed)           0.702     5.549    FSM_sequential_cam_state[3]_i_3_n_0
    SLICE_X102Y143       LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  cam_end_idle_counter[23]_i_2/O
                         net (fo=25, routed)          0.499     6.172    cam_end_idle_counter[23]_i_2_n_0
    SLICE_X103Y142       LUT3 (Prop_lut3_I2_O)        0.124     6.296 r  cam_end_idle_counter[23]_i_1/O
                         net (fo=22, routed)          0.946     7.242    cam_end_idle_counter[23]_i_1_n_0
    SLICE_X104Y145       FDRE                                         r  cam_end_idle_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    26.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    25.150    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    25.241 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.786    27.027    clk_mipi_ref
    SLICE_X104Y145       FDRE                                         r  cam_end_idle_counter_reg[21]/C
                         clock pessimism              0.193    27.220    
                         clock uncertainty           -0.098    27.122    
    SLICE_X104Y145       FDRE (Setup_fdre_C_R)       -0.524    26.598    cam_end_idle_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                 19.357    

Slack (MET) :             19.357ns  (required time - arrival time)
  Source:                 cam_end_idle_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cam_end_idle_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_0_clk_wiz_0 rise@25.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.014ns (20.290%)  route 3.984ns (79.710%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 27.027 - 25.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.979     2.244    clk_mipi_ref
    SLICE_X104Y142       FDRE                                         r  cam_end_idle_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y142       FDRE (Prop_fdre_C_Q)         0.518     2.762 r  cam_end_idle_counter_reg[12]/Q
                         net (fo=3, routed)           0.962     3.724    cam_end_idle_counter_reg_n_0_[12]
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.124     3.848 r  FSM_sequential_cam_state[3]_i_7/O
                         net (fo=1, routed)           0.875     4.723    FSM_sequential_cam_state[3]_i_7_n_0
    SLICE_X102Y143       LUT6 (Prop_lut6_I2_O)        0.124     4.847 r  FSM_sequential_cam_state[3]_i_3/O
                         net (fo=2, routed)           0.702     5.549    FSM_sequential_cam_state[3]_i_3_n_0
    SLICE_X102Y143       LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  cam_end_idle_counter[23]_i_2/O
                         net (fo=25, routed)          0.499     6.172    cam_end_idle_counter[23]_i_2_n_0
    SLICE_X103Y142       LUT3 (Prop_lut3_I2_O)        0.124     6.296 r  cam_end_idle_counter[23]_i_1/O
                         net (fo=22, routed)          0.946     7.242    cam_end_idle_counter[23]_i_1_n_0
    SLICE_X104Y145       FDRE                                         r  cam_end_idle_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    26.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    25.150    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    25.241 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.786    27.027    clk_mipi_ref
    SLICE_X104Y145       FDRE                                         r  cam_end_idle_counter_reg[22]/C
                         clock pessimism              0.193    27.220    
                         clock uncertainty           -0.098    27.122    
    SLICE_X104Y145       FDRE (Setup_fdre_C_R)       -0.524    26.598    cam_end_idle_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                 19.357    

Slack (MET) :             19.357ns  (required time - arrival time)
  Source:                 cam_end_idle_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cam_end_idle_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_0_clk_wiz_0 rise@25.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.998ns  (logic 1.014ns (20.290%)  route 3.984ns (79.710%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 27.027 - 25.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.979     2.244    clk_mipi_ref
    SLICE_X104Y142       FDRE                                         r  cam_end_idle_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y142       FDRE (Prop_fdre_C_Q)         0.518     2.762 r  cam_end_idle_counter_reg[12]/Q
                         net (fo=3, routed)           0.962     3.724    cam_end_idle_counter_reg_n_0_[12]
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.124     3.848 r  FSM_sequential_cam_state[3]_i_7/O
                         net (fo=1, routed)           0.875     4.723    FSM_sequential_cam_state[3]_i_7_n_0
    SLICE_X102Y143       LUT6 (Prop_lut6_I2_O)        0.124     4.847 r  FSM_sequential_cam_state[3]_i_3/O
                         net (fo=2, routed)           0.702     5.549    FSM_sequential_cam_state[3]_i_3_n_0
    SLICE_X102Y143       LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  cam_end_idle_counter[23]_i_2/O
                         net (fo=25, routed)          0.499     6.172    cam_end_idle_counter[23]_i_2_n_0
    SLICE_X103Y142       LUT3 (Prop_lut3_I2_O)        0.124     6.296 r  cam_end_idle_counter[23]_i_1/O
                         net (fo=22, routed)          0.946     7.242    cam_end_idle_counter[23]_i_1_n_0
    SLICE_X104Y145       FDRE                                         r  cam_end_idle_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    26.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    25.150    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    25.241 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.786    27.027    clk_mipi_ref
    SLICE_X104Y145       FDRE                                         r  cam_end_idle_counter_reg[23]/C
                         clock pessimism              0.193    27.220    
                         clock uncertainty           -0.098    27.122    
    SLICE_X104Y145       FDRE (Setup_fdre_C_R)       -0.524    26.598    cam_end_idle_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                 19.357    

Slack (MET) :             19.486ns  (required time - arrival time)
  Source:                 cam_end_idle_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cam_end_idle_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_0_clk_wiz_0 rise@25.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.014ns (20.827%)  route 3.855ns (79.173%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 27.027 - 25.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.979     2.244    clk_mipi_ref
    SLICE_X104Y142       FDRE                                         r  cam_end_idle_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y142       FDRE (Prop_fdre_C_Q)         0.518     2.762 r  cam_end_idle_counter_reg[12]/Q
                         net (fo=3, routed)           0.962     3.724    cam_end_idle_counter_reg_n_0_[12]
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.124     3.848 r  FSM_sequential_cam_state[3]_i_7/O
                         net (fo=1, routed)           0.875     4.723    FSM_sequential_cam_state[3]_i_7_n_0
    SLICE_X102Y143       LUT6 (Prop_lut6_I2_O)        0.124     4.847 r  FSM_sequential_cam_state[3]_i_3/O
                         net (fo=2, routed)           0.702     5.549    FSM_sequential_cam_state[3]_i_3_n_0
    SLICE_X102Y143       LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  cam_end_idle_counter[23]_i_2/O
                         net (fo=25, routed)          0.499     6.172    cam_end_idle_counter[23]_i_2_n_0
    SLICE_X103Y142       LUT3 (Prop_lut3_I2_O)        0.124     6.296 r  cam_end_idle_counter[23]_i_1/O
                         net (fo=22, routed)          0.817     7.113    cam_end_idle_counter[23]_i_1_n_0
    SLICE_X104Y144       FDRE                                         r  cam_end_idle_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    26.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    25.150    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    25.241 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.786    27.027    clk_mipi_ref
    SLICE_X104Y144       FDRE                                         r  cam_end_idle_counter_reg[17]/C
                         clock pessimism              0.193    27.220    
                         clock uncertainty           -0.098    27.122    
    SLICE_X104Y144       FDRE (Setup_fdre_C_R)       -0.524    26.598    cam_end_idle_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 19.486    

Slack (MET) :             19.486ns  (required time - arrival time)
  Source:                 cam_end_idle_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cam_end_idle_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_0_clk_wiz_0 rise@25.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.014ns (20.827%)  route 3.855ns (79.173%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 27.027 - 25.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.979     2.244    clk_mipi_ref
    SLICE_X104Y142       FDRE                                         r  cam_end_idle_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y142       FDRE (Prop_fdre_C_Q)         0.518     2.762 r  cam_end_idle_counter_reg[12]/Q
                         net (fo=3, routed)           0.962     3.724    cam_end_idle_counter_reg_n_0_[12]
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.124     3.848 r  FSM_sequential_cam_state[3]_i_7/O
                         net (fo=1, routed)           0.875     4.723    FSM_sequential_cam_state[3]_i_7_n_0
    SLICE_X102Y143       LUT6 (Prop_lut6_I2_O)        0.124     4.847 r  FSM_sequential_cam_state[3]_i_3/O
                         net (fo=2, routed)           0.702     5.549    FSM_sequential_cam_state[3]_i_3_n_0
    SLICE_X102Y143       LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  cam_end_idle_counter[23]_i_2/O
                         net (fo=25, routed)          0.499     6.172    cam_end_idle_counter[23]_i_2_n_0
    SLICE_X103Y142       LUT3 (Prop_lut3_I2_O)        0.124     6.296 r  cam_end_idle_counter[23]_i_1/O
                         net (fo=22, routed)          0.817     7.113    cam_end_idle_counter[23]_i_1_n_0
    SLICE_X104Y144       FDRE                                         r  cam_end_idle_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    26.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    25.150    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    25.241 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.786    27.027    clk_mipi_ref
    SLICE_X104Y144       FDRE                                         r  cam_end_idle_counter_reg[18]/C
                         clock pessimism              0.193    27.220    
                         clock uncertainty           -0.098    27.122    
    SLICE_X104Y144       FDRE (Setup_fdre_C_R)       -0.524    26.598    cam_end_idle_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 19.486    

Slack (MET) :             19.486ns  (required time - arrival time)
  Source:                 cam_end_idle_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            cam_end_idle_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_0_clk_wiz_0 rise@25.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.869ns  (logic 1.014ns (20.827%)  route 3.855ns (79.173%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.027ns = ( 27.027 - 25.000 ) 
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.979     2.244    clk_mipi_ref
    SLICE_X104Y142       FDRE                                         r  cam_end_idle_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y142       FDRE (Prop_fdre_C_Q)         0.518     2.762 r  cam_end_idle_counter_reg[12]/Q
                         net (fo=3, routed)           0.962     3.724    cam_end_idle_counter_reg_n_0_[12]
    SLICE_X103Y143       LUT4 (Prop_lut4_I3_O)        0.124     3.848 r  FSM_sequential_cam_state[3]_i_7/O
                         net (fo=1, routed)           0.875     4.723    FSM_sequential_cam_state[3]_i_7_n_0
    SLICE_X102Y143       LUT6 (Prop_lut6_I2_O)        0.124     4.847 r  FSM_sequential_cam_state[3]_i_3/O
                         net (fo=2, routed)           0.702     5.549    FSM_sequential_cam_state[3]_i_3_n_0
    SLICE_X102Y143       LUT5 (Prop_lut5_I0_O)        0.124     5.673 r  cam_end_idle_counter[23]_i_2/O
                         net (fo=25, routed)          0.499     6.172    cam_end_idle_counter[23]_i_2_n_0
    SLICE_X103Y142       LUT3 (Prop_lut3_I2_O)        0.124     6.296 r  cam_end_idle_counter[23]_i_1/O
                         net (fo=22, routed)          0.817     7.113    cam_end_idle_counter[23]_i_1_n_0
    SLICE_X104Y144       FDRE                                         r  cam_end_idle_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    26.612    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    23.187 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.912    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.147    25.150    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    25.241 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         1.786    27.027    clk_mipi_ref
    SLICE_X104Y144       FDRE                                         r  cam_end_idle_counter_reg[19]/C
                         clock pessimism              0.193    27.220    
                         clock uncertainty           -0.098    27.122    
    SLICE_X104Y144       FDRE (Setup_fdre_C_R)       -0.524    26.598    cam_end_idle_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         26.598    
                         arrival time                          -7.113    
  -------------------------------------------------------------------
                         slack                                 19.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 nolabel_line113/csi_lpclk_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/csi_clkp_lp_lat_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.185ns (37.960%)  route 0.302ns (62.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.718     0.788    nolabel_line113/clk_mipi_ref
    SLICE_X113Y138       FDRE                                         r  nolabel_line113/csi_lpclk_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     0.929 f  nolabel_line113/csi_lpclk_state_reg[1]/Q
                         net (fo=4, routed)           0.302     1.231    nolabel_line113/csi_lpclk_state_reg_n_0_[1]
    SLICE_X113Y137       LUT2 (Prop_lut2_I1_O)        0.044     1.275 r  nolabel_line113/csi_clkp_lp_lat_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000     1.275    nolabel_line113/csi_clkp_lp_lat_tristate_oe_i_1_n_0
    SLICE_X113Y137       FDRE                                         r  nolabel_line113/csi_clkp_lp_lat_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.033     0.035    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.064 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.992     1.056    nolabel_line113/mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  nolabel_line113/csi_clkp_lp_lat_tristate_oe_reg/C
                         clock pessimism              0.000     1.056    
    SLICE_X113Y137       FDRE (Hold_fdre_C_D)         0.107     1.163    nolabel_line113/csi_clkp_lp_lat_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line113/csi_lpclk_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/csi_clkn_lp_lat_tristate_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.087%)  route 0.302ns (61.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.056ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.718     0.788    nolabel_line113/clk_mipi_ref
    SLICE_X113Y138       FDRE                                         r  nolabel_line113/csi_lpclk_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y138       FDRE (Prop_fdre_C_Q)         0.141     0.929 f  nolabel_line113/csi_lpclk_state_reg[1]/Q
                         net (fo=4, routed)           0.302     1.231    nolabel_line113/csi_lpclk_state_reg_n_0_[1]
    SLICE_X113Y137       LUT1 (Prop_lut1_I0_O)        0.045     1.276 r  nolabel_line113/csi_clkn_lp_lat_tristate_oe_i_1/O
                         net (fo=1, routed)           0.000     1.276    nolabel_line113/csi_clkn_lp_lat_tristate_oe_i_1_n_0
    SLICE_X113Y137       FDRE                                         r  nolabel_line113/csi_clkn_lp_lat_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.033     0.035    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.064 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.992     1.056    nolabel_line113/mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  nolabel_line113/csi_clkn_lp_lat_tristate_oe_reg/C
                         clock pessimism              0.000     1.056    
    SLICE_X113Y137       FDRE (Hold_fdre_C_D)         0.092     1.148    nolabel_line113/csi_clkn_lp_lat_tristate_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 frame_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mipi_wct_short_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.609%)  route 0.071ns (33.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X107Y148       FDRE                                         r  frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y148       FDRE (Prop_fdre_C_Q)         0.141     0.931 r  frame_reg[10]/Q
                         net (fo=2, routed)           0.071     1.002    frame_reg[10]
    SLICE_X106Y148       FDRE                                         r  mipi_wct_short_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.994     1.071    clk_mipi_ref
    SLICE_X106Y148       FDRE                                         r  mipi_wct_short_reg[10]/C
                         clock pessimism             -0.268     0.803    
    SLICE_X106Y148       FDRE (Hold_fdre_C_D)         0.046     0.849    mipi_wct_short_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mipi_wct_short_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/wct_latch_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.143%)  route 0.106ns (42.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X106Y148       FDRE                                         r  mipi_wct_short_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y148       FDRE (Prop_fdre_C_Q)         0.141     0.931 r  mipi_wct_short_reg[10]/Q
                         net (fo=1, routed)           0.106     1.037    nolabel_line113/wct_latch_reg[15]_0[10]
    SLICE_X108Y148       FDRE                                         r  nolabel_line113/wct_latch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.994     1.071    nolabel_line113/clk_mipi_ref
    SLICE_X108Y148       FDRE                                         r  nolabel_line113/wct_latch_reg[10]/C
                         clock pessimism             -0.265     0.806    
    SLICE_X108Y148       FDRE (Hold_fdre_C_D)         0.075     0.881    nolabel_line113/wct_latch_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mipi_wct_short_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/wct_latch_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X106Y148       FDSE                                         r  mipi_wct_short_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y148       FDSE (Prop_fdse_C_Q)         0.141     0.931 r  mipi_wct_short_reg[11]/Q
                         net (fo=1, routed)           0.101     1.032    nolabel_line113/wct_latch_reg[15]_0[11]
    SLICE_X109Y147       FDRE                                         r  nolabel_line113/wct_latch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.994     1.071    nolabel_line113/clk_mipi_ref
    SLICE_X109Y147       FDRE                                         r  nolabel_line113/wct_latch_reg[11]/C
                         clock pessimism             -0.265     0.806    
    SLICE_X109Y147       FDRE (Hold_fdre_C_D)         0.066     0.872    nolabel_line113/wct_latch_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line113/wct_latch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/hs_tx_byte_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.720     0.790    nolabel_line113/clk_mipi_ref
    SLICE_X109Y147       FDRE                                         r  nolabel_line113/wct_latch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y147       FDRE (Prop_fdre_C_Q)         0.141     0.931 r  nolabel_line113/wct_latch_reg[0]/Q
                         net (fo=4, routed)           0.112     1.043    nolabel_line113/wct_latch[0]
    SLICE_X108Y147       LUT6 (Prop_lut6_I1_O)        0.045     1.088 r  nolabel_line113/hs_tx_byte_d1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.088    nolabel_line113/hs_tx_byte_d1[0]_i_1_n_0
    SLICE_X108Y147       FDRE                                         r  nolabel_line113/hs_tx_byte_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.994     1.071    nolabel_line113/clk_mipi_ref
    SLICE_X108Y147       FDRE                                         r  nolabel_line113/hs_tx_byte_d1_reg[0]/C
                         clock pessimism             -0.268     0.803    
    SLICE_X108Y147       FDRE (Hold_fdre_C_D)         0.120     0.923    nolabel_line113/hs_tx_byte_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line113/FSM_onehot_clk_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/csi_lpclk_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.788ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.718     0.788    nolabel_line113/clk_mipi_ref
    SLICE_X112Y138       FDRE                                         r  nolabel_line113/FSM_onehot_clk_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y138       FDRE (Prop_fdre_C_Q)         0.164     0.952 r  nolabel_line113/FSM_onehot_clk_current_state_reg[4]/Q
                         net (fo=4, routed)           0.061     1.013    nolabel_line113/FSM_onehot_clk_current_state_reg_n_0_[4]
    SLICE_X113Y138       LUT5 (Prop_lut5_I0_O)        0.045     1.058 r  nolabel_line113/csi_lpclk_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.058    nolabel_line113/csi_lpclk_state[2]_i_1_n_0
    SLICE_X113Y138       FDRE                                         r  nolabel_line113/csi_lpclk_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.994     1.071    nolabel_line113/clk_mipi_ref
    SLICE_X113Y138       FDRE                                         r  nolabel_line113/csi_lpclk_state_reg[2]/C
                         clock pessimism             -0.270     0.801    
    SLICE_X113Y138       FDRE (Hold_fdre_C_D)         0.092     0.893    nolabel_line113/csi_lpclk_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 mipi_wct_short_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/wct_latch_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X106Y149       FDRE                                         r  mipi_wct_short_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y149       FDRE (Prop_fdre_C_Q)         0.141     0.931 r  mipi_wct_short_reg[15]/Q
                         net (fo=1, routed)           0.103     1.034    nolabel_line113/wct_latch_reg[15]_0[15]
    SLICE_X108Y149       FDRE                                         r  nolabel_line113/wct_latch_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.994     1.071    nolabel_line113/clk_mipi_ref
    SLICE_X108Y149       FDRE                                         r  nolabel_line113/wct_latch_reg[15]/C
                         clock pessimism             -0.265     0.806    
    SLICE_X108Y149       FDRE (Hold_fdre_C_D)         0.059     0.865    nolabel_line113/wct_latch_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 frame_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mipi_wct_short_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.616%)  route 0.122ns (46.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X107Y148       FDRE                                         r  frame_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y148       FDRE (Prop_fdre_C_Q)         0.141     0.931 r  frame_reg[8]/Q
                         net (fo=2, routed)           0.122     1.053    frame_reg[8]
    SLICE_X106Y148       FDRE                                         r  mipi_wct_short_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.994     1.071    clk_mipi_ref
    SLICE_X106Y148       FDRE                                         r  mipi_wct_short_reg[8]/C
                         clock pessimism             -0.268     0.803    
    SLICE_X106Y148       FDRE (Hold_fdre_C_D)         0.078     0.881    mipi_wct_short_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mipi_wct_short_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_0_clk_wiz_0 rise@0.000ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.071ns
    Source Clock Delay      (SCD):    0.790ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042     0.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.720     0.790    clk_mipi_ref
    SLICE_X107Y147       FDRE                                         r  frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y147       FDRE (Prop_fdre_C_Q)         0.141     0.931 r  frame_reg[6]/Q
                         net (fo=2, routed)           0.119     1.050    frame_reg[6]
    SLICE_X106Y148       FDRE                                         r  mipi_wct_short_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.046     0.048    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.077 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.994     1.071    clk_mipi_ref
    SLICE_X106Y148       FDRE                                         r  mipi_wct_short_reg[6]/C
                         clock pessimism             -0.265     0.806    
    SLICE_X106Y148       FDRE (Hold_fdre_C_D)         0.071     0.877    mipi_wct_short_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_0_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { nolabel_line46/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFR/I              n/a            3.174         25.000      21.826     BUFR_X1Y11       nolabel_line113/BUFR_mipi_clkdiv_ln0/I
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y15   nolabel_line113/bufgce_mipi_clkdiv/I0
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1    nolabel_line113/BUFGCE_mipi_oserderse_clk/I0
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    nolabel_line46/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         25.000      23.333     OLOGIC_X1Y146    nolabel_line113/OSERDESE2_lane_d0_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y146    nolabel_line113/OSERDESE2_lane_d0_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         25.000      23.333     OLOGIC_X1Y148    nolabel_line113/OSERDESE2_lane_d1_inst/CLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y148    nolabel_line113/OSERDESE2_lane_d1_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X104Y142   cam_end_idle_counter_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y142   nolabel_line113/csi_lp_state_lat_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y146   nolabel_line113/d0_latch_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y145   nolabel_line113/d0_latch_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y145   nolabel_line113/d0_latch_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y145   nolabel_line113/oddr_tclk_en_clkalign_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y146   nolabel_line113/d0_latch_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y146   nolabel_line113/d0_latch_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y142   nolabel_line113/csi_lp_state_lat_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y145   nolabel_line113/oddr_hiz_latch_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X112Y145   nolabel_line113/oddr_oclk_en_clkalign_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X104Y142   cam_end_idle_counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y144   cam_start_idle_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X105Y143   cam_start_idle_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X104Y148   mem_test_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y143   mipi_dt_id_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y138   nolabel_line113/csi_lpclk_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y138   nolabel_line113/csi_lpclk_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X113Y138   nolabel_line113/csi_lpclk_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X105Y143   cam_start_idle_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X105Y143   cam_start_idle_counter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_90_clk_wiz_0
  To Clock:  clk_out1_90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_90_clk_wiz_0
Waveform(ns):       { 6.250 18.750 }
Period(ns):         25.000
Sources:            { nolabel_line46/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y3    nolabel_line113/bufgce_mipi_clkout_div/I0
Min Period  n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y2    nolabel_line46/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         25.000      23.333     OLOGIC_X1Y114    nolabel_line113/OSERDESE2_lane_clk_inst/CLK
Min Period  n/a     OSERDESE2/CLKDIV    n/a            1.667         25.000      23.333     OLOGIC_X1Y114    nolabel_line113/OSERDESE2_lane_clk_inst/CLKDIV
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { nolabel_line46/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    nolabel_line46/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  nolabel_line46/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_0_clk_wiz_0
  To Clock:  clk_out1_90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       18.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.576ns  (required time - arrival time)
  Source:                 nolabel_line113/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_90_clk_wiz_0 rise@6.250ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.456ns (27.594%)  route 1.197ns (72.406%))
  Logic Levels:           0  
  Clock Path Skew:        -1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns = ( 8.313 - 6.250 ) 
    Source Clock Delay      (SCD):    3.843ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.161     0.164    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.265 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         2.228     2.493    nolabel_line113/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.537     3.029 r  nolabel_line113/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.814     3.843    nolabel_line113/mod_clk_div4_oserdese_ln0
    SLICE_X113Y132       FDRE                                         r  nolabel_line113/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDRE (Prop_fdre_C_Q)         0.456     4.299 r  nolabel_line113/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           1.197     5.496    nolabel_line113/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     6.250 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     7.862    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     4.437 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     6.162    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.253 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     6.386    nolabel_line113/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.477 r  nolabel_line113/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           1.836     8.313    nolabel_line113/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism             -0.174     8.139    
                         clock uncertainty           -0.218     7.921    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     7.072    nolabel_line113/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          7.072    
                         arrival time                          -5.496    
  -------------------------------------------------------------------
                         slack                                  1.576    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 nolabel_line113/mod_clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_90_clk_wiz_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_90_clk_wiz_0 rise@6.250ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.642ns (35.695%)  route 1.157ns (64.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.136ns = ( 6.386 - 6.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           1.654     1.657    nolabel_line113/CLK
    SLICE_X50Y47         FDRE                                         r  nolabel_line113/mod_clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     2.175 r  nolabel_line113/mod_clk_div_reg[0]/Q
                         net (fo=3, routed)           0.531     2.706    nolabel_line113/mod_clk_div[0]
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.124     2.830 r  nolabel_line113/bufgce_mipi_clkdiv_i_1/O
                         net (fo=2, routed)           0.625     3.456    nolabel_line113/CE0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line113/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     6.250 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     7.862    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     4.437 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     6.162    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.253 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.133     6.386    nolabel_line113/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line113/bufgce_mipi_clkout_div/I0
                         clock pessimism             -0.174     6.212    
                         clock uncertainty           -0.218     5.994    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174     5.820    nolabel_line113/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                          5.820    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 csi_lpclk_n_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_90_clk_wiz_0 rise@6.250ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.508ns  (logic 0.419ns (27.780%)  route 1.089ns (72.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 8.089 - 6.250 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.056     2.306    mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  csi_lpclk_n_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.419     2.725 f  csi_lpclk_n_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           1.089     3.814    nolabel_line113/csi_lpclk_p_TRI
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/T1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     6.250 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     7.862    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     4.437 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     6.162    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.253 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     8.089    nolabel_line113/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     7.915    
                         clock uncertainty           -0.218     7.697    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_T1)
                                                     -1.045     6.652    nolabel_line113/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          6.652    
                         arrival time                          -3.814    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 nolabel_line113/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/OSERDESE2_lane_clk_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_90_clk_wiz_0 rise@6.250ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.855ns  (logic 0.456ns (24.579%)  route 1.399ns (75.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 8.089 - 6.250 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.056     2.306    nolabel_line113/mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  nolabel_line113/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.456     2.762 r  nolabel_line113/clkout_gen_reg/Q
                         net (fo=2, routed)           1.399     4.161    nolabel_line113/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     6.250 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     7.862    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     4.437 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     6.162    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.253 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     8.089    nolabel_line113/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     7.915    
                         clock uncertainty           -0.218     7.697    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.504     7.193    nolabel_line113/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          7.193    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 nolabel_line113/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/OSERDESE2_lane_clk_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_90_clk_wiz_0 rise@6.250ns - clk_out1_0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.666ns  (logic 0.456ns (27.374%)  route 1.210ns (72.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 8.089 - 6.250 ) 
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     0.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.146     0.149    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     0.250 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          2.056     2.306    nolabel_line113/mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  nolabel_line113/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.456     2.762 r  nolabel_line113/clkout_gen_reg/Q
                         net (fo=2, routed)           1.210     3.972    nolabel_line113/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     6.250 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612     7.862    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425     4.437 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725     6.162    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.253 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           1.836     8.089    nolabel_line113/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism             -0.174     7.915    
                         clock uncertainty           -0.218     7.697    
    OLOGIC_X1Y114        OSERDESE2 (Setup_oserdese2_CLK_TCE)
                                                     -0.505     7.192    nolabel_line113/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                          7.192    
                         arrival time                          -3.972    
  -------------------------------------------------------------------
                         slack                                  3.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.451ns  (arrival time - required time)
  Source:                 nolabel_line113/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/OSERDESE2_lane_clk_inst/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out1_90_clk_wiz_0 rise@6.250ns - clk_out1_0_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.718%)  route 0.612ns (81.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 7.238 - 6.250 ) 
    Source Clock Delay      (SCD):    0.775ns = ( 25.775 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597    25.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    24.447 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    24.976    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030    25.032    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    25.058 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.717    25.775    nolabel_line113/mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  nolabel_line113/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.141    25.916 r  nolabel_line113/clkout_gen_reg/Q
                         net (fo=2, routed)           0.612    26.528    nolabel_line113/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/OCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     6.250 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     7.114    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     5.647 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     6.223    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.252 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     7.238    nolabel_line113/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     7.288    
                         clock uncertainty            0.218     7.506    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     8.078    nolabel_line113/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -8.078    
                         arrival time                          26.528    
  -------------------------------------------------------------------
                         slack                                 18.451    

Slack (MET) :             18.728ns  (arrival time - required time)
  Source:                 nolabel_line113/clk_rst_clkalign_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/OSERDESE2_lane_clk_inst/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out1_90_clk_wiz_0 rise@6.250ns - clk_out1_0_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        0.668ns  (logic 0.141ns (21.123%)  route 0.527ns (78.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.050ns = ( 7.300 - 6.250 ) 
    Source Clock Delay      (SCD):    1.187ns = ( 26.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597    25.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    24.447 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    24.976    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.042    25.044    nolabel_line113/CLK
    BUFGCTRL_X0Y15       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    25.070 r  nolabel_line113/bufgce_mipi_clkdiv/O
                         net (fo=250, routed)         0.768    25.838    nolabel_line113/clk_mipi_ref
    BUFR_X1Y11           BUFR (Prop_bufr_I_O)         0.092    25.930 r  nolabel_line113/BUFR_mipi_clkdiv_ln0/O
                         net (fo=25, routed)          0.257    26.187    nolabel_line113/mod_clk_div4_oserdese_ln0
    SLICE_X113Y132       FDRE                                         r  nolabel_line113/clk_rst_clkalign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDRE (Prop_fdre_C_Q)         0.141    26.328 r  nolabel_line113/clk_rst_clkalign_reg/Q
                         net (fo=1, routed)           0.527    26.854    nolabel_line113/clk_rst_clkalign
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     6.250 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     7.114    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     5.647 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     6.223    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.252 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     6.285    nolabel_line113/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     6.314 r  nolabel_line113/bufgce_mipi_clkout_div/O
                         net (fo=1, routed)           0.986     7.300    nolabel_line113/mod_clk_Q_div4_clk
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/CLKDIV
                         clock pessimism              0.050     7.350    
                         clock uncertainty            0.218     7.568    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     8.127    nolabel_line113/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -8.127    
                         arrival time                          26.854    
  -------------------------------------------------------------------
                         slack                                 18.728    

Slack (MET) :             18.951ns  (arrival time - required time)
  Source:                 nolabel_line113/clkout_gen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/OSERDESE2_lane_clk_inst/TCE
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out1_90_clk_wiz_0 rise@6.250ns - clk_out1_0_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        0.693ns  (logic 0.141ns (20.353%)  route 0.552ns (79.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 7.238 - 6.250 ) 
    Source Clock Delay      (SCD):    0.775ns = ( 25.775 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597    25.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    24.447 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    24.976    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030    25.032    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    25.058 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.717    25.775    nolabel_line113/mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  nolabel_line113/clkout_gen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.141    25.916 r  nolabel_line113/clkout_gen_reg/Q
                         net (fo=2, routed)           0.552    26.468    nolabel_line113/clkout_gen
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/TCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     6.250 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     7.114    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     5.647 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     6.223    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.252 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     7.238    nolabel_line113/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     7.288    
                         clock uncertainty            0.218     7.506    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_TCE)
                                                      0.011     7.517    nolabel_line113/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -7.517    
                         arrival time                          26.468    
  -------------------------------------------------------------------
                         slack                                 18.951    

Slack (MET) :             19.031ns  (arrival time - required time)
  Source:                 csi_lpclk_n_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/OSERDESE2_lane_clk_inst/T1
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_90_clk_wiz_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out1_90_clk_wiz_0 rise@6.250ns - clk_out1_0_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        0.595ns  (logic 0.128ns (21.502%)  route 0.467ns (78.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.988ns = ( 7.238 - 6.250 ) 
    Source Clock Delay      (SCD):    0.775ns = ( 25.775 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597    25.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    24.447 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    24.976    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.030    25.032    nolabel_line113/CLK
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    25.058 r  nolabel_line113/BUFGCE_mipi_oserderse_clk/O
                         net (fo=11, routed)          0.717    25.775    mod_clk_I_bufg_oserdese
    SLICE_X113Y137       FDRE                                         r  csi_lpclk_n_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y137       FDRE (Prop_fdre_C_Q)         0.128    25.903 f  csi_lpclk_n_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           0.467    26.370    nolabel_line113/csi_lpclk_p_TRI
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/T1  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     6.250 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     7.114    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     5.647 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     6.223    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.252 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.986     7.238    nolabel_line113/clk_out1_90
    OLOGIC_X1Y114        OSERDESE2                                    r  nolabel_line113/OSERDESE2_lane_clk_inst/CLK
                         clock pessimism              0.050     7.288    
                         clock uncertainty            0.218     7.506    
    OLOGIC_X1Y114        OSERDESE2 (Hold_oserdese2_CLK_T1)
                                                     -0.166     7.340    nolabel_line113/OSERDESE2_lane_clk_inst
  -------------------------------------------------------------------
                         required time                         -7.340    
                         arrival time                          26.370    
  -------------------------------------------------------------------
                         slack                                 19.031    

Slack (MET) :             19.405ns  (arrival time - required time)
  Source:                 nolabel_line113/mod_clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_0_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            nolabel_line113/bufgce_mipi_clkout_div/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk_out1_90_clk_wiz_0  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out1_90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out1_90_clk_wiz_0 rise@6.250ns - clk_out1_0_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        0.558ns  (logic 0.246ns (44.047%)  route 0.312ns (55.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns = ( 6.285 - 6.250 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 25.559 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_0_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y31       BUFG                         0.000    25.000 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597    25.597    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    24.447 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    24.976    nolabel_line46/inst/clk_out1_0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    25.002 r  nolabel_line46/inst/clkout1_buf/O
                         net (fo=4, routed)           0.557    25.559    nolabel_line113/CLK
    SLICE_X50Y47         FDRE                                         r  nolabel_line113/mod_clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.148    25.707 f  nolabel_line113/mod_clk_div_reg[1]/Q
                         net (fo=2, routed)           0.071    25.778    nolabel_line113/mod_clk_div[1]
    SLICE_X50Y47         LUT2 (Prop_lut2_I1_O)        0.098    25.876 r  nolabel_line113/bufgce_mipi_clkdiv_i_1/O
                         net (fo=2, routed)           0.241    26.117    nolabel_line113/CE0
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line113/bufgce_mipi_clkout_div/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_90_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y31       BUFG                         0.000     6.250 r  nolabel_line42/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     7.114    nolabel_line46/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     5.647 r  nolabel_line46/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     6.223    nolabel_line46/inst/clk_out1_90_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     6.252 r  nolabel_line46/inst/clkout2_buf/O
                         net (fo=2, routed)           0.033     6.285    nolabel_line113/clk_out1_90
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  nolabel_line113/bufgce_mipi_clkout_div/I0
                         clock pessimism              0.050     6.335    
                         clock uncertainty            0.218     6.553    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     6.712    nolabel_line113/bufgce_mipi_clkout_div
  -------------------------------------------------------------------
                         required time                         -6.712    
                         arrival time                          26.117    
  -------------------------------------------------------------------
                         slack                                 19.405    





