#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 22 16:13:56 2025
# Process ID: 72303
# Current directory: /home/hhussien/fpga_assignment/assignment_1
# Command line: vivado .
# Log file: /home/hhussien/fpga_assignment/assignment_1/vivado.log
# Journal file: /home/hhussien/fpga_assignment/assignment_1/vivado.jou
# Running On: hhussien-lx01.engeu1.analog.com, OS: Linux, CPU Frequency: 2793.437 MHz, CPU Physical cores: 6, Host memory: 16494 MB
#-----------------------------------------------------------
start_gui
create_project counter /home/hhussien/fpga_assignment/assignment_1/counter -part xc7z020clg484-2
file mkdir /home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sources_1/new
close [ open /home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sources_1/new/clock_divider.v w ]
add_files /home/hhussien/fpga_assignment/assignment_1/counter/counter.srcs/sources_1/new/clock_divider.v
update_compile_order -fileset sources_1
synth_design -top clock_divider -part xc7z020clg484-2 -lint 
synth_design -top clock_divider -part xc7z020clg484-2 -lint 
launch_simulation
source clock_divider.tcl
