<profile>

<section name = "Vitis HLS Report for 'implement_Pipeline_VITIS_LOOP_244_4'" level="0">
<item name = "Date">Sun May  5 21:31:02 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">Principal_Component_Analysis.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.374 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_244_4">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 274, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 14, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 155, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_7_2_64_1_1_U296">sparsemux_7_2_64_1_1, 0, 0, 0, 14, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln244_1_fu_224_p2">+, 0, 0, 72, 65, 33</column>
<column name="add_ln244_2_fu_264_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln244_fu_215_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln247_fu_299_p2">+, 0, 0, 12, 5, 4</column>
<column name="icmp_ln244_1_fu_270_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln244_fu_210_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="select_ln244_fu_276_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i_fu_68">9, 2, 32, 64</column>
<column name="phi_mul_fu_64">9, 2, 65, 130</column>
<column name="phi_urem_fu_60">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="i_fu_68">32, 0, 32, 0</column>
<column name="phi_mul_fu_64">65, 0, 65, 0</column>
<column name="phi_urem_fu_60">32, 0, 32, 0</column>
<column name="this_m_pcVecs_0_addr_reg_370">5, 0, 5, 0</column>
<column name="this_m_pcVecs_1_addr_reg_375">5, 0, 5, 0</column>
<column name="this_m_pcVecs_2_addr_reg_380">5, 0, 5, 0</column>
<column name="trunc_ln244_reg_385">2, 0, 2, 0</column>
<column name="udiv_ln2_cast_reg_365">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_244_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_244_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_244_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_244_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_244_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, implement_Pipeline_VITIS_LOOP_244_4, return value</column>
<column name="mul56">in, 32, ap_none, mul56, scalar</column>
<column name="this_m_pcVecs_0_address0">out, 5, ap_memory, this_m_pcVecs_0, array</column>
<column name="this_m_pcVecs_0_ce0">out, 1, ap_memory, this_m_pcVecs_0, array</column>
<column name="this_m_pcVecs_0_we0">out, 1, ap_memory, this_m_pcVecs_0, array</column>
<column name="this_m_pcVecs_0_d0">out, 64, ap_memory, this_m_pcVecs_0, array</column>
<column name="this_m_pcVecs_0_address1">out, 5, ap_memory, this_m_pcVecs_0, array</column>
<column name="this_m_pcVecs_0_ce1">out, 1, ap_memory, this_m_pcVecs_0, array</column>
<column name="this_m_pcVecs_0_we1">out, 1, ap_memory, this_m_pcVecs_0, array</column>
<column name="this_m_pcVecs_0_d1">out, 64, ap_memory, this_m_pcVecs_0, array</column>
<column name="this_m_pcVecs_1_address0">out, 5, ap_memory, this_m_pcVecs_1, array</column>
<column name="this_m_pcVecs_1_ce0">out, 1, ap_memory, this_m_pcVecs_1, array</column>
<column name="this_m_pcVecs_1_we0">out, 1, ap_memory, this_m_pcVecs_1, array</column>
<column name="this_m_pcVecs_1_d0">out, 64, ap_memory, this_m_pcVecs_1, array</column>
<column name="this_m_pcVecs_1_address1">out, 5, ap_memory, this_m_pcVecs_1, array</column>
<column name="this_m_pcVecs_1_ce1">out, 1, ap_memory, this_m_pcVecs_1, array</column>
<column name="this_m_pcVecs_1_we1">out, 1, ap_memory, this_m_pcVecs_1, array</column>
<column name="this_m_pcVecs_1_d1">out, 64, ap_memory, this_m_pcVecs_1, array</column>
<column name="this_m_pcVecs_2_address0">out, 5, ap_memory, this_m_pcVecs_2, array</column>
<column name="this_m_pcVecs_2_ce0">out, 1, ap_memory, this_m_pcVecs_2, array</column>
<column name="this_m_pcVecs_2_we0">out, 1, ap_memory, this_m_pcVecs_2, array</column>
<column name="this_m_pcVecs_2_d0">out, 64, ap_memory, this_m_pcVecs_2, array</column>
<column name="this_m_pcVecs_2_address1">out, 5, ap_memory, this_m_pcVecs_2, array</column>
<column name="this_m_pcVecs_2_ce1">out, 1, ap_memory, this_m_pcVecs_2, array</column>
<column name="this_m_pcVecs_2_we1">out, 1, ap_memory, this_m_pcVecs_2, array</column>
<column name="this_m_pcVecs_2_d1">out, 64, ap_memory, this_m_pcVecs_2, array</column>
<column name="pcVecsNorm_address0">out, 4, ap_memory, pcVecsNorm, array</column>
<column name="pcVecsNorm_ce0">out, 1, ap_memory, pcVecsNorm, array</column>
<column name="pcVecsNorm_q0">in, 64, ap_memory, pcVecsNorm, array</column>
<column name="pcVecsNorm_1_address0">out, 4, ap_memory, pcVecsNorm_1, array</column>
<column name="pcVecsNorm_1_ce0">out, 1, ap_memory, pcVecsNorm_1, array</column>
<column name="pcVecsNorm_1_q0">in, 64, ap_memory, pcVecsNorm_1, array</column>
<column name="pcVecsNorm_2_address0">out, 4, ap_memory, pcVecsNorm_2, array</column>
<column name="pcVecsNorm_2_ce0">out, 1, ap_memory, pcVecsNorm_2, array</column>
<column name="pcVecsNorm_2_q0">in, 64, ap_memory, pcVecsNorm_2, array</column>
</table>
</item>
</section>
</profile>
