library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity my_gates_entity is port(
    SW : in std_logic_vector(1 downto 0);
    LEDR: out std_logic_vector(15 downto 0)
);
end my_gates_entity;

architecture impl of my_gates_entity is

    procedure procedure_and_or(signal a,b : in std_logic; signal or_out, and_out: out std_logic) is
        begin
            or_out <= a or b;
            and_out <= a and b;
        end procedure_and_or;
    function function_xor(signal a,b:in std_logic)return std_logic;
        begin
            return(a xor b);
        end function_xor;
    
    signal s1,s2,s3,s4,s5 : std_logic;
    
begin

    proc1: procedure_and_or(a=>s1,b=>s2,s3=>or_out,s4=>and_out);

    func1: s5 <= function_xor(a => s1, b => s2);

    SW(0) <= s1;
    SW(1) <= s2;
    LEDR(0) <= s3;
    LEDR(1) <= s4;
    LEDR(2) <= s5;



end impl; -- behavioral