Analysis & Synthesis report for pipeline
Tue Jan 05 21:29:09 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "stick_MEM_WB:MEM_WB_stick"
 10. Port Connectivity Checks: "stick_EXE_MEM:EXE_MEM_stick"
 11. Port Connectivity Checks: "execute:EXECUTE_PHASE|SPreg:SP_REG"
 12. Port Connectivity Checks: "stick_ID_EXE:ID_EXE_stick"
 13. Port Connectivity Checks: "decode:DECODE_PHASE|MX_4_1:IMM_MX"
 14. Port Connectivity Checks: "decode:DECODE_PHASE|decoder_64:OCDECODER"
 15. Port Connectivity Checks: "decode:DECODE_PHASE"
 16. Port Connectivity Checks: "control_unit:CU"
 17. Port Connectivity Checks: "stick:IF_ID_stick"
 18. Port Connectivity Checks: "PCreg:PC_REG"
 19. Port Connectivity Checks: "Cache:CACHE_ENTITY"
 20. Port Connectivity Checks: "MX_4_1:PC_MUX"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 05 21:29:09 2016           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; pipeline                                        ;
; Top-level Entity Name              ; processor                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 2                                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C70F896I8       ;                    ;
; Top-level entity name                                                      ; processor          ; pipeline           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                         ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+
; PCreg.vhd                        ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/PCreg.vhd            ;         ;
; Cache.vhd                        ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/Cache.vhd            ;         ;
; reg_file.vhd                     ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/reg_file.vhd         ;         ;
; reg.vhd                          ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/reg.vhd              ;         ;
; decoder.vhd                      ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/decoder.vhd          ;         ;
; MX_32_1.vhd                      ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/MX_32_1.vhd          ;         ;
; custom_types.vhd                 ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/custom_types.vhd     ;         ;
; branch_predictor.vhd             ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/branch_predictor.vhd ;         ;
; fetch.vhd                        ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/fetch.vhd            ;         ;
; processor.vhd                    ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/processor.vhd        ;         ;
; stick.vhd                        ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/stick.vhd            ;         ;
; control_unit.vhd                 ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/control_unit.vhd     ;         ;
; MX_4_1.vhd                       ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/MX_4_1.vhd           ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/alu.vhd              ;         ;
; execute.vhd                      ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/execute.vhd          ;         ;
; MX_2_1.vhd                       ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/MX_2_1.vhd           ;         ;
; SPreg.vhd                        ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/SPreg.vhd            ;         ;
; decoder8.vhd                     ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/decoder8.vhd         ;         ;
; MX_8_1.vhd                       ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/MX_8_1.vhd           ;         ;
; RAS.vhd                          ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/RAS.vhd              ;         ;
; RAS_reg_file.vhd                 ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/RAS_reg_file.vhd     ;         ;
; RAS_SPreg.vhd                    ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/RAS_SPreg.vhd        ;         ;
; decode.vhd                       ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/decode.vhd           ;         ;
; RAS_CLC.vhd                      ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/RAS_CLC.vhd          ;         ;
; decoder_64.vhd                   ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/decoder_64.vhd       ;         ;
; stickID_EXE.vhd                  ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/stickID_EXE.vhd      ;         ;
; stickEXE_MEM.vhd                 ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/stickEXE_MEM.vhd     ;         ;
; memory.vhd                       ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/memory.vhd           ;         ;
; stickMEM_WB.vhd                  ; yes             ; User VHDL File  ; C:/Users/Filip/Desktop/Pipeline/stickMEM_WB.vhd      ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 2     ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |processor                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 2    ; 0            ; |processor          ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stick_MEM_WB:MEM_WB_stick"                                                                      ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; signals_in.stall ; Input  ; Info     ; Stuck at GND                                                                        ;
; signals_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stick_EXE_MEM:EXE_MEM_stick"                                                                                            ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; signals_in.stall                         ; Input  ; Info     ; Stuck at GND                                                                        ;
; signals_out.stall                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_is_prediction_entry_found ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_prediction_address        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_pc                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_instr_value               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_dstvalid_MEM              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_dst_valid                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_MOV_type                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_JMP_type                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_RTS_type                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_JSR_inst                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_PUSH_inst                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_POP_inst                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_LOAD_inst                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_STORE_inst                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_stall_ID_MEM              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_stack_error               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.EX_bad_address               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "execute:EXECUTE_PHASE|SPreg:SP_REG" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; load    ; Input ; Info     ; Stuck at GND                      ;
; data_in ; Input ; Info     ; Stuck at GND                      ;
+---------+-------+----------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stick_ID_EXE:ID_EXE_stick"                                                                                       ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; signals_out.stall                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.ID_prediction_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.ID_instr_value        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.ID_dst                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.ID_src1               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.ID_src2               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.ID_IMM                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; signals_out.ID_ocerror            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "decode:DECODE_PHASE|MX_4_1:IMM_MX" ;
+-------------------+-------+----------+------------------------+
; Port              ; Type  ; Severity ; Details                ;
+-------------------+-------+----------+------------------------+
; data_in[0][31..1] ; Input ; Info     ; Stuck at GND           ;
; data_in[0][0]     ; Input ; Info     ; Stuck at VCC           ;
; data_in[1][31..5] ; Input ; Info     ; Stuck at GND           ;
+-------------------+-------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode:DECODE_PHASE|decoder_64:OCDECODER"                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; select_out[63] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; select_out[56] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decode:DECODE_PHASE"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; has_sr1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; has_sr2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control_unit:CU"                                                                                                                                                     ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; clk                          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reset                        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; id_rts_inst                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; id_jsr_inst                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ex_jsr_inst                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ex_pc                        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mem_rts_inst                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mem_result                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; id_is_prediction_entry_found ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; id_cond_type                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; id_ocerror                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ex_stack_error               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ex_bad_address               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; id_ex_src1                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; id_ex_src2                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; id_ex_has_sr1                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; id_ex_has_sr2                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mem_dst                      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mem_has_dr                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mem_dst_valid                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_dst                       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wb_has_dr                    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; mem_misspred                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; fwd_wb_ex1                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; fwd_wb_ex2                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; fwd_mem_ex1                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; fwd_mem_ex2                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stall_pc                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; stall_if_id                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; flush_if                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; flush_id                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; flush_ex                     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ras_retpc_out                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "stick:IF_ID_stick"      ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; signals_in.stall ; Input ; Info     ; Stuck at GND ;
; signals_in.flush ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "PCreg:PC_REG" ;
+-------+-------+----------+---------------+
; Port  ; Type  ; Severity ; Details       ;
+-------+-------+----------+---------------+
; reset ; Input ; Info     ; Stuck at GND  ;
+-------+-------+----------+---------------+


+------------------------------------------------+
; Port Connectivity Checks: "Cache:CACHE_ENTITY" ;
+----------+-------+----------+------------------+
; Port     ; Type  ; Severity ; Details          ;
+----------+-------+----------+------------------+
; rd_instr ; Input ; Info     ; Stuck at VCC     ;
+----------+-------+----------+------------------+


+----------------------------------------------+
; Port Connectivity Checks: "MX_4_1:PC_MUX"    ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; data_in[0] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 05 21:29:07 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file pcreg.vhd
    Info (12022): Found design unit 1: PCreg-pcreg_arch
    Info (12023): Found entity 1: PCreg
Info (12021): Found 2 design units, including 1 entities, in source file cache.vhd
    Info (12022): Found design unit 1: Cache-CacheArch
    Info (12023): Found entity 1: Cache
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: reg_file-reg_file_arch
    Info (12023): Found entity 1: reg_file
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-reg_arch
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder_32-decoder_32_arch
    Info (12023): Found entity 1: decoder_32
Info (12021): Found 2 design units, including 1 entities, in source file mx_32_1.vhd
    Info (12022): Found design unit 1: MX_32_1-MX_32_1_arch
    Info (12023): Found entity 1: MX_32_1
Info (12021): Found 1 design units, including 0 entities, in source file custom_types.vhd
    Info (12022): Found design unit 1: custom_types
Info (12021): Found 2 design units, including 1 entities, in source file branch_predictor.vhd
    Info (12022): Found design unit 1: branch_predictor-branch_predictor_arch
    Info (12023): Found entity 1: branch_predictor
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: fetch-fetch_arch
    Info (12023): Found entity 1: fetch
Info (12021): Found 2 design units, including 1 entities, in source file processor.vhd
    Info (12022): Found design unit 1: processor-processor_arch
    Info (12023): Found entity 1: processor
Info (12021): Found 2 design units, including 1 entities, in source file stick.vhd
    Info (12022): Found design unit 1: stick-stick_arch
    Info (12023): Found entity 1: stick
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-control_unit_arch
    Info (12023): Found entity 1: control_unit
Info (12021): Found 2 design units, including 1 entities, in source file mx_4_1.vhd
    Info (12022): Found design unit 1: MX_4_1-MX_4_1_arch
    Info (12023): Found entity 1: MX_4_1
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-alu_arch
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file execute.vhd
    Info (12022): Found design unit 1: execute-execute_arch
    Info (12023): Found entity 1: execute
Info (12021): Found 2 design units, including 1 entities, in source file mx_2_1.vhd
    Info (12022): Found design unit 1: MX_2_1-MX_2_1_arch
    Info (12023): Found entity 1: MX_2_1
Info (12021): Found 2 design units, including 1 entities, in source file spreg.vhd
    Info (12022): Found design unit 1: SPreg-spreg_arch
    Info (12023): Found entity 1: SPreg
Info (12021): Found 2 design units, including 1 entities, in source file decoder8.vhd
    Info (12022): Found design unit 1: decoder_8-decoder_8_arch
    Info (12023): Found entity 1: decoder_8
Info (12021): Found 2 design units, including 1 entities, in source file mx_8_1.vhd
    Info (12022): Found design unit 1: MX_8_1-MX_8_1_arch
    Info (12023): Found entity 1: MX_8_1
Info (12021): Found 2 design units, including 1 entities, in source file ras.vhd
    Info (12022): Found design unit 1: RAS-RAS_arch
    Info (12023): Found entity 1: RAS
Info (12021): Found 2 design units, including 1 entities, in source file ras_reg_file.vhd
    Info (12022): Found design unit 1: ras_reg_file-ras_reg_file_arch
    Info (12023): Found entity 1: RAS_reg_file
Info (12021): Found 2 design units, including 1 entities, in source file ras_spreg.vhd
    Info (12022): Found design unit 1: RAS_SPreg-ras_spreg_arch
    Info (12023): Found entity 1: RAS_SPreg
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: decode-decode_arch
    Info (12023): Found entity 1: decode
Info (12021): Found 2 design units, including 1 entities, in source file ras_clc.vhd
    Info (12022): Found design unit 1: RAS_CLC-ras_clc_arch
    Info (12023): Found entity 1: RAS_CLC
Info (12021): Found 2 design units, including 1 entities, in source file decoder_64.vhd
    Info (12022): Found design unit 1: decoder_64-decoder_64_arch
    Info (12023): Found entity 1: decoder_64
Info (12021): Found 2 design units, including 1 entities, in source file stickid_exe.vhd
    Info (12022): Found design unit 1: stick_ID_EXE-stick_ID_EXE_arch
    Info (12023): Found entity 1: stick_ID_EXE
Info (12021): Found 2 design units, including 1 entities, in source file stickexe_mem.vhd
    Info (12022): Found design unit 1: stick_EXE_MEM-stick_EXE_MEM_arch
    Info (12023): Found entity 1: stick_EXE_MEM
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-memory_arch
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file stickmem_wb.vhd
    Info (12022): Found design unit 1: stick_MEM_WB-stick_MEM_WB_arch
    Info (12023): Found entity 1: stick_MEM_WB
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at processor.vhd(295): used implicit default value for signal "CACHE_rd_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(295): used implicit default value for signal "CACHE_wr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(296): used implicit default value for signal "CACHE_data_in" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(297): used implicit default value for signal "FETCH_update_entry" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(297): used implicit default value for signal "FETCH_prediction_was_success" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(298): used implicit default value for signal "FETCH_update_entry_pc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(298): used implicit default value for signal "FETCH_update_entry_jmp_address" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(299): used implicit default value for signal "CU_stall_ID_MEM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(299): used implicit default value for signal "CU_flash_ID" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(299): used implicit default value for signal "CU_flash_EX" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at processor.vhd(307): object "MEM_WB_signal_out" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at processor.vhd(310): used implicit default value for signal "ID_WB_write" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at processor.vhd(312): object "ID_has_SR1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.vhd(312): object "ID_has_SR2" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at processor.vhd(314): used implicit default value for signal "ID_WB_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(315): used implicit default value for signal "ID_WB_rdst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(318): used implicit default value for signal "fwd_MEM_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(318): used implicit default value for signal "fwd_MEM_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(318): used implicit default value for signal "fwd_WB_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(318): used implicit default value for signal "fwd_WB_B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(319): used implicit default value for signal "forward_A_MEM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(319): used implicit default value for signal "forward_B_MEM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(319): used implicit default value for signal "forward_A_WB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at processor.vhd(319): used implicit default value for signal "forward_B_WB" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "MX_4_1" for hierarchy "MX_4_1:PC_MUX"
Info (12128): Elaborating entity "Cache" for hierarchy "Cache:CACHE_ENTITY"
Warning (10036): Verilog HDL or VHDL warning at Cache.vhd(27): object "whitespace" assigned a value but never read
Warning (10542): VHDL Variable Declaration warning at syn_textio.vhd(213): used initial value expression for variable "m" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Cache.vhd(70): used initial value expression for variable "whitespace" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at syn_textio.vhd(378): used initial value expression for variable "bv" because variable was never assigned a value
Info (12128): Elaborating entity "PCreg" for hierarchy "PCreg:PC_REG"
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:FETCH_PHASE"
Info (12128): Elaborating entity "branch_predictor" for hierarchy "fetch:FETCH_PHASE|branch_predictor:PREDICTOR"
Info (12128): Elaborating entity "stick" for hierarchy "stick:IF_ID_stick"
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:CU"
Warning (10541): VHDL Signal Declaration warning at control_unit.vhd(50): used implicit default value for signal "stall_IF_ID" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "RAS" for hierarchy "control_unit:CU|RAS:RASunit"
Info (12128): Elaborating entity "RAS_CLC" for hierarchy "control_unit:CU|RAS:RASunit|RAS_CLC:CLC"
Info (12128): Elaborating entity "RAS_SPreg" for hierarchy "control_unit:CU|RAS:RASunit|RAS_SPreg:SP"
Info (12128): Elaborating entity "RAS_reg_file" for hierarchy "control_unit:CU|RAS:RASunit|RAS_reg_file:stek"
Info (12128): Elaborating entity "decoder_8" for hierarchy "control_unit:CU|RAS:RASunit|RAS_reg_file:stek|decoder_8:DECODER"
Info (12128): Elaborating entity "reg" for hierarchy "control_unit:CU|RAS:RASunit|RAS_reg_file:stek|reg:\GEN_REG:0:REGX"
Info (12128): Elaborating entity "MX_8_1" for hierarchy "control_unit:CU|RAS:RASunit|RAS_reg_file:stek|MX_8_1:MX"
Info (12128): Elaborating entity "decode" for hierarchy "decode:DECODE_PHASE"
Info (12128): Elaborating entity "decoder_64" for hierarchy "decode:DECODE_PHASE|decoder_64:OCDECODER"
Info (12128): Elaborating entity "reg_file" for hierarchy "decode:DECODE_PHASE|reg_file:REGFILE"
Info (12128): Elaborating entity "decoder_32" for hierarchy "decode:DECODE_PHASE|reg_file:REGFILE|decoder_32:DECODER"
Info (12128): Elaborating entity "MX_32_1" for hierarchy "decode:DECODE_PHASE|reg_file:REGFILE|MX_32_1:MX1"
Info (12128): Elaborating entity "stick_ID_EXE" for hierarchy "stick_ID_EXE:ID_EXE_stick"
Info (12128): Elaborating entity "execute" for hierarchy "execute:EXECUTE_PHASE"
Info (12128): Elaborating entity "SPreg" for hierarchy "execute:EXECUTE_PHASE|SPreg:SP_REG"
Info (12128): Elaborating entity "alu" for hierarchy "execute:EXECUTE_PHASE|alu:ALU_ENTITY"
Info (12128): Elaborating entity "MX_2_1" for hierarchy "execute:EXECUTE_PHASE|MX_2_1:JMP_MUX"
Info (12128): Elaborating entity "stick_EXE_MEM" for hierarchy "stick_EXE_MEM:EXE_MEM_stick"
Info (12128): Elaborating entity "memory" for hierarchy "memory:MEMORY_PHASE"
Info (12128): Elaborating entity "stick_MEM_WB" for hierarchy "stick_MEM_WB:MEM_WB_stick"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "reset"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 506 megabytes
    Info: Processing ended: Tue Jan 05 21:29:09 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


