INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/bianc/Desktop/Facultate/An3/SSC/Laborator/Laborator 4/project_4.2/project_4.2.srcs/sim_1/new/sum8biti_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sum8biti_tb'
