INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Curs/Cap2/problema4/problema4.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Curs/Cap2/problema4/problema4.srcs/sources_1/new/full_adder8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Curs/Cap2/problema4/problema4.srcs/sim_1/new/full_adder8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder8_tb
