

================================================================
== Vivado HLS Report for 'karastuba_mul_templa_1'
================================================================
* Date:           Tue May 26 00:45:05 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.474 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      647|      730| 1.941 us | 2.190 us |  647|  730|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_karastuba_mul_templa_5_fu_180  |karastuba_mul_templa_5  |      604|      687| 1.812 us | 2.061 us |  604|  687|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       19|       19|         5|          1|          1|    16|    yes   |
        |- Loop 2  |       19|       19|         5|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     606|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |       16|      3|    11197|   10628|    0|
|Memory           |        4|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     197|    -|
|Register         |        0|      -|     1077|     128|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       20|      3|    12274|   11559|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |    ~0   |   ~0  |        1|       2|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |grp_karastuba_mul_templa_5_fu_180  |karastuba_mul_templa_5  |       16|      3|  11197|  10628|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+
    |Total                              |                        |       16|      3|  11197|  10628|    0|
    +-----------------------------------+------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |add0_digits_data_V_U  |karastuba_mul_tempcA  |        2|  0|   0|    0|    16|   64|     1|         1024|
    |add1_digits_data_V_U  |karastuba_mul_tempcA  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        4|  0|   0|    0|    32|  128|     2|         2048|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln209_10_fu_306_p2   |     +    |      0|  0|  64|          64|          64|
    |add_ln209_11_fu_311_p2   |     +    |      0|  0|  64|          64|          64|
    |add_ln209_9_fu_244_p2    |     +    |      0|  0|  64|          64|          64|
    |add_ln209_fu_239_p2      |     +    |      0|  0|  64|          64|          64|
    |add_ln700_10_fu_283_p2   |     +    |      0|  0|  72|          65|          65|
    |add_ln700_fu_216_p2      |     +    |      0|  0|  72|          65|          65|
    |i_22_fu_265_p2           |     +    |      0|  0|  15|           5|           1|
    |i_fu_198_p2              |     +    |      0|  0|  15|           5|           1|
    |tmp_V_13_fu_300_p2       |     +    |      0|  0|  73|          66|          66|
    |tmp_V_fu_233_p2          |     +    |      0|  0|  73|          66|          66|
    |icmp_ln51_2_fu_259_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln51_fu_192_p2      |   icmp   |      0|  0|  11|           5|           6|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 606|         544|         538|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |add0_digits_data_V_address0          |  15|          3|    4|         12|
    |add0_digits_data_V_ce0               |  15|          3|    1|          3|
    |add1_digits_data_V_address0          |  15|          3|    4|         12|
    |add1_digits_data_V_ce0               |  15|          3|    1|          3|
    |ap_NS_fsm                            |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4              |   9|          2|    1|          2|
    |ap_phi_mux_p_088_0_i1_phi_fu_161_p4  |   9|          2|    2|          4|
    |ap_phi_mux_p_088_0_i_phi_fu_138_p4   |   9|          2|    2|          4|
    |ap_return                            |   9|          2|    4|          8|
    |i_0_i2_reg_169                       |   9|          2|    5|         10|
    |i_0_i_reg_146                        |   9|          2|    5|         10|
    |p_088_0_i1_reg_157                   |   9|          2|    2|          4|
    |p_088_0_i_reg_134                    |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 197|         41|   37|         89|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln209_11_reg_418                            |  64|   0|   64|          0|
    |add_ln209_9_reg_367                             |  64|   0|   64|          0|
    |add_ln700_10_reg_413                            |  65|   0|   65|          0|
    |add_ln700_reg_362                               |  65|   0|   65|          0|
    |ap_CS_fsm                                       |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                         |   1|   0|    1|          0|
    |ap_return_preg                                  |   4|   0|    4|          0|
    |grp_karastuba_mul_templa_5_fu_180_ap_start_reg  |   1|   0|    1|          0|
    |i_0_i2_reg_169                                  |   5|   0|    5|          0|
    |i_0_i_reg_146                                   |   5|   0|    5|          0|
    |icmp_ln51_2_reg_377                             |   1|   0|    1|          0|
    |icmp_ln51_reg_326                               |   1|   0|    1|          0|
    |lhs0_tmp_digits_data_5_reg_350                  |  64|   0|   64|          0|
    |lhs0_tmp_digits_data_5_reg_350_pp0_iter2_reg    |  64|   0|   64|          0|
    |lhs1_tmp_digits_data_5_reg_356                  |  64|   0|   64|          0|
    |lhs1_tmp_digits_data_5_reg_356_pp0_iter2_reg    |  64|   0|   64|          0|
    |p_088_0_i1_reg_157                              |   2|   0|    2|          0|
    |p_088_0_i_reg_134                               |   2|   0|    2|          0|
    |rhs0_tmp_digits_data_5_reg_401                  |  64|   0|   64|          0|
    |rhs0_tmp_digits_data_5_reg_401_pp1_iter2_reg    |  64|   0|   64|          0|
    |rhs1_tmp_digits_data_5_reg_407                  |  64|   0|   64|          0|
    |rhs1_tmp_digits_data_5_reg_407_pp1_iter2_reg    |  64|   0|   64|          0|
    |trunc_ln858_4_reg_423                           |   2|   0|    2|          0|
    |trunc_ln_reg_372                                |   2|   0|    2|          0|
    |zext_ln56_2_reg_386                             |   5|   0|   64|         59|
    |zext_ln56_reg_335                               |   5|   0|   64|         59|
    |icmp_ln51_2_reg_377                             |  64|  32|    1|          0|
    |icmp_ln51_reg_326                               |  64|  32|    1|          0|
    |zext_ln56_2_reg_386                             |  64|  32|   64|         59|
    |zext_ln56_reg_335                               |  64|  32|   64|         59|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |1077| 128| 1069|        236|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.1 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.1 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  karastuba_mul_templa.1 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  karastuba_mul_templa.1 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  karastuba_mul_templa.1 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  karastuba_mul_templa.1 | return value |
|ap_return                         | out |    4| ap_ctrl_hs |  karastuba_mul_templa.1 | return value |
|lhs0_tmp_digits_data_V_address0   | out |    4|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs0_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs0_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  lhs0_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_address0   | out |    4|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|lhs1_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  lhs1_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_address0   | out |    4|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs0_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  rhs0_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_address0   | out |    4|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_ce0        | out |    1|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|rhs1_tmp_digits_data_V_q0         |  in |   64|  ap_memory |  rhs1_tmp_digits_data_V |     array    |
|cross_mul_digits_data_V_address0  | out |    5|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_ce0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_we0       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_d0        | out |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_q0        |  in |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_address1  | out |    5|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_ce1       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_we1       | out |    1|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_d1        | out |   64|  ap_memory | cross_mul_digits_data_V |     array    |
|cross_mul_digits_data_V_q1        |  in |   64|  ap_memory | cross_mul_digits_data_V |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 1, D = 5, States = { 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 13 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "%add0_digits_data_V = alloca [16 x i64], align 8" [multest.cc:227]   --->   Operation 15 'alloca' 'add0_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "%add1_digits_data_V = alloca [16 x i64], align 8" [multest.cc:229]   --->   Operation 16 'alloca' 'add1_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:228]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_088_0_i = phi i2 [ %trunc_ln, %hls_label_16 ], [ 0, %0 ]" [multest.cc:59->multest.cc:228]   --->   Operation 18 'phi' 'p_088_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ %i, %hls_label_16 ], [ 0, %0 ]"   --->   Operation 19 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.82ns)   --->   "%icmp_ln51 = icmp eq i5 %i_0_i, -16" [multest.cc:51->multest.cc:228]   --->   Operation 20 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.94ns)   --->   "%i = add i5 %i_0_i, 1" [multest.cc:51->multest.cc:228]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51, label %.preheader.i4.preheader, label %hls_label_16" [multest.cc:51->multest.cc:228]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i5 %i_0_i to i64" [multest.cc:56->multest.cc:228]   --->   Operation 24 'zext' 'zext_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data = getelementptr [16 x i64]* %lhs0_tmp_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:56->multest.cc:228]   --->   Operation 25 'getelementptr' 'lhs0_tmp_digits_data' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.76ns)   --->   "%lhs0_tmp_digits_data_5 = load i64* %lhs0_tmp_digits_data, align 8" [multest.cc:56->multest.cc:228]   --->   Operation 26 'load' 'lhs0_tmp_digits_data_5' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data = getelementptr [16 x i64]* %lhs1_tmp_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:57->multest.cc:228]   --->   Operation 27 'getelementptr' 'lhs1_tmp_digits_data' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.76ns)   --->   "%lhs1_tmp_digits_data_5 = load i64* %lhs1_tmp_digits_data, align 8" [multest.cc:57->multest.cc:228]   --->   Operation 28 'load' 'lhs1_tmp_digits_data_5' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 29 [1/2] (1.76ns)   --->   "%lhs0_tmp_digits_data_5 = load i64* %lhs0_tmp_digits_data, align 8" [multest.cc:56->multest.cc:228]   --->   Operation 29 'load' 'lhs0_tmp_digits_data_5' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 30 [1/2] (1.76ns)   --->   "%lhs1_tmp_digits_data_5 = load i64* %lhs1_tmp_digits_data, align 8" [multest.cc:57->multest.cc:228]   --->   Operation 30 'load' 'lhs1_tmp_digits_data_5' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i64 %lhs0_tmp_digits_data_5 to i65" [multest.cc:57->multest.cc:228]   --->   Operation 31 'zext' 'zext_ln209' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i64 %lhs1_tmp_digits_data_5 to i65" [multest.cc:56->multest.cc:228]   --->   Operation 32 'zext' 'zext_ln700' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (1.64ns)   --->   "%add_ln700 = add i65 %zext_ln209, %zext_ln700" [multest.cc:57->multest.cc:228]   --->   Operation 33 'add' 'add_ln700' <Predicate = (!icmp_ln51)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %p_088_0_i to i66" [multest.cc:51->multest.cc:228]   --->   Operation 34 'zext' 'zext_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln700_14 = zext i2 %p_088_0_i to i64" [multest.cc:56->multest.cc:228]   --->   Operation 35 'zext' 'zext_ln700_14' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln700_15 = zext i65 %add_ln700 to i66" [multest.cc:57->multest.cc:228]   --->   Operation 36 'zext' 'zext_ln700_15' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.64ns)   --->   "%tmp_V = add i66 %zext_ln700_15, %zext_ln51" [multest.cc:57->multest.cc:228]   --->   Operation 37 'add' 'tmp_V' <Predicate = (!icmp_ln51)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i64 %lhs1_tmp_digits_data_5, %zext_ln700_14" [multest.cc:58->multest.cc:228]   --->   Operation 38 'add' 'add_ln209' <Predicate = (!icmp_ln51)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 39 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i64 %add_ln209, %lhs0_tmp_digits_data_5" [multest.cc:58->multest.cc:228]   --->   Operation 39 'add' 'add_ln209_9' <Predicate = (!icmp_ln51)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V, i32 64, i32 65)" [multest.cc:59->multest.cc:228]   --->   Operation 40 'partselect' 'trunc_ln' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.76>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [multest.cc:52->multest.cc:228]   --->   Operation 41 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:53->multest.cc:228]   --->   Operation 42 'specpipeline' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%add0_digits_data_V_a = getelementptr [16 x i64]* %add0_digits_data_V, i64 0, i64 %zext_ln56" [multest.cc:58->multest.cc:228]   --->   Operation 43 'getelementptr' 'add0_digits_data_V_a' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.76ns)   --->   "store i64 %add_ln209_9, i64* %add0_digits_data_V_a, align 8" [multest.cc:58->multest.cc:228]   --->   Operation 44 'store' <Predicate = (!icmp_ln51)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_i)" [multest.cc:60->multest.cc:228]   --->   Operation 45 'specregionend' 'empty_49' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:51->multest.cc:228]   --->   Operation 46 'br' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.95>
ST_7 : Operation 47 [1/1] (0.95ns)   --->   "br label %.preheader.i4" [multest.cc:51->multest.cc:230]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.95>

State 8 <SV = 3> <Delay = 1.76>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%p_088_0_i1 = phi i2 [ %trunc_ln858_4, %hls_label_161 ], [ 0, %.preheader.i4.preheader ]" [multest.cc:59->multest.cc:230]   --->   Operation 48 'phi' 'p_088_0_i1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%i_0_i2 = phi i5 [ %i_22, %hls_label_161 ], [ 0, %.preheader.i4.preheader ]"   --->   Operation 49 'phi' 'i_0_i2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.82ns)   --->   "%icmp_ln51_2 = icmp eq i5 %i_0_i2, -16" [multest.cc:51->multest.cc:230]   --->   Operation 50 'icmp' 'icmp_ln51_2' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 51 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.94ns)   --->   "%i_22 = add i5 %i_0_i2, 1" [multest.cc:51->multest.cc:230]   --->   Operation 52 'add' 'i_22' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln51_2, label %"add_I_O<Bignum<16, 64>, Bignum<16, 64> >.exit23", label %hls_label_161" [multest.cc:51->multest.cc:230]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i5 %i_0_i2 to i64" [multest.cc:56->multest.cc:230]   --->   Operation 54 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data = getelementptr [16 x i64]* %rhs0_tmp_digits_data_V, i64 0, i64 %zext_ln56_2" [multest.cc:56->multest.cc:230]   --->   Operation 55 'getelementptr' 'rhs0_tmp_digits_data' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_8 : Operation 56 [2/2] (1.76ns)   --->   "%rhs0_tmp_digits_data_5 = load i64* %rhs0_tmp_digits_data, align 8" [multest.cc:56->multest.cc:230]   --->   Operation 56 'load' 'rhs0_tmp_digits_data_5' <Predicate = (!icmp_ln51_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data = getelementptr [16 x i64]* %rhs1_tmp_digits_data_V, i64 0, i64 %zext_ln56_2" [multest.cc:57->multest.cc:230]   --->   Operation 57 'getelementptr' 'rhs1_tmp_digits_data' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_8 : Operation 58 [2/2] (1.76ns)   --->   "%rhs1_tmp_digits_data_5 = load i64* %rhs1_tmp_digits_data, align 8" [multest.cc:57->multest.cc:230]   --->   Operation 58 'load' 'rhs1_tmp_digits_data_5' <Predicate = (!icmp_ln51_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 9 <SV = 4> <Delay = 1.76>
ST_9 : Operation 59 [1/2] (1.76ns)   --->   "%rhs0_tmp_digits_data_5 = load i64* %rhs0_tmp_digits_data, align 8" [multest.cc:56->multest.cc:230]   --->   Operation 59 'load' 'rhs0_tmp_digits_data_5' <Predicate = (!icmp_ln51_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_9 : Operation 60 [1/2] (1.76ns)   --->   "%rhs1_tmp_digits_data_5 = load i64* %rhs1_tmp_digits_data, align 8" [multest.cc:57->multest.cc:230]   --->   Operation 60 'load' 'rhs1_tmp_digits_data_5' <Predicate = (!icmp_ln51_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 10 <SV = 5> <Delay = 1.64>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i64 %rhs0_tmp_digits_data_5 to i65" [multest.cc:57->multest.cc:230]   --->   Operation 61 'zext' 'zext_ln209_2' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln700_16 = zext i64 %rhs1_tmp_digits_data_5 to i65" [multest.cc:56->multest.cc:230]   --->   Operation 62 'zext' 'zext_ln700_16' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (1.64ns)   --->   "%add_ln700_10 = add i65 %zext_ln209_2, %zext_ln700_16" [multest.cc:57->multest.cc:230]   --->   Operation 63 'add' 'add_ln700_10' <Predicate = (!icmp_ln51_2)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 1.64>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i2 %p_088_0_i1 to i66" [multest.cc:51->multest.cc:230]   --->   Operation 64 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln700_17 = zext i2 %p_088_0_i1 to i64" [multest.cc:56->multest.cc:230]   --->   Operation 65 'zext' 'zext_ln700_17' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln700_18 = zext i65 %add_ln700_10 to i66" [multest.cc:57->multest.cc:230]   --->   Operation 66 'zext' 'zext_ln700_18' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (1.64ns)   --->   "%tmp_V_13 = add i66 %zext_ln700_18, %zext_ln51_2" [multest.cc:57->multest.cc:230]   --->   Operation 67 'add' 'tmp_V_13' <Predicate = (!icmp_ln51_2)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_10 = add i64 %rhs1_tmp_digits_data_5, %zext_ln700_17" [multest.cc:58->multest.cc:230]   --->   Operation 68 'add' 'add_ln209_10' <Predicate = (!icmp_ln51_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 69 [1/1] (1.20ns) (root node of TernaryAdder)   --->   "%add_ln209_11 = add i64 %add_ln209_10, %rhs0_tmp_digits_data_5" [multest.cc:58->multest.cc:230]   --->   Operation 69 'add' 'add_ln209_11' <Predicate = (!icmp_ln51_2)> <Delay = 1.20> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.60> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln858_4 = call i2 @_ssdm_op_PartSelect.i2.i66.i32.i32(i66 %tmp_V_13, i32 64, i32 65)" [multest.cc:59->multest.cc:230]   --->   Operation 70 'partselect' 'trunc_ln858_4' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 1.76>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_i5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [multest.cc:52->multest.cc:230]   --->   Operation 71 'specregionbegin' 'tmp_i5' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:53->multest.cc:230]   --->   Operation 72 'specpipeline' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%add1_digits_data_V_a = getelementptr [16 x i64]* %add1_digits_data_V, i64 0, i64 %zext_ln56_2" [multest.cc:58->multest.cc:230]   --->   Operation 73 'getelementptr' 'add1_digits_data_V_a' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (1.76ns)   --->   "store i64 %add_ln209_11, i64* %add1_digits_data_V_a, align 8" [multest.cc:58->multest.cc:230]   --->   Operation 74 'store' <Predicate = (!icmp_ln51_2)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_i5)" [multest.cc:60->multest.cc:230]   --->   Operation 75 'specregionend' 'empty_51' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader.i4" [multest.cc:51->multest.cc:230]   --->   Operation 76 'br' <Predicate = (!icmp_ln51_2)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 0.00>
ST_13 : Operation 77 [2/2] (0.00ns)   --->   "%cross_mul_tmp_bits_w = call fastcc i4 @karastuba_mul_templa.5(i2 %p_088_0_i, [16 x i64]* %add0_digits_data_V, i2 %p_088_0_i1, [16 x i64]* %add1_digits_data_V, [32 x i64]* %cross_mul_digits_data_V)" [multest.cc:231]   --->   Operation 77 'call' 'cross_mul_tmp_bits_w' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 5> <Delay = 1.49>
ST_14 : Operation 78 [1/2] (1.49ns)   --->   "%cross_mul_tmp_bits_w = call fastcc i4 @karastuba_mul_templa.5(i2 %p_088_0_i, [16 x i64]* %add0_digits_data_V, i2 %p_088_0_i1, [16 x i64]* %add1_digits_data_V, [32 x i64]* %cross_mul_digits_data_V)" [multest.cc:231]   --->   Operation 78 'call' 'cross_mul_tmp_bits_w' <Predicate = true> <Delay = 1.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "ret i4 %cross_mul_tmp_bits_w" [multest.cc:232]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lhs0_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ lhs1_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs0_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ rhs1_tmp_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cross_mul_digits_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add0_digits_data_V     (alloca           ) [ 001111111111111]
add1_digits_data_V     (alloca           ) [ 001111111111111]
br_ln51                (br               ) [ 011111100000000]
p_088_0_i              (phi              ) [ 001111011111111]
i_0_i                  (phi              ) [ 001000000000000]
icmp_ln51              (icmp             ) [ 001111100000000]
empty                  (speclooptripcount) [ 000000000000000]
i                      (add              ) [ 011111100000000]
br_ln51                (br               ) [ 000000000000000]
zext_ln56              (zext             ) [ 001111100000000]
lhs0_tmp_digits_data   (getelementptr    ) [ 001100000000000]
lhs1_tmp_digits_data   (getelementptr    ) [ 001100000000000]
lhs0_tmp_digits_data_5 (load             ) [ 001011000000000]
lhs1_tmp_digits_data_5 (load             ) [ 001011000000000]
zext_ln209             (zext             ) [ 000000000000000]
zext_ln700             (zext             ) [ 000000000000000]
add_ln700              (add              ) [ 001001000000000]
zext_ln51              (zext             ) [ 000000000000000]
zext_ln700_14          (zext             ) [ 000000000000000]
zext_ln700_15          (zext             ) [ 000000000000000]
tmp_V                  (add              ) [ 000000000000000]
add_ln209              (add              ) [ 000000000000000]
add_ln209_9            (add              ) [ 001000100000000]
trunc_ln               (partselect       ) [ 011000100000000]
tmp_i                  (specregionbegin  ) [ 000000000000000]
specpipeline_ln53      (specpipeline     ) [ 000000000000000]
add0_digits_data_V_a   (getelementptr    ) [ 000000000000000]
store_ln58             (store            ) [ 000000000000000]
empty_49               (specregionend    ) [ 000000000000000]
br_ln51                (br               ) [ 011111100000000]
br_ln51                (br               ) [ 000000011111100]
p_088_0_i1             (phi              ) [ 000000001111011]
i_0_i2                 (phi              ) [ 000000001000000]
icmp_ln51_2            (icmp             ) [ 000000001111100]
empty_50               (speclooptripcount) [ 000000000000000]
i_22                   (add              ) [ 000000011111100]
br_ln51                (br               ) [ 000000000000000]
zext_ln56_2            (zext             ) [ 000000001111100]
rhs0_tmp_digits_data   (getelementptr    ) [ 000000001100000]
rhs1_tmp_digits_data   (getelementptr    ) [ 000000001100000]
rhs0_tmp_digits_data_5 (load             ) [ 000000001011000]
rhs1_tmp_digits_data_5 (load             ) [ 000000001011000]
zext_ln209_2           (zext             ) [ 000000000000000]
zext_ln700_16          (zext             ) [ 000000000000000]
add_ln700_10           (add              ) [ 000000001001000]
zext_ln51_2            (zext             ) [ 000000000000000]
zext_ln700_17          (zext             ) [ 000000000000000]
zext_ln700_18          (zext             ) [ 000000000000000]
tmp_V_13               (add              ) [ 000000000000000]
add_ln209_10           (add              ) [ 000000000000000]
add_ln209_11           (add              ) [ 000000001000100]
trunc_ln858_4          (partselect       ) [ 000000011000100]
tmp_i5                 (specregionbegin  ) [ 000000000000000]
specpipeline_ln53      (specpipeline     ) [ 000000000000000]
add1_digits_data_V_a   (getelementptr    ) [ 000000000000000]
store_ln58             (store            ) [ 000000000000000]
empty_51               (specregionend    ) [ 000000000000000]
br_ln51                (br               ) [ 000000011111100]
cross_mul_tmp_bits_w   (call             ) [ 000000000000000]
ret_ln232              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lhs0_tmp_digits_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs0_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lhs1_tmp_digits_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lhs1_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rhs0_tmp_digits_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs0_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rhs1_tmp_digits_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rhs1_tmp_digits_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cross_mul_digits_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cross_mul_digits_data_V"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa.5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="add0_digits_data_V_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add0_digits_data_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="add1_digits_data_V_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add1_digits_data_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="lhs0_tmp_digits_data_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs0_tmp_digits_data/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="4" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs0_tmp_digits_data_5/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="lhs1_tmp_digits_data_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="5" slack="0"/>
<pin id="75" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs1_tmp_digits_data/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs1_tmp_digits_data_5/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="add0_digits_data_V_a_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="4"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add0_digits_data_V_a/6 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln58_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="1"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/6 "/>
</bind>
</comp>

<comp id="96" class="1004" name="rhs0_tmp_digits_data_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs0_tmp_digits_data/8 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs0_tmp_digits_data_5/8 "/>
</bind>
</comp>

<comp id="109" class="1004" name="rhs1_tmp_digits_data_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs1_tmp_digits_data/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs1_tmp_digits_data_5/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add1_digits_data_V_a_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="4"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="add1_digits_data_V_a/12 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln58_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="1"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/12 "/>
</bind>
</comp>

<comp id="134" class="1005" name="p_088_0_i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="1"/>
<pin id="136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0_i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_088_0_i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0_i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_0_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="5" slack="1"/>
<pin id="148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_0_i_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_088_0_i1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="1"/>
<pin id="159" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_088_0_i1 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="p_088_0_i1_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="1" slack="1"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_088_0_i1/8 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_0_i2_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="1"/>
<pin id="171" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i2 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_0_i2_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i2/8 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_karastuba_mul_templa_5_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="3"/>
<pin id="183" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="184" dir="0" index="3" bw="2" slack="1"/>
<pin id="185" dir="0" index="4" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="64" slack="0"/>
<pin id="187" dir="1" index="6" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="cross_mul_tmp_bits_w/13 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln51_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="5" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="5" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln56_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln209_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="1"/>
<pin id="212" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln700_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="1"/>
<pin id="215" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln700_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln51_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="3"/>
<pin id="224" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln700_14_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="3"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_14/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln700_15_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="65" slack="1"/>
<pin id="232" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_15/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_V_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="65" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln209_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="2"/>
<pin id="241" dir="0" index="1" bw="2" slack="0"/>
<pin id="242" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln209_9_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="2"/>
<pin id="247" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_9/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="66" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="0" index="3" bw="8" slack="0"/>
<pin id="254" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln51_2_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="5" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51_2/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_22_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_22/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln56_2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_2/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln209_2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="1"/>
<pin id="279" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209_2/10 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln700_16_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_16/10 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln700_10_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="1" index="2" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_10/10 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln51_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="3"/>
<pin id="291" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/11 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln700_17_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="2" slack="3"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_17/11 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln700_18_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="65" slack="1"/>
<pin id="299" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700_18/11 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_V_13_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="65" slack="0"/>
<pin id="302" dir="0" index="1" bw="2" slack="0"/>
<pin id="303" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_13/11 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln209_10_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="64" slack="2"/>
<pin id="308" dir="0" index="1" bw="2" slack="0"/>
<pin id="309" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_10/11 "/>
</bind>
</comp>

<comp id="311" class="1004" name="add_ln209_11_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="2"/>
<pin id="314" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_11/11 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln858_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="0"/>
<pin id="318" dir="0" index="1" bw="66" slack="0"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="0" index="3" bw="8" slack="0"/>
<pin id="321" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln858_4/11 "/>
</bind>
</comp>

<comp id="326" class="1005" name="icmp_ln51_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="330" class="1005" name="i_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="335" class="1005" name="zext_ln56_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="4"/>
<pin id="337" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln56 "/>
</bind>
</comp>

<comp id="340" class="1005" name="lhs0_tmp_digits_data_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="1"/>
<pin id="342" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lhs0_tmp_digits_data "/>
</bind>
</comp>

<comp id="345" class="1005" name="lhs1_tmp_digits_data_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lhs1_tmp_digits_data "/>
</bind>
</comp>

<comp id="350" class="1005" name="lhs0_tmp_digits_data_5_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="1"/>
<pin id="352" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs0_tmp_digits_data_5 "/>
</bind>
</comp>

<comp id="356" class="1005" name="lhs1_tmp_digits_data_5_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="64" slack="1"/>
<pin id="358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="lhs1_tmp_digits_data_5 "/>
</bind>
</comp>

<comp id="362" class="1005" name="add_ln700_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="65" slack="1"/>
<pin id="364" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="367" class="1005" name="add_ln209_9_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="1"/>
<pin id="369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_9 "/>
</bind>
</comp>

<comp id="372" class="1005" name="trunc_ln_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="1"/>
<pin id="374" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="377" class="1005" name="icmp_ln51_2_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51_2 "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_22_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="0"/>
<pin id="383" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_22 "/>
</bind>
</comp>

<comp id="386" class="1005" name="zext_ln56_2_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="4"/>
<pin id="388" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln56_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="rhs0_tmp_digits_data_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rhs0_tmp_digits_data "/>
</bind>
</comp>

<comp id="396" class="1005" name="rhs1_tmp_digits_data_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="rhs1_tmp_digits_data "/>
</bind>
</comp>

<comp id="401" class="1005" name="rhs0_tmp_digits_data_5_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs0_tmp_digits_data_5 "/>
</bind>
</comp>

<comp id="407" class="1005" name="rhs1_tmp_digits_data_5_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="1"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="rhs1_tmp_digits_data_5 "/>
</bind>
</comp>

<comp id="413" class="1005" name="add_ln700_10_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="65" slack="1"/>
<pin id="415" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_10 "/>
</bind>
</comp>

<comp id="418" class="1005" name="add_ln209_11_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="64" slack="1"/>
<pin id="420" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_11 "/>
</bind>
</comp>

<comp id="423" class="1005" name="trunc_ln858_4_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="2" slack="1"/>
<pin id="425" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln858_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="134" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="157" pin="1"/><net_sink comp="180" pin=3"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="196"><net_src comp="150" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="16" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="150" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="150" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="213" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="134" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="134" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="222" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="226" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="255"><net_src comp="26" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="233" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="263"><net_src comp="173" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="173" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="173" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="157" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="157" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="289" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="293" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="26" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="300" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="329"><net_src comp="192" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="198" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="338"><net_src comp="204" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="343"><net_src comp="58" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="348"><net_src comp="71" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="353"><net_src comp="65" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="359"><net_src comp="78" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="365"><net_src comp="216" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="370"><net_src comp="244" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="375"><net_src comp="249" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="380"><net_src comp="259" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="265" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="389"><net_src comp="271" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="394"><net_src comp="96" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="399"><net_src comp="109" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="404"><net_src comp="103" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="410"><net_src comp="116" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="416"><net_src comp="283" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="421"><net_src comp="311" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="426"><net_src comp="316" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="161" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cross_mul_digits_data_V | {13 14 }
 - Input state : 
	Port: karastuba_mul_templa.1 : lhs0_tmp_digits_data_V | {2 3 }
	Port: karastuba_mul_templa.1 : lhs1_tmp_digits_data_V | {2 3 }
	Port: karastuba_mul_templa.1 : rhs0_tmp_digits_data_V | {8 9 }
	Port: karastuba_mul_templa.1 : rhs1_tmp_digits_data_V | {8 9 }
	Port: karastuba_mul_templa.1 : cross_mul_digits_data_V | {13 14 }
  - Chain level:
	State 1
	State 2
		icmp_ln51 : 1
		i : 1
		br_ln51 : 2
		zext_ln56 : 1
		lhs0_tmp_digits_data : 2
		lhs0_tmp_digits_data_5 : 3
		lhs1_tmp_digits_data : 2
		lhs1_tmp_digits_data_5 : 3
	State 3
	State 4
		add_ln700 : 1
	State 5
		tmp_V : 1
		add_ln209 : 1
		add_ln209_9 : 2
		trunc_ln : 2
	State 6
		store_ln58 : 1
		empty_49 : 1
	State 7
	State 8
		icmp_ln51_2 : 1
		i_22 : 1
		br_ln51 : 2
		zext_ln56_2 : 1
		rhs0_tmp_digits_data : 2
		rhs0_tmp_digits_data_5 : 3
		rhs1_tmp_digits_data : 2
		rhs1_tmp_digits_data_5 : 3
	State 9
	State 10
		add_ln700_10 : 1
	State 11
		tmp_V_13 : 1
		add_ln209_10 : 1
		add_ln209_11 : 2
		trunc_ln858_4 : 2
	State 12
		store_ln58 : 1
		empty_51 : 1
	State 13
	State 14
		ret_ln232 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_karastuba_mul_templa_5_fu_180 |    16   |    3    | 72.6242 |   9868  |   8002  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |              i_fu_198             |    0    |    0    |    0    |    0    |    15   |    0    |
|          |          add_ln700_fu_216         |    0    |    0    |    0    |    0    |    71   |    0    |
|          |            tmp_V_fu_233           |    0    |    0    |    0    |    0    |    72   |    0    |
|          |          add_ln209_fu_239         |    0    |    0    |    0    |    0    |    64   |    0    |
|    add   |         add_ln209_9_fu_244        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |            i_22_fu_265            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln700_10_fu_283        |    0    |    0    |    0    |    0    |    71   |    0    |
|          |          tmp_V_13_fu_300          |    0    |    0    |    0    |    0    |    72   |    0    |
|          |        add_ln209_10_fu_306        |    0    |    0    |    0    |    0    |    64   |    0    |
|          |        add_ln209_11_fu_311        |    0    |    0    |    0    |    0    |    64   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |          icmp_ln51_fu_192         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln51_2_fu_259        |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |          zext_ln56_fu_204         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln209_fu_210         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln700_fu_213         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln51_fu_222         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_14_fu_226       |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln700_15_fu_230       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln56_2_fu_271        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln209_2_fu_277        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_16_fu_280       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln51_2_fu_289        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_17_fu_293       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln700_18_fu_297       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|          trunc_ln_fu_249          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln858_4_fu_316       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |    16   |    3    | 72.6242 |   9868  |   8596  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|add0_digits_data_V|    2   |    0   |    0   |    0   |
|add1_digits_data_V|    2   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |    4   |    0   |    0   |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     add_ln209_11_reg_418     |   64   |
|      add_ln209_9_reg_367     |   64   |
|     add_ln700_10_reg_413     |   65   |
|       add_ln700_reg_362      |   65   |
|        i_0_i2_reg_169        |    5   |
|         i_0_i_reg_146        |    5   |
|         i_22_reg_381         |    5   |
|           i_reg_330          |    5   |
|      icmp_ln51_2_reg_377     |    1   |
|       icmp_ln51_reg_326      |    1   |
|lhs0_tmp_digits_data_5_reg_350|   64   |
| lhs0_tmp_digits_data_reg_340 |    4   |
|lhs1_tmp_digits_data_5_reg_356|   64   |
| lhs1_tmp_digits_data_reg_345 |    4   |
|      p_088_0_i1_reg_157      |    2   |
|       p_088_0_i_reg_134      |    2   |
|rhs0_tmp_digits_data_5_reg_401|   64   |
| rhs0_tmp_digits_data_reg_391 |    4   |
|rhs1_tmp_digits_data_5_reg_407|   64   |
| rhs1_tmp_digits_data_reg_396 |    4   |
|     trunc_ln858_4_reg_423    |    2   |
|       trunc_ln_reg_372       |    2   |
|      zext_ln56_2_reg_386     |   64   |
|       zext_ln56_reg_335      |   64   |
+------------------------------+--------+
|             Total            |   688  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_65  |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_78  |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_103 |  p0  |   2  |   4  |    8   ||    9    |
|  grp_access_fu_116 |  p0  |   2  |   4  |    8   ||    9    |
|  p_088_0_i_reg_134 |  p0  |   2  |   2  |    4   ||    9    |
| p_088_0_i1_reg_157 |  p0  |   2  |   2  |    4   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   40   ||  5.712  ||    54   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   16   |    3   |   72   |  9868  |  8596  |    0   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    5   |    -   |   54   |    -   |
|  Register |    -   |    -   |    -   |   688  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   20   |    3   |   78   |  10556 |  8650  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
