Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/ProySisDigAva/P05_DM74LS151/DM74LS151_tb_isim_beh.exe -prj D:/ProySisDigAva/P05_DM74LS151/DM74LS151_tb_beh.prj work.DM74LS151_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/ProySisDigAva/P05_DM74LS151/DM74LS151.vhd" into library work
Parsing VHDL file "D:/ProySisDigAva/P05_DM74LS151/DM74LS151_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity DM74LS151 [dm74ls151_default]
Compiling architecture behavior of entity dm74ls151_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/ProySisDigAva/P05_DM74LS151/DM74LS151_tb_isim_beh.exe
Fuse Memory Usage: 28132 KB
Fuse CPU Usage: 358 ms
