
---------- Begin Simulation Statistics ----------
final_tick                               2017692847500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 251120                       # Simulator instruction rate (inst/s)
host_mem_usage                                4373484                       # Number of bytes of host memory used
host_op_rate                                   365537                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5973.25                       # Real time elapsed on the host
host_tick_rate                              175180469                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2183444510                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.046397                       # Number of seconds simulated
sim_ticks                                1046396597000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13414891                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26829782                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1702843                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15796                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      3690477                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1320130                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1702843                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       382713                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         3690638                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS              82                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          214                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          20141640                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         12021148                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15822                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3676346                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      38576769                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts       749638                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      700735521                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2092694135                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.334849                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.327691                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1888399476     90.24%     90.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     82473855      3.94%     94.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     22287263      1.07%     95.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     26008870      1.24%     96.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     11568688      0.55%     97.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7872686      0.38%     97.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      7137505      0.34%     97.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      8369023      0.40%     98.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     38576769      1.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2092694135                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts          666097691                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            2                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         227365428                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             126270186                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    137738657     19.66%     19.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     19.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     19.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     93713253     13.37%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     33.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        36864      0.01%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     33.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    169178503     24.14%     57.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     57.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     57.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     57.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      3302307      0.47%     57.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult    102560975     14.64%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     72.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1329902      0.19%     72.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       147460      0.02%     72.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    124940284     17.83%     90.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     67787315      9.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    700735520                       # Class of committed instruction
system.switch_cpus.commit.refs              194204961                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             700735520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.185586                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.185586                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1965239271                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      701556358                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles         28261079                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          74470267                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          15922                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      24806606                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           126509986                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 47636                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            67940095                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                142942                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             3690638                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          43139730                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2049583846                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            61                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              501095457                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        38840                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           31844                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.001763                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     43154560                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1320212                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.239439                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2092793194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.335585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.514114                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1977946338     94.51%     94.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          9640264      0.46%     94.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          8467321      0.40%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          6819833      0.33%     95.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          7272145      0.35%     96.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6218293      0.30%     96.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          5196420      0.25%     96.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          5943783      0.28%     96.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         65288797      3.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2092793194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads        1102152691                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        598576653                       # number of floating regfile writes
system.switch_cpus.iew.branchMispredicts        15824                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3676349                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.335159                       # Inst execution rate
system.switch_cpus.iew.exec_refs            194617052                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           67940095                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          116881                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     126511051                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     68129400                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    701445914                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     126676957                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         3107                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     701418334                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            457                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     871417374                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          15922                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     874173031                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        18525                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     49055523                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       240860                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       194622                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          199                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        14501                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         745483765                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             701036619                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.583285                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         434829218                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.334977                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              701036746                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        413460742                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        30843495                       # number of integer regfile writes
system.switch_cpus.ipc                       0.238915                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.238915                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          154      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     137769202     19.64%     19.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     19.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     19.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     93953354     13.39%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        36864      0.01%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     33.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    169179192     24.12%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      3302307      0.47%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult    102561280     14.62%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     72.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1330281      0.19%     72.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       147462      0.02%     72.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    125347496     17.87%     90.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     67793852      9.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      701421444                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       676870571                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads   1343623919                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    666369227                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    667457810                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            10117226                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.014424                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             130      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      1682369     16.63%     16.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      3374789     33.36%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0      0.00%     49.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      3393561     33.54%     83.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite      1666377     16.47%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34667945                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   2162129390                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     34667392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     34698676                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          701445914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         701421444                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       710373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued            4                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1413283                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2092793194                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.335160                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.268088                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1894549542     90.53%     90.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     63521125      3.04%     93.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     16947857      0.81%     94.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     31335820      1.50%     95.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     19094721      0.91%     96.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     19133465      0.91%     97.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     16871308      0.81%     98.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     13991760      0.67%     99.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     17347596      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2092793194                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.335160                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            43139819                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    92                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads          853                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       122456                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    126511051                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     68129400                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       213328678                       # number of misc regfile reads
system.switch_cpus.numCycles               2092793194                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       874291515                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     641117226                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           4031                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         36387052                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents           9195                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents             1                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    1749445477                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      701485699                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    641687836                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          89470941                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents     1086989902                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          15922                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles    1092627716                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           570582                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups   1102365487                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    413559823                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         130985282                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2755602525                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          1403069395                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     20124675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3681                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     40249350                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3681                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3049671                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10365213                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3049678                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10365220                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10365220                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3049671                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40244673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     40244673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               40244673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1521926656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1521926656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1521926656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13414891                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13414891    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13414891                       # Request fanout histogram
system.membus.reqLayer2.occupancy         71007955000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        71579409500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 2017692847500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3050608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     27439281                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6102571                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         17074067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        17074067                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3050608                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     60374025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              60374025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2380719552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2380719552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13417177                       # Total snoops (count)
system.tol2bus.snoopTraffic                 663373632                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         33541852                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000110                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010475                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               33538171     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3681      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           33541852                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        37198743000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       30187012500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      6709784                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6709784                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      6709784                       # number of overall hits
system.l2.overall_hits::total                 6709784                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data     13414891                       # number of demand (read+write) misses
system.l2.demand_misses::total               13414891                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data     13414891                       # number of overall misses
system.l2.overall_misses::total              13414891                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 1149631335000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1149631335000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1149631335000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1149631335000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data     20124675                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             20124675                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     20124675                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            20124675                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.666589                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.666589                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.666589                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.666589                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 85698.149541                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85698.149541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85698.149541                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85698.149541                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10365213                       # number of writebacks
system.l2.writebacks::total                  10365213                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data     13414891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13414891                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     13414891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13414891                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1015482425000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1015482425000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1015482425000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1015482425000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.666589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.666589                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.666589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.666589                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75698.149541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75698.149541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75698.149541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75698.149541                       # average overall mshr miss latency
system.l2.replacements                       13417177                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17074068                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17074068                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17074068                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17074068                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1395                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1395                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data      6708847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6708847                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data     10365220                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10365220                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 870472223500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  870472223500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data     17074067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          17074067                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.607074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.607074                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83980.101098                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83980.101098                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data     10365220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10365220                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 766820023500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 766820023500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.607074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.607074                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73980.101098                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73980.101098                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               937                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3049671                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3049671                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 279159111500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 279159111500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3050608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3050608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.999693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999693                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91537.451581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91537.451581                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3049671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3049671                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 248662401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 248662401500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.999693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 81537.451581                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81537.451581                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                    40247939                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  13417177                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.999732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.317882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.185579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2047.496540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          801                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 657406777                       # Number of tag accesses
system.l2.tags.data_accesses                657406777                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    858553024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          858553024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    663373632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       663373632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data     13414891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13414891                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10365213                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10365213                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data    820485298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             820485298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      633960043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            633960043                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      633960043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    820485298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1454445342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10365213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples  13414887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000056564750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       617787                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       617787                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35628097                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9756812                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13414891                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10365213                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13414891                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10365213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            838400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            838480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            838491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            838411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            838375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            838309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            838227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            839644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            838169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            838137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           838103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           838230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           838250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           838323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           838981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           838357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            647841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            647874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            647918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            647812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            647742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            647734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            647767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            647851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            647803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            647802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           647765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           647771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           647699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           647715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           648329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           647759                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 212154303250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                67074435000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            463683434500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15814.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34564.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9736169                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 8860884                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13414891                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10365213                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10365794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1608599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  868637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  571857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 143833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 272104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 544947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 600447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 625898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 623870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 621177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 618720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 618619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 660858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 636770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 674493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 625482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 621633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 621744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 617790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 617788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 617789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5183005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.637113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.959873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   283.490539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1757901     33.92%     33.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1239306     23.91%     57.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       676115     13.04%     70.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       317569      6.13%     77.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       379194      7.32%     84.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       250934      4.84%     89.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       157015      3.03%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       156663      3.02%     95.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       248308      4.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5183005                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       617787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.714390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.623997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      1.981716                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15             7      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          2211      0.36%      0.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19         77347     12.52%     12.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21        182998     29.62%     42.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23        289562     46.87%     89.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25         10089      1.63%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27         55518      8.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            51      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        617787                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       617787                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.777922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.751496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           322014     52.12%     52.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17           146636     23.74%     75.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           123892     20.05%     95.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14814      2.40%     98.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            10427      1.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        617787                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              858552768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               663371648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               858553024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            663373632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       820.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       633.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    820.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    633.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1046396494500                       # Total gap between requests
system.mem_ctrls.avgGap                      44003.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    858552768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    663371648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 820485053.622551083565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 633958147.323753237724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data     13414891                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10365213                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 463683434500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25536923478500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34564.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2463714.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18500468280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9833220705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         47884767000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        27053396460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82601469600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     470862572160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5300427360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       662036321565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        632.682028                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9890005000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34941400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1001565192000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          18506265960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9836283270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47897526180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        27052853580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82601469600.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     470844180540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5315917440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       662054496570                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.699398                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9932858500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34941400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1001522338500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    971296250500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1046396597000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1459882716                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     43139730                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1503022446                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1459882716                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     43139730                       # number of overall hits
system.cpu.icache.overall_hits::total      1503022446                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          817                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            817                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          817                       # number of overall misses
system.cpu.icache.overall_misses::total           817                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   1459883533                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     43139730                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1503023263                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1459883533                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     43139730                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1503023263                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1459882716                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     43139730                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1503022446                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          817                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           817                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   1459883533                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     43139730                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1503023263                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           481.363559                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           133377164                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               333                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          400532.024024                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   481.363559                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.940163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.940163                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          484                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6012093869                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6012093869                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    365233061                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    110885459                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        476118520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    365233061                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    110885459                       # number of overall hits
system.cpu.dcache.overall_hits::total       476118520                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     39103960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     34503751                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       73607711                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     39103960                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     34503751                       # number of overall misses
system.cpu.dcache.overall_misses::total      73607711                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 2630154615000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2630154615000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 2630154615000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2630154615000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    404337021                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    145389210                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    549726231                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    404337021                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    145389210                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    549726231                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.096711                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.237320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133899                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.096711                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.237320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133899                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 76228.077782                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35732.052787                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 76228.077782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35732.052787                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     94085547                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            594272                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   158.320680                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     48538221                       # number of writebacks
system.cpu.dcache.writebacks::total          48538221                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     14379076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14379076                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     14379076                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14379076                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     20124675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     20124675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     20124675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     20124675                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1254903451000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1254903451000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1254903451000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1254903451000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.138419                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036609                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.138419                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 62356.457980                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62356.457980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 62356.457980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62356.457980                       # average overall mshr miss latency
system.cpu.dcache.replacements               59228123                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    227106126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     60024779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       287130905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      7904899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     17429684                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      25334583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1641931207500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1641931207500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    235011025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     77454463                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    312465488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.033636                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.225031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.081080                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 94203.154085                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 64809.876977                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     14379076                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     14379076                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3050608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3050608                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 283754110500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 283754110500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.039386                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009763                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 93015.592466                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93015.592466                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    138126935                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     50860680                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      188987615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     31199061                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data     17074067                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     48273128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 988223407500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 988223407500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    169325996                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     67934747                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    237260743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.184254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.251330                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.203460                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 57878.618346                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20471.501401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data     17074067                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     17074067                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 971149340500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 971149340500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.251330                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.071963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 56878.618346                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56878.618346                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2017692847500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           535097332                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          59228123                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.034514                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   246.473520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   265.522672                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.481394                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.518599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2258133559                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2258133559                       # Number of data accesses

---------- End Simulation Statistics   ----------
