
PRB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c9b8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000038b8  0801cb48  0801cb48  0002cb48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08020400  08020400  00040114  2**0
                  CONTENTS
  4 .ARM          00000008  08020400  08020400  00030400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08020408  08020408  00040114  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08020408  08020408  00030408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802040c  0802040c  0003040c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000114  20000000  08020410  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00040114  2**0
                  CONTENTS
 10 .bss          0000dc28  20000114  20000114  00040114  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000dd3c  2000dd3c  00040114  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00040114  2**0
                  CONTENTS, READONLY
 13 .debug_info   00057553  00000000  00000000  00040144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000aa67  00000000  00000000  00097697  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000028b0  00000000  00000000  000a2100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002650  00000000  00000000  000a49b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00037f8c  00000000  00000000  000a7000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004482f  00000000  00000000  000def8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001023ee  00000000  00000000  001237bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00225ba9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000ad64  00000000  00000000  00225bfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000114 	.word	0x20000114
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801cb30 	.word	0x0801cb30

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000118 	.word	0x20000118
 80001cc:	0801cb30 	.word	0x0801cb30

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <Analog_Start>:
extern Meas_Data meas_data;

static void Calc_Pt100();

void Analog_Start(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&pt100_input_buffer, sizeof(pt100_input_buffer)/2);
 800056c:	2206      	movs	r2, #6
 800056e:	4904      	ldr	r1, [pc, #16]	; (8000580 <Analog_Start+0x18>)
 8000570:	4804      	ldr	r0, [pc, #16]	; (8000584 <Analog_Start+0x1c>)
 8000572:	f004 fad7 	bl	8004b24 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim3);
 8000576:	4804      	ldr	r0, [pc, #16]	; (8000588 <Analog_Start+0x20>)
 8000578:	f008 f9ca 	bl	8008910 <HAL_TIM_Base_Start>

}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}
 8000580:	20006b84 	.word	0x20006b84
 8000584:	20006e44 	.word	0x20006e44
 8000588:	20006da4 	.word	0x20006da4

0800058c <Analog_Read>:

void Analog_Read(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0
	Calc_Pt100();
 8000590:	f000 f802 	bl	8000598 <Calc_Pt100>
}
 8000594:	bf00      	nop
 8000596:	bd80      	pop	{r7, pc}

08000598 <Calc_Pt100>:

static void Calc_Pt100()
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
	float sum = 0;
 800059e:	f04f 0300 	mov.w	r3, #0
 80005a2:	607b      	str	r3, [r7, #4]
	if(pt100_data_ready)
 80005a4:	4b15      	ldr	r3, [pc, #84]	; (80005fc <Calc_Pt100+0x64>)
 80005a6:	781b      	ldrb	r3, [r3, #0]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d020      	beq.n	80005ee <Calc_Pt100+0x56>
	{
		for (int i = 0; i < PT100_INPUT_BUFFER_SIZE; ++i) {
 80005ac:	2300      	movs	r3, #0
 80005ae:	603b      	str	r3, [r7, #0]
 80005b0:	e00e      	b.n	80005d0 <Calc_Pt100+0x38>
			sum+=pt100_buf[i];
 80005b2:	4a13      	ldr	r2, [pc, #76]	; (8000600 <Calc_Pt100+0x68>)
 80005b4:	683b      	ldr	r3, [r7, #0]
 80005b6:	009b      	lsls	r3, r3, #2
 80005b8:	4413      	add	r3, r2
 80005ba:	edd3 7a00 	vldr	s15, [r3]
 80005be:	ed97 7a01 	vldr	s14, [r7, #4]
 80005c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80005c6:	edc7 7a01 	vstr	s15, [r7, #4]
		for (int i = 0; i < PT100_INPUT_BUFFER_SIZE; ++i) {
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	3301      	adds	r3, #1
 80005ce:	603b      	str	r3, [r7, #0]
 80005d0:	683b      	ldr	r3, [r7, #0]
 80005d2:	2b27      	cmp	r3, #39	; 0x27
 80005d4:	dded      	ble.n	80005b2 <Calc_Pt100+0x1a>
		}
		meas_data.pt100 = sum/PT100_INPUT_BUFFER_SIZE;
 80005d6:	ed97 7a01 	vldr	s14, [r7, #4]
 80005da:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8000604 <Calc_Pt100+0x6c>
 80005de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80005e2:	4b09      	ldr	r3, [pc, #36]	; (8000608 <Calc_Pt100+0x70>)
 80005e4:	edc3 7a02 	vstr	s15, [r3, #8]
		pt100_data_ready = 0;
 80005e8:	4b04      	ldr	r3, [pc, #16]	; (80005fc <Calc_Pt100+0x64>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	701a      	strb	r2, [r3, #0]
	}
}
 80005ee:	bf00      	nop
 80005f0:	370c      	adds	r7, #12
 80005f2:	46bd      	mov	sp, r7
 80005f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop
 80005fc:	20006adc 	.word	0x20006adc
 8000600:	20006ae4 	.word	0x20006ae4
 8000604:	42200000 	.word	0x42200000
 8000608:	200070dc 	.word	0x200070dc

0800060c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800060c:	b480      	push	{r7}
 800060e:	b08b      	sub	sp, #44	; 0x2c
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
	float pt100_0, pt100_1, pt100_3, vRef;
	vRef = pt100_input_buffer.V_ref;
 8000614:	4b45      	ldr	r3, [pc, #276]	; (800072c <HAL_ADC_ConvCpltCallback+0x120>)
 8000616:	895b      	ldrh	r3, [r3, #10]
 8000618:	ee07 3a90 	vmov	s15, r3
 800061c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000620:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	vRef = 3.3f*(float)V_REF_VALUE/vRef;
 8000624:	4b42      	ldr	r3, [pc, #264]	; (8000730 <HAL_ADC_ConvCpltCallback+0x124>)
 8000626:	881b      	ldrh	r3, [r3, #0]
 8000628:	ee07 3a90 	vmov	s15, r3
 800062c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000630:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8000734 <HAL_ADC_ConvCpltCallback+0x128>
 8000634:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000638:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800063c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000640:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	pt100_0 = pt100_input_buffer.Pt100_0 * 3.3f/vRef;
 8000644:	4b39      	ldr	r3, [pc, #228]	; (800072c <HAL_ADC_ConvCpltCallback+0x120>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	ee07 3a90 	vmov	s15, r3
 800064c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000650:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8000734 <HAL_ADC_ConvCpltCallback+0x128>
 8000654:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000658:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800065c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000660:	edc7 7a08 	vstr	s15, [r7, #32]
	pt100_1 = pt100_input_buffer.Pt100_1 * 3.3f/vRef;
 8000664:	4b31      	ldr	r3, [pc, #196]	; (800072c <HAL_ADC_ConvCpltCallback+0x120>)
 8000666:	885b      	ldrh	r3, [r3, #2]
 8000668:	ee07 3a90 	vmov	s15, r3
 800066c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000670:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8000734 <HAL_ADC_ConvCpltCallback+0x128>
 8000674:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000678:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800067c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000680:	edc7 7a07 	vstr	s15, [r7, #28]
	pt100_3 = pt100_input_buffer.Pt100_3 * 3.3f/vRef;
 8000684:	4b29      	ldr	r3, [pc, #164]	; (800072c <HAL_ADC_ConvCpltCallback+0x120>)
 8000686:	88db      	ldrh	r3, [r3, #6]
 8000688:	ee07 3a90 	vmov	s15, r3
 800068c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000690:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8000734 <HAL_ADC_ConvCpltCallback+0x128>
 8000694:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000698:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800069c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006a0:	edc7 7a06 	vstr	s15, [r7, #24]
	float vpt100 = pt100_3 - pt100_1;
 80006a4:	ed97 7a06 	vldr	s14, [r7, #24]
 80006a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80006ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006b0:	edc7 7a05 	vstr	s15, [r7, #20]
	float ref = pt100_1-pt100_0;
 80006b4:	ed97 7a07 	vldr	s14, [r7, #28]
 80006b8:	edd7 7a08 	vldr	s15, [r7, #32]
 80006bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80006c0:	edc7 7a04 	vstr	s15, [r7, #16]
	float v_result = vpt100*100/ref;
 80006c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80006c8:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8000738 <HAL_ADC_ConvCpltCallback+0x12c>
 80006cc:	ee67 6a87 	vmul.f32	s13, s15, s14
 80006d0:	ed97 7a04 	vldr	s14, [r7, #16]
 80006d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006d8:	edc7 7a03 	vstr	s15, [r7, #12]
	pt100_buf[j] = (v_result - 100)*2.5974f;
 80006dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80006e0:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8000738 <HAL_ADC_ConvCpltCallback+0x12c>
 80006e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80006e8:	4b14      	ldr	r3, [pc, #80]	; (800073c <HAL_ADC_ConvCpltCallback+0x130>)
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8000740 <HAL_ADC_ConvCpltCallback+0x134>
 80006f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006f4:	4a13      	ldr	r2, [pc, #76]	; (8000744 <HAL_ADC_ConvCpltCallback+0x138>)
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	4413      	add	r3, r2
 80006fa:	edc3 7a00 	vstr	s15, [r3]
	j++;
 80006fe:	4b0f      	ldr	r3, [pc, #60]	; (800073c <HAL_ADC_ConvCpltCallback+0x130>)
 8000700:	781b      	ldrb	r3, [r3, #0]
 8000702:	3301      	adds	r3, #1
 8000704:	b2da      	uxtb	r2, r3
 8000706:	4b0d      	ldr	r3, [pc, #52]	; (800073c <HAL_ADC_ConvCpltCallback+0x130>)
 8000708:	701a      	strb	r2, [r3, #0]
	if(j>=PT100_INPUT_BUFFER_SIZE)j=0;
 800070a:	4b0c      	ldr	r3, [pc, #48]	; (800073c <HAL_ADC_ConvCpltCallback+0x130>)
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	2b27      	cmp	r3, #39	; 0x27
 8000710:	d902      	bls.n	8000718 <HAL_ADC_ConvCpltCallback+0x10c>
 8000712:	4b0a      	ldr	r3, [pc, #40]	; (800073c <HAL_ADC_ConvCpltCallback+0x130>)
 8000714:	2200      	movs	r2, #0
 8000716:	701a      	strb	r2, [r3, #0]
	pt100_data_ready = 1;
 8000718:	4b0b      	ldr	r3, [pc, #44]	; (8000748 <HAL_ADC_ConvCpltCallback+0x13c>)
 800071a:	2201      	movs	r2, #1
 800071c:	701a      	strb	r2, [r3, #0]
}
 800071e:	bf00      	nop
 8000720:	372c      	adds	r7, #44	; 0x2c
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	20006b84 	.word	0x20006b84
 8000730:	1fff7a2a 	.word	0x1fff7a2a
 8000734:	40533333 	.word	0x40533333
 8000738:	42c80000 	.word	0x42c80000
 800073c:	20006add 	.word	0x20006add
 8000740:	40263bcd 	.word	0x40263bcd
 8000744:	20006ae4 	.word	0x20006ae4
 8000748:	20006adc 	.word	0x20006adc

0800074c <set_bit>:
 */

#include <control_bit.h>

uint16_t set_bit(uint16_t value, uint8_t num)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	460a      	mov	r2, r1
 8000756:	80fb      	strh	r3, [r7, #6]
 8000758:	4613      	mov	r3, r2
 800075a:	717b      	strb	r3, [r7, #5]
     return value | (1 << num);
 800075c:	797b      	ldrb	r3, [r7, #5]
 800075e:	2201      	movs	r2, #1
 8000760:	fa02 f303 	lsl.w	r3, r2, r3
 8000764:	b21a      	sxth	r2, r3
 8000766:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800076a:	4313      	orrs	r3, r2
 800076c:	b21b      	sxth	r3, r3
 800076e:	b29b      	uxth	r3, r3
}
 8000770:	4618      	mov	r0, r3
 8000772:	370c      	adds	r7, #12
 8000774:	46bd      	mov	sp, r7
 8000776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077a:	4770      	bx	lr

0800077c <Read_Inputs>:




void Read_Inputs()
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
	Filter_Inputs();
 8000780:	f000 fb16 	bl	8000db0 <Filter_Inputs>
	meas_data.d_inputs.in0 	= settings.retain.input_emulation_switches.in0  ? settings.retain.input_emulation_values.in0 :  filters_inputs[0];
 8000784:	4b84      	ldr	r3, [pc, #528]	; (8000998 <Read_Inputs+0x21c>)
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	f003 0301 	and.w	r3, r3, #1
 800078c:	b2db      	uxtb	r3, r3
 800078e:	2b00      	cmp	r3, #0
 8000790:	d005      	beq.n	800079e <Read_Inputs+0x22>
 8000792:	4b81      	ldr	r3, [pc, #516]	; (8000998 <Read_Inputs+0x21c>)
 8000794:	789b      	ldrb	r3, [r3, #2]
 8000796:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800079a:	b2da      	uxtb	r2, r3
 800079c:	e004      	b.n	80007a8 <Read_Inputs+0x2c>
 800079e:	4b7f      	ldr	r3, [pc, #508]	; (800099c <Read_Inputs+0x220>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	f003 0301 	and.w	r3, r3, #1
 80007a6:	b2da      	uxtb	r2, r3
 80007a8:	497d      	ldr	r1, [pc, #500]	; (80009a0 <Read_Inputs+0x224>)
 80007aa:	780b      	ldrb	r3, [r1, #0]
 80007ac:	f362 0300 	bfi	r3, r2, #0, #1
 80007b0:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in1 	= settings.retain.input_emulation_switches.in1  ? settings.retain.input_emulation_values.in1 :  filters_inputs[1];
 80007b2:	4b79      	ldr	r3, [pc, #484]	; (8000998 <Read_Inputs+0x21c>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	f003 0302 	and.w	r3, r3, #2
 80007ba:	b2db      	uxtb	r3, r3
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d005      	beq.n	80007cc <Read_Inputs+0x50>
 80007c0:	4b75      	ldr	r3, [pc, #468]	; (8000998 <Read_Inputs+0x21c>)
 80007c2:	789b      	ldrb	r3, [r3, #2]
 80007c4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80007c8:	b2da      	uxtb	r2, r3
 80007ca:	e004      	b.n	80007d6 <Read_Inputs+0x5a>
 80007cc:	4b73      	ldr	r3, [pc, #460]	; (800099c <Read_Inputs+0x220>)
 80007ce:	785b      	ldrb	r3, [r3, #1]
 80007d0:	f003 0301 	and.w	r3, r3, #1
 80007d4:	b2da      	uxtb	r2, r3
 80007d6:	4972      	ldr	r1, [pc, #456]	; (80009a0 <Read_Inputs+0x224>)
 80007d8:	780b      	ldrb	r3, [r1, #0]
 80007da:	f362 0341 	bfi	r3, r2, #1, #1
 80007de:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in2 	= settings.retain.input_emulation_switches.in2  ? settings.retain.input_emulation_values.in2 :  filters_inputs[2];
 80007e0:	4b6d      	ldr	r3, [pc, #436]	; (8000998 <Read_Inputs+0x21c>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	f003 0304 	and.w	r3, r3, #4
 80007e8:	b2db      	uxtb	r3, r3
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d005      	beq.n	80007fa <Read_Inputs+0x7e>
 80007ee:	4b6a      	ldr	r3, [pc, #424]	; (8000998 <Read_Inputs+0x21c>)
 80007f0:	789b      	ldrb	r3, [r3, #2]
 80007f2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80007f6:	b2da      	uxtb	r2, r3
 80007f8:	e004      	b.n	8000804 <Read_Inputs+0x88>
 80007fa:	4b68      	ldr	r3, [pc, #416]	; (800099c <Read_Inputs+0x220>)
 80007fc:	789b      	ldrb	r3, [r3, #2]
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	b2da      	uxtb	r2, r3
 8000804:	4966      	ldr	r1, [pc, #408]	; (80009a0 <Read_Inputs+0x224>)
 8000806:	780b      	ldrb	r3, [r1, #0]
 8000808:	f362 0382 	bfi	r3, r2, #2, #1
 800080c:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in3 	= settings.retain.input_emulation_switches.in3  ? settings.retain.input_emulation_values.in3 :  filters_inputs[3];
 800080e:	4b62      	ldr	r3, [pc, #392]	; (8000998 <Read_Inputs+0x21c>)
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	f003 0308 	and.w	r3, r3, #8
 8000816:	b2db      	uxtb	r3, r3
 8000818:	2b00      	cmp	r3, #0
 800081a:	d005      	beq.n	8000828 <Read_Inputs+0xac>
 800081c:	4b5e      	ldr	r3, [pc, #376]	; (8000998 <Read_Inputs+0x21c>)
 800081e:	789b      	ldrb	r3, [r3, #2]
 8000820:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000824:	b2da      	uxtb	r2, r3
 8000826:	e004      	b.n	8000832 <Read_Inputs+0xb6>
 8000828:	4b5c      	ldr	r3, [pc, #368]	; (800099c <Read_Inputs+0x220>)
 800082a:	78db      	ldrb	r3, [r3, #3]
 800082c:	f003 0301 	and.w	r3, r3, #1
 8000830:	b2da      	uxtb	r2, r3
 8000832:	495b      	ldr	r1, [pc, #364]	; (80009a0 <Read_Inputs+0x224>)
 8000834:	780b      	ldrb	r3, [r1, #0]
 8000836:	f362 03c3 	bfi	r3, r2, #3, #1
 800083a:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in4 	= settings.retain.input_emulation_switches.in4  ? settings.retain.input_emulation_values.in4 :  filters_inputs[4];
 800083c:	4b56      	ldr	r3, [pc, #344]	; (8000998 <Read_Inputs+0x21c>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	f003 0310 	and.w	r3, r3, #16
 8000844:	b2db      	uxtb	r3, r3
 8000846:	2b00      	cmp	r3, #0
 8000848:	d005      	beq.n	8000856 <Read_Inputs+0xda>
 800084a:	4b53      	ldr	r3, [pc, #332]	; (8000998 <Read_Inputs+0x21c>)
 800084c:	789b      	ldrb	r3, [r3, #2]
 800084e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000852:	b2da      	uxtb	r2, r3
 8000854:	e004      	b.n	8000860 <Read_Inputs+0xe4>
 8000856:	4b51      	ldr	r3, [pc, #324]	; (800099c <Read_Inputs+0x220>)
 8000858:	791b      	ldrb	r3, [r3, #4]
 800085a:	f003 0301 	and.w	r3, r3, #1
 800085e:	b2da      	uxtb	r2, r3
 8000860:	494f      	ldr	r1, [pc, #316]	; (80009a0 <Read_Inputs+0x224>)
 8000862:	780b      	ldrb	r3, [r1, #0]
 8000864:	f362 1304 	bfi	r3, r2, #4, #1
 8000868:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in5 	= settings.retain.input_emulation_switches.in5  ? settings.retain.input_emulation_values.in5 :  filters_inputs[5];
 800086a:	4b4b      	ldr	r3, [pc, #300]	; (8000998 <Read_Inputs+0x21c>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	f003 0320 	and.w	r3, r3, #32
 8000872:	b2db      	uxtb	r3, r3
 8000874:	2b00      	cmp	r3, #0
 8000876:	d005      	beq.n	8000884 <Read_Inputs+0x108>
 8000878:	4b47      	ldr	r3, [pc, #284]	; (8000998 <Read_Inputs+0x21c>)
 800087a:	789b      	ldrb	r3, [r3, #2]
 800087c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000880:	b2da      	uxtb	r2, r3
 8000882:	e004      	b.n	800088e <Read_Inputs+0x112>
 8000884:	4b45      	ldr	r3, [pc, #276]	; (800099c <Read_Inputs+0x220>)
 8000886:	795b      	ldrb	r3, [r3, #5]
 8000888:	f003 0301 	and.w	r3, r3, #1
 800088c:	b2da      	uxtb	r2, r3
 800088e:	4944      	ldr	r1, [pc, #272]	; (80009a0 <Read_Inputs+0x224>)
 8000890:	780b      	ldrb	r3, [r1, #0]
 8000892:	f362 1345 	bfi	r3, r2, #5, #1
 8000896:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in6 	= settings.retain.input_emulation_switches.in6  ? settings.retain.input_emulation_values.in6 :  filters_inputs[6];
 8000898:	4b3f      	ldr	r3, [pc, #252]	; (8000998 <Read_Inputs+0x21c>)
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d005      	beq.n	80008b2 <Read_Inputs+0x136>
 80008a6:	4b3c      	ldr	r3, [pc, #240]	; (8000998 <Read_Inputs+0x21c>)
 80008a8:	789b      	ldrb	r3, [r3, #2]
 80008aa:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	e004      	b.n	80008bc <Read_Inputs+0x140>
 80008b2:	4b3a      	ldr	r3, [pc, #232]	; (800099c <Read_Inputs+0x220>)
 80008b4:	799b      	ldrb	r3, [r3, #6]
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	b2da      	uxtb	r2, r3
 80008bc:	4938      	ldr	r1, [pc, #224]	; (80009a0 <Read_Inputs+0x224>)
 80008be:	780b      	ldrb	r3, [r1, #0]
 80008c0:	f362 1386 	bfi	r3, r2, #6, #1
 80008c4:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in7 	= settings.retain.input_emulation_switches.in7  ? settings.retain.input_emulation_values.in7 :  filters_inputs[7];
 80008c6:	4b34      	ldr	r3, [pc, #208]	; (8000998 <Read_Inputs+0x21c>)
 80008c8:	781b      	ldrb	r3, [r3, #0]
 80008ca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d005      	beq.n	80008e0 <Read_Inputs+0x164>
 80008d4:	4b30      	ldr	r3, [pc, #192]	; (8000998 <Read_Inputs+0x21c>)
 80008d6:	789b      	ldrb	r3, [r3, #2]
 80008d8:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	e004      	b.n	80008ea <Read_Inputs+0x16e>
 80008e0:	4b2e      	ldr	r3, [pc, #184]	; (800099c <Read_Inputs+0x220>)
 80008e2:	79db      	ldrb	r3, [r3, #7]
 80008e4:	f003 0301 	and.w	r3, r3, #1
 80008e8:	b2da      	uxtb	r2, r3
 80008ea:	492d      	ldr	r1, [pc, #180]	; (80009a0 <Read_Inputs+0x224>)
 80008ec:	780b      	ldrb	r3, [r1, #0]
 80008ee:	f362 13c7 	bfi	r3, r2, #7, #1
 80008f2:	700b      	strb	r3, [r1, #0]
	meas_data.d_inputs.in8 	= settings.retain.input_emulation_switches.in8  ? settings.retain.input_emulation_values.in8 :  filters_inputs[8];
 80008f4:	4b28      	ldr	r3, [pc, #160]	; (8000998 <Read_Inputs+0x21c>)
 80008f6:	785b      	ldrb	r3, [r3, #1]
 80008f8:	f003 0301 	and.w	r3, r3, #1
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d005      	beq.n	800090e <Read_Inputs+0x192>
 8000902:	4b25      	ldr	r3, [pc, #148]	; (8000998 <Read_Inputs+0x21c>)
 8000904:	78db      	ldrb	r3, [r3, #3]
 8000906:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800090a:	b2da      	uxtb	r2, r3
 800090c:	e004      	b.n	8000918 <Read_Inputs+0x19c>
 800090e:	4b23      	ldr	r3, [pc, #140]	; (800099c <Read_Inputs+0x220>)
 8000910:	7a1b      	ldrb	r3, [r3, #8]
 8000912:	f003 0301 	and.w	r3, r3, #1
 8000916:	b2da      	uxtb	r2, r3
 8000918:	4921      	ldr	r1, [pc, #132]	; (80009a0 <Read_Inputs+0x224>)
 800091a:	784b      	ldrb	r3, [r1, #1]
 800091c:	f362 0300 	bfi	r3, r2, #0, #1
 8000920:	704b      	strb	r3, [r1, #1]
	meas_data.d_inputs.in9 	= settings.retain.input_emulation_switches.in9  ? settings.retain.input_emulation_values.in9 :  filters_inputs[9];
 8000922:	4b1d      	ldr	r3, [pc, #116]	; (8000998 <Read_Inputs+0x21c>)
 8000924:	785b      	ldrb	r3, [r3, #1]
 8000926:	f003 0302 	and.w	r3, r3, #2
 800092a:	b2db      	uxtb	r3, r3
 800092c:	2b00      	cmp	r3, #0
 800092e:	d005      	beq.n	800093c <Read_Inputs+0x1c0>
 8000930:	4b19      	ldr	r3, [pc, #100]	; (8000998 <Read_Inputs+0x21c>)
 8000932:	78db      	ldrb	r3, [r3, #3]
 8000934:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000938:	b2da      	uxtb	r2, r3
 800093a:	e004      	b.n	8000946 <Read_Inputs+0x1ca>
 800093c:	4b17      	ldr	r3, [pc, #92]	; (800099c <Read_Inputs+0x220>)
 800093e:	7a5b      	ldrb	r3, [r3, #9]
 8000940:	f003 0301 	and.w	r3, r3, #1
 8000944:	b2da      	uxtb	r2, r3
 8000946:	4916      	ldr	r1, [pc, #88]	; (80009a0 <Read_Inputs+0x224>)
 8000948:	784b      	ldrb	r3, [r1, #1]
 800094a:	f362 0341 	bfi	r3, r2, #1, #1
 800094e:	704b      	strb	r3, [r1, #1]
	meas_data.d_inputs.in10 = settings.retain.input_emulation_switches.in10 ? settings.retain.input_emulation_values.in10 : filters_inputs[10];
 8000950:	4b11      	ldr	r3, [pc, #68]	; (8000998 <Read_Inputs+0x21c>)
 8000952:	785b      	ldrb	r3, [r3, #1]
 8000954:	f003 0304 	and.w	r3, r3, #4
 8000958:	b2db      	uxtb	r3, r3
 800095a:	2b00      	cmp	r3, #0
 800095c:	d005      	beq.n	800096a <Read_Inputs+0x1ee>
 800095e:	4b0e      	ldr	r3, [pc, #56]	; (8000998 <Read_Inputs+0x21c>)
 8000960:	78db      	ldrb	r3, [r3, #3]
 8000962:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000966:	b2da      	uxtb	r2, r3
 8000968:	e004      	b.n	8000974 <Read_Inputs+0x1f8>
 800096a:	4b0c      	ldr	r3, [pc, #48]	; (800099c <Read_Inputs+0x220>)
 800096c:	7a9b      	ldrb	r3, [r3, #10]
 800096e:	f003 0301 	and.w	r3, r3, #1
 8000972:	b2da      	uxtb	r2, r3
 8000974:	490a      	ldr	r1, [pc, #40]	; (80009a0 <Read_Inputs+0x224>)
 8000976:	784b      	ldrb	r3, [r1, #1]
 8000978:	f362 0382 	bfi	r3, r2, #2, #1
 800097c:	704b      	strb	r3, [r1, #1]
	meas_data.d_inputs.in11 = settings.retain.input_emulation_switches.in11 ? settings.retain.input_emulation_values.in11 : filters_inputs[11];
 800097e:	4b06      	ldr	r3, [pc, #24]	; (8000998 <Read_Inputs+0x21c>)
 8000980:	785b      	ldrb	r3, [r3, #1]
 8000982:	f003 0308 	and.w	r3, r3, #8
 8000986:	b2db      	uxtb	r3, r3
 8000988:	2b00      	cmp	r3, #0
 800098a:	d00b      	beq.n	80009a4 <Read_Inputs+0x228>
 800098c:	4b02      	ldr	r3, [pc, #8]	; (8000998 <Read_Inputs+0x21c>)
 800098e:	78db      	ldrb	r3, [r3, #3]
 8000990:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000994:	b2da      	uxtb	r2, r3
 8000996:	e00a      	b.n	80009ae <Read_Inputs+0x232>
 8000998:	2000704c 	.word	0x2000704c
 800099c:	20006b90 	.word	0x20006b90
 80009a0:	200070dc 	.word	0x200070dc
 80009a4:	4b3c      	ldr	r3, [pc, #240]	; (8000a98 <Read_Inputs+0x31c>)
 80009a6:	7adb      	ldrb	r3, [r3, #11]
 80009a8:	f003 0301 	and.w	r3, r3, #1
 80009ac:	b2da      	uxtb	r2, r3
 80009ae:	493b      	ldr	r1, [pc, #236]	; (8000a9c <Read_Inputs+0x320>)
 80009b0:	784b      	ldrb	r3, [r1, #1]
 80009b2:	f362 03c3 	bfi	r3, r2, #3, #1
 80009b6:	704b      	strb	r3, [r1, #1]

	d_inputs.uz_prob_fail 				= meas_data.d_inputs.in0;
 80009b8:	4b38      	ldr	r3, [pc, #224]	; (8000a9c <Read_Inputs+0x320>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80009c0:	b2d9      	uxtb	r1, r3
 80009c2:	4a37      	ldr	r2, [pc, #220]	; (8000aa0 <Read_Inputs+0x324>)
 80009c4:	7813      	ldrb	r3, [r2, #0]
 80009c6:	f361 0300 	bfi	r3, r1, #0, #1
 80009ca:	7013      	strb	r3, [r2, #0]
	d_inputs.sq_kovsh_prob_right_1 		= meas_data.d_inputs.in1;
 80009cc:	4b33      	ldr	r3, [pc, #204]	; (8000a9c <Read_Inputs+0x320>)
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80009d4:	b2d9      	uxtb	r1, r3
 80009d6:	4a32      	ldr	r2, [pc, #200]	; (8000aa0 <Read_Inputs+0x324>)
 80009d8:	7813      	ldrb	r3, [r2, #0]
 80009da:	f361 0341 	bfi	r3, r1, #1, #1
 80009de:	7013      	strb	r3, [r2, #0]
	d_inputs.sq_kovsh_prob_right_2		= meas_data.d_inputs.in2;
 80009e0:	4b2e      	ldr	r3, [pc, #184]	; (8000a9c <Read_Inputs+0x320>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80009e8:	b2d9      	uxtb	r1, r3
 80009ea:	4a2d      	ldr	r2, [pc, #180]	; (8000aa0 <Read_Inputs+0x324>)
 80009ec:	7813      	ldrb	r3, [r2, #0]
 80009ee:	f361 0382 	bfi	r3, r1, #2, #1
 80009f2:	7013      	strb	r3, [r2, #0]
	d_inputs.sq_kovsh_prob_left_1 		= meas_data.d_inputs.in3;
 80009f4:	4b29      	ldr	r3, [pc, #164]	; (8000a9c <Read_Inputs+0x320>)
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80009fc:	b2d9      	uxtb	r1, r3
 80009fe:	4a28      	ldr	r2, [pc, #160]	; (8000aa0 <Read_Inputs+0x324>)
 8000a00:	7813      	ldrb	r3, [r2, #0]
 8000a02:	f361 03c3 	bfi	r3, r1, #3, #1
 8000a06:	7013      	strb	r3, [r2, #0]
	d_inputs.sq_kovsh_prob_left_2		= meas_data.d_inputs.in4;
 8000a08:	4b24      	ldr	r3, [pc, #144]	; (8000a9c <Read_Inputs+0x320>)
 8000a0a:	781b      	ldrb	r3, [r3, #0]
 8000a0c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000a10:	b2d9      	uxtb	r1, r3
 8000a12:	4a23      	ldr	r2, [pc, #140]	; (8000aa0 <Read_Inputs+0x324>)
 8000a14:	7813      	ldrb	r3, [r2, #0]
 8000a16:	f361 1304 	bfi	r3, r1, #4, #1
 8000a1a:	7013      	strb	r3, [r2, #0]
	d_inputs.sb_stop					= meas_data.d_inputs.in5;
 8000a1c:	4b1f      	ldr	r3, [pc, #124]	; (8000a9c <Read_Inputs+0x320>)
 8000a1e:	781b      	ldrb	r3, [r3, #0]
 8000a20:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000a24:	b2d9      	uxtb	r1, r3
 8000a26:	4a1e      	ldr	r2, [pc, #120]	; (8000aa0 <Read_Inputs+0x324>)
 8000a28:	7813      	ldrb	r3, [r2, #0]
 8000a2a:	f361 1345 	bfi	r3, r1, #5, #1
 8000a2e:	7013      	strb	r3, [r2, #0]
	d_inputs.sb_make_proba				= meas_data.d_inputs.in6;
 8000a30:	4b1a      	ldr	r3, [pc, #104]	; (8000a9c <Read_Inputs+0x320>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000a38:	b2d9      	uxtb	r1, r3
 8000a3a:	4a19      	ldr	r2, [pc, #100]	; (8000aa0 <Read_Inputs+0x324>)
 8000a3c:	7813      	ldrb	r3, [r2, #0]
 8000a3e:	f361 1386 	bfi	r3, r1, #6, #1
 8000a42:	7013      	strb	r3, [r2, #0]
	d_inputs.sb_vozvrat					= meas_data.d_inputs.in7;
 8000a44:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <Read_Inputs+0x320>)
 8000a46:	781b      	ldrb	r3, [r3, #0]
 8000a48:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000a4c:	b2d9      	uxtb	r1, r3
 8000a4e:	4a14      	ldr	r2, [pc, #80]	; (8000aa0 <Read_Inputs+0x324>)
 8000a50:	7813      	ldrb	r3, [r2, #0]
 8000a52:	f361 13c7 	bfi	r3, r1, #7, #1
 8000a56:	7013      	strb	r3, [r2, #0]
	d_inputs.sb_auto_local				= meas_data.d_inputs.in8;
 8000a58:	4b10      	ldr	r3, [pc, #64]	; (8000a9c <Read_Inputs+0x320>)
 8000a5a:	785b      	ldrb	r3, [r3, #1]
 8000a5c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000a60:	b2d9      	uxtb	r1, r3
 8000a62:	4a0f      	ldr	r2, [pc, #60]	; (8000aa0 <Read_Inputs+0x324>)
 8000a64:	7853      	ldrb	r3, [r2, #1]
 8000a66:	f361 0300 	bfi	r3, r1, #0, #1
 8000a6a:	7053      	strb	r3, [r2, #1]
	d_inputs.sq_kanistra				= meas_data.d_inputs.in9;
 8000a6c:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <Read_Inputs+0x320>)
 8000a6e:	785b      	ldrb	r3, [r3, #1]
 8000a70:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000a74:	b2d9      	uxtb	r1, r3
 8000a76:	4a0a      	ldr	r2, [pc, #40]	; (8000aa0 <Read_Inputs+0x324>)
 8000a78:	7853      	ldrb	r3, [r2, #1]
 8000a7a:	f361 0341 	bfi	r3, r1, #1, #1
 8000a7e:	7053      	strb	r3, [r2, #1]
	d_inputs.sq_kanistra_door			= meas_data.d_inputs.in10;
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <Read_Inputs+0x320>)
 8000a82:	785b      	ldrb	r3, [r3, #1]
 8000a84:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000a88:	b2d9      	uxtb	r1, r3
 8000a8a:	4a05      	ldr	r2, [pc, #20]	; (8000aa0 <Read_Inputs+0x324>)
 8000a8c:	7853      	ldrb	r3, [r2, #1]
 8000a8e:	f361 0382 	bfi	r3, r1, #2, #1
 8000a92:	7053      	strb	r3, [r2, #1]




}
 8000a94:	bf00      	nop
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20006b90 	.word	0x20006b90
 8000a9c:	200070dc 	.word	0x200070dc
 8000aa0:	20006ba0 	.word	0x20006ba0

08000aa4 <Write_Outputs>:

void Write_Outputs()
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
	meas_data.d_outputs.out0  = settings.retain.output_emulation_switches.out0  ? settings.retain.output_emulation_values.out0  :  d_outputs.uz_prob_forv;
 8000aa8:	4b74      	ldr	r3, [pc, #464]	; (8000c7c <Write_Outputs+0x1d8>)
 8000aaa:	791b      	ldrb	r3, [r3, #4]
 8000aac:	f003 0301 	and.w	r3, r3, #1
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d005      	beq.n	8000ac2 <Write_Outputs+0x1e>
 8000ab6:	4b71      	ldr	r3, [pc, #452]	; (8000c7c <Write_Outputs+0x1d8>)
 8000ab8:	799b      	ldrb	r3, [r3, #6]
 8000aba:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000abe:	b2da      	uxtb	r2, r3
 8000ac0:	e004      	b.n	8000acc <Write_Outputs+0x28>
 8000ac2:	4b6f      	ldr	r3, [pc, #444]	; (8000c80 <Write_Outputs+0x1dc>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000aca:	b2da      	uxtb	r2, r3
 8000acc:	496d      	ldr	r1, [pc, #436]	; (8000c84 <Write_Outputs+0x1e0>)
 8000ace:	788b      	ldrb	r3, [r1, #2]
 8000ad0:	f362 0300 	bfi	r3, r2, #0, #1
 8000ad4:	708b      	strb	r3, [r1, #2]
	meas_data.d_outputs.out1  = settings.retain.output_emulation_switches.out1  ? settings.retain.output_emulation_values.out1  :  d_outputs.uz_prob_rev;
 8000ad6:	4b69      	ldr	r3, [pc, #420]	; (8000c7c <Write_Outputs+0x1d8>)
 8000ad8:	791b      	ldrb	r3, [r3, #4]
 8000ada:	f003 0302 	and.w	r3, r3, #2
 8000ade:	b2db      	uxtb	r3, r3
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d005      	beq.n	8000af0 <Write_Outputs+0x4c>
 8000ae4:	4b65      	ldr	r3, [pc, #404]	; (8000c7c <Write_Outputs+0x1d8>)
 8000ae6:	799b      	ldrb	r3, [r3, #6]
 8000ae8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000aec:	b2da      	uxtb	r2, r3
 8000aee:	e004      	b.n	8000afa <Write_Outputs+0x56>
 8000af0:	4b63      	ldr	r3, [pc, #396]	; (8000c80 <Write_Outputs+0x1dc>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000af8:	b2da      	uxtb	r2, r3
 8000afa:	4962      	ldr	r1, [pc, #392]	; (8000c84 <Write_Outputs+0x1e0>)
 8000afc:	788b      	ldrb	r3, [r1, #2]
 8000afe:	f362 0341 	bfi	r3, r2, #1, #1
 8000b02:	708b      	strb	r3, [r1, #2]
	meas_data.d_outputs.out2  = settings.retain.output_emulation_switches.out2  ? settings.retain.output_emulation_values.out2  :  d_outputs.prob_ready;
 8000b04:	4b5d      	ldr	r3, [pc, #372]	; (8000c7c <Write_Outputs+0x1d8>)
 8000b06:	791b      	ldrb	r3, [r3, #4]
 8000b08:	f003 0304 	and.w	r3, r3, #4
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d005      	beq.n	8000b1e <Write_Outputs+0x7a>
 8000b12:	4b5a      	ldr	r3, [pc, #360]	; (8000c7c <Write_Outputs+0x1d8>)
 8000b14:	799b      	ldrb	r3, [r3, #6]
 8000b16:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000b1a:	b2da      	uxtb	r2, r3
 8000b1c:	e004      	b.n	8000b28 <Write_Outputs+0x84>
 8000b1e:	4b58      	ldr	r3, [pc, #352]	; (8000c80 <Write_Outputs+0x1dc>)
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000b26:	b2da      	uxtb	r2, r3
 8000b28:	4956      	ldr	r1, [pc, #344]	; (8000c84 <Write_Outputs+0x1e0>)
 8000b2a:	788b      	ldrb	r3, [r1, #2]
 8000b2c:	f362 0382 	bfi	r3, r2, #2, #1
 8000b30:	708b      	strb	r3, [r1, #2]
	meas_data.d_outputs.out3  = settings.retain.output_emulation_switches.out3  ? settings.retain.output_emulation_values.out3  :  0;
 8000b32:	4b52      	ldr	r3, [pc, #328]	; (8000c7c <Write_Outputs+0x1d8>)
 8000b34:	791b      	ldrb	r3, [r3, #4]
 8000b36:	f003 0308 	and.w	r3, r3, #8
 8000b3a:	b2db      	uxtb	r3, r3
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d005      	beq.n	8000b4c <Write_Outputs+0xa8>
 8000b40:	4b4e      	ldr	r3, [pc, #312]	; (8000c7c <Write_Outputs+0x1d8>)
 8000b42:	799b      	ldrb	r3, [r3, #6]
 8000b44:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000b48:	b2d9      	uxtb	r1, r3
 8000b4a:	e000      	b.n	8000b4e <Write_Outputs+0xaa>
 8000b4c:	2100      	movs	r1, #0
 8000b4e:	4a4d      	ldr	r2, [pc, #308]	; (8000c84 <Write_Outputs+0x1e0>)
 8000b50:	7893      	ldrb	r3, [r2, #2]
 8000b52:	f361 03c3 	bfi	r3, r1, #3, #1
 8000b56:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out4  = settings.retain.output_emulation_switches.out4  ? settings.retain.output_emulation_values.out4  :  0;
 8000b58:	4b48      	ldr	r3, [pc, #288]	; (8000c7c <Write_Outputs+0x1d8>)
 8000b5a:	791b      	ldrb	r3, [r3, #4]
 8000b5c:	f003 0310 	and.w	r3, r3, #16
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d005      	beq.n	8000b72 <Write_Outputs+0xce>
 8000b66:	4b45      	ldr	r3, [pc, #276]	; (8000c7c <Write_Outputs+0x1d8>)
 8000b68:	799b      	ldrb	r3, [r3, #6]
 8000b6a:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000b6e:	b2d9      	uxtb	r1, r3
 8000b70:	e000      	b.n	8000b74 <Write_Outputs+0xd0>
 8000b72:	2100      	movs	r1, #0
 8000b74:	4a43      	ldr	r2, [pc, #268]	; (8000c84 <Write_Outputs+0x1e0>)
 8000b76:	7893      	ldrb	r3, [r2, #2]
 8000b78:	f361 1304 	bfi	r3, r1, #4, #1
 8000b7c:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out5  = settings.retain.output_emulation_switches.out5  ? settings.retain.output_emulation_values.out5  :  0;
 8000b7e:	4b3f      	ldr	r3, [pc, #252]	; (8000c7c <Write_Outputs+0x1d8>)
 8000b80:	791b      	ldrb	r3, [r3, #4]
 8000b82:	f003 0320 	and.w	r3, r3, #32
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d005      	beq.n	8000b98 <Write_Outputs+0xf4>
 8000b8c:	4b3b      	ldr	r3, [pc, #236]	; (8000c7c <Write_Outputs+0x1d8>)
 8000b8e:	799b      	ldrb	r3, [r3, #6]
 8000b90:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000b94:	b2d9      	uxtb	r1, r3
 8000b96:	e000      	b.n	8000b9a <Write_Outputs+0xf6>
 8000b98:	2100      	movs	r1, #0
 8000b9a:	4a3a      	ldr	r2, [pc, #232]	; (8000c84 <Write_Outputs+0x1e0>)
 8000b9c:	7893      	ldrb	r3, [r2, #2]
 8000b9e:	f361 1345 	bfi	r3, r1, #5, #1
 8000ba2:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out6  = settings.retain.output_emulation_switches.out6  ? settings.retain.output_emulation_values.out6  :  0;
 8000ba4:	4b35      	ldr	r3, [pc, #212]	; (8000c7c <Write_Outputs+0x1d8>)
 8000ba6:	791b      	ldrb	r3, [r3, #4]
 8000ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bac:	b2db      	uxtb	r3, r3
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d005      	beq.n	8000bbe <Write_Outputs+0x11a>
 8000bb2:	4b32      	ldr	r3, [pc, #200]	; (8000c7c <Write_Outputs+0x1d8>)
 8000bb4:	799b      	ldrb	r3, [r3, #6]
 8000bb6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000bba:	b2d9      	uxtb	r1, r3
 8000bbc:	e000      	b.n	8000bc0 <Write_Outputs+0x11c>
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	4a30      	ldr	r2, [pc, #192]	; (8000c84 <Write_Outputs+0x1e0>)
 8000bc2:	7893      	ldrb	r3, [r2, #2]
 8000bc4:	f361 1386 	bfi	r3, r1, #6, #1
 8000bc8:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out7  = settings.retain.output_emulation_switches.out7  ? settings.retain.output_emulation_values.out7  :  0;
 8000bca:	4b2c      	ldr	r3, [pc, #176]	; (8000c7c <Write_Outputs+0x1d8>)
 8000bcc:	791b      	ldrb	r3, [r3, #4]
 8000bce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d005      	beq.n	8000be4 <Write_Outputs+0x140>
 8000bd8:	4b28      	ldr	r3, [pc, #160]	; (8000c7c <Write_Outputs+0x1d8>)
 8000bda:	799b      	ldrb	r3, [r3, #6]
 8000bdc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000be0:	b2d9      	uxtb	r1, r3
 8000be2:	e000      	b.n	8000be6 <Write_Outputs+0x142>
 8000be4:	2100      	movs	r1, #0
 8000be6:	4a27      	ldr	r2, [pc, #156]	; (8000c84 <Write_Outputs+0x1e0>)
 8000be8:	7893      	ldrb	r3, [r2, #2]
 8000bea:	f361 13c7 	bfi	r3, r1, #7, #1
 8000bee:	7093      	strb	r3, [r2, #2]
	meas_data.d_outputs.out8  = settings.retain.output_emulation_switches.out8  ? settings.retain.output_emulation_values.out8  :  0;
 8000bf0:	4b22      	ldr	r3, [pc, #136]	; (8000c7c <Write_Outputs+0x1d8>)
 8000bf2:	795b      	ldrb	r3, [r3, #5]
 8000bf4:	f003 0301 	and.w	r3, r3, #1
 8000bf8:	b2db      	uxtb	r3, r3
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	d005      	beq.n	8000c0a <Write_Outputs+0x166>
 8000bfe:	4b1f      	ldr	r3, [pc, #124]	; (8000c7c <Write_Outputs+0x1d8>)
 8000c00:	79db      	ldrb	r3, [r3, #7]
 8000c02:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000c06:	b2d9      	uxtb	r1, r3
 8000c08:	e000      	b.n	8000c0c <Write_Outputs+0x168>
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4a1d      	ldr	r2, [pc, #116]	; (8000c84 <Write_Outputs+0x1e0>)
 8000c0e:	78d3      	ldrb	r3, [r2, #3]
 8000c10:	f361 0300 	bfi	r3, r1, #0, #1
 8000c14:	70d3      	strb	r3, [r2, #3]
	meas_data.d_outputs.out9  = settings.retain.output_emulation_switches.out9  ? settings.retain.output_emulation_values.out9  :  0;
 8000c16:	4b19      	ldr	r3, [pc, #100]	; (8000c7c <Write_Outputs+0x1d8>)
 8000c18:	795b      	ldrb	r3, [r3, #5]
 8000c1a:	f003 0302 	and.w	r3, r3, #2
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d005      	beq.n	8000c30 <Write_Outputs+0x18c>
 8000c24:	4b15      	ldr	r3, [pc, #84]	; (8000c7c <Write_Outputs+0x1d8>)
 8000c26:	79db      	ldrb	r3, [r3, #7]
 8000c28:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000c2c:	b2d9      	uxtb	r1, r3
 8000c2e:	e000      	b.n	8000c32 <Write_Outputs+0x18e>
 8000c30:	2100      	movs	r1, #0
 8000c32:	4a14      	ldr	r2, [pc, #80]	; (8000c84 <Write_Outputs+0x1e0>)
 8000c34:	78d3      	ldrb	r3, [r2, #3]
 8000c36:	f361 0341 	bfi	r3, r1, #1, #1
 8000c3a:	70d3      	strb	r3, [r2, #3]
	meas_data.d_outputs.out10 = settings.retain.output_emulation_switches.out10 ? settings.retain.output_emulation_values.out10 :  0;
 8000c3c:	4b0f      	ldr	r3, [pc, #60]	; (8000c7c <Write_Outputs+0x1d8>)
 8000c3e:	795b      	ldrb	r3, [r3, #5]
 8000c40:	f003 0304 	and.w	r3, r3, #4
 8000c44:	b2db      	uxtb	r3, r3
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d005      	beq.n	8000c56 <Write_Outputs+0x1b2>
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <Write_Outputs+0x1d8>)
 8000c4c:	79db      	ldrb	r3, [r3, #7]
 8000c4e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000c52:	b2d9      	uxtb	r1, r3
 8000c54:	e000      	b.n	8000c58 <Write_Outputs+0x1b4>
 8000c56:	2100      	movs	r1, #0
 8000c58:	4a0a      	ldr	r2, [pc, #40]	; (8000c84 <Write_Outputs+0x1e0>)
 8000c5a:	78d3      	ldrb	r3, [r2, #3]
 8000c5c:	f361 0382 	bfi	r3, r1, #2, #1
 8000c60:	70d3      	strb	r3, [r2, #3]
	meas_data.d_outputs.out11 = settings.retain.output_emulation_switches.out11 ? settings.retain.output_emulation_values.out11 :  0;
 8000c62:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <Write_Outputs+0x1d8>)
 8000c64:	795b      	ldrb	r3, [r3, #5]
 8000c66:	f003 0308 	and.w	r3, r3, #8
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d00b      	beq.n	8000c88 <Write_Outputs+0x1e4>
 8000c70:	4b02      	ldr	r3, [pc, #8]	; (8000c7c <Write_Outputs+0x1d8>)
 8000c72:	79db      	ldrb	r3, [r3, #7]
 8000c74:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000c78:	b2d9      	uxtb	r1, r3
 8000c7a:	e006      	b.n	8000c8a <Write_Outputs+0x1e6>
 8000c7c:	2000704c 	.word	0x2000704c
 8000c80:	20006b9c 	.word	0x20006b9c
 8000c84:	200070dc 	.word	0x200070dc
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4a45      	ldr	r2, [pc, #276]	; (8000da0 <Write_Outputs+0x2fc>)
 8000c8c:	78d3      	ldrb	r3, [r2, #3]
 8000c8e:	f361 03c3 	bfi	r3, r1, #3, #1
 8000c92:	70d3      	strb	r3, [r2, #3]
	HAL_GPIO_WritePin(DOUT_0_GPIO_Port, DOUT_0_Pin, meas_data.d_outputs.out0);
 8000c94:	4b42      	ldr	r3, [pc, #264]	; (8000da0 <Write_Outputs+0x2fc>)
 8000c96:	789b      	ldrb	r3, [r3, #2]
 8000c98:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	2180      	movs	r1, #128	; 0x80
 8000ca2:	4840      	ldr	r0, [pc, #256]	; (8000da4 <Write_Outputs+0x300>)
 8000ca4:	f006 fb40 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_1_GPIO_Port, DOUT_1_Pin, meas_data.d_outputs.out1);
 8000ca8:	4b3d      	ldr	r3, [pc, #244]	; (8000da0 <Write_Outputs+0x2fc>)
 8000caa:	789b      	ldrb	r3, [r3, #2]
 8000cac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	461a      	mov	r2, r3
 8000cb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb8:	483a      	ldr	r0, [pc, #232]	; (8000da4 <Write_Outputs+0x300>)
 8000cba:	f006 fb35 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_2_GPIO_Port, DOUT_2_Pin, meas_data.d_outputs.out2);
 8000cbe:	4b38      	ldr	r3, [pc, #224]	; (8000da0 <Write_Outputs+0x2fc>)
 8000cc0:	789b      	ldrb	r3, [r3, #2]
 8000cc2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000cc6:	b2db      	uxtb	r3, r3
 8000cc8:	461a      	mov	r2, r3
 8000cca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cce:	4835      	ldr	r0, [pc, #212]	; (8000da4 <Write_Outputs+0x300>)
 8000cd0:	f006 fb2a 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_3_GPIO_Port, DOUT_3_Pin, meas_data.d_outputs.out3);
 8000cd4:	4b32      	ldr	r3, [pc, #200]	; (8000da0 <Write_Outputs+0x2fc>)
 8000cd6:	789b      	ldrb	r3, [r3, #2]
 8000cd8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000cdc:	b2db      	uxtb	r3, r3
 8000cde:	461a      	mov	r2, r3
 8000ce0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000ce4:	482f      	ldr	r0, [pc, #188]	; (8000da4 <Write_Outputs+0x300>)
 8000ce6:	f006 fb1f 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_4_GPIO_Port, DOUT_4_Pin, meas_data.d_outputs.out4);
 8000cea:	4b2d      	ldr	r3, [pc, #180]	; (8000da0 <Write_Outputs+0x2fc>)
 8000cec:	789b      	ldrb	r3, [r3, #2]
 8000cee:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000cfa:	482a      	ldr	r0, [pc, #168]	; (8000da4 <Write_Outputs+0x300>)
 8000cfc:	f006 fb14 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_5_GPIO_Port, DOUT_5_Pin, meas_data.d_outputs.out5);
 8000d00:	4b27      	ldr	r3, [pc, #156]	; (8000da0 <Write_Outputs+0x2fc>)
 8000d02:	789b      	ldrb	r3, [r3, #2]
 8000d04:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000d08:	b2db      	uxtb	r3, r3
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d10:	4824      	ldr	r0, [pc, #144]	; (8000da4 <Write_Outputs+0x300>)
 8000d12:	f006 fb09 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_6_GPIO_Port, DOUT_6_Pin, meas_data.d_outputs.out6);
 8000d16:	4b22      	ldr	r3, [pc, #136]	; (8000da0 <Write_Outputs+0x2fc>)
 8000d18:	789b      	ldrb	r3, [r3, #2]
 8000d1a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	461a      	mov	r2, r3
 8000d22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d26:	481f      	ldr	r0, [pc, #124]	; (8000da4 <Write_Outputs+0x300>)
 8000d28:	f006 fafe 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_7_GPIO_Port, DOUT_7_Pin, meas_data.d_outputs.out7);
 8000d2c:	4b1c      	ldr	r3, [pc, #112]	; (8000da0 <Write_Outputs+0x2fc>)
 8000d2e:	789b      	ldrb	r3, [r3, #2]
 8000d30:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	461a      	mov	r2, r3
 8000d38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d3c:	4819      	ldr	r0, [pc, #100]	; (8000da4 <Write_Outputs+0x300>)
 8000d3e:	f006 faf3 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_8_GPIO_Port, DOUT_8_Pin, meas_data.d_outputs.out8);
 8000d42:	4b17      	ldr	r3, [pc, #92]	; (8000da0 <Write_Outputs+0x2fc>)
 8000d44:	78db      	ldrb	r3, [r3, #3]
 8000d46:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8000d4a:	b2db      	uxtb	r3, r3
 8000d4c:	461a      	mov	r2, r3
 8000d4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d52:	4814      	ldr	r0, [pc, #80]	; (8000da4 <Write_Outputs+0x300>)
 8000d54:	f006 fae8 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_9_GPIO_Port, DOUT_9_Pin, meas_data.d_outputs.out9);
 8000d58:	4b11      	ldr	r3, [pc, #68]	; (8000da0 <Write_Outputs+0x2fc>)
 8000d5a:	78db      	ldrb	r3, [r3, #3]
 8000d5c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	461a      	mov	r2, r3
 8000d64:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d68:	480f      	ldr	r0, [pc, #60]	; (8000da8 <Write_Outputs+0x304>)
 8000d6a:	f006 fadd 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_10_GPIO_Port, DOUT_10_Pin, meas_data.d_outputs.out10);
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <Write_Outputs+0x2fc>)
 8000d70:	78db      	ldrb	r3, [r3, #3]
 8000d72:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8000d76:	b2db      	uxtb	r3, r3
 8000d78:	461a      	mov	r2, r3
 8000d7a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d7e:	480b      	ldr	r0, [pc, #44]	; (8000dac <Write_Outputs+0x308>)
 8000d80:	f006 fad2 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DOUT_11_GPIO_Port, DOUT_11_Pin, meas_data.d_outputs.out11);
 8000d84:	4b06      	ldr	r3, [pc, #24]	; (8000da0 <Write_Outputs+0x2fc>)
 8000d86:	78db      	ldrb	r3, [r3, #3]
 8000d88:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	461a      	mov	r2, r3
 8000d90:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d94:	4805      	ldr	r0, [pc, #20]	; (8000dac <Write_Outputs+0x308>)
 8000d96:	f006 fac7 	bl	8007328 <HAL_GPIO_WritePin>
}
 8000d9a:	bf00      	nop
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	200070dc 	.word	0x200070dc
 8000da4:	40021000 	.word	0x40021000
 8000da8:	40020400 	.word	0x40020400
 8000dac:	40020c00 	.word	0x40020c00

08000db0 <Filter_Inputs>:

static void Filter_Inputs()
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b084      	sub	sp, #16
 8000db4:	af00      	add	r7, sp, #0
	uint8_t inputs[INPUT_NUMBER];

	inputs[0] = HAL_GPIO_ReadPin(DIN_0_GPIO_Port, DIN_0_Pin);
 8000db6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dba:	4846      	ldr	r0, [pc, #280]	; (8000ed4 <Filter_Inputs+0x124>)
 8000dbc:	f006 fa9c 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	703b      	strb	r3, [r7, #0]
	inputs[1] = HAL_GPIO_ReadPin(DIN_1_GPIO_Port, DIN_1_Pin);
 8000dc4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000dc8:	4842      	ldr	r0, [pc, #264]	; (8000ed4 <Filter_Inputs+0x124>)
 8000dca:	f006 fa95 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	707b      	strb	r3, [r7, #1]
	inputs[2] = HAL_GPIO_ReadPin(DIN_2_GPIO_Port, DIN_2_Pin);
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	4840      	ldr	r0, [pc, #256]	; (8000ed8 <Filter_Inputs+0x128>)
 8000dd6:	f006 fa8f 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	70bb      	strb	r3, [r7, #2]
	inputs[3] = HAL_GPIO_ReadPin(DIN_3_GPIO_Port, DIN_3_Pin);
 8000dde:	2102      	movs	r1, #2
 8000de0:	483d      	ldr	r0, [pc, #244]	; (8000ed8 <Filter_Inputs+0x128>)
 8000de2:	f006 fa89 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000de6:	4603      	mov	r3, r0
 8000de8:	70fb      	strb	r3, [r7, #3]
	inputs[4] = HAL_GPIO_ReadPin(DIN_4_GPIO_Port, DIN_4_Pin);
 8000dea:	2104      	movs	r1, #4
 8000dec:	483a      	ldr	r0, [pc, #232]	; (8000ed8 <Filter_Inputs+0x128>)
 8000dee:	f006 fa83 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000df2:	4603      	mov	r3, r0
 8000df4:	713b      	strb	r3, [r7, #4]
	inputs[5] = HAL_GPIO_ReadPin(DIN_5_GPIO_Port, DIN_5_Pin);
 8000df6:	2108      	movs	r1, #8
 8000df8:	4837      	ldr	r0, [pc, #220]	; (8000ed8 <Filter_Inputs+0x128>)
 8000dfa:	f006 fa7d 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	717b      	strb	r3, [r7, #5]
	inputs[6] = HAL_GPIO_ReadPin(DIN_6_GPIO_Port, DIN_6_Pin);
 8000e02:	2110      	movs	r1, #16
 8000e04:	4834      	ldr	r0, [pc, #208]	; (8000ed8 <Filter_Inputs+0x128>)
 8000e06:	f006 fa77 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71bb      	strb	r3, [r7, #6]
	inputs[7] = HAL_GPIO_ReadPin(DIN_7_GPIO_Port, DIN_7_Pin);
 8000e0e:	2120      	movs	r1, #32
 8000e10:	4831      	ldr	r0, [pc, #196]	; (8000ed8 <Filter_Inputs+0x128>)
 8000e12:	f006 fa71 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000e16:	4603      	mov	r3, r0
 8000e18:	71fb      	strb	r3, [r7, #7]
	inputs[8] = HAL_GPIO_ReadPin(DIN_8_GPIO_Port, DIN_8_Pin);
 8000e1a:	2140      	movs	r1, #64	; 0x40
 8000e1c:	482e      	ldr	r0, [pc, #184]	; (8000ed8 <Filter_Inputs+0x128>)
 8000e1e:	f006 fa6b 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000e22:	4603      	mov	r3, r0
 8000e24:	723b      	strb	r3, [r7, #8]
	inputs[9] = HAL_GPIO_ReadPin(DIN_9_GPIO_Port, DIN_9_Pin);
 8000e26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e2a:	482c      	ldr	r0, [pc, #176]	; (8000edc <Filter_Inputs+0x12c>)
 8000e2c:	f006 fa64 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000e30:	4603      	mov	r3, r0
 8000e32:	727b      	strb	r3, [r7, #9]
	inputs[10] = HAL_GPIO_ReadPin(DIN_10_GPIO_Port, DIN_10_Pin);
 8000e34:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e38:	4828      	ldr	r0, [pc, #160]	; (8000edc <Filter_Inputs+0x12c>)
 8000e3a:	f006 fa5d 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	72bb      	strb	r3, [r7, #10]
	inputs[11] = HAL_GPIO_ReadPin(DIN_11_GPIO_Port, DIN_11_Pin);
 8000e42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e46:	4825      	ldr	r0, [pc, #148]	; (8000edc <Filter_Inputs+0x12c>)
 8000e48:	f006 fa56 	bl	80072f8 <HAL_GPIO_ReadPin>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	72fb      	strb	r3, [r7, #11]
	for (int i = 0; i < INPUT_NUMBER; ++i) {
 8000e50:	2300      	movs	r3, #0
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	e035      	b.n	8000ec2 <Filter_Inputs+0x112>
		if(inputs[i])
 8000e56:	463a      	mov	r2, r7
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	4413      	add	r3, r2
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d00f      	beq.n	8000e82 <Filter_Inputs+0xd2>
		{
			filter_state[i] = filter_state[i]<ANTIDREBEZG_CNT ? filter_state[i]+1 : ANTIDREBEZG_CNT;
 8000e62:	4a1f      	ldr	r2, [pc, #124]	; (8000ee0 <Filter_Inputs+0x130>)
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	4413      	add	r3, r2
 8000e68:	781b      	ldrb	r3, [r3, #0]
 8000e6a:	2b04      	cmp	r3, #4
 8000e6c:	bf28      	it	cs
 8000e6e:	2304      	movcs	r3, #4
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	3301      	adds	r3, #1
 8000e74:	b2d9      	uxtb	r1, r3
 8000e76:	4a1a      	ldr	r2, [pc, #104]	; (8000ee0 <Filter_Inputs+0x130>)
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	4413      	add	r3, r2
 8000e7c:	460a      	mov	r2, r1
 8000e7e:	701a      	strb	r2, [r3, #0]
 8000e80:	e011      	b.n	8000ea6 <Filter_Inputs+0xf6>
		}
		else
		{
			filter_state[i] = filter_state[i]>0 ? filter_state[i]-1 : 0;
 8000e82:	4a17      	ldr	r2, [pc, #92]	; (8000ee0 <Filter_Inputs+0x130>)
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	4413      	add	r3, r2
 8000e88:	781b      	ldrb	r3, [r3, #0]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d006      	beq.n	8000e9c <Filter_Inputs+0xec>
 8000e8e:	4a14      	ldr	r2, [pc, #80]	; (8000ee0 <Filter_Inputs+0x130>)
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	4413      	add	r3, r2
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	3b01      	subs	r3, #1
 8000e98:	b2da      	uxtb	r2, r3
 8000e9a:	e000      	b.n	8000e9e <Filter_Inputs+0xee>
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	4910      	ldr	r1, [pc, #64]	; (8000ee0 <Filter_Inputs+0x130>)
 8000ea0:	68fb      	ldr	r3, [r7, #12]
 8000ea2:	440b      	add	r3, r1
 8000ea4:	701a      	strb	r2, [r3, #0]
		}
		if(filter_state[i]>=ANTIDREBEZG_CNT)
 8000ea6:	4a0e      	ldr	r2, [pc, #56]	; (8000ee0 <Filter_Inputs+0x130>)
 8000ea8:	68fb      	ldr	r3, [r7, #12]
 8000eaa:	4413      	add	r3, r2
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	2b04      	cmp	r3, #4
 8000eb0:	d904      	bls.n	8000ebc <Filter_Inputs+0x10c>
		{
			filters_inputs[i]=1;
 8000eb2:	4a0c      	ldr	r2, [pc, #48]	; (8000ee4 <Filter_Inputs+0x134>)
 8000eb4:	68fb      	ldr	r3, [r7, #12]
 8000eb6:	4413      	add	r3, r2
 8000eb8:	2201      	movs	r2, #1
 8000eba:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < INPUT_NUMBER; ++i) {
 8000ebc:	68fb      	ldr	r3, [r7, #12]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	2b0b      	cmp	r3, #11
 8000ec6:	ddc6      	ble.n	8000e56 <Filter_Inputs+0xa6>
		{
			filters_inputs[i]=0;
		}
	}

}
 8000ec8:	bf00      	nop
 8000eca:	bf00      	nop
 8000ecc:	3710      	adds	r7, #16
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	40020400 	.word	0x40020400
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40020800 	.word	0x40020800
 8000ee0:	20006ba4 	.word	0x20006ba4
 8000ee4:	20006b90 	.word	0x20006b90

08000ee8 <ethernet_reset>:

static int ethernet_answer(uint8_t *data, uint16_t data_length, uint8_t *answer);
static void Send(struct netconn *conn, uint8_t* pointer, uint16_t size, ip_addr_t *addr, uint16_t port, struct netbuf *buf);

void ethernet_reset()
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ERESET_GPIO_Port, ERESET_Pin, RESET);
 8000eec:	2200      	movs	r2, #0
 8000eee:	2101      	movs	r1, #1
 8000ef0:	4806      	ldr	r0, [pc, #24]	; (8000f0c <ethernet_reset+0x24>)
 8000ef2:	f006 fa19 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8000ef6:	2064      	movs	r0, #100	; 0x64
 8000ef8:	f003 fdac 	bl	8004a54 <HAL_Delay>
	HAL_GPIO_WritePin(ERESET_GPIO_Port, ERESET_Pin, SET);
 8000efc:	2201      	movs	r2, #1
 8000efe:	2101      	movs	r1, #1
 8000f00:	4802      	ldr	r0, [pc, #8]	; (8000f0c <ethernet_reset+0x24>)
 8000f02:	f006 fa11 	bl	8007328 <HAL_GPIO_WritePin>
}
 8000f06:	bf00      	nop
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40020000 	.word	0x40020000

08000f10 <ethernet_thread>:

void ethernet_thread(void *arg)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b0cc      	sub	sp, #304	; 0x130
 8000f14:	af02      	add	r7, sp, #8
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	6018      	str	r0, [r3, #0]
	struct netconn *conn;
	struct netbuf *buf;
	ip_addr_t *client_addr;
	unsigned short local_port;
	unsigned short client_port;
	local_port = *((unsigned short*)arg);
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	881b      	ldrh	r3, [r3, #0]
 8000f20:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
	void* data;
	uint8_t answer[256];
	u16_t len;
	uint16_t answer_len;
	conn = netconn_new(NETCONN_UDP);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2100      	movs	r1, #0
 8000f28:	2020      	movs	r0, #32
 8000f2a:	f00d fa81 	bl	800e430 <netconn_new_with_proto_and_callback>
 8000f2e:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
	if (conn!= NULL)
 8000f32:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d05b      	beq.n	8000ff2 <ethernet_thread+0xe2>
	{
	  err = netconn_bind(conn, IP_ADDR_ANY, local_port);
 8000f3a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 8000f3e:	461a      	mov	r2, r3
 8000f40:	492e      	ldr	r1, [pc, #184]	; (8000ffc <ethernet_thread+0xec>)
 8000f42:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000f46:	f00d fb2d 	bl	800e5a4 <netconn_bind>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	  if (err == ERR_OK)
 8000f50:	f997 311f 	ldrsb.w	r3, [r7, #287]	; 0x11f
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d148      	bne.n	8000fea <ethernet_thread+0xda>
	  {
		  for(;;)
		  {
			  recv_err = netconn_recv(conn, &buf);
 8000f58:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000f62:	f00d fcd3 	bl	800e90c <netconn_recv>
 8000f66:	4603      	mov	r3, r0
 8000f68:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
			  if (recv_err == ERR_OK)
 8000f6c:	f997 311e 	ldrsb.w	r3, [r7, #286]	; 0x11e
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d1f1      	bne.n	8000f58 <ethernet_thread+0x48>
			  {
				  client_addr = netbuf_fromaddr(buf);
 8000f74:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000f78:	3308      	adds	r3, #8
 8000f7a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
				  client_port = netbuf_fromport(buf);
 8000f7e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000f82:	899b      	ldrh	r3, [r3, #12]
 8000f84:	f8a7 3116 	strh.w	r3, [r7, #278]	; 0x116

				  netbuf_data(buf, &data, &len);
 8000f88:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000f8c:	f107 020a 	add.w	r2, r7, #10
 8000f90:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 8000f94:	4618      	mov	r0, r3
 8000f96:	f00f f88b 	bl	80100b0 <netbuf_data>
				  answer_len = ethernet_answer(data, len, answer);
 8000f9a:	f8d7 010c 	ldr.w	r0, [r7, #268]	; 0x10c
 8000f9e:	f107 030a 	add.w	r3, r7, #10
 8000fa2:	881b      	ldrh	r3, [r3, #0]
 8000fa4:	f107 020c 	add.w	r2, r7, #12
 8000fa8:	4619      	mov	r1, r3
 8000faa:	f000 f859 	bl	8001060 <ethernet_answer>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	f8a7 3114 	strh.w	r3, [r7, #276]	; 0x114
				  if(answer_len)
 8000fb4:	f8b7 3114 	ldrh.w	r3, [r7, #276]	; 0x114
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d010      	beq.n	8000fde <ethernet_thread+0xce>
				  {
					  Send(conn, answer, answer_len, client_addr, client_port, buf);
 8000fbc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000fc0:	f8b7 2114 	ldrh.w	r2, [r7, #276]	; 0x114
 8000fc4:	f107 010c 	add.w	r1, r7, #12
 8000fc8:	9301      	str	r3, [sp, #4]
 8000fca:	f8b7 3116 	ldrh.w	r3, [r7, #278]	; 0x116
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8000fd4:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000fd8:	f000 f812 	bl	8001000 <Send>
 8000fdc:	e7bc      	b.n	8000f58 <ethernet_thread+0x48>
				  }
				  else netbuf_delete(buf);
 8000fde:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f00e fffa 	bl	800ffdc <netbuf_delete>
			  recv_err = netconn_recv(conn, &buf);
 8000fe8:	e7b6      	b.n	8000f58 <ethernet_thread+0x48>

		  }
	  }
	  else
	  {
	    netconn_delete(conn);
 8000fea:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 8000fee:	f00d fabd 	bl	800e56c <netconn_delete>
	  }
	}
}
 8000ff2:	bf00      	nop
 8000ff4:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	08020298 	.word	0x08020298

08001000 <Send>:

static void Send(struct netconn *conn, uint8_t* pointer, uint16_t size, ip_addr_t *addr, uint16_t port, struct netbuf *buf)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	60f8      	str	r0, [r7, #12]
 8001008:	60b9      	str	r1, [r7, #8]
 800100a:	603b      	str	r3, [r7, #0]
 800100c:	4613      	mov	r3, r2
 800100e:	80fb      	strh	r3, [r7, #6]
	u32_t address = addr->addr;
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	617b      	str	r3, [r7, #20]
	netbuf_delete(buf);
 8001016:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001018:	f00e ffe0 	bl	800ffdc <netbuf_delete>
	buf = netbuf_new();
 800101c:	f00e ffca 	bl	800ffb4 <netbuf_new>
 8001020:	6278      	str	r0, [r7, #36]	; 0x24
	buf->port = port;
 8001022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001024:	8c3a      	ldrh	r2, [r7, #32]
 8001026:	819a      	strh	r2, [r3, #12]
	addr->addr = address;
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	697a      	ldr	r2, [r7, #20]
 800102c:	601a      	str	r2, [r3, #0]
	err_t err;
	err  = netbuf_ref(buf, pointer, size);
 800102e:	88fb      	ldrh	r3, [r7, #6]
 8001030:	461a      	mov	r2, r3
 8001032:	68b9      	ldr	r1, [r7, #8]
 8001034:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001036:	f00e fff1 	bl	801001c <netbuf_ref>
 800103a:	4603      	mov	r3, r0
 800103c:	74fb      	strb	r3, [r7, #19]
	if(err==ERR_OK)
 800103e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d108      	bne.n	8001058 <Send+0x58>
	{
		netconn_sendto(conn, buf, addr, port);
 8001046:	8c3b      	ldrh	r3, [r7, #32]
 8001048:	683a      	ldr	r2, [r7, #0]
 800104a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800104c:	68f8      	ldr	r0, [r7, #12]
 800104e:	f00d fcd7 	bl	800ea00 <netconn_sendto>
		netbuf_delete(buf);
 8001052:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001054:	f00e ffc2 	bl	800ffdc <netbuf_delete>
	}
}
 8001058:	bf00      	nop
 800105a:	3718      	adds	r7, #24
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}

08001060 <ethernet_answer>:

// -    
static int ethernet_answer(uint8_t *data, uint16_t data_length, uint8_t *answer)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	60f8      	str	r0, [r7, #12]
 8001068:	460b      	mov	r3, r1
 800106a:	607a      	str	r2, [r7, #4]
 800106c:	817b      	strh	r3, [r7, #10]
	int result = ModbusParse(data, data_length, answer, ETHERNET);
 800106e:	8979      	ldrh	r1, [r7, #10]
 8001070:	2301      	movs	r3, #1
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	f001 f9c3 	bl	8002400 <ModbusParse>
 800107a:	6178      	str	r0, [r7, #20]
	if(result)return result;
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <ethernet_answer+0x26>
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	e000      	b.n	8001088 <ethernet_answer+0x28>
	return 0;
 8001086:	2300      	movs	r3, #0
}
 8001088:	4618      	mov	r0, r3
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <framDataRead>:
#include <fram.h>

extern SPI_HandleTypeDef hspi3;

int framDataRead (uint16_t address, uint8_t * data, uint16_t size)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	4603      	mov	r3, r0
 8001098:	6039      	str	r1, [r7, #0]
 800109a:	80fb      	strh	r3, [r7, #6]
 800109c:	4613      	mov	r3, r2
 800109e:	80bb      	strh	r3, [r7, #4]
	int result = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	60fb      	str	r3, [r7, #12]
	uint8_t buff[3];

	buff[0] = FRAM_CMD_READ;
 80010a4:	2303      	movs	r3, #3
 80010a6:	723b      	strb	r3, [r7, #8]
	buff[1] = address >> 8;
 80010a8:	88fb      	ldrh	r3, [r7, #6]
 80010aa:	0a1b      	lsrs	r3, r3, #8
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	727b      	strb	r3, [r7, #9]
	buff[2] = address & 0xFF;
 80010b2:	88fb      	ldrh	r3, [r7, #6]
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	72bb      	strb	r3, [r7, #10]
	HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_RESET);
 80010b8:	2200      	movs	r2, #0
 80010ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010be:	4811      	ldr	r0, [pc, #68]	; (8001104 <framDataRead+0x74>)
 80010c0:	f006 f932 	bl	8007328 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(&hspi3, buff, 3, 200);
 80010c4:	f107 0108 	add.w	r1, r7, #8
 80010c8:	23c8      	movs	r3, #200	; 0xc8
 80010ca:	2203      	movs	r2, #3
 80010cc:	480e      	ldr	r0, [pc, #56]	; (8001108 <framDataRead+0x78>)
 80010ce:	f006 feb0 	bl	8007e32 <HAL_SPI_Transmit>
 80010d2:	4603      	mov	r3, r0
 80010d4:	60fb      	str	r3, [r7, #12]
	result |= HAL_SPI_Receive(&hspi3, data, size, 200);
 80010d6:	88ba      	ldrh	r2, [r7, #4]
 80010d8:	23c8      	movs	r3, #200	; 0xc8
 80010da:	6839      	ldr	r1, [r7, #0]
 80010dc:	480a      	ldr	r0, [pc, #40]	; (8001108 <framDataRead+0x78>)
 80010de:	f006 ffe4 	bl	80080aa <HAL_SPI_Receive>
 80010e2:	4603      	mov	r3, r0
 80010e4:	461a      	mov	r2, r3
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_SET);
 80010ec:	2201      	movs	r2, #1
 80010ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010f2:	4804      	ldr	r0, [pc, #16]	; (8001104 <framDataRead+0x74>)
 80010f4:	f006 f918 	bl	8007328 <HAL_GPIO_WritePin>

	return result;
 80010f8:	68fb      	ldr	r3, [r7, #12]
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40020000 	.word	0x40020000
 8001108:	20006dec 	.word	0x20006dec

0800110c <framDataWrite>:

int framDataWrite (uint16_t address, uint8_t * data, uint16_t size)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b086      	sub	sp, #24
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	6039      	str	r1, [r7, #0]
 8001116:	80fb      	strh	r3, [r7, #6]
 8001118:	4613      	mov	r3, r2
 800111a:	80bb      	strh	r3, [r7, #4]
	int result = 0, status = 0, cntr = 0;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
 8001120:	2300      	movs	r3, #0
 8001122:	613b      	str	r3, [r7, #16]
 8001124:	2300      	movs	r3, #0
 8001126:	60fb      	str	r3, [r7, #12]
	uint8_t buff[3];

	buff[0] = FRAM_CMD_WREN;
 8001128:	2306      	movs	r3, #6
 800112a:	723b      	strb	r3, [r7, #8]
	HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_RESET);
 800112c:	2200      	movs	r2, #0
 800112e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001132:	483f      	ldr	r0, [pc, #252]	; (8001230 <framDataWrite+0x124>)
 8001134:	f006 f8f8 	bl	8007328 <HAL_GPIO_WritePin>
	result = HAL_SPI_Transmit(&hspi3, buff, 1, 200);
 8001138:	f107 0108 	add.w	r1, r7, #8
 800113c:	23c8      	movs	r3, #200	; 0xc8
 800113e:	2201      	movs	r2, #1
 8001140:	483c      	ldr	r0, [pc, #240]	; (8001234 <framDataWrite+0x128>)
 8001142:	f006 fe76 	bl	8007e32 <HAL_SPI_Transmit>
 8001146:	4603      	mov	r3, r0
 8001148:	617b      	str	r3, [r7, #20]
	HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_SET);
 800114a:	2201      	movs	r2, #1
 800114c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001150:	4837      	ldr	r0, [pc, #220]	; (8001230 <framDataWrite+0x124>)
 8001152:	f006 f8e9 	bl	8007328 <HAL_GPIO_WritePin>
	buff[0] = FRAM_CMD_RDSR;
 8001156:	2305      	movs	r3, #5
 8001158:	723b      	strb	r3, [r7, #8]
	while ((status == 0) && (cntr++ < 100))
 800115a:	e027      	b.n	80011ac <framDataWrite+0xa0>
	{
		HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_RESET);
 800115c:	2200      	movs	r2, #0
 800115e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001162:	4833      	ldr	r0, [pc, #204]	; (8001230 <framDataWrite+0x124>)
 8001164:	f006 f8e0 	bl	8007328 <HAL_GPIO_WritePin>
		result |= HAL_SPI_Transmit(&hspi3, buff, 1, 200);
 8001168:	f107 0108 	add.w	r1, r7, #8
 800116c:	23c8      	movs	r3, #200	; 0xc8
 800116e:	2201      	movs	r2, #1
 8001170:	4830      	ldr	r0, [pc, #192]	; (8001234 <framDataWrite+0x128>)
 8001172:	f006 fe5e 	bl	8007e32 <HAL_SPI_Transmit>
 8001176:	4603      	mov	r3, r0
 8001178:	461a      	mov	r2, r3
 800117a:	697b      	ldr	r3, [r7, #20]
 800117c:	4313      	orrs	r3, r2
 800117e:	617b      	str	r3, [r7, #20]
		result |= HAL_SPI_Receive(&hspi3, buff, 1, 200);
 8001180:	f107 0108 	add.w	r1, r7, #8
 8001184:	23c8      	movs	r3, #200	; 0xc8
 8001186:	2201      	movs	r2, #1
 8001188:	482a      	ldr	r0, [pc, #168]	; (8001234 <framDataWrite+0x128>)
 800118a:	f006 ff8e 	bl	80080aa <HAL_SPI_Receive>
 800118e:	4603      	mov	r3, r0
 8001190:	461a      	mov	r2, r3
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	4313      	orrs	r3, r2
 8001196:	617b      	str	r3, [r7, #20]
		HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_SET);
 8001198:	2201      	movs	r2, #1
 800119a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800119e:	4824      	ldr	r0, [pc, #144]	; (8001230 <framDataWrite+0x124>)
 80011a0:	f006 f8c2 	bl	8007328 <HAL_GPIO_WritePin>
		status = buff[0] & 0x02;
 80011a4:	7a3b      	ldrb	r3, [r7, #8]
 80011a6:	f003 0302 	and.w	r3, r3, #2
 80011aa:	613b      	str	r3, [r7, #16]
	while ((status == 0) && (cntr++ < 100))
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d104      	bne.n	80011bc <framDataWrite+0xb0>
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	1c5a      	adds	r2, r3, #1
 80011b6:	60fa      	str	r2, [r7, #12]
 80011b8:	2b63      	cmp	r3, #99	; 0x63
 80011ba:	ddcf      	ble.n	800115c <framDataWrite+0x50>
	}
	if (!status)
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d103      	bne.n	80011ca <framDataWrite+0xbe>
		result = -2;
 80011c2:	f06f 0301 	mvn.w	r3, #1
 80011c6:	617b      	str	r3, [r7, #20]
 80011c8:	e02c      	b.n	8001224 <framDataWrite+0x118>
	else
	{
		buff[0] = FRAM_CMD_WRITE;
 80011ca:	2302      	movs	r3, #2
 80011cc:	723b      	strb	r3, [r7, #8]
		buff[1] = address >> 8;
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	0a1b      	lsrs	r3, r3, #8
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	727b      	strb	r3, [r7, #9]
		buff[2] = address & 0xFF;
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	72bb      	strb	r3, [r7, #10]
		HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80011e4:	4812      	ldr	r0, [pc, #72]	; (8001230 <framDataWrite+0x124>)
 80011e6:	f006 f89f 	bl	8007328 <HAL_GPIO_WritePin>
		result |= HAL_SPI_Transmit(&hspi3, buff, 3, 200);
 80011ea:	f107 0108 	add.w	r1, r7, #8
 80011ee:	23c8      	movs	r3, #200	; 0xc8
 80011f0:	2203      	movs	r2, #3
 80011f2:	4810      	ldr	r0, [pc, #64]	; (8001234 <framDataWrite+0x128>)
 80011f4:	f006 fe1d 	bl	8007e32 <HAL_SPI_Transmit>
 80011f8:	4603      	mov	r3, r0
 80011fa:	461a      	mov	r2, r3
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	4313      	orrs	r3, r2
 8001200:	617b      	str	r3, [r7, #20]
		result |= HAL_SPI_Transmit(&hspi3, data, size, 200);
 8001202:	88ba      	ldrh	r2, [r7, #4]
 8001204:	23c8      	movs	r3, #200	; 0xc8
 8001206:	6839      	ldr	r1, [r7, #0]
 8001208:	480a      	ldr	r0, [pc, #40]	; (8001234 <framDataWrite+0x128>)
 800120a:	f006 fe12 	bl	8007e32 <HAL_SPI_Transmit>
 800120e:	4603      	mov	r3, r0
 8001210:	461a      	mov	r2, r3
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	4313      	orrs	r3, r2
 8001216:	617b      	str	r3, [r7, #20]
		HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_SET);
 8001218:	2201      	movs	r2, #1
 800121a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800121e:	4804      	ldr	r0, [pc, #16]	; (8001230 <framDataWrite+0x124>)
 8001220:	f006 f882 	bl	8007328 <HAL_GPIO_WritePin>
	}

	return result;
 8001224:	697b      	ldr	r3, [r7, #20]
}
 8001226:	4618      	mov	r0, r3
 8001228:	3718      	adds	r7, #24
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40020000 	.word	0x40020000
 8001234:	20006dec 	.word	0x20006dec

08001238 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001238:	b480      	push	{r7}
 800123a:	b085      	sub	sp, #20
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	4a07      	ldr	r2, [pc, #28]	; (8001264 <vApplicationGetIdleTaskMemory+0x2c>)
 8001248:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	4a06      	ldr	r2, [pc, #24]	; (8001268 <vApplicationGetIdleTaskMemory+0x30>)
 800124e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2280      	movs	r2, #128	; 0x80
 8001254:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001256:	bf00      	nop
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	20000130 	.word	0x20000130
 8001268:	200001e4 	.word	0x200001e4

0800126c <task_init>:
/* USER CODE END GET_IDLE_TASK_MEMORY */

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void task_init()
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b088      	sub	sp, #32
 8001270:	af02      	add	r7, sp, #8
	size_t fre = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	617b      	str	r3, [r7, #20]
	fre=xPortGetFreeHeapSize();
 8001276:	f00c fff5 	bl	800e264 <xPortGetFreeHeapSize>
 800127a:	6178      	str	r0, [r7, #20]
	sys_thread_new("eth_thread1", ethernet_thread, (void*)&port1, DEFAULT_THREAD_STACKSIZE, osPriorityNormal );
 800127c:	2300      	movs	r3, #0
 800127e:	9300      	str	r3, [sp, #0]
 8001280:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001284:	4a1d      	ldr	r2, [pc, #116]	; (80012fc <task_init+0x90>)
 8001286:	491e      	ldr	r1, [pc, #120]	; (8001300 <task_init+0x94>)
 8001288:	481e      	ldr	r0, [pc, #120]	; (8001304 <task_init+0x98>)
 800128a:	f01a f97f 	bl	801b58c <sys_thread_new>
	fre=xPortGetFreeHeapSize();
 800128e:	f00c ffe9 	bl	800e264 <xPortGetFreeHeapSize>
 8001292:	6178      	str	r0, [r7, #20]
	sys_thread_new("eth_thread2", ethernet_thread, (void*)&port2, DEFAULT_THREAD_STACKSIZE, osPriorityNormal );
 8001294:	2300      	movs	r3, #0
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800129c:	4a1a      	ldr	r2, [pc, #104]	; (8001308 <task_init+0x9c>)
 800129e:	4918      	ldr	r1, [pc, #96]	; (8001300 <task_init+0x94>)
 80012a0:	481a      	ldr	r0, [pc, #104]	; (800130c <task_init+0xa0>)
 80012a2:	f01a f973 	bl	801b58c <sys_thread_new>
	fre=xPortGetFreeHeapSize();
 80012a6:	f00c ffdd 	bl	800e264 <xPortGetFreeHeapSize>
 80012aa:	6178      	str	r0, [r7, #20]
	sys_thread_new("uart_thread", uart_thread, (void*)NULL, 512, osPriorityNormal );
 80012ac:	2300      	movs	r3, #0
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012b4:	2200      	movs	r2, #0
 80012b6:	4916      	ldr	r1, [pc, #88]	; (8001310 <task_init+0xa4>)
 80012b8:	4816      	ldr	r0, [pc, #88]	; (8001314 <task_init+0xa8>)
 80012ba:	f01a f967 	bl	801b58c <sys_thread_new>
	fre=xPortGetFreeHeapSize();
 80012be:	f00c ffd1 	bl	800e264 <xPortGetFreeHeapSize>
 80012c2:	6178      	str	r0, [r7, #20]
	osMailQDef(uart_queue, UART_QUEUE_SIZE, Uart_Queue_Struct);
 80012c4:	2303      	movs	r3, #3
 80012c6:	607b      	str	r3, [r7, #4]
 80012c8:	2310      	movs	r3, #16
 80012ca:	60bb      	str	r3, [r7, #8]
 80012cc:	f107 0310 	add.w	r3, r7, #16
 80012d0:	60fb      	str	r3, [r7, #12]
	uart_queue = osMailCreate(osMailQ(uart_queue), NULL);
 80012d2:	1d3b      	adds	r3, r7, #4
 80012d4:	2100      	movs	r1, #0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f00a fa3a 	bl	800b750 <osMailCreate>
 80012dc:	4603      	mov	r3, r0
 80012de:	4a0e      	ldr	r2, [pc, #56]	; (8001318 <task_init+0xac>)
 80012e0:	6013      	str	r3, [r2, #0]
	sys_thread_new("keyboard_thread", keyscan_thread, (void*)NULL, 128, osPriorityNormal );
 80012e2:	2300      	movs	r3, #0
 80012e4:	9300      	str	r3, [sp, #0]
 80012e6:	2380      	movs	r3, #128	; 0x80
 80012e8:	2200      	movs	r2, #0
 80012ea:	490c      	ldr	r1, [pc, #48]	; (800131c <task_init+0xb0>)
 80012ec:	480c      	ldr	r0, [pc, #48]	; (8001320 <task_init+0xb4>)
 80012ee:	f01a f94d 	bl	801b58c <sys_thread_new>
}
 80012f2:	bf00      	nop
 80012f4:	3718      	adds	r7, #24
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000000 	.word	0x20000000
 8001300:	08000f11 	.word	0x08000f11
 8001304:	0801cb48 	.word	0x0801cb48
 8001308:	20000002 	.word	0x20000002
 800130c:	0801cb54 	.word	0x0801cb54
 8001310:	0800364d 	.word	0x0800364d
 8001314:	0801cb60 	.word	0x0801cb60
 8001318:	20006bb0 	.word	0x20006bb0
 800131c:	08001325 	.word	0x08001325
 8001320:	0801cb6c 	.word	0x0801cb6c

08001324 <keyscan_thread>:
static void key_filter_all();
static void PrintSymbol(const char *str);


void keyscan_thread(void *argument)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]

	while(1)
	{
		Tact_pins();
 800132c:	f000 f846 	bl	80013bc <Tact_pins>
		Key_Read();
 8001330:	f000 f950 	bl	80015d4 <Key_Read>
		key_filter_all();
 8001334:	f000 f9c4 	bl	80016c0 <key_filter_all>
		GetPositiveFront();
 8001338:	f000 fa72 	bl	8001820 <GetPositiveFront>
		for (int i = 0; i < 6; ++i) {
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
 8001340:	e030      	b.n	80013a4 <keyscan_thread+0x80>
			for (int j = 0; j < 6; ++j) {
 8001342:	2300      	movs	r3, #0
 8001344:	60bb      	str	r3, [r7, #8]
 8001346:	e027      	b.n	8001398 <keyscan_thread+0x74>
				if(positive_fronts[i][j])
 8001348:	491a      	ldr	r1, [pc, #104]	; (80013b4 <keyscan_thread+0x90>)
 800134a:	68fa      	ldr	r2, [r7, #12]
 800134c:	4613      	mov	r3, r2
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	4413      	add	r3, r2
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	18ca      	adds	r2, r1, r3
 8001356:	68bb      	ldr	r3, [r7, #8]
 8001358:	4413      	add	r3, r2
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d018      	beq.n	8001392 <keyscan_thread+0x6e>
				{
					if(keys[i][j]!=NULL)
 8001360:	4915      	ldr	r1, [pc, #84]	; (80013b8 <keyscan_thread+0x94>)
 8001362:	68fa      	ldr	r2, [r7, #12]
 8001364:	4613      	mov	r3, r2
 8001366:	005b      	lsls	r3, r3, #1
 8001368:	4413      	add	r3, r2
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	68ba      	ldr	r2, [r7, #8]
 800136e:	4413      	add	r3, r2
 8001370:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d00c      	beq.n	8001392 <keyscan_thread+0x6e>
					{
						PrintSymbol(keys[i][j]);
 8001378:	490f      	ldr	r1, [pc, #60]	; (80013b8 <keyscan_thread+0x94>)
 800137a:	68fa      	ldr	r2, [r7, #12]
 800137c:	4613      	mov	r3, r2
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	4413      	add	r3, r2
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	68ba      	ldr	r2, [r7, #8]
 8001386:	4413      	add	r3, r2
 8001388:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800138c:	4618      	mov	r0, r3
 800138e:	f000 faa5 	bl	80018dc <PrintSymbol>
			for (int j = 0; j < 6; ++j) {
 8001392:	68bb      	ldr	r3, [r7, #8]
 8001394:	3301      	adds	r3, #1
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	2b05      	cmp	r3, #5
 800139c:	ddd4      	ble.n	8001348 <keyscan_thread+0x24>
		for (int i = 0; i < 6; ++i) {
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	3301      	adds	r3, #1
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b05      	cmp	r3, #5
 80013a8:	ddcb      	ble.n	8001342 <keyscan_thread+0x1e>
				}
			}
		}


		osDelay(2);
 80013aa:	2002      	movs	r0, #2
 80013ac:	f009 fe79 	bl	800b0a2 <osDelay>
		Tact_pins();
 80013b0:	e7bc      	b.n	800132c <keyscan_thread+0x8>
 80013b2:	bf00      	nop
 80013b4:	20000474 	.word	0x20000474
 80013b8:	20000004 	.word	0x20000004

080013bc <Tact_pins>:
	}
}

static void Tact_pins(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	out_key_pin = (out_key_pin+1)%COLUMNS_COUNT;
 80013c0:	4b81      	ldr	r3, [pc, #516]	; (80015c8 <Tact_pins+0x20c>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	1c5a      	adds	r2, r3, #1
 80013c6:	4b81      	ldr	r3, [pc, #516]	; (80015cc <Tact_pins+0x210>)
 80013c8:	fb83 3102 	smull	r3, r1, r3, r2
 80013cc:	17d3      	asrs	r3, r2, #31
 80013ce:	1ac9      	subs	r1, r1, r3
 80013d0:	460b      	mov	r3, r1
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	440b      	add	r3, r1
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	1ad1      	subs	r1, r2, r3
 80013da:	b2ca      	uxtb	r2, r1
 80013dc:	4b7a      	ldr	r3, [pc, #488]	; (80015c8 <Tact_pins+0x20c>)
 80013de:	701a      	strb	r2, [r3, #0]
	switch(out_key_pin)
 80013e0:	4b79      	ldr	r3, [pc, #484]	; (80015c8 <Tact_pins+0x20c>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b05      	cmp	r3, #5
 80013e6:	f200 80ed 	bhi.w	80015c4 <Tact_pins+0x208>
 80013ea:	a201      	add	r2, pc, #4	; (adr r2, 80013f0 <Tact_pins+0x34>)
 80013ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013f0:	08001409 	.word	0x08001409
 80013f4:	08001453 	.word	0x08001453
 80013f8:	0800149d 	.word	0x0800149d
 80013fc:	080014e7 	.word	0x080014e7
 8001400:	08001531 	.word	0x08001531
 8001404:	0800157b 	.word	0x0800157b
	{
		case 0:
			C0_HIGH;
 8001408:	2201      	movs	r2, #1
 800140a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800140e:	4870      	ldr	r0, [pc, #448]	; (80015d0 <Tact_pins+0x214>)
 8001410:	f005 ff8a 	bl	8007328 <HAL_GPIO_WritePin>
			C1_LOW;
 8001414:	2200      	movs	r2, #0
 8001416:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800141a:	486d      	ldr	r0, [pc, #436]	; (80015d0 <Tact_pins+0x214>)
 800141c:	f005 ff84 	bl	8007328 <HAL_GPIO_WritePin>
			C2_LOW;
 8001420:	2200      	movs	r2, #0
 8001422:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001426:	486a      	ldr	r0, [pc, #424]	; (80015d0 <Tact_pins+0x214>)
 8001428:	f005 ff7e 	bl	8007328 <HAL_GPIO_WritePin>
			C3_LOW;
 800142c:	2200      	movs	r2, #0
 800142e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001432:	4867      	ldr	r0, [pc, #412]	; (80015d0 <Tact_pins+0x214>)
 8001434:	f005 ff78 	bl	8007328 <HAL_GPIO_WritePin>
			C4_LOW;
 8001438:	2200      	movs	r2, #0
 800143a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800143e:	4864      	ldr	r0, [pc, #400]	; (80015d0 <Tact_pins+0x214>)
 8001440:	f005 ff72 	bl	8007328 <HAL_GPIO_WritePin>
			C5_LOW;
 8001444:	2200      	movs	r2, #0
 8001446:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800144a:	4861      	ldr	r0, [pc, #388]	; (80015d0 <Tact_pins+0x214>)
 800144c:	f005 ff6c 	bl	8007328 <HAL_GPIO_WritePin>
			break;
 8001450:	e0b8      	b.n	80015c4 <Tact_pins+0x208>
		case 1:
			C0_LOW;
 8001452:	2200      	movs	r2, #0
 8001454:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001458:	485d      	ldr	r0, [pc, #372]	; (80015d0 <Tact_pins+0x214>)
 800145a:	f005 ff65 	bl	8007328 <HAL_GPIO_WritePin>
			C1_HIGH;
 800145e:	2201      	movs	r2, #1
 8001460:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001464:	485a      	ldr	r0, [pc, #360]	; (80015d0 <Tact_pins+0x214>)
 8001466:	f005 ff5f 	bl	8007328 <HAL_GPIO_WritePin>
			C2_LOW;
 800146a:	2200      	movs	r2, #0
 800146c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001470:	4857      	ldr	r0, [pc, #348]	; (80015d0 <Tact_pins+0x214>)
 8001472:	f005 ff59 	bl	8007328 <HAL_GPIO_WritePin>
			C3_LOW;
 8001476:	2200      	movs	r2, #0
 8001478:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800147c:	4854      	ldr	r0, [pc, #336]	; (80015d0 <Tact_pins+0x214>)
 800147e:	f005 ff53 	bl	8007328 <HAL_GPIO_WritePin>
			C4_LOW;
 8001482:	2200      	movs	r2, #0
 8001484:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001488:	4851      	ldr	r0, [pc, #324]	; (80015d0 <Tact_pins+0x214>)
 800148a:	f005 ff4d 	bl	8007328 <HAL_GPIO_WritePin>
			C5_LOW;
 800148e:	2200      	movs	r2, #0
 8001490:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001494:	484e      	ldr	r0, [pc, #312]	; (80015d0 <Tact_pins+0x214>)
 8001496:	f005 ff47 	bl	8007328 <HAL_GPIO_WritePin>
			break;
 800149a:	e093      	b.n	80015c4 <Tact_pins+0x208>
		case 2:
			C0_LOW;
 800149c:	2200      	movs	r2, #0
 800149e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014a2:	484b      	ldr	r0, [pc, #300]	; (80015d0 <Tact_pins+0x214>)
 80014a4:	f005 ff40 	bl	8007328 <HAL_GPIO_WritePin>
			C1_LOW;
 80014a8:	2200      	movs	r2, #0
 80014aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ae:	4848      	ldr	r0, [pc, #288]	; (80015d0 <Tact_pins+0x214>)
 80014b0:	f005 ff3a 	bl	8007328 <HAL_GPIO_WritePin>
			C2_HIGH;
 80014b4:	2201      	movs	r2, #1
 80014b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ba:	4845      	ldr	r0, [pc, #276]	; (80015d0 <Tact_pins+0x214>)
 80014bc:	f005 ff34 	bl	8007328 <HAL_GPIO_WritePin>
			C3_LOW;
 80014c0:	2200      	movs	r2, #0
 80014c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014c6:	4842      	ldr	r0, [pc, #264]	; (80015d0 <Tact_pins+0x214>)
 80014c8:	f005 ff2e 	bl	8007328 <HAL_GPIO_WritePin>
			C4_LOW;
 80014cc:	2200      	movs	r2, #0
 80014ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014d2:	483f      	ldr	r0, [pc, #252]	; (80015d0 <Tact_pins+0x214>)
 80014d4:	f005 ff28 	bl	8007328 <HAL_GPIO_WritePin>
			C5_LOW;
 80014d8:	2200      	movs	r2, #0
 80014da:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80014de:	483c      	ldr	r0, [pc, #240]	; (80015d0 <Tact_pins+0x214>)
 80014e0:	f005 ff22 	bl	8007328 <HAL_GPIO_WritePin>
			break;
 80014e4:	e06e      	b.n	80015c4 <Tact_pins+0x208>
		case 3:
			C0_LOW;
 80014e6:	2200      	movs	r2, #0
 80014e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ec:	4838      	ldr	r0, [pc, #224]	; (80015d0 <Tact_pins+0x214>)
 80014ee:	f005 ff1b 	bl	8007328 <HAL_GPIO_WritePin>
			C1_LOW;
 80014f2:	2200      	movs	r2, #0
 80014f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014f8:	4835      	ldr	r0, [pc, #212]	; (80015d0 <Tact_pins+0x214>)
 80014fa:	f005 ff15 	bl	8007328 <HAL_GPIO_WritePin>
			C2_LOW;
 80014fe:	2200      	movs	r2, #0
 8001500:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001504:	4832      	ldr	r0, [pc, #200]	; (80015d0 <Tact_pins+0x214>)
 8001506:	f005 ff0f 	bl	8007328 <HAL_GPIO_WritePin>
			C3_HIGH;
 800150a:	2201      	movs	r2, #1
 800150c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001510:	482f      	ldr	r0, [pc, #188]	; (80015d0 <Tact_pins+0x214>)
 8001512:	f005 ff09 	bl	8007328 <HAL_GPIO_WritePin>
			C4_LOW;
 8001516:	2200      	movs	r2, #0
 8001518:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800151c:	482c      	ldr	r0, [pc, #176]	; (80015d0 <Tact_pins+0x214>)
 800151e:	f005 ff03 	bl	8007328 <HAL_GPIO_WritePin>
			C5_LOW;
 8001522:	2200      	movs	r2, #0
 8001524:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001528:	4829      	ldr	r0, [pc, #164]	; (80015d0 <Tact_pins+0x214>)
 800152a:	f005 fefd 	bl	8007328 <HAL_GPIO_WritePin>
			break;
 800152e:	e049      	b.n	80015c4 <Tact_pins+0x208>
		case 4:
			C0_LOW;
 8001530:	2200      	movs	r2, #0
 8001532:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001536:	4826      	ldr	r0, [pc, #152]	; (80015d0 <Tact_pins+0x214>)
 8001538:	f005 fef6 	bl	8007328 <HAL_GPIO_WritePin>
			C1_LOW;
 800153c:	2200      	movs	r2, #0
 800153e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001542:	4823      	ldr	r0, [pc, #140]	; (80015d0 <Tact_pins+0x214>)
 8001544:	f005 fef0 	bl	8007328 <HAL_GPIO_WritePin>
			C2_LOW;
 8001548:	2200      	movs	r2, #0
 800154a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800154e:	4820      	ldr	r0, [pc, #128]	; (80015d0 <Tact_pins+0x214>)
 8001550:	f005 feea 	bl	8007328 <HAL_GPIO_WritePin>
			C3_LOW;
 8001554:	2200      	movs	r2, #0
 8001556:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800155a:	481d      	ldr	r0, [pc, #116]	; (80015d0 <Tact_pins+0x214>)
 800155c:	f005 fee4 	bl	8007328 <HAL_GPIO_WritePin>
			C4_HIGH;
 8001560:	2201      	movs	r2, #1
 8001562:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001566:	481a      	ldr	r0, [pc, #104]	; (80015d0 <Tact_pins+0x214>)
 8001568:	f005 fede 	bl	8007328 <HAL_GPIO_WritePin>
			C5_LOW;
 800156c:	2200      	movs	r2, #0
 800156e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001572:	4817      	ldr	r0, [pc, #92]	; (80015d0 <Tact_pins+0x214>)
 8001574:	f005 fed8 	bl	8007328 <HAL_GPIO_WritePin>
			break;
 8001578:	e024      	b.n	80015c4 <Tact_pins+0x208>
		case 5:
			C0_LOW;
 800157a:	2200      	movs	r2, #0
 800157c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001580:	4813      	ldr	r0, [pc, #76]	; (80015d0 <Tact_pins+0x214>)
 8001582:	f005 fed1 	bl	8007328 <HAL_GPIO_WritePin>
			C1_LOW;
 8001586:	2200      	movs	r2, #0
 8001588:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800158c:	4810      	ldr	r0, [pc, #64]	; (80015d0 <Tact_pins+0x214>)
 800158e:	f005 fecb 	bl	8007328 <HAL_GPIO_WritePin>
			C2_LOW;
 8001592:	2200      	movs	r2, #0
 8001594:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001598:	480d      	ldr	r0, [pc, #52]	; (80015d0 <Tact_pins+0x214>)
 800159a:	f005 fec5 	bl	8007328 <HAL_GPIO_WritePin>
			C3_LOW;
 800159e:	2200      	movs	r2, #0
 80015a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015a4:	480a      	ldr	r0, [pc, #40]	; (80015d0 <Tact_pins+0x214>)
 80015a6:	f005 febf 	bl	8007328 <HAL_GPIO_WritePin>
			C4_LOW;
 80015aa:	2200      	movs	r2, #0
 80015ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80015b0:	4807      	ldr	r0, [pc, #28]	; (80015d0 <Tact_pins+0x214>)
 80015b2:	f005 feb9 	bl	8007328 <HAL_GPIO_WritePin>
			C5_HIGH;
 80015b6:	2201      	movs	r2, #1
 80015b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80015bc:	4804      	ldr	r0, [pc, #16]	; (80015d0 <Tact_pins+0x214>)
 80015be:	f005 feb3 	bl	8007328 <HAL_GPIO_WritePin>
			break;
 80015c2:	bf00      	nop
	}
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20006cf4 	.word	0x20006cf4
 80015cc:	2aaaaaab 	.word	0x2aaaaaab
 80015d0:	40020c00 	.word	0x40020c00

080015d4 <Key_Read>:


static void Key_Read(void)
{
 80015d4:	b598      	push	{r3, r4, r7, lr}
 80015d6:	af00      	add	r7, sp, #0
	key_input_mask[out_key_pin][0] = R0_IN;
 80015d8:	4b36      	ldr	r3, [pc, #216]	; (80016b4 <Key_Read+0xe0>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	461c      	mov	r4, r3
 80015de:	2101      	movs	r1, #1
 80015e0:	4835      	ldr	r0, [pc, #212]	; (80016b8 <Key_Read+0xe4>)
 80015e2:	f005 fe89 	bl	80072f8 <HAL_GPIO_ReadPin>
 80015e6:	4603      	mov	r3, r0
 80015e8:	4619      	mov	r1, r3
 80015ea:	4a34      	ldr	r2, [pc, #208]	; (80016bc <Key_Read+0xe8>)
 80015ec:	4623      	mov	r3, r4
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	4423      	add	r3, r4
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	460a      	mov	r2, r1
 80015f8:	701a      	strb	r2, [r3, #0]
	key_input_mask[out_key_pin][1] = R1_IN;
 80015fa:	4b2e      	ldr	r3, [pc, #184]	; (80016b4 <Key_Read+0xe0>)
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	461c      	mov	r4, r3
 8001600:	2102      	movs	r1, #2
 8001602:	482d      	ldr	r0, [pc, #180]	; (80016b8 <Key_Read+0xe4>)
 8001604:	f005 fe78 	bl	80072f8 <HAL_GPIO_ReadPin>
 8001608:	4603      	mov	r3, r0
 800160a:	4619      	mov	r1, r3
 800160c:	4a2b      	ldr	r2, [pc, #172]	; (80016bc <Key_Read+0xe8>)
 800160e:	4623      	mov	r3, r4
 8001610:	005b      	lsls	r3, r3, #1
 8001612:	4423      	add	r3, r4
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	4413      	add	r3, r2
 8001618:	3301      	adds	r3, #1
 800161a:	460a      	mov	r2, r1
 800161c:	701a      	strb	r2, [r3, #0]
	key_input_mask[out_key_pin][2] = R2_IN;
 800161e:	4b25      	ldr	r3, [pc, #148]	; (80016b4 <Key_Read+0xe0>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	461c      	mov	r4, r3
 8001624:	2104      	movs	r1, #4
 8001626:	4824      	ldr	r0, [pc, #144]	; (80016b8 <Key_Read+0xe4>)
 8001628:	f005 fe66 	bl	80072f8 <HAL_GPIO_ReadPin>
 800162c:	4603      	mov	r3, r0
 800162e:	4619      	mov	r1, r3
 8001630:	4a22      	ldr	r2, [pc, #136]	; (80016bc <Key_Read+0xe8>)
 8001632:	4623      	mov	r3, r4
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4423      	add	r3, r4
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	4413      	add	r3, r2
 800163c:	3302      	adds	r3, #2
 800163e:	460a      	mov	r2, r1
 8001640:	701a      	strb	r2, [r3, #0]
	key_input_mask[out_key_pin][3] = R3_IN;
 8001642:	4b1c      	ldr	r3, [pc, #112]	; (80016b4 <Key_Read+0xe0>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	461c      	mov	r4, r3
 8001648:	2108      	movs	r1, #8
 800164a:	481b      	ldr	r0, [pc, #108]	; (80016b8 <Key_Read+0xe4>)
 800164c:	f005 fe54 	bl	80072f8 <HAL_GPIO_ReadPin>
 8001650:	4603      	mov	r3, r0
 8001652:	4619      	mov	r1, r3
 8001654:	4a19      	ldr	r2, [pc, #100]	; (80016bc <Key_Read+0xe8>)
 8001656:	4623      	mov	r3, r4
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	4423      	add	r3, r4
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	4413      	add	r3, r2
 8001660:	3303      	adds	r3, #3
 8001662:	460a      	mov	r2, r1
 8001664:	701a      	strb	r2, [r3, #0]
	key_input_mask[out_key_pin][4] = R4_IN;
 8001666:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <Key_Read+0xe0>)
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	461c      	mov	r4, r3
 800166c:	2110      	movs	r1, #16
 800166e:	4812      	ldr	r0, [pc, #72]	; (80016b8 <Key_Read+0xe4>)
 8001670:	f005 fe42 	bl	80072f8 <HAL_GPIO_ReadPin>
 8001674:	4603      	mov	r3, r0
 8001676:	4619      	mov	r1, r3
 8001678:	4a10      	ldr	r2, [pc, #64]	; (80016bc <Key_Read+0xe8>)
 800167a:	4623      	mov	r3, r4
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	4423      	add	r3, r4
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	3304      	adds	r3, #4
 8001686:	460a      	mov	r2, r1
 8001688:	701a      	strb	r2, [r3, #0]
	key_input_mask[out_key_pin][5] = R5_IN;
 800168a:	4b0a      	ldr	r3, [pc, #40]	; (80016b4 <Key_Read+0xe0>)
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	461c      	mov	r4, r3
 8001690:	2120      	movs	r1, #32
 8001692:	4809      	ldr	r0, [pc, #36]	; (80016b8 <Key_Read+0xe4>)
 8001694:	f005 fe30 	bl	80072f8 <HAL_GPIO_ReadPin>
 8001698:	4603      	mov	r3, r0
 800169a:	4619      	mov	r1, r3
 800169c:	4a07      	ldr	r2, [pc, #28]	; (80016bc <Key_Read+0xe8>)
 800169e:	4623      	mov	r3, r4
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	4423      	add	r3, r4
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	4413      	add	r3, r2
 80016a8:	3305      	adds	r3, #5
 80016aa:	460a      	mov	r2, r1
 80016ac:	701a      	strb	r2, [r3, #0]
}
 80016ae:	bf00      	nop
 80016b0:	bd98      	pop	{r3, r4, r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20006cf4 	.word	0x20006cf4
 80016b8:	40020c00 	.word	0x40020c00
 80016bc:	200003e4 	.word	0x200003e4

080016c0 <key_filter_all>:

static void key_filter_all()
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
	for (int x = 0; x < COLUMNS_COUNT; ++x) {
 80016c6:	2300      	movs	r3, #0
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	e013      	b.n	80016f4 <key_filter_all+0x34>
		for (int y = 0; y < ROWS_COUNT; ++y) {
 80016cc:	2300      	movs	r3, #0
 80016ce:	603b      	str	r3, [r7, #0]
 80016d0:	e00a      	b.n	80016e8 <key_filter_all+0x28>
			key_filter(x, y);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	683a      	ldr	r2, [r7, #0]
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	4611      	mov	r1, r2
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f811 	bl	8001704 <key_filter>
		for (int y = 0; y < ROWS_COUNT; ++y) {
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	3301      	adds	r3, #1
 80016e6:	603b      	str	r3, [r7, #0]
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	2b05      	cmp	r3, #5
 80016ec:	ddf1      	ble.n	80016d2 <key_filter_all+0x12>
	for (int x = 0; x < COLUMNS_COUNT; ++x) {
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3301      	adds	r3, #1
 80016f2:	607b      	str	r3, [r7, #4]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2b05      	cmp	r3, #5
 80016f8:	dde8      	ble.n	80016cc <key_filter_all+0xc>
		}
	}
}
 80016fa:	bf00      	nop
 80016fc:	bf00      	nop
 80016fe:	3708      	adds	r7, #8
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}

08001704 <key_filter>:

static void key_filter(uint8_t x, uint8_t y)
{
 8001704:	b490      	push	{r4, r7}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	460a      	mov	r2, r1
 800170e:	71fb      	strb	r3, [r7, #7]
 8001710:	4613      	mov	r3, r2
 8001712:	71bb      	strb	r3, [r7, #6]
	if(key_input_mask[x][y])
 8001714:	79fa      	ldrb	r2, [r7, #7]
 8001716:	79b9      	ldrb	r1, [r7, #6]
 8001718:	483e      	ldr	r0, [pc, #248]	; (8001814 <key_filter+0x110>)
 800171a:	4613      	mov	r3, r2
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	4413      	add	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	4403      	add	r3, r0
 8001724:	440b      	add	r3, r1
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d01b      	beq.n	8001764 <key_filter+0x60>
	{
		key_sence_count[x][y]= key_sence_count[x][y]>=KEY_SENCE ? KEY_SENCE : key_sence_count[x][y]+1;
 800172c:	79fa      	ldrb	r2, [r7, #7]
 800172e:	79b9      	ldrb	r1, [r7, #6]
 8001730:	4839      	ldr	r0, [pc, #228]	; (8001818 <key_filter+0x114>)
 8001732:	4613      	mov	r3, r2
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	4413      	add	r3, r2
 8001738:	005b      	lsls	r3, r3, #1
 800173a:	4403      	add	r3, r0
 800173c:	440b      	add	r3, r1
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	2b04      	cmp	r3, #4
 8001742:	bf28      	it	cs
 8001744:	2304      	movcs	r3, #4
 8001746:	b2db      	uxtb	r3, r3
 8001748:	79fa      	ldrb	r2, [r7, #7]
 800174a:	79b9      	ldrb	r1, [r7, #6]
 800174c:	3301      	adds	r3, #1
 800174e:	b2dc      	uxtb	r4, r3
 8001750:	4831      	ldr	r0, [pc, #196]	; (8001818 <key_filter+0x114>)
 8001752:	4613      	mov	r3, r2
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	4413      	add	r3, r2
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	4403      	add	r3, r0
 800175c:	440b      	add	r3, r1
 800175e:	4622      	mov	r2, r4
 8001760:	701a      	strb	r2, [r3, #0]
 8001762:	e024      	b.n	80017ae <key_filter+0xaa>
	}
	else{
		key_sence_count[x][y]= key_sence_count[x][y]<=0 ? 0 : key_sence_count[x][y]-1;
 8001764:	79fa      	ldrb	r2, [r7, #7]
 8001766:	79b9      	ldrb	r1, [r7, #6]
 8001768:	482b      	ldr	r0, [pc, #172]	; (8001818 <key_filter+0x114>)
 800176a:	4613      	mov	r3, r2
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	4413      	add	r3, r2
 8001770:	005b      	lsls	r3, r3, #1
 8001772:	4403      	add	r3, r0
 8001774:	440b      	add	r3, r1
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d00c      	beq.n	8001796 <key_filter+0x92>
 800177c:	79fa      	ldrb	r2, [r7, #7]
 800177e:	79b9      	ldrb	r1, [r7, #6]
 8001780:	4825      	ldr	r0, [pc, #148]	; (8001818 <key_filter+0x114>)
 8001782:	4613      	mov	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	4413      	add	r3, r2
 8001788:	005b      	lsls	r3, r3, #1
 800178a:	4403      	add	r3, r0
 800178c:	440b      	add	r3, r1
 800178e:	781b      	ldrb	r3, [r3, #0]
 8001790:	3b01      	subs	r3, #1
 8001792:	b2d8      	uxtb	r0, r3
 8001794:	e000      	b.n	8001798 <key_filter+0x94>
 8001796:	2000      	movs	r0, #0
 8001798:	79fa      	ldrb	r2, [r7, #7]
 800179a:	79b9      	ldrb	r1, [r7, #6]
 800179c:	4c1e      	ldr	r4, [pc, #120]	; (8001818 <key_filter+0x114>)
 800179e:	4613      	mov	r3, r2
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	4413      	add	r3, r2
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	4423      	add	r3, r4
 80017a8:	440b      	add	r3, r1
 80017aa:	4602      	mov	r2, r0
 80017ac:	701a      	strb	r2, [r3, #0]
	}
	if(key_sence_count[x][y]==KEY_SENCE)key_input_filtered_mask[x][y] = 1;
 80017ae:	79fa      	ldrb	r2, [r7, #7]
 80017b0:	79b9      	ldrb	r1, [r7, #6]
 80017b2:	4819      	ldr	r0, [pc, #100]	; (8001818 <key_filter+0x114>)
 80017b4:	4613      	mov	r3, r2
 80017b6:	005b      	lsls	r3, r3, #1
 80017b8:	4413      	add	r3, r2
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	4403      	add	r3, r0
 80017be:	440b      	add	r3, r1
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2b05      	cmp	r3, #5
 80017c4:	d10a      	bne.n	80017dc <key_filter+0xd8>
 80017c6:	79fa      	ldrb	r2, [r7, #7]
 80017c8:	79b9      	ldrb	r1, [r7, #6]
 80017ca:	4814      	ldr	r0, [pc, #80]	; (800181c <key_filter+0x118>)
 80017cc:	4613      	mov	r3, r2
 80017ce:	005b      	lsls	r3, r3, #1
 80017d0:	4413      	add	r3, r2
 80017d2:	005b      	lsls	r3, r3, #1
 80017d4:	4403      	add	r3, r0
 80017d6:	440b      	add	r3, r1
 80017d8:	2201      	movs	r2, #1
 80017da:	701a      	strb	r2, [r3, #0]
	if(key_sence_count[x][y]==0)key_input_filtered_mask[x][y] = 0;
 80017dc:	79fa      	ldrb	r2, [r7, #7]
 80017de:	79b9      	ldrb	r1, [r7, #6]
 80017e0:	480d      	ldr	r0, [pc, #52]	; (8001818 <key_filter+0x114>)
 80017e2:	4613      	mov	r3, r2
 80017e4:	005b      	lsls	r3, r3, #1
 80017e6:	4413      	add	r3, r2
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	4403      	add	r3, r0
 80017ec:	440b      	add	r3, r1
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d10a      	bne.n	800180a <key_filter+0x106>
 80017f4:	79fa      	ldrb	r2, [r7, #7]
 80017f6:	79b9      	ldrb	r1, [r7, #6]
 80017f8:	4808      	ldr	r0, [pc, #32]	; (800181c <key_filter+0x118>)
 80017fa:	4613      	mov	r3, r2
 80017fc:	005b      	lsls	r3, r3, #1
 80017fe:	4413      	add	r3, r2
 8001800:	005b      	lsls	r3, r3, #1
 8001802:	4403      	add	r3, r0
 8001804:	440b      	add	r3, r1
 8001806:	2200      	movs	r2, #0
 8001808:	701a      	strb	r2, [r3, #0]
}
 800180a:	bf00      	nop
 800180c:	3708      	adds	r7, #8
 800180e:	46bd      	mov	sp, r7
 8001810:	bc90      	pop	{r4, r7}
 8001812:	4770      	bx	lr
 8001814:	200003e4 	.word	0x200003e4
 8001818:	20000450 	.word	0x20000450
 800181c:	20000408 	.word	0x20000408

08001820 <GetPositiveFront>:

static void GetPositiveFront()
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
	for (int col = 0; col < COLUMNS_COUNT; ++col) {
 8001826:	2300      	movs	r3, #0
 8001828:	607b      	str	r3, [r7, #4]
 800182a:	e047      	b.n	80018bc <GetPositiveFront+0x9c>
		for (int row = 0; row < ROWS_COUNT; ++row) {
 800182c:	2300      	movs	r3, #0
 800182e:	603b      	str	r3, [r7, #0]
 8001830:	e03e      	b.n	80018b0 <GetPositiveFront+0x90>
			positive_fronts[col][row] = key_input_filtered_mask[col][row]==1 && key_input_old_mask[col][row]==0 ? 1:0;
 8001832:	4927      	ldr	r1, [pc, #156]	; (80018d0 <GetPositiveFront+0xb0>)
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	4613      	mov	r3, r2
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	4413      	add	r3, r2
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	18ca      	adds	r2, r1, r3
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	4413      	add	r3, r2
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b01      	cmp	r3, #1
 8001848:	d10d      	bne.n	8001866 <GetPositiveFront+0x46>
 800184a:	4922      	ldr	r1, [pc, #136]	; (80018d4 <GetPositiveFront+0xb4>)
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	4613      	mov	r3, r2
 8001850:	005b      	lsls	r3, r3, #1
 8001852:	4413      	add	r3, r2
 8001854:	005b      	lsls	r3, r3, #1
 8001856:	18ca      	adds	r2, r1, r3
 8001858:	683b      	ldr	r3, [r7, #0]
 800185a:	4413      	add	r3, r2
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <GetPositiveFront+0x46>
 8001862:	2301      	movs	r3, #1
 8001864:	e000      	b.n	8001868 <GetPositiveFront+0x48>
 8001866:	2300      	movs	r3, #0
 8001868:	b2d8      	uxtb	r0, r3
 800186a:	491b      	ldr	r1, [pc, #108]	; (80018d8 <GetPositiveFront+0xb8>)
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	4413      	add	r3, r2
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	18ca      	adds	r2, r1, r3
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	4413      	add	r3, r2
 800187c:	4602      	mov	r2, r0
 800187e:	701a      	strb	r2, [r3, #0]
			key_input_old_mask[col][row] = key_input_filtered_mask[col][row];
 8001880:	4913      	ldr	r1, [pc, #76]	; (80018d0 <GetPositiveFront+0xb0>)
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	4613      	mov	r3, r2
 8001886:	005b      	lsls	r3, r3, #1
 8001888:	4413      	add	r3, r2
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	18ca      	adds	r2, r1, r3
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	4413      	add	r3, r2
 8001892:	7818      	ldrb	r0, [r3, #0]
 8001894:	490f      	ldr	r1, [pc, #60]	; (80018d4 <GetPositiveFront+0xb4>)
 8001896:	687a      	ldr	r2, [r7, #4]
 8001898:	4613      	mov	r3, r2
 800189a:	005b      	lsls	r3, r3, #1
 800189c:	4413      	add	r3, r2
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	18ca      	adds	r2, r1, r3
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	4413      	add	r3, r2
 80018a6:	4602      	mov	r2, r0
 80018a8:	701a      	strb	r2, [r3, #0]
		for (int row = 0; row < ROWS_COUNT; ++row) {
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	3301      	adds	r3, #1
 80018ae:	603b      	str	r3, [r7, #0]
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	2b05      	cmp	r3, #5
 80018b4:	ddbd      	ble.n	8001832 <GetPositiveFront+0x12>
	for (int col = 0; col < COLUMNS_COUNT; ++col) {
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	3301      	adds	r3, #1
 80018ba:	607b      	str	r3, [r7, #4]
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2b05      	cmp	r3, #5
 80018c0:	ddb4      	ble.n	800182c <GetPositiveFront+0xc>
		}
	}
}
 80018c2:	bf00      	nop
 80018c4:	bf00      	nop
 80018c6:	370c      	adds	r7, #12
 80018c8:	46bd      	mov	sp, r7
 80018ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ce:	4770      	bx	lr
 80018d0:	20000408 	.word	0x20000408
 80018d4:	2000042c 	.word	0x2000042c
 80018d8:	20000474 	.word	0x20000474

080018dc <PrintSymbol>:

static void PrintSymbol(const char *str)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
	counter++;
 80018e4:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <PrintSymbol+0x78>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	3301      	adds	r3, #1
 80018ea:	4a1a      	ldr	r2, [pc, #104]	; (8001954 <PrintSymbol+0x78>)
 80018ec:	6013      	str	r3, [r2, #0]
	sprintf(lcd[row_pointer], "%s  %d",str,counter);
 80018ee:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <PrintSymbol+0x7c>)
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	4613      	mov	r3, r2
 80018f6:	009b      	lsls	r3, r3, #2
 80018f8:	4413      	add	r3, r2
 80018fa:	011b      	lsls	r3, r3, #4
 80018fc:	4a17      	ldr	r2, [pc, #92]	; (800195c <PrintSymbol+0x80>)
 80018fe:	1898      	adds	r0, r3, r2
 8001900:	4b14      	ldr	r3, [pc, #80]	; (8001954 <PrintSymbol+0x78>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	4916      	ldr	r1, [pc, #88]	; (8001960 <PrintSymbol+0x84>)
 8001908:	f01a f960 	bl	801bbcc <siprintf>
	row_pointer = row_pointer>=3 ? 0 : row_pointer+1;
 800190c:	4b12      	ldr	r3, [pc, #72]	; (8001958 <PrintSymbol+0x7c>)
 800190e:	781b      	ldrb	r3, [r3, #0]
 8001910:	2b02      	cmp	r3, #2
 8001912:	d804      	bhi.n	800191e <PrintSymbol+0x42>
 8001914:	4b10      	ldr	r3, [pc, #64]	; (8001958 <PrintSymbol+0x7c>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	3301      	adds	r3, #1
 800191a:	b2db      	uxtb	r3, r3
 800191c:	e000      	b.n	8001920 <PrintSymbol+0x44>
 800191e:	2300      	movs	r3, #0
 8001920:	4a0d      	ldr	r2, [pc, #52]	; (8001958 <PrintSymbol+0x7c>)
 8001922:	7013      	strb	r3, [r2, #0]
	sendStr(lcd[0], 0, 0);
 8001924:	2200      	movs	r2, #0
 8001926:	2100      	movs	r1, #0
 8001928:	480c      	ldr	r0, [pc, #48]	; (800195c <PrintSymbol+0x80>)
 800192a:	f000 f8f5 	bl	8001b18 <sendStr>
	sendStr(lcd[1], 1, 0);
 800192e:	2200      	movs	r2, #0
 8001930:	2101      	movs	r1, #1
 8001932:	480c      	ldr	r0, [pc, #48]	; (8001964 <PrintSymbol+0x88>)
 8001934:	f000 f8f0 	bl	8001b18 <sendStr>
	sendStr(lcd[2], 2, 0);
 8001938:	2200      	movs	r2, #0
 800193a:	2102      	movs	r1, #2
 800193c:	480a      	ldr	r0, [pc, #40]	; (8001968 <PrintSymbol+0x8c>)
 800193e:	f000 f8eb 	bl	8001b18 <sendStr>
	sendStr(lcd[3], 3, 0);
 8001942:	2200      	movs	r2, #0
 8001944:	2103      	movs	r1, #3
 8001946:	4809      	ldr	r0, [pc, #36]	; (800196c <PrintSymbol+0x90>)
 8001948:	f000 f8e6 	bl	8001b18 <sendStr>
}
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	2000049c 	.word	0x2000049c
 8001958:	20000498 	.word	0x20000498
 800195c:	20006bb4 	.word	0x20006bb4
 8001960:	0801cbe4 	.word	0x0801cbe4
 8001964:	20006c04 	.word	0x20006c04
 8001968:	20006c54 	.word	0x20006c54
 800196c:	20006ca4 	.word	0x20006ca4

08001970 <lcd_init>:


static void sendByte(uint8_t byte, int isData);

void lcd_init()
{
 8001970:	b580      	push	{r7, lr}
 8001972:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCDLED_GPIO_Port, LCDLED_Pin, SET);//  
 8001974:	2201      	movs	r2, #1
 8001976:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800197a:	481f      	ldr	r0, [pc, #124]	; (80019f8 <lcd_init+0x88>)
 800197c:	f005 fcd4 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCDR_GPIO_Port, LCDR_Pin, RESET);
 8001980:	2200      	movs	r2, #0
 8001982:	2110      	movs	r1, #16
 8001984:	481c      	ldr	r0, [pc, #112]	; (80019f8 <lcd_init+0x88>)
 8001986:	f005 fccf 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_Delay(15);
 800198a:	200f      	movs	r0, #15
 800198c:	f003 f862 	bl	8004a54 <HAL_Delay>

	sendByte(0x33, 0); //      0011
 8001990:	2100      	movs	r1, #0
 8001992:	2033      	movs	r0, #51	; 0x33
 8001994:	f000 f832 	bl	80019fc <sendByte>
	HAL_Delay(1);
 8001998:	2001      	movs	r0, #1
 800199a:	f003 f85b 	bl	8004a54 <HAL_Delay>

	sendByte(0x32, 0); //      00110010
 800199e:	2100      	movs	r1, #0
 80019a0:	2032      	movs	r0, #50	; 0x32
 80019a2:	f000 f82b 	bl	80019fc <sendByte>
	HAL_Delay(1);
 80019a6:	2001      	movs	r0, #1
 80019a8:	f003 f854 	bl	8004a54 <HAL_Delay>

	sendByte(DATA_BUS_4BIT_PAGE0, 0); //   4 
 80019ac:	2100      	movs	r1, #0
 80019ae:	2028      	movs	r0, #40	; 0x28
 80019b0:	f000 f824 	bl	80019fc <sendByte>
	HAL_Delay(1);
 80019b4:	2001      	movs	r0, #1
 80019b6:	f003 f84d 	bl	8004a54 <HAL_Delay>
	sendByte(DISPLAY_OFF, 0); //  
 80019ba:	2100      	movs	r1, #0
 80019bc:	2008      	movs	r0, #8
 80019be:	f000 f81d 	bl	80019fc <sendByte>
	HAL_Delay(1);
 80019c2:	2001      	movs	r0, #1
 80019c4:	f003 f846 	bl	8004a54 <HAL_Delay>
	sendByte(CLEAR_DISPLAY, 0); //  
 80019c8:	2100      	movs	r1, #0
 80019ca:	2001      	movs	r0, #1
 80019cc:	f000 f816 	bl	80019fc <sendByte>
	HAL_Delay(2);
 80019d0:	2002      	movs	r0, #2
 80019d2:	f003 f83f 	bl	8004a54 <HAL_Delay>
	sendByte(ENTRY_MODE_SET, 0); //      
 80019d6:	2100      	movs	r1, #0
 80019d8:	2006      	movs	r0, #6
 80019da:	f000 f80f 	bl	80019fc <sendByte>
	HAL_Delay(1);
 80019de:	2001      	movs	r0, #1
 80019e0:	f003 f838 	bl	8004a54 <HAL_Delay>
	sendByte(DISPLAY_ON, 0);//     
 80019e4:	2100      	movs	r1, #0
 80019e6:	200c      	movs	r0, #12
 80019e8:	f000 f808 	bl	80019fc <sendByte>
	HAL_Delay(1);
 80019ec:	2001      	movs	r0, #1
 80019ee:	f003 f831 	bl	8004a54 <HAL_Delay>



}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	40020400 	.word	0x40020400

080019fc <sendByte>:

static void sendByte(uint8_t byte, int isData)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	6039      	str	r1, [r7, #0]
 8001a06:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD0_GPIO_Port, LCD_PIN_MASK, RESET);
 8001a08:	2200      	movs	r2, #0
 8001a0a:	216f      	movs	r1, #111	; 0x6f
 8001a0c:	4841      	ldr	r0, [pc, #260]	; (8001b14 <sendByte+0x118>)
 8001a0e:	f005 fc8b 	bl	8007328 <HAL_GPIO_WritePin>

	if(isData == 1) HAL_GPIO_WritePin(LCDA_GPIO_Port, LCDA_Pin, SET); //    A
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d105      	bne.n	8001a24 <sendByte+0x28>
 8001a18:	2201      	movs	r2, #1
 8001a1a:	2140      	movs	r1, #64	; 0x40
 8001a1c:	483d      	ldr	r0, [pc, #244]	; (8001b14 <sendByte+0x118>)
 8001a1e:	f005 fc83 	bl	8007328 <HAL_GPIO_WritePin>
 8001a22:	e004      	b.n	8001a2e <sendByte+0x32>
	else HAL_GPIO_WritePin(LCDA_GPIO_Port, LCDA_Pin, RESET);		   //   A
 8001a24:	2200      	movs	r2, #0
 8001a26:	2140      	movs	r1, #64	; 0x40
 8001a28:	483a      	ldr	r0, [pc, #232]	; (8001b14 <sendByte+0x118>)
 8001a2a:	f005 fc7d 	bl	8007328 <HAL_GPIO_WritePin>

	//     
	if(byte & 0x80) HAL_GPIO_WritePin(LCD3_GPIO_Port, LCD3_Pin, SET);
 8001a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	da04      	bge.n	8001a40 <sendByte+0x44>
 8001a36:	2201      	movs	r2, #1
 8001a38:	2108      	movs	r1, #8
 8001a3a:	4836      	ldr	r0, [pc, #216]	; (8001b14 <sendByte+0x118>)
 8001a3c:	f005 fc74 	bl	8007328 <HAL_GPIO_WritePin>
	if(byte & 0x40) HAL_GPIO_WritePin(LCD2_GPIO_Port, LCD2_Pin, SET);
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d004      	beq.n	8001a54 <sendByte+0x58>
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	2104      	movs	r1, #4
 8001a4e:	4831      	ldr	r0, [pc, #196]	; (8001b14 <sendByte+0x118>)
 8001a50:	f005 fc6a 	bl	8007328 <HAL_GPIO_WritePin>
	if(byte & 0x20) HAL_GPIO_WritePin(LCD1_GPIO_Port, LCD1_Pin, SET);
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	f003 0320 	and.w	r3, r3, #32
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d004      	beq.n	8001a68 <sendByte+0x6c>
 8001a5e:	2201      	movs	r2, #1
 8001a60:	2102      	movs	r1, #2
 8001a62:	482c      	ldr	r0, [pc, #176]	; (8001b14 <sendByte+0x118>)
 8001a64:	f005 fc60 	bl	8007328 <HAL_GPIO_WritePin>
	if(byte & 0x10) HAL_GPIO_WritePin(LCD0_GPIO_Port, LCD0_Pin, SET);
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	f003 0310 	and.w	r3, r3, #16
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d004      	beq.n	8001a7c <sendByte+0x80>
 8001a72:	2201      	movs	r2, #1
 8001a74:	2101      	movs	r1, #1
 8001a76:	4827      	ldr	r0, [pc, #156]	; (8001b14 <sendByte+0x118>)
 8001a78:	f005 fc56 	bl	8007328 <HAL_GPIO_WritePin>

	//   E
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, SET);
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	2120      	movs	r1, #32
 8001a80:	4824      	ldr	r0, [pc, #144]	; (8001b14 <sendByte+0x118>)
 8001a82:	f005 fc51 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001a86:	2001      	movs	r0, #1
 8001a88:	f002 ffe4 	bl	8004a54 <HAL_Delay>
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, RESET); //   
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	2120      	movs	r1, #32
 8001a90:	4820      	ldr	r0, [pc, #128]	; (8001b14 <sendByte+0x118>)
 8001a92:	f005 fc49 	bl	8007328 <HAL_GPIO_WritePin>

	//     RS
	HAL_GPIO_WritePin(LCD0_GPIO_Port, (LCD_PIN_MASK & ~LCDA_Pin), RESET);
 8001a96:	2200      	movs	r2, #0
 8001a98:	212f      	movs	r1, #47	; 0x2f
 8001a9a:	481e      	ldr	r0, [pc, #120]	; (8001b14 <sendByte+0x118>)
 8001a9c:	f005 fc44 	bl	8007328 <HAL_GPIO_WritePin>

	//   E
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, SET);
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	2120      	movs	r1, #32
 8001aa4:	481b      	ldr	r0, [pc, #108]	; (8001b14 <sendByte+0x118>)
 8001aa6:	f005 fc3f 	bl	8007328 <HAL_GPIO_WritePin>
	if(byte & 0x08) HAL_GPIO_WritePin(LCD3_GPIO_Port, LCD3_Pin, SET);
 8001aaa:	79fb      	ldrb	r3, [r7, #7]
 8001aac:	f003 0308 	and.w	r3, r3, #8
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d004      	beq.n	8001abe <sendByte+0xc2>
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	2108      	movs	r1, #8
 8001ab8:	4816      	ldr	r0, [pc, #88]	; (8001b14 <sendByte+0x118>)
 8001aba:	f005 fc35 	bl	8007328 <HAL_GPIO_WritePin>
	if(byte & 0x04) HAL_GPIO_WritePin(LCD2_GPIO_Port, LCD2_Pin, SET);
 8001abe:	79fb      	ldrb	r3, [r7, #7]
 8001ac0:	f003 0304 	and.w	r3, r3, #4
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d004      	beq.n	8001ad2 <sendByte+0xd6>
 8001ac8:	2201      	movs	r2, #1
 8001aca:	2104      	movs	r1, #4
 8001acc:	4811      	ldr	r0, [pc, #68]	; (8001b14 <sendByte+0x118>)
 8001ace:	f005 fc2b 	bl	8007328 <HAL_GPIO_WritePin>
	if(byte & 0x02) HAL_GPIO_WritePin(LCD1_GPIO_Port, LCD1_Pin, SET);
 8001ad2:	79fb      	ldrb	r3, [r7, #7]
 8001ad4:	f003 0302 	and.w	r3, r3, #2
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d004      	beq.n	8001ae6 <sendByte+0xea>
 8001adc:	2201      	movs	r2, #1
 8001ade:	2102      	movs	r1, #2
 8001ae0:	480c      	ldr	r0, [pc, #48]	; (8001b14 <sendByte+0x118>)
 8001ae2:	f005 fc21 	bl	8007328 <HAL_GPIO_WritePin>
	if(byte & 0x01) HAL_GPIO_WritePin(LCD0_GPIO_Port, LCD0_Pin, SET);
 8001ae6:	79fb      	ldrb	r3, [r7, #7]
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d004      	beq.n	8001afa <sendByte+0xfe>
 8001af0:	2201      	movs	r2, #1
 8001af2:	2101      	movs	r1, #1
 8001af4:	4807      	ldr	r0, [pc, #28]	; (8001b14 <sendByte+0x118>)
 8001af6:	f005 fc17 	bl	8007328 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCDE_GPIO_Port, LCDE_Pin, RESET); //   
 8001afa:	2200      	movs	r2, #0
 8001afc:	2120      	movs	r1, #32
 8001afe:	4805      	ldr	r0, [pc, #20]	; (8001b14 <sendByte+0x118>)
 8001b00:	f005 fc12 	bl	8007328 <HAL_GPIO_WritePin>

	HAL_Delay(1);
 8001b04:	2001      	movs	r0, #1
 8001b06:	f002 ffa5 	bl	8004a54 <HAL_Delay>
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40020400 	.word	0x40020400

08001b18 <sendStr>:


void sendStr( char *str, int row , int position )
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b086      	sub	sp, #24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	2b03      	cmp	r3, #3
 8001b28:	d816      	bhi.n	8001b58 <sendStr+0x40>
 8001b2a:	a201      	add	r2, pc, #4	; (adr r2, 8001b30 <sendStr+0x18>)
 8001b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b30:	08001b41 	.word	0x08001b41
 8001b34:	08001b47 	.word	0x08001b47
 8001b38:	08001b4d 	.word	0x08001b4d
 8001b3c:	08001b53 	.word	0x08001b53

	switch (row)
	{

		case 0:
			start_address = 0x0; // 1 
 8001b40:	2300      	movs	r3, #0
 8001b42:	75fb      	strb	r3, [r7, #23]
			break;
 8001b44:	e008      	b.n	8001b58 <sendStr+0x40>

		case 1:
			start_address = 0x40; // 2 
 8001b46:	2340      	movs	r3, #64	; 0x40
 8001b48:	75fb      	strb	r3, [r7, #23]
			break;
 8001b4a:	e005      	b.n	8001b58 <sendStr+0x40>

		case 2:
			start_address = 0x14; // 3 
 8001b4c:	2314      	movs	r3, #20
 8001b4e:	75fb      	strb	r3, [r7, #23]
			break;
 8001b50:	e002      	b.n	8001b58 <sendStr+0x40>

		case 3:
			start_address = 0x54; // 4 
 8001b52:	2354      	movs	r3, #84	; 0x54
 8001b54:	75fb      	strb	r3, [r7, #23]
			break;
 8001b56:	bf00      	nop

	}

	start_address += position; //       
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	b2da      	uxtb	r2, r3
 8001b5c:	7dfb      	ldrb	r3, [r7, #23]
 8001b5e:	4413      	add	r3, r2
 8001b60:	75fb      	strb	r3, [r7, #23]

	sendByte((start_address |= SET_DDRAM_ADDRESS), 0); //         DDRAM
 8001b62:	7dfb      	ldrb	r3, [r7, #23]
 8001b64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001b68:	75fb      	strb	r3, [r7, #23]
 8001b6a:	7dfb      	ldrb	r3, [r7, #23]
 8001b6c:	2100      	movs	r1, #0
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff ff44 	bl	80019fc <sendByte>

	HAL_Delay(4);
 8001b74:	2004      	movs	r0, #4
 8001b76:	f002 ff6d 	bl	8004a54 <HAL_Delay>
	while(*str != '\0'){
 8001b7a:	e008      	b.n	8001b8e <sendStr+0x76>

		sendByte(*str, 1);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2101      	movs	r1, #1
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7ff ff3a 	bl	80019fc <sendByte>
		str++;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	60fb      	str	r3, [r7, #12]
	while(*str != '\0'){
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d1f2      	bne.n	8001b7c <sendStr+0x64>
	}
}
 8001b96:	bf00      	nop
 8001b98:	bf00      	nop
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}

08001ba0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ba0:	b5b0      	push	{r4, r5, r7, lr}
 8001ba2:	b08a      	sub	sp, #40	; 0x28
 8001ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	ModbusInit();
 8001ba6:	f000 fc05 	bl	80023b4 <ModbusInit>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001baa:	f002 ff11 	bl	80049d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bae:	f000 f83f 	bl	8001c30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bb2:	f000 fa9b 	bl	80020ec <MX_GPIO_Init>
  MX_DMA_Init();
 8001bb6:	f000 fa69 	bl	800208c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001bba:	f000 fa13 	bl	8001fe4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8001bbe:	f000 fa3b 	bl	8002038 <MX_USART6_UART_Init>
  MX_SPI3_Init();
 8001bc2:	f000 f93d 	bl	8001e40 <MX_SPI3_Init>
  MX_ADC1_Init();
 8001bc6:	f000 f8a3 	bl	8001d10 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001bca:	f000 f96f 	bl	8001eac <MX_TIM3_Init>
  MX_TIM4_Init();
 8001bce:	f000 f9bb 	bl	8001f48 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001bd2:	f7ff fecd 	bl	8001970 <lcd_init>
  ethernet_reset();
 8001bd6:	f7ff f987 	bl	8000ee8 <ethernet_reset>
  Analog_Start();
 8001bda:	f7fe fcc5 	bl	8000568 <Analog_Start>
  Start_Timers();
 8001bde:	f001 fca7 	bl	8003530 <Start_Timers>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of writeMemorySemaphore */
  osSemaphoreDef(writeMemorySemaphore);
 8001be2:	2300      	movs	r3, #0
 8001be4:	623b      	str	r3, [r7, #32]
 8001be6:	2300      	movs	r3, #0
 8001be8:	627b      	str	r3, [r7, #36]	; 0x24
  writeMemorySemaphoreHandle = osSemaphoreCreate(osSemaphore(writeMemorySemaphore), 1);
 8001bea:	f107 0320 	add.w	r3, r7, #32
 8001bee:	2101      	movs	r1, #1
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f009 fb07 	bl	800b204 <osSemaphoreCreate>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	4a0a      	ldr	r2, [pc, #40]	; (8001c24 <main+0x84>)
 8001bfa:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001bfc:	4b0a      	ldr	r3, [pc, #40]	; (8001c28 <main+0x88>)
 8001bfe:	1d3c      	adds	r4, r7, #4
 8001c00:	461d      	mov	r5, r3
 8001c02:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c04:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c06:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001c0e:	1d3b      	adds	r3, r7, #4
 8001c10:	2100      	movs	r1, #0
 8001c12:	4618      	mov	r0, r3
 8001c14:	f009 f9f9 	bl	800b00a <osThreadCreate>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	4a04      	ldr	r2, [pc, #16]	; (8001c2c <main+0x8c>)
 8001c1c:	6013      	str	r3, [r2, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001c1e:	f009 f9dd 	bl	800afdc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001c22:	e7fe      	b.n	8001c22 <main+0x82>
 8001c24:	20006f90 	.word	0x20006f90
 8001c28:	0801cbf8 	.word	0x0801cbf8
 8001c2c:	20006cf8 	.word	0x20006cf8

08001c30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b094      	sub	sp, #80	; 0x50
 8001c34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c36:	f107 0320 	add.w	r3, r7, #32
 8001c3a:	2230      	movs	r2, #48	; 0x30
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f019 fe40 	bl	801b8c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c44:	f107 030c 	add.w	r3, r7, #12
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c54:	2300      	movs	r3, #0
 8001c56:	60bb      	str	r3, [r7, #8]
 8001c58:	4b2b      	ldr	r3, [pc, #172]	; (8001d08 <SystemClock_Config+0xd8>)
 8001c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5c:	4a2a      	ldr	r2, [pc, #168]	; (8001d08 <SystemClock_Config+0xd8>)
 8001c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c62:	6413      	str	r3, [r2, #64]	; 0x40
 8001c64:	4b28      	ldr	r3, [pc, #160]	; (8001d08 <SystemClock_Config+0xd8>)
 8001c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6c:	60bb      	str	r3, [r7, #8]
 8001c6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c70:	2300      	movs	r3, #0
 8001c72:	607b      	str	r3, [r7, #4]
 8001c74:	4b25      	ldr	r3, [pc, #148]	; (8001d0c <SystemClock_Config+0xdc>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a24      	ldr	r2, [pc, #144]	; (8001d0c <SystemClock_Config+0xdc>)
 8001c7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c7e:	6013      	str	r3, [r2, #0]
 8001c80:	4b22      	ldr	r3, [pc, #136]	; (8001d0c <SystemClock_Config+0xdc>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c88:	607b      	str	r3, [r7, #4]
 8001c8a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c96:	2302      	movs	r3, #2
 8001c98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001ca0:	2319      	movs	r3, #25
 8001ca2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001ca4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001ca8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001caa:	2302      	movs	r3, #2
 8001cac:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001cae:	2304      	movs	r3, #4
 8001cb0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cb2:	f107 0320 	add.w	r3, r7, #32
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f005 fb50 	bl	800735c <HAL_RCC_OscConfig>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001cc2:	f000 fb5b 	bl	800237c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001cc6:	230f      	movs	r3, #15
 8001cc8:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8001cd2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001cd6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cdc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cde:	f107 030c 	add.w	r3, r7, #12
 8001ce2:	2105      	movs	r1, #5
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f005 fdb1 	bl	800784c <HAL_RCC_ClockConfig>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001cf0:	f000 fb44 	bl	800237c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	f005 fe8c 	bl	8007a18 <HAL_RCC_MCOConfig>
}
 8001d00:	bf00      	nop
 8001d02:	3750      	adds	r7, #80	; 0x50
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	40007000 	.word	0x40007000

08001d10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d16:	463b      	mov	r3, r7
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
 8001d1c:	605a      	str	r2, [r3, #4]
 8001d1e:	609a      	str	r2, [r3, #8]
 8001d20:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d22:	4b45      	ldr	r3, [pc, #276]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d24:	4a45      	ldr	r2, [pc, #276]	; (8001e3c <MX_ADC1_Init+0x12c>)
 8001d26:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d28:	4b43      	ldr	r3, [pc, #268]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d2a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d2e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001d30:	4b41      	ldr	r3, [pc, #260]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001d36:	4b40      	ldr	r3, [pc, #256]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001d3c:	4b3e      	ldr	r3, [pc, #248]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001d42:	4b3d      	ldr	r3, [pc, #244]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001d4a:	4b3b      	ldr	r3, [pc, #236]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001d50:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001d52:	4b39      	ldr	r3, [pc, #228]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d54:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d58:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001d5a:	4b37      	ldr	r3, [pc, #220]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 6;
 8001d60:	4b35      	ldr	r3, [pc, #212]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d62:	2206      	movs	r2, #6
 8001d64:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001d66:	4b34      	ldr	r3, [pc, #208]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d68:	2201      	movs	r2, #1
 8001d6a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d6e:	4b32      	ldr	r3, [pc, #200]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d74:	4830      	ldr	r0, [pc, #192]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d76:	f002 fe91 	bl	8004a9c <HAL_ADC_Init>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d001      	beq.n	8001d84 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 8001d80:	f000 fafc 	bl	800237c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001d84:	230a      	movs	r3, #10
 8001d86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001d8c:	2307      	movs	r3, #7
 8001d8e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d90:	463b      	mov	r3, r7
 8001d92:	4619      	mov	r1, r3
 8001d94:	4828      	ldr	r0, [pc, #160]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001d96:	f002 ffe9 	bl	8004d6c <HAL_ADC_ConfigChannel>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001da0:	f000 faec 	bl	800237c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001da4:	230c      	movs	r3, #12
 8001da6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001da8:	2302      	movs	r3, #2
 8001daa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dac:	463b      	mov	r3, r7
 8001dae:	4619      	mov	r1, r3
 8001db0:	4821      	ldr	r0, [pc, #132]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001db2:	f002 ffdb 	bl	8004d6c <HAL_ADC_ConfigChannel>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8001dbc:	f000 fade 	bl	800237c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001dc0:	230d      	movs	r3, #13
 8001dc2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001dc4:	2303      	movs	r3, #3
 8001dc6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dc8:	463b      	mov	r3, r7
 8001dca:	4619      	mov	r1, r3
 8001dcc:	481a      	ldr	r0, [pc, #104]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001dce:	f002 ffcd 	bl	8004d6c <HAL_ADC_ConfigChannel>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8001dd8:	f000 fad0 	bl	800237c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001de0:	2304      	movs	r3, #4
 8001de2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001de4:	463b      	mov	r3, r7
 8001de6:	4619      	mov	r1, r3
 8001de8:	4813      	ldr	r0, [pc, #76]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001dea:	f002 ffbf 	bl	8004d6c <HAL_ADC_ConfigChannel>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8001df4:	f000 fac2 	bl	800237c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001df8:	2304      	movs	r3, #4
 8001dfa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001dfc:	2305      	movs	r3, #5
 8001dfe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e00:	463b      	mov	r3, r7
 8001e02:	4619      	mov	r1, r3
 8001e04:	480c      	ldr	r0, [pc, #48]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001e06:	f002 ffb1 	bl	8004d6c <HAL_ADC_ConfigChannel>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8001e10:	f000 fab4 	bl	800237c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001e14:	2311      	movs	r3, #17
 8001e16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001e18:	2306      	movs	r3, #6
 8001e1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001e1c:	463b      	mov	r3, r7
 8001e1e:	4619      	mov	r1, r3
 8001e20:	4805      	ldr	r0, [pc, #20]	; (8001e38 <MX_ADC1_Init+0x128>)
 8001e22:	f002 ffa3 	bl	8004d6c <HAL_ADC_ConfigChannel>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8001e2c:	f000 faa6 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e30:	bf00      	nop
 8001e32:	3710      	adds	r7, #16
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	20006e44 	.word	0x20006e44
 8001e3c:	40012000 	.word	0x40012000

08001e40 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001e44:	4b17      	ldr	r3, [pc, #92]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e46:	4a18      	ldr	r2, [pc, #96]	; (8001ea8 <MX_SPI3_Init+0x68>)
 8001e48:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001e4a:	4b16      	ldr	r3, [pc, #88]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e4c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e50:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001e52:	4b14      	ldr	r3, [pc, #80]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e58:	4b12      	ldr	r3, [pc, #72]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e5e:	4b11      	ldr	r3, [pc, #68]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e64:	4b0f      	ldr	r3, [pc, #60]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001e6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e70:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e72:	4b0c      	ldr	r3, [pc, #48]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e78:	4b0a      	ldr	r3, [pc, #40]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e7e:	4b09      	ldr	r3, [pc, #36]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e84:	4b07      	ldr	r3, [pc, #28]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e86:	2200      	movs	r2, #0
 8001e88:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001e8a:	4b06      	ldr	r3, [pc, #24]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e8c:	220a      	movs	r2, #10
 8001e8e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001e90:	4804      	ldr	r0, [pc, #16]	; (8001ea4 <MX_SPI3_Init+0x64>)
 8001e92:	f005 ff45 	bl	8007d20 <HAL_SPI_Init>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d001      	beq.n	8001ea0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001e9c:	f000 fa6e 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001ea0:	bf00      	nop
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	20006dec 	.word	0x20006dec
 8001ea8:	40003c00 	.word	0x40003c00

08001eac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eb2:	f107 0308 	add.w	r3, r7, #8
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	605a      	str	r2, [r3, #4]
 8001ebc:	609a      	str	r2, [r3, #8]
 8001ebe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ec0:	463b      	mov	r3, r7
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001ec8:	4b1d      	ldr	r3, [pc, #116]	; (8001f40 <MX_TIM3_Init+0x94>)
 8001eca:	4a1e      	ldr	r2, [pc, #120]	; (8001f44 <MX_TIM3_Init+0x98>)
 8001ecc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41;
 8001ece:	4b1c      	ldr	r3, [pc, #112]	; (8001f40 <MX_TIM3_Init+0x94>)
 8001ed0:	2229      	movs	r2, #41	; 0x29
 8001ed2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed4:	4b1a      	ldr	r3, [pc, #104]	; (8001f40 <MX_TIM3_Init+0x94>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 8001eda:	4b19      	ldr	r3, [pc, #100]	; (8001f40 <MX_TIM3_Init+0x94>)
 8001edc:	f242 720f 	movw	r2, #9999	; 0x270f
 8001ee0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ee2:	4b17      	ldr	r3, [pc, #92]	; (8001f40 <MX_TIM3_Init+0x94>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee8:	4b15      	ldr	r3, [pc, #84]	; (8001f40 <MX_TIM3_Init+0x94>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001eee:	4814      	ldr	r0, [pc, #80]	; (8001f40 <MX_TIM3_Init+0x94>)
 8001ef0:	f006 fcbe 	bl	8008870 <HAL_TIM_Base_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001efa:	f000 fa3f 	bl	800237c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001efe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f02:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f04:	f107 0308 	add.w	r3, r7, #8
 8001f08:	4619      	mov	r1, r3
 8001f0a:	480d      	ldr	r0, [pc, #52]	; (8001f40 <MX_TIM3_Init+0x94>)
 8001f0c:	f006 fee0 	bl	8008cd0 <HAL_TIM_ConfigClockSource>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d001      	beq.n	8001f1a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001f16:	f000 fa31 	bl	800237c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001f1a:	2320      	movs	r3, #32
 8001f1c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f22:	463b      	mov	r3, r7
 8001f24:	4619      	mov	r1, r3
 8001f26:	4806      	ldr	r0, [pc, #24]	; (8001f40 <MX_TIM3_Init+0x94>)
 8001f28:	f007 f8fc 	bl	8009124 <HAL_TIMEx_MasterConfigSynchronization>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001f32:	f000 fa23 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f36:	bf00      	nop
 8001f38:	3718      	adds	r7, #24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20006da4 	.word	0x20006da4
 8001f44:	40000400 	.word	0x40000400

08001f48 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b086      	sub	sp, #24
 8001f4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f4e:	f107 0308 	add.w	r3, r7, #8
 8001f52:	2200      	movs	r2, #0
 8001f54:	601a      	str	r2, [r3, #0]
 8001f56:	605a      	str	r2, [r3, #4]
 8001f58:	609a      	str	r2, [r3, #8]
 8001f5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f5c:	463b      	mov	r3, r7
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f64:	4b1d      	ldr	r3, [pc, #116]	; (8001fdc <MX_TIM4_Init+0x94>)
 8001f66:	4a1e      	ldr	r2, [pc, #120]	; (8001fe0 <MX_TIM4_Init+0x98>)
 8001f68:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 41;
 8001f6a:	4b1c      	ldr	r3, [pc, #112]	; (8001fdc <MX_TIM4_Init+0x94>)
 8001f6c:	2229      	movs	r2, #41	; 0x29
 8001f6e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f70:	4b1a      	ldr	r3, [pc, #104]	; (8001fdc <MX_TIM4_Init+0x94>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001f76:	4b19      	ldr	r3, [pc, #100]	; (8001fdc <MX_TIM4_Init+0x94>)
 8001f78:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001f7c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f7e:	4b17      	ldr	r3, [pc, #92]	; (8001fdc <MX_TIM4_Init+0x94>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f84:	4b15      	ldr	r3, [pc, #84]	; (8001fdc <MX_TIM4_Init+0x94>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f8a:	4814      	ldr	r0, [pc, #80]	; (8001fdc <MX_TIM4_Init+0x94>)
 8001f8c:	f006 fc70 	bl	8008870 <HAL_TIM_Base_Init>
 8001f90:	4603      	mov	r3, r0
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d001      	beq.n	8001f9a <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8001f96:	f000 f9f1 	bl	800237c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f9e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001fa0:	f107 0308 	add.w	r3, r7, #8
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	480d      	ldr	r0, [pc, #52]	; (8001fdc <MX_TIM4_Init+0x94>)
 8001fa8:	f006 fe92 	bl	8008cd0 <HAL_TIM_ConfigClockSource>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001fb2:	f000 f9e3 	bl	800237c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001fb6:	2320      	movs	r3, #32
 8001fb8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001fbe:	463b      	mov	r3, r7
 8001fc0:	4619      	mov	r1, r3
 8001fc2:	4806      	ldr	r0, [pc, #24]	; (8001fdc <MX_TIM4_Init+0x94>)
 8001fc4:	f007 f8ae 	bl	8009124 <HAL_TIMEx_MasterConfigSynchronization>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d001      	beq.n	8001fd2 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001fce:	f000 f9d5 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001fd2:	bf00      	nop
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	20006d5c 	.word	0x20006d5c
 8001fe0:	40000800 	.word	0x40000800

08001fe4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fe8:	4b11      	ldr	r3, [pc, #68]	; (8002030 <MX_USART1_UART_Init+0x4c>)
 8001fea:	4a12      	ldr	r2, [pc, #72]	; (8002034 <MX_USART1_UART_Init+0x50>)
 8001fec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001fee:	4b10      	ldr	r3, [pc, #64]	; (8002030 <MX_USART1_UART_Init+0x4c>)
 8001ff0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001ff4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ff6:	4b0e      	ldr	r3, [pc, #56]	; (8002030 <MX_USART1_UART_Init+0x4c>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ffc:	4b0c      	ldr	r3, [pc, #48]	; (8002030 <MX_USART1_UART_Init+0x4c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002002:	4b0b      	ldr	r3, [pc, #44]	; (8002030 <MX_USART1_UART_Init+0x4c>)
 8002004:	2200      	movs	r2, #0
 8002006:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002008:	4b09      	ldr	r3, [pc, #36]	; (8002030 <MX_USART1_UART_Init+0x4c>)
 800200a:	220c      	movs	r2, #12
 800200c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800200e:	4b08      	ldr	r3, [pc, #32]	; (8002030 <MX_USART1_UART_Init+0x4c>)
 8002010:	2200      	movs	r2, #0
 8002012:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002014:	4b06      	ldr	r3, [pc, #24]	; (8002030 <MX_USART1_UART_Init+0x4c>)
 8002016:	2200      	movs	r2, #0
 8002018:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800201a:	4805      	ldr	r0, [pc, #20]	; (8002030 <MX_USART1_UART_Init+0x4c>)
 800201c:	f007 f912 	bl	8009244 <HAL_UART_Init>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002026:	f000 f9a9 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800202a:	bf00      	nop
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20006eec 	.word	0x20006eec
 8002034:	40011000 	.word	0x40011000

08002038 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800203c:	4b11      	ldr	r3, [pc, #68]	; (8002084 <MX_USART6_UART_Init+0x4c>)
 800203e:	4a12      	ldr	r2, [pc, #72]	; (8002088 <MX_USART6_UART_Init+0x50>)
 8002040:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002042:	4b10      	ldr	r3, [pc, #64]	; (8002084 <MX_USART6_UART_Init+0x4c>)
 8002044:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002048:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800204a:	4b0e      	ldr	r3, [pc, #56]	; (8002084 <MX_USART6_UART_Init+0x4c>)
 800204c:	2200      	movs	r2, #0
 800204e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002050:	4b0c      	ldr	r3, [pc, #48]	; (8002084 <MX_USART6_UART_Init+0x4c>)
 8002052:	2200      	movs	r2, #0
 8002054:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002056:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <MX_USART6_UART_Init+0x4c>)
 8002058:	2200      	movs	r2, #0
 800205a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800205c:	4b09      	ldr	r3, [pc, #36]	; (8002084 <MX_USART6_UART_Init+0x4c>)
 800205e:	220c      	movs	r2, #12
 8002060:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002062:	4b08      	ldr	r3, [pc, #32]	; (8002084 <MX_USART6_UART_Init+0x4c>)
 8002064:	2200      	movs	r2, #0
 8002066:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002068:	4b06      	ldr	r3, [pc, #24]	; (8002084 <MX_USART6_UART_Init+0x4c>)
 800206a:	2200      	movs	r2, #0
 800206c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800206e:	4805      	ldr	r0, [pc, #20]	; (8002084 <MX_USART6_UART_Init+0x4c>)
 8002070:	f007 f8e8 	bl	8009244 <HAL_UART_Init>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800207a:	f000 f97f 	bl	800237c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	20006f94 	.word	0x20006f94
 8002088:	40011400 	.word	0x40011400

0800208c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	607b      	str	r3, [r7, #4]
 8002096:	4b14      	ldr	r3, [pc, #80]	; (80020e8 <MX_DMA_Init+0x5c>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209a:	4a13      	ldr	r2, [pc, #76]	; (80020e8 <MX_DMA_Init+0x5c>)
 800209c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80020a0:	6313      	str	r3, [r2, #48]	; 0x30
 80020a2:	4b11      	ldr	r3, [pc, #68]	; (80020e8 <MX_DMA_Init+0x5c>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80020ae:	2200      	movs	r2, #0
 80020b0:	2105      	movs	r1, #5
 80020b2:	2038      	movs	r0, #56	; 0x38
 80020b4:	f003 f9b2 	bl	800541c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80020b8:	2038      	movs	r0, #56	; 0x38
 80020ba:	f003 f9cb 	bl	8005454 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 80020be:	2200      	movs	r2, #0
 80020c0:	2105      	movs	r1, #5
 80020c2:	2039      	movs	r0, #57	; 0x39
 80020c4:	f003 f9aa 	bl	800541c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80020c8:	2039      	movs	r0, #57	; 0x39
 80020ca:	f003 f9c3 	bl	8005454 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 80020ce:	2200      	movs	r2, #0
 80020d0:	2105      	movs	r1, #5
 80020d2:	203a      	movs	r0, #58	; 0x3a
 80020d4:	f003 f9a2 	bl	800541c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80020d8:	203a      	movs	r0, #58	; 0x3a
 80020da:	f003 f9bb 	bl	8005454 <HAL_NVIC_EnableIRQ>

}
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	40023800 	.word	0x40023800

080020ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b08c      	sub	sp, #48	; 0x30
 80020f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020f2:	f107 031c 	add.w	r3, r7, #28
 80020f6:	2200      	movs	r2, #0
 80020f8:	601a      	str	r2, [r3, #0]
 80020fa:	605a      	str	r2, [r3, #4]
 80020fc:	609a      	str	r2, [r3, #8]
 80020fe:	60da      	str	r2, [r3, #12]
 8002100:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	61bb      	str	r3, [r7, #24]
 8002106:	4b83      	ldr	r3, [pc, #524]	; (8002314 <MX_GPIO_Init+0x228>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	4a82      	ldr	r2, [pc, #520]	; (8002314 <MX_GPIO_Init+0x228>)
 800210c:	f043 0310 	orr.w	r3, r3, #16
 8002110:	6313      	str	r3, [r2, #48]	; 0x30
 8002112:	4b80      	ldr	r3, [pc, #512]	; (8002314 <MX_GPIO_Init+0x228>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002116:	f003 0310 	and.w	r3, r3, #16
 800211a:	61bb      	str	r3, [r7, #24]
 800211c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	617b      	str	r3, [r7, #20]
 8002122:	4b7c      	ldr	r3, [pc, #496]	; (8002314 <MX_GPIO_Init+0x228>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	4a7b      	ldr	r2, [pc, #492]	; (8002314 <MX_GPIO_Init+0x228>)
 8002128:	f043 0304 	orr.w	r3, r3, #4
 800212c:	6313      	str	r3, [r2, #48]	; 0x30
 800212e:	4b79      	ldr	r3, [pc, #484]	; (8002314 <MX_GPIO_Init+0x228>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	f003 0304 	and.w	r3, r3, #4
 8002136:	617b      	str	r3, [r7, #20]
 8002138:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	613b      	str	r3, [r7, #16]
 800213e:	4b75      	ldr	r3, [pc, #468]	; (8002314 <MX_GPIO_Init+0x228>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	4a74      	ldr	r2, [pc, #464]	; (8002314 <MX_GPIO_Init+0x228>)
 8002144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002148:	6313      	str	r3, [r2, #48]	; 0x30
 800214a:	4b72      	ldr	r3, [pc, #456]	; (8002314 <MX_GPIO_Init+0x228>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002152:	613b      	str	r3, [r7, #16]
 8002154:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60fb      	str	r3, [r7, #12]
 800215a:	4b6e      	ldr	r3, [pc, #440]	; (8002314 <MX_GPIO_Init+0x228>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	4a6d      	ldr	r2, [pc, #436]	; (8002314 <MX_GPIO_Init+0x228>)
 8002160:	f043 0301 	orr.w	r3, r3, #1
 8002164:	6313      	str	r3, [r2, #48]	; 0x30
 8002166:	4b6b      	ldr	r3, [pc, #428]	; (8002314 <MX_GPIO_Init+0x228>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	60fb      	str	r3, [r7, #12]
 8002170:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	60bb      	str	r3, [r7, #8]
 8002176:	4b67      	ldr	r3, [pc, #412]	; (8002314 <MX_GPIO_Init+0x228>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	4a66      	ldr	r2, [pc, #408]	; (8002314 <MX_GPIO_Init+0x228>)
 800217c:	f043 0302 	orr.w	r3, r3, #2
 8002180:	6313      	str	r3, [r2, #48]	; 0x30
 8002182:	4b64      	ldr	r3, [pc, #400]	; (8002314 <MX_GPIO_Init+0x228>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	60bb      	str	r3, [r7, #8]
 800218c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	607b      	str	r3, [r7, #4]
 8002192:	4b60      	ldr	r3, [pc, #384]	; (8002314 <MX_GPIO_Init+0x228>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	4a5f      	ldr	r2, [pc, #380]	; (8002314 <MX_GPIO_Init+0x228>)
 8002198:	f043 0308 	orr.w	r3, r3, #8
 800219c:	6313      	str	r3, [r2, #48]	; 0x30
 800219e:	4b5d      	ldr	r3, [pc, #372]	; (8002314 <MX_GPIO_Init+0x228>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	f003 0308 	and.w	r3, r3, #8
 80021a6:	607b      	str	r3, [r7, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ERESET_GPIO_Port, ERESET_Pin, GPIO_PIN_RESET);
 80021aa:	2200      	movs	r2, #0
 80021ac:	2101      	movs	r1, #1
 80021ae:	485a      	ldr	r0, [pc, #360]	; (8002318 <MX_GPIO_Init+0x22c>)
 80021b0:	f005 f8ba 	bl	8007328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD0_Pin|LCD1_Pin|LCD2_Pin|DOUT_9_Pin
 80021b4:	2200      	movs	r2, #0
 80021b6:	f24c 417f 	movw	r1, #50303	; 0xc47f
 80021ba:	4858      	ldr	r0, [pc, #352]	; (800231c <MX_GPIO_Init+0x230>)
 80021bc:	f005 f8b4 	bl	8007328 <HAL_GPIO_WritePin>
                          |LED_Pin|LCDLED_Pin|LCD3_Pin|LCDR_Pin
                          |LCDE_Pin|LCDA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DOUT_0_Pin|DOUT_1_Pin|DOUT_2_Pin|DOUT_3_Pin
 80021c0:	2200      	movs	r2, #0
 80021c2:	f64f 7180 	movw	r1, #65408	; 0xff80
 80021c6:	4856      	ldr	r0, [pc, #344]	; (8002320 <MX_GPIO_Init+0x234>)
 80021c8:	f005 f8ae 	bl	8007328 <HAL_GPIO_WritePin>
                          |DOUT_4_Pin|DOUT_5_Pin|DOUT_6_Pin|DOUT_7_Pin
                          |DOUT_8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DOUT_10_Pin|DOUT_11_Pin|KEYB_C0_Pin|KEYB_C1_Pin
 80021cc:	2200      	movs	r2, #0
 80021ce:	f44f 417f 	mov.w	r1, #65280	; 0xff00
 80021d2:	4854      	ldr	r0, [pc, #336]	; (8002324 <MX_GPIO_Init+0x238>)
 80021d4:	f005 f8a8 	bl	8007328 <HAL_GPIO_WritePin>
                          |KEYB_C2_Pin|KEYB_C3_Pin|KEYB_C4_Pin|KEYB_C5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_TX_GPIO_Port, RS485_TX_Pin, GPIO_PIN_RESET);
 80021d8:	2200      	movs	r2, #0
 80021da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021de:	4852      	ldr	r0, [pc, #328]	; (8002328 <MX_GPIO_Init+0x23c>)
 80021e0:	f005 f8a2 	bl	8007328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(S3CS0_GPIO_Port, S3CS0_Pin, GPIO_PIN_SET);
 80021e4:	2201      	movs	r2, #1
 80021e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021ea:	484b      	ldr	r0, [pc, #300]	; (8002318 <MX_GPIO_Init+0x22c>)
 80021ec:	f005 f89c 	bl	8007328 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DIN_4_Pin DIN_5_Pin DIN_6_Pin DIN_7_Pin
                           DIN_8_Pin DIN_2_Pin DIN_3_Pin */
  GPIO_InitStruct.Pin = DIN_4_Pin|DIN_5_Pin|DIN_6_Pin|DIN_7_Pin
 80021f0:	237f      	movs	r3, #127	; 0x7f
 80021f2:	61fb      	str	r3, [r7, #28]
                          |DIN_8_Pin|DIN_2_Pin|DIN_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021f4:	2300      	movs	r3, #0
 80021f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021f8:	2301      	movs	r3, #1
 80021fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021fc:	f107 031c 	add.w	r3, r7, #28
 8002200:	4619      	mov	r1, r3
 8002202:	4847      	ldr	r0, [pc, #284]	; (8002320 <MX_GPIO_Init+0x234>)
 8002204:	f004 fedc 	bl	8006fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN_9_Pin DIN_10_Pin DIN_11_Pin */
  GPIO_InitStruct.Pin = DIN_9_Pin|DIN_10_Pin|DIN_11_Pin;
 8002208:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800220c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800220e:	2300      	movs	r3, #0
 8002210:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002212:	2301      	movs	r3, #1
 8002214:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002216:	f107 031c 	add.w	r3, r7, #28
 800221a:	4619      	mov	r1, r3
 800221c:	4842      	ldr	r0, [pc, #264]	; (8002328 <MX_GPIO_Init+0x23c>)
 800221e:	f004 fecf 	bl	8006fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ERESET_Pin S3CS0_Pin */
  GPIO_InitStruct.Pin = ERESET_Pin|S3CS0_Pin;
 8002222:	f248 0301 	movw	r3, #32769	; 0x8001
 8002226:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002228:	2301      	movs	r3, #1
 800222a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002230:	2300      	movs	r3, #0
 8002232:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002234:	f107 031c 	add.w	r3, r7, #28
 8002238:	4619      	mov	r1, r3
 800223a:	4837      	ldr	r0, [pc, #220]	; (8002318 <MX_GPIO_Init+0x22c>)
 800223c:	f004 fec0 	bl	8006fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD0_Pin LCD1_Pin LCD2_Pin DOUT_9_Pin
                           LED_Pin LCDLED_Pin LCD3_Pin LCDR_Pin
                           LCDE_Pin LCDA_Pin */
  GPIO_InitStruct.Pin = LCD0_Pin|LCD1_Pin|LCD2_Pin|DOUT_9_Pin
 8002240:	f24c 437f 	movw	r3, #50303	; 0xc47f
 8002244:	61fb      	str	r3, [r7, #28]
                          |LED_Pin|LCDLED_Pin|LCD3_Pin|LCDR_Pin
                          |LCDE_Pin|LCDA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002246:	2301      	movs	r3, #1
 8002248:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224a:	2300      	movs	r3, #0
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224e:	2300      	movs	r3, #0
 8002250:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002252:	f107 031c 	add.w	r3, r7, #28
 8002256:	4619      	mov	r1, r3
 8002258:	4830      	ldr	r0, [pc, #192]	; (800231c <MX_GPIO_Init+0x230>)
 800225a:	f004 feb1 	bl	8006fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT_0_Pin DOUT_1_Pin DOUT_2_Pin DOUT_3_Pin
                           DOUT_4_Pin DOUT_5_Pin DOUT_6_Pin DOUT_7_Pin
                           DOUT_8_Pin */
  GPIO_InitStruct.Pin = DOUT_0_Pin|DOUT_1_Pin|DOUT_2_Pin|DOUT_3_Pin
 800225e:	f64f 7380 	movw	r3, #65408	; 0xff80
 8002262:	61fb      	str	r3, [r7, #28]
                          |DOUT_4_Pin|DOUT_5_Pin|DOUT_6_Pin|DOUT_7_Pin
                          |DOUT_8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002264:	2301      	movs	r3, #1
 8002266:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002268:	2300      	movs	r3, #0
 800226a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800226c:	2300      	movs	r3, #0
 800226e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002270:	f107 031c 	add.w	r3, r7, #28
 8002274:	4619      	mov	r1, r3
 8002276:	482a      	ldr	r0, [pc, #168]	; (8002320 <MX_GPIO_Init+0x234>)
 8002278:	f004 fea2 	bl	8006fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DOUT_10_Pin DOUT_11_Pin KEYB_C0_Pin KEYB_C1_Pin
                           KEYB_C2_Pin KEYB_C3_Pin KEYB_C4_Pin KEYB_C5_Pin */
  GPIO_InitStruct.Pin = DOUT_10_Pin|DOUT_11_Pin|KEYB_C0_Pin|KEYB_C1_Pin
 800227c:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002280:	61fb      	str	r3, [r7, #28]
                          |KEYB_C2_Pin|KEYB_C3_Pin|KEYB_C4_Pin|KEYB_C5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002282:	2301      	movs	r3, #1
 8002284:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002286:	2300      	movs	r3, #0
 8002288:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800228a:	2300      	movs	r3, #0
 800228c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800228e:	f107 031c 	add.w	r3, r7, #28
 8002292:	4619      	mov	r1, r3
 8002294:	4823      	ldr	r0, [pc, #140]	; (8002324 <MX_GPIO_Init+0x238>)
 8002296:	f004 fe93 	bl	8006fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_TX_Pin */
  GPIO_InitStruct.Pin = RS485_TX_Pin;
 800229a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800229e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022a0:	2301      	movs	r3, #1
 80022a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a8:	2300      	movs	r3, #0
 80022aa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 80022ac:	f107 031c 	add.w	r3, r7, #28
 80022b0:	4619      	mov	r1, r3
 80022b2:	481d      	ldr	r0, [pc, #116]	; (8002328 <MX_GPIO_Init+0x23c>)
 80022b4:	f004 fe84 	bl	8006fc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022be:	2302      	movs	r3, #2
 80022c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c2:	2300      	movs	r3, #0
 80022c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c6:	2300      	movs	r3, #0
 80022c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80022ca:	2300      	movs	r3, #0
 80022cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ce:	f107 031c 	add.w	r3, r7, #28
 80022d2:	4619      	mov	r1, r3
 80022d4:	4810      	ldr	r0, [pc, #64]	; (8002318 <MX_GPIO_Init+0x22c>)
 80022d6:	f004 fe73 	bl	8006fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYB_R0_Pin KEYB_R1_Pin KEYB_R2_Pin KEYB_R3_Pin
                           KEYB_R4_Pin KEYB_R5_Pin */
  GPIO_InitStruct.Pin = KEYB_R0_Pin|KEYB_R1_Pin|KEYB_R2_Pin|KEYB_R3_Pin
 80022da:	233f      	movs	r3, #63	; 0x3f
 80022dc:	61fb      	str	r3, [r7, #28]
                          |KEYB_R4_Pin|KEYB_R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022de:	2300      	movs	r3, #0
 80022e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80022e2:	2302      	movs	r3, #2
 80022e4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022e6:	f107 031c 	add.w	r3, r7, #28
 80022ea:	4619      	mov	r1, r3
 80022ec:	480d      	ldr	r0, [pc, #52]	; (8002324 <MX_GPIO_Init+0x238>)
 80022ee:	f004 fe67 	bl	8006fc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIN_0_Pin DIN_1_Pin */
  GPIO_InitStruct.Pin = DIN_0_Pin|DIN_1_Pin;
 80022f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f8:	2300      	movs	r3, #0
 80022fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022fc:	2301      	movs	r3, #1
 80022fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002300:	f107 031c 	add.w	r3, r7, #28
 8002304:	4619      	mov	r1, r3
 8002306:	4805      	ldr	r0, [pc, #20]	; (800231c <MX_GPIO_Init+0x230>)
 8002308:	f004 fe5a 	bl	8006fc0 <HAL_GPIO_Init>

}
 800230c:	bf00      	nop
 800230e:	3730      	adds	r7, #48	; 0x30
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	40023800 	.word	0x40023800
 8002318:	40020000 	.word	0x40020000
 800231c:	40020400 	.word	0x40020400
 8002320:	40021000 	.word	0x40021000
 8002324:	40020c00 	.word	0x40020c00
 8002328:	40020800 	.word	0x40020800

0800232c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b084      	sub	sp, #16
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8002334:	f008 f90a 	bl	800a54c <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  int result = 0;
 8002338:	2300      	movs	r3, #0
 800233a:	60fb      	str	r3, [r7, #12]
  task_init();
 800233c:	f7fe ff96 	bl	800126c <task_init>
  result = settingsLoadFRAM();
 8002340:	f000 fc7a 	bl	8002c38 <settingsLoadFRAM>
 8002344:	60f8      	str	r0, [r7, #12]
  main_process_init();
 8002346:	f000 f82d 	bl	80023a4 <main_process_init>
  /* Infinite loop */
  for(;;)
  {
	main_process();
 800234a:	f000 f81c 	bl	8002386 <main_process>
    osDelay(1);
 800234e:	2001      	movs	r0, #1
 8002350:	f008 fea7 	bl	800b0a2 <osDelay>
	main_process();
 8002354:	e7f9      	b.n	800234a <StartDefaultTask+0x1e>
	...

08002358 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a04      	ldr	r2, [pc, #16]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d101      	bne.n	800236e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800236a:	f002 fb53 	bl	8004a14 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800236e:	bf00      	nop
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40010000 	.word	0x40010000

0800237c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002380:	b672      	cpsid	i
}
 8002382:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002384:	e7fe      	b.n	8002384 <Error_Handler+0x8>

08002386 <main_process>:
#include <probotbornik.h>



void main_process()
{
 8002386:	b580      	push	{r7, lr}
 8002388:	af00      	add	r7, sp, #0
	Read_Inputs();
 800238a:	f7fe f9f7 	bl	800077c <Read_Inputs>
	Analog_Read();
 800238e:	f7fe f8fd 	bl	800058c <Analog_Read>
	probotbor_process();
 8002392:	f000 fc47 	bl	8002c24 <probotbor_process>
	Write_Outputs();
 8002396:	f7fe fb85 	bl	8000aa4 <Write_Outputs>

	osDelay(1);
 800239a:	2001      	movs	r0, #1
 800239c:	f008 fe81 	bl	800b0a2 <osDelay>
}
 80023a0:	bf00      	nop
 80023a2:	bd80      	pop	{r7, pc}

080023a4 <main_process_init>:

void main_process_init()
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0

}
 80023a8:	bf00      	nop
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
	...

080023b4 <ModbusInit>:
static int WriteSingleRegister(uint8_t* request, uint8_t* answer, ModbusSource source);
static int WrieMultiplyRegisters(uint8_t* request, uint8_t* answer,ModbusSource source);
static int WriteToHoldings(uint8_t* request, uint8_t* answer,ModbusSource source, int (*write)(uint8_t*,uint8_t*,ModbusSource));

void ModbusInit()
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
	holding_pointer = (uint16_t*)&settings;
 80023b8:	4b0b      	ldr	r3, [pc, #44]	; (80023e8 <ModbusInit+0x34>)
 80023ba:	4a0c      	ldr	r2, [pc, #48]	; (80023ec <ModbusInit+0x38>)
 80023bc:	601a      	str	r2, [r3, #0]
	reading_pointer = (uint16_t*)&meas_data;
 80023be:	4b0c      	ldr	r3, [pc, #48]	; (80023f0 <ModbusInit+0x3c>)
 80023c0:	4a0c      	ldr	r2, [pc, #48]	; (80023f4 <ModbusInit+0x40>)
 80023c2:	601a      	str	r2, [r3, #0]
	holding_size = sizeof(settings)/2;
 80023c4:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <ModbusInit+0x44>)
 80023c6:	2248      	movs	r2, #72	; 0x48
 80023c8:	801a      	strh	r2, [r3, #0]
	reading_size = sizeof(meas_data)/2;
 80023ca:	4b0c      	ldr	r3, [pc, #48]	; (80023fc <ModbusInit+0x48>)
 80023cc:	222e      	movs	r2, #46	; 0x2e
 80023ce:	801a      	strh	r2, [r3, #0]
	if(settings.retain.mb_addr==0)settings.retain.mb_addr = 1;
 80023d0:	4b06      	ldr	r3, [pc, #24]	; (80023ec <ModbusInit+0x38>)
 80023d2:	891b      	ldrh	r3, [r3, #8]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d102      	bne.n	80023de <ModbusInit+0x2a>
 80023d8:	4b04      	ldr	r3, [pc, #16]	; (80023ec <ModbusInit+0x38>)
 80023da:	2201      	movs	r2, #1
 80023dc:	811a      	strh	r2, [r3, #8]
}
 80023de:	bf00      	nop
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	200004a0 	.word	0x200004a0
 80023ec:	2000704c 	.word	0x2000704c
 80023f0:	200004a4 	.word	0x200004a4
 80023f4:	200070dc 	.word	0x200070dc
 80023f8:	200004a8 	.word	0x200004a8
 80023fc:	200004aa 	.word	0x200004aa

08002400 <ModbusParse>:


//-   ,   Modbus,   - 
int ModbusParse(uint8_t *request, uint16_t req_length, uint8_t *answer, ModbusSource source)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	60f8      	str	r0, [r7, #12]
 8002408:	607a      	str	r2, [r7, #4]
 800240a:	461a      	mov	r2, r3
 800240c:	460b      	mov	r3, r1
 800240e:	817b      	strh	r3, [r7, #10]
 8002410:	4613      	mov	r3, r2
 8002412:	727b      	strb	r3, [r7, #9]
	settings.non_retain.data[37]++;
 8002414:	4b26      	ldr	r3, [pc, #152]	; (80024b0 <ModbusParse+0xb0>)
 8002416:	f8b3 3076 	ldrh.w	r3, [r3, #118]	; 0x76
 800241a:	3301      	adds	r3, #1
 800241c:	b29a      	uxth	r2, r3
 800241e:	4b24      	ldr	r3, [pc, #144]	; (80024b0 <ModbusParse+0xb0>)
 8002420:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
	if(answer==NULL)return 0; // ,     
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <ModbusParse+0x2e>
 800242a:	2300      	movs	r3, #0
 800242c:	e03c      	b.n	80024a8 <ModbusParse+0xa8>
	if(!CheckRequestLength(request,req_length,source))return 0; //    
 800242e:	897b      	ldrh	r3, [r7, #10]
 8002430:	7a7a      	ldrb	r2, [r7, #9]
 8002432:	4619      	mov	r1, r3
 8002434:	68f8      	ldr	r0, [r7, #12]
 8002436:	f000 f83d 	bl	80024b4 <CheckRequestLength>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d101      	bne.n	8002444 <ModbusParse+0x44>
 8002440:	2300      	movs	r3, #0
 8002442:	e031      	b.n	80024a8 <ModbusParse+0xa8>
	if(!CheckMbAddr(request, source))return 0; //   
 8002444:	7a7b      	ldrb	r3, [r7, #9]
 8002446:	4619      	mov	r1, r3
 8002448:	68f8      	ldr	r0, [r7, #12]
 800244a:	f000 f857 	bl	80024fc <CheckMbAddr>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d101      	bne.n	8002458 <ModbusParse+0x58>
 8002454:	2300      	movs	r3, #0
 8002456:	e027      	b.n	80024a8 <ModbusParse+0xa8>
	if(!IsCorrectMbCommand(request, source))//    
 8002458:	7a7b      	ldrb	r3, [r7, #9]
 800245a:	4619      	mov	r1, r3
 800245c:	68f8      	ldr	r0, [r7, #12]
 800245e:	f000 f873 	bl	8002548 <IsCorrectMbCommand>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d107      	bne.n	8002478 <ModbusParse+0x78>
	{
		return SetInvalidCommand(request, answer, 1, source);
 8002468:	7a7b      	ldrb	r3, [r7, #9]
 800246a:	2201      	movs	r2, #1
 800246c:	6879      	ldr	r1, [r7, #4]
 800246e:	68f8      	ldr	r0, [r7, #12]
 8002470:	f000 f89e 	bl	80025b0 <SetInvalidCommand>
 8002474:	4603      	mov	r3, r0
 8002476:	e017      	b.n	80024a8 <ModbusParse+0xa8>
	}
	if(!CheckCrc(request, req_length, source))
 8002478:	897b      	ldrh	r3, [r7, #10]
 800247a:	7a7a      	ldrb	r2, [r7, #9]
 800247c:	4619      	mov	r1, r3
 800247e:	68f8      	ldr	r0, [r7, #12]
 8002480:	f000 f93f 	bl	8002702 <CheckCrc>
 8002484:	4603      	mov	r3, r0
 8002486:	2b00      	cmp	r3, #0
 8002488:	d107      	bne.n	800249a <ModbusParse+0x9a>
	{
		return SetInvalidCommand(request, answer, 3, source);
 800248a:	7a7b      	ldrb	r3, [r7, #9]
 800248c:	2203      	movs	r2, #3
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f000 f88d 	bl	80025b0 <SetInvalidCommand>
 8002496:	4603      	mov	r3, r0
 8002498:	e006      	b.n	80024a8 <ModbusParse+0xa8>
	}
	return GetModbusAnswer(request, answer, source);
 800249a:	7a7b      	ldrb	r3, [r7, #9]
 800249c:	461a      	mov	r2, r3
 800249e:	6879      	ldr	r1, [r7, #4]
 80024a0:	68f8      	ldr	r0, [r7, #12]
 80024a2:	f000 f963 	bl	800276c <GetModbusAnswer>
 80024a6:	4603      	mov	r3, r0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	2000704c 	.word	0x2000704c

080024b4 <CheckRequestLength>:

//   ,   
static uint8_t CheckRequestLength(uint8_t* request_pointer,int request_length, ModbusSource source)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b087      	sub	sp, #28
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	4613      	mov	r3, r2
 80024c0:	71fb      	strb	r3, [r7, #7]
	if(source==RS485)return 1;
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d101      	bne.n	80024cc <CheckRequestLength+0x18>
 80024c8:	2301      	movs	r3, #1
 80024ca:	e010      	b.n	80024ee <CheckRequestLength+0x3a>
    int len_from_packet = (*(request_pointer+4))*256 + *(request_pointer+5);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	3304      	adds	r3, #4
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	021b      	lsls	r3, r3, #8
 80024d4:	68fa      	ldr	r2, [r7, #12]
 80024d6:	3205      	adds	r2, #5
 80024d8:	7812      	ldrb	r2, [r2, #0]
 80024da:	4413      	add	r3, r2
 80024dc:	617b      	str	r3, [r7, #20]
    return len_from_packet+6 == request_length;
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	3306      	adds	r3, #6
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	bf0c      	ite	eq
 80024e8:	2301      	moveq	r3, #1
 80024ea:	2300      	movne	r3, #0
 80024ec:	b2db      	uxtb	r3, r3
}
 80024ee:	4618      	mov	r0, r3
 80024f0:	371c      	adds	r7, #28
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
	...

080024fc <CheckMbAddr>:

//     Modbus 
static uint8_t CheckMbAddr(uint8_t *request,ModbusSource source)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	460b      	mov	r3, r1
 8002506:	70fb      	strb	r3, [r7, #3]
	uint8_t addr = 0;
 8002508:	2300      	movs	r3, #0
 800250a:	73fb      	strb	r3, [r7, #15]
	if(source==ETHERNET)
 800250c:	78fb      	ldrb	r3, [r7, #3]
 800250e:	2b01      	cmp	r3, #1
 8002510:	d103      	bne.n	800251a <CheckMbAddr+0x1e>
	{
		addr =  *(request+6);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	799b      	ldrb	r3, [r3, #6]
 8002516:	73fb      	strb	r3, [r7, #15]
 8002518:	e005      	b.n	8002526 <CheckMbAddr+0x2a>
	}
	else if(source==RS485)
 800251a:	78fb      	ldrb	r3, [r7, #3]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d102      	bne.n	8002526 <CheckMbAddr+0x2a>
	{
		addr =  *(request);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	73fb      	strb	r3, [r7, #15]
	}
	return addr == settings.retain.mb_addr;
 8002526:	7bfb      	ldrb	r3, [r7, #15]
 8002528:	b29a      	uxth	r2, r3
 800252a:	4b06      	ldr	r3, [pc, #24]	; (8002544 <CheckMbAddr+0x48>)
 800252c:	891b      	ldrh	r3, [r3, #8]
 800252e:	429a      	cmp	r2, r3
 8002530:	bf0c      	ite	eq
 8002532:	2301      	moveq	r3, #1
 8002534:	2300      	movne	r3, #0
 8002536:	b2db      	uxtb	r3, r3
}
 8002538:	4618      	mov	r0, r3
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	2000704c 	.word	0x2000704c

08002548 <IsCorrectMbCommand>:

//   
static uint8_t IsCorrectMbCommand(uint8_t *request,ModbusSource source)
{
 8002548:	b480      	push	{r7}
 800254a:	b085      	sub	sp, #20
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	460b      	mov	r3, r1
 8002552:	70fb      	strb	r3, [r7, #3]
	uint8_t cmd = 0;
 8002554:	2300      	movs	r3, #0
 8002556:	73fb      	strb	r3, [r7, #15]
	if(source==ETHERNET)
 8002558:	78fb      	ldrb	r3, [r7, #3]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d103      	bne.n	8002566 <IsCorrectMbCommand+0x1e>
	{
		cmd = *(request+7);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	79db      	ldrb	r3, [r3, #7]
 8002562:	73fb      	strb	r3, [r7, #15]
 8002564:	e005      	b.n	8002572 <IsCorrectMbCommand+0x2a>
	}
	else if(source==RS485)
 8002566:	78fb      	ldrb	r3, [r7, #3]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d102      	bne.n	8002572 <IsCorrectMbCommand+0x2a>
	{
		cmd = *(request+1);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	785b      	ldrb	r3, [r3, #1]
 8002570:	73fb      	strb	r3, [r7, #15]
	}
	/*
	 *   1,    , 0 -  
	 * cmd -  
	 * */
	switch (cmd) {
 8002572:	7bfb      	ldrb	r3, [r7, #15]
 8002574:	2b10      	cmp	r3, #16
 8002576:	bf8c      	ite	hi
 8002578:	2201      	movhi	r2, #1
 800257a:	2200      	movls	r2, #0
 800257c:	b2d2      	uxtb	r2, r2
 800257e:	2a00      	cmp	r2, #0
 8002580:	d10c      	bne.n	800259c <IsCorrectMbCommand+0x54>
 8002582:	2201      	movs	r2, #1
 8002584:	409a      	lsls	r2, r3
 8002586:	4b09      	ldr	r3, [pc, #36]	; (80025ac <IsCorrectMbCommand+0x64>)
 8002588:	4013      	ands	r3, r2
 800258a:	2b00      	cmp	r3, #0
 800258c:	bf14      	ite	ne
 800258e:	2301      	movne	r3, #1
 8002590:	2300      	moveq	r3, #0
 8002592:	b2db      	uxtb	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <IsCorrectMbCommand+0x54>
		case 3:
		case 4:
		case 6:
		//case 5:
        case 16:
            return 1;
 8002598:	2301      	movs	r3, #1
 800259a:	e000      	b.n	800259e <IsCorrectMbCommand+0x56>
		default:
			return 0;
 800259c:	2300      	movs	r3, #0
	}
}
 800259e:	4618      	mov	r0, r3
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	00010058 	.word	0x00010058

080025b0 <SetInvalidCommand>:

//   
static int SetInvalidCommand(uint8_t *request, uint8_t *answer, uint8_t code, ModbusSource source)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b086      	sub	sp, #24
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	4611      	mov	r1, r2
 80025bc:	461a      	mov	r2, r3
 80025be:	460b      	mov	r3, r1
 80025c0:	71fb      	strb	r3, [r7, #7]
 80025c2:	4613      	mov	r3, r2
 80025c4:	71bb      	strb	r3, [r7, #6]
	uint8_t func_code = source ? *(request+1) : *(request+1);
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	785b      	ldrb	r3, [r3, #1]
 80025ca:	75fb      	strb	r3, [r7, #23]
	func_code = set_bit(func_code, 7);
 80025cc:	7dfb      	ldrb	r3, [r7, #23]
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	2107      	movs	r1, #7
 80025d2:	4618      	mov	r0, r3
 80025d4:	f7fe f8ba 	bl	800074c <set_bit>
 80025d8:	4603      	mov	r3, r0
 80025da:	75fb      	strb	r3, [r7, #23]
	if(source==RS485)
 80025dc:	79bb      	ldrb	r3, [r7, #6]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d11d      	bne.n	800261e <SetInvalidCommand+0x6e>
	{
		uint8_t check_sum[2]={0};//     
 80025e2:	2300      	movs	r3, #0
 80025e4:	82bb      	strh	r3, [r7, #20]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	781a      	ldrb	r2, [r3, #0]
		memcpy(answer,request,1);
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	701a      	strb	r2, [r3, #0]
		*(answer+1) = func_code;//    
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	3301      	adds	r3, #1
 80025f2:	7dfa      	ldrb	r2, [r7, #23]
 80025f4:	701a      	strb	r2, [r3, #0]
		*(answer+2) = code;//    
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	3302      	adds	r3, #2
 80025fa:	79fa      	ldrb	r2, [r7, #7]
 80025fc:	701a      	strb	r2, [r3, #0]
		CRC16_CALC(answer,check_sum,3);
 80025fe:	f107 0314 	add.w	r3, r7, #20
 8002602:	2203      	movs	r2, #3
 8002604:	4619      	mov	r1, r3
 8002606:	68b8      	ldr	r0, [r7, #8]
 8002608:	f000 f832 	bl	8002670 <CRC16_CALC>
		*(answer+3) = check_sum[0];
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	3303      	adds	r3, #3
 8002610:	7d3a      	ldrb	r2, [r7, #20]
 8002612:	701a      	strb	r2, [r3, #0]
		*(answer+4) = check_sum[1];
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	3304      	adds	r3, #4
 8002618:	7d7a      	ldrb	r2, [r7, #21]
 800261a:	701a      	strb	r2, [r3, #0]
 800261c:	e01c      	b.n	8002658 <SetInvalidCommand+0xa8>
	}
	else if(source==ETHERNET)
 800261e:	79bb      	ldrb	r3, [r7, #6]
 8002620:	2b01      	cmp	r3, #1
 8002622:	d119      	bne.n	8002658 <SetInvalidCommand+0xa8>
	{
		memcpy(answer,request,8);
 8002624:	2208      	movs	r2, #8
 8002626:	68f9      	ldr	r1, [r7, #12]
 8002628:	68b8      	ldr	r0, [r7, #8]
 800262a:	f019 f923 	bl	801b874 <memcpy>
		*(answer+4) = 0;
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	3304      	adds	r3, #4
 8002632:	2200      	movs	r2, #0
 8002634:	701a      	strb	r2, [r3, #0]
		*(answer+5) = 3;
 8002636:	68bb      	ldr	r3, [r7, #8]
 8002638:	3305      	adds	r3, #5
 800263a:	2203      	movs	r2, #3
 800263c:	701a      	strb	r2, [r3, #0]
		*(answer+7) |= 128;
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	3307      	adds	r3, #7
 8002642:	781a      	ldrb	r2, [r3, #0]
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	3307      	adds	r3, #7
 8002648:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800264c:	b2d2      	uxtb	r2, r2
 800264e:	701a      	strb	r2, [r3, #0]
		*(answer+8) = code;
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	3308      	adds	r3, #8
 8002654:	79fa      	ldrb	r2, [r7, #7]
 8002656:	701a      	strb	r2, [r3, #0]
	}

	uint8_t len = source==RS485 ? 5 : 9;
 8002658:	79bb      	ldrb	r3, [r7, #6]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <SetInvalidCommand+0xb2>
 800265e:	2305      	movs	r3, #5
 8002660:	e000      	b.n	8002664 <SetInvalidCommand+0xb4>
 8002662:	2309      	movs	r3, #9
 8002664:	75bb      	strb	r3, [r7, #22]
	return len;
 8002666:	7dbb      	ldrb	r3, [r7, #22]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <CRC16_CALC>:

static void CRC16_CALC(uint8_t* arr, uint8_t* checkSum, uint8_t messageLength)
{
 8002670:	b480      	push	{r7}
 8002672:	b089      	sub	sp, #36	; 0x24
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	4613      	mov	r3, r2
 800267c:	71fb      	strb	r3, [r7, #7]
	/*   
		 * arr -    ,     CRC
		 * checkSum -     2 ,    CRC
		 * messageLength - - ,     CRC	 *
		 * */
		uint16_t reg = 0xFFFF;
 800267e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002682:	83fb      	strh	r3, [r7, #30]
		uint16_t polinom = 0xA001;
 8002684:	f24a 0301 	movw	r3, #40961	; 0xa001
 8002688:	827b      	strh	r3, [r7, #18]
		for(int i=0;i < messageLength;i++)
 800268a:	2300      	movs	r3, #0
 800268c:	61bb      	str	r3, [r7, #24]
 800268e:	e023      	b.n	80026d8 <CRC16_CALC+0x68>
		{
			reg^=*(arr+i);
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	4413      	add	r3, r2
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	b29a      	uxth	r2, r3
 800269a:	8bfb      	ldrh	r3, [r7, #30]
 800269c:	4053      	eors	r3, r2
 800269e:	83fb      	strh	r3, [r7, #30]
			for (int j = 0; j < 8; j++)
 80026a0:	2300      	movs	r3, #0
 80026a2:	617b      	str	r3, [r7, #20]
 80026a4:	e012      	b.n	80026cc <CRC16_CALC+0x5c>
			{
				if ((reg&1)==1) {
 80026a6:	8bfb      	ldrh	r3, [r7, #30]
 80026a8:	f003 0301 	and.w	r3, r3, #1
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d007      	beq.n	80026c0 <CRC16_CALC+0x50>
					reg>>=1;
 80026b0:	8bfb      	ldrh	r3, [r7, #30]
 80026b2:	085b      	lsrs	r3, r3, #1
 80026b4:	83fb      	strh	r3, [r7, #30]
					reg^=polinom;
 80026b6:	8bfa      	ldrh	r2, [r7, #30]
 80026b8:	8a7b      	ldrh	r3, [r7, #18]
 80026ba:	4053      	eors	r3, r2
 80026bc:	83fb      	strh	r3, [r7, #30]
 80026be:	e002      	b.n	80026c6 <CRC16_CALC+0x56>
				}
				else reg>>=1;
 80026c0:	8bfb      	ldrh	r3, [r7, #30]
 80026c2:	085b      	lsrs	r3, r3, #1
 80026c4:	83fb      	strh	r3, [r7, #30]
			for (int j = 0; j < 8; j++)
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	3301      	adds	r3, #1
 80026ca:	617b      	str	r3, [r7, #20]
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	2b07      	cmp	r3, #7
 80026d0:	dde9      	ble.n	80026a6 <CRC16_CALC+0x36>
		for(int i=0;i < messageLength;i++)
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	3301      	adds	r3, #1
 80026d6:	61bb      	str	r3, [r7, #24]
 80026d8:	79fb      	ldrb	r3, [r7, #7]
 80026da:	69ba      	ldr	r2, [r7, #24]
 80026dc:	429a      	cmp	r2, r3
 80026de:	dbd7      	blt.n	8002690 <CRC16_CALC+0x20>
			}
		}
		*(checkSum+1)=(uint8_t)(reg>>8);
 80026e0:	8bfb      	ldrh	r3, [r7, #30]
 80026e2:	0a1b      	lsrs	r3, r3, #8
 80026e4:	b29a      	uxth	r2, r3
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	3301      	adds	r3, #1
 80026ea:	b2d2      	uxtb	r2, r2
 80026ec:	701a      	strb	r2, [r3, #0]
		*checkSum = (uint8_t)(reg & 0x00FF);
 80026ee:	8bfb      	ldrh	r3, [r7, #30]
 80026f0:	b2da      	uxtb	r2, r3
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	701a      	strb	r2, [r3, #0]
}
 80026f6:	bf00      	nop
 80026f8:	3724      	adds	r7, #36	; 0x24
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <CheckCrc>:

//   
static uint8_t CheckCrc(uint8_t* request_pointer,int request_length, ModbusSource source)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b086      	sub	sp, #24
 8002706:	af00      	add	r7, sp, #0
 8002708:	60f8      	str	r0, [r7, #12]
 800270a:	60b9      	str	r1, [r7, #8]
 800270c:	4613      	mov	r3, r2
 800270e:	71fb      	strb	r3, [r7, #7]
	if(source==ETHERNET)return 1;
 8002710:	79fb      	ldrb	r3, [r7, #7]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d101      	bne.n	800271a <CheckCrc+0x18>
 8002716:	2301      	movs	r3, #1
 8002718:	e024      	b.n	8002764 <CheckCrc+0x62>
	uint8_t check_sum[2]={0};//     
 800271a:	2300      	movs	r3, #0
 800271c:	82bb      	strh	r3, [r7, #20]
	if(request_length<4)return 0;
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	2b03      	cmp	r3, #3
 8002722:	dc01      	bgt.n	8002728 <CheckCrc+0x26>
 8002724:	2300      	movs	r3, #0
 8002726:	e01d      	b.n	8002764 <CheckCrc+0x62>
	CRC16_CALC(request_pointer, check_sum, request_length-2);
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	b2db      	uxtb	r3, r3
 800272c:	3b02      	subs	r3, #2
 800272e:	b2da      	uxtb	r2, r3
 8002730:	f107 0314 	add.w	r3, r7, #20
 8002734:	4619      	mov	r1, r3
 8002736:	68f8      	ldr	r0, [r7, #12]
 8002738:	f7ff ff9a 	bl	8002670 <CRC16_CALC>
	return request_pointer[request_length-2]==check_sum[0] && request_pointer[request_length-1]==check_sum[1];
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	3b02      	subs	r3, #2
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	4413      	add	r3, r2
 8002744:	781a      	ldrb	r2, [r3, #0]
 8002746:	7d3b      	ldrb	r3, [r7, #20]
 8002748:	429a      	cmp	r2, r3
 800274a:	d109      	bne.n	8002760 <CheckCrc+0x5e>
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	3b01      	subs	r3, #1
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	4413      	add	r3, r2
 8002754:	781a      	ldrb	r2, [r3, #0]
 8002756:	7d7b      	ldrb	r3, [r7, #21]
 8002758:	429a      	cmp	r2, r3
 800275a:	d101      	bne.n	8002760 <CheckCrc+0x5e>
 800275c:	2301      	movs	r3, #1
 800275e:	e000      	b.n	8002762 <CheckCrc+0x60>
 8002760:	2300      	movs	r3, #0
 8002762:	b2db      	uxtb	r3, r3
}
 8002764:	4618      	mov	r0, r3
 8002766:	3718      	adds	r7, #24
 8002768:	46bd      	mov	sp, r7
 800276a:	bd80      	pop	{r7, pc}

0800276c <GetModbusAnswer>:

// - ,    
static int GetModbusAnswer(uint8_t* request, uint8_t* answer, ModbusSource source)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b088      	sub	sp, #32
 8002770:	af02      	add	r7, sp, #8
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	4613      	mov	r3, r2
 8002778:	71fb      	strb	r3, [r7, #7]
	uint8_t func_code = source==RS485 ? *(request+1) : *(request+7);
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d102      	bne.n	8002786 <GetModbusAnswer+0x1a>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	785b      	ldrb	r3, [r3, #1]
 8002784:	e001      	b.n	800278a <GetModbusAnswer+0x1e>
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	79db      	ldrb	r3, [r3, #7]
 800278a:	75fb      	strb	r3, [r7, #23]

	switch (func_code) {
 800278c:	7dfb      	ldrb	r3, [r7, #23]
 800278e:	3b03      	subs	r3, #3
 8002790:	2b0d      	cmp	r3, #13
 8002792:	d849      	bhi.n	8002828 <GetModbusAnswer+0xbc>
 8002794:	a201      	add	r2, pc, #4	; (adr r2, 800279c <GetModbusAnswer+0x30>)
 8002796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800279a:	bf00      	nop
 800279c:	080027d5 	.word	0x080027d5
 80027a0:	080027ef 	.word	0x080027ef
 80027a4:	08002829 	.word	0x08002829
 80027a8:	08002809 	.word	0x08002809
 80027ac:	08002829 	.word	0x08002829
 80027b0:	08002829 	.word	0x08002829
 80027b4:	08002829 	.word	0x08002829
 80027b8:	08002829 	.word	0x08002829
 80027bc:	08002829 	.word	0x08002829
 80027c0:	08002829 	.word	0x08002829
 80027c4:	08002829 	.word	0x08002829
 80027c8:	08002829 	.word	0x08002829
 80027cc:	08002829 	.word	0x08002829
 80027d0:	08002819 	.word	0x08002819
		case READ_HOLDING_REGS:
			return ReadRegisters(request, answer, holding_pointer, holding_size, source);
 80027d4:	4b17      	ldr	r3, [pc, #92]	; (8002834 <GetModbusAnswer+0xc8>)
 80027d6:	681a      	ldr	r2, [r3, #0]
 80027d8:	4b17      	ldr	r3, [pc, #92]	; (8002838 <GetModbusAnswer+0xcc>)
 80027da:	8819      	ldrh	r1, [r3, #0]
 80027dc:	79fb      	ldrb	r3, [r7, #7]
 80027de:	9300      	str	r3, [sp, #0]
 80027e0:	460b      	mov	r3, r1
 80027e2:	68b9      	ldr	r1, [r7, #8]
 80027e4:	68f8      	ldr	r0, [r7, #12]
 80027e6:	f000 f831 	bl	800284c <ReadRegisters>
 80027ea:	4603      	mov	r3, r0
 80027ec:	e01e      	b.n	800282c <GetModbusAnswer+0xc0>
		case READ_INPUT_REGS:
			return ReadRegisters(request, answer, reading_pointer, reading_size, source);
 80027ee:	4b13      	ldr	r3, [pc, #76]	; (800283c <GetModbusAnswer+0xd0>)
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	4b13      	ldr	r3, [pc, #76]	; (8002840 <GetModbusAnswer+0xd4>)
 80027f4:	8819      	ldrh	r1, [r3, #0]
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	9300      	str	r3, [sp, #0]
 80027fa:	460b      	mov	r3, r1
 80027fc:	68b9      	ldr	r1, [r7, #8]
 80027fe:	68f8      	ldr	r0, [r7, #12]
 8002800:	f000 f824 	bl	800284c <ReadRegisters>
 8002804:	4603      	mov	r3, r0
 8002806:	e011      	b.n	800282c <GetModbusAnswer+0xc0>
		case WRITE_SINGLE_REG:
			return WriteToHoldings(request, answer, source, &WriteSingleRegister);
 8002808:	79fa      	ldrb	r2, [r7, #7]
 800280a:	4b0e      	ldr	r3, [pc, #56]	; (8002844 <GetModbusAnswer+0xd8>)
 800280c:	68b9      	ldr	r1, [r7, #8]
 800280e:	68f8      	ldr	r0, [r7, #12]
 8002810:	f000 f9dc 	bl	8002bcc <WriteToHoldings>
 8002814:	4603      	mov	r3, r0
 8002816:	e009      	b.n	800282c <GetModbusAnswer+0xc0>
		case WRITE_MULTIPLY_REGS:
			return WriteToHoldings(request, answer, source, &WrieMultiplyRegisters);
 8002818:	79fa      	ldrb	r2, [r7, #7]
 800281a:	4b0b      	ldr	r3, [pc, #44]	; (8002848 <GetModbusAnswer+0xdc>)
 800281c:	68b9      	ldr	r1, [r7, #8]
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f000 f9d4 	bl	8002bcc <WriteToHoldings>
 8002824:	4603      	mov	r3, r0
 8002826:	e001      	b.n	800282c <GetModbusAnswer+0xc0>
		default:
			break;
 8002828:	bf00      	nop
	}
	return 0;
 800282a:	2300      	movs	r3, #0
}
 800282c:	4618      	mov	r0, r3
 800282e:	3718      	adds	r7, #24
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	200004a0 	.word	0x200004a0
 8002838:	200004a8 	.word	0x200004a8
 800283c:	200004a4 	.word	0x200004a4
 8002840:	200004aa 	.word	0x200004aa
 8002844:	08002a2d 	.word	0x08002a2d
 8002848:	08002ad1 	.word	0x08002ad1

0800284c <ReadRegisters>:

//-     memory_pointer  memory_size
static int ReadRegisters(uint8_t *request, uint8_t *answer, uint16_t *memory_pointer, uint16_t memory_size, ModbusSource source)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b088      	sub	sp, #32
 8002850:	af00      	add	r7, sp, #0
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	60b9      	str	r1, [r7, #8]
 8002856:	607a      	str	r2, [r7, #4]
 8002858:	807b      	strh	r3, [r7, #2]
	uint16_t  maxAddr = memory_size-1;
 800285a:	887b      	ldrh	r3, [r7, #2]
 800285c:	3b01      	subs	r3, #1
 800285e:	83fb      	strh	r3, [r7, #30]
	uint16_t start_reg = GetWordFromBytes(request,source==RS485?2:8);
 8002860:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002864:	2b00      	cmp	r3, #0
 8002866:	d101      	bne.n	800286c <ReadRegisters+0x20>
 8002868:	2302      	movs	r3, #2
 800286a:	e000      	b.n	800286e <ReadRegisters+0x22>
 800286c:	2308      	movs	r3, #8
 800286e:	4619      	mov	r1, r3
 8002870:	68f8      	ldr	r0, [r7, #12]
 8002872:	f000 f882 	bl	800297a <GetWordFromBytes>
 8002876:	4603      	mov	r3, r0
 8002878:	83bb      	strh	r3, [r7, #28]
	uint16_t reg_count = GetWordFromBytes(request,source==RS485?4:10);
 800287a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <ReadRegisters+0x3a>
 8002882:	2304      	movs	r3, #4
 8002884:	e000      	b.n	8002888 <ReadRegisters+0x3c>
 8002886:	230a      	movs	r3, #10
 8002888:	4619      	mov	r1, r3
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f000 f875 	bl	800297a <GetWordFromBytes>
 8002890:	4603      	mov	r3, r0
 8002892:	837b      	strh	r3, [r7, #26]
	if((start_reg+reg_count-1)>maxAddr)return SetInvalidCommand(request, answer, 2, source); //  
 8002894:	8bba      	ldrh	r2, [r7, #28]
 8002896:	8b7b      	ldrh	r3, [r7, #26]
 8002898:	4413      	add	r3, r2
 800289a:	1e5a      	subs	r2, r3, #1
 800289c:	8bfb      	ldrh	r3, [r7, #30]
 800289e:	429a      	cmp	r2, r3
 80028a0:	dd08      	ble.n	80028b4 <ReadRegisters+0x68>
 80028a2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80028a6:	2202      	movs	r2, #2
 80028a8:	68b9      	ldr	r1, [r7, #8]
 80028aa:	68f8      	ldr	r0, [r7, #12]
 80028ac:	f7ff fe80 	bl	80025b0 <SetInvalidCommand>
 80028b0:	4603      	mov	r3, r0
 80028b2:	e05e      	b.n	8002972 <ReadRegisters+0x126>
	if(source==ETHERNET)
 80028b4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d124      	bne.n	8002906 <ReadRegisters+0xba>
	{
		memcpy(answer,request,8);
 80028bc:	2208      	movs	r2, #8
 80028be:	68f9      	ldr	r1, [r7, #12]
 80028c0:	68b8      	ldr	r0, [r7, #8]
 80028c2:	f018 ffd7 	bl	801b874 <memcpy>
		InsertWordToMemory(reg_count*2+3, answer+4);// 
 80028c6:	8b7b      	ldrh	r3, [r7, #26]
 80028c8:	005b      	lsls	r3, r3, #1
 80028ca:	b29b      	uxth	r3, r3
 80028cc:	3303      	adds	r3, #3
 80028ce:	b29a      	uxth	r2, r3
 80028d0:	68bb      	ldr	r3, [r7, #8]
 80028d2:	3304      	adds	r3, #4
 80028d4:	4619      	mov	r1, r3
 80028d6:	4610      	mov	r0, r2
 80028d8:	f000 f86a 	bl	80029b0 <InsertWordToMemory>
		*(answer+8) = reg_count*2;//  
 80028dc:	8b7b      	ldrh	r3, [r7, #26]
 80028de:	b2da      	uxtb	r2, r3
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	3308      	adds	r3, #8
 80028e4:	0052      	lsls	r2, r2, #1
 80028e6:	b2d2      	uxtb	r2, r2
 80028e8:	701a      	strb	r2, [r3, #0]
		InsertWordsToMemory(memory_pointer+start_reg,answer+9,reg_count);
 80028ea:	8bbb      	ldrh	r3, [r7, #28]
 80028ec:	005b      	lsls	r3, r3, #1
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	18d0      	adds	r0, r2, r3
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	3309      	adds	r3, #9
 80028f6:	8b7a      	ldrh	r2, [r7, #26]
 80028f8:	4619      	mov	r1, r3
 80028fa:	f000 f869 	bl	80029d0 <InsertWordsToMemory>
		return 9+reg_count*2;
 80028fe:	8b7b      	ldrh	r3, [r7, #26]
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	3309      	adds	r3, #9
 8002904:	e035      	b.n	8002972 <ReadRegisters+0x126>
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	881b      	ldrh	r3, [r3, #0]
 800290a:	b29a      	uxth	r2, r3
	}
	else
	{
		memcpy(answer,request,2);
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	801a      	strh	r2, [r3, #0]
		*(answer+2) = reg_count*2;//  
 8002910:	8b7b      	ldrh	r3, [r7, #26]
 8002912:	b2da      	uxtb	r2, r3
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	3302      	adds	r3, #2
 8002918:	0052      	lsls	r2, r2, #1
 800291a:	b2d2      	uxtb	r2, r2
 800291c:	701a      	strb	r2, [r3, #0]
		InsertWordsToMemory(memory_pointer+start_reg,answer+3,reg_count);//
 800291e:	8bbb      	ldrh	r3, [r7, #28]
 8002920:	005b      	lsls	r3, r3, #1
 8002922:	687a      	ldr	r2, [r7, #4]
 8002924:	18d0      	adds	r0, r2, r3
 8002926:	68bb      	ldr	r3, [r7, #8]
 8002928:	3303      	adds	r3, #3
 800292a:	8b7a      	ldrh	r2, [r7, #26]
 800292c:	4619      	mov	r1, r3
 800292e:	f000 f84f 	bl	80029d0 <InsertWordsToMemory>
		uint8_t check_sum[2]={0};//     
 8002932:	2300      	movs	r3, #0
 8002934:	823b      	strh	r3, [r7, #16]
		CRC16_CALC(answer,check_sum,3+reg_count*2);
 8002936:	8b7b      	ldrh	r3, [r7, #26]
 8002938:	b2db      	uxtb	r3, r3
 800293a:	005b      	lsls	r3, r3, #1
 800293c:	b2db      	uxtb	r3, r3
 800293e:	3303      	adds	r3, #3
 8002940:	b2da      	uxtb	r2, r3
 8002942:	f107 0310 	add.w	r3, r7, #16
 8002946:	4619      	mov	r1, r3
 8002948:	68b8      	ldr	r0, [r7, #8]
 800294a:	f7ff fe91 	bl	8002670 <CRC16_CALC>
		int offset = 3+reg_count*2;
 800294e:	8b7b      	ldrh	r3, [r7, #26]
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	3303      	adds	r3, #3
 8002954:	617b      	str	r3, [r7, #20]
		*(answer+offset)=check_sum[0];
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	68ba      	ldr	r2, [r7, #8]
 800295a:	4413      	add	r3, r2
 800295c:	7c3a      	ldrb	r2, [r7, #16]
 800295e:	701a      	strb	r2, [r3, #0]
		*(answer+offset+1)=check_sum[1];
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	3301      	adds	r3, #1
 8002964:	68ba      	ldr	r2, [r7, #8]
 8002966:	4413      	add	r3, r2
 8002968:	7c7a      	ldrb	r2, [r7, #17]
 800296a:	701a      	strb	r2, [r3, #0]
		return 5+reg_count*2;
 800296c:	8b7b      	ldrh	r3, [r7, #26]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	3305      	adds	r3, #5

	}
	return 0;
}
 8002972:	4618      	mov	r0, r3
 8002974:	3720      	adds	r7, #32
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <GetWordFromBytes>:

static uint16_t GetWordFromBytes(uint8_t *arr, uint8_t pos)
{
 800297a:	b480      	push	{r7}
 800297c:	b083      	sub	sp, #12
 800297e:	af00      	add	r7, sp, #0
 8002980:	6078      	str	r0, [r7, #4]
 8002982:	460b      	mov	r3, r1
 8002984:	70fb      	strb	r3, [r7, #3]
	/* 16    2x ,   
	 * arr -     ,     word
	 * pos -     
	 *
	 * */
	return (((uint16_t)(*(arr+pos)))<<8) + (uint16_t)(*(arr + pos+1));
 8002986:	78fb      	ldrb	r3, [r7, #3]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	4413      	add	r3, r2
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	b29b      	uxth	r3, r3
 8002990:	021b      	lsls	r3, r3, #8
 8002992:	b29a      	uxth	r2, r3
 8002994:	78fb      	ldrb	r3, [r7, #3]
 8002996:	3301      	adds	r3, #1
 8002998:	6879      	ldr	r1, [r7, #4]
 800299a:	440b      	add	r3, r1
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	b29b      	uxth	r3, r3
 80029a0:	4413      	add	r3, r2
 80029a2:	b29b      	uxth	r3, r3
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	370c      	adds	r7, #12
 80029a8:	46bd      	mov	sp, r7
 80029aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ae:	4770      	bx	lr

080029b0 <InsertWordToMemory>:

static void InsertWordToMemory(uint16_t value, uint8_t* memory)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	6039      	str	r1, [r7, #0]
 80029ba:	80fb      	strh	r3, [r7, #6]
    InsertWordsToMemory(&value,memory,1);
 80029bc:	1dbb      	adds	r3, r7, #6
 80029be:	2201      	movs	r2, #1
 80029c0:	6839      	ldr	r1, [r7, #0]
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 f804 	bl	80029d0 <InsertWordsToMemory>
}
 80029c8:	bf00      	nop
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <InsertWordsToMemory>:

static void InsertWordsToMemory(uint16_t *source, uint8_t * destination, uint16_t count)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b087      	sub	sp, #28
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	4613      	mov	r3, r2
 80029dc:	80fb      	strh	r3, [r7, #6]
    int i = 0;
 80029de:	2300      	movs	r3, #0
 80029e0:	617b      	str	r3, [r7, #20]
    for(i=0;i<count*2;i+=2)
 80029e2:	2300      	movs	r3, #0
 80029e4:	617b      	str	r3, [r7, #20]
 80029e6:	e014      	b.n	8002a12 <InsertWordsToMemory+0x42>
    {
        *(destination+i+1)=*((uint8_t*)source+i);
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	68fa      	ldr	r2, [r7, #12]
 80029ec:	441a      	add	r2, r3
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	3301      	adds	r3, #1
 80029f2:	68b9      	ldr	r1, [r7, #8]
 80029f4:	440b      	add	r3, r1
 80029f6:	7812      	ldrb	r2, [r2, #0]
 80029f8:	701a      	strb	r2, [r3, #0]
        *(destination+i)=*((uint8_t*)source+i+1);
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	3301      	adds	r3, #1
 80029fe:	68fa      	ldr	r2, [r7, #12]
 8002a00:	441a      	add	r2, r3
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	68b9      	ldr	r1, [r7, #8]
 8002a06:	440b      	add	r3, r1
 8002a08:	7812      	ldrb	r2, [r2, #0]
 8002a0a:	701a      	strb	r2, [r3, #0]
    for(i=0;i<count*2;i+=2)
 8002a0c:	697b      	ldr	r3, [r7, #20]
 8002a0e:	3302      	adds	r3, #2
 8002a10:	617b      	str	r3, [r7, #20]
 8002a12:	88fb      	ldrh	r3, [r7, #6]
 8002a14:	005b      	lsls	r3, r3, #1
 8002a16:	697a      	ldr	r2, [r7, #20]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	dbe5      	blt.n	80029e8 <InsertWordsToMemory+0x18>
    }
}
 8002a1c:	bf00      	nop
 8002a1e:	bf00      	nop
 8002a20:	371c      	adds	r7, #28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
	...

08002a2c <WriteSingleRegister>:


static int WriteSingleRegister(uint8_t* request, uint8_t* answer, ModbusSource source)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b086      	sub	sp, #24
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	4613      	mov	r3, r2
 8002a38:	71fb      	strb	r3, [r7, #7]
    uint16_t  maxAddr = holding_size-1;
 8002a3a:	4b23      	ldr	r3, [pc, #140]	; (8002ac8 <WriteSingleRegister+0x9c>)
 8002a3c:	881b      	ldrh	r3, [r3, #0]
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	82fb      	strh	r3, [r7, #22]
    uint16_t addr = GetWordFromBytes(request,source==RS485?2:8);
 8002a42:	79fb      	ldrb	r3, [r7, #7]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d101      	bne.n	8002a4c <WriteSingleRegister+0x20>
 8002a48:	2302      	movs	r3, #2
 8002a4a:	e000      	b.n	8002a4e <WriteSingleRegister+0x22>
 8002a4c:	2308      	movs	r3, #8
 8002a4e:	4619      	mov	r1, r3
 8002a50:	68f8      	ldr	r0, [r7, #12]
 8002a52:	f7ff ff92 	bl	800297a <GetWordFromBytes>
 8002a56:	4603      	mov	r3, r0
 8002a58:	82bb      	strh	r3, [r7, #20]
    if(addr>maxAddr)return SetInvalidCommand(request, answer, 2, source); //  
 8002a5a:	8aba      	ldrh	r2, [r7, #20]
 8002a5c:	8afb      	ldrh	r3, [r7, #22]
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d907      	bls.n	8002a72 <WriteSingleRegister+0x46>
 8002a62:	79fb      	ldrb	r3, [r7, #7]
 8002a64:	2202      	movs	r2, #2
 8002a66:	68b9      	ldr	r1, [r7, #8]
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f7ff fda1 	bl	80025b0 <SetInvalidCommand>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	e026      	b.n	8002ac0 <WriteSingleRegister+0x94>
    //  ,      
    if(source==ETHERNET)
 8002a72:	79fb      	ldrb	r3, [r7, #7]
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d112      	bne.n	8002a9e <WriteSingleRegister+0x72>
    {
    	InsertWordsToMemory((uint16_t*)(request+10), ((uint8_t*)holding_pointer)+addr*2,1);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f103 000a 	add.w	r0, r3, #10
 8002a7e:	4b13      	ldr	r3, [pc, #76]	; (8002acc <WriteSingleRegister+0xa0>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	8aba      	ldrh	r2, [r7, #20]
 8002a84:	0052      	lsls	r2, r2, #1
 8002a86:	4413      	add	r3, r2
 8002a88:	2201      	movs	r2, #1
 8002a8a:	4619      	mov	r1, r3
 8002a8c:	f7ff ffa0 	bl	80029d0 <InsertWordsToMemory>
    	memcpy(answer, request,12);
 8002a90:	220c      	movs	r2, #12
 8002a92:	68f9      	ldr	r1, [r7, #12]
 8002a94:	68b8      	ldr	r0, [r7, #8]
 8002a96:	f018 feed 	bl	801b874 <memcpy>
    	return 12;
 8002a9a:	230c      	movs	r3, #12
 8002a9c:	e010      	b.n	8002ac0 <WriteSingleRegister+0x94>
    }
    else
    {
    	InsertWordsToMemory((uint16_t*)(request+4), ((uint8_t*)holding_pointer)+addr*2,1);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	1d18      	adds	r0, r3, #4
 8002aa2:	4b0a      	ldr	r3, [pc, #40]	; (8002acc <WriteSingleRegister+0xa0>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	8aba      	ldrh	r2, [r7, #20]
 8002aa8:	0052      	lsls	r2, r2, #1
 8002aaa:	4413      	add	r3, r2
 8002aac:	2201      	movs	r2, #1
 8002aae:	4619      	mov	r1, r3
 8002ab0:	f7ff ff8e 	bl	80029d0 <InsertWordsToMemory>
    	memcpy(answer, request,8);
 8002ab4:	2208      	movs	r2, #8
 8002ab6:	68f9      	ldr	r1, [r7, #12]
 8002ab8:	68b8      	ldr	r0, [r7, #8]
 8002aba:	f018 fedb 	bl	801b874 <memcpy>
    	return 8;
 8002abe:	2308      	movs	r3, #8
    }
    settingsSaveFRAM();
    return 0;
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3718      	adds	r7, #24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	200004a8 	.word	0x200004a8
 8002acc:	200004a0 	.word	0x200004a0

08002ad0 <WrieMultiplyRegisters>:

static int WrieMultiplyRegisters(uint8_t* request, uint8_t* answer,ModbusSource source)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b086      	sub	sp, #24
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	4613      	mov	r3, r2
 8002adc:	71fb      	strb	r3, [r7, #7]
	uint16_t  maxAddr = holding_size-1;
 8002ade:	4b39      	ldr	r3, [pc, #228]	; (8002bc4 <WrieMultiplyRegisters+0xf4>)
 8002ae0:	881b      	ldrh	r3, [r3, #0]
 8002ae2:	3b01      	subs	r3, #1
 8002ae4:	82fb      	strh	r3, [r7, #22]
	uint16_t start_reg = GetWordFromBytes(request,source==RS485?2:8);
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d101      	bne.n	8002af0 <WrieMultiplyRegisters+0x20>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e000      	b.n	8002af2 <WrieMultiplyRegisters+0x22>
 8002af0:	2308      	movs	r3, #8
 8002af2:	4619      	mov	r1, r3
 8002af4:	68f8      	ldr	r0, [r7, #12]
 8002af6:	f7ff ff40 	bl	800297a <GetWordFromBytes>
 8002afa:	4603      	mov	r3, r0
 8002afc:	82bb      	strh	r3, [r7, #20]
	uint16_t reg_count = GetWordFromBytes(request,source==RS485?4:10);
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <WrieMultiplyRegisters+0x38>
 8002b04:	2304      	movs	r3, #4
 8002b06:	e000      	b.n	8002b0a <WrieMultiplyRegisters+0x3a>
 8002b08:	230a      	movs	r3, #10
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	68f8      	ldr	r0, [r7, #12]
 8002b0e:	f7ff ff34 	bl	800297a <GetWordFromBytes>
 8002b12:	4603      	mov	r3, r0
 8002b14:	827b      	strh	r3, [r7, #18]
    if((start_reg+reg_count-1)>maxAddr)return SetInvalidCommand(request, answer, 2, source); //  
 8002b16:	8aba      	ldrh	r2, [r7, #20]
 8002b18:	8a7b      	ldrh	r3, [r7, #18]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	1e5a      	subs	r2, r3, #1
 8002b1e:	8afb      	ldrh	r3, [r7, #22]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	dd07      	ble.n	8002b34 <WrieMultiplyRegisters+0x64>
 8002b24:	79fb      	ldrb	r3, [r7, #7]
 8002b26:	2202      	movs	r2, #2
 8002b28:	68b9      	ldr	r1, [r7, #8]
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f7ff fd40 	bl	80025b0 <SetInvalidCommand>
 8002b30:	4603      	mov	r3, r0
 8002b32:	e042      	b.n	8002bba <WrieMultiplyRegisters+0xea>
    //  ,      
    if(source==ETHERNET)
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d11d      	bne.n	8002b76 <WrieMultiplyRegisters+0xa6>
    {
    	memcpy(answer, request,12);//    
 8002b3a:	220c      	movs	r2, #12
 8002b3c:	68f9      	ldr	r1, [r7, #12]
 8002b3e:	68b8      	ldr	r0, [r7, #8]
 8002b40:	f018 fe98 	bl	801b874 <memcpy>
    	InsertWordToMemory(reg_count*2+4, answer+4);// 
 8002b44:	8a7b      	ldrh	r3, [r7, #18]
 8002b46:	3302      	adds	r3, #2
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	005b      	lsls	r3, r3, #1
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	3304      	adds	r3, #4
 8002b52:	4619      	mov	r1, r3
 8002b54:	4610      	mov	r0, r2
 8002b56:	f7ff ff2b 	bl	80029b0 <InsertWordToMemory>
    	InsertWordsToMemory((uint16_t*)(request+13), ((uint8_t*)holding_pointer)+start_reg*2,reg_count);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	f103 000d 	add.w	r0, r3, #13
 8002b60:	4b19      	ldr	r3, [pc, #100]	; (8002bc8 <WrieMultiplyRegisters+0xf8>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	8aba      	ldrh	r2, [r7, #20]
 8002b66:	0052      	lsls	r2, r2, #1
 8002b68:	4413      	add	r3, r2
 8002b6a:	8a7a      	ldrh	r2, [r7, #18]
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	f7ff ff2f 	bl	80029d0 <InsertWordsToMemory>
        return 12;
 8002b72:	230c      	movs	r3, #12
 8002b74:	e021      	b.n	8002bba <WrieMultiplyRegisters+0xea>
    }
    else
    {
    	memcpy(answer, request,6);//    
 8002b76:	2206      	movs	r2, #6
 8002b78:	68f9      	ldr	r1, [r7, #12]
 8002b7a:	68b8      	ldr	r0, [r7, #8]
 8002b7c:	f018 fe7a 	bl	801b874 <memcpy>
    	uint8_t check_sum[2]={0};//     
 8002b80:	2300      	movs	r3, #0
 8002b82:	823b      	strh	r3, [r7, #16]
    	CRC16_CALC(answer,check_sum,6);
 8002b84:	f107 0310 	add.w	r3, r7, #16
 8002b88:	2206      	movs	r2, #6
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	68b8      	ldr	r0, [r7, #8]
 8002b8e:	f7ff fd6f 	bl	8002670 <CRC16_CALC>
		*(answer+6)=check_sum[0];
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	3306      	adds	r3, #6
 8002b96:	7c3a      	ldrb	r2, [r7, #16]
 8002b98:	701a      	strb	r2, [r3, #0]
		*(answer+7)=check_sum[1];
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	3307      	adds	r3, #7
 8002b9e:	7c7a      	ldrb	r2, [r7, #17]
 8002ba0:	701a      	strb	r2, [r3, #0]
		InsertWordsToMemory((uint16_t*)(request+7), ((uint8_t*)holding_pointer)+start_reg*2,reg_count);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	1dd8      	adds	r0, r3, #7
 8002ba6:	4b08      	ldr	r3, [pc, #32]	; (8002bc8 <WrieMultiplyRegisters+0xf8>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	8aba      	ldrh	r2, [r7, #20]
 8002bac:	0052      	lsls	r2, r2, #1
 8002bae:	4413      	add	r3, r2
 8002bb0:	8a7a      	ldrh	r2, [r7, #18]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	f7ff ff0c 	bl	80029d0 <InsertWordsToMemory>
		return 8;
 8002bb8:	2308      	movs	r3, #8
    }

    return 0;
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	200004a8 	.word	0x200004a8
 8002bc8:	200004a0 	.word	0x200004a0

08002bcc <WriteToHoldings>:

static int WriteToHoldings(uint8_t* request, uint8_t* answer,ModbusSource source, int (*write)(uint8_t*,uint8_t*,ModbusSource))
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	60f8      	str	r0, [r7, #12]
 8002bd4:	60b9      	str	r1, [r7, #8]
 8002bd6:	603b      	str	r3, [r7, #0]
 8002bd8:	4613      	mov	r3, r2
 8002bda:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	617b      	str	r3, [r7, #20]
	if(writeMemorySemaphoreHandle!=NULL)
 8002be0:	4b0f      	ldr	r3, [pc, #60]	; (8002c20 <WriteToHoldings+0x54>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d016      	beq.n	8002c16 <WriteToHoldings+0x4a>
	{
		if(osSemaphoreWait(writeMemorySemaphoreHandle, 1000)==osOK)
 8002be8:	4b0d      	ldr	r3, [pc, #52]	; (8002c20 <WriteToHoldings+0x54>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f008 fb39 	bl	800b268 <osSemaphoreWait>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d10c      	bne.n	8002c16 <WriteToHoldings+0x4a>
		{
			result =  (*write)(request,answer,source);
 8002bfc:	79fa      	ldrb	r2, [r7, #7]
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	68b9      	ldr	r1, [r7, #8]
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	4798      	blx	r3
 8002c06:	6178      	str	r0, [r7, #20]
			settingsSaveFRAM();
 8002c08:	f000 f85e 	bl	8002cc8 <settingsSaveFRAM>
			osSemaphoreRelease(writeMemorySemaphoreHandle);
 8002c0c:	4b04      	ldr	r3, [pc, #16]	; (8002c20 <WriteToHoldings+0x54>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f008 fb77 	bl	800b304 <osSemaphoreRelease>
		}
	}
	return result;
 8002c16:	697b      	ldr	r3, [r7, #20]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3718      	adds	r7, #24
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	20006f90 	.word	0x20006f90

08002c24 <probotbor_process>:


Universal_Control_Struct probotbornik_control;

void probotbor_process()
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
	universal_control_execute(&probotbornik_control);
 8002c28:	4802      	ldr	r0, [pc, #8]	; (8002c34 <probotbor_process+0x10>)
 8002c2a:	f000 fea9 	bl	8003980 <universal_control_execute>
}
 8002c2e:	bf00      	nop
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	20006fd8 	.word	0x20006fd8

08002c38 <settingsLoadFRAM>:
Meas_Data meas_data;

static uint8_t checksumCalc (uint8_t * data, uint16_t size);

int settingsLoadFRAM (void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
	int result = 0;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
	uint16_t header;

	result = framDataRead(FRAM_SETTINGS_ADDR, (uint8_t *) &header, sizeof(header));
 8002c42:	f107 0308 	add.w	r3, r7, #8
 8002c46:	2202      	movs	r2, #2
 8002c48:	4619      	mov	r1, r3
 8002c4a:	2000      	movs	r0, #0
 8002c4c:	f7fe fa20 	bl	8001090 <framDataRead>
 8002c50:	60f8      	str	r0, [r7, #12]
	if (!result)
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d130      	bne.n	8002cba <settingsLoadFRAM+0x82>
	{
		if (header == FRAM_SETTINGS_HEADER)
 8002c58:	893b      	ldrh	r3, [r7, #8]
 8002c5a:	f64a 32d8 	movw	r2, #43992	; 0xabd8
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d128      	bne.n	8002cb4 <settingsLoadFRAM+0x7c>
		{
			result = framDataRead(FRAM_SETTINGS_ADDR + sizeof(header), (uint8_t *) &(settings.retain), sizeof(Retain));
 8002c62:	222c      	movs	r2, #44	; 0x2c
 8002c64:	4917      	ldr	r1, [pc, #92]	; (8002cc4 <settingsLoadFRAM+0x8c>)
 8002c66:	2002      	movs	r0, #2
 8002c68:	f7fe fa12 	bl	8001090 <framDataRead>
 8002c6c:	60f8      	str	r0, [r7, #12]
			if (!result)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d11b      	bne.n	8002cac <settingsLoadFRAM+0x74>
			{

				uint8_t xor = checksumCalc((uint8_t *) &(settings.retain), sizeof(Retain));
 8002c74:	212c      	movs	r1, #44	; 0x2c
 8002c76:	4813      	ldr	r0, [pc, #76]	; (8002cc4 <settingsLoadFRAM+0x8c>)
 8002c78:	f000 f864 	bl	8002d44 <checksumCalc>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	72fb      	strb	r3, [r7, #11]
				uint8_t checksum;
				result = framDataRead(FRAM_SETTINGS_ADDR + sizeof(header) + sizeof(Retain), &checksum, sizeof(checksum));
 8002c80:	1dfb      	adds	r3, r7, #7
 8002c82:	2201      	movs	r2, #1
 8002c84:	4619      	mov	r1, r3
 8002c86:	202e      	movs	r0, #46	; 0x2e
 8002c88:	f7fe fa02 	bl	8001090 <framDataRead>
 8002c8c:	60f8      	str	r0, [r7, #12]
 				if (!result)
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d107      	bne.n	8002ca4 <settingsLoadFRAM+0x6c>
				{
					if (xor != checksum)
 8002c94:	79fb      	ldrb	r3, [r7, #7]
 8002c96:	7afa      	ldrb	r2, [r7, #11]
 8002c98:	429a      	cmp	r2, r3
 8002c9a:	d00e      	beq.n	8002cba <settingsLoadFRAM+0x82>
						result = -2;
 8002c9c:	f06f 0301 	mvn.w	r3, #1
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	e00a      	b.n	8002cba <settingsLoadFRAM+0x82>
				}
				else
					result = -1;
 8002ca4:	f04f 33ff 	mov.w	r3, #4294967295
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	e006      	b.n	8002cba <settingsLoadFRAM+0x82>
			}
			else
				result = -1;
 8002cac:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	e002      	b.n	8002cba <settingsLoadFRAM+0x82>
		}
		else
			result = -1;
 8002cb4:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb8:	60fb      	str	r3, [r7, #12]
	}

	return result;
 8002cba:	68fb      	ldr	r3, [r7, #12]
}
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	3710      	adds	r7, #16
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	2000704c 	.word	0x2000704c

08002cc8 <settingsSaveFRAM>:

int settingsSaveFRAM (void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
	int result = 0;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	60fb      	str	r3, [r7, #12]
	uint16_t header = FRAM_SETTINGS_HEADER, address = FRAM_SETTINGS_ADDR;
 8002cd2:	f64a 33d8 	movw	r3, #43992	; 0xabd8
 8002cd6:	813b      	strh	r3, [r7, #8]
 8002cd8:	2300      	movs	r3, #0
 8002cda:	817b      	strh	r3, [r7, #10]

	result = framDataWrite(address, (uint8_t *) &header, sizeof(header));
 8002cdc:	f107 0108 	add.w	r1, r7, #8
 8002ce0:	897b      	ldrh	r3, [r7, #10]
 8002ce2:	2202      	movs	r2, #2
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7fe fa11 	bl	800110c <framDataWrite>
 8002cea:	60f8      	str	r0, [r7, #12]
	address += sizeof(header);
 8002cec:	897b      	ldrh	r3, [r7, #10]
 8002cee:	3302      	adds	r3, #2
 8002cf0:	817b      	strh	r3, [r7, #10]
	vTaskSuspendAll();	//  ,      settings
 8002cf2:	f00a f951 	bl	800cf98 <vTaskSuspendAll>
	result |= framDataWrite(address, (uint8_t *) &(settings.retain), sizeof(Retain));
 8002cf6:	897b      	ldrh	r3, [r7, #10]
 8002cf8:	222c      	movs	r2, #44	; 0x2c
 8002cfa:	4911      	ldr	r1, [pc, #68]	; (8002d40 <settingsSaveFRAM+0x78>)
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7fe fa05 	bl	800110c <framDataWrite>
 8002d02:	4602      	mov	r2, r0
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	60fb      	str	r3, [r7, #12]
	address += sizeof(Retain);
 8002d0a:	897b      	ldrh	r3, [r7, #10]
 8002d0c:	332c      	adds	r3, #44	; 0x2c
 8002d0e:	817b      	strh	r3, [r7, #10]
	uint8_t xor = checksumCalc((uint8_t *) &(settings.retain), sizeof(Retain));
 8002d10:	212c      	movs	r1, #44	; 0x2c
 8002d12:	480b      	ldr	r0, [pc, #44]	; (8002d40 <settingsSaveFRAM+0x78>)
 8002d14:	f000 f816 	bl	8002d44 <checksumCalc>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	71fb      	strb	r3, [r7, #7]
	xTaskResumeAll();	//   
 8002d1c:	f00a f94a 	bl	800cfb4 <xTaskResumeAll>
	result |= framDataWrite(address, &xor, sizeof(xor));
 8002d20:	1df9      	adds	r1, r7, #7
 8002d22:	897b      	ldrh	r3, [r7, #10]
 8002d24:	2201      	movs	r2, #1
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7fe f9f0 	bl	800110c <framDataWrite>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	60fb      	str	r3, [r7, #12]

	return result;
 8002d34:	68fb      	ldr	r3, [r7, #12]
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3710      	adds	r7, #16
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	2000704c 	.word	0x2000704c

08002d44 <checksumCalc>:

static uint8_t checksumCalc (uint8_t * data, uint16_t size)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b085      	sub	sp, #20
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	807b      	strh	r3, [r7, #2]
	uint8_t xor = 0;
 8002d50:	2300      	movs	r3, #0
 8002d52:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < size; i++)
 8002d54:	2300      	movs	r3, #0
 8002d56:	60bb      	str	r3, [r7, #8]
 8002d58:	e009      	b.n	8002d6e <checksumCalc+0x2a>
		xor ^= data[i];
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	4413      	add	r3, r2
 8002d60:	781a      	ldrb	r2, [r3, #0]
 8002d62:	7bfb      	ldrb	r3, [r7, #15]
 8002d64:	4053      	eors	r3, r2
 8002d66:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < size; i++)
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	3301      	adds	r3, #1
 8002d6c:	60bb      	str	r3, [r7, #8]
 8002d6e:	887b      	ldrh	r3, [r7, #2]
 8002d70:	68ba      	ldr	r2, [r7, #8]
 8002d72:	429a      	cmp	r2, r3
 8002d74:	dbf1      	blt.n	8002d5a <checksumCalc+0x16>
	return xor;
 8002d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3714      	adds	r7, #20
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d82:	4770      	bx	lr

08002d84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	607b      	str	r3, [r7, #4]
 8002d8e:	4b12      	ldr	r3, [pc, #72]	; (8002dd8 <HAL_MspInit+0x54>)
 8002d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d92:	4a11      	ldr	r2, [pc, #68]	; (8002dd8 <HAL_MspInit+0x54>)
 8002d94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d98:	6453      	str	r3, [r2, #68]	; 0x44
 8002d9a:	4b0f      	ldr	r3, [pc, #60]	; (8002dd8 <HAL_MspInit+0x54>)
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002da2:	607b      	str	r3, [r7, #4]
 8002da4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002da6:	2300      	movs	r3, #0
 8002da8:	603b      	str	r3, [r7, #0]
 8002daa:	4b0b      	ldr	r3, [pc, #44]	; (8002dd8 <HAL_MspInit+0x54>)
 8002dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dae:	4a0a      	ldr	r2, [pc, #40]	; (8002dd8 <HAL_MspInit+0x54>)
 8002db0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002db4:	6413      	str	r3, [r2, #64]	; 0x40
 8002db6:	4b08      	ldr	r3, [pc, #32]	; (8002dd8 <HAL_MspInit+0x54>)
 8002db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002dbe:	603b      	str	r3, [r7, #0]
 8002dc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	210f      	movs	r1, #15
 8002dc6:	f06f 0001 	mvn.w	r0, #1
 8002dca:	f002 fb27 	bl	800541c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002dce:	bf00      	nop
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40023800 	.word	0x40023800

08002ddc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b08a      	sub	sp, #40	; 0x28
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002de4:	f107 0314 	add.w	r3, r7, #20
 8002de8:	2200      	movs	r2, #0
 8002dea:	601a      	str	r2, [r3, #0]
 8002dec:	605a      	str	r2, [r3, #4]
 8002dee:	609a      	str	r2, [r3, #8]
 8002df0:	60da      	str	r2, [r3, #12]
 8002df2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a3c      	ldr	r2, [pc, #240]	; (8002eec <HAL_ADC_MspInit+0x110>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d171      	bne.n	8002ee2 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002dfe:	2300      	movs	r3, #0
 8002e00:	613b      	str	r3, [r7, #16]
 8002e02:	4b3b      	ldr	r3, [pc, #236]	; (8002ef0 <HAL_ADC_MspInit+0x114>)
 8002e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e06:	4a3a      	ldr	r2, [pc, #232]	; (8002ef0 <HAL_ADC_MspInit+0x114>)
 8002e08:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e0e:	4b38      	ldr	r3, [pc, #224]	; (8002ef0 <HAL_ADC_MspInit+0x114>)
 8002e10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e16:	613b      	str	r3, [r7, #16]
 8002e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	60fb      	str	r3, [r7, #12]
 8002e1e:	4b34      	ldr	r3, [pc, #208]	; (8002ef0 <HAL_ADC_MspInit+0x114>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	4a33      	ldr	r2, [pc, #204]	; (8002ef0 <HAL_ADC_MspInit+0x114>)
 8002e24:	f043 0304 	orr.w	r3, r3, #4
 8002e28:	6313      	str	r3, [r2, #48]	; 0x30
 8002e2a:	4b31      	ldr	r3, [pc, #196]	; (8002ef0 <HAL_ADC_MspInit+0x114>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	f003 0304 	and.w	r3, r3, #4
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e36:	2300      	movs	r3, #0
 8002e38:	60bb      	str	r3, [r7, #8]
 8002e3a:	4b2d      	ldr	r3, [pc, #180]	; (8002ef0 <HAL_ADC_MspInit+0x114>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	4a2c      	ldr	r2, [pc, #176]	; (8002ef0 <HAL_ADC_MspInit+0x114>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	6313      	str	r3, [r2, #48]	; 0x30
 8002e46:	4b2a      	ldr	r3, [pc, #168]	; (8002ef0 <HAL_ADC_MspInit+0x114>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	60bb      	str	r3, [r7, #8]
 8002e50:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC_T0_Pin|ADC_T1_Pin|ADC_T2_Pin;
 8002e52:	230d      	movs	r3, #13
 8002e54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e56:	2303      	movs	r3, #3
 8002e58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e5e:	f107 0314 	add.w	r3, r7, #20
 8002e62:	4619      	mov	r1, r3
 8002e64:	4823      	ldr	r0, [pc, #140]	; (8002ef4 <HAL_ADC_MspInit+0x118>)
 8002e66:	f004 f8ab 	bl	8006fc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AD_T3_Pin|ADC_T4_Pin;
 8002e6a:	2318      	movs	r3, #24
 8002e6c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e76:	f107 0314 	add.w	r3, r7, #20
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	481e      	ldr	r0, [pc, #120]	; (8002ef8 <HAL_ADC_MspInit+0x11c>)
 8002e7e:	f004 f89f 	bl	8006fc0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002e82:	4b1e      	ldr	r3, [pc, #120]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002e84:	4a1e      	ldr	r2, [pc, #120]	; (8002f00 <HAL_ADC_MspInit+0x124>)
 8002e86:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002e88:	4b1c      	ldr	r3, [pc, #112]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e8e:	4b1b      	ldr	r3, [pc, #108]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e94:	4b19      	ldr	r3, [pc, #100]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002e9a:	4b18      	ldr	r3, [pc, #96]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002e9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ea0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002ea2:	4b16      	ldr	r3, [pc, #88]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002ea4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ea8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002eaa:	4b14      	ldr	r3, [pc, #80]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002eac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002eb0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002eb2:	4b12      	ldr	r3, [pc, #72]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002eb4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002eb8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002eba:	4b10      	ldr	r3, [pc, #64]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ec0:	4b0e      	ldr	r3, [pc, #56]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002ec6:	480d      	ldr	r0, [pc, #52]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002ec8:	f002 fad2 	bl	8005470 <HAL_DMA_Init>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8002ed2:	f7ff fa53 	bl	800237c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	4a08      	ldr	r2, [pc, #32]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002eda:	639a      	str	r2, [r3, #56]	; 0x38
 8002edc:	4a07      	ldr	r2, [pc, #28]	; (8002efc <HAL_ADC_MspInit+0x120>)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002ee2:	bf00      	nop
 8002ee4:	3728      	adds	r7, #40	; 0x28
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	40012000 	.word	0x40012000
 8002ef0:	40023800 	.word	0x40023800
 8002ef4:	40020800 	.word	0x40020800
 8002ef8:	40020000 	.word	0x40020000
 8002efc:	20006f30 	.word	0x20006f30
 8002f00:	40026410 	.word	0x40026410

08002f04 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b08a      	sub	sp, #40	; 0x28
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f0c:	f107 0314 	add.w	r3, r7, #20
 8002f10:	2200      	movs	r2, #0
 8002f12:	601a      	str	r2, [r3, #0]
 8002f14:	605a      	str	r2, [r3, #4]
 8002f16:	609a      	str	r2, [r3, #8]
 8002f18:	60da      	str	r2, [r3, #12]
 8002f1a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a19      	ldr	r2, [pc, #100]	; (8002f88 <HAL_SPI_MspInit+0x84>)
 8002f22:	4293      	cmp	r3, r2
 8002f24:	d12c      	bne.n	8002f80 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002f26:	2300      	movs	r3, #0
 8002f28:	613b      	str	r3, [r7, #16]
 8002f2a:	4b18      	ldr	r3, [pc, #96]	; (8002f8c <HAL_SPI_MspInit+0x88>)
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	4a17      	ldr	r2, [pc, #92]	; (8002f8c <HAL_SPI_MspInit+0x88>)
 8002f30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f34:	6413      	str	r3, [r2, #64]	; 0x40
 8002f36:	4b15      	ldr	r3, [pc, #84]	; (8002f8c <HAL_SPI_MspInit+0x88>)
 8002f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002f3e:	613b      	str	r3, [r7, #16]
 8002f40:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f42:	2300      	movs	r3, #0
 8002f44:	60fb      	str	r3, [r7, #12]
 8002f46:	4b11      	ldr	r3, [pc, #68]	; (8002f8c <HAL_SPI_MspInit+0x88>)
 8002f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4a:	4a10      	ldr	r2, [pc, #64]	; (8002f8c <HAL_SPI_MspInit+0x88>)
 8002f4c:	f043 0304 	orr.w	r3, r3, #4
 8002f50:	6313      	str	r3, [r2, #48]	; 0x30
 8002f52:	4b0e      	ldr	r3, [pc, #56]	; (8002f8c <HAL_SPI_MspInit+0x88>)
 8002f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f56:	f003 0304 	and.w	r3, r3, #4
 8002f5a:	60fb      	str	r3, [r7, #12]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = S3SCK_Pin|S3MISO_Pin|S3MOSI_Pin;
 8002f5e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002f62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f64:	2302      	movs	r3, #2
 8002f66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f6c:	2303      	movs	r3, #3
 8002f6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002f70:	2306      	movs	r3, #6
 8002f72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f74:	f107 0314 	add.w	r3, r7, #20
 8002f78:	4619      	mov	r1, r3
 8002f7a:	4805      	ldr	r0, [pc, #20]	; (8002f90 <HAL_SPI_MspInit+0x8c>)
 8002f7c:	f004 f820 	bl	8006fc0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002f80:	bf00      	nop
 8002f82:	3728      	adds	r7, #40	; 0x28
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	40003c00 	.word	0x40003c00
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40020800 	.word	0x40020800

08002f94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b084      	sub	sp, #16
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a18      	ldr	r2, [pc, #96]	; (8003004 <HAL_TIM_Base_MspInit+0x70>)
 8002fa2:	4293      	cmp	r3, r2
 8002fa4:	d10e      	bne.n	8002fc4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	60fb      	str	r3, [r7, #12]
 8002faa:	4b17      	ldr	r3, [pc, #92]	; (8003008 <HAL_TIM_Base_MspInit+0x74>)
 8002fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fae:	4a16      	ldr	r2, [pc, #88]	; (8003008 <HAL_TIM_Base_MspInit+0x74>)
 8002fb0:	f043 0302 	orr.w	r3, r3, #2
 8002fb4:	6413      	str	r3, [r2, #64]	; 0x40
 8002fb6:	4b14      	ldr	r3, [pc, #80]	; (8003008 <HAL_TIM_Base_MspInit+0x74>)
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	60fb      	str	r3, [r7, #12]
 8002fc0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002fc2:	e01a      	b.n	8002ffa <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a10      	ldr	r2, [pc, #64]	; (800300c <HAL_TIM_Base_MspInit+0x78>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d115      	bne.n	8002ffa <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	60bb      	str	r3, [r7, #8]
 8002fd2:	4b0d      	ldr	r3, [pc, #52]	; (8003008 <HAL_TIM_Base_MspInit+0x74>)
 8002fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd6:	4a0c      	ldr	r2, [pc, #48]	; (8003008 <HAL_TIM_Base_MspInit+0x74>)
 8002fd8:	f043 0304 	orr.w	r3, r3, #4
 8002fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8002fde:	4b0a      	ldr	r3, [pc, #40]	; (8003008 <HAL_TIM_Base_MspInit+0x74>)
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe2:	f003 0304 	and.w	r3, r3, #4
 8002fe6:	60bb      	str	r3, [r7, #8]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002fea:	2200      	movs	r2, #0
 8002fec:	2105      	movs	r1, #5
 8002fee:	201e      	movs	r0, #30
 8002ff0:	f002 fa14 	bl	800541c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002ff4:	201e      	movs	r0, #30
 8002ff6:	f002 fa2d 	bl	8005454 <HAL_NVIC_EnableIRQ>
}
 8002ffa:	bf00      	nop
 8002ffc:	3710      	adds	r7, #16
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	40000400 	.word	0x40000400
 8003008:	40023800 	.word	0x40023800
 800300c:	40000800 	.word	0x40000800

08003010 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b08c      	sub	sp, #48	; 0x30
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003018:	f107 031c 	add.w	r3, r7, #28
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	605a      	str	r2, [r3, #4]
 8003022:	609a      	str	r2, [r3, #8]
 8003024:	60da      	str	r2, [r3, #12]
 8003026:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a68      	ldr	r2, [pc, #416]	; (80031d0 <HAL_UART_MspInit+0x1c0>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d163      	bne.n	80030fa <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003032:	2300      	movs	r3, #0
 8003034:	61bb      	str	r3, [r7, #24]
 8003036:	4b67      	ldr	r3, [pc, #412]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 8003038:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800303a:	4a66      	ldr	r2, [pc, #408]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 800303c:	f043 0310 	orr.w	r3, r3, #16
 8003040:	6453      	str	r3, [r2, #68]	; 0x44
 8003042:	4b64      	ldr	r3, [pc, #400]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 8003044:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003046:	f003 0310 	and.w	r3, r3, #16
 800304a:	61bb      	str	r3, [r7, #24]
 800304c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800304e:	2300      	movs	r3, #0
 8003050:	617b      	str	r3, [r7, #20]
 8003052:	4b60      	ldr	r3, [pc, #384]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 8003054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003056:	4a5f      	ldr	r2, [pc, #380]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 8003058:	f043 0301 	orr.w	r3, r3, #1
 800305c:	6313      	str	r3, [r2, #48]	; 0x30
 800305e:	4b5d      	ldr	r3, [pc, #372]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 8003060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	617b      	str	r3, [r7, #20]
 8003068:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800306a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800306e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003070:	2302      	movs	r3, #2
 8003072:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003074:	2300      	movs	r3, #0
 8003076:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003078:	2303      	movs	r3, #3
 800307a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800307c:	2307      	movs	r3, #7
 800307e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003080:	f107 031c 	add.w	r3, r7, #28
 8003084:	4619      	mov	r1, r3
 8003086:	4854      	ldr	r0, [pc, #336]	; (80031d8 <HAL_UART_MspInit+0x1c8>)
 8003088:	f003 ff9a 	bl	8006fc0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800308c:	4b53      	ldr	r3, [pc, #332]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 800308e:	4a54      	ldr	r2, [pc, #336]	; (80031e0 <HAL_UART_MspInit+0x1d0>)
 8003090:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8003092:	4b52      	ldr	r3, [pc, #328]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 8003094:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003098:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800309a:	4b50      	ldr	r3, [pc, #320]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 800309c:	2200      	movs	r2, #0
 800309e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030a0:	4b4e      	ldr	r3, [pc, #312]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 80030a2:	2200      	movs	r2, #0
 80030a4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80030a6:	4b4d      	ldr	r3, [pc, #308]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 80030a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030ac:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030ae:	4b4b      	ldr	r3, [pc, #300]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 80030b0:	2200      	movs	r2, #0
 80030b2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030b4:	4b49      	ldr	r3, [pc, #292]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80030ba:	4b48      	ldr	r3, [pc, #288]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 80030bc:	2200      	movs	r2, #0
 80030be:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80030c0:	4b46      	ldr	r3, [pc, #280]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030c6:	4b45      	ldr	r3, [pc, #276]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80030cc:	4843      	ldr	r0, [pc, #268]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 80030ce:	f002 f9cf 	bl	8005470 <HAL_DMA_Init>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80030d8:	f7ff f950 	bl	800237c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a3f      	ldr	r2, [pc, #252]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 80030e0:	639a      	str	r2, [r3, #56]	; 0x38
 80030e2:	4a3e      	ldr	r2, [pc, #248]	; (80031dc <HAL_UART_MspInit+0x1cc>)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80030e8:	2200      	movs	r2, #0
 80030ea:	2105      	movs	r1, #5
 80030ec:	2025      	movs	r0, #37	; 0x25
 80030ee:	f002 f995 	bl	800541c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80030f2:	2025      	movs	r0, #37	; 0x25
 80030f4:	f002 f9ae 	bl	8005454 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80030f8:	e066      	b.n	80031c8 <HAL_UART_MspInit+0x1b8>
  else if(huart->Instance==USART6)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a39      	ldr	r2, [pc, #228]	; (80031e4 <HAL_UART_MspInit+0x1d4>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d161      	bne.n	80031c8 <HAL_UART_MspInit+0x1b8>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003104:	2300      	movs	r3, #0
 8003106:	613b      	str	r3, [r7, #16]
 8003108:	4b32      	ldr	r3, [pc, #200]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 800310a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800310c:	4a31      	ldr	r2, [pc, #196]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 800310e:	f043 0320 	orr.w	r3, r3, #32
 8003112:	6453      	str	r3, [r2, #68]	; 0x44
 8003114:	4b2f      	ldr	r3, [pc, #188]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 8003116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003118:	f003 0320 	and.w	r3, r3, #32
 800311c:	613b      	str	r3, [r7, #16]
 800311e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003120:	2300      	movs	r3, #0
 8003122:	60fb      	str	r3, [r7, #12]
 8003124:	4b2b      	ldr	r3, [pc, #172]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 8003126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003128:	4a2a      	ldr	r2, [pc, #168]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 800312a:	f043 0304 	orr.w	r3, r3, #4
 800312e:	6313      	str	r3, [r2, #48]	; 0x30
 8003130:	4b28      	ldr	r3, [pc, #160]	; (80031d4 <HAL_UART_MspInit+0x1c4>)
 8003132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003134:	f003 0304 	and.w	r3, r3, #4
 8003138:	60fb      	str	r3, [r7, #12]
 800313a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800313c:	23c0      	movs	r3, #192	; 0xc0
 800313e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003140:	2302      	movs	r3, #2
 8003142:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003144:	2300      	movs	r3, #0
 8003146:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003148:	2303      	movs	r3, #3
 800314a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800314c:	2308      	movs	r3, #8
 800314e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003150:	f107 031c 	add.w	r3, r7, #28
 8003154:	4619      	mov	r1, r3
 8003156:	4824      	ldr	r0, [pc, #144]	; (80031e8 <HAL_UART_MspInit+0x1d8>)
 8003158:	f003 ff32 	bl	8006fc0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 800315c:	4b23      	ldr	r3, [pc, #140]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 800315e:	4a24      	ldr	r2, [pc, #144]	; (80031f0 <HAL_UART_MspInit+0x1e0>)
 8003160:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8003162:	4b22      	ldr	r3, [pc, #136]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 8003164:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003168:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800316a:	4b20      	ldr	r3, [pc, #128]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 800316c:	2200      	movs	r2, #0
 800316e:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003170:	4b1e      	ldr	r3, [pc, #120]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 8003172:	2200      	movs	r2, #0
 8003174:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003176:	4b1d      	ldr	r3, [pc, #116]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 8003178:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800317c:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800317e:	4b1b      	ldr	r3, [pc, #108]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 8003180:	2200      	movs	r2, #0
 8003182:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003184:	4b19      	ldr	r3, [pc, #100]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 8003186:	2200      	movs	r2, #0
 8003188:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 800318a:	4b18      	ldr	r3, [pc, #96]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 800318c:	2200      	movs	r2, #0
 800318e:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003190:	4b16      	ldr	r3, [pc, #88]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 8003192:	2200      	movs	r2, #0
 8003194:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003196:	4b15      	ldr	r3, [pc, #84]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 8003198:	2200      	movs	r2, #0
 800319a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800319c:	4813      	ldr	r0, [pc, #76]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 800319e:	f002 f967 	bl	8005470 <HAL_DMA_Init>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d001      	beq.n	80031ac <HAL_UART_MspInit+0x19c>
      Error_Handler();
 80031a8:	f7ff f8e8 	bl	800237c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a0f      	ldr	r2, [pc, #60]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 80031b0:	639a      	str	r2, [r3, #56]	; 0x38
 80031b2:	4a0e      	ldr	r2, [pc, #56]	; (80031ec <HAL_UART_MspInit+0x1dc>)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 80031b8:	2200      	movs	r2, #0
 80031ba:	2105      	movs	r1, #5
 80031bc:	2047      	movs	r0, #71	; 0x47
 80031be:	f002 f92d 	bl	800541c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80031c2:	2047      	movs	r0, #71	; 0x47
 80031c4:	f002 f946 	bl	8005454 <HAL_NVIC_EnableIRQ>
}
 80031c8:	bf00      	nop
 80031ca:	3730      	adds	r7, #48	; 0x30
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	40011000 	.word	0x40011000
 80031d4:	40023800 	.word	0x40023800
 80031d8:	40020000 	.word	0x40020000
 80031dc:	20006e8c 	.word	0x20006e8c
 80031e0:	40026440 	.word	0x40026440
 80031e4:	40011400 	.word	0x40011400
 80031e8:	40020800 	.word	0x40020800
 80031ec:	20006cfc 	.word	0x20006cfc
 80031f0:	40026428 	.word	0x40026428

080031f4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b08c      	sub	sp, #48	; 0x30
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80031fc:	2300      	movs	r3, #0
 80031fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003200:	2300      	movs	r3, #0
 8003202:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8003204:	2200      	movs	r2, #0
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	2019      	movs	r0, #25
 800320a:	f002 f907 	bl	800541c <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800320e:	2019      	movs	r0, #25
 8003210:	f002 f920 	bl	8005454 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003214:	2300      	movs	r3, #0
 8003216:	60fb      	str	r3, [r7, #12]
 8003218:	4b1f      	ldr	r3, [pc, #124]	; (8003298 <HAL_InitTick+0xa4>)
 800321a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321c:	4a1e      	ldr	r2, [pc, #120]	; (8003298 <HAL_InitTick+0xa4>)
 800321e:	f043 0301 	orr.w	r3, r3, #1
 8003222:	6453      	str	r3, [r2, #68]	; 0x44
 8003224:	4b1c      	ldr	r3, [pc, #112]	; (8003298 <HAL_InitTick+0xa4>)
 8003226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003230:	f107 0210 	add.w	r2, r7, #16
 8003234:	f107 0314 	add.w	r3, r7, #20
 8003238:	4611      	mov	r1, r2
 800323a:	4618      	mov	r0, r3
 800323c:	f004 fd3e 	bl	8007cbc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8003240:	f004 fd28 	bl	8007c94 <HAL_RCC_GetPCLK2Freq>
 8003244:	4603      	mov	r3, r0
 8003246:	005b      	lsls	r3, r3, #1
 8003248:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800324a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800324c:	4a13      	ldr	r2, [pc, #76]	; (800329c <HAL_InitTick+0xa8>)
 800324e:	fba2 2303 	umull	r2, r3, r2, r3
 8003252:	0c9b      	lsrs	r3, r3, #18
 8003254:	3b01      	subs	r3, #1
 8003256:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003258:	4b11      	ldr	r3, [pc, #68]	; (80032a0 <HAL_InitTick+0xac>)
 800325a:	4a12      	ldr	r2, [pc, #72]	; (80032a4 <HAL_InitTick+0xb0>)
 800325c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800325e:	4b10      	ldr	r3, [pc, #64]	; (80032a0 <HAL_InitTick+0xac>)
 8003260:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003264:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003266:	4a0e      	ldr	r2, [pc, #56]	; (80032a0 <HAL_InitTick+0xac>)
 8003268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800326a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800326c:	4b0c      	ldr	r3, [pc, #48]	; (80032a0 <HAL_InitTick+0xac>)
 800326e:	2200      	movs	r2, #0
 8003270:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003272:	4b0b      	ldr	r3, [pc, #44]	; (80032a0 <HAL_InitTick+0xac>)
 8003274:	2200      	movs	r2, #0
 8003276:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8003278:	4809      	ldr	r0, [pc, #36]	; (80032a0 <HAL_InitTick+0xac>)
 800327a:	f005 faf9 	bl	8008870 <HAL_TIM_Base_Init>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d104      	bne.n	800328e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8003284:	4806      	ldr	r0, [pc, #24]	; (80032a0 <HAL_InitTick+0xac>)
 8003286:	f005 fbab 	bl	80089e0 <HAL_TIM_Base_Start_IT>
 800328a:	4603      	mov	r3, r0
 800328c:	e000      	b.n	8003290 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800328e:	2301      	movs	r3, #1
}
 8003290:	4618      	mov	r0, r3
 8003292:	3730      	adds	r7, #48	; 0x30
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	40023800 	.word	0x40023800
 800329c:	431bde83 	.word	0x431bde83
 80032a0:	20007138 	.word	0x20007138
 80032a4:	40010000 	.word	0x40010000

080032a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032ac:	e7fe      	b.n	80032ac <NMI_Handler+0x4>

080032ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032ae:	b480      	push	{r7}
 80032b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032b2:	e7fe      	b.n	80032b2 <HardFault_Handler+0x4>

080032b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032b4:	b480      	push	{r7}
 80032b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032b8:	e7fe      	b.n	80032b8 <MemManage_Handler+0x4>

080032ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032ba:	b480      	push	{r7}
 80032bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032be:	e7fe      	b.n	80032be <BusFault_Handler+0x4>

080032c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032c4:	e7fe      	b.n	80032c4 <UsageFault_Handler+0x4>

080032c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032c6:	b480      	push	{r7}
 80032c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032ca:	bf00      	nop
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80032d8:	4802      	ldr	r0, [pc, #8]	; (80032e4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80032da:	f005 fbf1 	bl	8008ac0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80032de:	bf00      	nop
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20007138 	.word	0x20007138

080032e8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80032ec:	4803      	ldr	r0, [pc, #12]	; (80032fc <TIM4_IRQHandler+0x14>)
 80032ee:	f005 fbe7 	bl	8008ac0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */
  UpdateTimers();
 80032f2:	f000 f965 	bl	80035c0 <UpdateTimers>
  /* USER CODE END TIM4_IRQn 1 */
}
 80032f6:	bf00      	nop
 80032f8:	bd80      	pop	{r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20006d5c 	.word	0x20006d5c

08003300 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003304:	4802      	ldr	r0, [pc, #8]	; (8003310 <USART1_IRQHandler+0x10>)
 8003306:	f006 f8e1 	bl	80094cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800330a:	bf00      	nop
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	20006eec 	.word	0x20006eec

08003314 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003318:	4802      	ldr	r0, [pc, #8]	; (8003324 <DMA2_Stream0_IRQHandler+0x10>)
 800331a:	f002 fa41 	bl	80057a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800331e:	bf00      	nop
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	20006f30 	.word	0x20006f30

08003328 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 800332c:	4802      	ldr	r0, [pc, #8]	; (8003338 <DMA2_Stream1_IRQHandler+0x10>)
 800332e:	f002 fa37 	bl	80057a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003332:	bf00      	nop
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20006cfc 	.word	0x20006cfc

0800333c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003340:	4802      	ldr	r0, [pc, #8]	; (800334c <DMA2_Stream2_IRQHandler+0x10>)
 8003342:	f002 fa2d 	bl	80057a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	20006e8c 	.word	0x20006e8c

08003350 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8003354:	4802      	ldr	r0, [pc, #8]	; (8003360 <ETH_IRQHandler+0x10>)
 8003356:	f003 f871 	bl	800643c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800335a:	bf00      	nop
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	20008da8 	.word	0x20008da8

08003364 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003368:	4802      	ldr	r0, [pc, #8]	; (8003374 <USART6_IRQHandler+0x10>)
 800336a:	f006 f8af 	bl	80094cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 800336e:	bf00      	nop
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	20006f94 	.word	0x20006f94

08003378 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003378:	b480      	push	{r7}
 800337a:	af00      	add	r7, sp, #0
	return 1;
 800337c:	2301      	movs	r3, #1
}
 800337e:	4618      	mov	r0, r3
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <_kill>:

int _kill(int pid, int sig)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003392:	4b05      	ldr	r3, [pc, #20]	; (80033a8 <_kill+0x20>)
 8003394:	2216      	movs	r2, #22
 8003396:	601a      	str	r2, [r3, #0]
	return -1;
 8003398:	f04f 33ff 	mov.w	r3, #4294967295
}
 800339c:	4618      	mov	r0, r3
 800339e:	370c      	adds	r7, #12
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr
 80033a8:	2000dd34 	.word	0x2000dd34

080033ac <_exit>:

void _exit (int status)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b082      	sub	sp, #8
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80033b4:	f04f 31ff 	mov.w	r1, #4294967295
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	f7ff ffe5 	bl	8003388 <_kill>
	while (1) {}		/* Make sure we hang here */
 80033be:	e7fe      	b.n	80033be <_exit+0x12>

080033c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033cc:	2300      	movs	r3, #0
 80033ce:	617b      	str	r3, [r7, #20]
 80033d0:	e00a      	b.n	80033e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80033d2:	f3af 8000 	nop.w
 80033d6:	4601      	mov	r1, r0
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	1c5a      	adds	r2, r3, #1
 80033dc:	60ba      	str	r2, [r7, #8]
 80033de:	b2ca      	uxtb	r2, r1
 80033e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	3301      	adds	r3, #1
 80033e6:	617b      	str	r3, [r7, #20]
 80033e8:	697a      	ldr	r2, [r7, #20]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	dbf0      	blt.n	80033d2 <_read+0x12>
	}

return len;
 80033f0:	687b      	ldr	r3, [r7, #4]
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3718      	adds	r7, #24
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b086      	sub	sp, #24
 80033fe:	af00      	add	r7, sp, #0
 8003400:	60f8      	str	r0, [r7, #12]
 8003402:	60b9      	str	r1, [r7, #8]
 8003404:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003406:	2300      	movs	r3, #0
 8003408:	617b      	str	r3, [r7, #20]
 800340a:	e009      	b.n	8003420 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	1c5a      	adds	r2, r3, #1
 8003410:	60ba      	str	r2, [r7, #8]
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	4618      	mov	r0, r3
 8003416:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	3301      	adds	r3, #1
 800341e:	617b      	str	r3, [r7, #20]
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	429a      	cmp	r2, r3
 8003426:	dbf1      	blt.n	800340c <_write+0x12>
	}
	return len;
 8003428:	687b      	ldr	r3, [r7, #4]
}
 800342a:	4618      	mov	r0, r3
 800342c:	3718      	adds	r7, #24
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}

08003432 <_close>:

int _close(int file)
{
 8003432:	b480      	push	{r7}
 8003434:	b083      	sub	sp, #12
 8003436:	af00      	add	r7, sp, #0
 8003438:	6078      	str	r0, [r7, #4]
	return -1;
 800343a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800343e:	4618      	mov	r0, r3
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr

0800344a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800344a:	b480      	push	{r7}
 800344c:	b083      	sub	sp, #12
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
 8003452:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800345a:	605a      	str	r2, [r3, #4]
	return 0;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr

0800346a <_isatty>:

int _isatty(int file)
{
 800346a:	b480      	push	{r7}
 800346c:	b083      	sub	sp, #12
 800346e:	af00      	add	r7, sp, #0
 8003470:	6078      	str	r0, [r7, #4]
	return 1;
 8003472:	2301      	movs	r3, #1
}
 8003474:	4618      	mov	r0, r3
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
	return 0;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3714      	adds	r7, #20
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
	...

0800349c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800349c:	b480      	push	{r7}
 800349e:	b087      	sub	sp, #28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034a4:	4a14      	ldr	r2, [pc, #80]	; (80034f8 <_sbrk+0x5c>)
 80034a6:	4b15      	ldr	r3, [pc, #84]	; (80034fc <_sbrk+0x60>)
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034b0:	4b13      	ldr	r3, [pc, #76]	; (8003500 <_sbrk+0x64>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d102      	bne.n	80034be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034b8:	4b11      	ldr	r3, [pc, #68]	; (8003500 <_sbrk+0x64>)
 80034ba:	4a12      	ldr	r2, [pc, #72]	; (8003504 <_sbrk+0x68>)
 80034bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034be:	4b10      	ldr	r3, [pc, #64]	; (8003500 <_sbrk+0x64>)
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4413      	add	r3, r2
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d205      	bcs.n	80034d8 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80034cc:	4b0e      	ldr	r3, [pc, #56]	; (8003508 <_sbrk+0x6c>)
 80034ce:	220c      	movs	r2, #12
 80034d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034d2:	f04f 33ff 	mov.w	r3, #4294967295
 80034d6:	e009      	b.n	80034ec <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80034d8:	4b09      	ldr	r3, [pc, #36]	; (8003500 <_sbrk+0x64>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034de:	4b08      	ldr	r3, [pc, #32]	; (8003500 <_sbrk+0x64>)
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4413      	add	r3, r2
 80034e6:	4a06      	ldr	r2, [pc, #24]	; (8003500 <_sbrk+0x64>)
 80034e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034ea:	68fb      	ldr	r3, [r7, #12]
}
 80034ec:	4618      	mov	r0, r3
 80034ee:	371c      	adds	r7, #28
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	20020000 	.word	0x20020000
 80034fc:	00000400 	.word	0x00000400
 8003500:	200004ac 	.word	0x200004ac
 8003504:	2000dd40 	.word	0x2000dd40
 8003508:	2000dd34 	.word	0x2000dd34

0800350c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800350c:	b480      	push	{r7}
 800350e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003510:	4b06      	ldr	r3, [pc, #24]	; (800352c <SystemInit+0x20>)
 8003512:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003516:	4a05      	ldr	r2, [pc, #20]	; (800352c <SystemInit+0x20>)
 8003518:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800351c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003520:	bf00      	nop
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr
 800352a:	bf00      	nop
 800352c:	e000ed00 	.word	0xe000ed00

08003530 <Start_Timers>:

static Timer_Init_State Push_To_List(TON *timer);
static void UpdateTimer(TON *timer);

void Start_Timers(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8003534:	4802      	ldr	r0, [pc, #8]	; (8003540 <Start_Timers+0x10>)
 8003536:	f005 fa53 	bl	80089e0 <HAL_TIM_Base_Start_IT>

}
 800353a:	bf00      	nop
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	20006d5c 	.word	0x20006d5c

08003544 <Timer_Init>:

Timer_Init_State Timer_Init(TON *timer)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
	return Push_To_List(timer);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f000 f805 	bl	800355c <Push_To_List>
 8003552:	4603      	mov	r3, r0

}
 8003554:	4618      	mov	r0, r3
 8003556:	3708      	adds	r7, #8
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <Push_To_List>:

static Timer_Init_State Push_To_List(TON *timer)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
	struct list_item *tmp, *top;
	tmp = malloc(sizeof(struct list_item));
 8003564:	2008      	movs	r0, #8
 8003566:	f018 f96f 	bl	801b848 <malloc>
 800356a:	4603      	mov	r3, r0
 800356c:	60bb      	str	r3, [r7, #8]
	if(tmp == NULL)return TIMER_FAIL;
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d101      	bne.n	8003578 <Push_To_List+0x1c>
 8003574:	2301      	movs	r3, #1
 8003576:	e01c      	b.n	80035b2 <Push_To_List+0x56>
	tmp->next = NULL;
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2200      	movs	r2, #0
 800357c:	605a      	str	r2, [r3, #4]
	tmp->timer = timer;
 800357e:	68bb      	ldr	r3, [r7, #8]
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	601a      	str	r2, [r3, #0]
	if(timers)
 8003584:	4b0d      	ldr	r3, [pc, #52]	; (80035bc <Push_To_List+0x60>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d00e      	beq.n	80035aa <Push_To_List+0x4e>
	{
		top = timers;
 800358c:	4b0b      	ldr	r3, [pc, #44]	; (80035bc <Push_To_List+0x60>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	60fb      	str	r3, [r7, #12]
		while(top->next)
 8003592:	e002      	b.n	800359a <Push_To_List+0x3e>
		{
			top = top->next;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	60fb      	str	r3, [r7, #12]
		while(top->next)
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1f8      	bne.n	8003594 <Push_To_List+0x38>
		}
		top->next = tmp;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	605a      	str	r2, [r3, #4]
 80035a8:	e002      	b.n	80035b0 <Push_To_List+0x54>
	}
	else
	{
		timers = tmp;
 80035aa:	4a04      	ldr	r2, [pc, #16]	; (80035bc <Push_To_List+0x60>)
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	6013      	str	r3, [r2, #0]
	}
	return TIMER_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3710      	adds	r7, #16
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	200004b0 	.word	0x200004b0

080035c0 <UpdateTimers>:

/*    */
void UpdateTimers()
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b082      	sub	sp, #8
 80035c4:	af00      	add	r7, sp, #0
	struct list_item *tmp = timers;
 80035c6:	4b0a      	ldr	r3, [pc, #40]	; (80035f0 <UpdateTimers+0x30>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	607b      	str	r3, [r7, #4]
	while(tmp)
 80035cc:	e007      	b.n	80035de <UpdateTimers+0x1e>
	{
		UpdateTimer(tmp->timer);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 f80e 	bl	80035f4 <UpdateTimer>
		tmp = tmp->next;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	607b      	str	r3, [r7, #4]
	while(tmp)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d1f4      	bne.n	80035ce <UpdateTimers+0xe>
	}
}
 80035e4:	bf00      	nop
 80035e6:	bf00      	nop
 80035e8:	3708      	adds	r7, #8
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	200004b0 	.word	0x200004b0

080035f4 <UpdateTimer>:

/*    */
static void UpdateTimer(TON *timer)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b083      	sub	sp, #12
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	6078      	str	r0, [r7, #4]
	if(timer->IN)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	7a1b      	ldrb	r3, [r3, #8]
 8003600:	2b00      	cmp	r3, #0
 8003602:	d00e      	beq.n	8003622 <UpdateTimer+0x2e>
	{
		timer->ET = timer->ET < timer->SV ? timer->ET+1 : timer->ET;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685a      	ldr	r2, [r3, #4]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	429a      	cmp	r2, r3
 800360e:	d203      	bcs.n	8003618 <UpdateTimer+0x24>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	3301      	adds	r3, #1
 8003616:	e001      	b.n	800361c <UpdateTimer+0x28>
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	6053      	str	r3, [r2, #4]
 8003620:	e002      	b.n	8003628 <UpdateTimer+0x34>
	}
	else
	{
		timer->ET = 0;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	605a      	str	r2, [r3, #4]
	}
	timer->OUT = timer->ET == timer->SV;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	429a      	cmp	r2, r3
 8003632:	bf0c      	ite	eq
 8003634:	2301      	moveq	r3, #1
 8003636:	2300      	movne	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	461a      	mov	r2, r3
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	725a      	strb	r2, [r3, #9]
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <uart_thread>:
static void StartReciveUartAll();
static void Transmit(UART_HandleTypeDef *huart, uint8_t *p, uint16_t size);


void uart_thread(void *argument)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b088      	sub	sp, #32
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
	osEvent event;
	Uart_Queue_Struct *queue_arg;
	StartReciveUartAll();
 8003654:	f000 f82c 	bl	80036b0 <StartReciveUartAll>
	while(1)
	{
		event = osMailGet(uart_queue, osWaitForever);
 8003658:	4b14      	ldr	r3, [pc, #80]	; (80036ac <uart_thread+0x60>)
 800365a:	6819      	ldr	r1, [r3, #0]
 800365c:	f107 030c 	add.w	r3, r7, #12
 8003660:	f04f 32ff 	mov.w	r2, #4294967295
 8003664:	4618      	mov	r0, r3
 8003666:	f008 f91f 	bl	800b8a8 <osMailGet>
		if(event.status == osEventMail)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2b20      	cmp	r3, #32
 800366e:	d1f3      	bne.n	8003658 <uart_thread+0xc>
		{
			int result = 0;
 8003670:	2300      	movs	r3, #0
 8003672:	61fb      	str	r3, [r7, #28]
			queue_arg = event.value.p;
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	61bb      	str	r3, [r7, #24]
			result = RecognizePacket(queue_arg);
 8003678:	69b8      	ldr	r0, [r7, #24]
 800367a:	f000 f8c5 	bl	8003808 <RecognizePacket>
 800367e:	61f8      	str	r0, [r7, #28]
			if(result)Transmit(queue_arg->huart, queue_arg->output_pointer, result);
 8003680:	69fb      	ldr	r3, [r7, #28]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d008      	beq.n	8003698 <uart_thread+0x4c>
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	68d8      	ldr	r0, [r3, #12]
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	69fa      	ldr	r2, [r7, #28]
 8003690:	b292      	uxth	r2, r2
 8003692:	4619      	mov	r1, r3
 8003694:	f000 f904 	bl	80038a0 <Transmit>
			StartReceive(1);
 8003698:	2001      	movs	r0, #1
 800369a:	f000 f81d 	bl	80036d8 <StartReceive>
			osMailFree(uart_queue, queue_arg);
 800369e:	4b03      	ldr	r3, [pc, #12]	; (80036ac <uart_thread+0x60>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	69b9      	ldr	r1, [r7, #24]
 80036a4:	4618      	mov	r0, r3
 80036a6:	f008 f973 	bl	800b990 <osMailFree>
		event = osMailGet(uart_queue, osWaitForever);
 80036aa:	e7d5      	b.n	8003658 <uart_thread+0xc>
 80036ac:	20006bb0 	.word	0x20006bb0

080036b0 <StartReciveUartAll>:
	}
}


static void StartReciveUartAll()
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
	for (int i = 0; i < 2; ++i) {
 80036b6:	2300      	movs	r3, #0
 80036b8:	607b      	str	r3, [r7, #4]
 80036ba:	e005      	b.n	80036c8 <StartReciveUartAll+0x18>
		StartReceive(i);
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f000 f80b 	bl	80036d8 <StartReceive>
	for (int i = 0; i < 2; ++i) {
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	3301      	adds	r3, #1
 80036c6:	607b      	str	r3, [r7, #4]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	ddf6      	ble.n	80036bc <StartReciveUartAll+0xc>
	}
}
 80036ce:	bf00      	nop
 80036d0:	bf00      	nop
 80036d2:	3708      	adds	r7, #8
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <StartReceive>:


static void StartReceive(int index)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
	switch (index) {
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d003      	beq.n	80036ee <StartReceive+0x16>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d016      	beq.n	800371a <StartReceive+0x42>
				HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_input_buffer[1], UART_INPUT_BUFFER_SZ);
				__HAL_DMA_DISABLE_IT(&hdma_usart6_rx,DMA_IT_HT);
			}
			break;
		default:
			break;
 80036ec:	e02e      	b.n	800374c <StartReceive+0x74>
			if (huart1.hdmarx->State==HAL_DMA_STATE_READY) {
 80036ee:	4b19      	ldr	r3, [pc, #100]	; (8003754 <StartReceive+0x7c>)
 80036f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80036f6:	b2db      	uxtb	r3, r3
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d124      	bne.n	8003746 <StartReceive+0x6e>
				HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_input_buffer[0], UART_INPUT_BUFFER_SZ);
 80036fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003700:	4915      	ldr	r1, [pc, #84]	; (8003758 <StartReceive+0x80>)
 8003702:	4814      	ldr	r0, [pc, #80]	; (8003754 <StartReceive+0x7c>)
 8003704:	f005 fe7d 	bl	8009402 <HAL_UARTEx_ReceiveToIdle_DMA>
				__HAL_DMA_DISABLE_IT(&hdma_usart1_rx,DMA_IT_HT);
 8003708:	4b14      	ldr	r3, [pc, #80]	; (800375c <StartReceive+0x84>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	4b13      	ldr	r3, [pc, #76]	; (800375c <StartReceive+0x84>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 0208 	bic.w	r2, r2, #8
 8003716:	601a      	str	r2, [r3, #0]
			break;
 8003718:	e015      	b.n	8003746 <StartReceive+0x6e>
			if(huart6.hdmarx->State==HAL_DMA_STATE_READY){
 800371a:	4b11      	ldr	r3, [pc, #68]	; (8003760 <StartReceive+0x88>)
 800371c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800371e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003722:	b2db      	uxtb	r3, r3
 8003724:	2b01      	cmp	r3, #1
 8003726:	d110      	bne.n	800374a <StartReceive+0x72>
				HAL_UARTEx_ReceiveToIdle_DMA(&huart6, uart_input_buffer[1], UART_INPUT_BUFFER_SZ);
 8003728:	f44f 7280 	mov.w	r2, #256	; 0x100
 800372c:	490d      	ldr	r1, [pc, #52]	; (8003764 <StartReceive+0x8c>)
 800372e:	480c      	ldr	r0, [pc, #48]	; (8003760 <StartReceive+0x88>)
 8003730:	f005 fe67 	bl	8009402 <HAL_UARTEx_ReceiveToIdle_DMA>
				__HAL_DMA_DISABLE_IT(&hdma_usart6_rx,DMA_IT_HT);
 8003734:	4b0c      	ldr	r3, [pc, #48]	; (8003768 <StartReceive+0x90>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	4b0b      	ldr	r3, [pc, #44]	; (8003768 <StartReceive+0x90>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0208 	bic.w	r2, r2, #8
 8003742:	601a      	str	r2, [r3, #0]
			break;
 8003744:	e001      	b.n	800374a <StartReceive+0x72>
			break;
 8003746:	bf00      	nop
 8003748:	e000      	b.n	800374c <StartReceive+0x74>
			break;
 800374a:	bf00      	nop
	}
}
 800374c:	bf00      	nop
 800374e:	3708      	adds	r7, #8
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	20006eec 	.word	0x20006eec
 8003758:	20007180 	.word	0x20007180
 800375c:	20006e8c 	.word	0x20006e8c
 8003760:	20006f94 	.word	0x20006f94
 8003764:	20007280 	.word	0x20007280
 8003768:	20006cfc 	.word	0x20006cfc

0800376c <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b086      	sub	sp, #24
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	460b      	mov	r3, r1
 8003776:	807b      	strh	r3, [r7, #2]
	Uart_Queue_Struct *queue_arg;
	uint8_t *input_pointer = NULL;
 8003778:	2300      	movs	r3, #0
 800377a:	617b      	str	r3, [r7, #20]
	uint8_t *output_pointer = NULL;
 800377c:	2300      	movs	r3, #0
 800377e:	613b      	str	r3, [r7, #16]
	if (huart->Instance==USART1) {
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a1a      	ldr	r2, [pc, #104]	; (80037f0 <HAL_UARTEx_RxEventCallback+0x84>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d105      	bne.n	8003796 <HAL_UARTEx_RxEventCallback+0x2a>
		input_pointer = uart_input_buffer[0];
 800378a:	4b1a      	ldr	r3, [pc, #104]	; (80037f4 <HAL_UARTEx_RxEventCallback+0x88>)
 800378c:	617b      	str	r3, [r7, #20]
		StartReceive(0);
 800378e:	2000      	movs	r0, #0
 8003790:	f7ff ffa2 	bl	80036d8 <StartReceive>
 8003794:	e008      	b.n	80037a8 <HAL_UARTEx_RxEventCallback+0x3c>
	}
	else if(huart->Instance==USART6){
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	4a17      	ldr	r2, [pc, #92]	; (80037f8 <HAL_UARTEx_RxEventCallback+0x8c>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d120      	bne.n	80037e2 <HAL_UARTEx_RxEventCallback+0x76>
		input_pointer = uart_input_buffer[1];
 80037a0:	4b16      	ldr	r3, [pc, #88]	; (80037fc <HAL_UARTEx_RxEventCallback+0x90>)
 80037a2:	617b      	str	r3, [r7, #20]
		output_pointer = rs_answer;
 80037a4:	4b16      	ldr	r3, [pc, #88]	; (8003800 <HAL_UARTEx_RxEventCallback+0x94>)
 80037a6:	613b      	str	r3, [r7, #16]

	}
	else return;
	queue_arg = osMailAlloc(uart_queue, 0);
 80037a8:	4b16      	ldr	r3, [pc, #88]	; (8003804 <HAL_UARTEx_RxEventCallback+0x98>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	2100      	movs	r1, #0
 80037ae:	4618      	mov	r0, r3
 80037b0:	f008 f826 	bl	800b800 <osMailAlloc>
 80037b4:	60f8      	str	r0, [r7, #12]
	if(queue_arg==NULL)return;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d014      	beq.n	80037e6 <HAL_UARTEx_RxEventCallback+0x7a>
	queue_arg->inpit_size = size;
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	887a      	ldrh	r2, [r7, #2]
 80037c0:	811a      	strh	r2, [r3, #8]
	queue_arg->input_pointer = input_pointer;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	697a      	ldr	r2, [r7, #20]
 80037c6:	601a      	str	r2, [r3, #0]
	queue_arg->output_pointer = output_pointer;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	693a      	ldr	r2, [r7, #16]
 80037cc:	605a      	str	r2, [r3, #4]
	queue_arg->huart = huart;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	60da      	str	r2, [r3, #12]
	osMailPut(uart_queue, queue_arg);
 80037d4:	4b0b      	ldr	r3, [pc, #44]	; (8003804 <HAL_UARTEx_RxEventCallback+0x98>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	68f9      	ldr	r1, [r7, #12]
 80037da:	4618      	mov	r0, r3
 80037dc:	f008 f826 	bl	800b82c <osMailPut>
 80037e0:	e002      	b.n	80037e8 <HAL_UARTEx_RxEventCallback+0x7c>
	else return;
 80037e2:	bf00      	nop
 80037e4:	e000      	b.n	80037e8 <HAL_UARTEx_RxEventCallback+0x7c>
	if(queue_arg==NULL)return;
 80037e6:	bf00      	nop
}
 80037e8:	3718      	adds	r7, #24
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}
 80037ee:	bf00      	nop
 80037f0:	40011000 	.word	0x40011000
 80037f4:	20007180 	.word	0x20007180
 80037f8:	40011400 	.word	0x40011400
 80037fc:	20007280 	.word	0x20007280
 8003800:	20007380 	.word	0x20007380
 8003804:	20006bb0 	.word	0x20006bb0

08003808 <RecognizePacket>:

static int RecognizePacket(Uart_Queue_Struct *request)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
	int result = 0;
 8003810:	2300      	movs	r3, #0
 8003812:	60fb      	str	r3, [r7, #12]
	if(request->input_pointer==NULL)return 0;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d101      	bne.n	8003820 <RecognizePacket+0x18>
 800381c:	2300      	movs	r3, #0
 800381e:	e034      	b.n	800388a <RecognizePacket+0x82>
	if(request->huart->Instance==USART1)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a1b      	ldr	r2, [pc, #108]	; (8003894 <RecognizePacket+0x8c>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d117      	bne.n	800385c <RecognizePacket+0x54>
	{
		if(request->inpit_size==6 && *(request->input_pointer)==0x0A && *(request->input_pointer+5)==0x0D)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	891b      	ldrh	r3, [r3, #8]
 8003830:	2b06      	cmp	r3, #6
 8003832:	d111      	bne.n	8003858 <RecognizePacket+0x50>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	781b      	ldrb	r3, [r3, #0]
 800383a:	2b0a      	cmp	r3, #10
 800383c:	d10c      	bne.n	8003858 <RecognizePacket+0x50>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	3305      	adds	r3, #5
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	2b0d      	cmp	r3, #13
 8003848:	d106      	bne.n	8003858 <RecognizePacket+0x50>
		{
			memcpy(&(meas_data.analog_input),(request->input_pointer)+1,sizeof(float));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	3301      	adds	r3, #1
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	461a      	mov	r2, r3
 8003854:	4b10      	ldr	r3, [pc, #64]	; (8003898 <RecognizePacket+0x90>)
 8003856:	605a      	str	r2, [r3, #4]
		}
		return 0;
 8003858:	2300      	movs	r3, #0
 800385a:	e016      	b.n	800388a <RecognizePacket+0x82>
	}
	else if (request->huart->Instance==USART6) {
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	68db      	ldr	r3, [r3, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a0e      	ldr	r2, [pc, #56]	; (800389c <RecognizePacket+0x94>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d10f      	bne.n	8003888 <RecognizePacket+0x80>
		if(request->output_pointer == NULL)return 0;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d101      	bne.n	8003874 <RecognizePacket+0x6c>
 8003870:	2300      	movs	r3, #0
 8003872:	e00a      	b.n	800388a <RecognizePacket+0x82>
		result = ModbusParse(request->input_pointer, request->inpit_size, request->output_pointer, RS485);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6818      	ldr	r0, [r3, #0]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	8919      	ldrh	r1, [r3, #8]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	2300      	movs	r3, #0
 8003882:	f7fe fdbd 	bl	8002400 <ModbusParse>
 8003886:	60f8      	str	r0, [r7, #12]
	}
	return result;
 8003888:	68fb      	ldr	r3, [r7, #12]
}
 800388a:	4618      	mov	r0, r3
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	40011000 	.word	0x40011000
 8003898:	200070dc 	.word	0x200070dc
 800389c:	40011400 	.word	0x40011400

080038a0 <Transmit>:

static void Transmit(UART_HandleTypeDef *huart, uint8_t *p, uint16_t size)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	4613      	mov	r3, r2
 80038ac:	80fb      	strh	r3, [r7, #6]
	if(huart->Instance==USART6)
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a0d      	ldr	r2, [pc, #52]	; (80038e8 <Transmit+0x48>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d112      	bne.n	80038de <Transmit+0x3e>
	{
		HAL_GPIO_WritePin(RS485_TX_GPIO_Port, RS485_TX_Pin, SET);
 80038b8:	2201      	movs	r2, #1
 80038ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038be:	480b      	ldr	r0, [pc, #44]	; (80038ec <Transmit+0x4c>)
 80038c0:	f003 fd32 	bl	8007328 <HAL_GPIO_WritePin>
		HAL_UART_Transmit(huart, p, size, 1000);
 80038c4:	88fa      	ldrh	r2, [r7, #6]
 80038c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038ca:	68b9      	ldr	r1, [r7, #8]
 80038cc:	68f8      	ldr	r0, [r7, #12]
 80038ce:	f005 fd06 	bl	80092de <HAL_UART_Transmit>
		HAL_GPIO_WritePin(RS485_TX_GPIO_Port, RS485_TX_Pin, RESET);
 80038d2:	2200      	movs	r2, #0
 80038d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80038d8:	4804      	ldr	r0, [pc, #16]	; (80038ec <Transmit+0x4c>)
 80038da:	f003 fd25 	bl	8007328 <HAL_GPIO_WritePin>

	}
}
 80038de:	bf00      	nop
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	40011400 	.word	0x40011400
 80038ec:	40020800 	.word	0x40020800

080038f0 <universal_control_init>:
#include <unerversal_control.h>
#include <timer.h>
#include <vozvratkovshaFB.h>

Universal_Control_Init_State universal_control_init(Universal_Control_Struct *var)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b082      	sub	sp, #8
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
	var->addTime = 100;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2264      	movs	r2, #100	; 0x64
 80038fc:	845a      	strh	r2, [r3, #34]	; 0x22
	if(Timer_Init(&(var->timer))==TIMER_FAIL)return UNIVERSAL_CONTROL_INIT_FAIL;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	3328      	adds	r3, #40	; 0x28
 8003902:	4618      	mov	r0, r3
 8003904:	f7ff fe1e 	bl	8003544 <Timer_Init>
 8003908:	4603      	mov	r3, r0
 800390a:	2b01      	cmp	r3, #1
 800390c:	d101      	bne.n	8003912 <universal_control_init+0x22>
 800390e:	2301      	movs	r3, #1
 8003910:	e032      	b.n	8003978 <universal_control_init+0x88>
	if(Timer_Init(&(var->homeErr))==TIMER_FAIL)return UNIVERSAL_CONTROL_INIT_FAIL;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	3334      	adds	r3, #52	; 0x34
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff fe14 	bl	8003544 <Timer_Init>
 800391c:	4603      	mov	r3, r0
 800391e:	2b01      	cmp	r3, #1
 8003920:	d101      	bne.n	8003926 <universal_control_init+0x36>
 8003922:	2301      	movs	r3, #1
 8003924:	e028      	b.n	8003978 <universal_control_init+0x88>
	if(Timer_Init(&(var->workErr))==TIMER_FAIL)return UNIVERSAL_CONTROL_INIT_FAIL;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	3340      	adds	r3, #64	; 0x40
 800392a:	4618      	mov	r0, r3
 800392c:	f7ff fe0a 	bl	8003544 <Timer_Init>
 8003930:	4603      	mov	r3, r0
 8003932:	2b01      	cmp	r3, #1
 8003934:	d101      	bne.n	800393a <universal_control_init+0x4a>
 8003936:	2301      	movs	r3, #1
 8003938:	e01e      	b.n	8003978 <universal_control_init+0x88>
	if(Timer_Init(&(var->sqTimer))==TIMER_FAIL)return UNIVERSAL_CONTROL_INIT_FAIL;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	334c      	adds	r3, #76	; 0x4c
 800393e:	4618      	mov	r0, r3
 8003940:	f7ff fe00 	bl	8003544 <Timer_Init>
 8003944:	4603      	mov	r3, r0
 8003946:	2b01      	cmp	r3, #1
 8003948:	d101      	bne.n	800394e <universal_control_init+0x5e>
 800394a:	2301      	movs	r3, #1
 800394c:	e014      	b.n	8003978 <universal_control_init+0x88>
	if(Timer_Init(&(var->calibTimer))==TIMER_FAIL)return UNIVERSAL_CONTROL_INIT_FAIL;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	3358      	adds	r3, #88	; 0x58
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff fdf6 	bl	8003544 <Timer_Init>
 8003958:	4603      	mov	r3, r0
 800395a:	2b01      	cmp	r3, #1
 800395c:	d101      	bne.n	8003962 <universal_control_init+0x72>
 800395e:	2301      	movs	r3, #1
 8003960:	e00a      	b.n	8003978 <universal_control_init+0x88>
	if(Timer_Init(&(var->notHomeTON))==TIMER_FAIL)return UNIVERSAL_CONTROL_INIT_FAIL;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	3364      	adds	r3, #100	; 0x64
 8003966:	4618      	mov	r0, r3
 8003968:	f7ff fdec 	bl	8003544 <Timer_Init>
 800396c:	4603      	mov	r3, r0
 800396e:	2b01      	cmp	r3, #1
 8003970:	d101      	bne.n	8003976 <universal_control_init+0x86>
 8003972:	2301      	movs	r3, #1
 8003974:	e000      	b.n	8003978 <universal_control_init+0x88>
	return UNIVERSAL_CONTROL_INIT_OK;
 8003976:	2300      	movs	r3, #0

}
 8003978:	4618      	mov	r0, r3
 800397a:	3708      	adds	r7, #8
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <universal_control_execute>:

void universal_control_execute(Universal_Control_Struct *var)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b088      	sub	sp, #32
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
	// 5                                                                               
	// 6   /                  work/home                                     
	// 0   
	//
	Vozvrat_Kovsha_Struct toHome;
	if(!var->initialized)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 800398e:	f003 0304 	and.w	r3, r3, #4
 8003992:	b2db      	uxtb	r3, r3
 8003994:	2b00      	cmp	r3, #0
 8003996:	d10f      	bne.n	80039b8 <universal_control_execute+0x38>
	{
		Universal_Control_Init_State result = universal_control_init(var);
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f7ff ffa9 	bl	80038f0 <universal_control_init>
 800399e:	4603      	mov	r3, r0
 80039a0:	77fb      	strb	r3, [r7, #31]
		if(result==UNIVERSAL_CONTROL_INIT_OK)var->initialized = 1;
 80039a2:	7ffb      	ldrb	r3, [r7, #31]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	f040 857d 	bne.w	80044a4 <universal_control_execute+0xb24>
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	f892 3072 	ldrb.w	r3, [r2, #114]	; 0x72
 80039b0:	f043 0304 	orr.w	r3, r3, #4
 80039b4:	f882 3072 	strb.w	r3, [r2, #114]	; 0x72
		else return;
	}
	if (var->startCycle && var->tostart) {
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	7d1b      	ldrb	r3, [r3, #20]
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d01e      	beq.n	8003a04 <universal_control_execute+0x84>
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	781b      	ldrb	r3, [r3, #0]
 80039ca:	f003 0310 	and.w	r3, r3, #16
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d017      	beq.n	8003a04 <universal_control_execute+0x84>
		var->busy = 1;
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	7993      	ldrb	r3, [r2, #6]
 80039d8:	f043 0301 	orr.w	r3, r3, #1
 80039dc:	7193      	strb	r3, [r2, #6]
		var->operation = 1;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2201      	movs	r2, #1
 80039e2:	82da      	strh	r2, [r3, #22]
		if (var->type==0) {
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	785b      	ldrb	r3, [r3, #1]
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d103      	bne.n	80039f4 <universal_control_execute+0x74>
			var->status = 6;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2206      	movs	r2, #6
 80039f0:	841a      	strh	r2, [r3, #32]
 80039f2:	e002      	b.n	80039fa <universal_control_execute+0x7a>
		} else {
			var->status = 1;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	841a      	strh	r2, [r3, #32]
		}
		var->startCycle = 0;
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	7d13      	ldrb	r3, [r2, #20]
 80039fe:	f36f 0300 	bfc	r3, #0, #1
 8003a02:	7513      	strb	r3, [r2, #20]
	}
	// timer
	var->timer.SV = var->timeToWork;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	889b      	ldrh	r3, [r3, #4]
 8003a08:	461a      	mov	r2, r3
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	629a      	str	r2, [r3, #40]	; 0x28
	var->timer.IN = var->status ==3;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	8c1b      	ldrh	r3, [r3, #32]
 8003a12:	2b03      	cmp	r3, #3
 8003a14:	bf0c      	ite	eq
 8003a16:	2301      	moveq	r3, #1
 8003a18:	2300      	movne	r3, #0
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	461a      	mov	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	var->timeout = var->timer.ET/1000;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a28:	4a9f      	ldr	r2, [pc, #636]	; (8003ca8 <universal_control_execute+0x328>)
 8003a2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2e:	099b      	lsrs	r3, r3, #6
 8003a30:	b29a      	uxth	r2, r3
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	821a      	strh	r2, [r3, #16]

	// sq timer
	var->sqTimer.IN = (var->status == 5 || var->status ==2);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	8c1b      	ldrh	r3, [r3, #32]
 8003a3a:	2b05      	cmp	r3, #5
 8003a3c:	d003      	beq.n	8003a46 <universal_control_execute+0xc6>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	8c1b      	ldrh	r3, [r3, #32]
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d101      	bne.n	8003a4a <universal_control_execute+0xca>
 8003a46:	2301      	movs	r3, #1
 8003a48:	e000      	b.n	8003a4c <universal_control_execute+0xcc>
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	b2da      	uxtb	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	var->sqTimer.SV = 3000;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003a5a:	64da      	str	r2, [r3, #76]	; 0x4c
	if (var->sqTimer.OUT) {
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d002      	beq.n	8003a6c <universal_control_execute+0xec>
		var->error = 5;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2205      	movs	r2, #5
 8003a6a:	71da      	strb	r2, [r3, #7]
	}

	// not_home_timer
	var->notHomeTON.IN = !(var->homePos);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	781b      	ldrb	r3, [r3, #0]
 8003a70:	f003 0301 	and.w	r3, r3, #1
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	bf0c      	ite	eq
 8003a7a:	2301      	moveq	r3, #1
 8003a7c:	2300      	movne	r3, #0
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	461a      	mov	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
	var->notHomeTON.SV = 1000;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a8e:	665a      	str	r2, [r3, #100]	; 0x64

	// positive triggers
	var->sq1StopRt = var->sq1StopLast==0 && var->sqStop1>0 ? 1:0;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8003a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d108      	bne.n	8003ab2 <universal_control_execute+0x132>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d001      	beq.n	8003ab2 <universal_control_execute+0x132>
 8003aae:	2301      	movs	r3, #1
 8003ab0:	e000      	b.n	8003ab4 <universal_control_execute+0x134>
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	f003 0301 	and.w	r3, r3, #1
 8003ab8:	b2d9      	uxtb	r1, r3
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	f892 3072 	ldrb.w	r3, [r2, #114]	; 0x72
 8003ac0:	f361 0300 	bfi	r3, r1, #0, #1
 8003ac4:	f882 3072 	strb.w	r3, [r2, #114]	; 0x72
	var->sq1StopLast = var->sqStop1;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003ad0:	b2d9      	uxtb	r1, r3
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	f892 3071 	ldrb.w	r3, [r2, #113]	; 0x71
 8003ad8:	f361 1386 	bfi	r3, r1, #6, #1
 8003adc:	f882 3071 	strb.w	r3, [r2, #113]	; 0x71

	var->sq2StopRt = var->sq2StopLast==0 && var->sqStop2>0 ? 1:0;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8003ae6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d108      	bne.n	8003b02 <universal_control_execute+0x182>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d001      	beq.n	8003b02 <universal_control_execute+0x182>
 8003afe:	2301      	movs	r3, #1
 8003b00:	e000      	b.n	8003b04 <universal_control_execute+0x184>
 8003b02:	2300      	movs	r3, #0
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	b2d9      	uxtb	r1, r3
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	f892 3072 	ldrb.w	r3, [r2, #114]	; 0x72
 8003b10:	f361 0341 	bfi	r3, r1, #1, #1
 8003b14:	f882 3072 	strb.w	r3, [r2, #114]	; 0x72
	var->sq2StopLast = var->sqStop2;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003b20:	b2d9      	uxtb	r1, r3
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	f892 3071 	ldrb.w	r3, [r2, #113]	; 0x71
 8003b28:	f361 13c7 	bfi	r3, r1, #7, #1
 8003b2c:	f882 3071 	strb.w	r3, [r2, #113]	; 0x71


	if (var->stop || var->error==21 || var->error==51 || var->error==5 || var->error==2) {
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	f003 0308 	and.w	r3, r3, #8
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d10f      	bne.n	8003b5e <universal_control_execute+0x1de>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	79db      	ldrb	r3, [r3, #7]
 8003b42:	2b15      	cmp	r3, #21
 8003b44:	d00b      	beq.n	8003b5e <universal_control_execute+0x1de>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	79db      	ldrb	r3, [r3, #7]
 8003b4a:	2b33      	cmp	r3, #51	; 0x33
 8003b4c:	d007      	beq.n	8003b5e <universal_control_execute+0x1de>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	79db      	ldrb	r3, [r3, #7]
 8003b52:	2b05      	cmp	r3, #5
 8003b54:	d003      	beq.n	8003b5e <universal_control_execute+0x1de>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	79db      	ldrb	r3, [r3, #7]
 8003b5a:	2b02      	cmp	r3, #2
 8003b5c:	d108      	bne.n	8003b70 <universal_control_execute+0x1f0>
		var->operation = 1;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2201      	movs	r2, #1
 8003b62:	82da      	strh	r2, [r3, #22]
		var->status = 6;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2206      	movs	r2, #6
 8003b68:	841a      	strh	r2, [r3, #32]
		var->error = 6;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2206      	movs	r2, #6
 8003b6e:	71da      	strb	r2, [r3, #7]
	}

	if (var->sq1StopRt || var->sq2StopRt) {
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d107      	bne.n	8003b90 <universal_control_execute+0x210>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d009      	beq.n	8003ba4 <universal_control_execute+0x224>
		var->forw = 0;
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	7993      	ldrb	r3, [r2, #6]
 8003b94:	f36f 0382 	bfc	r3, #2, #1
 8003b98:	7193      	strb	r3, [r2, #6]
		var->rev = 0;
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	7993      	ldrb	r3, [r2, #6]
 8003b9e:	f36f 0341 	bfc	r3, #1, #1
 8003ba2:	7193      	strb	r3, [r2, #6]
	}

	if(var->startVozvrat)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	7d1b      	ldrb	r3, [r3, #20]
 8003ba8:	f003 0302 	and.w	r3, r3, #2
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00a      	beq.n	8003bc8 <universal_control_execute+0x248>
	{
		var->busy = 0;
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	7993      	ldrb	r3, [r2, #6]
 8003bb6:	f36f 0300 	bfc	r3, #0, #1
 8003bba:	7193      	strb	r3, [r2, #6]
		var->status = 6;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2206      	movs	r2, #6
 8003bc0:	841a      	strh	r2, [r3, #32]
		var->operation = 2;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2202      	movs	r2, #2
 8003bc6:	82da      	strh	r2, [r3, #22]
	}

	// xz, zachem
	var->stopFlagLast = var->startFlagLast;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8003bce:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003bd2:	b2d9      	uxtb	r1, r3
 8003bd4:	687a      	ldr	r2, [r7, #4]
 8003bd6:	f892 3071 	ldrb.w	r3, [r2, #113]	; 0x71
 8003bda:	f361 03c3 	bfi	r3, r1, #3, #1
 8003bde:	f882 3071 	strb.w	r3, [r2, #113]	; 0x71
	var->statusout = var->status;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	8c1b      	ldrh	r3, [r3, #32]
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	721a      	strb	r2, [r3, #8]

	if(var->calibComplete)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8003bf2:	f003 0304 	and.w	r3, r3, #4
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	f000 80c3 	beq.w	8003d84 <universal_control_execute+0x404>
	{
		//homeErr timer
		var->homeErr.IN = (var->status==51
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	8c1b      	ldrh	r3, [r3, #32]
				|| var->status==5
				|| (var->status==3 && var->homePos)
				|| (var->operation==2 && var->homePos && var->vozvratStatusOut==1));
 8003c02:	2b33      	cmp	r3, #51	; 0x33
 8003c04:	d01d      	beq.n	8003c42 <universal_control_execute+0x2c2>
				|| var->status==5
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	8c1b      	ldrh	r3, [r3, #32]
 8003c0a:	2b05      	cmp	r3, #5
 8003c0c:	d019      	beq.n	8003c42 <universal_control_execute+0x2c2>
				|| (var->status==3 && var->homePos)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	8c1b      	ldrh	r3, [r3, #32]
 8003c12:	2b03      	cmp	r3, #3
 8003c14:	d106      	bne.n	8003c24 <universal_control_execute+0x2a4>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d10e      	bne.n	8003c42 <universal_control_execute+0x2c2>
				|| (var->operation==2 && var->homePos && var->vozvratStatusOut==1));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	8adb      	ldrh	r3, [r3, #22]
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d10c      	bne.n	8003c46 <universal_control_execute+0x2c6>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	b2db      	uxtb	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d005      	beq.n	8003c46 <universal_control_execute+0x2c6>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	7a5b      	ldrb	r3, [r3, #9]
 8003c3e:	2b01      	cmp	r3, #1
 8003c40:	d101      	bne.n	8003c46 <universal_control_execute+0x2c6>
 8003c42:	2301      	movs	r3, #1
 8003c44:	e000      	b.n	8003c48 <universal_control_execute+0x2c8>
 8003c46:	2300      	movs	r3, #0
		var->homeErr.IN = (var->status==51
 8003c48:	b2da      	uxtb	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		var->homeErr.SV = var->toHomeTime;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	699a      	ldr	r2, [r3, #24]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	635a      	str	r2, [r3, #52]	; 0x34
		if(var->homeErr.OUT)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d002      	beq.n	8003c68 <universal_control_execute+0x2e8>
		{
			var->error = 5;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2205      	movs	r2, #5
 8003c66:	71da      	strb	r2, [r3, #7]
		}
		if(var->type==1 || var->type==2 || var->type==6 )
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	785b      	ldrb	r3, [r3, #1]
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d007      	beq.n	8003c80 <universal_control_execute+0x300>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	785b      	ldrb	r3, [r3, #1]
 8003c74:	2b02      	cmp	r3, #2
 8003c76:	d003      	beq.n	8003c80 <universal_control_execute+0x300>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	785b      	ldrb	r3, [r3, #1]
 8003c7c:	2b06      	cmp	r3, #6
 8003c7e:	d115      	bne.n	8003cac <universal_control_execute+0x32c>
		{
			var->workErr.IN = (var->status==21 || var->status==2);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	8c1b      	ldrh	r3, [r3, #32]
 8003c84:	2b15      	cmp	r3, #21
 8003c86:	d003      	beq.n	8003c90 <universal_control_execute+0x310>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	8c1b      	ldrh	r3, [r3, #32]
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	d101      	bne.n	8003c94 <universal_control_execute+0x314>
 8003c90:	2301      	movs	r3, #1
 8003c92:	e000      	b.n	8003c96 <universal_control_execute+0x316>
 8003c94:	2300      	movs	r3, #0
 8003c96:	b2da      	uxtb	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			var->workErr.SV = var->toWorkTime;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	69da      	ldr	r2, [r3, #28]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	641a      	str	r2, [r3, #64]	; 0x40
 8003ca6:	e010      	b.n	8003cca <universal_control_execute+0x34a>
 8003ca8:	10624dd3 	.word	0x10624dd3
		}
		else
		{
			var->workErr.IN = (var->status==21);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	8c1b      	ldrh	r3, [r3, #32]
 8003cb0:	2b15      	cmp	r3, #21
 8003cb2:	bf0c      	ite	eq
 8003cb4:	2301      	moveq	r3, #1
 8003cb6:	2300      	movne	r3, #0
 8003cb8:	b2db      	uxtb	r3, r3
 8003cba:	461a      	mov	r2, r3
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
			var->workErr.SV = var->toWorkTime;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	69da      	ldr	r2, [r3, #28]
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	641a      	str	r2, [r3, #64]	; 0x40
		}

		if (var->status==21 || var->status==2) {
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	8c1b      	ldrh	r3, [r3, #32]
 8003cce:	2b15      	cmp	r3, #21
 8003cd0:	d003      	beq.n	8003cda <universal_control_execute+0x35a>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	8c1b      	ldrh	r3, [r3, #32]
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	d10e      	bne.n	8003cf8 <universal_control_execute+0x378>
			var->speedout = var->workErr.ET*180/(var->toHomeTime-var->addTime);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cde:	22b4      	movs	r2, #180	; 0xb4
 8003ce0:	fb02 f203 	mul.w	r2, r2, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	699b      	ldr	r3, [r3, #24]
 8003ce8:	6879      	ldr	r1, [r7, #4]
 8003cea:	8c49      	ldrh	r1, [r1, #34]	; 0x22
 8003cec:	1a5b      	subs	r3, r3, r1
 8003cee:	fbb2 f2f3 	udiv	r2, r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	60da      	str	r2, [r3, #12]
 8003cf6:	e03d      	b.n	8003d74 <universal_control_execute+0x3f4>
		} else if(var->status==3) {
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	8c1b      	ldrh	r3, [r3, #32]
 8003cfc:	2b03      	cmp	r3, #3
 8003cfe:	d103      	bne.n	8003d08 <universal_control_execute+0x388>
			var->speedout = 180;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	22b4      	movs	r2, #180	; 0xb4
 8003d04:	60da      	str	r2, [r3, #12]
 8003d06:	e035      	b.n	8003d74 <universal_control_execute+0x3f4>
		}
		else if(var->status==51){
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	8c1b      	ldrh	r3, [r3, #32]
 8003d0c:	2b33      	cmp	r3, #51	; 0x33
 8003d0e:	d12a      	bne.n	8003d66 <universal_control_execute+0x3e6>
			if(var->type==3 || var->type==4){
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	785b      	ldrb	r3, [r3, #1]
 8003d14:	2b03      	cmp	r3, #3
 8003d16:	d003      	beq.n	8003d20 <universal_control_execute+0x3a0>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	785b      	ldrb	r3, [r3, #1]
 8003d1c:	2b04      	cmp	r3, #4
 8003d1e:	d111      	bne.n	8003d44 <universal_control_execute+0x3c4>
				var->speedout = 360 - var->homeErr.ET*360/(var->toHomeTime-var->addTime);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d24:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8003d28:	fb02 f203 	mul.w	r2, r2, r3
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	699b      	ldr	r3, [r3, #24]
 8003d30:	6879      	ldr	r1, [r7, #4]
 8003d32:	8c49      	ldrh	r1, [r1, #34]	; 0x22
 8003d34:	1a5b      	subs	r3, r3, r1
 8003d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d3a:	f5c3 72b4 	rsb	r2, r3, #360	; 0x168
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	60da      	str	r2, [r3, #12]
 8003d42:	e017      	b.n	8003d74 <universal_control_execute+0x3f4>
			}
			else{
				var->speedout = 180 - var->homeErr.ET*180/(var->toHomeTime-var->addTime);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d48:	22b4      	movs	r2, #180	; 0xb4
 8003d4a:	fb02 f203 	mul.w	r2, r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	6879      	ldr	r1, [r7, #4]
 8003d54:	8c49      	ldrh	r1, [r1, #34]	; 0x22
 8003d56:	1a5b      	subs	r3, r3, r1
 8003d58:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d5c:	f1c3 02b4 	rsb	r2, r3, #180	; 0xb4
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	60da      	str	r2, [r3, #12]
 8003d64:	e006      	b.n	8003d74 <universal_control_execute+0x3f4>
			}

		}
		else if(var->status==6){
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	8c1b      	ldrh	r3, [r3, #32]
 8003d6a:	2b06      	cmp	r3, #6
 8003d6c:	d102      	bne.n	8003d74 <universal_control_execute+0x3f4>
			var->speedout = 0;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	60da      	str	r2, [r3, #12]
		}
		if(var->workErr.OUT)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d002      	beq.n	8003d84 <universal_control_execute+0x404>
		{
			var->error = 2;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2202      	movs	r2, #2
 8003d82:	71da      	strb	r2, [r3, #7]
		}

	}
	switch (var->operation) {
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	8adb      	ldrh	r3, [r3, #22]
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d003      	beq.n	8003d94 <universal_control_execute+0x414>
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	f000 822c 	beq.w	80041ea <universal_control_execute+0x86a>
			{
				var->error = 0;
			}
			break;
		default:
			break;
 8003d92:	e2ae      	b.n	80042f2 <universal_control_execute+0x972>
			switch (var->status) {
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	8c1b      	ldrh	r3, [r3, #32]
 8003d98:	2b33      	cmp	r3, #51	; 0x33
 8003d9a:	f200 821e 	bhi.w	80041da <universal_control_execute+0x85a>
 8003d9e:	a201      	add	r2, pc, #4	; (adr r2, 8003da4 <universal_control_execute+0x424>)
 8003da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da4:	08004171 	.word	0x08004171
 8003da8:	08003e75 	.word	0x08003e75
 8003dac:	08003fb5 	.word	0x08003fb5
 8003db0:	0800405b 	.word	0x0800405b
 8003db4:	08004095 	.word	0x08004095
 8003db8:	080040db 	.word	0x080040db
 8003dbc:	08004145 	.word	0x08004145
 8003dc0:	080041db 	.word	0x080041db
 8003dc4:	080041db 	.word	0x080041db
 8003dc8:	080041db 	.word	0x080041db
 8003dcc:	080041db 	.word	0x080041db
 8003dd0:	080041db 	.word	0x080041db
 8003dd4:	080041db 	.word	0x080041db
 8003dd8:	080041db 	.word	0x080041db
 8003ddc:	080041db 	.word	0x080041db
 8003de0:	080041db 	.word	0x080041db
 8003de4:	080041db 	.word	0x080041db
 8003de8:	080041db 	.word	0x080041db
 8003dec:	080041db 	.word	0x080041db
 8003df0:	080041db 	.word	0x080041db
 8003df4:	080041db 	.word	0x080041db
 8003df8:	08003fe9 	.word	0x08003fe9
 8003dfc:	080041db 	.word	0x080041db
 8003e00:	080041db 	.word	0x080041db
 8003e04:	080041db 	.word	0x080041db
 8003e08:	080041db 	.word	0x080041db
 8003e0c:	080041db 	.word	0x080041db
 8003e10:	080041db 	.word	0x080041db
 8003e14:	080041db 	.word	0x080041db
 8003e18:	080041db 	.word	0x080041db
 8003e1c:	080041db 	.word	0x080041db
 8003e20:	080041db 	.word	0x080041db
 8003e24:	080041db 	.word	0x080041db
 8003e28:	080041db 	.word	0x080041db
 8003e2c:	080041db 	.word	0x080041db
 8003e30:	080041db 	.word	0x080041db
 8003e34:	080041db 	.word	0x080041db
 8003e38:	080041db 	.word	0x080041db
 8003e3c:	080041db 	.word	0x080041db
 8003e40:	080041db 	.word	0x080041db
 8003e44:	080041db 	.word	0x080041db
 8003e48:	080041db 	.word	0x080041db
 8003e4c:	080041db 	.word	0x080041db
 8003e50:	080041db 	.word	0x080041db
 8003e54:	080041db 	.word	0x080041db
 8003e58:	080041db 	.word	0x080041db
 8003e5c:	080041db 	.word	0x080041db
 8003e60:	080041db 	.word	0x080041db
 8003e64:	080041db 	.word	0x080041db
 8003e68:	080041db 	.word	0x080041db
 8003e6c:	080041db 	.word	0x080041db
 8003e70:	080040f1 	.word	0x080040f1
					if (var->type==6)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	785b      	ldrb	r3, [r3, #1]
 8003e78:	2b06      	cmp	r3, #6
 8003e7a:	d155      	bne.n	8003f28 <universal_control_execute+0x5a8>
						if (var->homePos)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	781b      	ldrb	r3, [r3, #0]
 8003e80:	f003 0301 	and.w	r3, r3, #1
 8003e84:	b2db      	uxtb	r3, r3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d014      	beq.n	8003eb4 <universal_control_execute+0x534>
							var->forw = 0;
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	7993      	ldrb	r3, [r2, #6]
 8003e8e:	f36f 0382 	bfc	r3, #2, #1
 8003e92:	7193      	strb	r3, [r2, #6]
							var->rev = 1;
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	7993      	ldrb	r3, [r2, #6]
 8003e98:	f043 0302 	orr.w	r3, r3, #2
 8003e9c:	7193      	strb	r3, [r2, #6]
							var->moveDirection = 0;
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	f892 3071 	ldrb.w	r3, [r2, #113]	; 0x71
 8003ea4:	f36f 1304 	bfc	r3, #4, #1
 8003ea8:	f882 3071 	strb.w	r3, [r2, #113]	; 0x71
							var->status = 2;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2202      	movs	r2, #2
 8003eb0:	841a      	strh	r2, [r3, #32]
					break;
 8003eb2:	e199      	b.n	80041e8 <universal_control_execute+0x868>
						else if(var->workPos)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	f003 0302 	and.w	r3, r3, #2
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d014      	beq.n	8003eec <universal_control_execute+0x56c>
							var->forw = 1;
 8003ec2:	687a      	ldr	r2, [r7, #4]
 8003ec4:	7993      	ldrb	r3, [r2, #6]
 8003ec6:	f043 0304 	orr.w	r3, r3, #4
 8003eca:	7193      	strb	r3, [r2, #6]
							var->rev = 0;
 8003ecc:	687a      	ldr	r2, [r7, #4]
 8003ece:	7993      	ldrb	r3, [r2, #6]
 8003ed0:	f36f 0341 	bfc	r3, #1, #1
 8003ed4:	7193      	strb	r3, [r2, #6]
							var->moveDirection = 1;
 8003ed6:	687a      	ldr	r2, [r7, #4]
 8003ed8:	f892 3071 	ldrb.w	r3, [r2, #113]	; 0x71
 8003edc:	f043 0310 	orr.w	r3, r3, #16
 8003ee0:	f882 3071 	strb.w	r3, [r2, #113]	; 0x71
							var->status = 5;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2205      	movs	r2, #5
 8003ee8:	841a      	strh	r2, [r3, #32]
					break;
 8003eea:	e17d      	b.n	80041e8 <universal_control_execute+0x868>
						else if(var->moveDirection)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8003ef2:	f003 0310 	and.w	r3, r3, #16
 8003ef6:	b2db      	uxtb	r3, r3
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00a      	beq.n	8003f12 <universal_control_execute+0x592>
							var->forw = 1;
 8003efc:	687a      	ldr	r2, [r7, #4]
 8003efe:	7993      	ldrb	r3, [r2, #6]
 8003f00:	f043 0304 	orr.w	r3, r3, #4
 8003f04:	7193      	strb	r3, [r2, #6]
							var->rev = 0;
 8003f06:	687a      	ldr	r2, [r7, #4]
 8003f08:	7993      	ldrb	r3, [r2, #6]
 8003f0a:	f36f 0341 	bfc	r3, #1, #1
 8003f0e:	7193      	strb	r3, [r2, #6]
					break;
 8003f10:	e16a      	b.n	80041e8 <universal_control_execute+0x868>
							var->forw = 0;
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	7993      	ldrb	r3, [r2, #6]
 8003f16:	f36f 0382 	bfc	r3, #2, #1
 8003f1a:	7193      	strb	r3, [r2, #6]
							var->rev = 1;
 8003f1c:	687a      	ldr	r2, [r7, #4]
 8003f1e:	7993      	ldrb	r3, [r2, #6]
 8003f20:	f043 0302 	orr.w	r3, r3, #2
 8003f24:	7193      	strb	r3, [r2, #6]
					break;
 8003f26:	e15f      	b.n	80041e8 <universal_control_execute+0x868>
						if(var->forw_rev)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	f003 0304 	and.w	r3, r3, #4
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d01e      	beq.n	8003f74 <universal_control_execute+0x5f4>
							var->rev = 0;
 8003f36:	687a      	ldr	r2, [r7, #4]
 8003f38:	7993      	ldrb	r3, [r2, #6]
 8003f3a:	f36f 0341 	bfc	r3, #1, #1
 8003f3e:	7193      	strb	r3, [r2, #6]
							var->forw = 1;
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	7993      	ldrb	r3, [r2, #6]
 8003f44:	f043 0304 	orr.w	r3, r3, #4
 8003f48:	7193      	strb	r3, [r2, #6]
							switch (var->type) {
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	785b      	ldrb	r3, [r3, #1]
 8003f4e:	2b04      	cmp	r3, #4
 8003f50:	dc02      	bgt.n	8003f58 <universal_control_execute+0x5d8>
 8003f52:	2b03      	cmp	r3, #3
 8003f54:	da06      	bge.n	8003f64 <universal_control_execute+0x5e4>
 8003f56:	e009      	b.n	8003f6c <universal_control_execute+0x5ec>
 8003f58:	2b05      	cmp	r3, #5
 8003f5a:	d107      	bne.n	8003f6c <universal_control_execute+0x5ec>
									var->status = 5;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2205      	movs	r2, #5
 8003f60:	841a      	strh	r2, [r3, #32]
									break;
 8003f62:	e026      	b.n	8003fb2 <universal_control_execute+0x632>
									var->status=2;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2202      	movs	r2, #2
 8003f68:	841a      	strh	r2, [r3, #32]
									break;
 8003f6a:	e022      	b.n	8003fb2 <universal_control_execute+0x632>
									var->status = 2;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	841a      	strh	r2, [r3, #32]
									break;
 8003f72:	e01e      	b.n	8003fb2 <universal_control_execute+0x632>
							var->rev = 1;
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	7993      	ldrb	r3, [r2, #6]
 8003f78:	f043 0302 	orr.w	r3, r3, #2
 8003f7c:	7193      	strb	r3, [r2, #6]
							var->forw = 0;
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	7993      	ldrb	r3, [r2, #6]
 8003f82:	f36f 0382 	bfc	r3, #2, #1
 8003f86:	7193      	strb	r3, [r2, #6]
							switch (var->type) {
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	785b      	ldrb	r3, [r3, #1]
 8003f8c:	2b04      	cmp	r3, #4
 8003f8e:	dc02      	bgt.n	8003f96 <universal_control_execute+0x616>
 8003f90:	2b03      	cmp	r3, #3
 8003f92:	da06      	bge.n	8003fa2 <universal_control_execute+0x622>
 8003f94:	e009      	b.n	8003faa <universal_control_execute+0x62a>
 8003f96:	2b05      	cmp	r3, #5
 8003f98:	d107      	bne.n	8003faa <universal_control_execute+0x62a>
									var->status = 3;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2203      	movs	r2, #3
 8003f9e:	841a      	strh	r2, [r3, #32]
									break;
 8003fa0:	e007      	b.n	8003fb2 <universal_control_execute+0x632>
									var->status=2;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2202      	movs	r2, #2
 8003fa6:	841a      	strh	r2, [r3, #32]
									break;
 8003fa8:	e003      	b.n	8003fb2 <universal_control_execute+0x632>
									var->status = 2;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2202      	movs	r2, #2
 8003fae:	841a      	strh	r2, [r3, #32]
									break;
 8003fb0:	bf00      	nop
					break;
 8003fb2:	e119      	b.n	80041e8 <universal_control_execute+0x868>
					if(var->notHomeTON.OUT)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	f893 306d 	ldrb.w	r3, [r3, #109]	; 0x6d
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d012      	beq.n	8003fe4 <universal_control_execute+0x664>
						switch (var->type) {
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	785b      	ldrb	r3, [r3, #1]
 8003fc2:	2b03      	cmp	r3, #3
 8003fc4:	d002      	beq.n	8003fcc <universal_control_execute+0x64c>
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	d004      	beq.n	8003fd4 <universal_control_execute+0x654>
 8003fca:	e007      	b.n	8003fdc <universal_control_execute+0x65c>
								var->status = 51;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2233      	movs	r2, #51	; 0x33
 8003fd0:	841a      	strh	r2, [r3, #32]
								break;
 8003fd2:	e008      	b.n	8003fe6 <universal_control_execute+0x666>
								var->status = 3;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2203      	movs	r2, #3
 8003fd8:	841a      	strh	r2, [r3, #32]
								break;
 8003fda:	e004      	b.n	8003fe6 <universal_control_execute+0x666>
								var->status = 21;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2215      	movs	r2, #21
 8003fe0:	841a      	strh	r2, [r3, #32]
								break;
 8003fe2:	e000      	b.n	8003fe6 <universal_control_execute+0x666>
					}
 8003fe4:	bf00      	nop
					break;
 8003fe6:	e0ff      	b.n	80041e8 <universal_control_execute+0x868>
					if(var->workPos)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	f003 0302 	and.w	r3, r3, #2
 8003ff0:	b2db      	uxtb	r3, r3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d017      	beq.n	8004026 <universal_control_execute+0x6a6>
						var->forw = 0;
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	7993      	ldrb	r3, [r2, #6]
 8003ffa:	f36f 0382 	bfc	r3, #2, #1
 8003ffe:	7193      	strb	r3, [r2, #6]
						switch (var->type) {
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	785b      	ldrb	r3, [r3, #1]
 8004004:	2b02      	cmp	r3, #2
 8004006:	d002      	beq.n	800400e <universal_control_execute+0x68e>
 8004008:	2b06      	cmp	r3, #6
 800400a:	d004      	beq.n	8004016 <universal_control_execute+0x696>
 800400c:	e007      	b.n	800401e <universal_control_execute+0x69e>
								var->status =4;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	2204      	movs	r2, #4
 8004012:	841a      	strh	r2, [r3, #32]
								break;
 8004014:	e008      	b.n	8004028 <universal_control_execute+0x6a8>
								var->status =6;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2206      	movs	r2, #6
 800401a:	841a      	strh	r2, [r3, #32]
								break;
 800401c:	e004      	b.n	8004028 <universal_control_execute+0x6a8>
								var->status =3;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2203      	movs	r2, #3
 8004022:	841a      	strh	r2, [r3, #32]
								break;
 8004024:	e000      	b.n	8004028 <universal_control_execute+0x6a8>
					}
 8004026:	bf00      	nop
					if(var->homePos && !(var->type==4 || var->type==3))
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	f003 0301 	and.w	r3, r3, #1
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b00      	cmp	r3, #0
 8004034:	f000 80d3 	beq.w	80041de <universal_control_execute+0x85e>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	785b      	ldrb	r3, [r3, #1]
 800403c:	2b04      	cmp	r3, #4
 800403e:	f000 80ce 	beq.w	80041de <universal_control_execute+0x85e>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	785b      	ldrb	r3, [r3, #1]
 8004046:	2b03      	cmp	r3, #3
 8004048:	f000 80c9 	beq.w	80041de <universal_control_execute+0x85e>
						var->error = 21;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2215      	movs	r2, #21
 8004050:	71da      	strb	r2, [r3, #7]
						var->status = 6;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2206      	movs	r2, #6
 8004056:	841a      	strh	r2, [r3, #32]
					break;
 8004058:	e0c1      	b.n	80041de <universal_control_execute+0x85e>
					if(var->timer.OUT)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004060:	2b00      	cmp	r3, #0
 8004062:	d015      	beq.n	8004090 <universal_control_execute+0x710>
						switch (var->type) {
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	785b      	ldrb	r3, [r3, #1]
 8004068:	2b05      	cmp	r3, #5
 800406a:	d009      	beq.n	8004080 <universal_control_execute+0x700>
 800406c:	2b05      	cmp	r3, #5
 800406e:	dc0b      	bgt.n	8004088 <universal_control_execute+0x708>
 8004070:	2b02      	cmp	r3, #2
 8004072:	d005      	beq.n	8004080 <universal_control_execute+0x700>
 8004074:	2b04      	cmp	r3, #4
 8004076:	d107      	bne.n	8004088 <universal_control_execute+0x708>
								var->status = 5;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2205      	movs	r2, #5
 800407c:	841a      	strh	r2, [r3, #32]
								break;
 800407e:	e008      	b.n	8004092 <universal_control_execute+0x712>
								var->status = 6;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2206      	movs	r2, #6
 8004084:	841a      	strh	r2, [r3, #32]
								break;
 8004086:	e004      	b.n	8004092 <universal_control_execute+0x712>
								var->status = 4;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2204      	movs	r2, #4
 800408c:	841a      	strh	r2, [r3, #32]
								break;
 800408e:	e000      	b.n	8004092 <universal_control_execute+0x712>
					}
 8004090:	bf00      	nop
					break;
 8004092:	e0a9      	b.n	80041e8 <universal_control_execute+0x868>
					if(var->forw_rev)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	781b      	ldrb	r3, [r3, #0]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	b2db      	uxtb	r3, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00d      	beq.n	80040be <universal_control_execute+0x73e>
						var->forw = 0;
 80040a2:	687a      	ldr	r2, [r7, #4]
 80040a4:	7993      	ldrb	r3, [r2, #6]
 80040a6:	f36f 0382 	bfc	r3, #2, #1
 80040aa:	7193      	strb	r3, [r2, #6]
						var->rev = 1;
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	7993      	ldrb	r3, [r2, #6]
 80040b0:	f043 0302 	orr.w	r3, r3, #2
 80040b4:	7193      	strb	r3, [r2, #6]
						var->status = 5;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2205      	movs	r2, #5
 80040ba:	841a      	strh	r2, [r3, #32]
					break;
 80040bc:	e094      	b.n	80041e8 <universal_control_execute+0x868>
						var->forw = 1;
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	7993      	ldrb	r3, [r2, #6]
 80040c2:	f043 0304 	orr.w	r3, r3, #4
 80040c6:	7193      	strb	r3, [r2, #6]
						var->rev = 0;
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	7993      	ldrb	r3, [r2, #6]
 80040cc:	f36f 0341 	bfc	r3, #1, #1
 80040d0:	7193      	strb	r3, [r2, #6]
						var->status = 5;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2205      	movs	r2, #5
 80040d6:	841a      	strh	r2, [r3, #32]
					break;
 80040d8:	e086      	b.n	80041e8 <universal_control_execute+0x868>
					if(!var->workPos)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	f003 0302 	and.w	r3, r3, #2
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d17c      	bne.n	80041e2 <universal_control_execute+0x862>
						var->status = 51;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2233      	movs	r2, #51	; 0x33
 80040ec:	841a      	strh	r2, [r3, #32]
					break;
 80040ee:	e078      	b.n	80041e2 <universal_control_execute+0x862>
					if(var->homePos)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d00b      	beq.n	8004116 <universal_control_execute+0x796>
						switch (var->type) {
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	785b      	ldrb	r3, [r3, #1]
 8004102:	2b02      	cmp	r3, #2
 8004104:	d103      	bne.n	800410e <universal_control_execute+0x78e>
								var->status = 3;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2203      	movs	r2, #3
 800410a:	841a      	strh	r2, [r3, #32]
								break;
 800410c:	e004      	b.n	8004118 <universal_control_execute+0x798>
								var->status = 6;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2206      	movs	r2, #6
 8004112:	841a      	strh	r2, [r3, #32]
								break;
 8004114:	e000      	b.n	8004118 <universal_control_execute+0x798>
					}
 8004116:	bf00      	nop
					if(var->workPos && !(var->type==4 || var->type==3))
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	f003 0302 	and.w	r3, r3, #2
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b00      	cmp	r3, #0
 8004124:	d05f      	beq.n	80041e6 <universal_control_execute+0x866>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	785b      	ldrb	r3, [r3, #1]
 800412a:	2b04      	cmp	r3, #4
 800412c:	d05b      	beq.n	80041e6 <universal_control_execute+0x866>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	785b      	ldrb	r3, [r3, #1]
 8004132:	2b03      	cmp	r3, #3
 8004134:	d057      	beq.n	80041e6 <universal_control_execute+0x866>
						var->error = 51;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2233      	movs	r2, #51	; 0x33
 800413a:	71da      	strb	r2, [r3, #7]
						var->status = 6;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2206      	movs	r2, #6
 8004140:	841a      	strh	r2, [r3, #32]
					break;
 8004142:	e050      	b.n	80041e6 <universal_control_execute+0x866>
					var->forw = 0;
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	7993      	ldrb	r3, [r2, #6]
 8004148:	f36f 0382 	bfc	r3, #2, #1
 800414c:	7193      	strb	r3, [r2, #6]
					var->rev = 0;
 800414e:	687a      	ldr	r2, [r7, #4]
 8004150:	7993      	ldrb	r3, [r2, #6]
 8004152:	f36f 0341 	bfc	r3, #1, #1
 8004156:	7193      	strb	r3, [r2, #6]
					var->busy = 0;
 8004158:	687a      	ldr	r2, [r7, #4]
 800415a:	7993      	ldrb	r3, [r2, #6]
 800415c:	f36f 0300 	bfc	r3, #0, #1
 8004160:	7193      	strb	r3, [r2, #6]
					var->vozvratStatusOut = 0;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	725a      	strb	r2, [r3, #9]
					var->status=0;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	841a      	strh	r2, [r3, #32]
					break;
 800416e:	e03b      	b.n	80041e8 <universal_control_execute+0x868>
					if (var->type==6) {
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	785b      	ldrb	r3, [r3, #1]
 8004174:	2b06      	cmp	r3, #6
 8004176:	d115      	bne.n	80041a4 <universal_control_execute+0x824>
						if (var->homePos || var->workPos) {
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	f003 0301 	and.w	r3, r3, #1
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d106      	bne.n	8004194 <universal_control_execute+0x814>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	b2db      	uxtb	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	d003      	beq.n	800419c <universal_control_execute+0x81c>
							var->error=0;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	71da      	strb	r2, [r3, #7]
 800419a:	e01d      	b.n	80041d8 <universal_control_execute+0x858>
							var->error = 6;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2206      	movs	r2, #6
 80041a0:	71da      	strb	r2, [r3, #7]
					break;
 80041a2:	e021      	b.n	80041e8 <universal_control_execute+0x868>
					} else if((!(var->homePos) || var->workPos) && !(var->type==5)){
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	f003 0301 	and.w	r3, r3, #1
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d006      	beq.n	80041c0 <universal_control_execute+0x840>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d007      	beq.n	80041d0 <universal_control_execute+0x850>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	785b      	ldrb	r3, [r3, #1]
 80041c4:	2b05      	cmp	r3, #5
 80041c6:	d003      	beq.n	80041d0 <universal_control_execute+0x850>
						var->error = 6;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2206      	movs	r2, #6
 80041cc:	71da      	strb	r2, [r3, #7]
 80041ce:	e003      	b.n	80041d8 <universal_control_execute+0x858>
						var->error = 0;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	71da      	strb	r2, [r3, #7]
					break;
 80041d6:	e007      	b.n	80041e8 <universal_control_execute+0x868>
 80041d8:	e006      	b.n	80041e8 <universal_control_execute+0x868>
					break;
 80041da:	bf00      	nop
 80041dc:	e089      	b.n	80042f2 <universal_control_execute+0x972>
					break;
 80041de:	bf00      	nop
 80041e0:	e087      	b.n	80042f2 <universal_control_execute+0x972>
					break;
 80041e2:	bf00      	nop
 80041e4:	e085      	b.n	80042f2 <universal_control_execute+0x972>
					break;
 80041e6:	bf00      	nop
			break;
 80041e8:	e083      	b.n	80042f2 <universal_control_execute+0x972>
			toHome.sqStop1 = var->sqStop1;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	781b      	ldrb	r3, [r3, #0]
 80041ee:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80041f2:	b2da      	uxtb	r2, r3
 80041f4:	7b3b      	ldrb	r3, [r7, #12]
 80041f6:	f362 03c3 	bfi	r3, r2, #3, #1
 80041fa:	733b      	strb	r3, [r7, #12]
			toHome.sqStop2 = var->sqStop2;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8004204:	b2da      	uxtb	r2, r3
 8004206:	7b3b      	ldrb	r3, [r7, #12]
 8004208:	f362 1304 	bfi	r3, r2, #4, #1
 800420c:	733b      	strb	r3, [r7, #12]
			toHome.moveDirection = var->moveDirection;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004214:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8004218:	b2da      	uxtb	r2, r3
 800421a:	7dbb      	ldrb	r3, [r7, #22]
 800421c:	f362 0300 	bfi	r3, r2, #0, #1
 8004220:	75bb      	strb	r3, [r7, #22]
			toHome.startflag = var->startVozvrat;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	7d1b      	ldrb	r3, [r3, #20]
 8004226:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800422a:	b2da      	uxtb	r2, r3
 800422c:	7dbb      	ldrb	r3, [r7, #22]
 800422e:	f362 0341 	bfi	r3, r2, #1, #1
 8004232:	75bb      	strb	r3, [r7, #22]
			toHome.type = var->type;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	785b      	ldrb	r3, [r3, #1]
 8004238:	737b      	strb	r3, [r7, #13]
			toHome.homePos = var->homePos;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004242:	b2da      	uxtb	r2, r3
 8004244:	7b3b      	ldrb	r3, [r7, #12]
 8004246:	f362 0300 	bfi	r3, r2, #0, #1
 800424a:	733b      	strb	r3, [r7, #12]
			toHome.workPos = var->workPos;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004254:	b2da      	uxtb	r2, r3
 8004256:	7b3b      	ldrb	r3, [r7, #12]
 8004258:	f362 0341 	bfi	r3, r2, #1, #1
 800425c:	733b      	strb	r3, [r7, #12]
			toHome.forw_rev = var->forw_rev;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	781b      	ldrb	r3, [r3, #0]
 8004262:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8004266:	b2da      	uxtb	r2, r3
 8004268:	7b3b      	ldrb	r3, [r7, #12]
 800426a:	f362 0382 	bfi	r3, r2, #2, #1
 800426e:	733b      	strb	r3, [r7, #12]
			toHome.setSpeed = var->setSpeed;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	885b      	ldrh	r3, [r3, #2]
 8004274:	81fb      	strh	r3, [r7, #14]
			Vozvrat_Kovsha(&toHome);
 8004276:	f107 030c 	add.w	r3, r7, #12
 800427a:	4618      	mov	r0, r3
 800427c:	f000 f91c 	bl	80044b8 <Vozvrat_Kovsha>
			var->vozvratBusy = toHome.busy;
 8004280:	7c3b      	ldrb	r3, [r7, #16]
 8004282:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004286:	b2d9      	uxtb	r1, r3
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	7993      	ldrb	r3, [r2, #6]
 800428c:	f361 03c3 	bfi	r3, r1, #3, #1
 8004290:	7193      	strb	r3, [r2, #6]
			var->vozvratStatusOut = toHome.statusout;
 8004292:	7cba      	ldrb	r2, [r7, #18]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	725a      	strb	r2, [r3, #9]
			var->rev = toHome.rev;
 8004298:	7c3b      	ldrb	r3, [r7, #16]
 800429a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800429e:	b2d9      	uxtb	r1, r3
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	7993      	ldrb	r3, [r2, #6]
 80042a4:	f361 0341 	bfi	r3, r1, #1, #1
 80042a8:	7193      	strb	r3, [r2, #6]
			var->forw = toHome.forw;
 80042aa:	7c3b      	ldrb	r3, [r7, #16]
 80042ac:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80042b0:	b2d9      	uxtb	r1, r3
 80042b2:	687a      	ldr	r2, [r7, #4]
 80042b4:	7993      	ldrb	r3, [r2, #6]
 80042b6:	f361 0382 	bfi	r3, r1, #2, #1
 80042ba:	7193      	strb	r3, [r2, #6]
			if(var->homePos)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	781b      	ldrb	r3, [r3, #0]
 80042c0:	f003 0301 	and.w	r3, r3, #1
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d008      	beq.n	80042dc <universal_control_execute+0x95c>
				var->operation = 1;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2201      	movs	r2, #1
 80042ce:	82da      	strh	r2, [r3, #22]
				var->status = 6;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2206      	movs	r2, #6
 80042d4:	841a      	strh	r2, [r3, #32]
				var->error = 0;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	2200      	movs	r2, #0
 80042da:	71da      	strb	r2, [r3, #7]
			if(var->vozvratBusy)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	799b      	ldrb	r3, [r3, #6]
 80042e0:	f003 0308 	and.w	r3, r3, #8
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d002      	beq.n	80042f0 <universal_control_execute+0x970>
				var->error = 0;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	71da      	strb	r2, [r3, #7]
			break;
 80042f0:	bf00      	nop
	}
	// 
	var->calibTimer.SV = 100000;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a6f      	ldr	r2, [pc, #444]	; (80044b4 <universal_control_execute+0xb34>)
 80042f6:	659a      	str	r2, [r3, #88]	; 0x58
	if(var->type==4)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	785b      	ldrb	r3, [r3, #1]
 80042fc:	2b04      	cmp	r3, #4
 80042fe:	d124      	bne.n	800434a <universal_control_execute+0x9ca>
	{
		var->calibTimer.IN = !var->calibComplete && (var->forw || var->rev) && !var->homePos;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004306:	f003 0304 	and.w	r3, r3, #4
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b00      	cmp	r3, #0
 800430e:	d116      	bne.n	800433e <universal_control_execute+0x9be>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	799b      	ldrb	r3, [r3, #6]
 8004314:	f003 0304 	and.w	r3, r3, #4
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d106      	bne.n	800432c <universal_control_execute+0x9ac>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	799b      	ldrb	r3, [r3, #6]
 8004322:	f003 0302 	and.w	r3, r3, #2
 8004326:	b2db      	uxtb	r3, r3
 8004328:	2b00      	cmp	r3, #0
 800432a:	d008      	beq.n	800433e <universal_control_execute+0x9be>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	b2db      	uxtb	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <universal_control_execute+0x9be>
 800433a:	2301      	movs	r3, #1
 800433c:	e000      	b.n	8004340 <universal_control_execute+0x9c0>
 800433e:	2300      	movs	r3, #0
 8004340:	b2da      	uxtb	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 8004348:	e01c      	b.n	8004384 <universal_control_execute+0xa04>
	}
	else
	{
		var->calibTimer.IN = !var->calibComplete && (var->forw || var->rev);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004350:	f003 0304 	and.w	r3, r3, #4
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d10f      	bne.n	800437a <universal_control_execute+0x9fa>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	799b      	ldrb	r3, [r3, #6]
 800435e:	f003 0304 	and.w	r3, r3, #4
 8004362:	b2db      	uxtb	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	d106      	bne.n	8004376 <universal_control_execute+0x9f6>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	799b      	ldrb	r3, [r3, #6]
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b00      	cmp	r3, #0
 8004374:	d001      	beq.n	800437a <universal_control_execute+0x9fa>
 8004376:	2301      	movs	r3, #1
 8004378:	e000      	b.n	800437c <universal_control_execute+0x9fc>
 800437a:	2300      	movs	r3, #0
 800437c:	b2da      	uxtb	r2, r3
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	}

	// 
	if(!var->calibComplete)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 800438a:	f003 0304 	and.w	r3, r3, #4
 800438e:	b2db      	uxtb	r3, r3
 8004390:	2b00      	cmp	r3, #0
 8004392:	f040 8089 	bne.w	80044a8 <universal_control_execute+0xb28>
	{
		if(var->status==2 || var->status==3)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	8c1b      	ldrh	r3, [r3, #32]
 800439a:	2b02      	cmp	r3, #2
 800439c:	d003      	beq.n	80043a6 <universal_control_execute+0xa26>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	8c1b      	ldrh	r3, [r3, #32]
 80043a2:	2b03      	cmp	r3, #3
 80043a4:	d102      	bne.n	80043ac <universal_control_execute+0xa2c>
		{
			var->calibStatus = 1;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	849a      	strh	r2, [r3, #36]	; 0x24
		}
		switch (var->calibStatus) {
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80043b0:	2b01      	cmp	r3, #1
 80043b2:	d002      	beq.n	80043ba <universal_control_execute+0xa3a>
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d050      	beq.n	800445a <universal_control_execute+0xada>
				}
				var->calibComplete = 1;
				var->calibStatus = 0;
				break;
			default:
				break;
 80043b8:	e079      	b.n	80044ae <universal_control_execute+0xb2e>
				if(var->type==4)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	785b      	ldrb	r3, [r3, #1]
 80043be:	2b04      	cmp	r3, #4
 80043c0:	d119      	bne.n	80043f6 <universal_control_execute+0xa76>
					if((var->forw || var->rev) && !var->homePos)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	799b      	ldrb	r3, [r3, #6]
 80043c6:	f003 0304 	and.w	r3, r3, #4
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d106      	bne.n	80043de <universal_control_execute+0xa5e>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	799b      	ldrb	r3, [r3, #6]
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d021      	beq.n	8004422 <universal_control_execute+0xaa2>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	f003 0301 	and.w	r3, r3, #1
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d11a      	bne.n	8004422 <universal_control_execute+0xaa2>
						var->toHomeTime = var->calibTimer.ET;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	619a      	str	r2, [r3, #24]
 80043f4:	e015      	b.n	8004422 <universal_control_execute+0xaa2>
					if(var->forw)
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	799b      	ldrb	r3, [r3, #6]
 80043fa:	f003 0304 	and.w	r3, r3, #4
 80043fe:	b2db      	uxtb	r3, r3
 8004400:	2b00      	cmp	r3, #0
 8004402:	d003      	beq.n	800440c <universal_control_execute+0xa8c>
						var->toWorkTime = var->calibTimer.ET;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	61da      	str	r2, [r3, #28]
					if(var->rev)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	799b      	ldrb	r3, [r3, #6]
 8004410:	f003 0302 	and.w	r3, r3, #2
 8004414:	b2db      	uxtb	r3, r3
 8004416:	2b00      	cmp	r3, #0
 8004418:	d003      	beq.n	8004422 <universal_control_execute+0xaa2>
						var->toHomeTime = var->calibTimer.ET;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	619a      	str	r2, [r3, #24]
				if(var->type==6)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	785b      	ldrb	r3, [r3, #1]
 8004426:	2b06      	cmp	r3, #6
 8004428:	d10f      	bne.n	800444a <universal_control_execute+0xaca>
					if(var->status==0 && var->moveDirection)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	8c1b      	ldrh	r3, [r3, #32]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d13c      	bne.n	80044ac <universal_control_execute+0xb2c>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
 8004438:	f003 0310 	and.w	r3, r3, #16
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d034      	beq.n	80044ac <universal_control_execute+0xb2c>
						var->calibStatus = 2;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2202      	movs	r2, #2
 8004446:	849a      	strh	r2, [r3, #36]	; 0x24
				break;
 8004448:	e030      	b.n	80044ac <universal_control_execute+0xb2c>
					if(var->status==0)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	8c1b      	ldrh	r3, [r3, #32]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d12c      	bne.n	80044ac <universal_control_execute+0xb2c>
						var->calibStatus = 2;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2202      	movs	r2, #2
 8004456:	849a      	strh	r2, [r3, #36]	; 0x24
				break;
 8004458:	e028      	b.n	80044ac <universal_control_execute+0xb2c>
				if(var->type==4)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	785b      	ldrb	r3, [r3, #1]
 800445e:	2b04      	cmp	r3, #4
 8004460:	d107      	bne.n	8004472 <universal_control_execute+0xaf2>
					var->toHomeTime+=var->addTime;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	699b      	ldr	r3, [r3, #24]
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	8c52      	ldrh	r2, [r2, #34]	; 0x22
 800446a:	441a      	add	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	619a      	str	r2, [r3, #24]
 8004470:	e00d      	b.n	800448e <universal_control_execute+0xb0e>
					var->toWorkTime+=var->addTime;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	69db      	ldr	r3, [r3, #28]
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	8c52      	ldrh	r2, [r2, #34]	; 0x22
 800447a:	441a      	add	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	61da      	str	r2, [r3, #28]
					var->toHomeTime+=var->addTime;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	699b      	ldr	r3, [r3, #24]
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	8c52      	ldrh	r2, [r2, #34]	; 0x22
 8004488:	441a      	add	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	619a      	str	r2, [r3, #24]
				var->calibComplete = 1;
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	f892 3071 	ldrb.w	r3, [r2, #113]	; 0x71
 8004494:	f043 0304 	orr.w	r3, r3, #4
 8004498:	f882 3071 	strb.w	r3, [r2, #113]	; 0x71
				var->calibStatus = 0;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	849a      	strh	r2, [r3, #36]	; 0x24
				break;
 80044a2:	e004      	b.n	80044ae <universal_control_execute+0xb2e>
		else return;
 80044a4:	bf00      	nop
 80044a6:	e002      	b.n	80044ae <universal_control_execute+0xb2e>
		}
	}
 80044a8:	bf00      	nop
 80044aa:	e000      	b.n	80044ae <universal_control_execute+0xb2e>
				break;
 80044ac:	bf00      	nop

}
 80044ae:	3720      	adds	r7, #32
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	000186a0 	.word	0x000186a0

080044b8 <Vozvrat_Kovsha>:
 *      Author: Serafim
 */
#include <vozvratkovshaFB.h>

void Vozvrat_Kovsha(Vozvrat_Kovsha_Struct *var)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
	//  
	if (var->startflag) {
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	7a9b      	ldrb	r3, [r3, #10]
 80044c4:	f003 0302 	and.w	r3, r3, #2
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d019      	beq.n	8004502 <Vozvrat_Kovsha+0x4a>
		var->rev = 0;
 80044ce:	687a      	ldr	r2, [r7, #4]
 80044d0:	7913      	ldrb	r3, [r2, #4]
 80044d2:	f36f 0341 	bfc	r3, #1, #1
 80044d6:	7113      	strb	r3, [r2, #4]
		var->forw = 0;
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	7913      	ldrb	r3, [r2, #4]
 80044dc:	f36f 0382 	bfc	r3, #2, #1
 80044e0:	7113      	strb	r3, [r2, #4]
		var->busy = 1;
 80044e2:	687a      	ldr	r2, [r7, #4]
 80044e4:	7913      	ldrb	r3, [r2, #4]
 80044e6:	f043 0301 	orr.w	r3, r3, #1
 80044ea:	7113      	strb	r3, [r2, #4]
		var->error = 0;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	715a      	strb	r2, [r3, #5]
		var->status = 1;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2201      	movs	r2, #1
 80044f6:	819a      	strh	r2, [r3, #12]
		var->startflag = 0;
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	7a93      	ldrb	r3, [r2, #10]
 80044fc:	f36f 0341 	bfc	r3, #1, #1
 8004500:	7293      	strb	r3, [r2, #10]
	}

	var->speedout = var->setSpeed;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	885a      	ldrh	r2, [r3, #2]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	811a      	strh	r2, [r3, #8]
	var->statusout = var->status;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	899b      	ldrh	r3, [r3, #12]
 800450e:	b2da      	uxtb	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	719a      	strb	r2, [r3, #6]

	switch (var->type) {
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	785b      	ldrb	r3, [r3, #1]
 8004518:	2b06      	cmp	r3, #6
 800451a:	d00c      	beq.n	8004536 <Vozvrat_Kovsha+0x7e>
 800451c:	2b06      	cmp	r3, #6
 800451e:	f300 815e 	bgt.w	80047de <Vozvrat_Kovsha+0x326>
 8004522:	2b02      	cmp	r3, #2
 8004524:	dc02      	bgt.n	800452c <Vozvrat_Kovsha+0x74>
 8004526:	2b00      	cmp	r3, #0
 8004528:	dc05      	bgt.n	8004536 <Vozvrat_Kovsha+0x7e>
				default:
					break;
			}
			break;
		default:
			break;
 800452a:	e158      	b.n	80047de <Vozvrat_Kovsha+0x326>
 800452c:	3b03      	subs	r3, #3
	switch (var->type) {
 800452e:	2b01      	cmp	r3, #1
 8004530:	f200 8155 	bhi.w	80047de <Vozvrat_Kovsha+0x326>
 8004534:	e103      	b.n	800473e <Vozvrat_Kovsha+0x286>
			switch (var->status) {
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	899b      	ldrh	r3, [r3, #12]
 800453a:	3b01      	subs	r3, #1
 800453c:	2b0b      	cmp	r3, #11
 800453e:	f200 80f6 	bhi.w	800472e <Vozvrat_Kovsha+0x276>
 8004542:	a201      	add	r2, pc, #4	; (adr r2, 8004548 <Vozvrat_Kovsha+0x90>)
 8004544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004548:	08004579 	.word	0x08004579
 800454c:	080046a7 	.word	0x080046a7
 8004550:	0800472f 	.word	0x0800472f
 8004554:	0800472f 	.word	0x0800472f
 8004558:	0800472f 	.word	0x0800472f
 800455c:	0800472f 	.word	0x0800472f
 8004560:	0800472f 	.word	0x0800472f
 8004564:	0800472f 	.word	0x0800472f
 8004568:	0800472f 	.word	0x0800472f
 800456c:	0800472f 	.word	0x0800472f
 8004570:	080045e9 	.word	0x080045e9
 8004574:	08004649 	.word	0x08004649
					if (!var->homePos) {
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	f003 0301 	and.w	r3, r3, #1
 8004580:	b2db      	uxtb	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d12c      	bne.n	80045e0 <Vozvrat_Kovsha+0x128>
						if (var->sqStop1) {
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	f003 0308 	and.w	r3, r3, #8
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b00      	cmp	r3, #0
 8004592:	d012      	beq.n	80045ba <Vozvrat_Kovsha+0x102>
							var->rev = 1;
 8004594:	687a      	ldr	r2, [r7, #4]
 8004596:	7913      	ldrb	r3, [r2, #4]
 8004598:	f043 0302 	orr.w	r3, r3, #2
 800459c:	7113      	strb	r3, [r2, #4]
							var->moveDirection = 0;
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	7a93      	ldrb	r3, [r2, #10]
 80045a2:	f36f 0300 	bfc	r3, #0, #1
 80045a6:	7293      	strb	r3, [r2, #10]
							var->forw = 0;
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	7913      	ldrb	r3, [r2, #4]
 80045ac:	f36f 0382 	bfc	r3, #2, #1
 80045b0:	7113      	strb	r3, [r2, #4]
							var->status = 11;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	220b      	movs	r2, #11
 80045b6:	819a      	strh	r2, [r3, #12]
					break;
 80045b8:	e0c0      	b.n	800473c <Vozvrat_Kovsha+0x284>
							var->forw = 1;
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	7913      	ldrb	r3, [r2, #4]
 80045be:	f043 0304 	orr.w	r3, r3, #4
 80045c2:	7113      	strb	r3, [r2, #4]
							var->moveDirection = 1;
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	7a93      	ldrb	r3, [r2, #10]
 80045c8:	f043 0301 	orr.w	r3, r3, #1
 80045cc:	7293      	strb	r3, [r2, #10]
							var->rev = 0;
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	7913      	ldrb	r3, [r2, #4]
 80045d2:	f36f 0341 	bfc	r3, #1, #1
 80045d6:	7113      	strb	r3, [r2, #4]
							var->status = 12;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	220c      	movs	r2, #12
 80045dc:	819a      	strh	r2, [r3, #12]
					break;
 80045de:	e0ad      	b.n	800473c <Vozvrat_Kovsha+0x284>
						var->status = 2;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2202      	movs	r2, #2
 80045e4:	819a      	strh	r2, [r3, #12]
					break;
 80045e6:	e0a9      	b.n	800473c <Vozvrat_Kovsha+0x284>
					if (!var->sqStop1) {
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	781b      	ldrb	r3, [r3, #0]
 80045ec:	f003 0308 	and.w	r3, r3, #8
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d103      	bne.n	80045fe <Vozvrat_Kovsha+0x146>
						var->status = 2;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2202      	movs	r2, #2
 80045fa:	819a      	strh	r2, [r3, #12]
					break;
 80045fc:	e099      	b.n	8004732 <Vozvrat_Kovsha+0x27a>
					} else if(var->sqStop2 || var->workPos) {
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	f003 0310 	and.w	r3, r3, #16
 8004606:	b2db      	uxtb	r3, r3
 8004608:	2b00      	cmp	r3, #0
 800460a:	d107      	bne.n	800461c <Vozvrat_Kovsha+0x164>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	781b      	ldrb	r3, [r3, #0]
 8004610:	f003 0302 	and.w	r3, r3, #2
 8004614:	b2db      	uxtb	r3, r3
 8004616:	2b00      	cmp	r3, #0
 8004618:	f000 808b 	beq.w	8004732 <Vozvrat_Kovsha+0x27a>
						var->rev = 0;
 800461c:	687a      	ldr	r2, [r7, #4]
 800461e:	7913      	ldrb	r3, [r2, #4]
 8004620:	f36f 0341 	bfc	r3, #1, #1
 8004624:	7113      	strb	r3, [r2, #4]
						var->forw  =0;
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	7913      	ldrb	r3, [r2, #4]
 800462a:	f36f 0382 	bfc	r3, #2, #1
 800462e:	7113      	strb	r3, [r2, #4]
						var->busy = 0;
 8004630:	687a      	ldr	r2, [r7, #4]
 8004632:	7913      	ldrb	r3, [r2, #4]
 8004634:	f36f 0300 	bfc	r3, #0, #1
 8004638:	7113      	strb	r3, [r2, #4]
						var->error = 6;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2206      	movs	r2, #6
 800463e:	715a      	strb	r2, [r3, #5]
						var->status = 0;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	819a      	strh	r2, [r3, #12]
					break;
 8004646:	e074      	b.n	8004732 <Vozvrat_Kovsha+0x27a>
					if (!var->sqStop2) {
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	f003 0310 	and.w	r3, r3, #16
 8004650:	b2db      	uxtb	r3, r3
 8004652:	2b00      	cmp	r3, #0
 8004654:	d103      	bne.n	800465e <Vozvrat_Kovsha+0x1a6>
						var->status = 2;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2202      	movs	r2, #2
 800465a:	819a      	strh	r2, [r3, #12]
					break;
 800465c:	e06b      	b.n	8004736 <Vozvrat_Kovsha+0x27e>
					} else if(var->sqStop1 || var->homePos) {
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	f003 0308 	and.w	r3, r3, #8
 8004666:	b2db      	uxtb	r3, r3
 8004668:	2b00      	cmp	r3, #0
 800466a:	d106      	bne.n	800467a <Vozvrat_Kovsha+0x1c2>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	f003 0301 	and.w	r3, r3, #1
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d05d      	beq.n	8004736 <Vozvrat_Kovsha+0x27e>
						var->rev = 0;
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	7913      	ldrb	r3, [r2, #4]
 800467e:	f36f 0341 	bfc	r3, #1, #1
 8004682:	7113      	strb	r3, [r2, #4]
						var->forw  =0;
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	7913      	ldrb	r3, [r2, #4]
 8004688:	f36f 0382 	bfc	r3, #2, #1
 800468c:	7113      	strb	r3, [r2, #4]
						var->busy = 0;
 800468e:	687a      	ldr	r2, [r7, #4]
 8004690:	7913      	ldrb	r3, [r2, #4]
 8004692:	f36f 0300 	bfc	r3, #0, #1
 8004696:	7113      	strb	r3, [r2, #4]
						var->error = 6;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2206      	movs	r2, #6
 800469c:	715a      	strb	r2, [r3, #5]
						var->status = 0;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	819a      	strh	r2, [r3, #12]
					break;
 80046a4:	e047      	b.n	8004736 <Vozvrat_Kovsha+0x27e>
					if (var->homePos || var->workPos) {
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	b2db      	uxtb	r3, r3
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d106      	bne.n	80046c2 <Vozvrat_Kovsha+0x20a>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	f003 0302 	and.w	r3, r3, #2
 80046bc:	b2db      	uxtb	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d011      	beq.n	80046e6 <Vozvrat_Kovsha+0x22e>
						var->rev = 0;
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	7913      	ldrb	r3, [r2, #4]
 80046c6:	f36f 0341 	bfc	r3, #1, #1
 80046ca:	7113      	strb	r3, [r2, #4]
						var->forw  =0;
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	7913      	ldrb	r3, [r2, #4]
 80046d0:	f36f 0382 	bfc	r3, #2, #1
 80046d4:	7113      	strb	r3, [r2, #4]
						var->busy = 0;
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	7913      	ldrb	r3, [r2, #4]
 80046da:	f36f 0300 	bfc	r3, #0, #1
 80046de:	7113      	strb	r3, [r2, #4]
						var->status = 0;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	819a      	strh	r2, [r3, #12]
					if (var->sqStop1 || var->sqStop2) {
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	f003 0308 	and.w	r3, r3, #8
 80046ee:	b2db      	uxtb	r3, r3
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d106      	bne.n	8004702 <Vozvrat_Kovsha+0x24a>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	f003 0310 	and.w	r3, r3, #16
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d01b      	beq.n	800473a <Vozvrat_Kovsha+0x282>
						var->rev = 0;
 8004702:	687a      	ldr	r2, [r7, #4]
 8004704:	7913      	ldrb	r3, [r2, #4]
 8004706:	f36f 0341 	bfc	r3, #1, #1
 800470a:	7113      	strb	r3, [r2, #4]
						var->forw  =0;
 800470c:	687a      	ldr	r2, [r7, #4]
 800470e:	7913      	ldrb	r3, [r2, #4]
 8004710:	f36f 0382 	bfc	r3, #2, #1
 8004714:	7113      	strb	r3, [r2, #4]
						var->busy = 0;
 8004716:	687a      	ldr	r2, [r7, #4]
 8004718:	7913      	ldrb	r3, [r2, #4]
 800471a:	f36f 0300 	bfc	r3, #0, #1
 800471e:	7113      	strb	r3, [r2, #4]
						var->error = 6;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2206      	movs	r2, #6
 8004724:	715a      	strb	r2, [r3, #5]
						var->status = 0;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	819a      	strh	r2, [r3, #12]
					break;
 800472c:	e005      	b.n	800473a <Vozvrat_Kovsha+0x282>
					break;
 800472e:	bf00      	nop
 8004730:	e056      	b.n	80047e0 <Vozvrat_Kovsha+0x328>
					break;
 8004732:	bf00      	nop
 8004734:	e054      	b.n	80047e0 <Vozvrat_Kovsha+0x328>
					break;
 8004736:	bf00      	nop
 8004738:	e052      	b.n	80047e0 <Vozvrat_Kovsha+0x328>
					break;
 800473a:	bf00      	nop
			break;
 800473c:	e050      	b.n	80047e0 <Vozvrat_Kovsha+0x328>
			switch (var->status) {
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	899b      	ldrh	r3, [r3, #12]
 8004742:	2b01      	cmp	r3, #1
 8004744:	d002      	beq.n	800474c <Vozvrat_Kovsha+0x294>
 8004746:	2b02      	cmp	r3, #2
 8004748:	d02e      	beq.n	80047a8 <Vozvrat_Kovsha+0x2f0>
					break;
 800474a:	e047      	b.n	80047dc <Vozvrat_Kovsha+0x324>
					if (!var->homePos) {
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	f003 0301 	and.w	r3, r3, #1
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d122      	bne.n	80047a0 <Vozvrat_Kovsha+0x2e8>
						if (var->forw_rev) {
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	781b      	ldrb	r3, [r3, #0]
 800475e:	f003 0304 	and.w	r3, r3, #4
 8004762:	b2db      	uxtb	r3, r3
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00d      	beq.n	8004784 <Vozvrat_Kovsha+0x2cc>
							var->forw = 0;
 8004768:	687a      	ldr	r2, [r7, #4]
 800476a:	7913      	ldrb	r3, [r2, #4]
 800476c:	f36f 0382 	bfc	r3, #2, #1
 8004770:	7113      	strb	r3, [r2, #4]
							var->rev = 1;
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	7913      	ldrb	r3, [r2, #4]
 8004776:	f043 0302 	orr.w	r3, r3, #2
 800477a:	7113      	strb	r3, [r2, #4]
							var->status = 2;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2202      	movs	r2, #2
 8004780:	819a      	strh	r2, [r3, #12]
					break;
 8004782:	e02b      	b.n	80047dc <Vozvrat_Kovsha+0x324>
							var->forw = 1;
 8004784:	687a      	ldr	r2, [r7, #4]
 8004786:	7913      	ldrb	r3, [r2, #4]
 8004788:	f043 0304 	orr.w	r3, r3, #4
 800478c:	7113      	strb	r3, [r2, #4]
							var->rev = 0;
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	7913      	ldrb	r3, [r2, #4]
 8004792:	f36f 0341 	bfc	r3, #1, #1
 8004796:	7113      	strb	r3, [r2, #4]
							var->status = 2;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2202      	movs	r2, #2
 800479c:	819a      	strh	r2, [r3, #12]
					break;
 800479e:	e01d      	b.n	80047dc <Vozvrat_Kovsha+0x324>
						var->status = 2;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2202      	movs	r2, #2
 80047a4:	819a      	strh	r2, [r3, #12]
					break;
 80047a6:	e019      	b.n	80047dc <Vozvrat_Kovsha+0x324>
					if (var->homePos) {
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d011      	beq.n	80047da <Vozvrat_Kovsha+0x322>
						var->rev = 0;
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	7913      	ldrb	r3, [r2, #4]
 80047ba:	f36f 0341 	bfc	r3, #1, #1
 80047be:	7113      	strb	r3, [r2, #4]
						var->forw = 0;
 80047c0:	687a      	ldr	r2, [r7, #4]
 80047c2:	7913      	ldrb	r3, [r2, #4]
 80047c4:	f36f 0382 	bfc	r3, #2, #1
 80047c8:	7113      	strb	r3, [r2, #4]
						var->busy = 0;
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	7913      	ldrb	r3, [r2, #4]
 80047ce:	f36f 0300 	bfc	r3, #0, #1
 80047d2:	7113      	strb	r3, [r2, #4]
						var->status = 0;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	819a      	strh	r2, [r3, #12]
					break;
 80047da:	bf00      	nop
			break;
 80047dc:	e000      	b.n	80047e0 <Vozvrat_Kovsha+0x328>
			break;
 80047de:	bf00      	nop
	}
}
 80047e0:	bf00      	nop
 80047e2:	370c      	adds	r7, #12
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr

080047ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80047ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004824 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80047f0:	480d      	ldr	r0, [pc, #52]	; (8004828 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80047f2:	490e      	ldr	r1, [pc, #56]	; (800482c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80047f4:	4a0e      	ldr	r2, [pc, #56]	; (8004830 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80047f6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80047f8:	e002      	b.n	8004800 <LoopCopyDataInit>

080047fa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80047fa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80047fc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80047fe:	3304      	adds	r3, #4

08004800 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004800:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004802:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004804:	d3f9      	bcc.n	80047fa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004806:	4a0b      	ldr	r2, [pc, #44]	; (8004834 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004808:	4c0b      	ldr	r4, [pc, #44]	; (8004838 <LoopFillZerobss+0x26>)
  movs r3, #0
 800480a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800480c:	e001      	b.n	8004812 <LoopFillZerobss>

0800480e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800480e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004810:	3204      	adds	r2, #4

08004812 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004812:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004814:	d3fb      	bcc.n	800480e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004816:	f7fe fe79 	bl	800350c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800481a:	f016 fff1 	bl	801b800 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800481e:	f7fd f9bf 	bl	8001ba0 <main>
  bx  lr    
 8004822:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004824:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004828:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800482c:	20000114 	.word	0x20000114
  ldr r2, =_sidata
 8004830:	08020410 	.word	0x08020410
  ldr r2, =_sbss
 8004834:	20000114 	.word	0x20000114
  ldr r4, =_ebss
 8004838:	2000dd3c 	.word	0x2000dd3c

0800483c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800483c:	e7fe      	b.n	800483c <ADC_IRQHandler>

0800483e <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 800483e:	b580      	push	{r7, lr}
 8004840:	b084      	sub	sp, #16
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d104      	bne.n	8004856 <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800484c:	b672      	cpsid	i
}
 800484e:	bf00      	nop
 8004850:	f7fd fd94 	bl	800237c <Error_Handler>
 8004854:	e7fe      	b.n	8004854 <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8004856:	2300      	movs	r3, #0
 8004858:	60fb      	str	r3, [r7, #12]
 800485a:	e007      	b.n	800486c <stm32_lock_init+0x2e>
  {
    lock->basepri[i] = 0;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	2100      	movs	r1, #0
 8004862:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	3301      	adds	r3, #1
 800486a:	60fb      	str	r3, [r7, #12]
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2b01      	cmp	r3, #1
 8004870:	d9f4      	bls.n	800485c <stm32_lock_init+0x1e>
  }
  lock->nesting_level = 0;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	2200      	movs	r2, #0
 8004876:	721a      	strb	r2, [r3, #8]
}
 8004878:	bf00      	nop
 800487a:	3710      	adds	r7, #16
 800487c:	46bd      	mov	sp, r7
 800487e:	bd80      	pop	{r7, pc}

08004880 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d104      	bne.n	8004898 <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800488e:	b672      	cpsid	i
}
 8004890:	bf00      	nop
 8004892:	f7fd fd73 	bl	800237c <Error_Handler>
 8004896:	e7fe      	b.n	8004896 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	7a1b      	ldrb	r3, [r3, #8]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d904      	bls.n	80048aa <stm32_lock_acquire+0x2a>
  __ASM volatile ("cpsid i" : : : "memory");
 80048a0:	b672      	cpsid	i
}
 80048a2:	bf00      	nop
 80048a4:	f7fd fd6a 	bl	800237c <Error_Handler>
 80048a8:	e7fe      	b.n	80048a8 <stm32_lock_acquire+0x28>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	7a1b      	ldrb	r3, [r3, #8]
 80048ae:	1c5a      	adds	r2, r3, #1
 80048b0:	b2d1      	uxtb	r1, r2
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	7211      	strb	r1, [r2, #8]
 80048b6:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80048b8:	f3ef 8211 	mrs	r2, BASEPRI
 80048bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c0:	f383 8811 	msr	BASEPRI, r3
 80048c4:	f3bf 8f6f 	isb	sy
 80048c8:	f3bf 8f4f 	dsb	sy
 80048cc:	60fa      	str	r2, [r7, #12]
 80048ce:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80048d0:	68fa      	ldr	r2, [r7, #12]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 80048d8:	bf00      	nop
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}

080048e0 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b084      	sub	sp, #16
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d104      	bne.n	80048f8 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80048ee:	b672      	cpsid	i
}
 80048f0:	bf00      	nop
 80048f2:	f7fd fd43 	bl	800237c <Error_Handler>
 80048f6:	e7fe      	b.n	80048f6 <stm32_lock_release+0x16>
  lock->nesting_level--;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	7a1b      	ldrb	r3, [r3, #8]
 80048fc:	3b01      	subs	r3, #1
 80048fe:	b2da      	uxtb	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	7a1b      	ldrb	r3, [r3, #8]
 8004908:	2b01      	cmp	r3, #1
 800490a:	d904      	bls.n	8004916 <stm32_lock_release+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 800490c:	b672      	cpsid	i
}
 800490e:	bf00      	nop
 8004910:	f7fd fd34 	bl	800237c <Error_Handler>
 8004914:	e7fe      	b.n	8004914 <stm32_lock_release+0x34>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	7a1b      	ldrb	r3, [r3, #8]
 800491a:	461a      	mov	r2, r3
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004922:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800492a:	bf00      	nop
}
 800492c:	bf00      	nop
 800492e:	3710      	adds	r7, #16
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d103      	bne.n	800494a <__retarget_lock_init_recursive+0x16>
  {
    errno = EINVAL;
 8004942:	4b0e      	ldr	r3, [pc, #56]	; (800497c <__retarget_lock_init_recursive+0x48>)
 8004944:	2216      	movs	r2, #22
 8004946:	601a      	str	r2, [r3, #0]
    return;
 8004948:	e015      	b.n	8004976 <__retarget_lock_init_recursive+0x42>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 800494a:	200c      	movs	r0, #12
 800494c:	f016 ff7c 	bl	801b848 <malloc>
 8004950:	4603      	mov	r3, r0
 8004952:	461a      	mov	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d005      	beq.n	800496c <__retarget_lock_init_recursive+0x38>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4618      	mov	r0, r3
 8004966:	f7ff ff6a 	bl	800483e <stm32_lock_init>
    return;
 800496a:	e004      	b.n	8004976 <__retarget_lock_init_recursive+0x42>
  __ASM volatile ("cpsid i" : : : "memory");
 800496c:	b672      	cpsid	i
}
 800496e:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8004970:	f7fd fd04 	bl	800237c <Error_Handler>
 8004974:	e7fe      	b.n	8004974 <__retarget_lock_init_recursive+0x40>
}
 8004976:	3708      	adds	r7, #8
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}
 800497c:	2000dd34 	.word	0x2000dd34

08004980 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d104      	bne.n	8004998 <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 800498e:	b672      	cpsid	i
}
 8004990:	bf00      	nop
 8004992:	f7fd fcf3 	bl	800237c <Error_Handler>
 8004996:	e7fe      	b.n	8004996 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	4618      	mov	r0, r3
 800499c:	f7ff ff70 	bl	8004880 <stm32_lock_acquire>
}
 80049a0:	bf00      	nop
 80049a2:	3708      	adds	r7, #8
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b082      	sub	sp, #8
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d104      	bne.n	80049c0 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 80049b6:	b672      	cpsid	i
}
 80049b8:	bf00      	nop
 80049ba:	f7fd fcdf 	bl	800237c <Error_Handler>
 80049be:	e7fe      	b.n	80049be <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7ff ff8c 	bl	80048e0 <stm32_lock_release>
}
 80049c8:	bf00      	nop
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80049d4:	4b0e      	ldr	r3, [pc, #56]	; (8004a10 <HAL_Init+0x40>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a0d      	ldr	r2, [pc, #52]	; (8004a10 <HAL_Init+0x40>)
 80049da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80049de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80049e0:	4b0b      	ldr	r3, [pc, #44]	; (8004a10 <HAL_Init+0x40>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4a0a      	ldr	r2, [pc, #40]	; (8004a10 <HAL_Init+0x40>)
 80049e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049ec:	4b08      	ldr	r3, [pc, #32]	; (8004a10 <HAL_Init+0x40>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	4a07      	ldr	r2, [pc, #28]	; (8004a10 <HAL_Init+0x40>)
 80049f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049f8:	2003      	movs	r0, #3
 80049fa:	f000 fd04 	bl	8005406 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049fe:	200f      	movs	r0, #15
 8004a00:	f7fe fbf8 	bl	80031f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a04:	f7fe f9be 	bl	8002d84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a08:	2300      	movs	r3, #0
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	40023c00 	.word	0x40023c00

08004a14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a14:	b480      	push	{r7}
 8004a16:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a18:	4b06      	ldr	r3, [pc, #24]	; (8004a34 <HAL_IncTick+0x20>)
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	4b06      	ldr	r3, [pc, #24]	; (8004a38 <HAL_IncTick+0x24>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	4413      	add	r3, r2
 8004a24:	4a04      	ldr	r2, [pc, #16]	; (8004a38 <HAL_IncTick+0x24>)
 8004a26:	6013      	str	r3, [r2, #0]
}
 8004a28:	bf00      	nop
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	2000009c 	.word	0x2000009c
 8004a38:	20007480 	.word	0x20007480

08004a3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8004a40:	4b03      	ldr	r3, [pc, #12]	; (8004a50 <HAL_GetTick+0x14>)
 8004a42:	681b      	ldr	r3, [r3, #0]
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	20007480 	.word	0x20007480

08004a54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a5c:	f7ff ffee 	bl	8004a3c <HAL_GetTick>
 8004a60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a6c:	d005      	beq.n	8004a7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a6e:	4b0a      	ldr	r3, [pc, #40]	; (8004a98 <HAL_Delay+0x44>)
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	461a      	mov	r2, r3
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	4413      	add	r3, r2
 8004a78:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004a7a:	bf00      	nop
 8004a7c:	f7ff ffde 	bl	8004a3c <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d8f7      	bhi.n	8004a7c <HAL_Delay+0x28>
  {
  }
}
 8004a8c:	bf00      	nop
 8004a8e:	bf00      	nop
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	2000009c 	.word	0x2000009c

08004a9c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e033      	b.n	8004b1a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d109      	bne.n	8004ace <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7fe f98e 	bl	8002ddc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	f003 0310 	and.w	r3, r3, #16
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d118      	bne.n	8004b0c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ade:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004ae2:	f023 0302 	bic.w	r3, r3, #2
 8004ae6:	f043 0202 	orr.w	r2, r3, #2
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004aee:	6878      	ldr	r0, [r7, #4]
 8004af0:	f000 fa5e 	bl	8004fb0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2200      	movs	r2, #0
 8004af8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afe:	f023 0303 	bic.w	r3, r3, #3
 8004b02:	f043 0201 	orr.w	r2, r3, #1
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	641a      	str	r2, [r3, #64]	; 0x40
 8004b0a:	e001      	b.n	8004b10 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
	...

08004b24 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b086      	sub	sp, #24
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	60b9      	str	r1, [r7, #8]
 8004b2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004b30:	2300      	movs	r3, #0
 8004b32:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d101      	bne.n	8004b42 <HAL_ADC_Start_DMA+0x1e>
 8004b3e:	2302      	movs	r3, #2
 8004b40:	e0e9      	b.n	8004d16 <HAL_ADC_Start_DMA+0x1f2>
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d018      	beq.n	8004b8a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	689a      	ldr	r2, [r3, #8]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f042 0201 	orr.w	r2, r2, #1
 8004b66:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004b68:	4b6d      	ldr	r3, [pc, #436]	; (8004d20 <HAL_ADC_Start_DMA+0x1fc>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a6d      	ldr	r2, [pc, #436]	; (8004d24 <HAL_ADC_Start_DMA+0x200>)
 8004b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b72:	0c9a      	lsrs	r2, r3, #18
 8004b74:	4613      	mov	r3, r2
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	4413      	add	r3, r2
 8004b7a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004b7c:	e002      	b.n	8004b84 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	3b01      	subs	r3, #1
 8004b82:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d1f9      	bne.n	8004b7e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b98:	d107      	bne.n	8004baa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689a      	ldr	r2, [r3, #8]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ba8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	689b      	ldr	r3, [r3, #8]
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	f040 80a1 	bne.w	8004cfc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004bc2:	f023 0301 	bic.w	r3, r3, #1
 8004bc6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d007      	beq.n	8004bec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004be4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bf8:	d106      	bne.n	8004c08 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bfe:	f023 0206 	bic.w	r2, r3, #6
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	645a      	str	r2, [r3, #68]	; 0x44
 8004c06:	e002      	b.n	8004c0e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c16:	4b44      	ldr	r3, [pc, #272]	; (8004d28 <HAL_ADC_Start_DMA+0x204>)
 8004c18:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c1e:	4a43      	ldr	r2, [pc, #268]	; (8004d2c <HAL_ADC_Start_DMA+0x208>)
 8004c20:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c26:	4a42      	ldr	r2, [pc, #264]	; (8004d30 <HAL_ADC_Start_DMA+0x20c>)
 8004c28:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c2e:	4a41      	ldr	r2, [pc, #260]	; (8004d34 <HAL_ADC_Start_DMA+0x210>)
 8004c30:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004c3a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004c4a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	689a      	ldr	r2, [r3, #8]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c5a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	334c      	adds	r3, #76	; 0x4c
 8004c66:	4619      	mov	r1, r3
 8004c68:	68ba      	ldr	r2, [r7, #8]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f000 fcae 	bl	80055cc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	685b      	ldr	r3, [r3, #4]
 8004c74:	f003 031f 	and.w	r3, r3, #31
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d12a      	bne.n	8004cd2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a2d      	ldr	r2, [pc, #180]	; (8004d38 <HAL_ADC_Start_DMA+0x214>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d015      	beq.n	8004cb2 <HAL_ADC_Start_DMA+0x18e>
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	4a2c      	ldr	r2, [pc, #176]	; (8004d3c <HAL_ADC_Start_DMA+0x218>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d105      	bne.n	8004c9c <HAL_ADC_Start_DMA+0x178>
 8004c90:	4b25      	ldr	r3, [pc, #148]	; (8004d28 <HAL_ADC_Start_DMA+0x204>)
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f003 031f 	and.w	r3, r3, #31
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d00a      	beq.n	8004cb2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a27      	ldr	r2, [pc, #156]	; (8004d40 <HAL_ADC_Start_DMA+0x21c>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d136      	bne.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
 8004ca6:	4b20      	ldr	r3, [pc, #128]	; (8004d28 <HAL_ADC_Start_DMA+0x204>)
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f003 0310 	and.w	r3, r3, #16
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d130      	bne.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d129      	bne.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	689a      	ldr	r2, [r3, #8]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004cce:	609a      	str	r2, [r3, #8]
 8004cd0:	e020      	b.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a18      	ldr	r2, [pc, #96]	; (8004d38 <HAL_ADC_Start_DMA+0x214>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d11b      	bne.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d114      	bne.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	689a      	ldr	r2, [r3, #8]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004cf8:	609a      	str	r2, [r3, #8]
 8004cfa:	e00b      	b.n	8004d14 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d00:	f043 0210 	orr.w	r2, r3, #16
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d0c:	f043 0201 	orr.w	r2, r3, #1
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3718      	adds	r7, #24
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	bd80      	pop	{r7, pc}
 8004d1e:	bf00      	nop
 8004d20:	20000094 	.word	0x20000094
 8004d24:	431bde83 	.word	0x431bde83
 8004d28:	40012300 	.word	0x40012300
 8004d2c:	080051a9 	.word	0x080051a9
 8004d30:	08005263 	.word	0x08005263
 8004d34:	0800527f 	.word	0x0800527f
 8004d38:	40012000 	.word	0x40012000
 8004d3c:	40012100 	.word	0x40012100
 8004d40:	40012200 	.word	0x40012200

08004d44 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b083      	sub	sp, #12
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004d4c:	bf00      	nop
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b083      	sub	sp, #12
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004d60:	bf00      	nop
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b085      	sub	sp, #20
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004d76:	2300      	movs	r3, #0
 8004d78:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d80:	2b01      	cmp	r3, #1
 8004d82:	d101      	bne.n	8004d88 <HAL_ADC_ConfigChannel+0x1c>
 8004d84:	2302      	movs	r3, #2
 8004d86:	e105      	b.n	8004f94 <HAL_ADC_ConfigChannel+0x228>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004d90:	683b      	ldr	r3, [r7, #0]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	2b09      	cmp	r3, #9
 8004d96:	d925      	bls.n	8004de4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	68d9      	ldr	r1, [r3, #12]
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	461a      	mov	r2, r3
 8004da6:	4613      	mov	r3, r2
 8004da8:	005b      	lsls	r3, r3, #1
 8004daa:	4413      	add	r3, r2
 8004dac:	3b1e      	subs	r3, #30
 8004dae:	2207      	movs	r2, #7
 8004db0:	fa02 f303 	lsl.w	r3, r2, r3
 8004db4:	43da      	mvns	r2, r3
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	400a      	ands	r2, r1
 8004dbc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	68d9      	ldr	r1, [r3, #12]
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	689a      	ldr	r2, [r3, #8]
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	4618      	mov	r0, r3
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	005b      	lsls	r3, r3, #1
 8004dd4:	4403      	add	r3, r0
 8004dd6:	3b1e      	subs	r3, #30
 8004dd8:	409a      	lsls	r2, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	430a      	orrs	r2, r1
 8004de0:	60da      	str	r2, [r3, #12]
 8004de2:	e022      	b.n	8004e2a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	6919      	ldr	r1, [r3, #16]
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	b29b      	uxth	r3, r3
 8004df0:	461a      	mov	r2, r3
 8004df2:	4613      	mov	r3, r2
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	4413      	add	r3, r2
 8004df8:	2207      	movs	r2, #7
 8004dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004dfe:	43da      	mvns	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	400a      	ands	r2, r1
 8004e06:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	6919      	ldr	r1, [r3, #16]
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	689a      	ldr	r2, [r3, #8]
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	b29b      	uxth	r3, r3
 8004e18:	4618      	mov	r0, r3
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	4403      	add	r3, r0
 8004e20:	409a      	lsls	r2, r3
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	430a      	orrs	r2, r1
 8004e28:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	2b06      	cmp	r3, #6
 8004e30:	d824      	bhi.n	8004e7c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	4413      	add	r3, r2
 8004e42:	3b05      	subs	r3, #5
 8004e44:	221f      	movs	r2, #31
 8004e46:	fa02 f303 	lsl.w	r3, r2, r3
 8004e4a:	43da      	mvns	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	400a      	ands	r2, r1
 8004e52:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	4618      	mov	r0, r3
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	685a      	ldr	r2, [r3, #4]
 8004e66:	4613      	mov	r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	4413      	add	r3, r2
 8004e6c:	3b05      	subs	r3, #5
 8004e6e:	fa00 f203 	lsl.w	r2, r0, r3
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	430a      	orrs	r2, r1
 8004e78:	635a      	str	r2, [r3, #52]	; 0x34
 8004e7a:	e04c      	b.n	8004f16 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	685b      	ldr	r3, [r3, #4]
 8004e80:	2b0c      	cmp	r3, #12
 8004e82:	d824      	bhi.n	8004ece <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	685a      	ldr	r2, [r3, #4]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	4413      	add	r3, r2
 8004e94:	3b23      	subs	r3, #35	; 0x23
 8004e96:	221f      	movs	r2, #31
 8004e98:	fa02 f303 	lsl.w	r3, r2, r3
 8004e9c:	43da      	mvns	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	400a      	ands	r2, r1
 8004ea4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	009b      	lsls	r3, r3, #2
 8004ebc:	4413      	add	r3, r2
 8004ebe:	3b23      	subs	r3, #35	; 0x23
 8004ec0:	fa00 f203 	lsl.w	r2, r0, r3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	631a      	str	r2, [r3, #48]	; 0x30
 8004ecc:	e023      	b.n	8004f16 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685a      	ldr	r2, [r3, #4]
 8004ed8:	4613      	mov	r3, r2
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	4413      	add	r3, r2
 8004ede:	3b41      	subs	r3, #65	; 0x41
 8004ee0:	221f      	movs	r2, #31
 8004ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee6:	43da      	mvns	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	400a      	ands	r2, r1
 8004eee:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004ef6:	683b      	ldr	r3, [r7, #0]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	4618      	mov	r0, r3
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685a      	ldr	r2, [r3, #4]
 8004f02:	4613      	mov	r3, r2
 8004f04:	009b      	lsls	r3, r3, #2
 8004f06:	4413      	add	r3, r2
 8004f08:	3b41      	subs	r3, #65	; 0x41
 8004f0a:	fa00 f203 	lsl.w	r2, r0, r3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f16:	4b22      	ldr	r3, [pc, #136]	; (8004fa0 <HAL_ADC_ConfigChannel+0x234>)
 8004f18:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a21      	ldr	r2, [pc, #132]	; (8004fa4 <HAL_ADC_ConfigChannel+0x238>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d109      	bne.n	8004f38 <HAL_ADC_ConfigChannel+0x1cc>
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b12      	cmp	r3, #18
 8004f2a:	d105      	bne.n	8004f38 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	4a19      	ldr	r2, [pc, #100]	; (8004fa4 <HAL_ADC_ConfigChannel+0x238>)
 8004f3e:	4293      	cmp	r3, r2
 8004f40:	d123      	bne.n	8004f8a <HAL_ADC_ConfigChannel+0x21e>
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2b10      	cmp	r3, #16
 8004f48:	d003      	beq.n	8004f52 <HAL_ADC_ConfigChannel+0x1e6>
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2b11      	cmp	r3, #17
 8004f50:	d11b      	bne.n	8004f8a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	2b10      	cmp	r3, #16
 8004f64:	d111      	bne.n	8004f8a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004f66:	4b10      	ldr	r3, [pc, #64]	; (8004fa8 <HAL_ADC_ConfigChannel+0x23c>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a10      	ldr	r2, [pc, #64]	; (8004fac <HAL_ADC_ConfigChannel+0x240>)
 8004f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f70:	0c9a      	lsrs	r2, r3, #18
 8004f72:	4613      	mov	r3, r2
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	4413      	add	r3, r2
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004f7c:	e002      	b.n	8004f84 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	3b01      	subs	r3, #1
 8004f82:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004f84:	68bb      	ldr	r3, [r7, #8]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1f9      	bne.n	8004f7e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004f92:	2300      	movs	r3, #0
}
 8004f94:	4618      	mov	r0, r3
 8004f96:	3714      	adds	r7, #20
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9e:	4770      	bx	lr
 8004fa0:	40012300 	.word	0x40012300
 8004fa4:	40012000 	.word	0x40012000
 8004fa8:	20000094 	.word	0x20000094
 8004fac:	431bde83 	.word	0x431bde83

08004fb0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004fb8:	4b79      	ldr	r3, [pc, #484]	; (80051a0 <ADC_Init+0x1f0>)
 8004fba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	685a      	ldr	r2, [r3, #4]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004fe4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	6859      	ldr	r1, [r3, #4]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	021a      	lsls	r2, r3, #8
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005008:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6859      	ldr	r1, [r3, #4]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	689a      	ldr	r2, [r3, #8]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	430a      	orrs	r2, r1
 800501a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	689a      	ldr	r2, [r3, #8]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800502a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	6899      	ldr	r1, [r3, #8]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	68da      	ldr	r2, [r3, #12]
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	430a      	orrs	r2, r1
 800503c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005042:	4a58      	ldr	r2, [pc, #352]	; (80051a4 <ADC_Init+0x1f4>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d022      	beq.n	800508e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	689a      	ldr	r2, [r3, #8]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005056:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6899      	ldr	r1, [r3, #8]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	430a      	orrs	r2, r1
 8005068:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	689a      	ldr	r2, [r3, #8]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005078:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	6899      	ldr	r1, [r3, #8]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	430a      	orrs	r2, r1
 800508a:	609a      	str	r2, [r3, #8]
 800508c:	e00f      	b.n	80050ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	689a      	ldr	r2, [r3, #8]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800509c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	689a      	ldr	r2, [r3, #8]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80050ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	689a      	ldr	r2, [r3, #8]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f022 0202 	bic.w	r2, r2, #2
 80050bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	6899      	ldr	r1, [r3, #8]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	7e1b      	ldrb	r3, [r3, #24]
 80050c8:	005a      	lsls	r2, r3, #1
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d01b      	beq.n	8005114 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	685a      	ldr	r2, [r3, #4]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050ea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685a      	ldr	r2, [r3, #4]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80050fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6859      	ldr	r1, [r3, #4]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005106:	3b01      	subs	r3, #1
 8005108:	035a      	lsls	r2, r3, #13
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	430a      	orrs	r2, r1
 8005110:	605a      	str	r2, [r3, #4]
 8005112:	e007      	b.n	8005124 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	685a      	ldr	r2, [r3, #4]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005122:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005132:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	69db      	ldr	r3, [r3, #28]
 800513e:	3b01      	subs	r3, #1
 8005140:	051a      	lsls	r2, r3, #20
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	689a      	ldr	r2, [r3, #8]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005158:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	6899      	ldr	r1, [r3, #8]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005166:	025a      	lsls	r2, r3, #9
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	430a      	orrs	r2, r1
 800516e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	689a      	ldr	r2, [r3, #8]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800517e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	6899      	ldr	r1, [r3, #8]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	029a      	lsls	r2, r3, #10
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	430a      	orrs	r2, r1
 8005192:	609a      	str	r2, [r3, #8]
}
 8005194:	bf00      	nop
 8005196:	3714      	adds	r7, #20
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr
 80051a0:	40012300 	.word	0x40012300
 80051a4:	0f000001 	.word	0x0f000001

080051a8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051b4:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ba:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d13c      	bne.n	800523c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d12b      	bne.n	8005234 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d127      	bne.n	8005234 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ea:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d006      	beq.n	8005200 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d119      	bne.n	8005234 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f022 0220 	bic.w	r2, r2, #32
 800520e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005214:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005220:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005224:	2b00      	cmp	r3, #0
 8005226:	d105      	bne.n	8005234 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522c:	f043 0201 	orr.w	r2, r3, #1
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f7fb f9e9 	bl	800060c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800523a:	e00e      	b.n	800525a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005240:	f003 0310 	and.w	r3, r3, #16
 8005244:	2b00      	cmp	r3, #0
 8005246:	d003      	beq.n	8005250 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f7ff fd85 	bl	8004d58 <HAL_ADC_ErrorCallback>
}
 800524e:	e004      	b.n	800525a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005254:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005256:	6878      	ldr	r0, [r7, #4]
 8005258:	4798      	blx	r3
}
 800525a:	bf00      	nop
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b084      	sub	sp, #16
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800526e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005270:	68f8      	ldr	r0, [r7, #12]
 8005272:	f7ff fd67 	bl	8004d44 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005276:	bf00      	nop
 8005278:	3710      	adds	r7, #16
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}

0800527e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800527e:	b580      	push	{r7, lr}
 8005280:	b084      	sub	sp, #16
 8005282:	af00      	add	r7, sp, #0
 8005284:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800528a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2240      	movs	r2, #64	; 0x40
 8005290:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005296:	f043 0204 	orr.w	r2, r3, #4
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800529e:	68f8      	ldr	r0, [r7, #12]
 80052a0:	f7ff fd5a 	bl	8004d58 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80052a4:	bf00      	nop
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f003 0307 	and.w	r3, r3, #7
 80052ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80052bc:	4b0c      	ldr	r3, [pc, #48]	; (80052f0 <__NVIC_SetPriorityGrouping+0x44>)
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80052c2:	68ba      	ldr	r2, [r7, #8]
 80052c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80052c8:	4013      	ands	r3, r2
 80052ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80052d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80052d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80052de:	4a04      	ldr	r2, [pc, #16]	; (80052f0 <__NVIC_SetPriorityGrouping+0x44>)
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	60d3      	str	r3, [r2, #12]
}
 80052e4:	bf00      	nop
 80052e6:	3714      	adds	r7, #20
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr
 80052f0:	e000ed00 	.word	0xe000ed00

080052f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80052f4:	b480      	push	{r7}
 80052f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80052f8:	4b04      	ldr	r3, [pc, #16]	; (800530c <__NVIC_GetPriorityGrouping+0x18>)
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	0a1b      	lsrs	r3, r3, #8
 80052fe:	f003 0307 	and.w	r3, r3, #7
}
 8005302:	4618      	mov	r0, r3
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr
 800530c:	e000ed00 	.word	0xe000ed00

08005310 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005310:	b480      	push	{r7}
 8005312:	b083      	sub	sp, #12
 8005314:	af00      	add	r7, sp, #0
 8005316:	4603      	mov	r3, r0
 8005318:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800531a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800531e:	2b00      	cmp	r3, #0
 8005320:	db0b      	blt.n	800533a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005322:	79fb      	ldrb	r3, [r7, #7]
 8005324:	f003 021f 	and.w	r2, r3, #31
 8005328:	4907      	ldr	r1, [pc, #28]	; (8005348 <__NVIC_EnableIRQ+0x38>)
 800532a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800532e:	095b      	lsrs	r3, r3, #5
 8005330:	2001      	movs	r0, #1
 8005332:	fa00 f202 	lsl.w	r2, r0, r2
 8005336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800533a:	bf00      	nop
 800533c:	370c      	adds	r7, #12
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	e000e100 	.word	0xe000e100

0800534c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800534c:	b480      	push	{r7}
 800534e:	b083      	sub	sp, #12
 8005350:	af00      	add	r7, sp, #0
 8005352:	4603      	mov	r3, r0
 8005354:	6039      	str	r1, [r7, #0]
 8005356:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005358:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800535c:	2b00      	cmp	r3, #0
 800535e:	db0a      	blt.n	8005376 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	b2da      	uxtb	r2, r3
 8005364:	490c      	ldr	r1, [pc, #48]	; (8005398 <__NVIC_SetPriority+0x4c>)
 8005366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800536a:	0112      	lsls	r2, r2, #4
 800536c:	b2d2      	uxtb	r2, r2
 800536e:	440b      	add	r3, r1
 8005370:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005374:	e00a      	b.n	800538c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	b2da      	uxtb	r2, r3
 800537a:	4908      	ldr	r1, [pc, #32]	; (800539c <__NVIC_SetPriority+0x50>)
 800537c:	79fb      	ldrb	r3, [r7, #7]
 800537e:	f003 030f 	and.w	r3, r3, #15
 8005382:	3b04      	subs	r3, #4
 8005384:	0112      	lsls	r2, r2, #4
 8005386:	b2d2      	uxtb	r2, r2
 8005388:	440b      	add	r3, r1
 800538a:	761a      	strb	r2, [r3, #24]
}
 800538c:	bf00      	nop
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr
 8005398:	e000e100 	.word	0xe000e100
 800539c:	e000ed00 	.word	0xe000ed00

080053a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b089      	sub	sp, #36	; 0x24
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f003 0307 	and.w	r3, r3, #7
 80053b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	f1c3 0307 	rsb	r3, r3, #7
 80053ba:	2b04      	cmp	r3, #4
 80053bc:	bf28      	it	cs
 80053be:	2304      	movcs	r3, #4
 80053c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80053c2:	69fb      	ldr	r3, [r7, #28]
 80053c4:	3304      	adds	r3, #4
 80053c6:	2b06      	cmp	r3, #6
 80053c8:	d902      	bls.n	80053d0 <NVIC_EncodePriority+0x30>
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	3b03      	subs	r3, #3
 80053ce:	e000      	b.n	80053d2 <NVIC_EncodePriority+0x32>
 80053d0:	2300      	movs	r3, #0
 80053d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053d4:	f04f 32ff 	mov.w	r2, #4294967295
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	fa02 f303 	lsl.w	r3, r2, r3
 80053de:	43da      	mvns	r2, r3
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	401a      	ands	r2, r3
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80053e8:	f04f 31ff 	mov.w	r1, #4294967295
 80053ec:	697b      	ldr	r3, [r7, #20]
 80053ee:	fa01 f303 	lsl.w	r3, r1, r3
 80053f2:	43d9      	mvns	r1, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80053f8:	4313      	orrs	r3, r2
         );
}
 80053fa:	4618      	mov	r0, r3
 80053fc:	3724      	adds	r7, #36	; 0x24
 80053fe:	46bd      	mov	sp, r7
 8005400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005404:	4770      	bx	lr

08005406 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005406:	b580      	push	{r7, lr}
 8005408:	b082      	sub	sp, #8
 800540a:	af00      	add	r7, sp, #0
 800540c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800540e:	6878      	ldr	r0, [r7, #4]
 8005410:	f7ff ff4c 	bl	80052ac <__NVIC_SetPriorityGrouping>
}
 8005414:	bf00      	nop
 8005416:	3708      	adds	r7, #8
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}

0800541c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800541c:	b580      	push	{r7, lr}
 800541e:	b086      	sub	sp, #24
 8005420:	af00      	add	r7, sp, #0
 8005422:	4603      	mov	r3, r0
 8005424:	60b9      	str	r1, [r7, #8]
 8005426:	607a      	str	r2, [r7, #4]
 8005428:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800542a:	2300      	movs	r3, #0
 800542c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800542e:	f7ff ff61 	bl	80052f4 <__NVIC_GetPriorityGrouping>
 8005432:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	68b9      	ldr	r1, [r7, #8]
 8005438:	6978      	ldr	r0, [r7, #20]
 800543a:	f7ff ffb1 	bl	80053a0 <NVIC_EncodePriority>
 800543e:	4602      	mov	r2, r0
 8005440:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005444:	4611      	mov	r1, r2
 8005446:	4618      	mov	r0, r3
 8005448:	f7ff ff80 	bl	800534c <__NVIC_SetPriority>
}
 800544c:	bf00      	nop
 800544e:	3718      	adds	r7, #24
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	4603      	mov	r3, r0
 800545c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800545e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005462:	4618      	mov	r0, r3
 8005464:	f7ff ff54 	bl	8005310 <__NVIC_EnableIRQ>
}
 8005468:	bf00      	nop
 800546a:	3708      	adds	r7, #8
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005478:	2300      	movs	r3, #0
 800547a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800547c:	f7ff fade 	bl	8004a3c <HAL_GetTick>
 8005480:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2b00      	cmp	r3, #0
 8005486:	d101      	bne.n	800548c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e099      	b.n	80055c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2202      	movs	r2, #2
 8005490:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681a      	ldr	r2, [r3, #0]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f022 0201 	bic.w	r2, r2, #1
 80054aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054ac:	e00f      	b.n	80054ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80054ae:	f7ff fac5 	bl	8004a3c <HAL_GetTick>
 80054b2:	4602      	mov	r2, r0
 80054b4:	693b      	ldr	r3, [r7, #16]
 80054b6:	1ad3      	subs	r3, r2, r3
 80054b8:	2b05      	cmp	r3, #5
 80054ba:	d908      	bls.n	80054ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2220      	movs	r2, #32
 80054c0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2203      	movs	r2, #3
 80054c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80054ca:	2303      	movs	r3, #3
 80054cc:	e078      	b.n	80055c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0301 	and.w	r3, r3, #1
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d1e8      	bne.n	80054ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80054e4:	697a      	ldr	r2, [r7, #20]
 80054e6:	4b38      	ldr	r3, [pc, #224]	; (80055c8 <HAL_DMA_Init+0x158>)
 80054e8:	4013      	ands	r3, r2
 80054ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	691b      	ldr	r3, [r3, #16]
 8005500:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005506:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	699b      	ldr	r3, [r3, #24]
 800550c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005512:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	6a1b      	ldr	r3, [r3, #32]
 8005518:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	4313      	orrs	r3, r2
 800551e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005524:	2b04      	cmp	r3, #4
 8005526:	d107      	bne.n	8005538 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005530:	4313      	orrs	r3, r2
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	4313      	orrs	r3, r2
 8005536:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	697a      	ldr	r2, [r7, #20]
 800553e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f023 0307 	bic.w	r3, r3, #7
 800554e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	4313      	orrs	r3, r2
 8005558:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800555e:	2b04      	cmp	r3, #4
 8005560:	d117      	bne.n	8005592 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	4313      	orrs	r3, r2
 800556a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005570:	2b00      	cmp	r3, #0
 8005572:	d00e      	beq.n	8005592 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 fb01 	bl	8005b7c <DMA_CheckFifoParam>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d008      	beq.n	8005592 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2240      	movs	r2, #64	; 0x40
 8005584:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800558e:	2301      	movs	r3, #1
 8005590:	e016      	b.n	80055c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 fab8 	bl	8005b10 <DMA_CalcBaseAndBitshift>
 80055a0:	4603      	mov	r3, r0
 80055a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055a8:	223f      	movs	r2, #63	; 0x3f
 80055aa:	409a      	lsls	r2, r3
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2201      	movs	r2, #1
 80055ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80055be:	2300      	movs	r3, #0
}
 80055c0:	4618      	mov	r0, r3
 80055c2:	3718      	adds	r7, #24
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	f010803f 	.word	0xf010803f

080055cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b086      	sub	sp, #24
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
 80055d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80055da:	2300      	movs	r3, #0
 80055dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d101      	bne.n	80055f2 <HAL_DMA_Start_IT+0x26>
 80055ee:	2302      	movs	r3, #2
 80055f0:	e040      	b.n	8005674 <HAL_DMA_Start_IT+0xa8>
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	2201      	movs	r2, #1
 80055f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005600:	b2db      	uxtb	r3, r3
 8005602:	2b01      	cmp	r3, #1
 8005604:	d12f      	bne.n	8005666 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2202      	movs	r2, #2
 800560a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	687a      	ldr	r2, [r7, #4]
 8005618:	68b9      	ldr	r1, [r7, #8]
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f000 fa4a 	bl	8005ab4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005624:	223f      	movs	r2, #63	; 0x3f
 8005626:	409a      	lsls	r2, r3
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	681a      	ldr	r2, [r3, #0]
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f042 0216 	orr.w	r2, r2, #22
 800563a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005640:	2b00      	cmp	r3, #0
 8005642:	d007      	beq.n	8005654 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	681a      	ldr	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f042 0208 	orr.w	r2, r2, #8
 8005652:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f042 0201 	orr.w	r2, r2, #1
 8005662:	601a      	str	r2, [r3, #0]
 8005664:	e005      	b.n	8005672 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800566e:	2302      	movs	r3, #2
 8005670:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005672:	7dfb      	ldrb	r3, [r7, #23]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3718      	adds	r7, #24
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b084      	sub	sp, #16
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005688:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800568a:	f7ff f9d7 	bl	8004a3c <HAL_GetTick>
 800568e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005696:	b2db      	uxtb	r3, r3
 8005698:	2b02      	cmp	r3, #2
 800569a:	d008      	beq.n	80056ae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2280      	movs	r2, #128	; 0x80
 80056a0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	e052      	b.n	8005754 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 0216 	bic.w	r2, r2, #22
 80056bc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	695a      	ldr	r2, [r3, #20]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056cc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d103      	bne.n	80056de <HAL_DMA_Abort+0x62>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d007      	beq.n	80056ee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f022 0208 	bic.w	r2, r2, #8
 80056ec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f022 0201 	bic.w	r2, r2, #1
 80056fc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80056fe:	e013      	b.n	8005728 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005700:	f7ff f99c 	bl	8004a3c <HAL_GetTick>
 8005704:	4602      	mov	r2, r0
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	1ad3      	subs	r3, r2, r3
 800570a:	2b05      	cmp	r3, #5
 800570c:	d90c      	bls.n	8005728 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2220      	movs	r2, #32
 8005712:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2203      	movs	r2, #3
 8005718:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	e015      	b.n	8005754 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1e4      	bne.n	8005700 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800573a:	223f      	movs	r2, #63	; 0x3f
 800573c:	409a      	lsls	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005752:	2300      	movs	r3, #0
}
 8005754:	4618      	mov	r0, r3
 8005756:	3710      	adds	r7, #16
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}

0800575c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b02      	cmp	r3, #2
 800576e:	d004      	beq.n	800577a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2280      	movs	r2, #128	; 0x80
 8005774:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e00c      	b.n	8005794 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2205      	movs	r2, #5
 800577e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f022 0201 	bic.w	r2, r2, #1
 8005790:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80057a0:	b580      	push	{r7, lr}
 80057a2:	b086      	sub	sp, #24
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80057a8:	2300      	movs	r3, #0
 80057aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80057ac:	4b92      	ldr	r3, [pc, #584]	; (80059f8 <HAL_DMA_IRQHandler+0x258>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a92      	ldr	r2, [pc, #584]	; (80059fc <HAL_DMA_IRQHandler+0x25c>)
 80057b2:	fba2 2303 	umull	r2, r3, r2, r3
 80057b6:	0a9b      	lsrs	r3, r3, #10
 80057b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ca:	2208      	movs	r2, #8
 80057cc:	409a      	lsls	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	4013      	ands	r3, r2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d01a      	beq.n	800580c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0304 	and.w	r3, r3, #4
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d013      	beq.n	800580c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	681a      	ldr	r2, [r3, #0]
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f022 0204 	bic.w	r2, r2, #4
 80057f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057f8:	2208      	movs	r2, #8
 80057fa:	409a      	lsls	r2, r3
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005804:	f043 0201 	orr.w	r2, r3, #1
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005810:	2201      	movs	r2, #1
 8005812:	409a      	lsls	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	4013      	ands	r3, r2
 8005818:	2b00      	cmp	r3, #0
 800581a:	d012      	beq.n	8005842 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	695b      	ldr	r3, [r3, #20]
 8005822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00b      	beq.n	8005842 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800582e:	2201      	movs	r2, #1
 8005830:	409a      	lsls	r2, r3
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800583a:	f043 0202 	orr.w	r2, r3, #2
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005846:	2204      	movs	r2, #4
 8005848:	409a      	lsls	r2, r3
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	4013      	ands	r3, r2
 800584e:	2b00      	cmp	r3, #0
 8005850:	d012      	beq.n	8005878 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0302 	and.w	r3, r3, #2
 800585c:	2b00      	cmp	r3, #0
 800585e:	d00b      	beq.n	8005878 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005864:	2204      	movs	r2, #4
 8005866:	409a      	lsls	r2, r3
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005870:	f043 0204 	orr.w	r2, r3, #4
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800587c:	2210      	movs	r2, #16
 800587e:	409a      	lsls	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	4013      	ands	r3, r2
 8005884:	2b00      	cmp	r3, #0
 8005886:	d043      	beq.n	8005910 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0308 	and.w	r3, r3, #8
 8005892:	2b00      	cmp	r3, #0
 8005894:	d03c      	beq.n	8005910 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800589a:	2210      	movs	r2, #16
 800589c:	409a      	lsls	r2, r3
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d018      	beq.n	80058e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d108      	bne.n	80058d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d024      	beq.n	8005910 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	4798      	blx	r3
 80058ce:	e01f      	b.n	8005910 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d01b      	beq.n	8005910 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058dc:	6878      	ldr	r0, [r7, #4]
 80058de:	4798      	blx	r3
 80058e0:	e016      	b.n	8005910 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d107      	bne.n	8005900 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	681a      	ldr	r2, [r3, #0]
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f022 0208 	bic.w	r2, r2, #8
 80058fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005904:	2b00      	cmp	r3, #0
 8005906:	d003      	beq.n	8005910 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005914:	2220      	movs	r2, #32
 8005916:	409a      	lsls	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	4013      	ands	r3, r2
 800591c:	2b00      	cmp	r3, #0
 800591e:	f000 808e 	beq.w	8005a3e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f003 0310 	and.w	r3, r3, #16
 800592c:	2b00      	cmp	r3, #0
 800592e:	f000 8086 	beq.w	8005a3e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005936:	2220      	movs	r2, #32
 8005938:	409a      	lsls	r2, r3
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b05      	cmp	r3, #5
 8005948:	d136      	bne.n	80059b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f022 0216 	bic.w	r2, r2, #22
 8005958:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	695a      	ldr	r2, [r3, #20]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005968:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800596e:	2b00      	cmp	r3, #0
 8005970:	d103      	bne.n	800597a <HAL_DMA_IRQHandler+0x1da>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005976:	2b00      	cmp	r3, #0
 8005978:	d007      	beq.n	800598a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 0208 	bic.w	r2, r2, #8
 8005988:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800598e:	223f      	movs	r2, #63	; 0x3f
 8005990:	409a      	lsls	r2, r3
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d07d      	beq.n	8005aaa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	4798      	blx	r3
        }
        return;
 80059b6:	e078      	b.n	8005aaa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d01c      	beq.n	8005a00 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d108      	bne.n	80059e6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d030      	beq.n	8005a3e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	4798      	blx	r3
 80059e4:	e02b      	b.n	8005a3e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d027      	beq.n	8005a3e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	4798      	blx	r3
 80059f6:	e022      	b.n	8005a3e <HAL_DMA_IRQHandler+0x29e>
 80059f8:	20000094 	.word	0x20000094
 80059fc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d10f      	bne.n	8005a2e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f022 0210 	bic.w	r2, r2, #16
 8005a1c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2201      	movs	r2, #1
 8005a22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d003      	beq.n	8005a3e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d032      	beq.n	8005aac <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d022      	beq.n	8005a98 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2205      	movs	r2, #5
 8005a56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f022 0201 	bic.w	r2, r2, #1
 8005a68:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	3301      	adds	r3, #1
 8005a6e:	60bb      	str	r3, [r7, #8]
 8005a70:	697a      	ldr	r2, [r7, #20]
 8005a72:	429a      	cmp	r2, r3
 8005a74:	d307      	bcc.n	8005a86 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0301 	and.w	r3, r3, #1
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1f2      	bne.n	8005a6a <HAL_DMA_IRQHandler+0x2ca>
 8005a84:	e000      	b.n	8005a88 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8005a86:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2201      	movs	r2, #1
 8005a8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2200      	movs	r2, #0
 8005a94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d005      	beq.n	8005aac <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005aa4:	6878      	ldr	r0, [r7, #4]
 8005aa6:	4798      	blx	r3
 8005aa8:	e000      	b.n	8005aac <HAL_DMA_IRQHandler+0x30c>
        return;
 8005aaa:	bf00      	nop
    }
  }
}
 8005aac:	3718      	adds	r7, #24
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd80      	pop	{r7, pc}
 8005ab2:	bf00      	nop

08005ab4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b085      	sub	sp, #20
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
 8005ac0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005ad0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	683a      	ldr	r2, [r7, #0]
 8005ad8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	689b      	ldr	r3, [r3, #8]
 8005ade:	2b40      	cmp	r3, #64	; 0x40
 8005ae0:	d108      	bne.n	8005af4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	68ba      	ldr	r2, [r7, #8]
 8005af0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005af2:	e007      	b.n	8005b04 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	68ba      	ldr	r2, [r7, #8]
 8005afa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	60da      	str	r2, [r3, #12]
}
 8005b04:	bf00      	nop
 8005b06:	3714      	adds	r7, #20
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0e:	4770      	bx	lr

08005b10 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005b10:	b480      	push	{r7}
 8005b12:	b085      	sub	sp, #20
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	b2db      	uxtb	r3, r3
 8005b1e:	3b10      	subs	r3, #16
 8005b20:	4a14      	ldr	r2, [pc, #80]	; (8005b74 <DMA_CalcBaseAndBitshift+0x64>)
 8005b22:	fba2 2303 	umull	r2, r3, r2, r3
 8005b26:	091b      	lsrs	r3, r3, #4
 8005b28:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005b2a:	4a13      	ldr	r2, [pc, #76]	; (8005b78 <DMA_CalcBaseAndBitshift+0x68>)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	4413      	add	r3, r2
 8005b30:	781b      	ldrb	r3, [r3, #0]
 8005b32:	461a      	mov	r2, r3
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2b03      	cmp	r3, #3
 8005b3c:	d909      	bls.n	8005b52 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005b46:	f023 0303 	bic.w	r3, r3, #3
 8005b4a:	1d1a      	adds	r2, r3, #4
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	659a      	str	r2, [r3, #88]	; 0x58
 8005b50:	e007      	b.n	8005b62 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005b5a:	f023 0303 	bic.w	r3, r3, #3
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	aaaaaaab 	.word	0xaaaaaaab
 8005b78:	0802017c 	.word	0x0802017c

08005b7c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b085      	sub	sp, #20
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b84:	2300      	movs	r3, #0
 8005b86:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b8c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	699b      	ldr	r3, [r3, #24]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d11f      	bne.n	8005bd6 <DMA_CheckFifoParam+0x5a>
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	2b03      	cmp	r3, #3
 8005b9a:	d856      	bhi.n	8005c4a <DMA_CheckFifoParam+0xce>
 8005b9c:	a201      	add	r2, pc, #4	; (adr r2, 8005ba4 <DMA_CheckFifoParam+0x28>)
 8005b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba2:	bf00      	nop
 8005ba4:	08005bb5 	.word	0x08005bb5
 8005ba8:	08005bc7 	.word	0x08005bc7
 8005bac:	08005bb5 	.word	0x08005bb5
 8005bb0:	08005c4b 	.word	0x08005c4b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bb8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d046      	beq.n	8005c4e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bc4:	e043      	b.n	8005c4e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005bce:	d140      	bne.n	8005c52 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bd4:	e03d      	b.n	8005c52 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bde:	d121      	bne.n	8005c24 <DMA_CheckFifoParam+0xa8>
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	2b03      	cmp	r3, #3
 8005be4:	d837      	bhi.n	8005c56 <DMA_CheckFifoParam+0xda>
 8005be6:	a201      	add	r2, pc, #4	; (adr r2, 8005bec <DMA_CheckFifoParam+0x70>)
 8005be8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bec:	08005bfd 	.word	0x08005bfd
 8005bf0:	08005c03 	.word	0x08005c03
 8005bf4:	08005bfd 	.word	0x08005bfd
 8005bf8:	08005c15 	.word	0x08005c15
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	73fb      	strb	r3, [r7, #15]
      break;
 8005c00:	e030      	b.n	8005c64 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d025      	beq.n	8005c5a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c12:	e022      	b.n	8005c5a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c18:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005c1c:	d11f      	bne.n	8005c5e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005c22:	e01c      	b.n	8005c5e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005c24:	68bb      	ldr	r3, [r7, #8]
 8005c26:	2b02      	cmp	r3, #2
 8005c28:	d903      	bls.n	8005c32 <DMA_CheckFifoParam+0xb6>
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	2b03      	cmp	r3, #3
 8005c2e:	d003      	beq.n	8005c38 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005c30:	e018      	b.n	8005c64 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	73fb      	strb	r3, [r7, #15]
      break;
 8005c36:	e015      	b.n	8005c64 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00e      	beq.n	8005c62 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	73fb      	strb	r3, [r7, #15]
      break;
 8005c48:	e00b      	b.n	8005c62 <DMA_CheckFifoParam+0xe6>
      break;
 8005c4a:	bf00      	nop
 8005c4c:	e00a      	b.n	8005c64 <DMA_CheckFifoParam+0xe8>
      break;
 8005c4e:	bf00      	nop
 8005c50:	e008      	b.n	8005c64 <DMA_CheckFifoParam+0xe8>
      break;
 8005c52:	bf00      	nop
 8005c54:	e006      	b.n	8005c64 <DMA_CheckFifoParam+0xe8>
      break;
 8005c56:	bf00      	nop
 8005c58:	e004      	b.n	8005c64 <DMA_CheckFifoParam+0xe8>
      break;
 8005c5a:	bf00      	nop
 8005c5c:	e002      	b.n	8005c64 <DMA_CheckFifoParam+0xe8>
      break;   
 8005c5e:	bf00      	nop
 8005c60:	e000      	b.n	8005c64 <DMA_CheckFifoParam+0xe8>
      break;
 8005c62:	bf00      	nop
    }
  } 
  
  return status; 
 8005c64:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3714      	adds	r7, #20
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop

08005c74 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b088      	sub	sp, #32
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	61fb      	str	r3, [r7, #28]
 8005c80:	2300      	movs	r3, #0
 8005c82:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8005c84:	4baa      	ldr	r3, [pc, #680]	; (8005f30 <HAL_ETH_Init+0x2bc>)
 8005c86:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8005c88:	2300      	movs	r3, #0
 8005c8a:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d101      	bne.n	8005c9a <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8005c96:	2301      	movs	r3, #1
 8005c98:	e183      	b.n	8005fa2 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005ca0:	b2db      	uxtb	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d106      	bne.n	8005cb4 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f004 fd98 	bl	800a7e4 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	60bb      	str	r3, [r7, #8]
 8005cb8:	4b9e      	ldr	r3, [pc, #632]	; (8005f34 <HAL_ETH_Init+0x2c0>)
 8005cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cbc:	4a9d      	ldr	r2, [pc, #628]	; (8005f34 <HAL_ETH_Init+0x2c0>)
 8005cbe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005cc2:	6453      	str	r3, [r2, #68]	; 0x44
 8005cc4:	4b9b      	ldr	r3, [pc, #620]	; (8005f34 <HAL_ETH_Init+0x2c0>)
 8005cc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cc8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ccc:	60bb      	str	r3, [r7, #8]
 8005cce:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8005cd0:	4b99      	ldr	r3, [pc, #612]	; (8005f38 <HAL_ETH_Init+0x2c4>)
 8005cd2:	685b      	ldr	r3, [r3, #4]
 8005cd4:	4a98      	ldr	r2, [pc, #608]	; (8005f38 <HAL_ETH_Init+0x2c4>)
 8005cd6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8005cda:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8005cdc:	4b96      	ldr	r3, [pc, #600]	; (8005f38 <HAL_ETH_Init+0x2c4>)
 8005cde:	685a      	ldr	r2, [r3, #4]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	4994      	ldr	r1, [pc, #592]	; (8005f38 <HAL_ETH_Init+0x2c4>)
 8005ce6:	4313      	orrs	r3, r2
 8005ce8:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f042 0201 	orr.w	r2, r2, #1
 8005cfc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d00:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8005d02:	f7fe fe9b 	bl	8004a3c <HAL_GetTick>
 8005d06:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8005d08:	e011      	b.n	8005d2e <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 8005d0a:	f7fe fe97 	bl	8004a3c <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8005d18:	d909      	bls.n	8005d2e <HAL_ETH_Init+0xba>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2203      	movs	r2, #3
 8005d1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8005d2a:	2303      	movs	r3, #3
 8005d2c:	e139      	b.n	8005fa2 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 0301 	and.w	r3, r3, #1
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d1e4      	bne.n	8005d0a <HAL_ETH_Init+0x96>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8005d48:	69fb      	ldr	r3, [r7, #28]
 8005d4a:	f023 031c 	bic.w	r3, r3, #28
 8005d4e:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8005d50:	f001 ff80 	bl	8007c54 <HAL_RCC_GetHCLKFreq>
 8005d54:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	4a78      	ldr	r2, [pc, #480]	; (8005f3c <HAL_ETH_Init+0x2c8>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d908      	bls.n	8005d70 <HAL_ETH_Init+0xfc>
 8005d5e:	69bb      	ldr	r3, [r7, #24]
 8005d60:	4a77      	ldr	r2, [pc, #476]	; (8005f40 <HAL_ETH_Init+0x2cc>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d804      	bhi.n	8005d70 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8005d66:	69fb      	ldr	r3, [r7, #28]
 8005d68:	f043 0308 	orr.w	r3, r3, #8
 8005d6c:	61fb      	str	r3, [r7, #28]
 8005d6e:	e027      	b.n	8005dc0 <HAL_ETH_Init+0x14c>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	4a73      	ldr	r2, [pc, #460]	; (8005f40 <HAL_ETH_Init+0x2cc>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d908      	bls.n	8005d8a <HAL_ETH_Init+0x116>
 8005d78:	69bb      	ldr	r3, [r7, #24]
 8005d7a:	4a6d      	ldr	r2, [pc, #436]	; (8005f30 <HAL_ETH_Init+0x2bc>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d204      	bcs.n	8005d8a <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8005d80:	69fb      	ldr	r3, [r7, #28]
 8005d82:	f043 030c 	orr.w	r3, r3, #12
 8005d86:	61fb      	str	r3, [r7, #28]
 8005d88:	e01a      	b.n	8005dc0 <HAL_ETH_Init+0x14c>
  }  
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 8005d8a:	69bb      	ldr	r3, [r7, #24]
 8005d8c:	4a68      	ldr	r2, [pc, #416]	; (8005f30 <HAL_ETH_Init+0x2bc>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d303      	bcc.n	8005d9a <HAL_ETH_Init+0x126>
 8005d92:	69bb      	ldr	r3, [r7, #24]
 8005d94:	4a6b      	ldr	r2, [pc, #428]	; (8005f44 <HAL_ETH_Init+0x2d0>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d911      	bls.n	8005dbe <HAL_ETH_Init+0x14a>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 8005d9a:	69bb      	ldr	r3, [r7, #24]
 8005d9c:	4a69      	ldr	r2, [pc, #420]	; (8005f44 <HAL_ETH_Init+0x2d0>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d908      	bls.n	8005db4 <HAL_ETH_Init+0x140>
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	4a68      	ldr	r2, [pc, #416]	; (8005f48 <HAL_ETH_Init+0x2d4>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d804      	bhi.n	8005db4 <HAL_ETH_Init+0x140>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8005daa:	69fb      	ldr	r3, [r7, #28]
 8005dac:	f043 0304 	orr.w	r3, r3, #4
 8005db0:	61fb      	str	r3, [r7, #28]
 8005db2:	e005      	b.n	8005dc0 <HAL_ETH_Init+0x14c>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 183000000)) */
  {
    /* CSR Clock Range between 150-183 MHz */ 
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8005db4:	69fb      	ldr	r3, [r7, #28]
 8005db6:	f043 0310 	orr.w	r3, r3, #16
 8005dba:	61fb      	str	r3, [r7, #28]
 8005dbc:	e000      	b.n	8005dc0 <HAL_ETH_Init+0x14c>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8005dbe:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	69fa      	ldr	r2, [r7, #28]
 8005dc6:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8005dc8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005dcc:	2100      	movs	r1, #0
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f000 fc17 	bl	8006602 <HAL_ETH_WritePHYRegister>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00b      	beq.n	8005df2 <HAL_ETH_Init+0x17e>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8005dde:	6939      	ldr	r1, [r7, #16]
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fdcd 	bl	8006980 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e0d7      	b.n	8005fa2 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8005df2:	20ff      	movs	r0, #255	; 0xff
 8005df4:	f7fe fe2e 	bl	8004a54 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f000 80a5 	beq.w	8005f4c <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e02:	f7fe fe1b 	bl	8004a3c <HAL_GetTick>
 8005e06:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8005e08:	f107 030c 	add.w	r3, r7, #12
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	2101      	movs	r1, #1
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f000 fb8e 	bl	8006532 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8005e16:	f7fe fe11 	bl	8004a3c <HAL_GetTick>
 8005e1a:	4602      	mov	r2, r0
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	1ad3      	subs	r3, r2, r3
 8005e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d90f      	bls.n	8005e48 <HAL_ETH_Init+0x1d4>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8005e28:	2301      	movs	r3, #1
 8005e2a:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8005e2c:	6939      	ldr	r1, [r7, #16]
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 fda6 	bl	8006980 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2200      	movs	r2, #0
 8005e40:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e0ac      	b.n	8005fa2 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f003 0304 	and.w	r3, r3, #4
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d0da      	beq.n	8005e08 <HAL_ETH_Init+0x194>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8005e52:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005e56:	2100      	movs	r1, #0
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 fbd2 	bl	8006602 <HAL_ETH_WritePHYRegister>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00b      	beq.n	8005e7c <HAL_ETH_Init+0x208>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005e68:	6939      	ldr	r1, [r7, #16]
 8005e6a:	6878      	ldr	r0, [r7, #4]
 8005e6c:	f000 fd88 	bl	8006980 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2201      	movs	r2, #1
 8005e74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8005e78:	2301      	movs	r3, #1
 8005e7a:	e092      	b.n	8005fa2 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e7c:	f7fe fdde 	bl	8004a3c <HAL_GetTick>
 8005e80:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8005e82:	f107 030c 	add.w	r3, r7, #12
 8005e86:	461a      	mov	r2, r3
 8005e88:	2101      	movs	r1, #1
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 fb51 	bl	8006532 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8005e90:	f7fe fdd4 	bl	8004a3c <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d90f      	bls.n	8005ec2 <HAL_ETH_Init+0x24e>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8005ea6:	6939      	ldr	r1, [r7, #16]
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 fd69 	bl	8006980 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e06f      	b.n	8005fa2 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f003 0320 	and.w	r3, r3, #32
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d0da      	beq.n	8005e82 <HAL_ETH_Init+0x20e>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8005ecc:	f107 030c 	add.w	r3, r7, #12
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	2110      	movs	r1, #16
 8005ed4:	6878      	ldr	r0, [r7, #4]
 8005ed6:	f000 fb2c 	bl	8006532 <HAL_ETH_ReadPHYRegister>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d00b      	beq.n	8005ef8 <HAL_ETH_Init+0x284>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005ee4:	6939      	ldr	r1, [r7, #16]
 8005ee6:	6878      	ldr	r0, [r7, #4]
 8005ee8:	f000 fd4a 	bl	8006980 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2201      	movs	r2, #1
 8005ef0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e054      	b.n	8005fa2 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f003 0304 	and.w	r3, r3, #4
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d004      	beq.n	8005f0c <HAL_ETH_Init+0x298>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f08:	60da      	str	r2, [r3, #12]
 8005f0a:	e002      	b.n	8005f12 <HAL_ETH_Init+0x29e>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2200      	movs	r2, #0
 8005f10:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	f003 0302 	and.w	r3, r3, #2
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d003      	beq.n	8005f24 <HAL_ETH_Init+0x2b0>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	609a      	str	r2, [r3, #8]
 8005f22:	e035      	b.n	8005f90 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005f2a:	609a      	str	r2, [r3, #8]
 8005f2c:	e030      	b.n	8005f90 <HAL_ETH_Init+0x31c>
 8005f2e:	bf00      	nop
 8005f30:	03938700 	.word	0x03938700
 8005f34:	40023800 	.word	0x40023800
 8005f38:	40013800 	.word	0x40013800
 8005f3c:	01312cff 	.word	0x01312cff
 8005f40:	02160ebf 	.word	0x02160ebf
 8005f44:	05f5e0ff 	.word	0x05f5e0ff
 8005f48:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	08db      	lsrs	r3, r3, #3
 8005f52:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1U))) != HAL_OK)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	085b      	lsrs	r3, r3, #1
 8005f5a:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3U) |
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	b29b      	uxth	r3, r3
 8005f60:	461a      	mov	r2, r3
 8005f62:	2100      	movs	r1, #0
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f000 fb4c 	bl	8006602 <HAL_ETH_WritePHYRegister>
 8005f6a:	4603      	mov	r3, r0
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00b      	beq.n	8005f88 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8005f70:	2301      	movs	r3, #1
 8005f72:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8005f74:	6939      	ldr	r1, [r7, #16]
 8005f76:	6878      	ldr	r0, [r7, #4]
 8005f78:	f000 fd02 	bl	8006980 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2201      	movs	r2, #1
 8005f80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	e00c      	b.n	8005fa2 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8005f88:	f640 70ff 	movw	r0, #4095	; 0xfff
 8005f8c:	f7fe fd62 	bl	8004a54 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8005f90:	6939      	ldr	r1, [r7, #16]
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f000 fcf4 	bl	8006980 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2201      	movs	r2, #1
 8005f9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8005fa0:	2300      	movs	r3, #0
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3720      	adds	r7, #32
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}
 8005faa:	bf00      	nop

08005fac <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b087      	sub	sp, #28
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]
 8005fb8:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8005fba:	2300      	movs	r3, #0
 8005fbc:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005fc4:	2b01      	cmp	r3, #1
 8005fc6:	d101      	bne.n	8005fcc <HAL_ETH_DMATxDescListInit+0x20>
 8005fc8:	2302      	movs	r3, #2
 8005fca:	e052      	b.n	8006072 <HAL_ETH_DMATxDescListInit+0xc6>
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2201      	movs	r2, #1
 8005fd0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	2202      	movs	r2, #2
 8005fd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	68ba      	ldr	r2, [r7, #8]
 8005fe0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0U; i < TxBuffCount; i++)
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	617b      	str	r3, [r7, #20]
 8005fe6:	e030      	b.n	800604a <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	015b      	lsls	r3, r3, #5
 8005fec:	68ba      	ldr	r2, [r7, #8]
 8005fee:	4413      	add	r3, r2
 8005ff0:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005ff8:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8006000:	fb02 f303 	mul.w	r3, r2, r3
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	4413      	add	r3, r2
 8006008:	461a      	mov	r2, r3
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	69db      	ldr	r3, [r3, #28]
 8006012:	2b00      	cmp	r3, #0
 8006014:	d105      	bne.n	8006022 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8006016:	693b      	ldr	r3, [r7, #16]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1U))
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	3b01      	subs	r3, #1
 8006026:	697a      	ldr	r2, [r7, #20]
 8006028:	429a      	cmp	r2, r3
 800602a:	d208      	bcs.n	800603e <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1U);
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	3301      	adds	r3, #1
 8006030:	015b      	lsls	r3, r3, #5
 8006032:	68ba      	ldr	r2, [r7, #8]
 8006034:	4413      	add	r3, r2
 8006036:	461a      	mov	r2, r3
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	60da      	str	r2, [r3, #12]
 800603c:	e002      	b.n	8006044 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800603e:	68ba      	ldr	r2, [r7, #8]
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	60da      	str	r2, [r3, #12]
  for(i=0U; i < TxBuffCount; i++)
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	3301      	adds	r3, #1
 8006048:	617b      	str	r3, [r7, #20]
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	429a      	cmp	r2, r3
 8006050:	d3ca      	bcc.n	8005fe8 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68ba      	ldr	r2, [r7, #8]
 8006058:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800605c:	3310      	adds	r3, #16
 800605e:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2201      	movs	r2, #1
 8006064:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2200      	movs	r2, #0
 800606c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8006070:	2300      	movs	r3, #0
}
 8006072:	4618      	mov	r0, r3
 8006074:	371c      	adds	r7, #28
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr

0800607e <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 800607e:	b480      	push	{r7}
 8006080:	b087      	sub	sp, #28
 8006082:	af00      	add	r7, sp, #0
 8006084:	60f8      	str	r0, [r7, #12]
 8006086:	60b9      	str	r1, [r7, #8]
 8006088:	607a      	str	r2, [r7, #4]
 800608a:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 800608c:	2300      	movs	r3, #0
 800608e:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006096:	2b01      	cmp	r3, #1
 8006098:	d101      	bne.n	800609e <HAL_ETH_DMARxDescListInit+0x20>
 800609a:	2302      	movs	r3, #2
 800609c:	e056      	b.n	800614c <HAL_ETH_DMARxDescListInit+0xce>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2201      	movs	r2, #1
 80060a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2202      	movs	r2, #2
 80060aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	68ba      	ldr	r2, [r7, #8]
 80060b2:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0U; i < RxBuffCount; i++)
 80060b4:	2300      	movs	r3, #0
 80060b6:	617b      	str	r3, [r7, #20]
 80060b8:	e034      	b.n	8006124 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	015b      	lsls	r3, r3, #5
 80060be:	68ba      	ldr	r2, [r7, #8]
 80060c0:	4413      	add	r3, r2
 80060c2:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80060ca:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	f244 52f4 	movw	r2, #17908	; 0x45f4
 80060d2:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80060da:	fb02 f303 	mul.w	r3, r2, r3
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	4413      	add	r3, r2
 80060e2:	461a      	mov	r2, r3
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	699b      	ldr	r3, [r3, #24]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d105      	bne.n	80060fc <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1U))
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	3b01      	subs	r3, #1
 8006100:	697a      	ldr	r2, [r7, #20]
 8006102:	429a      	cmp	r2, r3
 8006104:	d208      	bcs.n	8006118 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1U); 
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	3301      	adds	r3, #1
 800610a:	015b      	lsls	r3, r3, #5
 800610c:	68ba      	ldr	r2, [r7, #8]
 800610e:	4413      	add	r3, r2
 8006110:	461a      	mov	r2, r3
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	60da      	str	r2, [r3, #12]
 8006116:	e002      	b.n	800611e <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8006118:	68ba      	ldr	r2, [r7, #8]
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	60da      	str	r2, [r3, #12]
  for(i=0U; i < RxBuffCount; i++)
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	3301      	adds	r3, #1
 8006122:	617b      	str	r3, [r7, #20]
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	429a      	cmp	r2, r3
 800612a:	d3c6      	bcc.n	80060ba <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006136:	330c      	adds	r3, #12
 8006138:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800614a:	2300      	movs	r3, #0
}
 800614c:	4618      	mov	r0, r3
 800614e:	371c      	adds	r7, #28
 8006150:	46bd      	mov	sp, r7
 8006152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006156:	4770      	bx	lr

08006158 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8006158:	b480      	push	{r7}
 800615a:	b087      	sub	sp, #28
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8006162:	2300      	movs	r3, #0
 8006164:	617b      	str	r3, [r7, #20]
 8006166:	2300      	movs	r3, #0
 8006168:	60fb      	str	r3, [r7, #12]
 800616a:	2300      	movs	r3, #0
 800616c:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006174:	2b01      	cmp	r3, #1
 8006176:	d101      	bne.n	800617c <HAL_ETH_TransmitFrame+0x24>
 8006178:	2302      	movs	r3, #2
 800617a:	e0cd      	b.n	8006318 <HAL_ETH_TransmitFrame+0x1c0>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2202      	movs	r2, #2
 8006188:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0U) 
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	2b00      	cmp	r3, #0
 8006190:	d109      	bne.n	80061a6 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2201      	movs	r2, #1
 8006196:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 80061a2:	2301      	movs	r3, #1
 80061a4:	e0b8      	b.n	8006318 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	da09      	bge.n	80061c4 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2212      	movs	r2, #18
 80061b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	e0a9      	b.n	8006318 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d915      	bls.n	80061fa <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	4a54      	ldr	r2, [pc, #336]	; (8006324 <HAL_ETH_TransmitFrame+0x1cc>)
 80061d2:	fba2 2303 	umull	r2, r3, r2, r3
 80061d6:	0a9b      	lsrs	r3, r3, #10
 80061d8:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 80061da:	683a      	ldr	r2, [r7, #0]
 80061dc:	4b51      	ldr	r3, [pc, #324]	; (8006324 <HAL_ETH_TransmitFrame+0x1cc>)
 80061de:	fba3 1302 	umull	r1, r3, r3, r2
 80061e2:	0a9b      	lsrs	r3, r3, #10
 80061e4:	f240 51f4 	movw	r1, #1524	; 0x5f4
 80061e8:	fb01 f303 	mul.w	r3, r1, r3
 80061ec:	1ad3      	subs	r3, r2, r3
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d005      	beq.n	80061fe <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	3301      	adds	r3, #1
 80061f6:	617b      	str	r3, [r7, #20]
 80061f8:	e001      	b.n	80061fe <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1U;
 80061fa:	2301      	movs	r3, #1
 80061fc:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 80061fe:	697b      	ldr	r3, [r7, #20]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d11c      	bne.n	800623e <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620e:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8006212:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006218:	683a      	ldr	r2, [r7, #0]
 800621a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800621e:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006224:	681a      	ldr	r2, [r3, #0]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800622a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800622e:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006234:	68db      	ldr	r3, [r3, #12]
 8006236:	461a      	mov	r2, r3
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	62da      	str	r2, [r3, #44]	; 0x2c
 800623c:	e04b      	b.n	80062d6 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0U; i< bufcount; i++)
 800623e:	2300      	movs	r3, #0
 8006240:	613b      	str	r3, [r7, #16]
 8006242:	e044      	b.n	80062ce <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006248:	681a      	ldr	r2, [r3, #0]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800624e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006252:	601a      	str	r2, [r3, #0]
      
      if (i == 0U) 
 8006254:	693b      	ldr	r3, [r7, #16]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d107      	bne.n	800626a <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006264:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006268:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800626e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8006272:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1U))
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	3b01      	subs	r3, #1
 8006278:	693a      	ldr	r2, [r7, #16]
 800627a:	429a      	cmp	r2, r3
 800627c:	d116      	bne.n	80062ac <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006288:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800628c:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1U)*ETH_TX_BUF_SIZE;
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	4a25      	ldr	r2, [pc, #148]	; (8006328 <HAL_ETH_TransmitFrame+0x1d0>)
 8006292:	fb02 f203 	mul.w	r2, r2, r3
 8006296:	683b      	ldr	r3, [r7, #0]
 8006298:	4413      	add	r3, r2
 800629a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800629e:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80062aa:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80062ba:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062c0:	68db      	ldr	r3, [r3, #12]
 80062c2:	461a      	mov	r2, r3
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0U; i< bufcount; i++)
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	3301      	adds	r3, #1
 80062cc:	613b      	str	r3, [r7, #16]
 80062ce:	693a      	ldr	r2, [r7, #16]
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d3b6      	bcc.n	8006244 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062de:	3314      	adds	r3, #20
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0304 	and.w	r3, r3, #4
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00d      	beq.n	8006306 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062f2:	3314      	adds	r3, #20
 80062f4:	2204      	movs	r2, #4
 80062f6:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006300:	3304      	adds	r3, #4
 8006302:	2200      	movs	r2, #0
 8006304:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2201      	movs	r2, #1
 800630a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2200      	movs	r2, #0
 8006312:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8006316:	2300      	movs	r3, #0
}
 8006318:	4618      	mov	r0, r3
 800631a:	371c      	adds	r7, #28
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr
 8006324:	ac02b00b 	.word	0xac02b00b
 8006328:	fffffa0c 	.word	0xfffffa0c

0800632c <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 800632c:	b480      	push	{r7}
 800632e:	b085      	sub	sp, #20
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0U;
 8006334:	2300      	movs	r3, #0
 8006336:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800633e:	2b01      	cmp	r3, #1
 8006340:	d101      	bne.n	8006346 <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8006342:	2302      	movs	r3, #2
 8006344:	e074      	b.n	8006430 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2201      	movs	r2, #1
 800634a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2202      	movs	r2, #2
 8006352:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8006356:	e05a      	b.n	800640e <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	3301      	adds	r3, #1
 800635c:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006368:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800636c:	d10d      	bne.n	800638a <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1U;   
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2201      	movs	r2, #1
 800637a:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	461a      	mov	r2, r3
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	629a      	str	r2, [r3, #40]	; 0x28
 8006388:	e041      	b.n	800640e <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006394:	2b00      	cmp	r3, #0
 8006396:	d10b      	bne.n	80063b0 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639c:	1c5a      	adds	r2, r3, #1
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	461a      	mov	r2, r3
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	629a      	str	r2, [r3, #40]	; 0x28
 80063ae:	e02e      	b.n	800640e <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063bc:	1c5a      	adds	r2, r3, #1
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1U)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d103      	bne.n	80063d2 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	0c1b      	lsrs	r3, r3, #16
 80063da:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80063de:	1f1a      	subs	r2, r3, #4
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063e8:	689a      	ldr	r2, [r3, #8]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	461a      	mov	r2, r3
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2201      	movs	r2, #1
 80063fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	2200      	movs	r2, #0
 8006406:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800640a:	2300      	movs	r3, #0
 800640c:	e010      	b.n	8006430 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	2b00      	cmp	r3, #0
 8006416:	db02      	blt.n	800641e <HAL_ETH_GetReceivedFrame_IT+0xf2>
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2b03      	cmp	r3, #3
 800641c:	d99c      	bls.n	8006358 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2201      	movs	r2, #1
 8006422:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 800642e:	2301      	movs	r3, #1
}
 8006430:	4618      	mov	r0, r3
 8006432:	3714      	adds	r7, #20
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr

0800643c <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800644c:	3314      	adds	r3, #20
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006454:	2b40      	cmp	r3, #64	; 0x40
 8006456:	d112      	bne.n	800647e <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f004 fa71 	bl	800a940 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006466:	3314      	adds	r3, #20
 8006468:	2240      	movs	r2, #64	; 0x40
 800646a:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2200      	movs	r2, #0
 8006478:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800647c:	e01b      	b.n	80064b6 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006486:	3314      	adds	r3, #20
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0301 	and.w	r3, r3, #1
 800648e:	2b01      	cmp	r3, #1
 8006490:	d111      	bne.n	80064b6 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f839 	bl	800650a <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064a0:	3314      	adds	r3, #20
 80064a2:	2201      	movs	r2, #1
 80064a4:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2201      	movs	r2, #1
 80064aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064be:	3314      	adds	r3, #20
 80064c0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80064c4:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064ce:	3314      	adds	r3, #20
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80064d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064da:	d112      	bne.n	8006502 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f000 f81e 	bl	800651e <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80064ea:	3314      	adds	r3, #20
 80064ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80064f0:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2201      	movs	r2, #1
 80064f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	2200      	movs	r2, #0
 80064fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 8006502:	bf00      	nop
 8006504:	3708      	adds	r7, #8
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800650a:	b480      	push	{r7}
 800650c:	b083      	sub	sp, #12
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8006512:	bf00      	nop
 8006514:	370c      	adds	r7, #12
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr

0800651e <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 800651e:	b480      	push	{r7}
 8006520:	b083      	sub	sp, #12
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 8006526:	bf00      	nop
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr

08006532 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 8006532:	b580      	push	{r7, lr}
 8006534:	b086      	sub	sp, #24
 8006536:	af00      	add	r7, sp, #0
 8006538:	60f8      	str	r0, [r7, #12]
 800653a:	460b      	mov	r3, r1
 800653c:	607a      	str	r2, [r7, #4]
 800653e:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;     
 8006540:	2300      	movs	r3, #0
 8006542:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8006544:	2300      	movs	r3, #0
 8006546:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800654e:	b2db      	uxtb	r3, r3
 8006550:	2b82      	cmp	r3, #130	; 0x82
 8006552:	d101      	bne.n	8006558 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 8006554:	2302      	movs	r3, #2
 8006556:	e050      	b.n	80065fa <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2282      	movs	r2, #130	; 0x82
 800655c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	691b      	ldr	r3, [r3, #16]
 8006566:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	f003 031c 	and.w	r3, r3, #28
 800656e:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	8a1b      	ldrh	r3, [r3, #16]
 8006574:	02db      	lsls	r3, r3, #11
 8006576:	b29b      	uxth	r3, r3
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	4313      	orrs	r3, r2
 800657c:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800657e:	897b      	ldrh	r3, [r7, #10]
 8006580:	019b      	lsls	r3, r3, #6
 8006582:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8006586:	697a      	ldr	r2, [r7, #20]
 8006588:	4313      	orrs	r3, r2
 800658a:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 800658c:	697b      	ldr	r3, [r7, #20]
 800658e:	f023 0302 	bic.w	r3, r3, #2
 8006592:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	f043 0301 	orr.w	r3, r3, #1
 800659a:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	697a      	ldr	r2, [r7, #20]
 80065a2:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80065a4:	f7fe fa4a 	bl	8004a3c <HAL_GetTick>
 80065a8:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80065aa:	e015      	b.n	80065d8 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 80065ac:	f7fe fa46 	bl	8004a3c <HAL_GetTick>
 80065b0:	4602      	mov	r2, r0
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80065ba:	d309      	bcc.n	80065d0 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2201      	movs	r2, #1
 80065c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2200      	movs	r2, #0
 80065c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80065cc:	2303      	movs	r3, #3
 80065ce:	e014      	b.n	80065fa <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1e4      	bne.n	80065ac <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	695b      	ldr	r3, [r3, #20]
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	461a      	mov	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 80065f8:	2300      	movs	r3, #0
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3718      	adds	r7, #24
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	b086      	sub	sp, #24
 8006606:	af00      	add	r7, sp, #0
 8006608:	60f8      	str	r0, [r7, #12]
 800660a:	460b      	mov	r3, r1
 800660c:	607a      	str	r2, [r7, #4]
 800660e:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 8006610:	2300      	movs	r3, #0
 8006612:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8006614:	2300      	movs	r3, #0
 8006616:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800661e:	b2db      	uxtb	r3, r3
 8006620:	2b42      	cmp	r3, #66	; 0x42
 8006622:	d101      	bne.n	8006628 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 8006624:	2302      	movs	r3, #2
 8006626:	e04e      	b.n	80066c6 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2242      	movs	r2, #66	; 0x42
 800662c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	691b      	ldr	r3, [r3, #16]
 8006636:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	f003 031c 	and.w	r3, r3, #28
 800663e:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg1 |=(((uint32_t)heth->Init.PhyAddress<<11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	8a1b      	ldrh	r3, [r3, #16]
 8006644:	02db      	lsls	r3, r3, #11
 8006646:	b29b      	uxth	r3, r3
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	4313      	orrs	r3, r2
 800664c:	617b      	str	r3, [r7, #20]
  tmpreg1 |=(((uint32_t)PHYReg<<6U) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800664e:	897b      	ldrh	r3, [r7, #10]
 8006650:	019b      	lsls	r3, r3, #6
 8006652:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8006656:	697a      	ldr	r2, [r7, #20]
 8006658:	4313      	orrs	r3, r2
 800665a:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 800665c:	697b      	ldr	r3, [r7, #20]
 800665e:	f043 0302 	orr.w	r3, r3, #2
 8006662:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f043 0301 	orr.w	r3, r3, #1
 800666a:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	b29a      	uxth	r2, r3
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	697a      	ldr	r2, [r7, #20]
 800667c:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800667e:	f7fe f9dd 	bl	8004a3c <HAL_GetTick>
 8006682:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8006684:	e015      	b.n	80066b2 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 8006686:	f7fe f9d9 	bl	8004a3c <HAL_GetTick>
 800668a:	4602      	mov	r2, r0
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006694:	d309      	bcc.n	80066aa <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2201      	movs	r2, #1
 800669a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e00d      	b.n	80066c6 <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg1 = heth->Instance->MACMIIAR;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	691b      	ldr	r3, [r3, #16]
 80066b0:	617b      	str	r3, [r7, #20]
  while((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80066b2:	697b      	ldr	r3, [r7, #20]
 80066b4:	f003 0301 	and.w	r3, r3, #1
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d1e4      	bne.n	8006686 <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2201      	movs	r2, #1
 80066c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3718      	adds	r7, #24
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b082      	sub	sp, #8
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d101      	bne.n	80066e4 <HAL_ETH_Start+0x16>
 80066e0:	2302      	movs	r3, #2
 80066e2:	e01f      	b.n	8006724 <HAL_ETH_Start+0x56>
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2201      	movs	r2, #1
 80066e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2202      	movs	r2, #2
 80066f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f000 fb45 	bl	8006d84 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f000 fb7c 	bl	8006df8 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8006700:	6878      	ldr	r0, [r7, #4]
 8006702:	f000 fc13 	bl	8006f2c <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8006706:	6878      	ldr	r0, [r7, #4]
 8006708:	f000 fbb0 	bl	8006e6c <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 800670c:	6878      	ldr	r0, [r7, #4]
 800670e:	f000 fbdd 	bl	8006ecc <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2200      	movs	r2, #0
 800671e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8006722:	2300      	movs	r3, #0
}
 8006724:	4618      	mov	r0, r3
 8006726:	3708      	adds	r7, #8
 8006728:	46bd      	mov	sp, r7
 800672a:	bd80      	pop	{r7, pc}

0800672c <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 800672c:	b580      	push	{r7, lr}
 800672e:	b082      	sub	sp, #8
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800673a:	2b01      	cmp	r3, #1
 800673c:	d101      	bne.n	8006742 <HAL_ETH_Stop+0x16>
 800673e:	2302      	movs	r3, #2
 8006740:	e01f      	b.n	8006782 <HAL_ETH_Stop+0x56>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2202      	movs	r2, #2
 800674e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 fba2 	bl	8006e9c <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 fbcf 	bl	8006efc <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 fb67 	bl	8006e32 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 8006764:	6878      	ldr	r0, [r7, #4]
 8006766:	f000 fbe1 	bl	8006f2c <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 fb27 	bl	8006dbe <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3708      	adds	r7, #8
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
	...

0800678c <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b084      	sub	sp, #16
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 8006796:	2300      	movs	r3, #0
 8006798:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80067a0:	2b01      	cmp	r3, #1
 80067a2:	d101      	bne.n	80067a8 <HAL_ETH_ConfigMAC+0x1c>
 80067a4:	2302      	movs	r3, #2
 80067a6:	e0e4      	b.n	8006972 <HAL_ETH_ConfigMAC+0x1e6>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2201      	movs	r2, #1
 80067ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2202      	movs	r2, #2
 80067b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	f000 80b1 	beq.w	8006922 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80067c8:	68fa      	ldr	r2, [r7, #12]
 80067ca:	4b6c      	ldr	r3, [pc, #432]	; (800697c <HAL_ETH_ConfigMAC+0x1f0>)
 80067cc:	4013      	ands	r3, r2
 80067ce:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 80067d8:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 80067da:	683b      	ldr	r3, [r7, #0]
 80067dc:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 80067de:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 80067e4:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 80067ea:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 80067f0:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 80067f6:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 80067fc:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 80067fe:	683b      	ldr	r3, [r7, #0]
 8006800:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 8006802:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 8006804:	683b      	ldr	r3, [r7, #0]
 8006806:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 8006808:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 800680e:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 8006814:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 800681a:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog | 
 800681c:	68fa      	ldr	r2, [r7, #12]
 800681e:	4313      	orrs	r3, r2
 8006820:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	68fa      	ldr	r2, [r7, #12]
 8006828:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006832:	2001      	movs	r0, #1
 8006834:	f7fe f90e 	bl	8004a54 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1; 
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8006848:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 800684e:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 8006854:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800685a:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8006860:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 8006866:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 8006872:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 8006874:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFFR;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	685b      	ldr	r3, [r3, #4]
 800687c:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800687e:	2001      	movs	r0, #1
 8006880:	f7fe f8e8 	bl	8004a54 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg1;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	683a      	ldr	r2, [r7, #0]
 8006892:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006894:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	683a      	ldr	r2, [r7, #0]
 800689c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800689e:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg1 = (heth->Instance)->MACFCR;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	699b      	ldr	r3, [r3, #24]
 80068a6:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80068a8:	68fa      	ldr	r2, [r7, #12]
 80068aa:	f64f 7341 	movw	r3, #65345	; 0xff41
 80068ae:	4013      	ands	r3, r2
 80068b0:	60fb      	str	r3, [r7, #12]
     
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068b6:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80068bc:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 80068c2:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 80068c8:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 80068ce:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80068d4:	4313      	orrs	r3, r2
     tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) | 
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	4313      	orrs	r3, r2
 80068da:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68fa      	ldr	r2, [r7, #12]
 80068e2:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->MACFCR;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	699b      	ldr	r3, [r3, #24]
 80068ea:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 80068ec:	2001      	movs	r0, #1
 80068ee:	f7fe f8b1 	bl	8004a54 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg1;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	430a      	orrs	r2, r1
 8006908:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg1 = (heth->Instance)->MACVLANTR;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	69db      	ldr	r3, [r3, #28]
 8006910:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 8006912:	2001      	movs	r0, #1
 8006914:	f7fe f89e 	bl	8004a54 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg1;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	61da      	str	r2, [r3, #28]
 8006920:	e01e      	b.n	8006960 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006930:	60fb      	str	r3, [r7, #12]
    
    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	689a      	ldr	r2, [r3, #8]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	68db      	ldr	r3, [r3, #12]
 800693a:	4313      	orrs	r3, r2
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	4313      	orrs	r3, r2
 8006940:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006952:	2001      	movs	r0, #1
 8006954:	f7fe f87e 	bl	8004a54 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	68fa      	ldr	r2, [r7, #12]
 800695e:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2201      	movs	r2, #1
 8006964:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2200      	movs	r2, #0
 800696c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 8006970:	2300      	movs	r3, #0
}
 8006972:	4618      	mov	r0, r3
 8006974:	3710      	adds	r7, #16
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
 800697a:	bf00      	nop
 800697c:	ff20810f 	.word	0xff20810f

08006980 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b0b0      	sub	sp, #192	; 0xc0
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
 8006988:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 800698a:	2300      	movs	r3, #0
 800698c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d007      	beq.n	80069a6 <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800699c:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80069a4:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80069a6:	2300      	movs	r3, #0
 80069a8:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80069aa:	2300      	movs	r3, #0
 80069ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80069ae:	2300      	movs	r3, #0
 80069b0:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80069b2:	2300      	movs	r3, #0
 80069b4:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80069b6:	2300      	movs	r3, #0
 80069b8:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80069ba:	2300      	movs	r3, #0
 80069bc:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	69db      	ldr	r3, [r3, #28]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d103      	bne.n	80069ce <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80069c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069ca:	663b      	str	r3, [r7, #96]	; 0x60
 80069cc:	e001      	b.n	80069d2 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80069ce:	2300      	movs	r3, #0
 80069d0:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80069d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80069d6:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80069d8:	2300      	movs	r3, #0
 80069da:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80069dc:	2300      	movs	r3, #0
 80069de:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80069e0:	2300      	movs	r3, #0
 80069e2:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80069e4:	2300      	movs	r3, #0
 80069e6:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80069e8:	2300      	movs	r3, #0
 80069ea:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80069ec:	2340      	movs	r3, #64	; 0x40
 80069ee:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80069f0:	2300      	movs	r3, #0
 80069f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80069f6:	2300      	movs	r3, #0
 80069f8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 80069fc:	2300      	movs	r3, #0
 80069fe:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8006a02:	2300      	movs	r3, #0
 8006a04:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8006a08:	2300      	movs	r3, #0
 8006a0a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8006a20:	2380      	movs	r3, #128	; 0x80
 8006a22:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8006a26:	2300      	movs	r3, #0
 8006a28:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8006a32:	2300      	movs	r3, #0
 8006a34:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8006a44:	2300      	movs	r3, #0
 8006a46:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8006a54:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006a58:	4bac      	ldr	r3, [pc, #688]	; (8006d0c <ETH_MACDMAConfig+0x38c>)
 8006a5a:	4013      	ands	r3, r2
 8006a5c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8006a60:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 8006a62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8006a64:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 8006a66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 8006a68:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 8006a6a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 8006a6c:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 8006a72:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 8006a74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 8006a76:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 8006a78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 8006a7a:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 8006a80:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 8006a82:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 8006a84:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 8006a86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 8006a88:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 8006a8a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 8006a8c:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 8006a8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 8006a90:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 8006a92:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 8006a94:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog | 
 8006a96:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006a9a:	4313      	orrs	r3, r2
 8006a9c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006aa8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006ab4:	2001      	movs	r0, #1
 8006ab6:	f7fd ffcd 	bl	8004a54 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1; 
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006ac2:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8006ac4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 8006ac6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8006ac8:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8006aca:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 8006acc:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 8006ace:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 8006ad2:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8006ad4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 8006ad8:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8006ada:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 8006ade:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8006ae0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 8006ae4:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8006ae8:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8006af0:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 8006af2:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFFR;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8006afe:	2001      	movs	r0, #1
 8006b00:	f7fd ffa8 	bl	8004a54 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg1;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006b0c:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006b16:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8006b20:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg1 = (heth->Instance)->MACFCR;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	699b      	ldr	r3, [r3, #24]
 8006b28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006b2c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006b30:	f64f 7341 	movw	r3, #65345	; 0xff41
 8006b34:	4013      	ands	r3, r2
 8006b36:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8006b3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006b3e:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8006b40:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8006b44:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8006b46:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8006b4a:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 8006b4c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8006b50:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8006b52:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 8006b56:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 8006b58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8006b5c:	4313      	orrs	r3, r2
   tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) | 
 8006b5e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006b62:	4313      	orrs	r3, r2
 8006b64:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006b70:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg1 = (heth->Instance)->MACFCR;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 8006b7c:	2001      	movs	r0, #1
 8006b7e:	f7fd ff69 	bl	8004a54 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg1;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006b8a:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8006b8c:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 8006b90:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	430a      	orrs	r2, r1
 8006b9a:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	69db      	ldr	r3, [r3, #28]
 8006ba2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006ba6:	2001      	movs	r0, #1
 8006ba8:	f7fd ff54 	bl	8004a54 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006bb4:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8006bba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006bbe:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 8006bc4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006bc8:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8006bce:	2300      	movs	r3, #0
 8006bd0:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8006bd6:	2300      	movs	r3, #0
 8006bd8:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8006bda:	2304      	movs	r3, #4
 8006bdc:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8006bde:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006be2:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8006be4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006be8:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8006bea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006bee:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8006bf0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006bf4:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8006bf6:	2380      	movs	r3, #128	; 0x80
 8006bf8:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0U;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c0a:	3318      	adds	r3, #24
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8006c12:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006c16:	4b3e      	ldr	r3, [pc, #248]	; (8006d10 <ETH_MACDMAConfig+0x390>)
 8006c18:	4013      	ands	r3, r2
 8006c1a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8006c1e:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 8006c20:	68fb      	ldr	r3, [r7, #12]
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8006c22:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 8006c24:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 8006c26:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 8006c28:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 8006c2a:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 8006c2c:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 8006c2e:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 8006c30:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 8006c32:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 8006c34:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 8006c36:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 8006c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 8006c3a:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 8006c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 8006c3e:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 8006c40:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006c44:	4313      	orrs	r3, r2
 8006c46:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c52:	3318      	adds	r3, #24
 8006c54:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006c58:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->DMAOMR;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c62:	3318      	adds	r3, #24
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8006c6a:	2001      	movs	r0, #1
 8006c6c:	f7fd fef2 	bl	8004a54 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg1;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006c78:	3318      	adds	r3, #24
 8006c7a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006c7e:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8006c80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 8006c82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8006c84:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8006c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 8006c88:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 8006c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8006c8c:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 8006c8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 8006c90:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2U) |
 8006c92:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c94:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 8006c96:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 8006c98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2U) |
 8006c9a:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8006ca4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ca8:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg1 = (heth->Instance)->DMABMR;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 8006cb8:	2001      	movs	r0, #1
 8006cba:	f7fd fecb 	bl	8004a54 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg1;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006cc6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8006cca:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	699b      	ldr	r3, [r3, #24]
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d10f      	bne.n	8006cf4 <ETH_MACDMAConfig+0x374>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006cdc:	331c      	adds	r3, #28
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006ce8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006cec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006cf0:	331c      	adds	r3, #28
 8006cf2:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	695b      	ldr	r3, [r3, #20]
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f000 f809 	bl	8006d14 <ETH_MACAddressConfig>
}
 8006d02:	bf00      	nop
 8006d04:	37c0      	adds	r7, #192	; 0xc0
 8006d06:	46bd      	mov	sp, r7
 8006d08:	bd80      	pop	{r7, pc}
 8006d0a:	bf00      	nop
 8006d0c:	ff20810f 	.word	0xff20810f
 8006d10:	f8de3f23 	.word	0xf8de3f23

08006d14 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b087      	sub	sp, #28
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	60f8      	str	r0, [r7, #12]
 8006d1c:	60b9      	str	r1, [r7, #8]
 8006d1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	3305      	adds	r3, #5
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	021b      	lsls	r3, r3, #8
 8006d28:	687a      	ldr	r2, [r7, #4]
 8006d2a:	3204      	adds	r2, #4
 8006d2c:	7812      	ldrb	r2, [r2, #0]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8006d32:	68ba      	ldr	r2, [r7, #8]
 8006d34:	4b11      	ldr	r3, [pc, #68]	; (8006d7c <ETH_MACAddressConfig+0x68>)
 8006d36:	4413      	add	r3, r2
 8006d38:	461a      	mov	r2, r3
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	3303      	adds	r3, #3
 8006d42:	781b      	ldrb	r3, [r3, #0]
 8006d44:	061a      	lsls	r2, r3, #24
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	3302      	adds	r3, #2
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	041b      	lsls	r3, r3, #16
 8006d4e:	431a      	orrs	r2, r3
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	3301      	adds	r3, #1
 8006d54:	781b      	ldrb	r3, [r3, #0]
 8006d56:	021b      	lsls	r3, r3, #8
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	7812      	ldrb	r2, [r2, #0]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8006d62:	68ba      	ldr	r2, [r7, #8]
 8006d64:	4b06      	ldr	r3, [pc, #24]	; (8006d80 <ETH_MACAddressConfig+0x6c>)
 8006d66:	4413      	add	r3, r2
 8006d68:	461a      	mov	r2, r3
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	6013      	str	r3, [r2, #0]
}
 8006d6e:	bf00      	nop
 8006d70:	371c      	adds	r7, #28
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop
 8006d7c:	40028040 	.word	0x40028040
 8006d80:	40028044 	.word	0x40028044

08006d84 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f042 0208 	orr.w	r2, r2, #8
 8006d9e:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006da8:	2001      	movs	r0, #1
 8006daa:	f000 f8e9 	bl	8006f80 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	68fa      	ldr	r2, [r7, #12]
 8006db4:	601a      	str	r2, [r3, #0]
}
 8006db6:	bf00      	nop
 8006db8:	3710      	adds	r7, #16
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}

08006dbe <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8006dbe:	b580      	push	{r7, lr}
 8006dc0:	b084      	sub	sp, #16
 8006dc2:	af00      	add	r7, sp, #0
 8006dc4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f022 0208 	bic.w	r2, r2, #8
 8006dd8:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006de2:	2001      	movs	r0, #1
 8006de4:	f000 f8cc 	bl	8006f80 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	68fa      	ldr	r2, [r7, #12]
 8006dee:	601a      	str	r2, [r3, #0]
}
 8006df0:	bf00      	nop
 8006df2:	3710      	adds	r7, #16
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}

08006df8 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b084      	sub	sp, #16
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006e00:	2300      	movs	r3, #0
 8006e02:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f042 0204 	orr.w	r2, r2, #4
 8006e12:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006e1c:	2001      	movs	r0, #1
 8006e1e:	f000 f8af 	bl	8006f80 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	68fa      	ldr	r2, [r7, #12]
 8006e28:	601a      	str	r2, [r3, #0]
}
 8006e2a:	bf00      	nop
 8006e2c:	3710      	adds	r7, #16
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	bd80      	pop	{r7, pc}

08006e32 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8006e32:	b580      	push	{r7, lr}
 8006e34:	b084      	sub	sp, #16
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f022 0204 	bic.w	r2, r2, #4
 8006e4c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006e56:	2001      	movs	r0, #1
 8006e58:	f000 f892 	bl	8006f80 <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	68fa      	ldr	r2, [r7, #12]
 8006e62:	601a      	str	r2, [r3, #0]
}
 8006e64:	bf00      	nop
 8006e66:	3710      	adds	r7, #16
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}

08006e6c <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b083      	sub	sp, #12
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e7c:	3318      	adds	r3, #24
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006e8c:	3318      	adds	r3, #24
 8006e8e:	601a      	str	r2, [r3, #0]
}
 8006e90:	bf00      	nop
 8006e92:	370c      	adds	r7, #12
 8006e94:	46bd      	mov	sp, r7
 8006e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e9a:	4770      	bx	lr

08006e9c <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 8006e9c:	b480      	push	{r7}
 8006e9e:	b083      	sub	sp, #12
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006eac:	3318      	adds	r3, #24
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006eb8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006ebc:	3318      	adds	r3, #24
 8006ebe:	601a      	str	r2, [r3, #0]
}
 8006ec0:	bf00      	nop
 8006ec2:	370c      	adds	r7, #12
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr

08006ecc <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006edc:	3318      	adds	r3, #24
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f042 0202 	orr.w	r2, r2, #2
 8006ee8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006eec:	3318      	adds	r3, #24
 8006eee:	601a      	str	r2, [r3, #0]
}
 8006ef0:	bf00      	nop
 8006ef2:	370c      	adds	r7, #12
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr

08006efc <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 8006efc:	b480      	push	{r7}
 8006efe:	b083      	sub	sp, #12
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f0c:	3318      	adds	r3, #24
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f022 0202 	bic.w	r2, r2, #2
 8006f18:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f1c:	3318      	adds	r3, #24
 8006f1e:	601a      	str	r2, [r3, #0]
}
 8006f20:	bf00      	nop
 8006f22:	370c      	adds	r7, #12
 8006f24:	46bd      	mov	sp, r7
 8006f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f2a:	4770      	bx	lr

08006f2c <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b084      	sub	sp, #16
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8006f34:	2300      	movs	r3, #0
 8006f36:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f40:	3318      	adds	r3, #24
 8006f42:	681a      	ldr	r2, [r3, #0]
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006f4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f50:	3318      	adds	r3, #24
 8006f52:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f5c:	3318      	adds	r3, #24
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8006f62:	2001      	movs	r0, #1
 8006f64:	f000 f80c 	bl	8006f80 <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	68fa      	ldr	r2, [r7, #12]
 8006f6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006f72:	3318      	adds	r3, #24
 8006f74:	601a      	str	r2, [r3, #0]
}
 8006f76:	bf00      	nop
 8006f78:	3710      	adds	r7, #16
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
	...

08006f80 <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006f88:	4b0b      	ldr	r3, [pc, #44]	; (8006fb8 <ETH_Delay+0x38>)
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a0b      	ldr	r2, [pc, #44]	; (8006fbc <ETH_Delay+0x3c>)
 8006f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f92:	0a5b      	lsrs	r3, r3, #9
 8006f94:	687a      	ldr	r2, [r7, #4]
 8006f96:	fb02 f303 	mul.w	r3, r2, r3
 8006f9a:	60fb      	str	r3, [r7, #12]
  do 
  {
    __NOP();
 8006f9c:	bf00      	nop
  } 
  while (Delay --);
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	1e5a      	subs	r2, r3, #1
 8006fa2:	60fa      	str	r2, [r7, #12]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d1f9      	bne.n	8006f9c <ETH_Delay+0x1c>
}
 8006fa8:	bf00      	nop
 8006faa:	bf00      	nop
 8006fac:	3714      	adds	r7, #20
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr
 8006fb6:	bf00      	nop
 8006fb8:	20000094 	.word	0x20000094
 8006fbc:	10624dd3 	.word	0x10624dd3

08006fc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b089      	sub	sp, #36	; 0x24
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	61fb      	str	r3, [r7, #28]
 8006fda:	e16b      	b.n	80072b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006fdc:	2201      	movs	r2, #1
 8006fde:	69fb      	ldr	r3, [r7, #28]
 8006fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	697a      	ldr	r2, [r7, #20]
 8006fec:	4013      	ands	r3, r2
 8006fee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006ff0:	693a      	ldr	r2, [r7, #16]
 8006ff2:	697b      	ldr	r3, [r7, #20]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	f040 815a 	bne.w	80072ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	f003 0303 	and.w	r3, r3, #3
 8007002:	2b01      	cmp	r3, #1
 8007004:	d005      	beq.n	8007012 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800700e:	2b02      	cmp	r3, #2
 8007010:	d130      	bne.n	8007074 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	005b      	lsls	r3, r3, #1
 800701c:	2203      	movs	r2, #3
 800701e:	fa02 f303 	lsl.w	r3, r2, r3
 8007022:	43db      	mvns	r3, r3
 8007024:	69ba      	ldr	r2, [r7, #24]
 8007026:	4013      	ands	r3, r2
 8007028:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	68da      	ldr	r2, [r3, #12]
 800702e:	69fb      	ldr	r3, [r7, #28]
 8007030:	005b      	lsls	r3, r3, #1
 8007032:	fa02 f303 	lsl.w	r3, r2, r3
 8007036:	69ba      	ldr	r2, [r7, #24]
 8007038:	4313      	orrs	r3, r2
 800703a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	69ba      	ldr	r2, [r7, #24]
 8007040:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	685b      	ldr	r3, [r3, #4]
 8007046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007048:	2201      	movs	r2, #1
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	fa02 f303 	lsl.w	r3, r2, r3
 8007050:	43db      	mvns	r3, r3
 8007052:	69ba      	ldr	r2, [r7, #24]
 8007054:	4013      	ands	r3, r2
 8007056:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	091b      	lsrs	r3, r3, #4
 800705e:	f003 0201 	and.w	r2, r3, #1
 8007062:	69fb      	ldr	r3, [r7, #28]
 8007064:	fa02 f303 	lsl.w	r3, r2, r3
 8007068:	69ba      	ldr	r2, [r7, #24]
 800706a:	4313      	orrs	r3, r2
 800706c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	69ba      	ldr	r2, [r7, #24]
 8007072:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007074:	683b      	ldr	r3, [r7, #0]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	f003 0303 	and.w	r3, r3, #3
 800707c:	2b03      	cmp	r3, #3
 800707e:	d017      	beq.n	80070b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007086:	69fb      	ldr	r3, [r7, #28]
 8007088:	005b      	lsls	r3, r3, #1
 800708a:	2203      	movs	r2, #3
 800708c:	fa02 f303 	lsl.w	r3, r2, r3
 8007090:	43db      	mvns	r3, r3
 8007092:	69ba      	ldr	r2, [r7, #24]
 8007094:	4013      	ands	r3, r2
 8007096:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	689a      	ldr	r2, [r3, #8]
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	005b      	lsls	r3, r3, #1
 80070a0:	fa02 f303 	lsl.w	r3, r2, r3
 80070a4:	69ba      	ldr	r2, [r7, #24]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	69ba      	ldr	r2, [r7, #24]
 80070ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	f003 0303 	and.w	r3, r3, #3
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d123      	bne.n	8007104 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80070bc:	69fb      	ldr	r3, [r7, #28]
 80070be:	08da      	lsrs	r2, r3, #3
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	3208      	adds	r2, #8
 80070c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80070c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	f003 0307 	and.w	r3, r3, #7
 80070d0:	009b      	lsls	r3, r3, #2
 80070d2:	220f      	movs	r2, #15
 80070d4:	fa02 f303 	lsl.w	r3, r2, r3
 80070d8:	43db      	mvns	r3, r3
 80070da:	69ba      	ldr	r2, [r7, #24]
 80070dc:	4013      	ands	r3, r2
 80070de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	691a      	ldr	r2, [r3, #16]
 80070e4:	69fb      	ldr	r3, [r7, #28]
 80070e6:	f003 0307 	and.w	r3, r3, #7
 80070ea:	009b      	lsls	r3, r3, #2
 80070ec:	fa02 f303 	lsl.w	r3, r2, r3
 80070f0:	69ba      	ldr	r2, [r7, #24]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	08da      	lsrs	r2, r3, #3
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	3208      	adds	r2, #8
 80070fe:	69b9      	ldr	r1, [r7, #24]
 8007100:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800710a:	69fb      	ldr	r3, [r7, #28]
 800710c:	005b      	lsls	r3, r3, #1
 800710e:	2203      	movs	r2, #3
 8007110:	fa02 f303 	lsl.w	r3, r2, r3
 8007114:	43db      	mvns	r3, r3
 8007116:	69ba      	ldr	r2, [r7, #24]
 8007118:	4013      	ands	r3, r2
 800711a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800711c:	683b      	ldr	r3, [r7, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f003 0203 	and.w	r2, r3, #3
 8007124:	69fb      	ldr	r3, [r7, #28]
 8007126:	005b      	lsls	r3, r3, #1
 8007128:	fa02 f303 	lsl.w	r3, r2, r3
 800712c:	69ba      	ldr	r2, [r7, #24]
 800712e:	4313      	orrs	r3, r2
 8007130:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	69ba      	ldr	r2, [r7, #24]
 8007136:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007138:	683b      	ldr	r3, [r7, #0]
 800713a:	685b      	ldr	r3, [r3, #4]
 800713c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007140:	2b00      	cmp	r3, #0
 8007142:	f000 80b4 	beq.w	80072ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007146:	2300      	movs	r3, #0
 8007148:	60fb      	str	r3, [r7, #12]
 800714a:	4b60      	ldr	r3, [pc, #384]	; (80072cc <HAL_GPIO_Init+0x30c>)
 800714c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800714e:	4a5f      	ldr	r2, [pc, #380]	; (80072cc <HAL_GPIO_Init+0x30c>)
 8007150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007154:	6453      	str	r3, [r2, #68]	; 0x44
 8007156:	4b5d      	ldr	r3, [pc, #372]	; (80072cc <HAL_GPIO_Init+0x30c>)
 8007158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800715a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800715e:	60fb      	str	r3, [r7, #12]
 8007160:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007162:	4a5b      	ldr	r2, [pc, #364]	; (80072d0 <HAL_GPIO_Init+0x310>)
 8007164:	69fb      	ldr	r3, [r7, #28]
 8007166:	089b      	lsrs	r3, r3, #2
 8007168:	3302      	adds	r3, #2
 800716a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800716e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007170:	69fb      	ldr	r3, [r7, #28]
 8007172:	f003 0303 	and.w	r3, r3, #3
 8007176:	009b      	lsls	r3, r3, #2
 8007178:	220f      	movs	r2, #15
 800717a:	fa02 f303 	lsl.w	r3, r2, r3
 800717e:	43db      	mvns	r3, r3
 8007180:	69ba      	ldr	r2, [r7, #24]
 8007182:	4013      	ands	r3, r2
 8007184:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a52      	ldr	r2, [pc, #328]	; (80072d4 <HAL_GPIO_Init+0x314>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d02b      	beq.n	80071e6 <HAL_GPIO_Init+0x226>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	4a51      	ldr	r2, [pc, #324]	; (80072d8 <HAL_GPIO_Init+0x318>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d025      	beq.n	80071e2 <HAL_GPIO_Init+0x222>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4a50      	ldr	r2, [pc, #320]	; (80072dc <HAL_GPIO_Init+0x31c>)
 800719a:	4293      	cmp	r3, r2
 800719c:	d01f      	beq.n	80071de <HAL_GPIO_Init+0x21e>
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	4a4f      	ldr	r2, [pc, #316]	; (80072e0 <HAL_GPIO_Init+0x320>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d019      	beq.n	80071da <HAL_GPIO_Init+0x21a>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	4a4e      	ldr	r2, [pc, #312]	; (80072e4 <HAL_GPIO_Init+0x324>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d013      	beq.n	80071d6 <HAL_GPIO_Init+0x216>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	4a4d      	ldr	r2, [pc, #308]	; (80072e8 <HAL_GPIO_Init+0x328>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d00d      	beq.n	80071d2 <HAL_GPIO_Init+0x212>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	4a4c      	ldr	r2, [pc, #304]	; (80072ec <HAL_GPIO_Init+0x32c>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d007      	beq.n	80071ce <HAL_GPIO_Init+0x20e>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	4a4b      	ldr	r2, [pc, #300]	; (80072f0 <HAL_GPIO_Init+0x330>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d101      	bne.n	80071ca <HAL_GPIO_Init+0x20a>
 80071c6:	2307      	movs	r3, #7
 80071c8:	e00e      	b.n	80071e8 <HAL_GPIO_Init+0x228>
 80071ca:	2308      	movs	r3, #8
 80071cc:	e00c      	b.n	80071e8 <HAL_GPIO_Init+0x228>
 80071ce:	2306      	movs	r3, #6
 80071d0:	e00a      	b.n	80071e8 <HAL_GPIO_Init+0x228>
 80071d2:	2305      	movs	r3, #5
 80071d4:	e008      	b.n	80071e8 <HAL_GPIO_Init+0x228>
 80071d6:	2304      	movs	r3, #4
 80071d8:	e006      	b.n	80071e8 <HAL_GPIO_Init+0x228>
 80071da:	2303      	movs	r3, #3
 80071dc:	e004      	b.n	80071e8 <HAL_GPIO_Init+0x228>
 80071de:	2302      	movs	r3, #2
 80071e0:	e002      	b.n	80071e8 <HAL_GPIO_Init+0x228>
 80071e2:	2301      	movs	r3, #1
 80071e4:	e000      	b.n	80071e8 <HAL_GPIO_Init+0x228>
 80071e6:	2300      	movs	r3, #0
 80071e8:	69fa      	ldr	r2, [r7, #28]
 80071ea:	f002 0203 	and.w	r2, r2, #3
 80071ee:	0092      	lsls	r2, r2, #2
 80071f0:	4093      	lsls	r3, r2
 80071f2:	69ba      	ldr	r2, [r7, #24]
 80071f4:	4313      	orrs	r3, r2
 80071f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80071f8:	4935      	ldr	r1, [pc, #212]	; (80072d0 <HAL_GPIO_Init+0x310>)
 80071fa:	69fb      	ldr	r3, [r7, #28]
 80071fc:	089b      	lsrs	r3, r3, #2
 80071fe:	3302      	adds	r3, #2
 8007200:	69ba      	ldr	r2, [r7, #24]
 8007202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007206:	4b3b      	ldr	r3, [pc, #236]	; (80072f4 <HAL_GPIO_Init+0x334>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	43db      	mvns	r3, r3
 8007210:	69ba      	ldr	r2, [r7, #24]
 8007212:	4013      	ands	r3, r2
 8007214:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800721e:	2b00      	cmp	r3, #0
 8007220:	d003      	beq.n	800722a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8007222:	69ba      	ldr	r2, [r7, #24]
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	4313      	orrs	r3, r2
 8007228:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800722a:	4a32      	ldr	r2, [pc, #200]	; (80072f4 <HAL_GPIO_Init+0x334>)
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8007230:	4b30      	ldr	r3, [pc, #192]	; (80072f4 <HAL_GPIO_Init+0x334>)
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	43db      	mvns	r3, r3
 800723a:	69ba      	ldr	r2, [r7, #24]
 800723c:	4013      	ands	r3, r2
 800723e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007248:	2b00      	cmp	r3, #0
 800724a:	d003      	beq.n	8007254 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800724c:	69ba      	ldr	r2, [r7, #24]
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	4313      	orrs	r3, r2
 8007252:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007254:	4a27      	ldr	r2, [pc, #156]	; (80072f4 <HAL_GPIO_Init+0x334>)
 8007256:	69bb      	ldr	r3, [r7, #24]
 8007258:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800725a:	4b26      	ldr	r3, [pc, #152]	; (80072f4 <HAL_GPIO_Init+0x334>)
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	43db      	mvns	r3, r3
 8007264:	69ba      	ldr	r2, [r7, #24]
 8007266:	4013      	ands	r3, r2
 8007268:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007272:	2b00      	cmp	r3, #0
 8007274:	d003      	beq.n	800727e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8007276:	69ba      	ldr	r2, [r7, #24]
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	4313      	orrs	r3, r2
 800727c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800727e:	4a1d      	ldr	r2, [pc, #116]	; (80072f4 <HAL_GPIO_Init+0x334>)
 8007280:	69bb      	ldr	r3, [r7, #24]
 8007282:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007284:	4b1b      	ldr	r3, [pc, #108]	; (80072f4 <HAL_GPIO_Init+0x334>)
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	43db      	mvns	r3, r3
 800728e:	69ba      	ldr	r2, [r7, #24]
 8007290:	4013      	ands	r3, r2
 8007292:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007294:	683b      	ldr	r3, [r7, #0]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800729c:	2b00      	cmp	r3, #0
 800729e:	d003      	beq.n	80072a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80072a0:	69ba      	ldr	r2, [r7, #24]
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80072a8:	4a12      	ldr	r2, [pc, #72]	; (80072f4 <HAL_GPIO_Init+0x334>)
 80072aa:	69bb      	ldr	r3, [r7, #24]
 80072ac:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80072ae:	69fb      	ldr	r3, [r7, #28]
 80072b0:	3301      	adds	r3, #1
 80072b2:	61fb      	str	r3, [r7, #28]
 80072b4:	69fb      	ldr	r3, [r7, #28]
 80072b6:	2b0f      	cmp	r3, #15
 80072b8:	f67f ae90 	bls.w	8006fdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80072bc:	bf00      	nop
 80072be:	bf00      	nop
 80072c0:	3724      	adds	r7, #36	; 0x24
 80072c2:	46bd      	mov	sp, r7
 80072c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c8:	4770      	bx	lr
 80072ca:	bf00      	nop
 80072cc:	40023800 	.word	0x40023800
 80072d0:	40013800 	.word	0x40013800
 80072d4:	40020000 	.word	0x40020000
 80072d8:	40020400 	.word	0x40020400
 80072dc:	40020800 	.word	0x40020800
 80072e0:	40020c00 	.word	0x40020c00
 80072e4:	40021000 	.word	0x40021000
 80072e8:	40021400 	.word	0x40021400
 80072ec:	40021800 	.word	0x40021800
 80072f0:	40021c00 	.word	0x40021c00
 80072f4:	40013c00 	.word	0x40013c00

080072f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80072f8:	b480      	push	{r7}
 80072fa:	b085      	sub	sp, #20
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	6078      	str	r0, [r7, #4]
 8007300:	460b      	mov	r3, r1
 8007302:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	691a      	ldr	r2, [r3, #16]
 8007308:	887b      	ldrh	r3, [r7, #2]
 800730a:	4013      	ands	r3, r2
 800730c:	2b00      	cmp	r3, #0
 800730e:	d002      	beq.n	8007316 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007310:	2301      	movs	r3, #1
 8007312:	73fb      	strb	r3, [r7, #15]
 8007314:	e001      	b.n	800731a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007316:	2300      	movs	r3, #0
 8007318:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800731a:	7bfb      	ldrb	r3, [r7, #15]
}
 800731c:	4618      	mov	r0, r3
 800731e:	3714      	adds	r7, #20
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	460b      	mov	r3, r1
 8007332:	807b      	strh	r3, [r7, #2]
 8007334:	4613      	mov	r3, r2
 8007336:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007338:	787b      	ldrb	r3, [r7, #1]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d003      	beq.n	8007346 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800733e:	887a      	ldrh	r2, [r7, #2]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007344:	e003      	b.n	800734e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007346:	887b      	ldrh	r3, [r7, #2]
 8007348:	041a      	lsls	r2, r3, #16
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	619a      	str	r2, [r3, #24]
}
 800734e:	bf00      	nop
 8007350:	370c      	adds	r7, #12
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
	...

0800735c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800735c:	b580      	push	{r7, lr}
 800735e:	b086      	sub	sp, #24
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d101      	bne.n	800736e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e264      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f003 0301 	and.w	r3, r3, #1
 8007376:	2b00      	cmp	r3, #0
 8007378:	d075      	beq.n	8007466 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800737a:	4ba3      	ldr	r3, [pc, #652]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	f003 030c 	and.w	r3, r3, #12
 8007382:	2b04      	cmp	r3, #4
 8007384:	d00c      	beq.n	80073a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007386:	4ba0      	ldr	r3, [pc, #640]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007388:	689b      	ldr	r3, [r3, #8]
 800738a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800738e:	2b08      	cmp	r3, #8
 8007390:	d112      	bne.n	80073b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007392:	4b9d      	ldr	r3, [pc, #628]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800739a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800739e:	d10b      	bne.n	80073b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073a0:	4b99      	ldr	r3, [pc, #612]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d05b      	beq.n	8007464 <HAL_RCC_OscConfig+0x108>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d157      	bne.n	8007464 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	e23f      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	685b      	ldr	r3, [r3, #4]
 80073bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80073c0:	d106      	bne.n	80073d0 <HAL_RCC_OscConfig+0x74>
 80073c2:	4b91      	ldr	r3, [pc, #580]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a90      	ldr	r2, [pc, #576]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80073c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073cc:	6013      	str	r3, [r2, #0]
 80073ce:	e01d      	b.n	800740c <HAL_RCC_OscConfig+0xb0>
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80073d8:	d10c      	bne.n	80073f4 <HAL_RCC_OscConfig+0x98>
 80073da:	4b8b      	ldr	r3, [pc, #556]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a8a      	ldr	r2, [pc, #552]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80073e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80073e4:	6013      	str	r3, [r2, #0]
 80073e6:	4b88      	ldr	r3, [pc, #544]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a87      	ldr	r2, [pc, #540]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80073ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073f0:	6013      	str	r3, [r2, #0]
 80073f2:	e00b      	b.n	800740c <HAL_RCC_OscConfig+0xb0>
 80073f4:	4b84      	ldr	r3, [pc, #528]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a83      	ldr	r2, [pc, #524]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80073fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073fe:	6013      	str	r3, [r2, #0]
 8007400:	4b81      	ldr	r3, [pc, #516]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a80      	ldr	r2, [pc, #512]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007406:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800740a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	685b      	ldr	r3, [r3, #4]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d013      	beq.n	800743c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007414:	f7fd fb12 	bl	8004a3c <HAL_GetTick>
 8007418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800741a:	e008      	b.n	800742e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800741c:	f7fd fb0e 	bl	8004a3c <HAL_GetTick>
 8007420:	4602      	mov	r2, r0
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	1ad3      	subs	r3, r2, r3
 8007426:	2b64      	cmp	r3, #100	; 0x64
 8007428:	d901      	bls.n	800742e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800742a:	2303      	movs	r3, #3
 800742c:	e204      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800742e:	4b76      	ldr	r3, [pc, #472]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007436:	2b00      	cmp	r3, #0
 8007438:	d0f0      	beq.n	800741c <HAL_RCC_OscConfig+0xc0>
 800743a:	e014      	b.n	8007466 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800743c:	f7fd fafe 	bl	8004a3c <HAL_GetTick>
 8007440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007442:	e008      	b.n	8007456 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007444:	f7fd fafa 	bl	8004a3c <HAL_GetTick>
 8007448:	4602      	mov	r2, r0
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	1ad3      	subs	r3, r2, r3
 800744e:	2b64      	cmp	r3, #100	; 0x64
 8007450:	d901      	bls.n	8007456 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007452:	2303      	movs	r3, #3
 8007454:	e1f0      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007456:	4b6c      	ldr	r3, [pc, #432]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1f0      	bne.n	8007444 <HAL_RCC_OscConfig+0xe8>
 8007462:	e000      	b.n	8007466 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007464:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f003 0302 	and.w	r3, r3, #2
 800746e:	2b00      	cmp	r3, #0
 8007470:	d063      	beq.n	800753a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007472:	4b65      	ldr	r3, [pc, #404]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	f003 030c 	and.w	r3, r3, #12
 800747a:	2b00      	cmp	r3, #0
 800747c:	d00b      	beq.n	8007496 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800747e:	4b62      	ldr	r3, [pc, #392]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007480:	689b      	ldr	r3, [r3, #8]
 8007482:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007486:	2b08      	cmp	r3, #8
 8007488:	d11c      	bne.n	80074c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800748a:	4b5f      	ldr	r3, [pc, #380]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 800748c:	685b      	ldr	r3, [r3, #4]
 800748e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007492:	2b00      	cmp	r3, #0
 8007494:	d116      	bne.n	80074c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007496:	4b5c      	ldr	r3, [pc, #368]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f003 0302 	and.w	r3, r3, #2
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d005      	beq.n	80074ae <HAL_RCC_OscConfig+0x152>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	68db      	ldr	r3, [r3, #12]
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d001      	beq.n	80074ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	e1c4      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074ae:	4b56      	ldr	r3, [pc, #344]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	00db      	lsls	r3, r3, #3
 80074bc:	4952      	ldr	r1, [pc, #328]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80074be:	4313      	orrs	r3, r2
 80074c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074c2:	e03a      	b.n	800753a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	68db      	ldr	r3, [r3, #12]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d020      	beq.n	800750e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80074cc:	4b4f      	ldr	r3, [pc, #316]	; (800760c <HAL_RCC_OscConfig+0x2b0>)
 80074ce:	2201      	movs	r2, #1
 80074d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074d2:	f7fd fab3 	bl	8004a3c <HAL_GetTick>
 80074d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074d8:	e008      	b.n	80074ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80074da:	f7fd faaf 	bl	8004a3c <HAL_GetTick>
 80074de:	4602      	mov	r2, r0
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	1ad3      	subs	r3, r2, r3
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	d901      	bls.n	80074ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e1a5      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80074ec:	4b46      	ldr	r3, [pc, #280]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 0302 	and.w	r3, r3, #2
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d0f0      	beq.n	80074da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074f8:	4b43      	ldr	r3, [pc, #268]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	691b      	ldr	r3, [r3, #16]
 8007504:	00db      	lsls	r3, r3, #3
 8007506:	4940      	ldr	r1, [pc, #256]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007508:	4313      	orrs	r3, r2
 800750a:	600b      	str	r3, [r1, #0]
 800750c:	e015      	b.n	800753a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800750e:	4b3f      	ldr	r3, [pc, #252]	; (800760c <HAL_RCC_OscConfig+0x2b0>)
 8007510:	2200      	movs	r2, #0
 8007512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007514:	f7fd fa92 	bl	8004a3c <HAL_GetTick>
 8007518:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800751a:	e008      	b.n	800752e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800751c:	f7fd fa8e 	bl	8004a3c <HAL_GetTick>
 8007520:	4602      	mov	r2, r0
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	1ad3      	subs	r3, r2, r3
 8007526:	2b02      	cmp	r3, #2
 8007528:	d901      	bls.n	800752e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800752a:	2303      	movs	r3, #3
 800752c:	e184      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800752e:	4b36      	ldr	r3, [pc, #216]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f003 0302 	and.w	r3, r3, #2
 8007536:	2b00      	cmp	r3, #0
 8007538:	d1f0      	bne.n	800751c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f003 0308 	and.w	r3, r3, #8
 8007542:	2b00      	cmp	r3, #0
 8007544:	d030      	beq.n	80075a8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	695b      	ldr	r3, [r3, #20]
 800754a:	2b00      	cmp	r3, #0
 800754c:	d016      	beq.n	800757c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800754e:	4b30      	ldr	r3, [pc, #192]	; (8007610 <HAL_RCC_OscConfig+0x2b4>)
 8007550:	2201      	movs	r2, #1
 8007552:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007554:	f7fd fa72 	bl	8004a3c <HAL_GetTick>
 8007558:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800755a:	e008      	b.n	800756e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800755c:	f7fd fa6e 	bl	8004a3c <HAL_GetTick>
 8007560:	4602      	mov	r2, r0
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	1ad3      	subs	r3, r2, r3
 8007566:	2b02      	cmp	r3, #2
 8007568:	d901      	bls.n	800756e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800756a:	2303      	movs	r3, #3
 800756c:	e164      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800756e:	4b26      	ldr	r3, [pc, #152]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 8007570:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007572:	f003 0302 	and.w	r3, r3, #2
 8007576:	2b00      	cmp	r3, #0
 8007578:	d0f0      	beq.n	800755c <HAL_RCC_OscConfig+0x200>
 800757a:	e015      	b.n	80075a8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800757c:	4b24      	ldr	r3, [pc, #144]	; (8007610 <HAL_RCC_OscConfig+0x2b4>)
 800757e:	2200      	movs	r2, #0
 8007580:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007582:	f7fd fa5b 	bl	8004a3c <HAL_GetTick>
 8007586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007588:	e008      	b.n	800759c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800758a:	f7fd fa57 	bl	8004a3c <HAL_GetTick>
 800758e:	4602      	mov	r2, r0
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	1ad3      	subs	r3, r2, r3
 8007594:	2b02      	cmp	r3, #2
 8007596:	d901      	bls.n	800759c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007598:	2303      	movs	r3, #3
 800759a:	e14d      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800759c:	4b1a      	ldr	r3, [pc, #104]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 800759e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80075a0:	f003 0302 	and.w	r3, r3, #2
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d1f0      	bne.n	800758a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f003 0304 	and.w	r3, r3, #4
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	f000 80a0 	beq.w	80076f6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80075b6:	2300      	movs	r3, #0
 80075b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075ba:	4b13      	ldr	r3, [pc, #76]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80075bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d10f      	bne.n	80075e6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80075c6:	2300      	movs	r3, #0
 80075c8:	60bb      	str	r3, [r7, #8]
 80075ca:	4b0f      	ldr	r3, [pc, #60]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80075cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075ce:	4a0e      	ldr	r2, [pc, #56]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80075d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075d4:	6413      	str	r3, [r2, #64]	; 0x40
 80075d6:	4b0c      	ldr	r3, [pc, #48]	; (8007608 <HAL_RCC_OscConfig+0x2ac>)
 80075d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075de:	60bb      	str	r3, [r7, #8]
 80075e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80075e2:	2301      	movs	r3, #1
 80075e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075e6:	4b0b      	ldr	r3, [pc, #44]	; (8007614 <HAL_RCC_OscConfig+0x2b8>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d121      	bne.n	8007636 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80075f2:	4b08      	ldr	r3, [pc, #32]	; (8007614 <HAL_RCC_OscConfig+0x2b8>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a07      	ldr	r2, [pc, #28]	; (8007614 <HAL_RCC_OscConfig+0x2b8>)
 80075f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80075fe:	f7fd fa1d 	bl	8004a3c <HAL_GetTick>
 8007602:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007604:	e011      	b.n	800762a <HAL_RCC_OscConfig+0x2ce>
 8007606:	bf00      	nop
 8007608:	40023800 	.word	0x40023800
 800760c:	42470000 	.word	0x42470000
 8007610:	42470e80 	.word	0x42470e80
 8007614:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007618:	f7fd fa10 	bl	8004a3c <HAL_GetTick>
 800761c:	4602      	mov	r2, r0
 800761e:	693b      	ldr	r3, [r7, #16]
 8007620:	1ad3      	subs	r3, r2, r3
 8007622:	2b02      	cmp	r3, #2
 8007624:	d901      	bls.n	800762a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007626:	2303      	movs	r3, #3
 8007628:	e106      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800762a:	4b85      	ldr	r3, [pc, #532]	; (8007840 <HAL_RCC_OscConfig+0x4e4>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007632:	2b00      	cmp	r3, #0
 8007634:	d0f0      	beq.n	8007618 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	689b      	ldr	r3, [r3, #8]
 800763a:	2b01      	cmp	r3, #1
 800763c:	d106      	bne.n	800764c <HAL_RCC_OscConfig+0x2f0>
 800763e:	4b81      	ldr	r3, [pc, #516]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007640:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007642:	4a80      	ldr	r2, [pc, #512]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007644:	f043 0301 	orr.w	r3, r3, #1
 8007648:	6713      	str	r3, [r2, #112]	; 0x70
 800764a:	e01c      	b.n	8007686 <HAL_RCC_OscConfig+0x32a>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	689b      	ldr	r3, [r3, #8]
 8007650:	2b05      	cmp	r3, #5
 8007652:	d10c      	bne.n	800766e <HAL_RCC_OscConfig+0x312>
 8007654:	4b7b      	ldr	r3, [pc, #492]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007656:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007658:	4a7a      	ldr	r2, [pc, #488]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 800765a:	f043 0304 	orr.w	r3, r3, #4
 800765e:	6713      	str	r3, [r2, #112]	; 0x70
 8007660:	4b78      	ldr	r3, [pc, #480]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007662:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007664:	4a77      	ldr	r2, [pc, #476]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007666:	f043 0301 	orr.w	r3, r3, #1
 800766a:	6713      	str	r3, [r2, #112]	; 0x70
 800766c:	e00b      	b.n	8007686 <HAL_RCC_OscConfig+0x32a>
 800766e:	4b75      	ldr	r3, [pc, #468]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007670:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007672:	4a74      	ldr	r2, [pc, #464]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007674:	f023 0301 	bic.w	r3, r3, #1
 8007678:	6713      	str	r3, [r2, #112]	; 0x70
 800767a:	4b72      	ldr	r3, [pc, #456]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 800767c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800767e:	4a71      	ldr	r2, [pc, #452]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007680:	f023 0304 	bic.w	r3, r3, #4
 8007684:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d015      	beq.n	80076ba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800768e:	f7fd f9d5 	bl	8004a3c <HAL_GetTick>
 8007692:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007694:	e00a      	b.n	80076ac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007696:	f7fd f9d1 	bl	8004a3c <HAL_GetTick>
 800769a:	4602      	mov	r2, r0
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	1ad3      	subs	r3, r2, r3
 80076a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80076a4:	4293      	cmp	r3, r2
 80076a6:	d901      	bls.n	80076ac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80076a8:	2303      	movs	r3, #3
 80076aa:	e0c5      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076ac:	4b65      	ldr	r3, [pc, #404]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 80076ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076b0:	f003 0302 	and.w	r3, r3, #2
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d0ee      	beq.n	8007696 <HAL_RCC_OscConfig+0x33a>
 80076b8:	e014      	b.n	80076e4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076ba:	f7fd f9bf 	bl	8004a3c <HAL_GetTick>
 80076be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076c0:	e00a      	b.n	80076d8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80076c2:	f7fd f9bb 	bl	8004a3c <HAL_GetTick>
 80076c6:	4602      	mov	r2, r0
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	1ad3      	subs	r3, r2, r3
 80076cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d901      	bls.n	80076d8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80076d4:	2303      	movs	r3, #3
 80076d6:	e0af      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80076d8:	4b5a      	ldr	r3, [pc, #360]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 80076da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80076dc:	f003 0302 	and.w	r3, r3, #2
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d1ee      	bne.n	80076c2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80076e4:	7dfb      	ldrb	r3, [r7, #23]
 80076e6:	2b01      	cmp	r3, #1
 80076e8:	d105      	bne.n	80076f6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076ea:	4b56      	ldr	r3, [pc, #344]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 80076ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ee:	4a55      	ldr	r2, [pc, #340]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 80076f0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076f4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	699b      	ldr	r3, [r3, #24]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	f000 809b 	beq.w	8007836 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007700:	4b50      	ldr	r3, [pc, #320]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	f003 030c 	and.w	r3, r3, #12
 8007708:	2b08      	cmp	r3, #8
 800770a:	d05c      	beq.n	80077c6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	699b      	ldr	r3, [r3, #24]
 8007710:	2b02      	cmp	r3, #2
 8007712:	d141      	bne.n	8007798 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007714:	4b4c      	ldr	r3, [pc, #304]	; (8007848 <HAL_RCC_OscConfig+0x4ec>)
 8007716:	2200      	movs	r2, #0
 8007718:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800771a:	f7fd f98f 	bl	8004a3c <HAL_GetTick>
 800771e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007720:	e008      	b.n	8007734 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007722:	f7fd f98b 	bl	8004a3c <HAL_GetTick>
 8007726:	4602      	mov	r2, r0
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	1ad3      	subs	r3, r2, r3
 800772c:	2b02      	cmp	r3, #2
 800772e:	d901      	bls.n	8007734 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007730:	2303      	movs	r3, #3
 8007732:	e081      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007734:	4b43      	ldr	r3, [pc, #268]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800773c:	2b00      	cmp	r3, #0
 800773e:	d1f0      	bne.n	8007722 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	69da      	ldr	r2, [r3, #28]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6a1b      	ldr	r3, [r3, #32]
 8007748:	431a      	orrs	r2, r3
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800774e:	019b      	lsls	r3, r3, #6
 8007750:	431a      	orrs	r2, r3
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007756:	085b      	lsrs	r3, r3, #1
 8007758:	3b01      	subs	r3, #1
 800775a:	041b      	lsls	r3, r3, #16
 800775c:	431a      	orrs	r2, r3
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007762:	061b      	lsls	r3, r3, #24
 8007764:	4937      	ldr	r1, [pc, #220]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 8007766:	4313      	orrs	r3, r2
 8007768:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800776a:	4b37      	ldr	r3, [pc, #220]	; (8007848 <HAL_RCC_OscConfig+0x4ec>)
 800776c:	2201      	movs	r2, #1
 800776e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007770:	f7fd f964 	bl	8004a3c <HAL_GetTick>
 8007774:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007776:	e008      	b.n	800778a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007778:	f7fd f960 	bl	8004a3c <HAL_GetTick>
 800777c:	4602      	mov	r2, r0
 800777e:	693b      	ldr	r3, [r7, #16]
 8007780:	1ad3      	subs	r3, r2, r3
 8007782:	2b02      	cmp	r3, #2
 8007784:	d901      	bls.n	800778a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8007786:	2303      	movs	r3, #3
 8007788:	e056      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800778a:	4b2e      	ldr	r3, [pc, #184]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007792:	2b00      	cmp	r3, #0
 8007794:	d0f0      	beq.n	8007778 <HAL_RCC_OscConfig+0x41c>
 8007796:	e04e      	b.n	8007836 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007798:	4b2b      	ldr	r3, [pc, #172]	; (8007848 <HAL_RCC_OscConfig+0x4ec>)
 800779a:	2200      	movs	r2, #0
 800779c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800779e:	f7fd f94d 	bl	8004a3c <HAL_GetTick>
 80077a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077a4:	e008      	b.n	80077b8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80077a6:	f7fd f949 	bl	8004a3c <HAL_GetTick>
 80077aa:	4602      	mov	r2, r0
 80077ac:	693b      	ldr	r3, [r7, #16]
 80077ae:	1ad3      	subs	r3, r2, r3
 80077b0:	2b02      	cmp	r3, #2
 80077b2:	d901      	bls.n	80077b8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80077b4:	2303      	movs	r3, #3
 80077b6:	e03f      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077b8:	4b22      	ldr	r3, [pc, #136]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1f0      	bne.n	80077a6 <HAL_RCC_OscConfig+0x44a>
 80077c4:	e037      	b.n	8007836 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d101      	bne.n	80077d2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80077ce:	2301      	movs	r3, #1
 80077d0:	e032      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80077d2:	4b1c      	ldr	r3, [pc, #112]	; (8007844 <HAL_RCC_OscConfig+0x4e8>)
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	699b      	ldr	r3, [r3, #24]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d028      	beq.n	8007832 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80077ea:	429a      	cmp	r2, r3
 80077ec:	d121      	bne.n	8007832 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077f8:	429a      	cmp	r2, r3
 80077fa:	d11a      	bne.n	8007832 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8007802:	4013      	ands	r3, r2
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007808:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800780a:	4293      	cmp	r3, r2
 800780c:	d111      	bne.n	8007832 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007818:	085b      	lsrs	r3, r3, #1
 800781a:	3b01      	subs	r3, #1
 800781c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800781e:	429a      	cmp	r2, r3
 8007820:	d107      	bne.n	8007832 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800782c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800782e:	429a      	cmp	r2, r3
 8007830:	d001      	beq.n	8007836 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8007832:	2301      	movs	r3, #1
 8007834:	e000      	b.n	8007838 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8007836:	2300      	movs	r3, #0
}
 8007838:	4618      	mov	r0, r3
 800783a:	3718      	adds	r7, #24
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	40007000 	.word	0x40007000
 8007844:	40023800 	.word	0x40023800
 8007848:	42470060 	.word	0x42470060

0800784c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b084      	sub	sp, #16
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
 8007854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d101      	bne.n	8007860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	e0cc      	b.n	80079fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007860:	4b68      	ldr	r3, [pc, #416]	; (8007a04 <HAL_RCC_ClockConfig+0x1b8>)
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f003 0307 	and.w	r3, r3, #7
 8007868:	683a      	ldr	r2, [r7, #0]
 800786a:	429a      	cmp	r2, r3
 800786c:	d90c      	bls.n	8007888 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800786e:	4b65      	ldr	r3, [pc, #404]	; (8007a04 <HAL_RCC_ClockConfig+0x1b8>)
 8007870:	683a      	ldr	r2, [r7, #0]
 8007872:	b2d2      	uxtb	r2, r2
 8007874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007876:	4b63      	ldr	r3, [pc, #396]	; (8007a04 <HAL_RCC_ClockConfig+0x1b8>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f003 0307 	and.w	r3, r3, #7
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	429a      	cmp	r2, r3
 8007882:	d001      	beq.n	8007888 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	e0b8      	b.n	80079fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f003 0302 	and.w	r3, r3, #2
 8007890:	2b00      	cmp	r3, #0
 8007892:	d020      	beq.n	80078d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f003 0304 	and.w	r3, r3, #4
 800789c:	2b00      	cmp	r3, #0
 800789e:	d005      	beq.n	80078ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80078a0:	4b59      	ldr	r3, [pc, #356]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80078a2:	689b      	ldr	r3, [r3, #8]
 80078a4:	4a58      	ldr	r2, [pc, #352]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80078a6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80078aa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	f003 0308 	and.w	r3, r3, #8
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d005      	beq.n	80078c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80078b8:	4b53      	ldr	r3, [pc, #332]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	4a52      	ldr	r2, [pc, #328]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80078be:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80078c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078c4:	4b50      	ldr	r3, [pc, #320]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	494d      	ldr	r1, [pc, #308]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80078d2:	4313      	orrs	r3, r2
 80078d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f003 0301 	and.w	r3, r3, #1
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d044      	beq.n	800796c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	2b01      	cmp	r3, #1
 80078e8:	d107      	bne.n	80078fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80078ea:	4b47      	ldr	r3, [pc, #284]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d119      	bne.n	800792a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80078f6:	2301      	movs	r3, #1
 80078f8:	e07f      	b.n	80079fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	2b02      	cmp	r3, #2
 8007900:	d003      	beq.n	800790a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007906:	2b03      	cmp	r3, #3
 8007908:	d107      	bne.n	800791a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800790a:	4b3f      	ldr	r3, [pc, #252]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007912:	2b00      	cmp	r3, #0
 8007914:	d109      	bne.n	800792a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e06f      	b.n	80079fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800791a:	4b3b      	ldr	r3, [pc, #236]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f003 0302 	and.w	r3, r3, #2
 8007922:	2b00      	cmp	r3, #0
 8007924:	d101      	bne.n	800792a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	e067      	b.n	80079fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800792a:	4b37      	ldr	r3, [pc, #220]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	f023 0203 	bic.w	r2, r3, #3
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	4934      	ldr	r1, [pc, #208]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 8007938:	4313      	orrs	r3, r2
 800793a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800793c:	f7fd f87e 	bl	8004a3c <HAL_GetTick>
 8007940:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007942:	e00a      	b.n	800795a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007944:	f7fd f87a 	bl	8004a3c <HAL_GetTick>
 8007948:	4602      	mov	r2, r0
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	1ad3      	subs	r3, r2, r3
 800794e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007952:	4293      	cmp	r3, r2
 8007954:	d901      	bls.n	800795a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007956:	2303      	movs	r3, #3
 8007958:	e04f      	b.n	80079fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800795a:	4b2b      	ldr	r3, [pc, #172]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	f003 020c 	and.w	r2, r3, #12
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	429a      	cmp	r2, r3
 800796a:	d1eb      	bne.n	8007944 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800796c:	4b25      	ldr	r3, [pc, #148]	; (8007a04 <HAL_RCC_ClockConfig+0x1b8>)
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f003 0307 	and.w	r3, r3, #7
 8007974:	683a      	ldr	r2, [r7, #0]
 8007976:	429a      	cmp	r2, r3
 8007978:	d20c      	bcs.n	8007994 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800797a:	4b22      	ldr	r3, [pc, #136]	; (8007a04 <HAL_RCC_ClockConfig+0x1b8>)
 800797c:	683a      	ldr	r2, [r7, #0]
 800797e:	b2d2      	uxtb	r2, r2
 8007980:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007982:	4b20      	ldr	r3, [pc, #128]	; (8007a04 <HAL_RCC_ClockConfig+0x1b8>)
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f003 0307 	and.w	r3, r3, #7
 800798a:	683a      	ldr	r2, [r7, #0]
 800798c:	429a      	cmp	r2, r3
 800798e:	d001      	beq.n	8007994 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e032      	b.n	80079fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f003 0304 	and.w	r3, r3, #4
 800799c:	2b00      	cmp	r3, #0
 800799e:	d008      	beq.n	80079b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80079a0:	4b19      	ldr	r3, [pc, #100]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	68db      	ldr	r3, [r3, #12]
 80079ac:	4916      	ldr	r1, [pc, #88]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80079ae:	4313      	orrs	r3, r2
 80079b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f003 0308 	and.w	r3, r3, #8
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d009      	beq.n	80079d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80079be:	4b12      	ldr	r3, [pc, #72]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	00db      	lsls	r3, r3, #3
 80079cc:	490e      	ldr	r1, [pc, #56]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80079ce:	4313      	orrs	r3, r2
 80079d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80079d2:	f000 f889 	bl	8007ae8 <HAL_RCC_GetSysClockFreq>
 80079d6:	4602      	mov	r2, r0
 80079d8:	4b0b      	ldr	r3, [pc, #44]	; (8007a08 <HAL_RCC_ClockConfig+0x1bc>)
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	091b      	lsrs	r3, r3, #4
 80079de:	f003 030f 	and.w	r3, r3, #15
 80079e2:	490a      	ldr	r1, [pc, #40]	; (8007a0c <HAL_RCC_ClockConfig+0x1c0>)
 80079e4:	5ccb      	ldrb	r3, [r1, r3]
 80079e6:	fa22 f303 	lsr.w	r3, r2, r3
 80079ea:	4a09      	ldr	r2, [pc, #36]	; (8007a10 <HAL_RCC_ClockConfig+0x1c4>)
 80079ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80079ee:	4b09      	ldr	r3, [pc, #36]	; (8007a14 <HAL_RCC_ClockConfig+0x1c8>)
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	4618      	mov	r0, r3
 80079f4:	f7fb fbfe 	bl	80031f4 <HAL_InitTick>

  return HAL_OK;
 80079f8:	2300      	movs	r3, #0
}
 80079fa:	4618      	mov	r0, r3
 80079fc:	3710      	adds	r7, #16
 80079fe:	46bd      	mov	sp, r7
 8007a00:	bd80      	pop	{r7, pc}
 8007a02:	bf00      	nop
 8007a04:	40023c00 	.word	0x40023c00
 8007a08:	40023800 	.word	0x40023800
 8007a0c:	08020164 	.word	0x08020164
 8007a10:	20000094 	.word	0x20000094
 8007a14:	20000098 	.word	0x20000098

08007a18 <HAL_RCC_MCOConfig>:
  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8007a18:	b580      	push	{r7, lr}
 8007a1a:	b08c      	sub	sp, #48	; 0x30
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	60f8      	str	r0, [r7, #12]
 8007a20:	60b9      	str	r1, [r7, #8]
 8007a22:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if(RCC_MCOx == RCC_MCO1)
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d129      	bne.n	8007a7e <HAL_RCC_MCOConfig+0x66>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    __MCO1_CLK_ENABLE();
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	61bb      	str	r3, [r7, #24]
 8007a2e:	4b2b      	ldr	r3, [pc, #172]	; (8007adc <HAL_RCC_MCOConfig+0xc4>)
 8007a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a32:	4a2a      	ldr	r2, [pc, #168]	; (8007adc <HAL_RCC_MCOConfig+0xc4>)
 8007a34:	f043 0301 	orr.w	r3, r3, #1
 8007a38:	6313      	str	r3, [r2, #48]	; 0x30
 8007a3a:	4b28      	ldr	r3, [pc, #160]	; (8007adc <HAL_RCC_MCOConfig+0xc4>)
 8007a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a3e:	f003 0301 	and.w	r3, r3, #1
 8007a42:	61bb      	str	r3, [r7, #24]
 8007a44:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 8007a46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007a4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007a4c:	2302      	movs	r3, #2
 8007a4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a50:	2303      	movs	r3, #3
 8007a52:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007a54:	2300      	movs	r3, #0
 8007a56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 8007a5c:	f107 031c 	add.w	r3, r7, #28
 8007a60:	4619      	mov	r1, r3
 8007a62:	481f      	ldr	r0, [pc, #124]	; (8007ae0 <HAL_RCC_MCOConfig+0xc8>)
 8007a64:	f7ff faac 	bl	8006fc0 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 8007a68:	4b1c      	ldr	r3, [pc, #112]	; (8007adc <HAL_RCC_MCOConfig+0xc4>)
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	f023 62ec 	bic.w	r2, r3, #123731968	; 0x7600000
 8007a70:	68b9      	ldr	r1, [r7, #8]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	430b      	orrs	r3, r1
 8007a76:	4919      	ldr	r1, [pc, #100]	; (8007adc <HAL_RCC_MCOConfig+0xc4>)
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	608b      	str	r3, [r1, #8]
#if defined(RCC_CFGR_MCO2EN)
    __HAL_RCC_MCO2_ENABLE();
#endif /* RCC_CFGR_MCO2EN */
  }
#endif /* RCC_CFGR_MCO2 */
}
 8007a7c:	e029      	b.n	8007ad2 <HAL_RCC_MCOConfig+0xba>
    __MCO2_CLK_ENABLE();
 8007a7e:	2300      	movs	r3, #0
 8007a80:	617b      	str	r3, [r7, #20]
 8007a82:	4b16      	ldr	r3, [pc, #88]	; (8007adc <HAL_RCC_MCOConfig+0xc4>)
 8007a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a86:	4a15      	ldr	r2, [pc, #84]	; (8007adc <HAL_RCC_MCOConfig+0xc4>)
 8007a88:	f043 0304 	orr.w	r3, r3, #4
 8007a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8007a8e:	4b13      	ldr	r3, [pc, #76]	; (8007adc <HAL_RCC_MCOConfig+0xc4>)
 8007a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a92:	f003 0304 	and.w	r3, r3, #4
 8007a96:	617b      	str	r3, [r7, #20]
 8007a98:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 8007a9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007a9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007aa0:	2302      	movs	r3, #2
 8007aa2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007aa4:	2303      	movs	r3, #3
 8007aa6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8007aac:	2300      	movs	r3, #0
 8007aae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 8007ab0:	f107 031c 	add.w	r3, r7, #28
 8007ab4:	4619      	mov	r1, r3
 8007ab6:	480b      	ldr	r0, [pc, #44]	; (8007ae4 <HAL_RCC_MCOConfig+0xcc>)
 8007ab8:	f7ff fa82 	bl	8006fc0 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
 8007abc:	4b07      	ldr	r3, [pc, #28]	; (8007adc <HAL_RCC_MCOConfig+0xc4>)
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	f023 4278 	bic.w	r2, r3, #4160749568	; 0xf8000000
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	00d9      	lsls	r1, r3, #3
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	430b      	orrs	r3, r1
 8007acc:	4903      	ldr	r1, [pc, #12]	; (8007adc <HAL_RCC_MCOConfig+0xc4>)
 8007ace:	4313      	orrs	r3, r2
 8007ad0:	608b      	str	r3, [r1, #8]
}
 8007ad2:	bf00      	nop
 8007ad4:	3730      	adds	r7, #48	; 0x30
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	40023800 	.word	0x40023800
 8007ae0:	40020000 	.word	0x40020000
 8007ae4:	40020800 	.word	0x40020800

08007ae8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007ae8:	b5b0      	push	{r4, r5, r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007aee:	2100      	movs	r1, #0
 8007af0:	6079      	str	r1, [r7, #4]
 8007af2:	2100      	movs	r1, #0
 8007af4:	60f9      	str	r1, [r7, #12]
 8007af6:	2100      	movs	r1, #0
 8007af8:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007afa:	2100      	movs	r1, #0
 8007afc:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007afe:	4952      	ldr	r1, [pc, #328]	; (8007c48 <HAL_RCC_GetSysClockFreq+0x160>)
 8007b00:	6889      	ldr	r1, [r1, #8]
 8007b02:	f001 010c 	and.w	r1, r1, #12
 8007b06:	2908      	cmp	r1, #8
 8007b08:	d00d      	beq.n	8007b26 <HAL_RCC_GetSysClockFreq+0x3e>
 8007b0a:	2908      	cmp	r1, #8
 8007b0c:	f200 8094 	bhi.w	8007c38 <HAL_RCC_GetSysClockFreq+0x150>
 8007b10:	2900      	cmp	r1, #0
 8007b12:	d002      	beq.n	8007b1a <HAL_RCC_GetSysClockFreq+0x32>
 8007b14:	2904      	cmp	r1, #4
 8007b16:	d003      	beq.n	8007b20 <HAL_RCC_GetSysClockFreq+0x38>
 8007b18:	e08e      	b.n	8007c38 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b1a:	4b4c      	ldr	r3, [pc, #304]	; (8007c4c <HAL_RCC_GetSysClockFreq+0x164>)
 8007b1c:	60bb      	str	r3, [r7, #8]
       break;
 8007b1e:	e08e      	b.n	8007c3e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b20:	4b4b      	ldr	r3, [pc, #300]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x168>)
 8007b22:	60bb      	str	r3, [r7, #8]
      break;
 8007b24:	e08b      	b.n	8007c3e <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b26:	4948      	ldr	r1, [pc, #288]	; (8007c48 <HAL_RCC_GetSysClockFreq+0x160>)
 8007b28:	6849      	ldr	r1, [r1, #4]
 8007b2a:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8007b2e:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007b30:	4945      	ldr	r1, [pc, #276]	; (8007c48 <HAL_RCC_GetSysClockFreq+0x160>)
 8007b32:	6849      	ldr	r1, [r1, #4]
 8007b34:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8007b38:	2900      	cmp	r1, #0
 8007b3a:	d024      	beq.n	8007b86 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b3c:	4942      	ldr	r1, [pc, #264]	; (8007c48 <HAL_RCC_GetSysClockFreq+0x160>)
 8007b3e:	6849      	ldr	r1, [r1, #4]
 8007b40:	0989      	lsrs	r1, r1, #6
 8007b42:	4608      	mov	r0, r1
 8007b44:	f04f 0100 	mov.w	r1, #0
 8007b48:	f240 14ff 	movw	r4, #511	; 0x1ff
 8007b4c:	f04f 0500 	mov.w	r5, #0
 8007b50:	ea00 0204 	and.w	r2, r0, r4
 8007b54:	ea01 0305 	and.w	r3, r1, r5
 8007b58:	493d      	ldr	r1, [pc, #244]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x168>)
 8007b5a:	fb01 f003 	mul.w	r0, r1, r3
 8007b5e:	2100      	movs	r1, #0
 8007b60:	fb01 f102 	mul.w	r1, r1, r2
 8007b64:	1844      	adds	r4, r0, r1
 8007b66:	493a      	ldr	r1, [pc, #232]	; (8007c50 <HAL_RCC_GetSysClockFreq+0x168>)
 8007b68:	fba2 0101 	umull	r0, r1, r2, r1
 8007b6c:	1863      	adds	r3, r4, r1
 8007b6e:	4619      	mov	r1, r3
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	461a      	mov	r2, r3
 8007b74:	f04f 0300 	mov.w	r3, #0
 8007b78:	f7f8 fb7a 	bl	8000270 <__aeabi_uldivmod>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	460b      	mov	r3, r1
 8007b80:	4613      	mov	r3, r2
 8007b82:	60fb      	str	r3, [r7, #12]
 8007b84:	e04a      	b.n	8007c1c <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b86:	4b30      	ldr	r3, [pc, #192]	; (8007c48 <HAL_RCC_GetSysClockFreq+0x160>)
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	099b      	lsrs	r3, r3, #6
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	f04f 0300 	mov.w	r3, #0
 8007b92:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007b96:	f04f 0100 	mov.w	r1, #0
 8007b9a:	ea02 0400 	and.w	r4, r2, r0
 8007b9e:	ea03 0501 	and.w	r5, r3, r1
 8007ba2:	4620      	mov	r0, r4
 8007ba4:	4629      	mov	r1, r5
 8007ba6:	f04f 0200 	mov.w	r2, #0
 8007baa:	f04f 0300 	mov.w	r3, #0
 8007bae:	014b      	lsls	r3, r1, #5
 8007bb0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007bb4:	0142      	lsls	r2, r0, #5
 8007bb6:	4610      	mov	r0, r2
 8007bb8:	4619      	mov	r1, r3
 8007bba:	1b00      	subs	r0, r0, r4
 8007bbc:	eb61 0105 	sbc.w	r1, r1, r5
 8007bc0:	f04f 0200 	mov.w	r2, #0
 8007bc4:	f04f 0300 	mov.w	r3, #0
 8007bc8:	018b      	lsls	r3, r1, #6
 8007bca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007bce:	0182      	lsls	r2, r0, #6
 8007bd0:	1a12      	subs	r2, r2, r0
 8007bd2:	eb63 0301 	sbc.w	r3, r3, r1
 8007bd6:	f04f 0000 	mov.w	r0, #0
 8007bda:	f04f 0100 	mov.w	r1, #0
 8007bde:	00d9      	lsls	r1, r3, #3
 8007be0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007be4:	00d0      	lsls	r0, r2, #3
 8007be6:	4602      	mov	r2, r0
 8007be8:	460b      	mov	r3, r1
 8007bea:	1912      	adds	r2, r2, r4
 8007bec:	eb45 0303 	adc.w	r3, r5, r3
 8007bf0:	f04f 0000 	mov.w	r0, #0
 8007bf4:	f04f 0100 	mov.w	r1, #0
 8007bf8:	0299      	lsls	r1, r3, #10
 8007bfa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007bfe:	0290      	lsls	r0, r2, #10
 8007c00:	4602      	mov	r2, r0
 8007c02:	460b      	mov	r3, r1
 8007c04:	4610      	mov	r0, r2
 8007c06:	4619      	mov	r1, r3
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	f04f 0300 	mov.w	r3, #0
 8007c10:	f7f8 fb2e 	bl	8000270 <__aeabi_uldivmod>
 8007c14:	4602      	mov	r2, r0
 8007c16:	460b      	mov	r3, r1
 8007c18:	4613      	mov	r3, r2
 8007c1a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007c1c:	4b0a      	ldr	r3, [pc, #40]	; (8007c48 <HAL_RCC_GetSysClockFreq+0x160>)
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	0c1b      	lsrs	r3, r3, #16
 8007c22:	f003 0303 	and.w	r3, r3, #3
 8007c26:	3301      	adds	r3, #1
 8007c28:	005b      	lsls	r3, r3, #1
 8007c2a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007c2c:	68fa      	ldr	r2, [r7, #12]
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c34:	60bb      	str	r3, [r7, #8]
      break;
 8007c36:	e002      	b.n	8007c3e <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007c38:	4b04      	ldr	r3, [pc, #16]	; (8007c4c <HAL_RCC_GetSysClockFreq+0x164>)
 8007c3a:	60bb      	str	r3, [r7, #8]
      break;
 8007c3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c3e:	68bb      	ldr	r3, [r7, #8]
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3710      	adds	r7, #16
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bdb0      	pop	{r4, r5, r7, pc}
 8007c48:	40023800 	.word	0x40023800
 8007c4c:	00f42400 	.word	0x00f42400
 8007c50:	017d7840 	.word	0x017d7840

08007c54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c54:	b480      	push	{r7}
 8007c56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c58:	4b03      	ldr	r3, [pc, #12]	; (8007c68 <HAL_RCC_GetHCLKFreq+0x14>)
 8007c5a:	681b      	ldr	r3, [r3, #0]
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c64:	4770      	bx	lr
 8007c66:	bf00      	nop
 8007c68:	20000094 	.word	0x20000094

08007c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007c70:	f7ff fff0 	bl	8007c54 <HAL_RCC_GetHCLKFreq>
 8007c74:	4602      	mov	r2, r0
 8007c76:	4b05      	ldr	r3, [pc, #20]	; (8007c8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	0a9b      	lsrs	r3, r3, #10
 8007c7c:	f003 0307 	and.w	r3, r3, #7
 8007c80:	4903      	ldr	r1, [pc, #12]	; (8007c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c82:	5ccb      	ldrb	r3, [r1, r3]
 8007c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	40023800 	.word	0x40023800
 8007c90:	08020174 	.word	0x08020174

08007c94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007c98:	f7ff ffdc 	bl	8007c54 <HAL_RCC_GetHCLKFreq>
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	4b05      	ldr	r3, [pc, #20]	; (8007cb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	0b5b      	lsrs	r3, r3, #13
 8007ca4:	f003 0307 	and.w	r3, r3, #7
 8007ca8:	4903      	ldr	r1, [pc, #12]	; (8007cb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007caa:	5ccb      	ldrb	r3, [r1, r3]
 8007cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	bd80      	pop	{r7, pc}
 8007cb4:	40023800 	.word	0x40023800
 8007cb8:	08020174 	.word	0x08020174

08007cbc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007cbc:	b480      	push	{r7}
 8007cbe:	b083      	sub	sp, #12
 8007cc0:	af00      	add	r7, sp, #0
 8007cc2:	6078      	str	r0, [r7, #4]
 8007cc4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	220f      	movs	r2, #15
 8007cca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007ccc:	4b12      	ldr	r3, [pc, #72]	; (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007cce:	689b      	ldr	r3, [r3, #8]
 8007cd0:	f003 0203 	and.w	r2, r3, #3
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007cd8:	4b0f      	ldr	r3, [pc, #60]	; (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007cda:	689b      	ldr	r3, [r3, #8]
 8007cdc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007ce4:	4b0c      	ldr	r3, [pc, #48]	; (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007ce6:	689b      	ldr	r3, [r3, #8]
 8007ce8:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007cf0:	4b09      	ldr	r3, [pc, #36]	; (8007d18 <HAL_RCC_GetClockConfig+0x5c>)
 8007cf2:	689b      	ldr	r3, [r3, #8]
 8007cf4:	08db      	lsrs	r3, r3, #3
 8007cf6:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007cfe:	4b07      	ldr	r3, [pc, #28]	; (8007d1c <HAL_RCC_GetClockConfig+0x60>)
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f003 0207 	and.w	r2, r3, #7
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	601a      	str	r2, [r3, #0]
}
 8007d0a:	bf00      	nop
 8007d0c:	370c      	adds	r7, #12
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr
 8007d16:	bf00      	nop
 8007d18:	40023800 	.word	0x40023800
 8007d1c:	40023c00 	.word	0x40023c00

08007d20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b082      	sub	sp, #8
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d101      	bne.n	8007d32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	e07b      	b.n	8007e2a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d108      	bne.n	8007d4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	685b      	ldr	r3, [r3, #4]
 8007d3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007d42:	d009      	beq.n	8007d58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	2200      	movs	r2, #0
 8007d48:	61da      	str	r2, [r3, #28]
 8007d4a:	e005      	b.n	8007d58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d106      	bne.n	8007d78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f7fb f8c6 	bl	8002f04 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2202      	movs	r2, #2
 8007d7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	681a      	ldr	r2, [r3, #0]
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d8e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	689b      	ldr	r3, [r3, #8]
 8007d9c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007da0:	431a      	orrs	r2, r3
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	68db      	ldr	r3, [r3, #12]
 8007da6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007daa:	431a      	orrs	r2, r3
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	691b      	ldr	r3, [r3, #16]
 8007db0:	f003 0302 	and.w	r3, r3, #2
 8007db4:	431a      	orrs	r2, r3
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	695b      	ldr	r3, [r3, #20]
 8007dba:	f003 0301 	and.w	r3, r3, #1
 8007dbe:	431a      	orrs	r2, r3
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	699b      	ldr	r3, [r3, #24]
 8007dc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007dc8:	431a      	orrs	r2, r3
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	69db      	ldr	r3, [r3, #28]
 8007dce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007dd2:	431a      	orrs	r2, r3
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	6a1b      	ldr	r3, [r3, #32]
 8007dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ddc:	ea42 0103 	orr.w	r1, r2, r3
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007de4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	430a      	orrs	r2, r1
 8007dee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	699b      	ldr	r3, [r3, #24]
 8007df4:	0c1b      	lsrs	r3, r3, #16
 8007df6:	f003 0104 	and.w	r1, r3, #4
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dfe:	f003 0210 	and.w	r2, r3, #16
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	430a      	orrs	r2, r1
 8007e08:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	69da      	ldr	r2, [r3, #28]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e18:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2201      	movs	r2, #1
 8007e24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3708      	adds	r7, #8
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}

08007e32 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e32:	b580      	push	{r7, lr}
 8007e34:	b088      	sub	sp, #32
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	60f8      	str	r0, [r7, #12]
 8007e3a:	60b9      	str	r1, [r7, #8]
 8007e3c:	603b      	str	r3, [r7, #0]
 8007e3e:	4613      	mov	r3, r2
 8007e40:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007e42:	2300      	movs	r3, #0
 8007e44:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007e4c:	2b01      	cmp	r3, #1
 8007e4e:	d101      	bne.n	8007e54 <HAL_SPI_Transmit+0x22>
 8007e50:	2302      	movs	r3, #2
 8007e52:	e126      	b.n	80080a2 <HAL_SPI_Transmit+0x270>
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	2201      	movs	r2, #1
 8007e58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007e5c:	f7fc fdee 	bl	8004a3c <HAL_GetTick>
 8007e60:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007e62:	88fb      	ldrh	r3, [r7, #6]
 8007e64:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e6c:	b2db      	uxtb	r3, r3
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d002      	beq.n	8007e78 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007e72:	2302      	movs	r3, #2
 8007e74:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007e76:	e10b      	b.n	8008090 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d002      	beq.n	8007e84 <HAL_SPI_Transmit+0x52>
 8007e7e:	88fb      	ldrh	r3, [r7, #6]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d102      	bne.n	8007e8a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007e88:	e102      	b.n	8008090 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2203      	movs	r2, #3
 8007e8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2200      	movs	r2, #0
 8007e96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	68ba      	ldr	r2, [r7, #8]
 8007e9c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	88fa      	ldrh	r2, [r7, #6]
 8007ea2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	88fa      	ldrh	r2, [r7, #6]
 8007ea8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2200      	movs	r2, #0
 8007eae:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	2200      	movs	r2, #0
 8007eb4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ed0:	d10f      	bne.n	8007ef2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681a      	ldr	r2, [r3, #0]
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ee0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ef0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007efc:	2b40      	cmp	r3, #64	; 0x40
 8007efe:	d007      	beq.n	8007f10 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007f0e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007f18:	d14b      	bne.n	8007fb2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d002      	beq.n	8007f28 <HAL_SPI_Transmit+0xf6>
 8007f22:	8afb      	ldrh	r3, [r7, #22]
 8007f24:	2b01      	cmp	r3, #1
 8007f26:	d13e      	bne.n	8007fa6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f2c:	881a      	ldrh	r2, [r3, #0]
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f38:	1c9a      	adds	r2, r3, #2
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	3b01      	subs	r3, #1
 8007f46:	b29a      	uxth	r2, r3
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007f4c:	e02b      	b.n	8007fa6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	689b      	ldr	r3, [r3, #8]
 8007f54:	f003 0302 	and.w	r3, r3, #2
 8007f58:	2b02      	cmp	r3, #2
 8007f5a:	d112      	bne.n	8007f82 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f60:	881a      	ldrh	r2, [r3, #0]
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f6c:	1c9a      	adds	r2, r3, #2
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007f76:	b29b      	uxth	r3, r3
 8007f78:	3b01      	subs	r3, #1
 8007f7a:	b29a      	uxth	r2, r3
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	86da      	strh	r2, [r3, #54]	; 0x36
 8007f80:	e011      	b.n	8007fa6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007f82:	f7fc fd5b 	bl	8004a3c <HAL_GetTick>
 8007f86:	4602      	mov	r2, r0
 8007f88:	69bb      	ldr	r3, [r7, #24]
 8007f8a:	1ad3      	subs	r3, r2, r3
 8007f8c:	683a      	ldr	r2, [r7, #0]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d803      	bhi.n	8007f9a <HAL_SPI_Transmit+0x168>
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f98:	d102      	bne.n	8007fa0 <HAL_SPI_Transmit+0x16e>
 8007f9a:	683b      	ldr	r3, [r7, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d102      	bne.n	8007fa6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8007fa0:	2303      	movs	r3, #3
 8007fa2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007fa4:	e074      	b.n	8008090 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	d1ce      	bne.n	8007f4e <HAL_SPI_Transmit+0x11c>
 8007fb0:	e04c      	b.n	800804c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d002      	beq.n	8007fc0 <HAL_SPI_Transmit+0x18e>
 8007fba:	8afb      	ldrh	r3, [r7, #22]
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d140      	bne.n	8008042 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	330c      	adds	r3, #12
 8007fca:	7812      	ldrb	r2, [r2, #0]
 8007fcc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007fd2:	1c5a      	adds	r2, r3, #1
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007fdc:	b29b      	uxth	r3, r3
 8007fde:	3b01      	subs	r3, #1
 8007fe0:	b29a      	uxth	r2, r3
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007fe6:	e02c      	b.n	8008042 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	689b      	ldr	r3, [r3, #8]
 8007fee:	f003 0302 	and.w	r3, r3, #2
 8007ff2:	2b02      	cmp	r3, #2
 8007ff4:	d113      	bne.n	800801e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	330c      	adds	r3, #12
 8008000:	7812      	ldrb	r2, [r2, #0]
 8008002:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008008:	1c5a      	adds	r2, r3, #1
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008012:	b29b      	uxth	r3, r3
 8008014:	3b01      	subs	r3, #1
 8008016:	b29a      	uxth	r2, r3
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	86da      	strh	r2, [r3, #54]	; 0x36
 800801c:	e011      	b.n	8008042 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800801e:	f7fc fd0d 	bl	8004a3c <HAL_GetTick>
 8008022:	4602      	mov	r2, r0
 8008024:	69bb      	ldr	r3, [r7, #24]
 8008026:	1ad3      	subs	r3, r2, r3
 8008028:	683a      	ldr	r2, [r7, #0]
 800802a:	429a      	cmp	r2, r3
 800802c:	d803      	bhi.n	8008036 <HAL_SPI_Transmit+0x204>
 800802e:	683b      	ldr	r3, [r7, #0]
 8008030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008034:	d102      	bne.n	800803c <HAL_SPI_Transmit+0x20a>
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d102      	bne.n	8008042 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800803c:	2303      	movs	r3, #3
 800803e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008040:	e026      	b.n	8008090 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008046:	b29b      	uxth	r3, r3
 8008048:	2b00      	cmp	r3, #0
 800804a:	d1cd      	bne.n	8007fe8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800804c:	69ba      	ldr	r2, [r7, #24]
 800804e:	6839      	ldr	r1, [r7, #0]
 8008050:	68f8      	ldr	r0, [r7, #12]
 8008052:	f000 fbcb 	bl	80087ec <SPI_EndRxTxTransaction>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d002      	beq.n	8008062 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	2220      	movs	r2, #32
 8008060:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d10a      	bne.n	8008080 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800806a:	2300      	movs	r3, #0
 800806c:	613b      	str	r3, [r7, #16]
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	68db      	ldr	r3, [r3, #12]
 8008074:	613b      	str	r3, [r7, #16]
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	689b      	ldr	r3, [r3, #8]
 800807c:	613b      	str	r3, [r7, #16]
 800807e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008084:	2b00      	cmp	r3, #0
 8008086:	d002      	beq.n	800808e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8008088:	2301      	movs	r3, #1
 800808a:	77fb      	strb	r3, [r7, #31]
 800808c:	e000      	b.n	8008090 <HAL_SPI_Transmit+0x25e>
  }

error:
 800808e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	2201      	movs	r2, #1
 8008094:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2200      	movs	r2, #0
 800809c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80080a0:	7ffb      	ldrb	r3, [r7, #31]
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3720      	adds	r7, #32
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}

080080aa <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80080aa:	b580      	push	{r7, lr}
 80080ac:	b088      	sub	sp, #32
 80080ae:	af02      	add	r7, sp, #8
 80080b0:	60f8      	str	r0, [r7, #12]
 80080b2:	60b9      	str	r1, [r7, #8]
 80080b4:	603b      	str	r3, [r7, #0]
 80080b6:	4613      	mov	r3, r2
 80080b8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80080ba:	2300      	movs	r3, #0
 80080bc:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	685b      	ldr	r3, [r3, #4]
 80080c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80080c6:	d112      	bne.n	80080ee <HAL_SPI_Receive+0x44>
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d10e      	bne.n	80080ee <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2204      	movs	r2, #4
 80080d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80080d8:	88fa      	ldrh	r2, [r7, #6]
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	9300      	str	r3, [sp, #0]
 80080de:	4613      	mov	r3, r2
 80080e0:	68ba      	ldr	r2, [r7, #8]
 80080e2:	68b9      	ldr	r1, [r7, #8]
 80080e4:	68f8      	ldr	r0, [r7, #12]
 80080e6:	f000 f8f1 	bl	80082cc <HAL_SPI_TransmitReceive>
 80080ea:	4603      	mov	r3, r0
 80080ec:	e0ea      	b.n	80082c4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80080f4:	2b01      	cmp	r3, #1
 80080f6:	d101      	bne.n	80080fc <HAL_SPI_Receive+0x52>
 80080f8:	2302      	movs	r3, #2
 80080fa:	e0e3      	b.n	80082c4 <HAL_SPI_Receive+0x21a>
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	2201      	movs	r2, #1
 8008100:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008104:	f7fc fc9a 	bl	8004a3c <HAL_GetTick>
 8008108:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008110:	b2db      	uxtb	r3, r3
 8008112:	2b01      	cmp	r3, #1
 8008114:	d002      	beq.n	800811c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008116:	2302      	movs	r3, #2
 8008118:	75fb      	strb	r3, [r7, #23]
    goto error;
 800811a:	e0ca      	b.n	80082b2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	2b00      	cmp	r3, #0
 8008120:	d002      	beq.n	8008128 <HAL_SPI_Receive+0x7e>
 8008122:	88fb      	ldrh	r3, [r7, #6]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d102      	bne.n	800812e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008128:	2301      	movs	r3, #1
 800812a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800812c:	e0c1      	b.n	80082b2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2204      	movs	r2, #4
 8008132:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2200      	movs	r2, #0
 800813a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	68ba      	ldr	r2, [r7, #8]
 8008140:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	88fa      	ldrh	r2, [r7, #6]
 8008146:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	88fa      	ldrh	r2, [r7, #6]
 800814c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	2200      	movs	r2, #0
 8008152:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2200      	movs	r2, #0
 8008158:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	2200      	movs	r2, #0
 800815e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	2200      	movs	r2, #0
 8008164:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2200      	movs	r2, #0
 800816a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008174:	d10f      	bne.n	8008196 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008184:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	681a      	ldr	r2, [r3, #0]
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008194:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081a0:	2b40      	cmp	r3, #64	; 0x40
 80081a2:	d007      	beq.n	80081b4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80081b2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	68db      	ldr	r3, [r3, #12]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d162      	bne.n	8008282 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80081bc:	e02e      	b.n	800821c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	f003 0301 	and.w	r3, r3, #1
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d115      	bne.n	80081f8 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f103 020c 	add.w	r2, r3, #12
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081d8:	7812      	ldrb	r2, [r2, #0]
 80081da:	b2d2      	uxtb	r2, r2
 80081dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e2:	1c5a      	adds	r2, r3, #1
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	3b01      	subs	r3, #1
 80081f0:	b29a      	uxth	r2, r3
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80081f6:	e011      	b.n	800821c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081f8:	f7fc fc20 	bl	8004a3c <HAL_GetTick>
 80081fc:	4602      	mov	r2, r0
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	1ad3      	subs	r3, r2, r3
 8008202:	683a      	ldr	r2, [r7, #0]
 8008204:	429a      	cmp	r2, r3
 8008206:	d803      	bhi.n	8008210 <HAL_SPI_Receive+0x166>
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800820e:	d102      	bne.n	8008216 <HAL_SPI_Receive+0x16c>
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d102      	bne.n	800821c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8008216:	2303      	movs	r3, #3
 8008218:	75fb      	strb	r3, [r7, #23]
          goto error;
 800821a:	e04a      	b.n	80082b2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008220:	b29b      	uxth	r3, r3
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1cb      	bne.n	80081be <HAL_SPI_Receive+0x114>
 8008226:	e031      	b.n	800828c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	689b      	ldr	r3, [r3, #8]
 800822e:	f003 0301 	and.w	r3, r3, #1
 8008232:	2b01      	cmp	r3, #1
 8008234:	d113      	bne.n	800825e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	68da      	ldr	r2, [r3, #12]
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008240:	b292      	uxth	r2, r2
 8008242:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008248:	1c9a      	adds	r2, r3, #2
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008252:	b29b      	uxth	r3, r3
 8008254:	3b01      	subs	r3, #1
 8008256:	b29a      	uxth	r2, r3
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800825c:	e011      	b.n	8008282 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800825e:	f7fc fbed 	bl	8004a3c <HAL_GetTick>
 8008262:	4602      	mov	r2, r0
 8008264:	693b      	ldr	r3, [r7, #16]
 8008266:	1ad3      	subs	r3, r2, r3
 8008268:	683a      	ldr	r2, [r7, #0]
 800826a:	429a      	cmp	r2, r3
 800826c:	d803      	bhi.n	8008276 <HAL_SPI_Receive+0x1cc>
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008274:	d102      	bne.n	800827c <HAL_SPI_Receive+0x1d2>
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d102      	bne.n	8008282 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800827c:	2303      	movs	r3, #3
 800827e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008280:	e017      	b.n	80082b2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008286:	b29b      	uxth	r3, r3
 8008288:	2b00      	cmp	r3, #0
 800828a:	d1cd      	bne.n	8008228 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800828c:	693a      	ldr	r2, [r7, #16]
 800828e:	6839      	ldr	r1, [r7, #0]
 8008290:	68f8      	ldr	r0, [r7, #12]
 8008292:	f000 fa45 	bl	8008720 <SPI_EndRxTransaction>
 8008296:	4603      	mov	r3, r0
 8008298:	2b00      	cmp	r3, #0
 800829a:	d002      	beq.n	80082a2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2220      	movs	r2, #32
 80082a0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d002      	beq.n	80082b0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	75fb      	strb	r3, [r7, #23]
 80082ae:	e000      	b.n	80082b2 <HAL_SPI_Receive+0x208>
  }

error :
 80082b0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2201      	movs	r2, #1
 80082b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	2200      	movs	r2, #0
 80082be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80082c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80082c4:	4618      	mov	r0, r3
 80082c6:	3718      	adds	r7, #24
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}

080082cc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80082cc:	b580      	push	{r7, lr}
 80082ce:	b08c      	sub	sp, #48	; 0x30
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	60f8      	str	r0, [r7, #12]
 80082d4:	60b9      	str	r1, [r7, #8]
 80082d6:	607a      	str	r2, [r7, #4]
 80082d8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80082da:	2301      	movs	r3, #1
 80082dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80082de:	2300      	movs	r3, #0
 80082e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80082ea:	2b01      	cmp	r3, #1
 80082ec:	d101      	bne.n	80082f2 <HAL_SPI_TransmitReceive+0x26>
 80082ee:	2302      	movs	r3, #2
 80082f0:	e18a      	b.n	8008608 <HAL_SPI_TransmitReceive+0x33c>
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	2201      	movs	r2, #1
 80082f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80082fa:	f7fc fb9f 	bl	8004a3c <HAL_GetTick>
 80082fe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008306:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	685b      	ldr	r3, [r3, #4]
 800830e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008310:	887b      	ldrh	r3, [r7, #2]
 8008312:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008314:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008318:	2b01      	cmp	r3, #1
 800831a:	d00f      	beq.n	800833c <HAL_SPI_TransmitReceive+0x70>
 800831c:	69fb      	ldr	r3, [r7, #28]
 800831e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008322:	d107      	bne.n	8008334 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	2b00      	cmp	r3, #0
 800832a:	d103      	bne.n	8008334 <HAL_SPI_TransmitReceive+0x68>
 800832c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008330:	2b04      	cmp	r3, #4
 8008332:	d003      	beq.n	800833c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008334:	2302      	movs	r3, #2
 8008336:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800833a:	e15b      	b.n	80085f4 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d005      	beq.n	800834e <HAL_SPI_TransmitReceive+0x82>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2b00      	cmp	r3, #0
 8008346:	d002      	beq.n	800834e <HAL_SPI_TransmitReceive+0x82>
 8008348:	887b      	ldrh	r3, [r7, #2]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d103      	bne.n	8008356 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800834e:	2301      	movs	r3, #1
 8008350:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008354:	e14e      	b.n	80085f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800835c:	b2db      	uxtb	r3, r3
 800835e:	2b04      	cmp	r3, #4
 8008360:	d003      	beq.n	800836a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008362:	68fb      	ldr	r3, [r7, #12]
 8008364:	2205      	movs	r2, #5
 8008366:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	2200      	movs	r2, #0
 800836e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	687a      	ldr	r2, [r7, #4]
 8008374:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	887a      	ldrh	r2, [r7, #2]
 800837a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	887a      	ldrh	r2, [r7, #2]
 8008380:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	68ba      	ldr	r2, [r7, #8]
 8008386:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	887a      	ldrh	r2, [r7, #2]
 800838c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	887a      	ldrh	r2, [r7, #2]
 8008392:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2200      	movs	r2, #0
 8008398:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083aa:	2b40      	cmp	r3, #64	; 0x40
 80083ac:	d007      	beq.n	80083be <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80083bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	68db      	ldr	r3, [r3, #12]
 80083c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083c6:	d178      	bne.n	80084ba <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	685b      	ldr	r3, [r3, #4]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	d002      	beq.n	80083d6 <HAL_SPI_TransmitReceive+0x10a>
 80083d0:	8b7b      	ldrh	r3, [r7, #26]
 80083d2:	2b01      	cmp	r3, #1
 80083d4:	d166      	bne.n	80084a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083da:	881a      	ldrh	r2, [r3, #0]
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083e6:	1c9a      	adds	r2, r3, #2
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	3b01      	subs	r3, #1
 80083f4:	b29a      	uxth	r2, r3
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083fa:	e053      	b.n	80084a4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	689b      	ldr	r3, [r3, #8]
 8008402:	f003 0302 	and.w	r3, r3, #2
 8008406:	2b02      	cmp	r3, #2
 8008408:	d11b      	bne.n	8008442 <HAL_SPI_TransmitReceive+0x176>
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800840e:	b29b      	uxth	r3, r3
 8008410:	2b00      	cmp	r3, #0
 8008412:	d016      	beq.n	8008442 <HAL_SPI_TransmitReceive+0x176>
 8008414:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008416:	2b01      	cmp	r3, #1
 8008418:	d113      	bne.n	8008442 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800841e:	881a      	ldrh	r2, [r3, #0]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800842a:	1c9a      	adds	r2, r3, #2
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008434:	b29b      	uxth	r3, r3
 8008436:	3b01      	subs	r3, #1
 8008438:	b29a      	uxth	r2, r3
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800843e:	2300      	movs	r3, #0
 8008440:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	f003 0301 	and.w	r3, r3, #1
 800844c:	2b01      	cmp	r3, #1
 800844e:	d119      	bne.n	8008484 <HAL_SPI_TransmitReceive+0x1b8>
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008454:	b29b      	uxth	r3, r3
 8008456:	2b00      	cmp	r3, #0
 8008458:	d014      	beq.n	8008484 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	68da      	ldr	r2, [r3, #12]
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008464:	b292      	uxth	r2, r2
 8008466:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800846c:	1c9a      	adds	r2, r3, #2
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008476:	b29b      	uxth	r3, r3
 8008478:	3b01      	subs	r3, #1
 800847a:	b29a      	uxth	r2, r3
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008480:	2301      	movs	r3, #1
 8008482:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008484:	f7fc fada 	bl	8004a3c <HAL_GetTick>
 8008488:	4602      	mov	r2, r0
 800848a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800848c:	1ad3      	subs	r3, r2, r3
 800848e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008490:	429a      	cmp	r2, r3
 8008492:	d807      	bhi.n	80084a4 <HAL_SPI_TransmitReceive+0x1d8>
 8008494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800849a:	d003      	beq.n	80084a4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800849c:	2303      	movs	r3, #3
 800849e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80084a2:	e0a7      	b.n	80085f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1a6      	bne.n	80083fc <HAL_SPI_TransmitReceive+0x130>
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d1a1      	bne.n	80083fc <HAL_SPI_TransmitReceive+0x130>
 80084b8:	e07c      	b.n	80085b4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	685b      	ldr	r3, [r3, #4]
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d002      	beq.n	80084c8 <HAL_SPI_TransmitReceive+0x1fc>
 80084c2:	8b7b      	ldrh	r3, [r7, #26]
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d16b      	bne.n	80085a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	330c      	adds	r3, #12
 80084d2:	7812      	ldrb	r2, [r2, #0]
 80084d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084da:	1c5a      	adds	r2, r3, #1
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	3b01      	subs	r3, #1
 80084e8:	b29a      	uxth	r2, r3
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084ee:	e057      	b.n	80085a0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	f003 0302 	and.w	r3, r3, #2
 80084fa:	2b02      	cmp	r3, #2
 80084fc:	d11c      	bne.n	8008538 <HAL_SPI_TransmitReceive+0x26c>
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008502:	b29b      	uxth	r3, r3
 8008504:	2b00      	cmp	r3, #0
 8008506:	d017      	beq.n	8008538 <HAL_SPI_TransmitReceive+0x26c>
 8008508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800850a:	2b01      	cmp	r3, #1
 800850c:	d114      	bne.n	8008538 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	330c      	adds	r3, #12
 8008518:	7812      	ldrb	r2, [r2, #0]
 800851a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008520:	1c5a      	adds	r2, r3, #1
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800852a:	b29b      	uxth	r3, r3
 800852c:	3b01      	subs	r3, #1
 800852e:	b29a      	uxth	r2, r3
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008534:	2300      	movs	r3, #0
 8008536:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	689b      	ldr	r3, [r3, #8]
 800853e:	f003 0301 	and.w	r3, r3, #1
 8008542:	2b01      	cmp	r3, #1
 8008544:	d119      	bne.n	800857a <HAL_SPI_TransmitReceive+0x2ae>
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800854a:	b29b      	uxth	r3, r3
 800854c:	2b00      	cmp	r3, #0
 800854e:	d014      	beq.n	800857a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	68da      	ldr	r2, [r3, #12]
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800855a:	b2d2      	uxtb	r2, r2
 800855c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008562:	1c5a      	adds	r2, r3, #1
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800856c:	b29b      	uxth	r3, r3
 800856e:	3b01      	subs	r3, #1
 8008570:	b29a      	uxth	r2, r3
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008576:	2301      	movs	r3, #1
 8008578:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800857a:	f7fc fa5f 	bl	8004a3c <HAL_GetTick>
 800857e:	4602      	mov	r2, r0
 8008580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008582:	1ad3      	subs	r3, r2, r3
 8008584:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008586:	429a      	cmp	r2, r3
 8008588:	d803      	bhi.n	8008592 <HAL_SPI_TransmitReceive+0x2c6>
 800858a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800858c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008590:	d102      	bne.n	8008598 <HAL_SPI_TransmitReceive+0x2cc>
 8008592:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008594:	2b00      	cmp	r3, #0
 8008596:	d103      	bne.n	80085a0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008598:	2303      	movs	r3, #3
 800859a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800859e:	e029      	b.n	80085f4 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d1a2      	bne.n	80084f0 <HAL_SPI_TransmitReceive+0x224>
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085ae:	b29b      	uxth	r3, r3
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d19d      	bne.n	80084f0 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80085b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80085b6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80085b8:	68f8      	ldr	r0, [r7, #12]
 80085ba:	f000 f917 	bl	80087ec <SPI_EndRxTxTransaction>
 80085be:	4603      	mov	r3, r0
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d006      	beq.n	80085d2 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80085c4:	2301      	movs	r3, #1
 80085c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2220      	movs	r2, #32
 80085ce:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80085d0:	e010      	b.n	80085f4 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d10b      	bne.n	80085f2 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80085da:	2300      	movs	r3, #0
 80085dc:	617b      	str	r3, [r7, #20]
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	617b      	str	r3, [r7, #20]
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	689b      	ldr	r3, [r3, #8]
 80085ec:	617b      	str	r3, [r7, #20]
 80085ee:	697b      	ldr	r3, [r7, #20]
 80085f0:	e000      	b.n	80085f4 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80085f2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2201      	movs	r2, #1
 80085f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008604:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008608:	4618      	mov	r0, r3
 800860a:	3730      	adds	r7, #48	; 0x30
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}

08008610 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b088      	sub	sp, #32
 8008614:	af00      	add	r7, sp, #0
 8008616:	60f8      	str	r0, [r7, #12]
 8008618:	60b9      	str	r1, [r7, #8]
 800861a:	603b      	str	r3, [r7, #0]
 800861c:	4613      	mov	r3, r2
 800861e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008620:	f7fc fa0c 	bl	8004a3c <HAL_GetTick>
 8008624:	4602      	mov	r2, r0
 8008626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008628:	1a9b      	subs	r3, r3, r2
 800862a:	683a      	ldr	r2, [r7, #0]
 800862c:	4413      	add	r3, r2
 800862e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008630:	f7fc fa04 	bl	8004a3c <HAL_GetTick>
 8008634:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008636:	4b39      	ldr	r3, [pc, #228]	; (800871c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	015b      	lsls	r3, r3, #5
 800863c:	0d1b      	lsrs	r3, r3, #20
 800863e:	69fa      	ldr	r2, [r7, #28]
 8008640:	fb02 f303 	mul.w	r3, r2, r3
 8008644:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008646:	e054      	b.n	80086f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800864e:	d050      	beq.n	80086f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008650:	f7fc f9f4 	bl	8004a3c <HAL_GetTick>
 8008654:	4602      	mov	r2, r0
 8008656:	69bb      	ldr	r3, [r7, #24]
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	69fa      	ldr	r2, [r7, #28]
 800865c:	429a      	cmp	r2, r3
 800865e:	d902      	bls.n	8008666 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008660:	69fb      	ldr	r3, [r7, #28]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d13d      	bne.n	80086e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	685a      	ldr	r2, [r3, #4]
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008674:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800867e:	d111      	bne.n	80086a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	689b      	ldr	r3, [r3, #8]
 8008684:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008688:	d004      	beq.n	8008694 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	689b      	ldr	r3, [r3, #8]
 800868e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008692:	d107      	bne.n	80086a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80086a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80086ac:	d10f      	bne.n	80086ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681a      	ldr	r2, [r3, #0]
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80086bc:	601a      	str	r2, [r3, #0]
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	681a      	ldr	r2, [r3, #0]
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80086cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	2201      	movs	r2, #1
 80086d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2200      	movs	r2, #0
 80086da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80086de:	2303      	movs	r3, #3
 80086e0:	e017      	b.n	8008712 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d101      	bne.n	80086ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80086e8:	2300      	movs	r3, #0
 80086ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80086ec:	697b      	ldr	r3, [r7, #20]
 80086ee:	3b01      	subs	r3, #1
 80086f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	689a      	ldr	r2, [r3, #8]
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	4013      	ands	r3, r2
 80086fc:	68ba      	ldr	r2, [r7, #8]
 80086fe:	429a      	cmp	r2, r3
 8008700:	bf0c      	ite	eq
 8008702:	2301      	moveq	r3, #1
 8008704:	2300      	movne	r3, #0
 8008706:	b2db      	uxtb	r3, r3
 8008708:	461a      	mov	r2, r3
 800870a:	79fb      	ldrb	r3, [r7, #7]
 800870c:	429a      	cmp	r2, r3
 800870e:	d19b      	bne.n	8008648 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008710:	2300      	movs	r3, #0
}
 8008712:	4618      	mov	r0, r3
 8008714:	3720      	adds	r7, #32
 8008716:	46bd      	mov	sp, r7
 8008718:	bd80      	pop	{r7, pc}
 800871a:	bf00      	nop
 800871c:	20000094 	.word	0x20000094

08008720 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b086      	sub	sp, #24
 8008724:	af02      	add	r7, sp, #8
 8008726:	60f8      	str	r0, [r7, #12]
 8008728:	60b9      	str	r1, [r7, #8]
 800872a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	685b      	ldr	r3, [r3, #4]
 8008730:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008734:	d111      	bne.n	800875a <SPI_EndRxTransaction+0x3a>
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	689b      	ldr	r3, [r3, #8]
 800873a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800873e:	d004      	beq.n	800874a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	689b      	ldr	r3, [r3, #8]
 8008744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008748:	d107      	bne.n	800875a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008758:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008762:	d12a      	bne.n	80087ba <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	689b      	ldr	r3, [r3, #8]
 8008768:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800876c:	d012      	beq.n	8008794 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	9300      	str	r3, [sp, #0]
 8008772:	68bb      	ldr	r3, [r7, #8]
 8008774:	2200      	movs	r2, #0
 8008776:	2180      	movs	r1, #128	; 0x80
 8008778:	68f8      	ldr	r0, [r7, #12]
 800877a:	f7ff ff49 	bl	8008610 <SPI_WaitFlagStateUntilTimeout>
 800877e:	4603      	mov	r3, r0
 8008780:	2b00      	cmp	r3, #0
 8008782:	d02d      	beq.n	80087e0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008788:	f043 0220 	orr.w	r2, r3, #32
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008790:	2303      	movs	r3, #3
 8008792:	e026      	b.n	80087e2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	9300      	str	r3, [sp, #0]
 8008798:	68bb      	ldr	r3, [r7, #8]
 800879a:	2200      	movs	r2, #0
 800879c:	2101      	movs	r1, #1
 800879e:	68f8      	ldr	r0, [r7, #12]
 80087a0:	f7ff ff36 	bl	8008610 <SPI_WaitFlagStateUntilTimeout>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d01a      	beq.n	80087e0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087ae:	f043 0220 	orr.w	r2, r3, #32
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80087b6:	2303      	movs	r3, #3
 80087b8:	e013      	b.n	80087e2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	9300      	str	r3, [sp, #0]
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	2200      	movs	r2, #0
 80087c2:	2101      	movs	r1, #1
 80087c4:	68f8      	ldr	r0, [r7, #12]
 80087c6:	f7ff ff23 	bl	8008610 <SPI_WaitFlagStateUntilTimeout>
 80087ca:	4603      	mov	r3, r0
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d007      	beq.n	80087e0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80087d4:	f043 0220 	orr.w	r2, r3, #32
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80087dc:	2303      	movs	r3, #3
 80087de:	e000      	b.n	80087e2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80087e0:	2300      	movs	r3, #0
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3710      	adds	r7, #16
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}
	...

080087ec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b088      	sub	sp, #32
 80087f0:	af02      	add	r7, sp, #8
 80087f2:	60f8      	str	r0, [r7, #12]
 80087f4:	60b9      	str	r1, [r7, #8]
 80087f6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80087f8:	4b1b      	ldr	r3, [pc, #108]	; (8008868 <SPI_EndRxTxTransaction+0x7c>)
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	4a1b      	ldr	r2, [pc, #108]	; (800886c <SPI_EndRxTxTransaction+0x80>)
 80087fe:	fba2 2303 	umull	r2, r3, r2, r3
 8008802:	0d5b      	lsrs	r3, r3, #21
 8008804:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008808:	fb02 f303 	mul.w	r3, r2, r3
 800880c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008816:	d112      	bne.n	800883e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	9300      	str	r3, [sp, #0]
 800881c:	68bb      	ldr	r3, [r7, #8]
 800881e:	2200      	movs	r2, #0
 8008820:	2180      	movs	r1, #128	; 0x80
 8008822:	68f8      	ldr	r0, [r7, #12]
 8008824:	f7ff fef4 	bl	8008610 <SPI_WaitFlagStateUntilTimeout>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d016      	beq.n	800885c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008832:	f043 0220 	orr.w	r2, r3, #32
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800883a:	2303      	movs	r3, #3
 800883c:	e00f      	b.n	800885e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	2b00      	cmp	r3, #0
 8008842:	d00a      	beq.n	800885a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8008844:	697b      	ldr	r3, [r7, #20]
 8008846:	3b01      	subs	r3, #1
 8008848:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008854:	2b80      	cmp	r3, #128	; 0x80
 8008856:	d0f2      	beq.n	800883e <SPI_EndRxTxTransaction+0x52>
 8008858:	e000      	b.n	800885c <SPI_EndRxTxTransaction+0x70>
        break;
 800885a:	bf00      	nop
  }

  return HAL_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	3718      	adds	r7, #24
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
 8008866:	bf00      	nop
 8008868:	20000094 	.word	0x20000094
 800886c:	165e9f81 	.word	0x165e9f81

08008870 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b082      	sub	sp, #8
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2b00      	cmp	r3, #0
 800887c:	d101      	bne.n	8008882 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800887e:	2301      	movs	r3, #1
 8008880:	e041      	b.n	8008906 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008888:	b2db      	uxtb	r3, r3
 800888a:	2b00      	cmp	r3, #0
 800888c:	d106      	bne.n	800889c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2200      	movs	r2, #0
 8008892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f7fa fb7c 	bl	8002f94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	2202      	movs	r2, #2
 80088a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681a      	ldr	r2, [r3, #0]
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	3304      	adds	r3, #4
 80088ac:	4619      	mov	r1, r3
 80088ae:	4610      	mov	r0, r2
 80088b0:	f000 fafe 	bl	8008eb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	2201      	movs	r2, #1
 80088c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	2201      	movs	r2, #1
 80088c8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2201      	movs	r2, #1
 80088d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2201      	movs	r2, #1
 80088e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	2201      	movs	r2, #1
 80088f0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2201      	movs	r2, #1
 80088f8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008904:	2300      	movs	r3, #0
}
 8008906:	4618      	mov	r0, r3
 8008908:	3708      	adds	r7, #8
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
	...

08008910 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008910:	b480      	push	{r7}
 8008912:	b085      	sub	sp, #20
 8008914:	af00      	add	r7, sp, #0
 8008916:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800891e:	b2db      	uxtb	r3, r3
 8008920:	2b01      	cmp	r3, #1
 8008922:	d001      	beq.n	8008928 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	e046      	b.n	80089b6 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	2202      	movs	r2, #2
 800892c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a23      	ldr	r2, [pc, #140]	; (80089c4 <HAL_TIM_Base_Start+0xb4>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d022      	beq.n	8008980 <HAL_TIM_Base_Start+0x70>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008942:	d01d      	beq.n	8008980 <HAL_TIM_Base_Start+0x70>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a1f      	ldr	r2, [pc, #124]	; (80089c8 <HAL_TIM_Base_Start+0xb8>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d018      	beq.n	8008980 <HAL_TIM_Base_Start+0x70>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a1e      	ldr	r2, [pc, #120]	; (80089cc <HAL_TIM_Base_Start+0xbc>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d013      	beq.n	8008980 <HAL_TIM_Base_Start+0x70>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a1c      	ldr	r2, [pc, #112]	; (80089d0 <HAL_TIM_Base_Start+0xc0>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d00e      	beq.n	8008980 <HAL_TIM_Base_Start+0x70>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a1b      	ldr	r2, [pc, #108]	; (80089d4 <HAL_TIM_Base_Start+0xc4>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d009      	beq.n	8008980 <HAL_TIM_Base_Start+0x70>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	4a19      	ldr	r2, [pc, #100]	; (80089d8 <HAL_TIM_Base_Start+0xc8>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d004      	beq.n	8008980 <HAL_TIM_Base_Start+0x70>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	4a18      	ldr	r2, [pc, #96]	; (80089dc <HAL_TIM_Base_Start+0xcc>)
 800897c:	4293      	cmp	r3, r2
 800897e:	d111      	bne.n	80089a4 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	f003 0307 	and.w	r3, r3, #7
 800898a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2b06      	cmp	r3, #6
 8008990:	d010      	beq.n	80089b4 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f042 0201 	orr.w	r2, r2, #1
 80089a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089a2:	e007      	b.n	80089b4 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	681a      	ldr	r2, [r3, #0]
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f042 0201 	orr.w	r2, r2, #1
 80089b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089b4:	2300      	movs	r3, #0
}
 80089b6:	4618      	mov	r0, r3
 80089b8:	3714      	adds	r7, #20
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr
 80089c2:	bf00      	nop
 80089c4:	40010000 	.word	0x40010000
 80089c8:	40000400 	.word	0x40000400
 80089cc:	40000800 	.word	0x40000800
 80089d0:	40000c00 	.word	0x40000c00
 80089d4:	40010400 	.word	0x40010400
 80089d8:	40014000 	.word	0x40014000
 80089dc:	40001800 	.word	0x40001800

080089e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80089e0:	b480      	push	{r7}
 80089e2:	b085      	sub	sp, #20
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	2b01      	cmp	r3, #1
 80089f2:	d001      	beq.n	80089f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80089f4:	2301      	movs	r3, #1
 80089f6:	e04e      	b.n	8008a96 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2202      	movs	r2, #2
 80089fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	68da      	ldr	r2, [r3, #12]
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	f042 0201 	orr.w	r2, r2, #1
 8008a0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	4a23      	ldr	r2, [pc, #140]	; (8008aa4 <HAL_TIM_Base_Start_IT+0xc4>)
 8008a16:	4293      	cmp	r3, r2
 8008a18:	d022      	beq.n	8008a60 <HAL_TIM_Base_Start_IT+0x80>
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a22:	d01d      	beq.n	8008a60 <HAL_TIM_Base_Start_IT+0x80>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a1f      	ldr	r2, [pc, #124]	; (8008aa8 <HAL_TIM_Base_Start_IT+0xc8>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d018      	beq.n	8008a60 <HAL_TIM_Base_Start_IT+0x80>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	4a1e      	ldr	r2, [pc, #120]	; (8008aac <HAL_TIM_Base_Start_IT+0xcc>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d013      	beq.n	8008a60 <HAL_TIM_Base_Start_IT+0x80>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	4a1c      	ldr	r2, [pc, #112]	; (8008ab0 <HAL_TIM_Base_Start_IT+0xd0>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d00e      	beq.n	8008a60 <HAL_TIM_Base_Start_IT+0x80>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4a1b      	ldr	r2, [pc, #108]	; (8008ab4 <HAL_TIM_Base_Start_IT+0xd4>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d009      	beq.n	8008a60 <HAL_TIM_Base_Start_IT+0x80>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a19      	ldr	r2, [pc, #100]	; (8008ab8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d004      	beq.n	8008a60 <HAL_TIM_Base_Start_IT+0x80>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a18      	ldr	r2, [pc, #96]	; (8008abc <HAL_TIM_Base_Start_IT+0xdc>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d111      	bne.n	8008a84 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	f003 0307 	and.w	r3, r3, #7
 8008a6a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	2b06      	cmp	r3, #6
 8008a70:	d010      	beq.n	8008a94 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	681a      	ldr	r2, [r3, #0]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f042 0201 	orr.w	r2, r2, #1
 8008a80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a82:	e007      	b.n	8008a94 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f042 0201 	orr.w	r2, r2, #1
 8008a92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008a94:	2300      	movs	r3, #0
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3714      	adds	r7, #20
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa0:	4770      	bx	lr
 8008aa2:	bf00      	nop
 8008aa4:	40010000 	.word	0x40010000
 8008aa8:	40000400 	.word	0x40000400
 8008aac:	40000800 	.word	0x40000800
 8008ab0:	40000c00 	.word	0x40000c00
 8008ab4:	40010400 	.word	0x40010400
 8008ab8:	40014000 	.word	0x40014000
 8008abc:	40001800 	.word	0x40001800

08008ac0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	691b      	ldr	r3, [r3, #16]
 8008ace:	f003 0302 	and.w	r3, r3, #2
 8008ad2:	2b02      	cmp	r3, #2
 8008ad4:	d122      	bne.n	8008b1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	f003 0302 	and.w	r3, r3, #2
 8008ae0:	2b02      	cmp	r3, #2
 8008ae2:	d11b      	bne.n	8008b1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f06f 0202 	mvn.w	r2, #2
 8008aec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2201      	movs	r2, #1
 8008af2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	699b      	ldr	r3, [r3, #24]
 8008afa:	f003 0303 	and.w	r3, r3, #3
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d003      	beq.n	8008b0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f000 f9b5 	bl	8008e72 <HAL_TIM_IC_CaptureCallback>
 8008b08:	e005      	b.n	8008b16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f000 f9a7 	bl	8008e5e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 f9b8 	bl	8008e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	2200      	movs	r2, #0
 8008b1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	f003 0304 	and.w	r3, r3, #4
 8008b26:	2b04      	cmp	r3, #4
 8008b28:	d122      	bne.n	8008b70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	68db      	ldr	r3, [r3, #12]
 8008b30:	f003 0304 	and.w	r3, r3, #4
 8008b34:	2b04      	cmp	r3, #4
 8008b36:	d11b      	bne.n	8008b70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	f06f 0204 	mvn.w	r2, #4
 8008b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2202      	movs	r2, #2
 8008b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	699b      	ldr	r3, [r3, #24]
 8008b4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d003      	beq.n	8008b5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 f98b 	bl	8008e72 <HAL_TIM_IC_CaptureCallback>
 8008b5c:	e005      	b.n	8008b6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 f97d 	bl	8008e5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f000 f98e 	bl	8008e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2200      	movs	r2, #0
 8008b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	691b      	ldr	r3, [r3, #16]
 8008b76:	f003 0308 	and.w	r3, r3, #8
 8008b7a:	2b08      	cmp	r3, #8
 8008b7c:	d122      	bne.n	8008bc4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	68db      	ldr	r3, [r3, #12]
 8008b84:	f003 0308 	and.w	r3, r3, #8
 8008b88:	2b08      	cmp	r3, #8
 8008b8a:	d11b      	bne.n	8008bc4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f06f 0208 	mvn.w	r2, #8
 8008b94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2204      	movs	r2, #4
 8008b9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	69db      	ldr	r3, [r3, #28]
 8008ba2:	f003 0303 	and.w	r3, r3, #3
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d003      	beq.n	8008bb2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f000 f961 	bl	8008e72 <HAL_TIM_IC_CaptureCallback>
 8008bb0:	e005      	b.n	8008bbe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bb2:	6878      	ldr	r0, [r7, #4]
 8008bb4:	f000 f953 	bl	8008e5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f000 f964 	bl	8008e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	691b      	ldr	r3, [r3, #16]
 8008bca:	f003 0310 	and.w	r3, r3, #16
 8008bce:	2b10      	cmp	r3, #16
 8008bd0:	d122      	bne.n	8008c18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	f003 0310 	and.w	r3, r3, #16
 8008bdc:	2b10      	cmp	r3, #16
 8008bde:	d11b      	bne.n	8008c18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	f06f 0210 	mvn.w	r2, #16
 8008be8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2208      	movs	r2, #8
 8008bee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	69db      	ldr	r3, [r3, #28]
 8008bf6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d003      	beq.n	8008c06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f000 f937 	bl	8008e72 <HAL_TIM_IC_CaptureCallback>
 8008c04:	e005      	b.n	8008c12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 f929 	bl	8008e5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f000 f93a 	bl	8008e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2200      	movs	r2, #0
 8008c16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	691b      	ldr	r3, [r3, #16]
 8008c1e:	f003 0301 	and.w	r3, r3, #1
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d10e      	bne.n	8008c44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	f003 0301 	and.w	r3, r3, #1
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	d107      	bne.n	8008c44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f06f 0201 	mvn.w	r2, #1
 8008c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f7f9 fb8a 	bl	8002358 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	691b      	ldr	r3, [r3, #16]
 8008c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c4e:	2b80      	cmp	r3, #128	; 0x80
 8008c50:	d10e      	bne.n	8008c70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	68db      	ldr	r3, [r3, #12]
 8008c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c5c:	2b80      	cmp	r3, #128	; 0x80
 8008c5e:	d107      	bne.n	8008c70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008c68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 fae0 	bl	8009230 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	691b      	ldr	r3, [r3, #16]
 8008c76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c7a:	2b40      	cmp	r3, #64	; 0x40
 8008c7c:	d10e      	bne.n	8008c9c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	68db      	ldr	r3, [r3, #12]
 8008c84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c88:	2b40      	cmp	r3, #64	; 0x40
 8008c8a:	d107      	bne.n	8008c9c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008c94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008c96:	6878      	ldr	r0, [r7, #4]
 8008c98:	f000 f8ff 	bl	8008e9a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	691b      	ldr	r3, [r3, #16]
 8008ca2:	f003 0320 	and.w	r3, r3, #32
 8008ca6:	2b20      	cmp	r3, #32
 8008ca8:	d10e      	bne.n	8008cc8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	68db      	ldr	r3, [r3, #12]
 8008cb0:	f003 0320 	and.w	r3, r3, #32
 8008cb4:	2b20      	cmp	r3, #32
 8008cb6:	d107      	bne.n	8008cc8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f06f 0220 	mvn.w	r2, #32
 8008cc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008cc2:	6878      	ldr	r0, [r7, #4]
 8008cc4:	f000 faaa 	bl	800921c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008cc8:	bf00      	nop
 8008cca:	3708      	adds	r7, #8
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b084      	sub	sp, #16
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008cda:	2300      	movs	r3, #0
 8008cdc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ce4:	2b01      	cmp	r3, #1
 8008ce6:	d101      	bne.n	8008cec <HAL_TIM_ConfigClockSource+0x1c>
 8008ce8:	2302      	movs	r3, #2
 8008cea:	e0b4      	b.n	8008e56 <HAL_TIM_ConfigClockSource+0x186>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2201      	movs	r2, #1
 8008cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2202      	movs	r2, #2
 8008cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	689b      	ldr	r3, [r3, #8]
 8008d02:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008d0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008d12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	68ba      	ldr	r2, [r7, #8]
 8008d1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d24:	d03e      	beq.n	8008da4 <HAL_TIM_ConfigClockSource+0xd4>
 8008d26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d2a:	f200 8087 	bhi.w	8008e3c <HAL_TIM_ConfigClockSource+0x16c>
 8008d2e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d32:	f000 8086 	beq.w	8008e42 <HAL_TIM_ConfigClockSource+0x172>
 8008d36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d3a:	d87f      	bhi.n	8008e3c <HAL_TIM_ConfigClockSource+0x16c>
 8008d3c:	2b70      	cmp	r3, #112	; 0x70
 8008d3e:	d01a      	beq.n	8008d76 <HAL_TIM_ConfigClockSource+0xa6>
 8008d40:	2b70      	cmp	r3, #112	; 0x70
 8008d42:	d87b      	bhi.n	8008e3c <HAL_TIM_ConfigClockSource+0x16c>
 8008d44:	2b60      	cmp	r3, #96	; 0x60
 8008d46:	d050      	beq.n	8008dea <HAL_TIM_ConfigClockSource+0x11a>
 8008d48:	2b60      	cmp	r3, #96	; 0x60
 8008d4a:	d877      	bhi.n	8008e3c <HAL_TIM_ConfigClockSource+0x16c>
 8008d4c:	2b50      	cmp	r3, #80	; 0x50
 8008d4e:	d03c      	beq.n	8008dca <HAL_TIM_ConfigClockSource+0xfa>
 8008d50:	2b50      	cmp	r3, #80	; 0x50
 8008d52:	d873      	bhi.n	8008e3c <HAL_TIM_ConfigClockSource+0x16c>
 8008d54:	2b40      	cmp	r3, #64	; 0x40
 8008d56:	d058      	beq.n	8008e0a <HAL_TIM_ConfigClockSource+0x13a>
 8008d58:	2b40      	cmp	r3, #64	; 0x40
 8008d5a:	d86f      	bhi.n	8008e3c <HAL_TIM_ConfigClockSource+0x16c>
 8008d5c:	2b30      	cmp	r3, #48	; 0x30
 8008d5e:	d064      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x15a>
 8008d60:	2b30      	cmp	r3, #48	; 0x30
 8008d62:	d86b      	bhi.n	8008e3c <HAL_TIM_ConfigClockSource+0x16c>
 8008d64:	2b20      	cmp	r3, #32
 8008d66:	d060      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x15a>
 8008d68:	2b20      	cmp	r3, #32
 8008d6a:	d867      	bhi.n	8008e3c <HAL_TIM_ConfigClockSource+0x16c>
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d05c      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x15a>
 8008d70:	2b10      	cmp	r3, #16
 8008d72:	d05a      	beq.n	8008e2a <HAL_TIM_ConfigClockSource+0x15a>
 8008d74:	e062      	b.n	8008e3c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6818      	ldr	r0, [r3, #0]
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	6899      	ldr	r1, [r3, #8]
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	685a      	ldr	r2, [r3, #4]
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	68db      	ldr	r3, [r3, #12]
 8008d86:	f000 f9ad 	bl	80090e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008d98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	68ba      	ldr	r2, [r7, #8]
 8008da0:	609a      	str	r2, [r3, #8]
      break;
 8008da2:	e04f      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6818      	ldr	r0, [r3, #0]
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	6899      	ldr	r1, [r3, #8]
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	685a      	ldr	r2, [r3, #4]
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	68db      	ldr	r3, [r3, #12]
 8008db4:	f000 f996 	bl	80090e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	689a      	ldr	r2, [r3, #8]
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008dc6:	609a      	str	r2, [r3, #8]
      break;
 8008dc8:	e03c      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	6818      	ldr	r0, [r3, #0]
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	6859      	ldr	r1, [r3, #4]
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	68db      	ldr	r3, [r3, #12]
 8008dd6:	461a      	mov	r2, r3
 8008dd8:	f000 f90a 	bl	8008ff0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	2150      	movs	r1, #80	; 0x50
 8008de2:	4618      	mov	r0, r3
 8008de4:	f000 f963 	bl	80090ae <TIM_ITRx_SetConfig>
      break;
 8008de8:	e02c      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6818      	ldr	r0, [r3, #0]
 8008dee:	683b      	ldr	r3, [r7, #0]
 8008df0:	6859      	ldr	r1, [r3, #4]
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	68db      	ldr	r3, [r3, #12]
 8008df6:	461a      	mov	r2, r3
 8008df8:	f000 f929 	bl	800904e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	2160      	movs	r1, #96	; 0x60
 8008e02:	4618      	mov	r0, r3
 8008e04:	f000 f953 	bl	80090ae <TIM_ITRx_SetConfig>
      break;
 8008e08:	e01c      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6818      	ldr	r0, [r3, #0]
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	6859      	ldr	r1, [r3, #4]
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	68db      	ldr	r3, [r3, #12]
 8008e16:	461a      	mov	r2, r3
 8008e18:	f000 f8ea 	bl	8008ff0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	2140      	movs	r1, #64	; 0x40
 8008e22:	4618      	mov	r0, r3
 8008e24:	f000 f943 	bl	80090ae <TIM_ITRx_SetConfig>
      break;
 8008e28:	e00c      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681a      	ldr	r2, [r3, #0]
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4619      	mov	r1, r3
 8008e34:	4610      	mov	r0, r2
 8008e36:	f000 f93a 	bl	80090ae <TIM_ITRx_SetConfig>
      break;
 8008e3a:	e003      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008e3c:	2301      	movs	r3, #1
 8008e3e:	73fb      	strb	r3, [r7, #15]
      break;
 8008e40:	e000      	b.n	8008e44 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008e42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2201      	movs	r2, #1
 8008e48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2200      	movs	r2, #0
 8008e50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3710      	adds	r7, #16
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e5e:	b480      	push	{r7}
 8008e60:	b083      	sub	sp, #12
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008e66:	bf00      	nop
 8008e68:	370c      	adds	r7, #12
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e70:	4770      	bx	lr

08008e72 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008e72:	b480      	push	{r7}
 8008e74:	b083      	sub	sp, #12
 8008e76:	af00      	add	r7, sp, #0
 8008e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008e7a:	bf00      	nop
 8008e7c:	370c      	adds	r7, #12
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr

08008e86 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008e86:	b480      	push	{r7}
 8008e88:	b083      	sub	sp, #12
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008e8e:	bf00      	nop
 8008e90:	370c      	adds	r7, #12
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr

08008e9a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008e9a:	b480      	push	{r7}
 8008e9c:	b083      	sub	sp, #12
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ea2:	bf00      	nop
 8008ea4:	370c      	adds	r7, #12
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eac:	4770      	bx	lr
	...

08008eb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	b085      	sub	sp, #20
 8008eb4:	af00      	add	r7, sp, #0
 8008eb6:	6078      	str	r0, [r7, #4]
 8008eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	4a40      	ldr	r2, [pc, #256]	; (8008fc4 <TIM_Base_SetConfig+0x114>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d013      	beq.n	8008ef0 <TIM_Base_SetConfig+0x40>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ece:	d00f      	beq.n	8008ef0 <TIM_Base_SetConfig+0x40>
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	4a3d      	ldr	r2, [pc, #244]	; (8008fc8 <TIM_Base_SetConfig+0x118>)
 8008ed4:	4293      	cmp	r3, r2
 8008ed6:	d00b      	beq.n	8008ef0 <TIM_Base_SetConfig+0x40>
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	4a3c      	ldr	r2, [pc, #240]	; (8008fcc <TIM_Base_SetConfig+0x11c>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d007      	beq.n	8008ef0 <TIM_Base_SetConfig+0x40>
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	4a3b      	ldr	r2, [pc, #236]	; (8008fd0 <TIM_Base_SetConfig+0x120>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	d003      	beq.n	8008ef0 <TIM_Base_SetConfig+0x40>
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	4a3a      	ldr	r2, [pc, #232]	; (8008fd4 <TIM_Base_SetConfig+0x124>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d108      	bne.n	8008f02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ef6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	4313      	orrs	r3, r2
 8008f00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	4a2f      	ldr	r2, [pc, #188]	; (8008fc4 <TIM_Base_SetConfig+0x114>)
 8008f06:	4293      	cmp	r3, r2
 8008f08:	d02b      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008f10:	d027      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	4a2c      	ldr	r2, [pc, #176]	; (8008fc8 <TIM_Base_SetConfig+0x118>)
 8008f16:	4293      	cmp	r3, r2
 8008f18:	d023      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	4a2b      	ldr	r2, [pc, #172]	; (8008fcc <TIM_Base_SetConfig+0x11c>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d01f      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	4a2a      	ldr	r2, [pc, #168]	; (8008fd0 <TIM_Base_SetConfig+0x120>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d01b      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	4a29      	ldr	r2, [pc, #164]	; (8008fd4 <TIM_Base_SetConfig+0x124>)
 8008f2e:	4293      	cmp	r3, r2
 8008f30:	d017      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	4a28      	ldr	r2, [pc, #160]	; (8008fd8 <TIM_Base_SetConfig+0x128>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d013      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	4a27      	ldr	r2, [pc, #156]	; (8008fdc <TIM_Base_SetConfig+0x12c>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d00f      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	4a26      	ldr	r2, [pc, #152]	; (8008fe0 <TIM_Base_SetConfig+0x130>)
 8008f46:	4293      	cmp	r3, r2
 8008f48:	d00b      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	4a25      	ldr	r2, [pc, #148]	; (8008fe4 <TIM_Base_SetConfig+0x134>)
 8008f4e:	4293      	cmp	r3, r2
 8008f50:	d007      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	4a24      	ldr	r2, [pc, #144]	; (8008fe8 <TIM_Base_SetConfig+0x138>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d003      	beq.n	8008f62 <TIM_Base_SetConfig+0xb2>
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	4a23      	ldr	r2, [pc, #140]	; (8008fec <TIM_Base_SetConfig+0x13c>)
 8008f5e:	4293      	cmp	r3, r2
 8008f60:	d108      	bne.n	8008f74 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	68db      	ldr	r3, [r3, #12]
 8008f6e:	68fa      	ldr	r2, [r7, #12]
 8008f70:	4313      	orrs	r3, r2
 8008f72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	695b      	ldr	r3, [r3, #20]
 8008f7e:	4313      	orrs	r3, r2
 8008f80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	68fa      	ldr	r2, [r7, #12]
 8008f86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	689a      	ldr	r2, [r3, #8]
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008f90:	683b      	ldr	r3, [r7, #0]
 8008f92:	681a      	ldr	r2, [r3, #0]
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	4a0a      	ldr	r2, [pc, #40]	; (8008fc4 <TIM_Base_SetConfig+0x114>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d003      	beq.n	8008fa8 <TIM_Base_SetConfig+0xf8>
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	4a0c      	ldr	r2, [pc, #48]	; (8008fd4 <TIM_Base_SetConfig+0x124>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d103      	bne.n	8008fb0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	691a      	ldr	r2, [r3, #16]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	615a      	str	r2, [r3, #20]
}
 8008fb6:	bf00      	nop
 8008fb8:	3714      	adds	r7, #20
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc0:	4770      	bx	lr
 8008fc2:	bf00      	nop
 8008fc4:	40010000 	.word	0x40010000
 8008fc8:	40000400 	.word	0x40000400
 8008fcc:	40000800 	.word	0x40000800
 8008fd0:	40000c00 	.word	0x40000c00
 8008fd4:	40010400 	.word	0x40010400
 8008fd8:	40014000 	.word	0x40014000
 8008fdc:	40014400 	.word	0x40014400
 8008fe0:	40014800 	.word	0x40014800
 8008fe4:	40001800 	.word	0x40001800
 8008fe8:	40001c00 	.word	0x40001c00
 8008fec:	40002000 	.word	0x40002000

08008ff0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b087      	sub	sp, #28
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	60b9      	str	r1, [r7, #8]
 8008ffa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	6a1b      	ldr	r3, [r3, #32]
 8009000:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	6a1b      	ldr	r3, [r3, #32]
 8009006:	f023 0201 	bic.w	r2, r3, #1
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	699b      	ldr	r3, [r3, #24]
 8009012:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800901a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	011b      	lsls	r3, r3, #4
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	4313      	orrs	r3, r2
 8009024:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009026:	697b      	ldr	r3, [r7, #20]
 8009028:	f023 030a 	bic.w	r3, r3, #10
 800902c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800902e:	697a      	ldr	r2, [r7, #20]
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	4313      	orrs	r3, r2
 8009034:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	693a      	ldr	r2, [r7, #16]
 800903a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	697a      	ldr	r2, [r7, #20]
 8009040:	621a      	str	r2, [r3, #32]
}
 8009042:	bf00      	nop
 8009044:	371c      	adds	r7, #28
 8009046:	46bd      	mov	sp, r7
 8009048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800904c:	4770      	bx	lr

0800904e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800904e:	b480      	push	{r7}
 8009050:	b087      	sub	sp, #28
 8009052:	af00      	add	r7, sp, #0
 8009054:	60f8      	str	r0, [r7, #12]
 8009056:	60b9      	str	r1, [r7, #8]
 8009058:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	6a1b      	ldr	r3, [r3, #32]
 800905e:	f023 0210 	bic.w	r2, r3, #16
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	699b      	ldr	r3, [r3, #24]
 800906a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	6a1b      	ldr	r3, [r3, #32]
 8009070:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009078:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	031b      	lsls	r3, r3, #12
 800907e:	697a      	ldr	r2, [r7, #20]
 8009080:	4313      	orrs	r3, r2
 8009082:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009084:	693b      	ldr	r3, [r7, #16]
 8009086:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800908a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800908c:	68bb      	ldr	r3, [r7, #8]
 800908e:	011b      	lsls	r3, r3, #4
 8009090:	693a      	ldr	r2, [r7, #16]
 8009092:	4313      	orrs	r3, r2
 8009094:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	697a      	ldr	r2, [r7, #20]
 800909a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	693a      	ldr	r2, [r7, #16]
 80090a0:	621a      	str	r2, [r3, #32]
}
 80090a2:	bf00      	nop
 80090a4:	371c      	adds	r7, #28
 80090a6:	46bd      	mov	sp, r7
 80090a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ac:	4770      	bx	lr

080090ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80090ae:	b480      	push	{r7}
 80090b0:	b085      	sub	sp, #20
 80090b2:	af00      	add	r7, sp, #0
 80090b4:	6078      	str	r0, [r7, #4]
 80090b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80090c6:	683a      	ldr	r2, [r7, #0]
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	4313      	orrs	r3, r2
 80090cc:	f043 0307 	orr.w	r3, r3, #7
 80090d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	68fa      	ldr	r2, [r7, #12]
 80090d6:	609a      	str	r2, [r3, #8]
}
 80090d8:	bf00      	nop
 80090da:	3714      	adds	r7, #20
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b087      	sub	sp, #28
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	607a      	str	r2, [r7, #4]
 80090f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	689b      	ldr	r3, [r3, #8]
 80090f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80090fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	021a      	lsls	r2, r3, #8
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	431a      	orrs	r2, r3
 8009108:	68bb      	ldr	r3, [r7, #8]
 800910a:	4313      	orrs	r3, r2
 800910c:	697a      	ldr	r2, [r7, #20]
 800910e:	4313      	orrs	r3, r2
 8009110:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	697a      	ldr	r2, [r7, #20]
 8009116:	609a      	str	r2, [r3, #8]
}
 8009118:	bf00      	nop
 800911a:	371c      	adds	r7, #28
 800911c:	46bd      	mov	sp, r7
 800911e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009122:	4770      	bx	lr

08009124 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009124:	b480      	push	{r7}
 8009126:	b085      	sub	sp, #20
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
 800912c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009134:	2b01      	cmp	r3, #1
 8009136:	d101      	bne.n	800913c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009138:	2302      	movs	r3, #2
 800913a:	e05a      	b.n	80091f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	2201      	movs	r2, #1
 8009140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2202      	movs	r2, #2
 8009148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	689b      	ldr	r3, [r3, #8]
 800915a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009162:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	68fa      	ldr	r2, [r7, #12]
 800916a:	4313      	orrs	r3, r2
 800916c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	68fa      	ldr	r2, [r7, #12]
 8009174:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a21      	ldr	r2, [pc, #132]	; (8009200 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d022      	beq.n	80091c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	681b      	ldr	r3, [r3, #0]
 8009184:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009188:	d01d      	beq.n	80091c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	4a1d      	ldr	r2, [pc, #116]	; (8009204 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d018      	beq.n	80091c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	4a1b      	ldr	r2, [pc, #108]	; (8009208 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d013      	beq.n	80091c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	4a1a      	ldr	r2, [pc, #104]	; (800920c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80091a4:	4293      	cmp	r3, r2
 80091a6:	d00e      	beq.n	80091c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	4a18      	ldr	r2, [pc, #96]	; (8009210 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80091ae:	4293      	cmp	r3, r2
 80091b0:	d009      	beq.n	80091c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4a17      	ldr	r2, [pc, #92]	; (8009214 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80091b8:	4293      	cmp	r3, r2
 80091ba:	d004      	beq.n	80091c6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a15      	ldr	r2, [pc, #84]	; (8009218 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d10c      	bne.n	80091e0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80091cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	68ba      	ldr	r2, [r7, #8]
 80091d4:	4313      	orrs	r3, r2
 80091d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	68ba      	ldr	r2, [r7, #8]
 80091de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2201      	movs	r2, #1
 80091e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	2200      	movs	r2, #0
 80091ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80091f0:	2300      	movs	r3, #0
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3714      	adds	r7, #20
 80091f6:	46bd      	mov	sp, r7
 80091f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091fc:	4770      	bx	lr
 80091fe:	bf00      	nop
 8009200:	40010000 	.word	0x40010000
 8009204:	40000400 	.word	0x40000400
 8009208:	40000800 	.word	0x40000800
 800920c:	40000c00 	.word	0x40000c00
 8009210:	40010400 	.word	0x40010400
 8009214:	40014000 	.word	0x40014000
 8009218:	40001800 	.word	0x40001800

0800921c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009224:	bf00      	nop
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009230:	b480      	push	{r7}
 8009232:	b083      	sub	sp, #12
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009238:	bf00      	nop
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr

08009244 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b082      	sub	sp, #8
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d101      	bne.n	8009256 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009252:	2301      	movs	r3, #1
 8009254:	e03f      	b.n	80092d6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800925c:	b2db      	uxtb	r3, r3
 800925e:	2b00      	cmp	r3, #0
 8009260:	d106      	bne.n	8009270 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f7f9 fed0 	bl	8003010 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2224      	movs	r2, #36	; 0x24
 8009274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	68da      	ldr	r2, [r3, #12]
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009286:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009288:	6878      	ldr	r0, [r7, #4]
 800928a:	f000 ff97 	bl	800a1bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	691a      	ldr	r2, [r3, #16]
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800929c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	695a      	ldr	r2, [r3, #20]
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80092ac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	68da      	ldr	r2, [r3, #12]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80092bc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2200      	movs	r2, #0
 80092c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2220      	movs	r2, #32
 80092c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2220      	movs	r2, #32
 80092d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80092d4:	2300      	movs	r3, #0
}
 80092d6:	4618      	mov	r0, r3
 80092d8:	3708      	adds	r7, #8
 80092da:	46bd      	mov	sp, r7
 80092dc:	bd80      	pop	{r7, pc}

080092de <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80092de:	b580      	push	{r7, lr}
 80092e0:	b08a      	sub	sp, #40	; 0x28
 80092e2:	af02      	add	r7, sp, #8
 80092e4:	60f8      	str	r0, [r7, #12]
 80092e6:	60b9      	str	r1, [r7, #8]
 80092e8:	603b      	str	r3, [r7, #0]
 80092ea:	4613      	mov	r3, r2
 80092ec:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80092ee:	2300      	movs	r3, #0
 80092f0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092f8:	b2db      	uxtb	r3, r3
 80092fa:	2b20      	cmp	r3, #32
 80092fc:	d17c      	bne.n	80093f8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80092fe:	68bb      	ldr	r3, [r7, #8]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d002      	beq.n	800930a <HAL_UART_Transmit+0x2c>
 8009304:	88fb      	ldrh	r3, [r7, #6]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d101      	bne.n	800930e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	e075      	b.n	80093fa <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009314:	2b01      	cmp	r3, #1
 8009316:	d101      	bne.n	800931c <HAL_UART_Transmit+0x3e>
 8009318:	2302      	movs	r3, #2
 800931a:	e06e      	b.n	80093fa <HAL_UART_Transmit+0x11c>
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2200      	movs	r2, #0
 8009328:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2221      	movs	r2, #33	; 0x21
 800932e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009332:	f7fb fb83 	bl	8004a3c <HAL_GetTick>
 8009336:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	88fa      	ldrh	r2, [r7, #6]
 800933c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	88fa      	ldrh	r2, [r7, #6]
 8009342:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800934c:	d108      	bne.n	8009360 <HAL_UART_Transmit+0x82>
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	691b      	ldr	r3, [r3, #16]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d104      	bne.n	8009360 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8009356:	2300      	movs	r3, #0
 8009358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800935a:	68bb      	ldr	r3, [r7, #8]
 800935c:	61bb      	str	r3, [r7, #24]
 800935e:	e003      	b.n	8009368 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009364:	2300      	movs	r3, #0
 8009366:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2200      	movs	r2, #0
 800936c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8009370:	e02a      	b.n	80093c8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	9300      	str	r3, [sp, #0]
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	2200      	movs	r2, #0
 800937a:	2180      	movs	r1, #128	; 0x80
 800937c:	68f8      	ldr	r0, [r7, #12]
 800937e:	f000 fc53 	bl	8009c28 <UART_WaitOnFlagUntilTimeout>
 8009382:	4603      	mov	r3, r0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d001      	beq.n	800938c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8009388:	2303      	movs	r3, #3
 800938a:	e036      	b.n	80093fa <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800938c:	69fb      	ldr	r3, [r7, #28]
 800938e:	2b00      	cmp	r3, #0
 8009390:	d10b      	bne.n	80093aa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009392:	69bb      	ldr	r3, [r7, #24]
 8009394:	881b      	ldrh	r3, [r3, #0]
 8009396:	461a      	mov	r2, r3
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80093a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80093a2:	69bb      	ldr	r3, [r7, #24]
 80093a4:	3302      	adds	r3, #2
 80093a6:	61bb      	str	r3, [r7, #24]
 80093a8:	e007      	b.n	80093ba <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80093aa:	69fb      	ldr	r3, [r7, #28]
 80093ac:	781a      	ldrb	r2, [r3, #0]
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80093b4:	69fb      	ldr	r3, [r7, #28]
 80093b6:	3301      	adds	r3, #1
 80093b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80093be:	b29b      	uxth	r3, r3
 80093c0:	3b01      	subs	r3, #1
 80093c2:	b29a      	uxth	r2, r3
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d1cf      	bne.n	8009372 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	9300      	str	r3, [sp, #0]
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	2200      	movs	r2, #0
 80093da:	2140      	movs	r1, #64	; 0x40
 80093dc:	68f8      	ldr	r0, [r7, #12]
 80093de:	f000 fc23 	bl	8009c28 <UART_WaitOnFlagUntilTimeout>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d001      	beq.n	80093ec <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80093e8:	2303      	movs	r3, #3
 80093ea:	e006      	b.n	80093fa <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	2220      	movs	r2, #32
 80093f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80093f4:	2300      	movs	r3, #0
 80093f6:	e000      	b.n	80093fa <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80093f8:	2302      	movs	r3, #2
  }
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3720      	adds	r7, #32
 80093fe:	46bd      	mov	sp, r7
 8009400:	bd80      	pop	{r7, pc}

08009402 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009402:	b580      	push	{r7, lr}
 8009404:	b08c      	sub	sp, #48	; 0x30
 8009406:	af00      	add	r7, sp, #0
 8009408:	60f8      	str	r0, [r7, #12]
 800940a:	60b9      	str	r1, [r7, #8]
 800940c:	4613      	mov	r3, r2
 800940e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009416:	b2db      	uxtb	r3, r3
 8009418:	2b20      	cmp	r3, #32
 800941a:	d152      	bne.n	80094c2 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 800941c:	68bb      	ldr	r3, [r7, #8]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d002      	beq.n	8009428 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009422:	88fb      	ldrh	r3, [r7, #6]
 8009424:	2b00      	cmp	r3, #0
 8009426:	d101      	bne.n	800942c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	e04b      	b.n	80094c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009432:	2b01      	cmp	r3, #1
 8009434:	d101      	bne.n	800943a <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8009436:	2302      	movs	r3, #2
 8009438:	e044      	b.n	80094c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2201      	movs	r2, #1
 800943e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2201      	movs	r2, #1
 8009446:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009448:	88fb      	ldrh	r3, [r7, #6]
 800944a:	461a      	mov	r2, r3
 800944c:	68b9      	ldr	r1, [r7, #8]
 800944e:	68f8      	ldr	r0, [r7, #12]
 8009450:	f000 fc58 	bl	8009d04 <UART_Start_Receive_DMA>
 8009454:	4603      	mov	r3, r0
 8009456:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800945a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800945e:	2b00      	cmp	r3, #0
 8009460:	d12c      	bne.n	80094bc <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009466:	2b01      	cmp	r3, #1
 8009468:	d125      	bne.n	80094b6 <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800946a:	2300      	movs	r3, #0
 800946c:	613b      	str	r3, [r7, #16]
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	681b      	ldr	r3, [r3, #0]
 8009474:	613b      	str	r3, [r7, #16]
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	685b      	ldr	r3, [r3, #4]
 800947c:	613b      	str	r3, [r7, #16]
 800947e:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	330c      	adds	r3, #12
 8009486:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009488:	69bb      	ldr	r3, [r7, #24]
 800948a:	e853 3f00 	ldrex	r3, [r3]
 800948e:	617b      	str	r3, [r7, #20]
   return(result);
 8009490:	697b      	ldr	r3, [r7, #20]
 8009492:	f043 0310 	orr.w	r3, r3, #16
 8009496:	62bb      	str	r3, [r7, #40]	; 0x28
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	330c      	adds	r3, #12
 800949e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80094a0:	627a      	str	r2, [r7, #36]	; 0x24
 80094a2:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a4:	6a39      	ldr	r1, [r7, #32]
 80094a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094a8:	e841 2300 	strex	r3, r2, [r1]
 80094ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80094ae:	69fb      	ldr	r3, [r7, #28]
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d1e5      	bne.n	8009480 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 80094b4:	e002      	b.n	80094bc <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80094b6:	2301      	movs	r3, #1
 80094b8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 80094bc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80094c0:	e000      	b.n	80094c4 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 80094c2:	2302      	movs	r3, #2
  }
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	3730      	adds	r7, #48	; 0x30
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}

080094cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b0ba      	sub	sp, #232	; 0xe8
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	68db      	ldr	r3, [r3, #12]
 80094e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	695b      	ldr	r3, [r3, #20]
 80094ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80094f2:	2300      	movs	r3, #0
 80094f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80094f8:	2300      	movs	r3, #0
 80094fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80094fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009502:	f003 030f 	and.w	r3, r3, #15
 8009506:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800950a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800950e:	2b00      	cmp	r3, #0
 8009510:	d10f      	bne.n	8009532 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009516:	f003 0320 	and.w	r3, r3, #32
 800951a:	2b00      	cmp	r3, #0
 800951c:	d009      	beq.n	8009532 <HAL_UART_IRQHandler+0x66>
 800951e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009522:	f003 0320 	and.w	r3, r3, #32
 8009526:	2b00      	cmp	r3, #0
 8009528:	d003      	beq.n	8009532 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800952a:	6878      	ldr	r0, [r7, #4]
 800952c:	f000 fd8b 	bl	800a046 <UART_Receive_IT>
      return;
 8009530:	e256      	b.n	80099e0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009532:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009536:	2b00      	cmp	r3, #0
 8009538:	f000 80de 	beq.w	80096f8 <HAL_UART_IRQHandler+0x22c>
 800953c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009540:	f003 0301 	and.w	r3, r3, #1
 8009544:	2b00      	cmp	r3, #0
 8009546:	d106      	bne.n	8009556 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009548:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800954c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009550:	2b00      	cmp	r3, #0
 8009552:	f000 80d1 	beq.w	80096f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009556:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800955a:	f003 0301 	and.w	r3, r3, #1
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00b      	beq.n	800957a <HAL_UART_IRQHandler+0xae>
 8009562:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009566:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800956a:	2b00      	cmp	r3, #0
 800956c:	d005      	beq.n	800957a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009572:	f043 0201 	orr.w	r2, r3, #1
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800957a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800957e:	f003 0304 	and.w	r3, r3, #4
 8009582:	2b00      	cmp	r3, #0
 8009584:	d00b      	beq.n	800959e <HAL_UART_IRQHandler+0xd2>
 8009586:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800958a:	f003 0301 	and.w	r3, r3, #1
 800958e:	2b00      	cmp	r3, #0
 8009590:	d005      	beq.n	800959e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009596:	f043 0202 	orr.w	r2, r3, #2
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800959e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095a2:	f003 0302 	and.w	r3, r3, #2
 80095a6:	2b00      	cmp	r3, #0
 80095a8:	d00b      	beq.n	80095c2 <HAL_UART_IRQHandler+0xf6>
 80095aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80095ae:	f003 0301 	and.w	r3, r3, #1
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d005      	beq.n	80095c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095ba:	f043 0204 	orr.w	r2, r3, #4
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80095c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80095c6:	f003 0308 	and.w	r3, r3, #8
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d011      	beq.n	80095f2 <HAL_UART_IRQHandler+0x126>
 80095ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80095d2:	f003 0320 	and.w	r3, r3, #32
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d105      	bne.n	80095e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80095da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80095de:	f003 0301 	and.w	r3, r3, #1
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d005      	beq.n	80095f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095ea:	f043 0208 	orr.w	r2, r3, #8
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	f000 81ed 	beq.w	80099d6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80095fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009600:	f003 0320 	and.w	r3, r3, #32
 8009604:	2b00      	cmp	r3, #0
 8009606:	d008      	beq.n	800961a <HAL_UART_IRQHandler+0x14e>
 8009608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800960c:	f003 0320 	and.w	r3, r3, #32
 8009610:	2b00      	cmp	r3, #0
 8009612:	d002      	beq.n	800961a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009614:	6878      	ldr	r0, [r7, #4]
 8009616:	f000 fd16 	bl	800a046 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	695b      	ldr	r3, [r3, #20]
 8009620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009624:	2b40      	cmp	r3, #64	; 0x40
 8009626:	bf0c      	ite	eq
 8009628:	2301      	moveq	r3, #1
 800962a:	2300      	movne	r3, #0
 800962c:	b2db      	uxtb	r3, r3
 800962e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009636:	f003 0308 	and.w	r3, r3, #8
 800963a:	2b00      	cmp	r3, #0
 800963c:	d103      	bne.n	8009646 <HAL_UART_IRQHandler+0x17a>
 800963e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009642:	2b00      	cmp	r3, #0
 8009644:	d04f      	beq.n	80096e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 fc1e 	bl	8009e88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	695b      	ldr	r3, [r3, #20]
 8009652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009656:	2b40      	cmp	r3, #64	; 0x40
 8009658:	d141      	bne.n	80096de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	3314      	adds	r3, #20
 8009660:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009664:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009668:	e853 3f00 	ldrex	r3, [r3]
 800966c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009670:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009674:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009678:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	3314      	adds	r3, #20
 8009682:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009686:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800968a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800968e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009692:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009696:	e841 2300 	strex	r3, r2, [r1]
 800969a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800969e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1d9      	bne.n	800965a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d013      	beq.n	80096d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b2:	4a7d      	ldr	r2, [pc, #500]	; (80098a8 <HAL_UART_IRQHandler+0x3dc>)
 80096b4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ba:	4618      	mov	r0, r3
 80096bc:	f7fc f84e 	bl	800575c <HAL_DMA_Abort_IT>
 80096c0:	4603      	mov	r3, r0
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d016      	beq.n	80096f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096cc:	687a      	ldr	r2, [r7, #4]
 80096ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80096d0:	4610      	mov	r0, r2
 80096d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096d4:	e00e      	b.n	80096f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f000 f9a4 	bl	8009a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096dc:	e00a      	b.n	80096f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80096de:	6878      	ldr	r0, [r7, #4]
 80096e0:	f000 f9a0 	bl	8009a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096e4:	e006      	b.n	80096f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 f99c 	bl	8009a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2200      	movs	r2, #0
 80096f0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80096f2:	e170      	b.n	80099d6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80096f4:	bf00      	nop
    return;
 80096f6:	e16e      	b.n	80099d6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	f040 814a 	bne.w	8009996 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009706:	f003 0310 	and.w	r3, r3, #16
 800970a:	2b00      	cmp	r3, #0
 800970c:	f000 8143 	beq.w	8009996 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009710:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009714:	f003 0310 	and.w	r3, r3, #16
 8009718:	2b00      	cmp	r3, #0
 800971a:	f000 813c 	beq.w	8009996 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800971e:	2300      	movs	r3, #0
 8009720:	60bb      	str	r3, [r7, #8]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	60bb      	str	r3, [r7, #8]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	685b      	ldr	r3, [r3, #4]
 8009730:	60bb      	str	r3, [r7, #8]
 8009732:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	695b      	ldr	r3, [r3, #20]
 800973a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800973e:	2b40      	cmp	r3, #64	; 0x40
 8009740:	f040 80b4 	bne.w	80098ac <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	685b      	ldr	r3, [r3, #4]
 800974c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009750:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009754:	2b00      	cmp	r3, #0
 8009756:	f000 8140 	beq.w	80099da <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800975e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009762:	429a      	cmp	r2, r3
 8009764:	f080 8139 	bcs.w	80099da <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800976e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009774:	69db      	ldr	r3, [r3, #28]
 8009776:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800977a:	f000 8088 	beq.w	800988e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	330c      	adds	r3, #12
 8009784:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009788:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800978c:	e853 3f00 	ldrex	r3, [r3]
 8009790:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009794:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009798:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800979c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	330c      	adds	r3, #12
 80097a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80097aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80097ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80097b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80097ba:	e841 2300 	strex	r3, r2, [r1]
 80097be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80097c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d1d9      	bne.n	800977e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	3314      	adds	r3, #20
 80097d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80097d4:	e853 3f00 	ldrex	r3, [r3]
 80097d8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80097da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80097dc:	f023 0301 	bic.w	r3, r3, #1
 80097e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	3314      	adds	r3, #20
 80097ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80097ee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80097f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80097f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80097fa:	e841 2300 	strex	r3, r2, [r1]
 80097fe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009800:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009802:	2b00      	cmp	r3, #0
 8009804:	d1e1      	bne.n	80097ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	3314      	adds	r3, #20
 800980c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800980e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009810:	e853 3f00 	ldrex	r3, [r3]
 8009814:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009816:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009818:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800981c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	3314      	adds	r3, #20
 8009826:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800982a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800982c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009830:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009832:	e841 2300 	strex	r3, r2, [r1]
 8009836:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009838:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800983a:	2b00      	cmp	r3, #0
 800983c:	d1e3      	bne.n	8009806 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	2220      	movs	r2, #32
 8009842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	330c      	adds	r3, #12
 8009852:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009854:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009856:	e853 3f00 	ldrex	r3, [r3]
 800985a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800985c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800985e:	f023 0310 	bic.w	r3, r3, #16
 8009862:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	330c      	adds	r3, #12
 800986c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009870:	65ba      	str	r2, [r7, #88]	; 0x58
 8009872:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009874:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009876:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009878:	e841 2300 	strex	r3, r2, [r1]
 800987c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800987e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009880:	2b00      	cmp	r3, #0
 8009882:	d1e3      	bne.n	800984c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009888:	4618      	mov	r0, r3
 800988a:	f7fb fef7 	bl	800567c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009896:	b29b      	uxth	r3, r3
 8009898:	1ad3      	subs	r3, r2, r3
 800989a:	b29b      	uxth	r3, r3
 800989c:	4619      	mov	r1, r3
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f7f9 ff64 	bl	800376c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80098a4:	e099      	b.n	80099da <HAL_UART_IRQHandler+0x50e>
 80098a6:	bf00      	nop
 80098a8:	08009f4f 	.word	0x08009f4f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80098b4:	b29b      	uxth	r3, r3
 80098b6:	1ad3      	subs	r3, r2, r3
 80098b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80098c0:	b29b      	uxth	r3, r3
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	f000 808b 	beq.w	80099de <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80098c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	f000 8086 	beq.w	80099de <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	330c      	adds	r3, #12
 80098d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80098dc:	e853 3f00 	ldrex	r3, [r3]
 80098e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80098e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80098e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	330c      	adds	r3, #12
 80098f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80098f6:	647a      	str	r2, [r7, #68]	; 0x44
 80098f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80098fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80098fe:	e841 2300 	strex	r3, r2, [r1]
 8009902:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009904:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009906:	2b00      	cmp	r3, #0
 8009908:	d1e3      	bne.n	80098d2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	3314      	adds	r3, #20
 8009910:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009914:	e853 3f00 	ldrex	r3, [r3]
 8009918:	623b      	str	r3, [r7, #32]
   return(result);
 800991a:	6a3b      	ldr	r3, [r7, #32]
 800991c:	f023 0301 	bic.w	r3, r3, #1
 8009920:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	3314      	adds	r3, #20
 800992a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800992e:	633a      	str	r2, [r7, #48]	; 0x30
 8009930:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009932:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009934:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009936:	e841 2300 	strex	r3, r2, [r1]
 800993a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800993c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800993e:	2b00      	cmp	r3, #0
 8009940:	d1e3      	bne.n	800990a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2220      	movs	r2, #32
 8009946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2200      	movs	r2, #0
 800994e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	330c      	adds	r3, #12
 8009956:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	e853 3f00 	ldrex	r3, [r3]
 800995e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	f023 0310 	bic.w	r3, r3, #16
 8009966:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	330c      	adds	r3, #12
 8009970:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009974:	61fa      	str	r2, [r7, #28]
 8009976:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009978:	69b9      	ldr	r1, [r7, #24]
 800997a:	69fa      	ldr	r2, [r7, #28]
 800997c:	e841 2300 	strex	r3, r2, [r1]
 8009980:	617b      	str	r3, [r7, #20]
   return(result);
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	2b00      	cmp	r3, #0
 8009986:	d1e3      	bne.n	8009950 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009988:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800998c:	4619      	mov	r1, r3
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f7f9 feec 	bl	800376c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009994:	e023      	b.n	80099de <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800999a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d009      	beq.n	80099b6 <HAL_UART_IRQHandler+0x4ea>
 80099a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d003      	beq.n	80099b6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80099ae:	6878      	ldr	r0, [r7, #4]
 80099b0:	f000 fae1 	bl	8009f76 <UART_Transmit_IT>
    return;
 80099b4:	e014      	b.n	80099e0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80099b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099be:	2b00      	cmp	r3, #0
 80099c0:	d00e      	beq.n	80099e0 <HAL_UART_IRQHandler+0x514>
 80099c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d008      	beq.n	80099e0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 fb21 	bl	800a016 <UART_EndTransmit_IT>
    return;
 80099d4:	e004      	b.n	80099e0 <HAL_UART_IRQHandler+0x514>
    return;
 80099d6:	bf00      	nop
 80099d8:	e002      	b.n	80099e0 <HAL_UART_IRQHandler+0x514>
      return;
 80099da:	bf00      	nop
 80099dc:	e000      	b.n	80099e0 <HAL_UART_IRQHandler+0x514>
      return;
 80099de:	bf00      	nop
  }
}
 80099e0:	37e8      	adds	r7, #232	; 0xe8
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
 80099e6:	bf00      	nop

080099e8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80099e8:	b480      	push	{r7}
 80099ea:	b083      	sub	sp, #12
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80099f0:	bf00      	nop
 80099f2:	370c      	adds	r7, #12
 80099f4:	46bd      	mov	sp, r7
 80099f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fa:	4770      	bx	lr

080099fc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80099fc:	b480      	push	{r7}
 80099fe:	b083      	sub	sp, #12
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009a04:	bf00      	nop
 8009a06:	370c      	adds	r7, #12
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr

08009a10 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009a10:	b480      	push	{r7}
 8009a12:	b083      	sub	sp, #12
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009a18:	bf00      	nop
 8009a1a:	370c      	adds	r7, #12
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a22:	4770      	bx	lr

08009a24 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b083      	sub	sp, #12
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009a2c:	bf00      	nop
 8009a2e:	370c      	adds	r7, #12
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr

08009a38 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b09c      	sub	sp, #112	; 0x70
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a44:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d172      	bne.n	8009b3a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009a54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a56:	2200      	movs	r2, #0
 8009a58:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a5a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	330c      	adds	r3, #12
 8009a60:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a64:	e853 3f00 	ldrex	r3, [r3]
 8009a68:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009a6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009a6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a70:	66bb      	str	r3, [r7, #104]	; 0x68
 8009a72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	330c      	adds	r3, #12
 8009a78:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009a7a:	65ba      	str	r2, [r7, #88]	; 0x58
 8009a7c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009a80:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009a82:	e841 2300 	strex	r3, r2, [r1]
 8009a86:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009a88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d1e5      	bne.n	8009a5a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	3314      	adds	r3, #20
 8009a94:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a98:	e853 3f00 	ldrex	r3, [r3]
 8009a9c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009a9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009aa0:	f023 0301 	bic.w	r3, r3, #1
 8009aa4:	667b      	str	r3, [r7, #100]	; 0x64
 8009aa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	3314      	adds	r3, #20
 8009aac:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009aae:	647a      	str	r2, [r7, #68]	; 0x44
 8009ab0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009ab4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009ab6:	e841 2300 	strex	r3, r2, [r1]
 8009aba:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d1e5      	bne.n	8009a8e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ac2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	3314      	adds	r3, #20
 8009ac8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009acc:	e853 3f00 	ldrex	r3, [r3]
 8009ad0:	623b      	str	r3, [r7, #32]
   return(result);
 8009ad2:	6a3b      	ldr	r3, [r7, #32]
 8009ad4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ad8:	663b      	str	r3, [r7, #96]	; 0x60
 8009ada:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	3314      	adds	r3, #20
 8009ae0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009ae2:	633a      	str	r2, [r7, #48]	; 0x30
 8009ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ae6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ae8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009aea:	e841 2300 	strex	r3, r2, [r1]
 8009aee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009af0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d1e5      	bne.n	8009ac2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009af6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009af8:	2220      	movs	r2, #32
 8009afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009afe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b02:	2b01      	cmp	r3, #1
 8009b04:	d119      	bne.n	8009b3a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	330c      	adds	r3, #12
 8009b0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b0e:	693b      	ldr	r3, [r7, #16]
 8009b10:	e853 3f00 	ldrex	r3, [r3]
 8009b14:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	f023 0310 	bic.w	r3, r3, #16
 8009b1c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009b1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	330c      	adds	r3, #12
 8009b24:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009b26:	61fa      	str	r2, [r7, #28]
 8009b28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b2a:	69b9      	ldr	r1, [r7, #24]
 8009b2c:	69fa      	ldr	r2, [r7, #28]
 8009b2e:	e841 2300 	strex	r3, r2, [r1]
 8009b32:	617b      	str	r3, [r7, #20]
   return(result);
 8009b34:	697b      	ldr	r3, [r7, #20]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d1e5      	bne.n	8009b06 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b3e:	2b01      	cmp	r3, #1
 8009b40:	d106      	bne.n	8009b50 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b44:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009b46:	4619      	mov	r1, r3
 8009b48:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009b4a:	f7f9 fe0f 	bl	800376c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009b4e:	e002      	b.n	8009b56 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009b50:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009b52:	f7ff ff53 	bl	80099fc <HAL_UART_RxCpltCallback>
}
 8009b56:	bf00      	nop
 8009b58:	3770      	adds	r7, #112	; 0x70
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}

08009b5e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009b5e:	b580      	push	{r7, lr}
 8009b60:	b084      	sub	sp, #16
 8009b62:	af00      	add	r7, sp, #0
 8009b64:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b6a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b70:	2b01      	cmp	r3, #1
 8009b72:	d108      	bne.n	8009b86 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009b78:	085b      	lsrs	r3, r3, #1
 8009b7a:	b29b      	uxth	r3, r3
 8009b7c:	4619      	mov	r1, r3
 8009b7e:	68f8      	ldr	r0, [r7, #12]
 8009b80:	f7f9 fdf4 	bl	800376c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009b84:	e002      	b.n	8009b8c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009b86:	68f8      	ldr	r0, [r7, #12]
 8009b88:	f7ff ff42 	bl	8009a10 <HAL_UART_RxHalfCpltCallback>
}
 8009b8c:	bf00      	nop
 8009b8e:	3710      	adds	r7, #16
 8009b90:	46bd      	mov	sp, r7
 8009b92:	bd80      	pop	{r7, pc}

08009b94 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b084      	sub	sp, #16
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009b9c:	2300      	movs	r3, #0
 8009b9e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ba4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009ba6:	68bb      	ldr	r3, [r7, #8]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	695b      	ldr	r3, [r3, #20]
 8009bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bb0:	2b80      	cmp	r3, #128	; 0x80
 8009bb2:	bf0c      	ite	eq
 8009bb4:	2301      	moveq	r3, #1
 8009bb6:	2300      	movne	r3, #0
 8009bb8:	b2db      	uxtb	r3, r3
 8009bba:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009bc2:	b2db      	uxtb	r3, r3
 8009bc4:	2b21      	cmp	r3, #33	; 0x21
 8009bc6:	d108      	bne.n	8009bda <UART_DMAError+0x46>
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d005      	beq.n	8009bda <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009bd4:	68b8      	ldr	r0, [r7, #8]
 8009bd6:	f000 f92f 	bl	8009e38 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	695b      	ldr	r3, [r3, #20]
 8009be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009be4:	2b40      	cmp	r3, #64	; 0x40
 8009be6:	bf0c      	ite	eq
 8009be8:	2301      	moveq	r3, #1
 8009bea:	2300      	movne	r3, #0
 8009bec:	b2db      	uxtb	r3, r3
 8009bee:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009bf6:	b2db      	uxtb	r3, r3
 8009bf8:	2b22      	cmp	r3, #34	; 0x22
 8009bfa:	d108      	bne.n	8009c0e <UART_DMAError+0x7a>
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d005      	beq.n	8009c0e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	2200      	movs	r2, #0
 8009c06:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009c08:	68b8      	ldr	r0, [r7, #8]
 8009c0a:	f000 f93d 	bl	8009e88 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c12:	f043 0210 	orr.w	r2, r3, #16
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009c1a:	68b8      	ldr	r0, [r7, #8]
 8009c1c:	f7ff ff02 	bl	8009a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c20:	bf00      	nop
 8009c22:	3710      	adds	r7, #16
 8009c24:	46bd      	mov	sp, r7
 8009c26:	bd80      	pop	{r7, pc}

08009c28 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b090      	sub	sp, #64	; 0x40
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	60f8      	str	r0, [r7, #12]
 8009c30:	60b9      	str	r1, [r7, #8]
 8009c32:	603b      	str	r3, [r7, #0]
 8009c34:	4613      	mov	r3, r2
 8009c36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009c38:	e050      	b.n	8009cdc <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c40:	d04c      	beq.n	8009cdc <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009c42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d007      	beq.n	8009c58 <UART_WaitOnFlagUntilTimeout+0x30>
 8009c48:	f7fa fef8 	bl	8004a3c <HAL_GetTick>
 8009c4c:	4602      	mov	r2, r0
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	1ad3      	subs	r3, r2, r3
 8009c52:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c54:	429a      	cmp	r2, r3
 8009c56:	d241      	bcs.n	8009cdc <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	330c      	adds	r3, #12
 8009c5e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c62:	e853 3f00 	ldrex	r3, [r3]
 8009c66:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c6a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	330c      	adds	r3, #12
 8009c76:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009c78:	637a      	str	r2, [r7, #52]	; 0x34
 8009c7a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009c7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c80:	e841 2300 	strex	r3, r2, [r1]
 8009c84:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d1e5      	bne.n	8009c58 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	3314      	adds	r3, #20
 8009c92:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	e853 3f00 	ldrex	r3, [r3]
 8009c9a:	613b      	str	r3, [r7, #16]
   return(result);
 8009c9c:	693b      	ldr	r3, [r7, #16]
 8009c9e:	f023 0301 	bic.w	r3, r3, #1
 8009ca2:	63bb      	str	r3, [r7, #56]	; 0x38
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	3314      	adds	r3, #20
 8009caa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009cac:	623a      	str	r2, [r7, #32]
 8009cae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb0:	69f9      	ldr	r1, [r7, #28]
 8009cb2:	6a3a      	ldr	r2, [r7, #32]
 8009cb4:	e841 2300 	strex	r3, r2, [r1]
 8009cb8:	61bb      	str	r3, [r7, #24]
   return(result);
 8009cba:	69bb      	ldr	r3, [r7, #24]
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d1e5      	bne.n	8009c8c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2220      	movs	r2, #32
 8009cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2220      	movs	r2, #32
 8009ccc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8009cd8:	2303      	movs	r3, #3
 8009cda:	e00f      	b.n	8009cfc <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	681a      	ldr	r2, [r3, #0]
 8009ce2:	68bb      	ldr	r3, [r7, #8]
 8009ce4:	4013      	ands	r3, r2
 8009ce6:	68ba      	ldr	r2, [r7, #8]
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	bf0c      	ite	eq
 8009cec:	2301      	moveq	r3, #1
 8009cee:	2300      	movne	r3, #0
 8009cf0:	b2db      	uxtb	r3, r3
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	79fb      	ldrb	r3, [r7, #7]
 8009cf6:	429a      	cmp	r2, r3
 8009cf8:	d09f      	beq.n	8009c3a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3740      	adds	r7, #64	; 0x40
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b098      	sub	sp, #96	; 0x60
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	4613      	mov	r3, r2
 8009d10:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009d12:	68ba      	ldr	r2, [r7, #8]
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	88fa      	ldrh	r2, [r7, #6]
 8009d1c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	2222      	movs	r2, #34	; 0x22
 8009d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d30:	4a3e      	ldr	r2, [pc, #248]	; (8009e2c <UART_Start_Receive_DMA+0x128>)
 8009d32:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d38:	4a3d      	ldr	r2, [pc, #244]	; (8009e30 <UART_Start_Receive_DMA+0x12c>)
 8009d3a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d40:	4a3c      	ldr	r2, [pc, #240]	; (8009e34 <UART_Start_Receive_DMA+0x130>)
 8009d42:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d48:	2200      	movs	r2, #0
 8009d4a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009d4c:	f107 0308 	add.w	r3, r7, #8
 8009d50:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	3304      	adds	r3, #4
 8009d5c:	4619      	mov	r1, r3
 8009d5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d60:	681a      	ldr	r2, [r3, #0]
 8009d62:	88fb      	ldrh	r3, [r7, #6]
 8009d64:	f7fb fc32 	bl	80055cc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009d68:	2300      	movs	r3, #0
 8009d6a:	613b      	str	r3, [r7, #16]
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	613b      	str	r3, [r7, #16]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	685b      	ldr	r3, [r3, #4]
 8009d7a:	613b      	str	r3, [r7, #16]
 8009d7c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2200      	movs	r2, #0
 8009d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	330c      	adds	r3, #12
 8009d8c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d90:	e853 3f00 	ldrex	r3, [r3]
 8009d94:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009d96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d9c:	65bb      	str	r3, [r7, #88]	; 0x58
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	330c      	adds	r3, #12
 8009da4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009da6:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009da8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009daa:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009dac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009dae:	e841 2300 	strex	r3, r2, [r1]
 8009db2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009db4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d1e5      	bne.n	8009d86 <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	3314      	adds	r3, #20
 8009dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009dc4:	e853 3f00 	ldrex	r3, [r3]
 8009dc8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dcc:	f043 0301 	orr.w	r3, r3, #1
 8009dd0:	657b      	str	r3, [r7, #84]	; 0x54
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	3314      	adds	r3, #20
 8009dd8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009dda:	63ba      	str	r2, [r7, #56]	; 0x38
 8009ddc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dde:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009de0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009de2:	e841 2300 	strex	r3, r2, [r1]
 8009de6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d1e5      	bne.n	8009dba <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	3314      	adds	r3, #20
 8009df4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009df6:	69bb      	ldr	r3, [r7, #24]
 8009df8:	e853 3f00 	ldrex	r3, [r3]
 8009dfc:	617b      	str	r3, [r7, #20]
   return(result);
 8009dfe:	697b      	ldr	r3, [r7, #20]
 8009e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e04:	653b      	str	r3, [r7, #80]	; 0x50
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	3314      	adds	r3, #20
 8009e0c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009e0e:	627a      	str	r2, [r7, #36]	; 0x24
 8009e10:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e12:	6a39      	ldr	r1, [r7, #32]
 8009e14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e16:	e841 2300 	strex	r3, r2, [r1]
 8009e1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e1c:	69fb      	ldr	r3, [r7, #28]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d1e5      	bne.n	8009dee <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8009e22:	2300      	movs	r3, #0
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3760      	adds	r7, #96	; 0x60
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}
 8009e2c:	08009a39 	.word	0x08009a39
 8009e30:	08009b5f 	.word	0x08009b5f
 8009e34:	08009b95 	.word	0x08009b95

08009e38 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b089      	sub	sp, #36	; 0x24
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	330c      	adds	r3, #12
 8009e46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	e853 3f00 	ldrex	r3, [r3]
 8009e4e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e50:	68bb      	ldr	r3, [r7, #8]
 8009e52:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009e56:	61fb      	str	r3, [r7, #28]
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	330c      	adds	r3, #12
 8009e5e:	69fa      	ldr	r2, [r7, #28]
 8009e60:	61ba      	str	r2, [r7, #24]
 8009e62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e64:	6979      	ldr	r1, [r7, #20]
 8009e66:	69ba      	ldr	r2, [r7, #24]
 8009e68:	e841 2300 	strex	r3, r2, [r1]
 8009e6c:	613b      	str	r3, [r7, #16]
   return(result);
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d1e5      	bne.n	8009e40 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2220      	movs	r2, #32
 8009e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009e7c:	bf00      	nop
 8009e7e:	3724      	adds	r7, #36	; 0x24
 8009e80:	46bd      	mov	sp, r7
 8009e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e86:	4770      	bx	lr

08009e88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b095      	sub	sp, #84	; 0x54
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	330c      	adds	r3, #12
 8009e96:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e9a:	e853 3f00 	ldrex	r3, [r3]
 8009e9e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ea2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ea6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	330c      	adds	r3, #12
 8009eae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009eb0:	643a      	str	r2, [r7, #64]	; 0x40
 8009eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eb4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009eb6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009eb8:	e841 2300 	strex	r3, r2, [r1]
 8009ebc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d1e5      	bne.n	8009e90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	3314      	adds	r3, #20
 8009eca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ecc:	6a3b      	ldr	r3, [r7, #32]
 8009ece:	e853 3f00 	ldrex	r3, [r3]
 8009ed2:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ed4:	69fb      	ldr	r3, [r7, #28]
 8009ed6:	f023 0301 	bic.w	r3, r3, #1
 8009eda:	64bb      	str	r3, [r7, #72]	; 0x48
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	3314      	adds	r3, #20
 8009ee2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009ee4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009ee6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ee8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009eea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009eec:	e841 2300 	strex	r3, r2, [r1]
 8009ef0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d1e5      	bne.n	8009ec4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d119      	bne.n	8009f34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	681b      	ldr	r3, [r3, #0]
 8009f04:	330c      	adds	r3, #12
 8009f06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	e853 3f00 	ldrex	r3, [r3]
 8009f0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	f023 0310 	bic.w	r3, r3, #16
 8009f16:	647b      	str	r3, [r7, #68]	; 0x44
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	330c      	adds	r3, #12
 8009f1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009f20:	61ba      	str	r2, [r7, #24]
 8009f22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f24:	6979      	ldr	r1, [r7, #20]
 8009f26:	69ba      	ldr	r2, [r7, #24]
 8009f28:	e841 2300 	strex	r3, r2, [r1]
 8009f2c:	613b      	str	r3, [r7, #16]
   return(result);
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d1e5      	bne.n	8009f00 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2220      	movs	r2, #32
 8009f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009f42:	bf00      	nop
 8009f44:	3754      	adds	r7, #84	; 0x54
 8009f46:	46bd      	mov	sp, r7
 8009f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4c:	4770      	bx	lr

08009f4e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009f4e:	b580      	push	{r7, lr}
 8009f50:	b084      	sub	sp, #16
 8009f52:	af00      	add	r7, sp, #0
 8009f54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	2200      	movs	r2, #0
 8009f66:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f68:	68f8      	ldr	r0, [r7, #12]
 8009f6a:	f7ff fd5b 	bl	8009a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f6e:	bf00      	nop
 8009f70:	3710      	adds	r7, #16
 8009f72:	46bd      	mov	sp, r7
 8009f74:	bd80      	pop	{r7, pc}

08009f76 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009f76:	b480      	push	{r7}
 8009f78:	b085      	sub	sp, #20
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f84:	b2db      	uxtb	r3, r3
 8009f86:	2b21      	cmp	r3, #33	; 0x21
 8009f88:	d13e      	bne.n	800a008 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	689b      	ldr	r3, [r3, #8]
 8009f8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f92:	d114      	bne.n	8009fbe <UART_Transmit_IT+0x48>
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	691b      	ldr	r3, [r3, #16]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d110      	bne.n	8009fbe <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6a1b      	ldr	r3, [r3, #32]
 8009fa0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	881b      	ldrh	r3, [r3, #0]
 8009fa6:	461a      	mov	r2, r3
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009fb0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	6a1b      	ldr	r3, [r3, #32]
 8009fb6:	1c9a      	adds	r2, r3, #2
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	621a      	str	r2, [r3, #32]
 8009fbc:	e008      	b.n	8009fd0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6a1b      	ldr	r3, [r3, #32]
 8009fc2:	1c59      	adds	r1, r3, #1
 8009fc4:	687a      	ldr	r2, [r7, #4]
 8009fc6:	6211      	str	r1, [r2, #32]
 8009fc8:	781a      	ldrb	r2, [r3, #0]
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009fd4:	b29b      	uxth	r3, r3
 8009fd6:	3b01      	subs	r3, #1
 8009fd8:	b29b      	uxth	r3, r3
 8009fda:	687a      	ldr	r2, [r7, #4]
 8009fdc:	4619      	mov	r1, r3
 8009fde:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d10f      	bne.n	800a004 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	68da      	ldr	r2, [r3, #12]
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009ff2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	68da      	ldr	r2, [r3, #12]
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a002:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a004:	2300      	movs	r3, #0
 800a006:	e000      	b.n	800a00a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a008:	2302      	movs	r3, #2
  }
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3714      	adds	r7, #20
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr

0800a016 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a016:	b580      	push	{r7, lr}
 800a018:	b082      	sub	sp, #8
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	68da      	ldr	r2, [r3, #12]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a02c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2220      	movs	r2, #32
 800a032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a036:	6878      	ldr	r0, [r7, #4]
 800a038:	f7ff fcd6 	bl	80099e8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a03c:	2300      	movs	r3, #0
}
 800a03e:	4618      	mov	r0, r3
 800a040:	3708      	adds	r7, #8
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}

0800a046 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a046:	b580      	push	{r7, lr}
 800a048:	b08c      	sub	sp, #48	; 0x30
 800a04a:	af00      	add	r7, sp, #0
 800a04c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a054:	b2db      	uxtb	r3, r3
 800a056:	2b22      	cmp	r3, #34	; 0x22
 800a058:	f040 80ab 	bne.w	800a1b2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	689b      	ldr	r3, [r3, #8]
 800a060:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a064:	d117      	bne.n	800a096 <UART_Receive_IT+0x50>
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	691b      	ldr	r3, [r3, #16]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d113      	bne.n	800a096 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a06e:	2300      	movs	r3, #0
 800a070:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a076:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	685b      	ldr	r3, [r3, #4]
 800a07e:	b29b      	uxth	r3, r3
 800a080:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a084:	b29a      	uxth	r2, r3
 800a086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a088:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a08e:	1c9a      	adds	r2, r3, #2
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	629a      	str	r2, [r3, #40]	; 0x28
 800a094:	e026      	b.n	800a0e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a09a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a09c:	2300      	movs	r3, #0
 800a09e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	689b      	ldr	r3, [r3, #8]
 800a0a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0a8:	d007      	beq.n	800a0ba <UART_Receive_IT+0x74>
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	689b      	ldr	r3, [r3, #8]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d10a      	bne.n	800a0c8 <UART_Receive_IT+0x82>
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d106      	bne.n	800a0c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	b2da      	uxtb	r2, r3
 800a0c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0c4:	701a      	strb	r2, [r3, #0]
 800a0c6:	e008      	b.n	800a0da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	685b      	ldr	r3, [r3, #4]
 800a0ce:	b2db      	uxtb	r3, r3
 800a0d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0d4:	b2da      	uxtb	r2, r3
 800a0d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0de:	1c5a      	adds	r2, r3, #1
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a0e8:	b29b      	uxth	r3, r3
 800a0ea:	3b01      	subs	r3, #1
 800a0ec:	b29b      	uxth	r3, r3
 800a0ee:	687a      	ldr	r2, [r7, #4]
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d15a      	bne.n	800a1ae <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	68da      	ldr	r2, [r3, #12]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	f022 0220 	bic.w	r2, r2, #32
 800a106:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	68da      	ldr	r2, [r3, #12]
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a116:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	695a      	ldr	r2, [r3, #20]
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	f022 0201 	bic.w	r2, r2, #1
 800a126:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	2220      	movs	r2, #32
 800a12c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a134:	2b01      	cmp	r3, #1
 800a136:	d135      	bne.n	800a1a4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2200      	movs	r2, #0
 800a13c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	330c      	adds	r3, #12
 800a144:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	e853 3f00 	ldrex	r3, [r3]
 800a14c:	613b      	str	r3, [r7, #16]
   return(result);
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	f023 0310 	bic.w	r3, r3, #16
 800a154:	627b      	str	r3, [r7, #36]	; 0x24
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	330c      	adds	r3, #12
 800a15c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a15e:	623a      	str	r2, [r7, #32]
 800a160:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a162:	69f9      	ldr	r1, [r7, #28]
 800a164:	6a3a      	ldr	r2, [r7, #32]
 800a166:	e841 2300 	strex	r3, r2, [r1]
 800a16a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a16c:	69bb      	ldr	r3, [r7, #24]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d1e5      	bne.n	800a13e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	f003 0310 	and.w	r3, r3, #16
 800a17c:	2b10      	cmp	r3, #16
 800a17e:	d10a      	bne.n	800a196 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a180:	2300      	movs	r3, #0
 800a182:	60fb      	str	r3, [r7, #12]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	60fb      	str	r3, [r7, #12]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	685b      	ldr	r3, [r3, #4]
 800a192:	60fb      	str	r3, [r7, #12]
 800a194:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a19a:	4619      	mov	r1, r3
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f7f9 fae5 	bl	800376c <HAL_UARTEx_RxEventCallback>
 800a1a2:	e002      	b.n	800a1aa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f7ff fc29 	bl	80099fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	e002      	b.n	800a1b4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	e000      	b.n	800a1b4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a1b2:	2302      	movs	r3, #2
  }
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3730      	adds	r7, #48	; 0x30
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a1bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c0:	b09f      	sub	sp, #124	; 0x7c
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a1c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a1d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1d2:	68d9      	ldr	r1, [r3, #12]
 800a1d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1d6:	681a      	ldr	r2, [r3, #0]
 800a1d8:	ea40 0301 	orr.w	r3, r0, r1
 800a1dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a1de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1e0:	689a      	ldr	r2, [r3, #8]
 800a1e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1e4:	691b      	ldr	r3, [r3, #16]
 800a1e6:	431a      	orrs	r2, r3
 800a1e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1ea:	695b      	ldr	r3, [r3, #20]
 800a1ec:	431a      	orrs	r2, r3
 800a1ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1f0:	69db      	ldr	r3, [r3, #28]
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800a1f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	68db      	ldr	r3, [r3, #12]
 800a1fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a200:	f021 010c 	bic.w	r1, r1, #12
 800a204:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a206:	681a      	ldr	r2, [r3, #0]
 800a208:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a20a:	430b      	orrs	r3, r1
 800a20c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a20e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	695b      	ldr	r3, [r3, #20]
 800a214:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a218:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a21a:	6999      	ldr	r1, [r3, #24]
 800a21c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	ea40 0301 	orr.w	r3, r0, r1
 800a224:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a226:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	4bc5      	ldr	r3, [pc, #788]	; (800a540 <UART_SetConfig+0x384>)
 800a22c:	429a      	cmp	r2, r3
 800a22e:	d004      	beq.n	800a23a <UART_SetConfig+0x7e>
 800a230:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a232:	681a      	ldr	r2, [r3, #0]
 800a234:	4bc3      	ldr	r3, [pc, #780]	; (800a544 <UART_SetConfig+0x388>)
 800a236:	429a      	cmp	r2, r3
 800a238:	d103      	bne.n	800a242 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a23a:	f7fd fd2b 	bl	8007c94 <HAL_RCC_GetPCLK2Freq>
 800a23e:	6778      	str	r0, [r7, #116]	; 0x74
 800a240:	e002      	b.n	800a248 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a242:	f7fd fd13 	bl	8007c6c <HAL_RCC_GetPCLK1Freq>
 800a246:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a248:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a24a:	69db      	ldr	r3, [r3, #28]
 800a24c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a250:	f040 80b6 	bne.w	800a3c0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a254:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a256:	461c      	mov	r4, r3
 800a258:	f04f 0500 	mov.w	r5, #0
 800a25c:	4622      	mov	r2, r4
 800a25e:	462b      	mov	r3, r5
 800a260:	1891      	adds	r1, r2, r2
 800a262:	6439      	str	r1, [r7, #64]	; 0x40
 800a264:	415b      	adcs	r3, r3
 800a266:	647b      	str	r3, [r7, #68]	; 0x44
 800a268:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a26c:	1912      	adds	r2, r2, r4
 800a26e:	eb45 0303 	adc.w	r3, r5, r3
 800a272:	f04f 0000 	mov.w	r0, #0
 800a276:	f04f 0100 	mov.w	r1, #0
 800a27a:	00d9      	lsls	r1, r3, #3
 800a27c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a280:	00d0      	lsls	r0, r2, #3
 800a282:	4602      	mov	r2, r0
 800a284:	460b      	mov	r3, r1
 800a286:	1911      	adds	r1, r2, r4
 800a288:	6639      	str	r1, [r7, #96]	; 0x60
 800a28a:	416b      	adcs	r3, r5
 800a28c:	667b      	str	r3, [r7, #100]	; 0x64
 800a28e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	461a      	mov	r2, r3
 800a294:	f04f 0300 	mov.w	r3, #0
 800a298:	1891      	adds	r1, r2, r2
 800a29a:	63b9      	str	r1, [r7, #56]	; 0x38
 800a29c:	415b      	adcs	r3, r3
 800a29e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a2a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a2a4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a2a8:	f7f5 ffe2 	bl	8000270 <__aeabi_uldivmod>
 800a2ac:	4602      	mov	r2, r0
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	4ba5      	ldr	r3, [pc, #660]	; (800a548 <UART_SetConfig+0x38c>)
 800a2b2:	fba3 2302 	umull	r2, r3, r3, r2
 800a2b6:	095b      	lsrs	r3, r3, #5
 800a2b8:	011e      	lsls	r6, r3, #4
 800a2ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a2bc:	461c      	mov	r4, r3
 800a2be:	f04f 0500 	mov.w	r5, #0
 800a2c2:	4622      	mov	r2, r4
 800a2c4:	462b      	mov	r3, r5
 800a2c6:	1891      	adds	r1, r2, r2
 800a2c8:	6339      	str	r1, [r7, #48]	; 0x30
 800a2ca:	415b      	adcs	r3, r3
 800a2cc:	637b      	str	r3, [r7, #52]	; 0x34
 800a2ce:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a2d2:	1912      	adds	r2, r2, r4
 800a2d4:	eb45 0303 	adc.w	r3, r5, r3
 800a2d8:	f04f 0000 	mov.w	r0, #0
 800a2dc:	f04f 0100 	mov.w	r1, #0
 800a2e0:	00d9      	lsls	r1, r3, #3
 800a2e2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a2e6:	00d0      	lsls	r0, r2, #3
 800a2e8:	4602      	mov	r2, r0
 800a2ea:	460b      	mov	r3, r1
 800a2ec:	1911      	adds	r1, r2, r4
 800a2ee:	65b9      	str	r1, [r7, #88]	; 0x58
 800a2f0:	416b      	adcs	r3, r5
 800a2f2:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a2f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a2f6:	685b      	ldr	r3, [r3, #4]
 800a2f8:	461a      	mov	r2, r3
 800a2fa:	f04f 0300 	mov.w	r3, #0
 800a2fe:	1891      	adds	r1, r2, r2
 800a300:	62b9      	str	r1, [r7, #40]	; 0x28
 800a302:	415b      	adcs	r3, r3
 800a304:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a306:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a30a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800a30e:	f7f5 ffaf 	bl	8000270 <__aeabi_uldivmod>
 800a312:	4602      	mov	r2, r0
 800a314:	460b      	mov	r3, r1
 800a316:	4b8c      	ldr	r3, [pc, #560]	; (800a548 <UART_SetConfig+0x38c>)
 800a318:	fba3 1302 	umull	r1, r3, r3, r2
 800a31c:	095b      	lsrs	r3, r3, #5
 800a31e:	2164      	movs	r1, #100	; 0x64
 800a320:	fb01 f303 	mul.w	r3, r1, r3
 800a324:	1ad3      	subs	r3, r2, r3
 800a326:	00db      	lsls	r3, r3, #3
 800a328:	3332      	adds	r3, #50	; 0x32
 800a32a:	4a87      	ldr	r2, [pc, #540]	; (800a548 <UART_SetConfig+0x38c>)
 800a32c:	fba2 2303 	umull	r2, r3, r2, r3
 800a330:	095b      	lsrs	r3, r3, #5
 800a332:	005b      	lsls	r3, r3, #1
 800a334:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a338:	441e      	add	r6, r3
 800a33a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a33c:	4618      	mov	r0, r3
 800a33e:	f04f 0100 	mov.w	r1, #0
 800a342:	4602      	mov	r2, r0
 800a344:	460b      	mov	r3, r1
 800a346:	1894      	adds	r4, r2, r2
 800a348:	623c      	str	r4, [r7, #32]
 800a34a:	415b      	adcs	r3, r3
 800a34c:	627b      	str	r3, [r7, #36]	; 0x24
 800a34e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a352:	1812      	adds	r2, r2, r0
 800a354:	eb41 0303 	adc.w	r3, r1, r3
 800a358:	f04f 0400 	mov.w	r4, #0
 800a35c:	f04f 0500 	mov.w	r5, #0
 800a360:	00dd      	lsls	r5, r3, #3
 800a362:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a366:	00d4      	lsls	r4, r2, #3
 800a368:	4622      	mov	r2, r4
 800a36a:	462b      	mov	r3, r5
 800a36c:	1814      	adds	r4, r2, r0
 800a36e:	653c      	str	r4, [r7, #80]	; 0x50
 800a370:	414b      	adcs	r3, r1
 800a372:	657b      	str	r3, [r7, #84]	; 0x54
 800a374:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a376:	685b      	ldr	r3, [r3, #4]
 800a378:	461a      	mov	r2, r3
 800a37a:	f04f 0300 	mov.w	r3, #0
 800a37e:	1891      	adds	r1, r2, r2
 800a380:	61b9      	str	r1, [r7, #24]
 800a382:	415b      	adcs	r3, r3
 800a384:	61fb      	str	r3, [r7, #28]
 800a386:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a38a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a38e:	f7f5 ff6f 	bl	8000270 <__aeabi_uldivmod>
 800a392:	4602      	mov	r2, r0
 800a394:	460b      	mov	r3, r1
 800a396:	4b6c      	ldr	r3, [pc, #432]	; (800a548 <UART_SetConfig+0x38c>)
 800a398:	fba3 1302 	umull	r1, r3, r3, r2
 800a39c:	095b      	lsrs	r3, r3, #5
 800a39e:	2164      	movs	r1, #100	; 0x64
 800a3a0:	fb01 f303 	mul.w	r3, r1, r3
 800a3a4:	1ad3      	subs	r3, r2, r3
 800a3a6:	00db      	lsls	r3, r3, #3
 800a3a8:	3332      	adds	r3, #50	; 0x32
 800a3aa:	4a67      	ldr	r2, [pc, #412]	; (800a548 <UART_SetConfig+0x38c>)
 800a3ac:	fba2 2303 	umull	r2, r3, r2, r3
 800a3b0:	095b      	lsrs	r3, r3, #5
 800a3b2:	f003 0207 	and.w	r2, r3, #7
 800a3b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4432      	add	r2, r6
 800a3bc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a3be:	e0b9      	b.n	800a534 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a3c0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3c2:	461c      	mov	r4, r3
 800a3c4:	f04f 0500 	mov.w	r5, #0
 800a3c8:	4622      	mov	r2, r4
 800a3ca:	462b      	mov	r3, r5
 800a3cc:	1891      	adds	r1, r2, r2
 800a3ce:	6139      	str	r1, [r7, #16]
 800a3d0:	415b      	adcs	r3, r3
 800a3d2:	617b      	str	r3, [r7, #20]
 800a3d4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a3d8:	1912      	adds	r2, r2, r4
 800a3da:	eb45 0303 	adc.w	r3, r5, r3
 800a3de:	f04f 0000 	mov.w	r0, #0
 800a3e2:	f04f 0100 	mov.w	r1, #0
 800a3e6:	00d9      	lsls	r1, r3, #3
 800a3e8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a3ec:	00d0      	lsls	r0, r2, #3
 800a3ee:	4602      	mov	r2, r0
 800a3f0:	460b      	mov	r3, r1
 800a3f2:	eb12 0804 	adds.w	r8, r2, r4
 800a3f6:	eb43 0905 	adc.w	r9, r3, r5
 800a3fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	4618      	mov	r0, r3
 800a400:	f04f 0100 	mov.w	r1, #0
 800a404:	f04f 0200 	mov.w	r2, #0
 800a408:	f04f 0300 	mov.w	r3, #0
 800a40c:	008b      	lsls	r3, r1, #2
 800a40e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a412:	0082      	lsls	r2, r0, #2
 800a414:	4640      	mov	r0, r8
 800a416:	4649      	mov	r1, r9
 800a418:	f7f5 ff2a 	bl	8000270 <__aeabi_uldivmod>
 800a41c:	4602      	mov	r2, r0
 800a41e:	460b      	mov	r3, r1
 800a420:	4b49      	ldr	r3, [pc, #292]	; (800a548 <UART_SetConfig+0x38c>)
 800a422:	fba3 2302 	umull	r2, r3, r3, r2
 800a426:	095b      	lsrs	r3, r3, #5
 800a428:	011e      	lsls	r6, r3, #4
 800a42a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a42c:	4618      	mov	r0, r3
 800a42e:	f04f 0100 	mov.w	r1, #0
 800a432:	4602      	mov	r2, r0
 800a434:	460b      	mov	r3, r1
 800a436:	1894      	adds	r4, r2, r2
 800a438:	60bc      	str	r4, [r7, #8]
 800a43a:	415b      	adcs	r3, r3
 800a43c:	60fb      	str	r3, [r7, #12]
 800a43e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a442:	1812      	adds	r2, r2, r0
 800a444:	eb41 0303 	adc.w	r3, r1, r3
 800a448:	f04f 0400 	mov.w	r4, #0
 800a44c:	f04f 0500 	mov.w	r5, #0
 800a450:	00dd      	lsls	r5, r3, #3
 800a452:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a456:	00d4      	lsls	r4, r2, #3
 800a458:	4622      	mov	r2, r4
 800a45a:	462b      	mov	r3, r5
 800a45c:	1814      	adds	r4, r2, r0
 800a45e:	64bc      	str	r4, [r7, #72]	; 0x48
 800a460:	414b      	adcs	r3, r1
 800a462:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a464:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a466:	685b      	ldr	r3, [r3, #4]
 800a468:	4618      	mov	r0, r3
 800a46a:	f04f 0100 	mov.w	r1, #0
 800a46e:	f04f 0200 	mov.w	r2, #0
 800a472:	f04f 0300 	mov.w	r3, #0
 800a476:	008b      	lsls	r3, r1, #2
 800a478:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a47c:	0082      	lsls	r2, r0, #2
 800a47e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a482:	f7f5 fef5 	bl	8000270 <__aeabi_uldivmod>
 800a486:	4602      	mov	r2, r0
 800a488:	460b      	mov	r3, r1
 800a48a:	4b2f      	ldr	r3, [pc, #188]	; (800a548 <UART_SetConfig+0x38c>)
 800a48c:	fba3 1302 	umull	r1, r3, r3, r2
 800a490:	095b      	lsrs	r3, r3, #5
 800a492:	2164      	movs	r1, #100	; 0x64
 800a494:	fb01 f303 	mul.w	r3, r1, r3
 800a498:	1ad3      	subs	r3, r2, r3
 800a49a:	011b      	lsls	r3, r3, #4
 800a49c:	3332      	adds	r3, #50	; 0x32
 800a49e:	4a2a      	ldr	r2, [pc, #168]	; (800a548 <UART_SetConfig+0x38c>)
 800a4a0:	fba2 2303 	umull	r2, r3, r2, r3
 800a4a4:	095b      	lsrs	r3, r3, #5
 800a4a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a4aa:	441e      	add	r6, r3
 800a4ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f04f 0100 	mov.w	r1, #0
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	1894      	adds	r4, r2, r2
 800a4ba:	603c      	str	r4, [r7, #0]
 800a4bc:	415b      	adcs	r3, r3
 800a4be:	607b      	str	r3, [r7, #4]
 800a4c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a4c4:	1812      	adds	r2, r2, r0
 800a4c6:	eb41 0303 	adc.w	r3, r1, r3
 800a4ca:	f04f 0400 	mov.w	r4, #0
 800a4ce:	f04f 0500 	mov.w	r5, #0
 800a4d2:	00dd      	lsls	r5, r3, #3
 800a4d4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a4d8:	00d4      	lsls	r4, r2, #3
 800a4da:	4622      	mov	r2, r4
 800a4dc:	462b      	mov	r3, r5
 800a4de:	eb12 0a00 	adds.w	sl, r2, r0
 800a4e2:	eb43 0b01 	adc.w	fp, r3, r1
 800a4e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4e8:	685b      	ldr	r3, [r3, #4]
 800a4ea:	4618      	mov	r0, r3
 800a4ec:	f04f 0100 	mov.w	r1, #0
 800a4f0:	f04f 0200 	mov.w	r2, #0
 800a4f4:	f04f 0300 	mov.w	r3, #0
 800a4f8:	008b      	lsls	r3, r1, #2
 800a4fa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a4fe:	0082      	lsls	r2, r0, #2
 800a500:	4650      	mov	r0, sl
 800a502:	4659      	mov	r1, fp
 800a504:	f7f5 feb4 	bl	8000270 <__aeabi_uldivmod>
 800a508:	4602      	mov	r2, r0
 800a50a:	460b      	mov	r3, r1
 800a50c:	4b0e      	ldr	r3, [pc, #56]	; (800a548 <UART_SetConfig+0x38c>)
 800a50e:	fba3 1302 	umull	r1, r3, r3, r2
 800a512:	095b      	lsrs	r3, r3, #5
 800a514:	2164      	movs	r1, #100	; 0x64
 800a516:	fb01 f303 	mul.w	r3, r1, r3
 800a51a:	1ad3      	subs	r3, r2, r3
 800a51c:	011b      	lsls	r3, r3, #4
 800a51e:	3332      	adds	r3, #50	; 0x32
 800a520:	4a09      	ldr	r2, [pc, #36]	; (800a548 <UART_SetConfig+0x38c>)
 800a522:	fba2 2303 	umull	r2, r3, r2, r3
 800a526:	095b      	lsrs	r3, r3, #5
 800a528:	f003 020f 	and.w	r2, r3, #15
 800a52c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4432      	add	r2, r6
 800a532:	609a      	str	r2, [r3, #8]
}
 800a534:	bf00      	nop
 800a536:	377c      	adds	r7, #124	; 0x7c
 800a538:	46bd      	mov	sp, r7
 800a53a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a53e:	bf00      	nop
 800a540:	40011000 	.word	0x40011000
 800a544:	40011400 	.word	0x40011400
 800a548:	51eb851f 	.word	0x51eb851f

0800a54c <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b086      	sub	sp, #24
 800a550:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800a552:	4b98      	ldr	r3, [pc, #608]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a554:	22c0      	movs	r2, #192	; 0xc0
 800a556:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800a558:	4b96      	ldr	r3, [pc, #600]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a55a:	22a8      	movs	r2, #168	; 0xa8
 800a55c:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800a55e:	4b95      	ldr	r3, [pc, #596]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a560:	2201      	movs	r2, #1
 800a562:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 177;
 800a564:	4b93      	ldr	r3, [pc, #588]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a566:	22b1      	movs	r2, #177	; 0xb1
 800a568:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a56a:	4b93      	ldr	r3, [pc, #588]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a56c:	22ff      	movs	r2, #255	; 0xff
 800a56e:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a570:	4b91      	ldr	r3, [pc, #580]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a572:	22ff      	movs	r2, #255	; 0xff
 800a574:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a576:	4b90      	ldr	r3, [pc, #576]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a578:	22ff      	movs	r2, #255	; 0xff
 800a57a:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a57c:	4b8e      	ldr	r3, [pc, #568]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a57e:	2200      	movs	r2, #0
 800a580:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800a582:	4b8e      	ldr	r3, [pc, #568]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a584:	22c0      	movs	r2, #192	; 0xc0
 800a586:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800a588:	4b8c      	ldr	r3, [pc, #560]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a58a:	22a8      	movs	r2, #168	; 0xa8
 800a58c:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800a58e:	4b8b      	ldr	r3, [pc, #556]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a590:	2201      	movs	r2, #1
 800a592:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800a594:	4b89      	ldr	r3, [pc, #548]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a596:	2201      	movs	r2, #1
 800a598:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800a59a:	2100      	movs	r1, #0
 800a59c:	2000      	movs	r0, #0
 800a59e:	f005 ff3f 	bl	8010420 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a5a2:	4b84      	ldr	r3, [pc, #528]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5a4:	781b      	ldrb	r3, [r3, #0]
 800a5a6:	061a      	lsls	r2, r3, #24
 800a5a8:	4b82      	ldr	r3, [pc, #520]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5aa:	785b      	ldrb	r3, [r3, #1]
 800a5ac:	041b      	lsls	r3, r3, #16
 800a5ae:	431a      	orrs	r2, r3
 800a5b0:	4b80      	ldr	r3, [pc, #512]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5b2:	789b      	ldrb	r3, [r3, #2]
 800a5b4:	021b      	lsls	r3, r3, #8
 800a5b6:	4313      	orrs	r3, r2
 800a5b8:	4a7e      	ldr	r2, [pc, #504]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5ba:	78d2      	ldrb	r2, [r2, #3]
 800a5bc:	4313      	orrs	r3, r2
 800a5be:	061a      	lsls	r2, r3, #24
 800a5c0:	4b7c      	ldr	r3, [pc, #496]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5c2:	781b      	ldrb	r3, [r3, #0]
 800a5c4:	0619      	lsls	r1, r3, #24
 800a5c6:	4b7b      	ldr	r3, [pc, #492]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5c8:	785b      	ldrb	r3, [r3, #1]
 800a5ca:	041b      	lsls	r3, r3, #16
 800a5cc:	4319      	orrs	r1, r3
 800a5ce:	4b79      	ldr	r3, [pc, #484]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5d0:	789b      	ldrb	r3, [r3, #2]
 800a5d2:	021b      	lsls	r3, r3, #8
 800a5d4:	430b      	orrs	r3, r1
 800a5d6:	4977      	ldr	r1, [pc, #476]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5d8:	78c9      	ldrb	r1, [r1, #3]
 800a5da:	430b      	orrs	r3, r1
 800a5dc:	021b      	lsls	r3, r3, #8
 800a5de:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a5e2:	431a      	orrs	r2, r3
 800a5e4:	4b73      	ldr	r3, [pc, #460]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5e6:	781b      	ldrb	r3, [r3, #0]
 800a5e8:	0619      	lsls	r1, r3, #24
 800a5ea:	4b72      	ldr	r3, [pc, #456]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5ec:	785b      	ldrb	r3, [r3, #1]
 800a5ee:	041b      	lsls	r3, r3, #16
 800a5f0:	4319      	orrs	r1, r3
 800a5f2:	4b70      	ldr	r3, [pc, #448]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5f4:	789b      	ldrb	r3, [r3, #2]
 800a5f6:	021b      	lsls	r3, r3, #8
 800a5f8:	430b      	orrs	r3, r1
 800a5fa:	496e      	ldr	r1, [pc, #440]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a5fc:	78c9      	ldrb	r1, [r1, #3]
 800a5fe:	430b      	orrs	r3, r1
 800a600:	0a1b      	lsrs	r3, r3, #8
 800a602:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a606:	431a      	orrs	r2, r3
 800a608:	4b6a      	ldr	r3, [pc, #424]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a60a:	781b      	ldrb	r3, [r3, #0]
 800a60c:	0619      	lsls	r1, r3, #24
 800a60e:	4b69      	ldr	r3, [pc, #420]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a610:	785b      	ldrb	r3, [r3, #1]
 800a612:	041b      	lsls	r3, r3, #16
 800a614:	4319      	orrs	r1, r3
 800a616:	4b67      	ldr	r3, [pc, #412]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a618:	789b      	ldrb	r3, [r3, #2]
 800a61a:	021b      	lsls	r3, r3, #8
 800a61c:	430b      	orrs	r3, r1
 800a61e:	4965      	ldr	r1, [pc, #404]	; (800a7b4 <MX_LWIP_Init+0x268>)
 800a620:	78c9      	ldrb	r1, [r1, #3]
 800a622:	430b      	orrs	r3, r1
 800a624:	0e1b      	lsrs	r3, r3, #24
 800a626:	4313      	orrs	r3, r2
 800a628:	4a65      	ldr	r2, [pc, #404]	; (800a7c0 <MX_LWIP_Init+0x274>)
 800a62a:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800a62c:	4b62      	ldr	r3, [pc, #392]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a62e:	781b      	ldrb	r3, [r3, #0]
 800a630:	061a      	lsls	r2, r3, #24
 800a632:	4b61      	ldr	r3, [pc, #388]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a634:	785b      	ldrb	r3, [r3, #1]
 800a636:	041b      	lsls	r3, r3, #16
 800a638:	431a      	orrs	r2, r3
 800a63a:	4b5f      	ldr	r3, [pc, #380]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a63c:	789b      	ldrb	r3, [r3, #2]
 800a63e:	021b      	lsls	r3, r3, #8
 800a640:	4313      	orrs	r3, r2
 800a642:	4a5d      	ldr	r2, [pc, #372]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a644:	78d2      	ldrb	r2, [r2, #3]
 800a646:	4313      	orrs	r3, r2
 800a648:	061a      	lsls	r2, r3, #24
 800a64a:	4b5b      	ldr	r3, [pc, #364]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a64c:	781b      	ldrb	r3, [r3, #0]
 800a64e:	0619      	lsls	r1, r3, #24
 800a650:	4b59      	ldr	r3, [pc, #356]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a652:	785b      	ldrb	r3, [r3, #1]
 800a654:	041b      	lsls	r3, r3, #16
 800a656:	4319      	orrs	r1, r3
 800a658:	4b57      	ldr	r3, [pc, #348]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a65a:	789b      	ldrb	r3, [r3, #2]
 800a65c:	021b      	lsls	r3, r3, #8
 800a65e:	430b      	orrs	r3, r1
 800a660:	4955      	ldr	r1, [pc, #340]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a662:	78c9      	ldrb	r1, [r1, #3]
 800a664:	430b      	orrs	r3, r1
 800a666:	021b      	lsls	r3, r3, #8
 800a668:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a66c:	431a      	orrs	r2, r3
 800a66e:	4b52      	ldr	r3, [pc, #328]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a670:	781b      	ldrb	r3, [r3, #0]
 800a672:	0619      	lsls	r1, r3, #24
 800a674:	4b50      	ldr	r3, [pc, #320]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a676:	785b      	ldrb	r3, [r3, #1]
 800a678:	041b      	lsls	r3, r3, #16
 800a67a:	4319      	orrs	r1, r3
 800a67c:	4b4e      	ldr	r3, [pc, #312]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a67e:	789b      	ldrb	r3, [r3, #2]
 800a680:	021b      	lsls	r3, r3, #8
 800a682:	430b      	orrs	r3, r1
 800a684:	494c      	ldr	r1, [pc, #304]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a686:	78c9      	ldrb	r1, [r1, #3]
 800a688:	430b      	orrs	r3, r1
 800a68a:	0a1b      	lsrs	r3, r3, #8
 800a68c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a690:	431a      	orrs	r2, r3
 800a692:	4b49      	ldr	r3, [pc, #292]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a694:	781b      	ldrb	r3, [r3, #0]
 800a696:	0619      	lsls	r1, r3, #24
 800a698:	4b47      	ldr	r3, [pc, #284]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a69a:	785b      	ldrb	r3, [r3, #1]
 800a69c:	041b      	lsls	r3, r3, #16
 800a69e:	4319      	orrs	r1, r3
 800a6a0:	4b45      	ldr	r3, [pc, #276]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a6a2:	789b      	ldrb	r3, [r3, #2]
 800a6a4:	021b      	lsls	r3, r3, #8
 800a6a6:	430b      	orrs	r3, r1
 800a6a8:	4943      	ldr	r1, [pc, #268]	; (800a7b8 <MX_LWIP_Init+0x26c>)
 800a6aa:	78c9      	ldrb	r1, [r1, #3]
 800a6ac:	430b      	orrs	r3, r1
 800a6ae:	0e1b      	lsrs	r3, r3, #24
 800a6b0:	4313      	orrs	r3, r2
 800a6b2:	4a44      	ldr	r2, [pc, #272]	; (800a7c4 <MX_LWIP_Init+0x278>)
 800a6b4:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800a6b6:	4b41      	ldr	r3, [pc, #260]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a6b8:	781b      	ldrb	r3, [r3, #0]
 800a6ba:	061a      	lsls	r2, r3, #24
 800a6bc:	4b3f      	ldr	r3, [pc, #252]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a6be:	785b      	ldrb	r3, [r3, #1]
 800a6c0:	041b      	lsls	r3, r3, #16
 800a6c2:	431a      	orrs	r2, r3
 800a6c4:	4b3d      	ldr	r3, [pc, #244]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a6c6:	789b      	ldrb	r3, [r3, #2]
 800a6c8:	021b      	lsls	r3, r3, #8
 800a6ca:	4313      	orrs	r3, r2
 800a6cc:	4a3b      	ldr	r2, [pc, #236]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a6ce:	78d2      	ldrb	r2, [r2, #3]
 800a6d0:	4313      	orrs	r3, r2
 800a6d2:	061a      	lsls	r2, r3, #24
 800a6d4:	4b39      	ldr	r3, [pc, #228]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a6d6:	781b      	ldrb	r3, [r3, #0]
 800a6d8:	0619      	lsls	r1, r3, #24
 800a6da:	4b38      	ldr	r3, [pc, #224]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a6dc:	785b      	ldrb	r3, [r3, #1]
 800a6de:	041b      	lsls	r3, r3, #16
 800a6e0:	4319      	orrs	r1, r3
 800a6e2:	4b36      	ldr	r3, [pc, #216]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a6e4:	789b      	ldrb	r3, [r3, #2]
 800a6e6:	021b      	lsls	r3, r3, #8
 800a6e8:	430b      	orrs	r3, r1
 800a6ea:	4934      	ldr	r1, [pc, #208]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a6ec:	78c9      	ldrb	r1, [r1, #3]
 800a6ee:	430b      	orrs	r3, r1
 800a6f0:	021b      	lsls	r3, r3, #8
 800a6f2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a6f6:	431a      	orrs	r2, r3
 800a6f8:	4b30      	ldr	r3, [pc, #192]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a6fa:	781b      	ldrb	r3, [r3, #0]
 800a6fc:	0619      	lsls	r1, r3, #24
 800a6fe:	4b2f      	ldr	r3, [pc, #188]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a700:	785b      	ldrb	r3, [r3, #1]
 800a702:	041b      	lsls	r3, r3, #16
 800a704:	4319      	orrs	r1, r3
 800a706:	4b2d      	ldr	r3, [pc, #180]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a708:	789b      	ldrb	r3, [r3, #2]
 800a70a:	021b      	lsls	r3, r3, #8
 800a70c:	430b      	orrs	r3, r1
 800a70e:	492b      	ldr	r1, [pc, #172]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a710:	78c9      	ldrb	r1, [r1, #3]
 800a712:	430b      	orrs	r3, r1
 800a714:	0a1b      	lsrs	r3, r3, #8
 800a716:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a71a:	431a      	orrs	r2, r3
 800a71c:	4b27      	ldr	r3, [pc, #156]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a71e:	781b      	ldrb	r3, [r3, #0]
 800a720:	0619      	lsls	r1, r3, #24
 800a722:	4b26      	ldr	r3, [pc, #152]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a724:	785b      	ldrb	r3, [r3, #1]
 800a726:	041b      	lsls	r3, r3, #16
 800a728:	4319      	orrs	r1, r3
 800a72a:	4b24      	ldr	r3, [pc, #144]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a72c:	789b      	ldrb	r3, [r3, #2]
 800a72e:	021b      	lsls	r3, r3, #8
 800a730:	430b      	orrs	r3, r1
 800a732:	4922      	ldr	r1, [pc, #136]	; (800a7bc <MX_LWIP_Init+0x270>)
 800a734:	78c9      	ldrb	r1, [r1, #3]
 800a736:	430b      	orrs	r3, r1
 800a738:	0e1b      	lsrs	r3, r3, #24
 800a73a:	4313      	orrs	r3, r2
 800a73c:	4a22      	ldr	r2, [pc, #136]	; (800a7c8 <MX_LWIP_Init+0x27c>)
 800a73e:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800a740:	4b22      	ldr	r3, [pc, #136]	; (800a7cc <MX_LWIP_Init+0x280>)
 800a742:	9302      	str	r3, [sp, #8]
 800a744:	4b22      	ldr	r3, [pc, #136]	; (800a7d0 <MX_LWIP_Init+0x284>)
 800a746:	9301      	str	r3, [sp, #4]
 800a748:	2300      	movs	r3, #0
 800a74a:	9300      	str	r3, [sp, #0]
 800a74c:	4b1e      	ldr	r3, [pc, #120]	; (800a7c8 <MX_LWIP_Init+0x27c>)
 800a74e:	4a1d      	ldr	r2, [pc, #116]	; (800a7c4 <MX_LWIP_Init+0x278>)
 800a750:	491b      	ldr	r1, [pc, #108]	; (800a7c0 <MX_LWIP_Init+0x274>)
 800a752:	4820      	ldr	r0, [pc, #128]	; (800a7d4 <MX_LWIP_Init+0x288>)
 800a754:	f006 fbe8 	bl	8010f28 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800a758:	481e      	ldr	r0, [pc, #120]	; (800a7d4 <MX_LWIP_Init+0x288>)
 800a75a:	f006 fd97 	bl	801128c <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800a75e:	4b1d      	ldr	r3, [pc, #116]	; (800a7d4 <MX_LWIP_Init+0x288>)
 800a760:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a764:	089b      	lsrs	r3, r3, #2
 800a766:	f003 0301 	and.w	r3, r3, #1
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d003      	beq.n	800a778 <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800a770:	4818      	ldr	r0, [pc, #96]	; (800a7d4 <MX_LWIP_Init+0x288>)
 800a772:	f006 fd9b 	bl	80112ac <netif_set_up>
 800a776:	e002      	b.n	800a77e <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800a778:	4816      	ldr	r0, [pc, #88]	; (800a7d4 <MX_LWIP_Init+0x288>)
 800a77a:	f006 fe03 	bl	8011384 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800a77e:	4916      	ldr	r1, [pc, #88]	; (800a7d8 <MX_LWIP_Init+0x28c>)
 800a780:	4814      	ldr	r0, [pc, #80]	; (800a7d4 <MX_LWIP_Init+0x288>)
 800a782:	f006 fe31 	bl	80113e8 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 800a786:	2300      	movs	r3, #0
 800a788:	603b      	str	r3, [r7, #0]
 800a78a:	2300      	movs	r3, #0
 800a78c:	607b      	str	r3, [r7, #4]
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800a78e:	463b      	mov	r3, r7
 800a790:	2101      	movs	r1, #1
 800a792:	4618      	mov	r0, r3
 800a794:	f000 fd36 	bl	800b204 <osSemaphoreCreate>
 800a798:	4603      	mov	r3, r0
 800a79a:	4a10      	ldr	r2, [pc, #64]	; (800a7dc <MX_LWIP_Init+0x290>)
 800a79c:	6013      	str	r3, [r2, #0]

  link_arg.netif = &gnetif;
 800a79e:	4b10      	ldr	r3, [pc, #64]	; (800a7e0 <MX_LWIP_Init+0x294>)
 800a7a0:	4a0c      	ldr	r2, [pc, #48]	; (800a7d4 <MX_LWIP_Init+0x288>)
 800a7a2:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800a7a4:	4b0d      	ldr	r3, [pc, #52]	; (800a7dc <MX_LWIP_Init+0x290>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	4a0d      	ldr	r2, [pc, #52]	; (800a7e0 <MX_LWIP_Init+0x294>)
 800a7aa:	6053      	str	r3, [r2, #4]
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800a7ac:	bf00      	nop
 800a7ae:	3708      	adds	r7, #8
 800a7b0:	46bd      	mov	sp, r7
 800a7b2:	bd80      	pop	{r7, pc}
 800a7b4:	200074cc 	.word	0x200074cc
 800a7b8:	200074c8 	.word	0x200074c8
 800a7bc:	2000748c 	.word	0x2000748c
 800a7c0:	200074c4 	.word	0x200074c4
 800a7c4:	200074d0 	.word	0x200074d0
 800a7c8:	200074d4 	.word	0x200074d4
 800a7cc:	08010331 	.word	0x08010331
 800a7d0:	0800ae11 	.word	0x0800ae11
 800a7d4:	20007490 	.word	0x20007490
 800a7d8:	0800ae7d 	.word	0x0800ae7d
 800a7dc:	200004d8 	.word	0x200004d8
 800a7e0:	20007484 	.word	0x20007484

0800a7e4 <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b08e      	sub	sp, #56	; 0x38
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a7ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a7f0:	2200      	movs	r2, #0
 800a7f2:	601a      	str	r2, [r3, #0]
 800a7f4:	605a      	str	r2, [r3, #4]
 800a7f6:	609a      	str	r2, [r3, #8]
 800a7f8:	60da      	str	r2, [r3, #12]
 800a7fa:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a4a      	ldr	r2, [pc, #296]	; (800a92c <HAL_ETH_MspInit+0x148>)
 800a802:	4293      	cmp	r3, r2
 800a804:	f040 808d 	bne.w	800a922 <HAL_ETH_MspInit+0x13e>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800a808:	2300      	movs	r3, #0
 800a80a:	623b      	str	r3, [r7, #32]
 800a80c:	4b48      	ldr	r3, [pc, #288]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a80e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a810:	4a47      	ldr	r2, [pc, #284]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a812:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800a816:	6313      	str	r3, [r2, #48]	; 0x30
 800a818:	4b45      	ldr	r3, [pc, #276]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a81a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a81c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a820:	623b      	str	r3, [r7, #32]
 800a822:	6a3b      	ldr	r3, [r7, #32]
 800a824:	2300      	movs	r3, #0
 800a826:	61fb      	str	r3, [r7, #28]
 800a828:	4b41      	ldr	r3, [pc, #260]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a82a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a82c:	4a40      	ldr	r2, [pc, #256]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a82e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a832:	6313      	str	r3, [r2, #48]	; 0x30
 800a834:	4b3e      	ldr	r3, [pc, #248]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a838:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a83c:	61fb      	str	r3, [r7, #28]
 800a83e:	69fb      	ldr	r3, [r7, #28]
 800a840:	2300      	movs	r3, #0
 800a842:	61bb      	str	r3, [r7, #24]
 800a844:	4b3a      	ldr	r3, [pc, #232]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a848:	4a39      	ldr	r2, [pc, #228]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a84a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800a84e:	6313      	str	r3, [r2, #48]	; 0x30
 800a850:	4b37      	ldr	r3, [pc, #220]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a854:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a858:	61bb      	str	r3, [r7, #24]
 800a85a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a85c:	2300      	movs	r3, #0
 800a85e:	617b      	str	r3, [r7, #20]
 800a860:	4b33      	ldr	r3, [pc, #204]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a864:	4a32      	ldr	r2, [pc, #200]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a866:	f043 0304 	orr.w	r3, r3, #4
 800a86a:	6313      	str	r3, [r2, #48]	; 0x30
 800a86c:	4b30      	ldr	r3, [pc, #192]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a86e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a870:	f003 0304 	and.w	r3, r3, #4
 800a874:	617b      	str	r3, [r7, #20]
 800a876:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a878:	2300      	movs	r3, #0
 800a87a:	613b      	str	r3, [r7, #16]
 800a87c:	4b2c      	ldr	r3, [pc, #176]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a87e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a880:	4a2b      	ldr	r2, [pc, #172]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a882:	f043 0301 	orr.w	r3, r3, #1
 800a886:	6313      	str	r3, [r2, #48]	; 0x30
 800a888:	4b29      	ldr	r3, [pc, #164]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a88a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a88c:	f003 0301 	and.w	r3, r3, #1
 800a890:	613b      	str	r3, [r7, #16]
 800a892:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800a894:	2300      	movs	r3, #0
 800a896:	60fb      	str	r3, [r7, #12]
 800a898:	4b25      	ldr	r3, [pc, #148]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a89a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a89c:	4a24      	ldr	r2, [pc, #144]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a89e:	f043 0302 	orr.w	r3, r3, #2
 800a8a2:	6313      	str	r3, [r2, #48]	; 0x30
 800a8a4:	4b22      	ldr	r3, [pc, #136]	; (800a930 <HAL_ETH_MspInit+0x14c>)
 800a8a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8a8:	f003 0302 	and.w	r3, r3, #2
 800a8ac:	60fb      	str	r3, [r7, #12]
 800a8ae:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800a8b0:	2332      	movs	r3, #50	; 0x32
 800a8b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8b4:	2302      	movs	r3, #2
 800a8b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a8bc:	2303      	movs	r3, #3
 800a8be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a8c0:	230b      	movs	r3, #11
 800a8c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a8c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a8c8:	4619      	mov	r1, r3
 800a8ca:	481a      	ldr	r0, [pc, #104]	; (800a934 <HAL_ETH_MspInit+0x150>)
 800a8cc:	f7fc fb78 	bl	8006fc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800a8d0:	2386      	movs	r3, #134	; 0x86
 800a8d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8d4:	2302      	movs	r3, #2
 800a8d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8d8:	2300      	movs	r3, #0
 800a8da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a8dc:	2303      	movs	r3, #3
 800a8de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a8e0:	230b      	movs	r3, #11
 800a8e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a8e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a8e8:	4619      	mov	r1, r3
 800a8ea:	4813      	ldr	r0, [pc, #76]	; (800a938 <HAL_ETH_MspInit+0x154>)
 800a8ec:	f7fc fb68 	bl	8006fc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 800a8f0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800a8f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8f6:	2302      	movs	r3, #2
 800a8f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a8fe:	2303      	movs	r3, #3
 800a900:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800a902:	230b      	movs	r3, #11
 800a904:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a906:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a90a:	4619      	mov	r1, r3
 800a90c:	480b      	ldr	r0, [pc, #44]	; (800a93c <HAL_ETH_MspInit+0x158>)
 800a90e:	f7fc fb57 	bl	8006fc0 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800a912:	2200      	movs	r2, #0
 800a914:	2105      	movs	r1, #5
 800a916:	203d      	movs	r0, #61	; 0x3d
 800a918:	f7fa fd80 	bl	800541c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800a91c:	203d      	movs	r0, #61	; 0x3d
 800a91e:	f7fa fd99 	bl	8005454 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800a922:	bf00      	nop
 800a924:	3738      	adds	r7, #56	; 0x38
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}
 800a92a:	bf00      	nop
 800a92c:	40028000 	.word	0x40028000
 800a930:	40023800 	.word	0x40023800
 800a934:	40020800 	.word	0x40020800
 800a938:	40020000 	.word	0x40020000
 800a93c:	40020400 	.word	0x40020400

0800a940 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b082      	sub	sp, #8
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 800a948:	4b04      	ldr	r3, [pc, #16]	; (800a95c <HAL_ETH_RxCpltCallback+0x1c>)
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	4618      	mov	r0, r3
 800a94e:	f000 fcd9 	bl	800b304 <osSemaphoreRelease>
}
 800a952:	bf00      	nop
 800a954:	3708      	adds	r7, #8
 800a956:	46bd      	mov	sp, r7
 800a958:	bd80      	pop	{r7, pc}
 800a95a:	bf00      	nop
 800a95c:	200004dc 	.word	0x200004dc

0800a960 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800a960:	b5b0      	push	{r4, r5, r7, lr}
 800a962:	b090      	sub	sp, #64	; 0x40
 800a964:	af00      	add	r7, sp, #0
 800a966:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800a968:	2300      	movs	r3, #0
 800a96a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800a96c:	4b5f      	ldr	r3, [pc, #380]	; (800aaec <low_level_init+0x18c>)
 800a96e:	4a60      	ldr	r2, [pc, #384]	; (800aaf0 <low_level_init+0x190>)
 800a970:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_DISABLE;
 800a972:	4b5e      	ldr	r3, [pc, #376]	; (800aaec <low_level_init+0x18c>)
 800a974:	2200      	movs	r2, #0
 800a976:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800a978:	4b5c      	ldr	r3, [pc, #368]	; (800aaec <low_level_init+0x18c>)
 800a97a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a97e:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800a980:	4b5a      	ldr	r3, [pc, #360]	; (800aaec <low_level_init+0x18c>)
 800a982:	2200      	movs	r2, #0
 800a984:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800a986:	4b59      	ldr	r3, [pc, #356]	; (800aaec <low_level_init+0x18c>)
 800a988:	2200      	movs	r2, #0
 800a98a:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800a98c:	2300      	movs	r3, #0
 800a98e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 800a992:	2380      	movs	r3, #128	; 0x80
 800a994:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 800a998:	23e1      	movs	r3, #225	; 0xe1
 800a99a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 800a99e:	2300      	movs	r3, #0
 800a9a0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800a9b0:	4a4e      	ldr	r2, [pc, #312]	; (800aaec <low_level_init+0x18c>)
 800a9b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a9b6:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800a9b8:	4b4c      	ldr	r3, [pc, #304]	; (800aaec <low_level_init+0x18c>)
 800a9ba:	2201      	movs	r2, #1
 800a9bc:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800a9be:	4b4b      	ldr	r3, [pc, #300]	; (800aaec <low_level_init+0x18c>)
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800a9c4:	4b49      	ldr	r3, [pc, #292]	; (800aaec <low_level_init+0x18c>)
 800a9c6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800a9ca:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800a9cc:	4847      	ldr	r0, [pc, #284]	; (800aaec <low_level_init+0x18c>)
 800a9ce:	f7fb f951 	bl	8005c74 <HAL_ETH_Init>
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 800a9d8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d108      	bne.n	800a9f2 <low_level_init+0x92>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a9e6:	f043 0304 	orr.w	r3, r3, #4
 800a9ea:	b2da      	uxtb	r2, r3
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800a9f2:	2304      	movs	r3, #4
 800a9f4:	4a3f      	ldr	r2, [pc, #252]	; (800aaf4 <low_level_init+0x194>)
 800a9f6:	4940      	ldr	r1, [pc, #256]	; (800aaf8 <low_level_init+0x198>)
 800a9f8:	483c      	ldr	r0, [pc, #240]	; (800aaec <low_level_init+0x18c>)
 800a9fa:	f7fb fad7 	bl	8005fac <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800a9fe:	2304      	movs	r3, #4
 800aa00:	4a3e      	ldr	r2, [pc, #248]	; (800aafc <low_level_init+0x19c>)
 800aa02:	493f      	ldr	r1, [pc, #252]	; (800ab00 <low_level_init+0x1a0>)
 800aa04:	4839      	ldr	r0, [pc, #228]	; (800aaec <low_level_init+0x18c>)
 800aa06:	f7fb fb3a 	bl	800607e <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2206      	movs	r2, #6
 800aa0e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800aa12:	4b36      	ldr	r3, [pc, #216]	; (800aaec <low_level_init+0x18c>)
 800aa14:	695b      	ldr	r3, [r3, #20]
 800aa16:	781a      	ldrb	r2, [r3, #0]
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800aa1e:	4b33      	ldr	r3, [pc, #204]	; (800aaec <low_level_init+0x18c>)
 800aa20:	695b      	ldr	r3, [r3, #20]
 800aa22:	785a      	ldrb	r2, [r3, #1]
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800aa2a:	4b30      	ldr	r3, [pc, #192]	; (800aaec <low_level_init+0x18c>)
 800aa2c:	695b      	ldr	r3, [r3, #20]
 800aa2e:	789a      	ldrb	r2, [r3, #2]
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800aa36:	4b2d      	ldr	r3, [pc, #180]	; (800aaec <low_level_init+0x18c>)
 800aa38:	695b      	ldr	r3, [r3, #20]
 800aa3a:	78da      	ldrb	r2, [r3, #3]
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800aa42:	4b2a      	ldr	r3, [pc, #168]	; (800aaec <low_level_init+0x18c>)
 800aa44:	695b      	ldr	r3, [r3, #20]
 800aa46:	791a      	ldrb	r2, [r3, #4]
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800aa4e:	4b27      	ldr	r3, [pc, #156]	; (800aaec <low_level_init+0x18c>)
 800aa50:	695b      	ldr	r3, [r3, #20]
 800aa52:	795a      	ldrb	r2, [r3, #5]
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800aa60:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800aa68:	f043 030a 	orr.w	r3, r3, #10
 800aa6c:	b2da      	uxtb	r2, r3
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800aa74:	2300      	movs	r3, #0
 800aa76:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa78:	2300      	movs	r3, #0
 800aa7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800aa7c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800aa80:	2101      	movs	r1, #1
 800aa82:	4618      	mov	r0, r3
 800aa84:	f000 fbbe 	bl	800b204 <osSemaphoreCreate>
 800aa88:	4603      	mov	r3, r0
 800aa8a:	4a1e      	ldr	r2, [pc, #120]	; (800ab04 <low_level_init+0x1a4>)
 800aa8c:	6013      	str	r3, [r2, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800aa8e:	4b1e      	ldr	r3, [pc, #120]	; (800ab08 <low_level_init+0x1a8>)
 800aa90:	f107 040c 	add.w	r4, r7, #12
 800aa94:	461d      	mov	r5, r3
 800aa96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aa98:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aa9a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800aa9e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800aaa2:	f107 030c 	add.w	r3, r7, #12
 800aaa6:	6879      	ldr	r1, [r7, #4]
 800aaa8:	4618      	mov	r0, r3
 800aaaa:	f000 faae 	bl	800b00a <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800aaae:	480f      	ldr	r0, [pc, #60]	; (800aaec <low_level_init+0x18c>)
 800aab0:	f7fb fe0d 	bl	80066ce <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800aab4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800aab8:	461a      	mov	r2, r3
 800aaba:	211d      	movs	r1, #29
 800aabc:	480b      	ldr	r0, [pc, #44]	; (800aaec <low_level_init+0x18c>)
 800aabe:	f7fb fd38 	bl	8006532 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800aac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aac4:	f043 030b 	orr.w	r3, r3, #11
 800aac8:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800aaca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aacc:	461a      	mov	r2, r3
 800aace:	211d      	movs	r1, #29
 800aad0:	4806      	ldr	r0, [pc, #24]	; (800aaec <low_level_init+0x18c>)
 800aad2:	f7fb fd96 	bl	8006602 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800aad6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800aada:	461a      	mov	r2, r3
 800aadc:	211d      	movs	r1, #29
 800aade:	4803      	ldr	r0, [pc, #12]	; (800aaec <low_level_init+0x18c>)
 800aae0:	f7fb fd27 	bl	8006532 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800aae4:	bf00      	nop
 800aae6:	3740      	adds	r7, #64	; 0x40
 800aae8:	46bd      	mov	sp, r7
 800aaea:	bdb0      	pop	{r4, r5, r7, pc}
 800aaec:	20008da8 	.word	0x20008da8
 800aaf0:	40028000 	.word	0x40028000
 800aaf4:	20008df0 	.word	0x20008df0
 800aaf8:	200074d8 	.word	0x200074d8
 800aafc:	20007558 	.word	0x20007558
 800ab00:	20008d28 	.word	0x20008d28
 800ab04:	200004dc 	.word	0x200004dc
 800ab08:	0801cc1c 	.word	0x0801cc1c

0800ab0c <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b08a      	sub	sp, #40	; 0x28
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
 800ab14:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800ab16:	4b4b      	ldr	r3, [pc, #300]	; (800ac44 <low_level_output+0x138>)
 800ab18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab1a:	689b      	ldr	r3, [r3, #8]
 800ab1c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800ab22:	2300      	movs	r3, #0
 800ab24:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800ab26:	2300      	movs	r3, #0
 800ab28:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800ab2e:	4b45      	ldr	r3, [pc, #276]	; (800ac44 <low_level_output+0x138>)
 800ab30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab32:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800ab34:	2300      	movs	r3, #0
 800ab36:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	623b      	str	r3, [r7, #32]
 800ab3c:	e05a      	b.n	800abf4 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800ab3e:	69bb      	ldr	r3, [r7, #24]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	da03      	bge.n	800ab4e <low_level_output+0x42>
      {
        errval = ERR_USE;
 800ab46:	23f8      	movs	r3, #248	; 0xf8
 800ab48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800ab4c:	e05c      	b.n	800ac08 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800ab4e:	6a3b      	ldr	r3, [r7, #32]
 800ab50:	895b      	ldrh	r3, [r3, #10]
 800ab52:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800ab54:	2300      	movs	r3, #0
 800ab56:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800ab58:	e02f      	b.n	800abba <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800ab5a:	69fa      	ldr	r2, [r7, #28]
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	18d0      	adds	r0, r2, r3
 800ab60:	6a3b      	ldr	r3, [r7, #32]
 800ab62:	685a      	ldr	r2, [r3, #4]
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	18d1      	adds	r1, r2, r3
 800ab68:	693b      	ldr	r3, [r7, #16]
 800ab6a:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800ab6e:	3304      	adds	r3, #4
 800ab70:	461a      	mov	r2, r3
 800ab72:	f010 fe7f 	bl	801b874 <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800ab76:	69bb      	ldr	r3, [r7, #24]
 800ab78:	68db      	ldr	r3, [r3, #12]
 800ab7a:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800ab7c:	69bb      	ldr	r3, [r7, #24]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	2b00      	cmp	r3, #0
 800ab82:	da03      	bge.n	800ab8c <low_level_output+0x80>
        {
          errval = ERR_USE;
 800ab84:	23f8      	movs	r3, #248	; 0xf8
 800ab86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800ab8a:	e03d      	b.n	800ac08 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800ab8c:	69bb      	ldr	r3, [r7, #24]
 800ab8e:	689b      	ldr	r3, [r3, #8]
 800ab90:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800ab92:	693a      	ldr	r2, [r7, #16]
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	4413      	add	r3, r2
 800ab98:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800ab9c:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800ab9e:	68ba      	ldr	r2, [r7, #8]
 800aba0:	693b      	ldr	r3, [r7, #16]
 800aba2:	1ad3      	subs	r3, r2, r3
 800aba4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800aba8:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800abaa:	697a      	ldr	r2, [r7, #20]
 800abac:	693b      	ldr	r3, [r7, #16]
 800abae:	1ad3      	subs	r3, r2, r3
 800abb0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800abb4:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800abb6:	2300      	movs	r3, #0
 800abb8:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800abba:	68fa      	ldr	r2, [r7, #12]
 800abbc:	693b      	ldr	r3, [r7, #16]
 800abbe:	4413      	add	r3, r2
 800abc0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800abc4:	4293      	cmp	r3, r2
 800abc6:	d8c8      	bhi.n	800ab5a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800abc8:	69fa      	ldr	r2, [r7, #28]
 800abca:	693b      	ldr	r3, [r7, #16]
 800abcc:	18d0      	adds	r0, r2, r3
 800abce:	6a3b      	ldr	r3, [r7, #32]
 800abd0:	685a      	ldr	r2, [r3, #4]
 800abd2:	68bb      	ldr	r3, [r7, #8]
 800abd4:	4413      	add	r3, r2
 800abd6:	68fa      	ldr	r2, [r7, #12]
 800abd8:	4619      	mov	r1, r3
 800abda:	f010 fe4b 	bl	801b874 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800abde:	693a      	ldr	r2, [r7, #16]
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	4413      	add	r3, r2
 800abe4:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800abe6:	697a      	ldr	r2, [r7, #20]
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	4413      	add	r3, r2
 800abec:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800abee:	6a3b      	ldr	r3, [r7, #32]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	623b      	str	r3, [r7, #32]
 800abf4:	6a3b      	ldr	r3, [r7, #32]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d1a1      	bne.n	800ab3e <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800abfa:	6979      	ldr	r1, [r7, #20]
 800abfc:	4811      	ldr	r0, [pc, #68]	; (800ac44 <low_level_output+0x138>)
 800abfe:	f7fb faab 	bl	8006158 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800ac02:	2300      	movs	r3, #0
 800ac04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800ac08:	4b0e      	ldr	r3, [pc, #56]	; (800ac44 <low_level_output+0x138>)
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac10:	3314      	adds	r3, #20
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f003 0320 	and.w	r3, r3, #32
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d00d      	beq.n	800ac38 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800ac1c:	4b09      	ldr	r3, [pc, #36]	; (800ac44 <low_level_output+0x138>)
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac24:	3314      	adds	r3, #20
 800ac26:	2220      	movs	r2, #32
 800ac28:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800ac2a:	4b06      	ldr	r3, [pc, #24]	; (800ac44 <low_level_output+0x138>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac32:	3304      	adds	r3, #4
 800ac34:	2200      	movs	r2, #0
 800ac36:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800ac38:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	3728      	adds	r7, #40	; 0x28
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}
 800ac44:	20008da8 	.word	0x20008da8

0800ac48 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800ac48:	b580      	push	{r7, lr}
 800ac4a:	b08c      	sub	sp, #48	; 0x30
 800ac4c:	af00      	add	r7, sp, #0
 800ac4e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800ac50:	2300      	movs	r3, #0
 800ac52:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800ac54:	2300      	movs	r3, #0
 800ac56:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800ac58:	2300      	movs	r3, #0
 800ac5a:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800ac5c:	2300      	movs	r3, #0
 800ac5e:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800ac60:	2300      	movs	r3, #0
 800ac62:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800ac64:	2300      	movs	r3, #0
 800ac66:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800ac6c:	484f      	ldr	r0, [pc, #316]	; (800adac <low_level_input+0x164>)
 800ac6e:	f7fb fb5d 	bl	800632c <HAL_ETH_GetReceivedFrame_IT>
 800ac72:	4603      	mov	r3, r0
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d001      	beq.n	800ac7c <low_level_input+0x34>

    return NULL;
 800ac78:	2300      	movs	r3, #0
 800ac7a:	e092      	b.n	800ada2 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800ac7c:	4b4b      	ldr	r3, [pc, #300]	; (800adac <low_level_input+0x164>)
 800ac7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac80:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800ac82:	4b4a      	ldr	r3, [pc, #296]	; (800adac <low_level_input+0x164>)
 800ac84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac86:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800ac88:	89fb      	ldrh	r3, [r7, #14]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d007      	beq.n	800ac9e <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800ac8e:	89fb      	ldrh	r3, [r7, #14]
 800ac90:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800ac94:	4619      	mov	r1, r3
 800ac96:	2000      	movs	r0, #0
 800ac98:	f006 fc70 	bl	801157c <pbuf_alloc>
 800ac9c:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800ac9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d04b      	beq.n	800ad3c <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800aca4:	4b41      	ldr	r3, [pc, #260]	; (800adac <low_level_input+0x164>)
 800aca6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aca8:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800acaa:	2300      	movs	r3, #0
 800acac:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800acae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acb0:	62bb      	str	r3, [r7, #40]	; 0x28
 800acb2:	e040      	b.n	800ad36 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800acb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acb6:	895b      	ldrh	r3, [r3, #10]
 800acb8:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800acba:	2300      	movs	r3, #0
 800acbc:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800acbe:	e021      	b.n	800ad04 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800acc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acc2:	685a      	ldr	r2, [r3, #4]
 800acc4:	69bb      	ldr	r3, [r7, #24]
 800acc6:	18d0      	adds	r0, r2, r3
 800acc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800acca:	69fb      	ldr	r3, [r7, #28]
 800accc:	18d1      	adds	r1, r2, r3
 800acce:	69fb      	ldr	r3, [r7, #28]
 800acd0:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800acd4:	3304      	adds	r3, #4
 800acd6:	461a      	mov	r2, r3
 800acd8:	f010 fdcc 	bl	801b874 <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800acdc:	6a3b      	ldr	r3, [r7, #32]
 800acde:	68db      	ldr	r3, [r3, #12]
 800ace0:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800ace2:	6a3b      	ldr	r3, [r7, #32]
 800ace4:	689b      	ldr	r3, [r3, #8]
 800ace6:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800ace8:	69fa      	ldr	r2, [r7, #28]
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	4413      	add	r3, r2
 800acee:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800acf2:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800acf4:	69ba      	ldr	r2, [r7, #24]
 800acf6:	69fb      	ldr	r3, [r7, #28]
 800acf8:	1ad3      	subs	r3, r2, r3
 800acfa:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800acfe:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800ad00:	2300      	movs	r3, #0
 800ad02:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800ad04:	697a      	ldr	r2, [r7, #20]
 800ad06:	69fb      	ldr	r3, [r7, #28]
 800ad08:	4413      	add	r3, r2
 800ad0a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800ad0e:	4293      	cmp	r3, r2
 800ad10:	d8d6      	bhi.n	800acc0 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800ad12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad14:	685a      	ldr	r2, [r3, #4]
 800ad16:	69bb      	ldr	r3, [r7, #24]
 800ad18:	18d0      	adds	r0, r2, r3
 800ad1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad1c:	69fb      	ldr	r3, [r7, #28]
 800ad1e:	4413      	add	r3, r2
 800ad20:	697a      	ldr	r2, [r7, #20]
 800ad22:	4619      	mov	r1, r3
 800ad24:	f010 fda6 	bl	801b874 <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800ad28:	69fa      	ldr	r2, [r7, #28]
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	4413      	add	r3, r2
 800ad2e:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800ad30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	62bb      	str	r3, [r7, #40]	; 0x28
 800ad36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d1bb      	bne.n	800acb4 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800ad3c:	4b1b      	ldr	r3, [pc, #108]	; (800adac <low_level_input+0x164>)
 800ad3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad40:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ad42:	2300      	movs	r3, #0
 800ad44:	613b      	str	r3, [r7, #16]
 800ad46:	e00b      	b.n	800ad60 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800ad48:	6a3b      	ldr	r3, [r7, #32]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800ad50:	6a3b      	ldr	r3, [r7, #32]
 800ad52:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800ad54:	6a3b      	ldr	r3, [r7, #32]
 800ad56:	68db      	ldr	r3, [r3, #12]
 800ad58:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	3301      	adds	r3, #1
 800ad5e:	613b      	str	r3, [r7, #16]
 800ad60:	4b12      	ldr	r3, [pc, #72]	; (800adac <low_level_input+0x164>)
 800ad62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad64:	693a      	ldr	r2, [r7, #16]
 800ad66:	429a      	cmp	r2, r3
 800ad68:	d3ee      	bcc.n	800ad48 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800ad6a:	4b10      	ldr	r3, [pc, #64]	; (800adac <low_level_input+0x164>)
 800ad6c:	2200      	movs	r2, #0
 800ad6e:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800ad70:	4b0e      	ldr	r3, [pc, #56]	; (800adac <low_level_input+0x164>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad78:	3314      	adds	r3, #20
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d00d      	beq.n	800ada0 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800ad84:	4b09      	ldr	r3, [pc, #36]	; (800adac <low_level_input+0x164>)
 800ad86:	681b      	ldr	r3, [r3, #0]
 800ad88:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad8c:	3314      	adds	r3, #20
 800ad8e:	2280      	movs	r2, #128	; 0x80
 800ad90:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800ad92:	4b06      	ldr	r3, [pc, #24]	; (800adac <low_level_input+0x164>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ad9a:	3308      	adds	r3, #8
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	601a      	str	r2, [r3, #0]
  }
  return p;
 800ada0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3730      	adds	r7, #48	; 0x30
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd80      	pop	{r7, pc}
 800adaa:	bf00      	nop
 800adac:	20008da8 	.word	0x20008da8

0800adb0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800adb0:	b580      	push	{r7, lr}
 800adb2:	b084      	sub	sp, #16
 800adb4:	af00      	add	r7, sp, #0
 800adb6:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800adbc:	4b12      	ldr	r3, [pc, #72]	; (800ae08 <ethernetif_input+0x58>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f04f 31ff 	mov.w	r1, #4294967295
 800adc4:	4618      	mov	r0, r3
 800adc6:	f000 fa4f 	bl	800b268 <osSemaphoreWait>
 800adca:	4603      	mov	r3, r0
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d1f5      	bne.n	800adbc <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800add0:	480e      	ldr	r0, [pc, #56]	; (800ae0c <ethernetif_input+0x5c>)
 800add2:	f010 fbbf 	bl	801b554 <sys_mutex_lock>
        p = low_level_input( netif );
 800add6:	68f8      	ldr	r0, [r7, #12]
 800add8:	f7ff ff36 	bl	800ac48 <low_level_input>
 800addc:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 800adde:	68bb      	ldr	r3, [r7, #8]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d00a      	beq.n	800adfa <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	691b      	ldr	r3, [r3, #16]
 800ade8:	68f9      	ldr	r1, [r7, #12]
 800adea:	68b8      	ldr	r0, [r7, #8]
 800adec:	4798      	blx	r3
 800adee:	4603      	mov	r3, r0
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d002      	beq.n	800adfa <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 800adf4:	68b8      	ldr	r0, [r7, #8]
 800adf6:	f006 fea5 	bl	8011b44 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800adfa:	4804      	ldr	r0, [pc, #16]	; (800ae0c <ethernetif_input+0x5c>)
 800adfc:	f010 fbb9 	bl	801b572 <sys_mutex_unlock>
      } while(p!=NULL);
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	2b00      	cmp	r3, #0
 800ae04:	d1e4      	bne.n	800add0 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800ae06:	e7d9      	b.n	800adbc <ethernetif_input+0xc>
 800ae08:	200004dc 	.word	0x200004dc
 800ae0c:	2000a600 	.word	0x2000a600

0800ae10 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b082      	sub	sp, #8
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d106      	bne.n	800ae2c <ethernetif_init+0x1c>
 800ae1e:	4b0e      	ldr	r3, [pc, #56]	; (800ae58 <ethernetif_init+0x48>)
 800ae20:	f44f 720b 	mov.w	r2, #556	; 0x22c
 800ae24:	490d      	ldr	r1, [pc, #52]	; (800ae5c <ethernetif_init+0x4c>)
 800ae26:	480e      	ldr	r0, [pc, #56]	; (800ae60 <ethernetif_init+0x50>)
 800ae28:	f010 fdfe 	bl	801ba28 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2273      	movs	r2, #115	; 0x73
 800ae30:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2274      	movs	r2, #116	; 0x74
 800ae38:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	4a09      	ldr	r2, [pc, #36]	; (800ae64 <ethernetif_init+0x54>)
 800ae40:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	4a08      	ldr	r2, [pc, #32]	; (800ae68 <ethernetif_init+0x58>)
 800ae46:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f7ff fd89 	bl	800a960 <low_level_init>

  return ERR_OK;
 800ae4e:	2300      	movs	r3, #0
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3708      	adds	r7, #8
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}
 800ae58:	0801cc38 	.word	0x0801cc38
 800ae5c:	0801cc54 	.word	0x0801cc54
 800ae60:	0801cc64 	.word	0x0801cc64
 800ae64:	08019569 	.word	0x08019569
 800ae68:	0800ab0d 	.word	0x0800ab0d

0800ae6c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800ae70:	f7f9 fde4 	bl	8004a3c <HAL_GetTick>
 800ae74:	4603      	mov	r3, r0
}
 800ae76:	4618      	mov	r0, r3
 800ae78:	bd80      	pop	{r7, pc}
	...

0800ae7c <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800ae7c:	b580      	push	{r7, lr}
 800ae7e:	b084      	sub	sp, #16
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800ae84:	2300      	movs	r3, #0
 800ae86:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ae92:	089b      	lsrs	r3, r3, #2
 800ae94:	f003 0301 	and.w	r3, r3, #1
 800ae98:	b2db      	uxtb	r3, r3
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d05d      	beq.n	800af5a <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800ae9e:	4b34      	ldr	r3, [pc, #208]	; (800af70 <ethernetif_update_config+0xf4>)
 800aea0:	685b      	ldr	r3, [r3, #4]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d03f      	beq.n	800af26 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800aea6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800aeaa:	2100      	movs	r1, #0
 800aeac:	4830      	ldr	r0, [pc, #192]	; (800af70 <ethernetif_update_config+0xf4>)
 800aeae:	f7fb fba8 	bl	8006602 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800aeb2:	f7f9 fdc3 	bl	8004a3c <HAL_GetTick>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800aeba:	f107 0308 	add.w	r3, r7, #8
 800aebe:	461a      	mov	r2, r3
 800aec0:	2101      	movs	r1, #1
 800aec2:	482b      	ldr	r0, [pc, #172]	; (800af70 <ethernetif_update_config+0xf4>)
 800aec4:	f7fb fb35 	bl	8006532 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800aec8:	f7f9 fdb8 	bl	8004a3c <HAL_GetTick>
 800aecc:	4602      	mov	r2, r0
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	1ad3      	subs	r3, r2, r3
 800aed2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aed6:	d828      	bhi.n	800af2a <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800aed8:	68bb      	ldr	r3, [r7, #8]
 800aeda:	f003 0320 	and.w	r3, r3, #32
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d0eb      	beq.n	800aeba <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800aee2:	f107 0308 	add.w	r3, r7, #8
 800aee6:	461a      	mov	r2, r3
 800aee8:	2110      	movs	r1, #16
 800aeea:	4821      	ldr	r0, [pc, #132]	; (800af70 <ethernetif_update_config+0xf4>)
 800aeec:	f7fb fb21 	bl	8006532 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800aef0:	68bb      	ldr	r3, [r7, #8]
 800aef2:	f003 0304 	and.w	r3, r3, #4
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d004      	beq.n	800af04 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800aefa:	4b1d      	ldr	r3, [pc, #116]	; (800af70 <ethernetif_update_config+0xf4>)
 800aefc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800af00:	60da      	str	r2, [r3, #12]
 800af02:	e002      	b.n	800af0a <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800af04:	4b1a      	ldr	r3, [pc, #104]	; (800af70 <ethernetif_update_config+0xf4>)
 800af06:	2200      	movs	r2, #0
 800af08:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	f003 0302 	and.w	r3, r3, #2
 800af10:	2b00      	cmp	r3, #0
 800af12:	d003      	beq.n	800af1c <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800af14:	4b16      	ldr	r3, [pc, #88]	; (800af70 <ethernetif_update_config+0xf4>)
 800af16:	2200      	movs	r2, #0
 800af18:	609a      	str	r2, [r3, #8]
 800af1a:	e016      	b.n	800af4a <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800af1c:	4b14      	ldr	r3, [pc, #80]	; (800af70 <ethernetif_update_config+0xf4>)
 800af1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800af22:	609a      	str	r2, [r3, #8]
 800af24:	e011      	b.n	800af4a <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800af26:	bf00      	nop
 800af28:	e000      	b.n	800af2c <ethernetif_update_config+0xb0>
          goto error;
 800af2a:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800af2c:	4b10      	ldr	r3, [pc, #64]	; (800af70 <ethernetif_update_config+0xf4>)
 800af2e:	68db      	ldr	r3, [r3, #12]
 800af30:	08db      	lsrs	r3, r3, #3
 800af32:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800af34:	4b0e      	ldr	r3, [pc, #56]	; (800af70 <ethernetif_update_config+0xf4>)
 800af36:	689b      	ldr	r3, [r3, #8]
 800af38:	085b      	lsrs	r3, r3, #1
 800af3a:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800af3c:	4313      	orrs	r3, r2
 800af3e:	b29b      	uxth	r3, r3
 800af40:	461a      	mov	r2, r3
 800af42:	2100      	movs	r1, #0
 800af44:	480a      	ldr	r0, [pc, #40]	; (800af70 <ethernetif_update_config+0xf4>)
 800af46:	f7fb fb5c 	bl	8006602 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800af4a:	2100      	movs	r1, #0
 800af4c:	4808      	ldr	r0, [pc, #32]	; (800af70 <ethernetif_update_config+0xf4>)
 800af4e:	f7fb fc1d 	bl	800678c <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800af52:	4807      	ldr	r0, [pc, #28]	; (800af70 <ethernetif_update_config+0xf4>)
 800af54:	f7fb fbbb 	bl	80066ce <HAL_ETH_Start>
 800af58:	e002      	b.n	800af60 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800af5a:	4805      	ldr	r0, [pc, #20]	; (800af70 <ethernetif_update_config+0xf4>)
 800af5c:	f7fb fbe6 	bl	800672c <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800af60:	6878      	ldr	r0, [r7, #4]
 800af62:	f000 f807 	bl	800af74 <ethernetif_notify_conn_changed>
}
 800af66:	bf00      	nop
 800af68:	3710      	adds	r7, #16
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}
 800af6e:	bf00      	nop
 800af70:	20008da8 	.word	0x20008da8

0800af74 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800af74:	b480      	push	{r7}
 800af76:	b083      	sub	sp, #12
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800af7c:	bf00      	nop
 800af7e:	370c      	adds	r7, #12
 800af80:	46bd      	mov	sp, r7
 800af82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af86:	4770      	bx	lr

0800af88 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800af88:	b480      	push	{r7}
 800af8a:	b085      	sub	sp, #20
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	4603      	mov	r3, r0
 800af90:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800af92:	2300      	movs	r3, #0
 800af94:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800af96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800af9a:	2b84      	cmp	r3, #132	; 0x84
 800af9c:	d005      	beq.n	800afaa <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800af9e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800afa2:	68fb      	ldr	r3, [r7, #12]
 800afa4:	4413      	add	r3, r2
 800afa6:	3303      	adds	r3, #3
 800afa8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800afaa:	68fb      	ldr	r3, [r7, #12]
}
 800afac:	4618      	mov	r0, r3
 800afae:	3714      	adds	r7, #20
 800afb0:	46bd      	mov	sp, r7
 800afb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afb6:	4770      	bx	lr

0800afb8 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800afb8:	b480      	push	{r7}
 800afba:	b083      	sub	sp, #12
 800afbc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800afbe:	f3ef 8305 	mrs	r3, IPSR
 800afc2:	607b      	str	r3, [r7, #4]
  return(result);
 800afc4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	bf14      	ite	ne
 800afca:	2301      	movne	r3, #1
 800afcc:	2300      	moveq	r3, #0
 800afce:	b2db      	uxtb	r3, r3
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	370c      	adds	r7, #12
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800afe0:	f001 ff70 	bl	800cec4 <vTaskStartScheduler>
  
  return osOK;
 800afe4:	2300      	movs	r3, #0
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	bd80      	pop	{r7, pc}

0800afea <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800afea:	b580      	push	{r7, lr}
 800afec:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800afee:	f7ff ffe3 	bl	800afb8 <inHandlerMode>
 800aff2:	4603      	mov	r3, r0
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d003      	beq.n	800b000 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800aff8:	f002 f888 	bl	800d10c <xTaskGetTickCountFromISR>
 800affc:	4603      	mov	r3, r0
 800affe:	e002      	b.n	800b006 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800b000:	f002 f874 	bl	800d0ec <xTaskGetTickCount>
 800b004:	4603      	mov	r3, r0
  }
}
 800b006:	4618      	mov	r0, r3
 800b008:	bd80      	pop	{r7, pc}

0800b00a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b00a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b00c:	b089      	sub	sp, #36	; 0x24
 800b00e:	af04      	add	r7, sp, #16
 800b010:	6078      	str	r0, [r7, #4]
 800b012:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	695b      	ldr	r3, [r3, #20]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d020      	beq.n	800b05e <osThreadCreate+0x54>
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	699b      	ldr	r3, [r3, #24]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d01c      	beq.n	800b05e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	685c      	ldr	r4, [r3, #4]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681d      	ldr	r5, [r3, #0]
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	691e      	ldr	r6, [r3, #16]
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b036:	4618      	mov	r0, r3
 800b038:	f7ff ffa6 	bl	800af88 <makeFreeRtosPriority>
 800b03c:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	695b      	ldr	r3, [r3, #20]
 800b042:	687a      	ldr	r2, [r7, #4]
 800b044:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b046:	9202      	str	r2, [sp, #8]
 800b048:	9301      	str	r3, [sp, #4]
 800b04a:	9100      	str	r1, [sp, #0]
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	4632      	mov	r2, r6
 800b050:	4629      	mov	r1, r5
 800b052:	4620      	mov	r0, r4
 800b054:	f001 fd58 	bl	800cb08 <xTaskCreateStatic>
 800b058:	4603      	mov	r3, r0
 800b05a:	60fb      	str	r3, [r7, #12]
 800b05c:	e01c      	b.n	800b098 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	685c      	ldr	r4, [r3, #4]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b06a:	b29e      	uxth	r6, r3
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b072:	4618      	mov	r0, r3
 800b074:	f7ff ff88 	bl	800af88 <makeFreeRtosPriority>
 800b078:	4602      	mov	r2, r0
 800b07a:	f107 030c 	add.w	r3, r7, #12
 800b07e:	9301      	str	r3, [sp, #4]
 800b080:	9200      	str	r2, [sp, #0]
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	4632      	mov	r2, r6
 800b086:	4629      	mov	r1, r5
 800b088:	4620      	mov	r0, r4
 800b08a:	f001 fd9a 	bl	800cbc2 <xTaskCreate>
 800b08e:	4603      	mov	r3, r0
 800b090:	2b01      	cmp	r3, #1
 800b092:	d001      	beq.n	800b098 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800b094:	2300      	movs	r3, #0
 800b096:	e000      	b.n	800b09a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800b098:	68fb      	ldr	r3, [r7, #12]
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	3714      	adds	r7, #20
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b0a2 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800b0a2:	b580      	push	{r7, lr}
 800b0a4:	b084      	sub	sp, #16
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d001      	beq.n	800b0b8 <osDelay+0x16>
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	e000      	b.n	800b0ba <osDelay+0x18>
 800b0b8:	2301      	movs	r3, #1
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f001 fece 	bl	800ce5c <vTaskDelay>
  
  return osOK;
 800b0c0:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	3710      	adds	r7, #16
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}

0800b0ca <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800b0ca:	b580      	push	{r7, lr}
 800b0cc:	b082      	sub	sp, #8
 800b0ce:	af00      	add	r7, sp, #0
 800b0d0:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	685b      	ldr	r3, [r3, #4]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d007      	beq.n	800b0ea <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	685b      	ldr	r3, [r3, #4]
 800b0de:	4619      	mov	r1, r3
 800b0e0:	2001      	movs	r0, #1
 800b0e2:	f000 feb2 	bl	800be4a <xQueueCreateMutexStatic>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	e003      	b.n	800b0f2 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800b0ea:	2001      	movs	r0, #1
 800b0ec:	f000 fe95 	bl	800be1a <xQueueCreateMutex>
 800b0f0:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	3708      	adds	r7, #8
 800b0f6:	46bd      	mov	sp, r7
 800b0f8:	bd80      	pop	{r7, pc}
	...

0800b0fc <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b084      	sub	sp, #16
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
 800b104:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b106:	2300      	movs	r3, #0
 800b108:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d101      	bne.n	800b114 <osMutexWait+0x18>
    return osErrorParameter;
 800b110:	2380      	movs	r3, #128	; 0x80
 800b112:	e03a      	b.n	800b18a <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800b114:	2300      	movs	r3, #0
 800b116:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b11e:	d103      	bne.n	800b128 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800b120:	f04f 33ff 	mov.w	r3, #4294967295
 800b124:	60fb      	str	r3, [r7, #12]
 800b126:	e009      	b.n	800b13c <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d006      	beq.n	800b13c <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b12e:	683b      	ldr	r3, [r7, #0]
 800b130:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	2b00      	cmp	r3, #0
 800b136:	d101      	bne.n	800b13c <osMutexWait+0x40>
      ticks = 1;
 800b138:	2301      	movs	r3, #1
 800b13a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b13c:	f7ff ff3c 	bl	800afb8 <inHandlerMode>
 800b140:	4603      	mov	r3, r0
 800b142:	2b00      	cmp	r3, #0
 800b144:	d017      	beq.n	800b176 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b146:	f107 0308 	add.w	r3, r7, #8
 800b14a:	461a      	mov	r2, r3
 800b14c:	2100      	movs	r1, #0
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f001 faa8 	bl	800c6a4 <xQueueReceiveFromISR>
 800b154:	4603      	mov	r3, r0
 800b156:	2b01      	cmp	r3, #1
 800b158:	d001      	beq.n	800b15e <osMutexWait+0x62>
      return osErrorOS;
 800b15a:	23ff      	movs	r3, #255	; 0xff
 800b15c:	e015      	b.n	800b18a <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b15e:	68bb      	ldr	r3, [r7, #8]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d011      	beq.n	800b188 <osMutexWait+0x8c>
 800b164:	4b0b      	ldr	r3, [pc, #44]	; (800b194 <osMutexWait+0x98>)
 800b166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b16a:	601a      	str	r2, [r3, #0]
 800b16c:	f3bf 8f4f 	dsb	sy
 800b170:	f3bf 8f6f 	isb	sy
 800b174:	e008      	b.n	800b188 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800b176:	68f9      	ldr	r1, [r7, #12]
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f001 f987 	bl	800c48c <xQueueSemaphoreTake>
 800b17e:	4603      	mov	r3, r0
 800b180:	2b01      	cmp	r3, #1
 800b182:	d001      	beq.n	800b188 <osMutexWait+0x8c>
    return osErrorOS;
 800b184:	23ff      	movs	r3, #255	; 0xff
 800b186:	e000      	b.n	800b18a <osMutexWait+0x8e>
  }
  
  return osOK;
 800b188:	2300      	movs	r3, #0
}
 800b18a:	4618      	mov	r0, r3
 800b18c:	3710      	adds	r7, #16
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
 800b192:	bf00      	nop
 800b194:	e000ed04 	.word	0xe000ed04

0800b198 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b084      	sub	sp, #16
 800b19c:	af00      	add	r7, sp, #0
 800b19e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b1a0:	2300      	movs	r3, #0
 800b1a2:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800b1a8:	f7ff ff06 	bl	800afb8 <inHandlerMode>
 800b1ac:	4603      	mov	r3, r0
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d016      	beq.n	800b1e0 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800b1b2:	f107 0308 	add.w	r3, r7, #8
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	6878      	ldr	r0, [r7, #4]
 800b1ba:	f000 fffa 	bl	800c1b2 <xQueueGiveFromISR>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	2b01      	cmp	r3, #1
 800b1c2:	d001      	beq.n	800b1c8 <osMutexRelease+0x30>
      return osErrorOS;
 800b1c4:	23ff      	movs	r3, #255	; 0xff
 800b1c6:	e017      	b.n	800b1f8 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d013      	beq.n	800b1f6 <osMutexRelease+0x5e>
 800b1ce:	4b0c      	ldr	r3, [pc, #48]	; (800b200 <osMutexRelease+0x68>)
 800b1d0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b1d4:	601a      	str	r2, [r3, #0]
 800b1d6:	f3bf 8f4f 	dsb	sy
 800b1da:	f3bf 8f6f 	isb	sy
 800b1de:	e00a      	b.n	800b1f6 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	2100      	movs	r1, #0
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 fe4a 	bl	800be80 <xQueueGenericSend>
 800b1ec:	4603      	mov	r3, r0
 800b1ee:	2b01      	cmp	r3, #1
 800b1f0:	d001      	beq.n	800b1f6 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800b1f2:	23ff      	movs	r3, #255	; 0xff
 800b1f4:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
}
 800b1f8:	4618      	mov	r0, r3
 800b1fa:	3710      	adds	r7, #16
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}
 800b200:	e000ed04 	.word	0xe000ed04

0800b204 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800b204:	b580      	push	{r7, lr}
 800b206:	b086      	sub	sp, #24
 800b208:	af02      	add	r7, sp, #8
 800b20a:	6078      	str	r0, [r7, #4]
 800b20c:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d00f      	beq.n	800b236 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	2b01      	cmp	r3, #1
 800b21a:	d10a      	bne.n	800b232 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	685b      	ldr	r3, [r3, #4]
 800b220:	2203      	movs	r2, #3
 800b222:	9200      	str	r2, [sp, #0]
 800b224:	2200      	movs	r2, #0
 800b226:	2100      	movs	r1, #0
 800b228:	2001      	movs	r0, #1
 800b22a:	f000 fd0b 	bl	800bc44 <xQueueGenericCreateStatic>
 800b22e:	4603      	mov	r3, r0
 800b230:	e016      	b.n	800b260 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800b232:	2300      	movs	r3, #0
 800b234:	e014      	b.n	800b260 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	2b01      	cmp	r3, #1
 800b23a:	d110      	bne.n	800b25e <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800b23c:	2203      	movs	r2, #3
 800b23e:	2100      	movs	r1, #0
 800b240:	2001      	movs	r0, #1
 800b242:	f000 fd77 	bl	800bd34 <xQueueGenericCreate>
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d005      	beq.n	800b25a <osSemaphoreCreate+0x56>
 800b24e:	2300      	movs	r3, #0
 800b250:	2200      	movs	r2, #0
 800b252:	2100      	movs	r1, #0
 800b254:	68f8      	ldr	r0, [r7, #12]
 800b256:	f000 fe13 	bl	800be80 <xQueueGenericSend>
      return sema;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	e000      	b.n	800b260 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800b25e:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800b260:	4618      	mov	r0, r3
 800b262:	3710      	adds	r7, #16
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}

0800b268 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b084      	sub	sp, #16
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
 800b270:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800b272:	2300      	movs	r3, #0
 800b274:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d101      	bne.n	800b280 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800b27c:	2380      	movs	r3, #128	; 0x80
 800b27e:	e03a      	b.n	800b2f6 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800b280:	2300      	movs	r3, #0
 800b282:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b28a:	d103      	bne.n	800b294 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800b28c:	f04f 33ff 	mov.w	r3, #4294967295
 800b290:	60fb      	str	r3, [r7, #12]
 800b292:	e009      	b.n	800b2a8 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	2b00      	cmp	r3, #0
 800b298:	d006      	beq.n	800b2a8 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800b29a:	683b      	ldr	r3, [r7, #0]
 800b29c:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d101      	bne.n	800b2a8 <osSemaphoreWait+0x40>
      ticks = 1;
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800b2a8:	f7ff fe86 	bl	800afb8 <inHandlerMode>
 800b2ac:	4603      	mov	r3, r0
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d017      	beq.n	800b2e2 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b2b2:	f107 0308 	add.w	r3, r7, #8
 800b2b6:	461a      	mov	r2, r3
 800b2b8:	2100      	movs	r1, #0
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f001 f9f2 	bl	800c6a4 <xQueueReceiveFromISR>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	2b01      	cmp	r3, #1
 800b2c4:	d001      	beq.n	800b2ca <osSemaphoreWait+0x62>
      return osErrorOS;
 800b2c6:	23ff      	movs	r3, #255	; 0xff
 800b2c8:	e015      	b.n	800b2f6 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800b2ca:	68bb      	ldr	r3, [r7, #8]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d011      	beq.n	800b2f4 <osSemaphoreWait+0x8c>
 800b2d0:	4b0b      	ldr	r3, [pc, #44]	; (800b300 <osSemaphoreWait+0x98>)
 800b2d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b2d6:	601a      	str	r2, [r3, #0]
 800b2d8:	f3bf 8f4f 	dsb	sy
 800b2dc:	f3bf 8f6f 	isb	sy
 800b2e0:	e008      	b.n	800b2f4 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800b2e2:	68f9      	ldr	r1, [r7, #12]
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f001 f8d1 	bl	800c48c <xQueueSemaphoreTake>
 800b2ea:	4603      	mov	r3, r0
 800b2ec:	2b01      	cmp	r3, #1
 800b2ee:	d001      	beq.n	800b2f4 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800b2f0:	23ff      	movs	r3, #255	; 0xff
 800b2f2:	e000      	b.n	800b2f6 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800b2f4:	2300      	movs	r3, #0
}
 800b2f6:	4618      	mov	r0, r3
 800b2f8:	3710      	adds	r7, #16
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	bd80      	pop	{r7, pc}
 800b2fe:	bf00      	nop
 800b300:	e000ed04 	.word	0xe000ed04

0800b304 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800b304:	b580      	push	{r7, lr}
 800b306:	b084      	sub	sp, #16
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800b30c:	2300      	movs	r3, #0
 800b30e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800b310:	2300      	movs	r3, #0
 800b312:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800b314:	f7ff fe50 	bl	800afb8 <inHandlerMode>
 800b318:	4603      	mov	r3, r0
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d016      	beq.n	800b34c <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800b31e:	f107 0308 	add.w	r3, r7, #8
 800b322:	4619      	mov	r1, r3
 800b324:	6878      	ldr	r0, [r7, #4]
 800b326:	f000 ff44 	bl	800c1b2 <xQueueGiveFromISR>
 800b32a:	4603      	mov	r3, r0
 800b32c:	2b01      	cmp	r3, #1
 800b32e:	d001      	beq.n	800b334 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800b330:	23ff      	movs	r3, #255	; 0xff
 800b332:	e017      	b.n	800b364 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b334:	68bb      	ldr	r3, [r7, #8]
 800b336:	2b00      	cmp	r3, #0
 800b338:	d013      	beq.n	800b362 <osSemaphoreRelease+0x5e>
 800b33a:	4b0c      	ldr	r3, [pc, #48]	; (800b36c <osSemaphoreRelease+0x68>)
 800b33c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b340:	601a      	str	r2, [r3, #0]
 800b342:	f3bf 8f4f 	dsb	sy
 800b346:	f3bf 8f6f 	isb	sy
 800b34a:	e00a      	b.n	800b362 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800b34c:	2300      	movs	r3, #0
 800b34e:	2200      	movs	r2, #0
 800b350:	2100      	movs	r1, #0
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f000 fd94 	bl	800be80 <xQueueGenericSend>
 800b358:	4603      	mov	r3, r0
 800b35a:	2b01      	cmp	r3, #1
 800b35c:	d001      	beq.n	800b362 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800b35e:	23ff      	movs	r3, #255	; 0xff
 800b360:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800b362:	68fb      	ldr	r3, [r7, #12]
}
 800b364:	4618      	mov	r0, r3
 800b366:	3710      	adds	r7, #16
 800b368:	46bd      	mov	sp, r7
 800b36a:	bd80      	pop	{r7, pc}
 800b36c:	e000ed04 	.word	0xe000ed04

0800b370 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b378:	f7ff fe1e 	bl	800afb8 <inHandlerMode>
 800b37c:	4603      	mov	r3, r0
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d001      	beq.n	800b386 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800b382:	2382      	movs	r3, #130	; 0x82
 800b384:	e003      	b.n	800b38e <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f001 fa48 	bl	800c81c <vQueueDelete>

  return osOK; 
 800b38c:	2300      	movs	r3, #0
}
 800b38e:	4618      	mov	r0, r3
 800b390:	3708      	adds	r7, #8
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}

0800b396 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 800b396:	b580      	push	{r7, lr}
 800b398:	b086      	sub	sp, #24
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	685b      	ldr	r3, [r3, #4]
 800b3a2:	3303      	adds	r3, #3
 800b3a4:	f023 0303 	bic.w	r3, r3, #3
 800b3a8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800b3aa:	2014      	movs	r0, #20
 800b3ac:	f002 fe2c 	bl	800e008 <pvPortMalloc>
 800b3b0:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 800b3b2:	697b      	ldr	r3, [r7, #20]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d046      	beq.n	800b446 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681a      	ldr	r2, [r3, #0]
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 800b3c0:	68fa      	ldr	r2, [r7, #12]
 800b3c2:	697b      	ldr	r3, [r7, #20]
 800b3c4:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 800b3c6:	697b      	ldr	r3, [r7, #20]
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	f002 fe19 	bl	800e008 <pvPortMalloc>
 800b3d6:	4602      	mov	r2, r0
 800b3d8:	697b      	ldr	r3, [r7, #20]
 800b3da:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 800b3dc:	697b      	ldr	r3, [r7, #20]
 800b3de:	685b      	ldr	r3, [r3, #4]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d02b      	beq.n	800b43c <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	68fa      	ldr	r2, [r7, #12]
 800b3ea:	fb02 f303 	mul.w	r3, r2, r3
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f002 fe0a 	bl	800e008 <pvPortMalloc>
 800b3f4:	4602      	mov	r2, r0
 800b3f6:	697b      	ldr	r3, [r7, #20]
 800b3f8:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 800b3fa:	697b      	ldr	r3, [r7, #20]
 800b3fc:	681b      	ldr	r3, [r3, #0]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d011      	beq.n	800b426 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 800b402:	2300      	movs	r3, #0
 800b404:	613b      	str	r3, [r7, #16]
 800b406:	e008      	b.n	800b41a <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	685a      	ldr	r2, [r3, #4]
 800b40c:	693b      	ldr	r3, [r7, #16]
 800b40e:	4413      	add	r3, r2
 800b410:	2200      	movs	r2, #0
 800b412:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	3301      	adds	r3, #1
 800b418:	613b      	str	r3, [r7, #16]
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	693a      	ldr	r2, [r7, #16]
 800b420:	429a      	cmp	r2, r3
 800b422:	d3f1      	bcc.n	800b408 <osPoolCreate+0x72>
 800b424:	e00f      	b.n	800b446 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	685b      	ldr	r3, [r3, #4]
 800b42a:	4618      	mov	r0, r3
 800b42c:	f002 feb8 	bl	800e1a0 <vPortFree>
        vPortFree(thePool);
 800b430:	6978      	ldr	r0, [r7, #20]
 800b432:	f002 feb5 	bl	800e1a0 <vPortFree>
        thePool = NULL;
 800b436:	2300      	movs	r3, #0
 800b438:	617b      	str	r3, [r7, #20]
 800b43a:	e004      	b.n	800b446 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 800b43c:	6978      	ldr	r0, [r7, #20]
 800b43e:	f002 feaf 	bl	800e1a0 <vPortFree>
      thePool = NULL;
 800b442:	2300      	movs	r3, #0
 800b444:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 800b446:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 800b448:	4618      	mov	r0, r3
 800b44a:	3718      	adds	r7, #24
 800b44c:	46bd      	mov	sp, r7
 800b44e:	bd80      	pop	{r7, pc}

0800b450 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 800b450:	b580      	push	{r7, lr}
 800b452:	b08a      	sub	sp, #40	; 0x28
 800b454:	af00      	add	r7, sp, #0
 800b456:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 800b458:	2300      	movs	r3, #0
 800b45a:	627b      	str	r3, [r7, #36]	; 0x24
  void *p = NULL;
 800b45c:	2300      	movs	r3, #0
 800b45e:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 800b460:	f7ff fdaa 	bl	800afb8 <inHandlerMode>
 800b464:	4603      	mov	r3, r0
 800b466:	2b00      	cmp	r3, #0
 800b468:	d00e      	beq.n	800b488 <osPoolAlloc+0x38>
	__asm volatile
 800b46a:	f3ef 8211 	mrs	r2, BASEPRI
 800b46e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b472:	f383 8811 	msr	BASEPRI, r3
 800b476:	f3bf 8f6f 	isb	sy
 800b47a:	f3bf 8f4f 	dsb	sy
 800b47e:	617a      	str	r2, [r7, #20]
 800b480:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800b482:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 800b484:	627b      	str	r3, [r7, #36]	; 0x24
 800b486:	e001      	b.n	800b48c <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 800b488:	f002 fc9c 	bl	800ddc4 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 800b48c:	2300      	movs	r3, #0
 800b48e:	61fb      	str	r3, [r7, #28]
 800b490:	e029      	b.n	800b4e6 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	691a      	ldr	r2, [r3, #16]
 800b496:	69fb      	ldr	r3, [r7, #28]
 800b498:	4413      	add	r3, r2
 800b49a:	687a      	ldr	r2, [r7, #4]
 800b49c:	6892      	ldr	r2, [r2, #8]
 800b49e:	fbb3 f1f2 	udiv	r1, r3, r2
 800b4a2:	fb02 f201 	mul.w	r2, r2, r1
 800b4a6:	1a9b      	subs	r3, r3, r2
 800b4a8:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	685a      	ldr	r2, [r3, #4]
 800b4ae:	69bb      	ldr	r3, [r7, #24]
 800b4b0:	4413      	add	r3, r2
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d113      	bne.n	800b4e0 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	685a      	ldr	r2, [r3, #4]
 800b4bc:	69bb      	ldr	r3, [r7, #24]
 800b4be:	4413      	add	r3, r2
 800b4c0:	2201      	movs	r2, #1
 800b4c2:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	4619      	mov	r1, r3
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	68db      	ldr	r3, [r3, #12]
 800b4ce:	69ba      	ldr	r2, [r7, #24]
 800b4d0:	fb02 f303 	mul.w	r3, r2, r3
 800b4d4:	440b      	add	r3, r1
 800b4d6:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	69ba      	ldr	r2, [r7, #24]
 800b4dc:	611a      	str	r2, [r3, #16]
      break;
 800b4de:	e007      	b.n	800b4f0 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 800b4e0:	69fb      	ldr	r3, [r7, #28]
 800b4e2:	3301      	adds	r3, #1
 800b4e4:	61fb      	str	r3, [r7, #28]
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	689b      	ldr	r3, [r3, #8]
 800b4ea:	69fa      	ldr	r2, [r7, #28]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d3d0      	bcc.n	800b492 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 800b4f0:	f7ff fd62 	bl	800afb8 <inHandlerMode>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d005      	beq.n	800b506 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 800b4fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4fc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f383 8811 	msr	BASEPRI, r3
}
 800b504:	e001      	b.n	800b50a <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 800b506:	f002 fc8d 	bl	800de24 <vPortExitCritical>
  }
  
  return p;
 800b50a:	6a3b      	ldr	r3, [r7, #32]
}
 800b50c:	4618      	mov	r0, r3
 800b50e:	3728      	adds	r7, #40	; 0x28
 800b510:	46bd      	mov	sp, r7
 800b512:	bd80      	pop	{r7, pc}

0800b514 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 800b514:	b480      	push	{r7}
 800b516:	b085      	sub	sp, #20
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
 800b51c:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d101      	bne.n	800b528 <osPoolFree+0x14>
    return osErrorParameter;
 800b524:	2380      	movs	r3, #128	; 0x80
 800b526:	e030      	b.n	800b58a <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d101      	bne.n	800b532 <osPoolFree+0x1e>
    return osErrorParameter;
 800b52e:	2380      	movs	r3, #128	; 0x80
 800b530:	e02b      	b.n	800b58a <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	683a      	ldr	r2, [r7, #0]
 800b538:	429a      	cmp	r2, r3
 800b53a:	d201      	bcs.n	800b540 <osPoolFree+0x2c>
    return osErrorParameter;
 800b53c:	2380      	movs	r3, #128	; 0x80
 800b53e:	e024      	b.n	800b58a <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 800b540:	683b      	ldr	r3, [r7, #0]
 800b542:	687a      	ldr	r2, [r7, #4]
 800b544:	6812      	ldr	r2, [r2, #0]
 800b546:	1a9b      	subs	r3, r3, r2
 800b548:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	68da      	ldr	r2, [r3, #12]
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	fbb3 f1f2 	udiv	r1, r3, r2
 800b554:	fb02 f201 	mul.w	r2, r2, r1
 800b558:	1a9b      	subs	r3, r3, r2
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d001      	beq.n	800b562 <osPoolFree+0x4e>
    return osErrorParameter;
 800b55e:	2380      	movs	r3, #128	; 0x80
 800b560:	e013      	b.n	800b58a <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	68db      	ldr	r3, [r3, #12]
 800b566:	68fa      	ldr	r2, [r7, #12]
 800b568:	fbb2 f3f3 	udiv	r3, r2, r3
 800b56c:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	689b      	ldr	r3, [r3, #8]
 800b572:	68fa      	ldr	r2, [r7, #12]
 800b574:	429a      	cmp	r2, r3
 800b576:	d301      	bcc.n	800b57c <osPoolFree+0x68>
    return osErrorParameter;
 800b578:	2380      	movs	r3, #128	; 0x80
 800b57a:	e006      	b.n	800b58a <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	685a      	ldr	r2, [r3, #4]
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	4413      	add	r3, r2
 800b584:	2200      	movs	r2, #0
 800b586:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 800b588:	2300      	movs	r3, #0
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	3714      	adds	r7, #20
 800b58e:	46bd      	mov	sp, r7
 800b590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b594:	4770      	bx	lr

0800b596 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800b596:	b590      	push	{r4, r7, lr}
 800b598:	b085      	sub	sp, #20
 800b59a:	af02      	add	r7, sp, #8
 800b59c:	6078      	str	r0, [r7, #4]
 800b59e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	689b      	ldr	r3, [r3, #8]
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d011      	beq.n	800b5cc <osMessageCreate+0x36>
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	68db      	ldr	r3, [r3, #12]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d00d      	beq.n	800b5cc <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	6818      	ldr	r0, [r3, #0]
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6859      	ldr	r1, [r3, #4]
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	689a      	ldr	r2, [r3, #8]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	68db      	ldr	r3, [r3, #12]
 800b5c0:	2400      	movs	r4, #0
 800b5c2:	9400      	str	r4, [sp, #0]
 800b5c4:	f000 fb3e 	bl	800bc44 <xQueueGenericCreateStatic>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	e008      	b.n	800b5de <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	6818      	ldr	r0, [r3, #0]
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	685b      	ldr	r3, [r3, #4]
 800b5d4:	2200      	movs	r2, #0
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	f000 fbac 	bl	800bd34 <xQueueGenericCreate>
 800b5dc:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800b5de:	4618      	mov	r0, r3
 800b5e0:	370c      	adds	r7, #12
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd90      	pop	{r4, r7, pc}
	...

0800b5e8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b086      	sub	sp, #24
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	60f8      	str	r0, [r7, #12]
 800b5f0:	60b9      	str	r1, [r7, #8]
 800b5f2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800b5fc:	697b      	ldr	r3, [r7, #20]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d101      	bne.n	800b606 <osMessagePut+0x1e>
    ticks = 1;
 800b602:	2301      	movs	r3, #1
 800b604:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800b606:	f7ff fcd7 	bl	800afb8 <inHandlerMode>
 800b60a:	4603      	mov	r3, r0
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d018      	beq.n	800b642 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800b610:	f107 0210 	add.w	r2, r7, #16
 800b614:	f107 0108 	add.w	r1, r7, #8
 800b618:	2300      	movs	r3, #0
 800b61a:	68f8      	ldr	r0, [r7, #12]
 800b61c:	f000 fd2e 	bl	800c07c <xQueueGenericSendFromISR>
 800b620:	4603      	mov	r3, r0
 800b622:	2b01      	cmp	r3, #1
 800b624:	d001      	beq.n	800b62a <osMessagePut+0x42>
      return osErrorOS;
 800b626:	23ff      	movs	r3, #255	; 0xff
 800b628:	e018      	b.n	800b65c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b62a:	693b      	ldr	r3, [r7, #16]
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d014      	beq.n	800b65a <osMessagePut+0x72>
 800b630:	4b0c      	ldr	r3, [pc, #48]	; (800b664 <osMessagePut+0x7c>)
 800b632:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b636:	601a      	str	r2, [r3, #0]
 800b638:	f3bf 8f4f 	dsb	sy
 800b63c:	f3bf 8f6f 	isb	sy
 800b640:	e00b      	b.n	800b65a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800b642:	f107 0108 	add.w	r1, r7, #8
 800b646:	2300      	movs	r3, #0
 800b648:	697a      	ldr	r2, [r7, #20]
 800b64a:	68f8      	ldr	r0, [r7, #12]
 800b64c:	f000 fc18 	bl	800be80 <xQueueGenericSend>
 800b650:	4603      	mov	r3, r0
 800b652:	2b01      	cmp	r3, #1
 800b654:	d001      	beq.n	800b65a <osMessagePut+0x72>
      return osErrorOS;
 800b656:	23ff      	movs	r3, #255	; 0xff
 800b658:	e000      	b.n	800b65c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800b65a:	2300      	movs	r3, #0
}
 800b65c:	4618      	mov	r0, r3
 800b65e:	3718      	adds	r7, #24
 800b660:	46bd      	mov	sp, r7
 800b662:	bd80      	pop	{r7, pc}
 800b664:	e000ed04 	.word	0xe000ed04

0800b668 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800b668:	b590      	push	{r4, r7, lr}
 800b66a:	b08b      	sub	sp, #44	; 0x2c
 800b66c:	af00      	add	r7, sp, #0
 800b66e:	60f8      	str	r0, [r7, #12]
 800b670:	60b9      	str	r1, [r7, #8]
 800b672:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800b678:	2300      	movs	r3, #0
 800b67a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800b67c:	68bb      	ldr	r3, [r7, #8]
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d10a      	bne.n	800b698 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800b682:	2380      	movs	r3, #128	; 0x80
 800b684:	617b      	str	r3, [r7, #20]
    return event;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	461c      	mov	r4, r3
 800b68a:	f107 0314 	add.w	r3, r7, #20
 800b68e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b692:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b696:	e054      	b.n	800b742 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800b698:	2300      	movs	r3, #0
 800b69a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800b69c:	2300      	movs	r3, #0
 800b69e:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b6a6:	d103      	bne.n	800b6b0 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800b6a8:	f04f 33ff 	mov.w	r3, #4294967295
 800b6ac:	627b      	str	r3, [r7, #36]	; 0x24
 800b6ae:	e009      	b.n	800b6c4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d006      	beq.n	800b6c4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800b6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d101      	bne.n	800b6c4 <osMessageGet+0x5c>
      ticks = 1;
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800b6c4:	f7ff fc78 	bl	800afb8 <inHandlerMode>
 800b6c8:	4603      	mov	r3, r0
 800b6ca:	2b00      	cmp	r3, #0
 800b6cc:	d01c      	beq.n	800b708 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800b6ce:	f107 0220 	add.w	r2, r7, #32
 800b6d2:	f107 0314 	add.w	r3, r7, #20
 800b6d6:	3304      	adds	r3, #4
 800b6d8:	4619      	mov	r1, r3
 800b6da:	68b8      	ldr	r0, [r7, #8]
 800b6dc:	f000 ffe2 	bl	800c6a4 <xQueueReceiveFromISR>
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	2b01      	cmp	r3, #1
 800b6e4:	d102      	bne.n	800b6ec <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800b6e6:	2310      	movs	r3, #16
 800b6e8:	617b      	str	r3, [r7, #20]
 800b6ea:	e001      	b.n	800b6f0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800b6ec:	2300      	movs	r3, #0
 800b6ee:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b6f0:	6a3b      	ldr	r3, [r7, #32]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d01d      	beq.n	800b732 <osMessageGet+0xca>
 800b6f6:	4b15      	ldr	r3, [pc, #84]	; (800b74c <osMessageGet+0xe4>)
 800b6f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6fc:	601a      	str	r2, [r3, #0]
 800b6fe:	f3bf 8f4f 	dsb	sy
 800b702:	f3bf 8f6f 	isb	sy
 800b706:	e014      	b.n	800b732 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800b708:	f107 0314 	add.w	r3, r7, #20
 800b70c:	3304      	adds	r3, #4
 800b70e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b710:	4619      	mov	r1, r3
 800b712:	68b8      	ldr	r0, [r7, #8]
 800b714:	f000 fdda 	bl	800c2cc <xQueueReceive>
 800b718:	4603      	mov	r3, r0
 800b71a:	2b01      	cmp	r3, #1
 800b71c:	d102      	bne.n	800b724 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800b71e:	2310      	movs	r3, #16
 800b720:	617b      	str	r3, [r7, #20]
 800b722:	e006      	b.n	800b732 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800b724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b726:	2b00      	cmp	r3, #0
 800b728:	d101      	bne.n	800b72e <osMessageGet+0xc6>
 800b72a:	2300      	movs	r3, #0
 800b72c:	e000      	b.n	800b730 <osMessageGet+0xc8>
 800b72e:	2340      	movs	r3, #64	; 0x40
 800b730:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	461c      	mov	r4, r3
 800b736:	f107 0314 	add.w	r3, r7, #20
 800b73a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b73e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b742:	68f8      	ldr	r0, [r7, #12]
 800b744:	372c      	adds	r7, #44	; 0x2c
 800b746:	46bd      	mov	sp, r7
 800b748:	bd90      	pop	{r4, r7, pc}
 800b74a:	bf00      	nop
 800b74c:	e000ed04 	.word	0xe000ed04

0800b750 <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 800b750:	b590      	push	{r4, r7, lr}
 800b752:	b087      	sub	sp, #28
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
 800b758:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	60fb      	str	r3, [r7, #12]
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	685b      	ldr	r3, [r3, #4]
 800b764:	613b      	str	r3, [r7, #16]
 800b766:	2300      	movs	r3, #0
 800b768:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	689c      	ldr	r4, [r3, #8]
 800b76e:	200c      	movs	r0, #12
 800b770:	f002 fc4a 	bl	800e008 <pvPortMalloc>
 800b774:	4603      	mov	r3, r0
 800b776:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	689b      	ldr	r3, [r3, #8]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d101      	bne.n	800b786 <osMailCreate+0x36>
    return NULL;
 800b782:	2300      	movs	r3, #0
 800b784:	e038      	b.n	800b7f8 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	689b      	ldr	r3, [r3, #8]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	687a      	ldr	r2, [r7, #4]
 800b78e:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	6818      	ldr	r0, [r3, #0]
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	689b      	ldr	r3, [r3, #8]
 800b798:	681c      	ldr	r4, [r3, #0]
 800b79a:	2200      	movs	r2, #0
 800b79c:	2104      	movs	r1, #4
 800b79e:	f000 fac9 	bl	800bd34 <xQueueGenericCreate>
 800b7a2:	4603      	mov	r3, r0
 800b7a4:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	689b      	ldr	r3, [r3, #8]
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	685b      	ldr	r3, [r3, #4]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d107      	bne.n	800b7c2 <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	689b      	ldr	r3, [r3, #8]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f002 fcf1 	bl	800e1a0 <vPortFree>
    return NULL;
 800b7be:	2300      	movs	r3, #0
 800b7c0:	e01a      	b.n	800b7f8 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	689b      	ldr	r3, [r3, #8]
 800b7c6:	681c      	ldr	r4, [r3, #0]
 800b7c8:	f107 030c 	add.w	r3, r7, #12
 800b7cc:	4618      	mov	r0, r3
 800b7ce:	f7ff fde2 	bl	800b396 <osPoolCreate>
 800b7d2:	4603      	mov	r3, r0
 800b7d4:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	689b      	ldr	r3, [r3, #8]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	689b      	ldr	r3, [r3, #8]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d107      	bne.n	800b7f2 <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	689b      	ldr	r3, [r3, #8]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	f002 fcd9 	bl	800e1a0 <vPortFree>
    return NULL;
 800b7ee:	2300      	movs	r3, #0
 800b7f0:	e002      	b.n	800b7f8 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	689b      	ldr	r3, [r3, #8]
 800b7f6:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 800b7f8:	4618      	mov	r0, r3
 800b7fa:	371c      	adds	r7, #28
 800b7fc:	46bd      	mov	sp, r7
 800b7fe:	bd90      	pop	{r4, r7, pc}

0800b800 <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b084      	sub	sp, #16
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
 800b808:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d101      	bne.n	800b814 <osMailAlloc+0x14>
    return NULL;
 800b810:	2300      	movs	r3, #0
 800b812:	e006      	b.n	800b822 <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	689b      	ldr	r3, [r3, #8]
 800b818:	4618      	mov	r0, r3
 800b81a:	f7ff fe19 	bl	800b450 <osPoolAlloc>
 800b81e:	60f8      	str	r0, [r7, #12]
  
  return p;
 800b820:	68fb      	ldr	r3, [r7, #12]
}
 800b822:	4618      	mov	r0, r3
 800b824:	3710      	adds	r7, #16
 800b826:	46bd      	mov	sp, r7
 800b828:	bd80      	pop	{r7, pc}
	...

0800b82c <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 800b82c:	b580      	push	{r7, lr}
 800b82e:	b084      	sub	sp, #16
 800b830:	af00      	add	r7, sp, #0
 800b832:	6078      	str	r0, [r7, #4]
 800b834:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	d101      	bne.n	800b840 <osMailPut+0x14>
    return osErrorParameter;
 800b83c:	2380      	movs	r3, #128	; 0x80
 800b83e:	e02c      	b.n	800b89a <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 800b840:	2300      	movs	r3, #0
 800b842:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 800b844:	f7ff fbb8 	bl	800afb8 <inHandlerMode>
 800b848:	4603      	mov	r3, r0
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d018      	beq.n	800b880 <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	6858      	ldr	r0, [r3, #4]
 800b852:	f107 020c 	add.w	r2, r7, #12
 800b856:	4639      	mov	r1, r7
 800b858:	2300      	movs	r3, #0
 800b85a:	f000 fc0f 	bl	800c07c <xQueueGenericSendFromISR>
 800b85e:	4603      	mov	r3, r0
 800b860:	2b01      	cmp	r3, #1
 800b862:	d001      	beq.n	800b868 <osMailPut+0x3c>
      return osErrorOS;
 800b864:	23ff      	movs	r3, #255	; 0xff
 800b866:	e018      	b.n	800b89a <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d014      	beq.n	800b898 <osMailPut+0x6c>
 800b86e:	4b0d      	ldr	r3, [pc, #52]	; (800b8a4 <osMailPut+0x78>)
 800b870:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b874:	601a      	str	r2, [r3, #0]
 800b876:	f3bf 8f4f 	dsb	sy
 800b87a:	f3bf 8f6f 	isb	sy
 800b87e:	e00b      	b.n	800b898 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6858      	ldr	r0, [r3, #4]
 800b884:	4639      	mov	r1, r7
 800b886:	2300      	movs	r3, #0
 800b888:	2200      	movs	r2, #0
 800b88a:	f000 faf9 	bl	800be80 <xQueueGenericSend>
 800b88e:	4603      	mov	r3, r0
 800b890:	2b01      	cmp	r3, #1
 800b892:	d001      	beq.n	800b898 <osMailPut+0x6c>
      return osErrorOS;
 800b894:	23ff      	movs	r3, #255	; 0xff
 800b896:	e000      	b.n	800b89a <osMailPut+0x6e>
    }
  }
  
  return osOK;
 800b898:	2300      	movs	r3, #0
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3710      	adds	r7, #16
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd80      	pop	{r7, pc}
 800b8a2:	bf00      	nop
 800b8a4:	e000ed04 	.word	0xe000ed04

0800b8a8 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 800b8a8:	b590      	push	{r4, r7, lr}
 800b8aa:	b08b      	sub	sp, #44	; 0x2c
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	60f8      	str	r0, [r7, #12]
 800b8b0:	60b9      	str	r1, [r7, #8]
 800b8b2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 800b8b4:	68bb      	ldr	r3, [r7, #8]
 800b8b6:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 800b8b8:	68bb      	ldr	r3, [r7, #8]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d10a      	bne.n	800b8d4 <osMailGet+0x2c>
    event.status = osErrorParameter;
 800b8be:	2380      	movs	r3, #128	; 0x80
 800b8c0:	617b      	str	r3, [r7, #20]
    return event;
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	461c      	mov	r4, r3
 800b8c6:	f107 0314 	add.w	r3, r7, #20
 800b8ca:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b8ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800b8d2:	e056      	b.n	800b982 <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800b8d8:	2300      	movs	r3, #0
 800b8da:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8e2:	d103      	bne.n	800b8ec <osMailGet+0x44>
    ticks = portMAX_DELAY;
 800b8e4:	f04f 33ff 	mov.w	r3, #4294967295
 800b8e8:	627b      	str	r3, [r7, #36]	; 0x24
 800b8ea:	e009      	b.n	800b900 <osMailGet+0x58>
  }
  else if (millisec != 0) {
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d006      	beq.n	800b900 <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800b8f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d101      	bne.n	800b900 <osMailGet+0x58>
      ticks = 1;
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800b900:	f7ff fb5a 	bl	800afb8 <inHandlerMode>
 800b904:	4603      	mov	r3, r0
 800b906:	2b00      	cmp	r3, #0
 800b908:	d01d      	beq.n	800b946 <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	6858      	ldr	r0, [r3, #4]
 800b90e:	f107 0220 	add.w	r2, r7, #32
 800b912:	f107 0314 	add.w	r3, r7, #20
 800b916:	3304      	adds	r3, #4
 800b918:	4619      	mov	r1, r3
 800b91a:	f000 fec3 	bl	800c6a4 <xQueueReceiveFromISR>
 800b91e:	4603      	mov	r3, r0
 800b920:	2b01      	cmp	r3, #1
 800b922:	d102      	bne.n	800b92a <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 800b924:	2320      	movs	r3, #32
 800b926:	617b      	str	r3, [r7, #20]
 800b928:	e001      	b.n	800b92e <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 800b92a:	2300      	movs	r3, #0
 800b92c:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800b92e:	6a3b      	ldr	r3, [r7, #32]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d01e      	beq.n	800b972 <osMailGet+0xca>
 800b934:	4b15      	ldr	r3, [pc, #84]	; (800b98c <osMailGet+0xe4>)
 800b936:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b93a:	601a      	str	r2, [r3, #0]
 800b93c:	f3bf 8f4f 	dsb	sy
 800b940:	f3bf 8f6f 	isb	sy
 800b944:	e015      	b.n	800b972 <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 800b946:	68bb      	ldr	r3, [r7, #8]
 800b948:	6858      	ldr	r0, [r3, #4]
 800b94a:	f107 0314 	add.w	r3, r7, #20
 800b94e:	3304      	adds	r3, #4
 800b950:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b952:	4619      	mov	r1, r3
 800b954:	f000 fcba 	bl	800c2cc <xQueueReceive>
 800b958:	4603      	mov	r3, r0
 800b95a:	2b01      	cmp	r3, #1
 800b95c:	d102      	bne.n	800b964 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 800b95e:	2320      	movs	r3, #32
 800b960:	617b      	str	r3, [r7, #20]
 800b962:	e006      	b.n	800b972 <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800b964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b966:	2b00      	cmp	r3, #0
 800b968:	d101      	bne.n	800b96e <osMailGet+0xc6>
 800b96a:	2300      	movs	r3, #0
 800b96c:	e000      	b.n	800b970 <osMailGet+0xc8>
 800b96e:	2340      	movs	r3, #64	; 0x40
 800b970:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	461c      	mov	r4, r3
 800b976:	f107 0314 	add.w	r3, r7, #20
 800b97a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b97e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800b982:	68f8      	ldr	r0, [r7, #12]
 800b984:	372c      	adds	r7, #44	; 0x2c
 800b986:	46bd      	mov	sp, r7
 800b988:	bd90      	pop	{r4, r7, pc}
 800b98a:	bf00      	nop
 800b98c:	e000ed04 	.word	0xe000ed04

0800b990 <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b082      	sub	sp, #8
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
 800b998:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d101      	bne.n	800b9a4 <osMailFree+0x14>
    return osErrorParameter;
 800b9a0:	2380      	movs	r3, #128	; 0x80
 800b9a2:	e006      	b.n	800b9b2 <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	689b      	ldr	r3, [r3, #8]
 800b9a8:	6839      	ldr	r1, [r7, #0]
 800b9aa:	4618      	mov	r0, r3
 800b9ac:	f7ff fdb2 	bl	800b514 <osPoolFree>
 800b9b0:	4603      	mov	r3, r0
}
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	3708      	adds	r7, #8
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}

0800b9ba <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 800b9ba:	b580      	push	{r7, lr}
 800b9bc:	b082      	sub	sp, #8
 800b9be:	af00      	add	r7, sp, #0
 800b9c0:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b9c2:	f7ff faf9 	bl	800afb8 <inHandlerMode>
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d004      	beq.n	800b9d6 <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	f000 ff07 	bl	800c7e0 <uxQueueMessagesWaitingFromISR>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	e003      	b.n	800b9de <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f000 fee4 	bl	800c7a4 <uxQueueMessagesWaiting>
 800b9dc:	4603      	mov	r3, r0
  }
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3708      	adds	r7, #8
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}

0800b9e6 <osMessageDelete>:
* @brief Delete a Message Queue
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval  status code that indicates the execution status of the function.
*/
osStatus osMessageDelete (osMessageQId queue_id)
{
 800b9e6:	b580      	push	{r7, lr}
 800b9e8:	b082      	sub	sp, #8
 800b9ea:	af00      	add	r7, sp, #0
 800b9ec:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800b9ee:	f7ff fae3 	bl	800afb8 <inHandlerMode>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d001      	beq.n	800b9fc <osMessageDelete+0x16>
    return osErrorISR;
 800b9f8:	2382      	movs	r3, #130	; 0x82
 800b9fa:	e003      	b.n	800ba04 <osMessageDelete+0x1e>
  }

  vQueueDelete(queue_id);
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f000 ff0d 	bl	800c81c <vQueueDelete>

  return osOK; 
 800ba02:	2300      	movs	r3, #0
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	3708      	adds	r7, #8
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}

0800ba0c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	b083      	sub	sp, #12
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	f103 0208 	add.w	r2, r3, #8
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f04f 32ff 	mov.w	r2, #4294967295
 800ba24:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	f103 0208 	add.w	r2, r3, #8
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	f103 0208 	add.w	r2, r3, #8
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	2200      	movs	r2, #0
 800ba3e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ba40:	bf00      	nop
 800ba42:	370c      	adds	r7, #12
 800ba44:	46bd      	mov	sp, r7
 800ba46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba4a:	4770      	bx	lr

0800ba4c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ba4c:	b480      	push	{r7}
 800ba4e:	b083      	sub	sp, #12
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2200      	movs	r2, #0
 800ba58:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ba5a:	bf00      	nop
 800ba5c:	370c      	adds	r7, #12
 800ba5e:	46bd      	mov	sp, r7
 800ba60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba64:	4770      	bx	lr

0800ba66 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ba66:	b480      	push	{r7}
 800ba68:	b085      	sub	sp, #20
 800ba6a:	af00      	add	r7, sp, #0
 800ba6c:	6078      	str	r0, [r7, #4]
 800ba6e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	685b      	ldr	r3, [r3, #4]
 800ba74:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ba76:	683b      	ldr	r3, [r7, #0]
 800ba78:	68fa      	ldr	r2, [r7, #12]
 800ba7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	689a      	ldr	r2, [r3, #8]
 800ba80:	683b      	ldr	r3, [r7, #0]
 800ba82:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	689b      	ldr	r3, [r3, #8]
 800ba88:	683a      	ldr	r2, [r7, #0]
 800ba8a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	683a      	ldr	r2, [r7, #0]
 800ba90:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	687a      	ldr	r2, [r7, #4]
 800ba96:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	1c5a      	adds	r2, r3, #1
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	601a      	str	r2, [r3, #0]
}
 800baa2:	bf00      	nop
 800baa4:	3714      	adds	r7, #20
 800baa6:	46bd      	mov	sp, r7
 800baa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baac:	4770      	bx	lr

0800baae <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800baae:	b480      	push	{r7}
 800bab0:	b085      	sub	sp, #20
 800bab2:	af00      	add	r7, sp, #0
 800bab4:	6078      	str	r0, [r7, #4]
 800bab6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bab8:	683b      	ldr	r3, [r7, #0]
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bac4:	d103      	bne.n	800bace <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	691b      	ldr	r3, [r3, #16]
 800baca:	60fb      	str	r3, [r7, #12]
 800bacc:	e00c      	b.n	800bae8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	3308      	adds	r3, #8
 800bad2:	60fb      	str	r3, [r7, #12]
 800bad4:	e002      	b.n	800badc <vListInsert+0x2e>
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	685b      	ldr	r3, [r3, #4]
 800bada:	60fb      	str	r3, [r7, #12]
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	685b      	ldr	r3, [r3, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	68ba      	ldr	r2, [r7, #8]
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d2f6      	bcs.n	800bad6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bae8:	68fb      	ldr	r3, [r7, #12]
 800baea:	685a      	ldr	r2, [r3, #4]
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800baf0:	683b      	ldr	r3, [r7, #0]
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	683a      	ldr	r2, [r7, #0]
 800baf6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800baf8:	683b      	ldr	r3, [r7, #0]
 800bafa:	68fa      	ldr	r2, [r7, #12]
 800bafc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	683a      	ldr	r2, [r7, #0]
 800bb02:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bb04:	683b      	ldr	r3, [r7, #0]
 800bb06:	687a      	ldr	r2, [r7, #4]
 800bb08:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bb0a:	687b      	ldr	r3, [r7, #4]
 800bb0c:	681b      	ldr	r3, [r3, #0]
 800bb0e:	1c5a      	adds	r2, r3, #1
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	601a      	str	r2, [r3, #0]
}
 800bb14:	bf00      	nop
 800bb16:	3714      	adds	r7, #20
 800bb18:	46bd      	mov	sp, r7
 800bb1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1e:	4770      	bx	lr

0800bb20 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bb20:	b480      	push	{r7}
 800bb22:	b085      	sub	sp, #20
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	691b      	ldr	r3, [r3, #16]
 800bb2c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	685b      	ldr	r3, [r3, #4]
 800bb32:	687a      	ldr	r2, [r7, #4]
 800bb34:	6892      	ldr	r2, [r2, #8]
 800bb36:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	689b      	ldr	r3, [r3, #8]
 800bb3c:	687a      	ldr	r2, [r7, #4]
 800bb3e:	6852      	ldr	r2, [r2, #4]
 800bb40:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	685b      	ldr	r3, [r3, #4]
 800bb46:	687a      	ldr	r2, [r7, #4]
 800bb48:	429a      	cmp	r2, r3
 800bb4a:	d103      	bne.n	800bb54 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	689a      	ldr	r2, [r3, #8]
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	2200      	movs	r2, #0
 800bb58:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	1e5a      	subs	r2, r3, #1
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	681b      	ldr	r3, [r3, #0]
}
 800bb68:	4618      	mov	r0, r3
 800bb6a:	3714      	adds	r7, #20
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb72:	4770      	bx	lr

0800bb74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bb74:	b580      	push	{r7, lr}
 800bb76:	b084      	sub	sp, #16
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d10a      	bne.n	800bb9e <xQueueGenericReset+0x2a>
	__asm volatile
 800bb88:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb8c:	f383 8811 	msr	BASEPRI, r3
 800bb90:	f3bf 8f6f 	isb	sy
 800bb94:	f3bf 8f4f 	dsb	sy
 800bb98:	60bb      	str	r3, [r7, #8]
}
 800bb9a:	bf00      	nop
 800bb9c:	e7fe      	b.n	800bb9c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800bb9e:	f002 f911 	bl	800ddc4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	681a      	ldr	r2, [r3, #0]
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbaa:	68f9      	ldr	r1, [r7, #12]
 800bbac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bbae:	fb01 f303 	mul.w	r3, r1, r3
 800bbb2:	441a      	add	r2, r3
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	2200      	movs	r2, #0
 800bbbc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	681a      	ldr	r2, [r3, #0]
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	681a      	ldr	r2, [r3, #0]
 800bbca:	68fb      	ldr	r3, [r7, #12]
 800bbcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbce:	3b01      	subs	r3, #1
 800bbd0:	68f9      	ldr	r1, [r7, #12]
 800bbd2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bbd4:	fb01 f303 	mul.w	r3, r1, r3
 800bbd8:	441a      	add	r2, r3
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	22ff      	movs	r2, #255	; 0xff
 800bbe2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	22ff      	movs	r2, #255	; 0xff
 800bbea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800bbee:	683b      	ldr	r3, [r7, #0]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d114      	bne.n	800bc1e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	691b      	ldr	r3, [r3, #16]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d01a      	beq.n	800bc32 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	3310      	adds	r3, #16
 800bc00:	4618      	mov	r0, r3
 800bc02:	f001 fbd3 	bl	800d3ac <xTaskRemoveFromEventList>
 800bc06:	4603      	mov	r3, r0
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d012      	beq.n	800bc32 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bc0c:	4b0c      	ldr	r3, [pc, #48]	; (800bc40 <xQueueGenericReset+0xcc>)
 800bc0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc12:	601a      	str	r2, [r3, #0]
 800bc14:	f3bf 8f4f 	dsb	sy
 800bc18:	f3bf 8f6f 	isb	sy
 800bc1c:	e009      	b.n	800bc32 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	3310      	adds	r3, #16
 800bc22:	4618      	mov	r0, r3
 800bc24:	f7ff fef2 	bl	800ba0c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	3324      	adds	r3, #36	; 0x24
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	f7ff feed 	bl	800ba0c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bc32:	f002 f8f7 	bl	800de24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bc36:	2301      	movs	r3, #1
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3710      	adds	r7, #16
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}
 800bc40:	e000ed04 	.word	0xe000ed04

0800bc44 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bc44:	b580      	push	{r7, lr}
 800bc46:	b08e      	sub	sp, #56	; 0x38
 800bc48:	af02      	add	r7, sp, #8
 800bc4a:	60f8      	str	r0, [r7, #12]
 800bc4c:	60b9      	str	r1, [r7, #8]
 800bc4e:	607a      	str	r2, [r7, #4]
 800bc50:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d10a      	bne.n	800bc6e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800bc58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc5c:	f383 8811 	msr	BASEPRI, r3
 800bc60:	f3bf 8f6f 	isb	sy
 800bc64:	f3bf 8f4f 	dsb	sy
 800bc68:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800bc6a:	bf00      	nop
 800bc6c:	e7fe      	b.n	800bc6c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d10a      	bne.n	800bc8a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800bc74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc78:	f383 8811 	msr	BASEPRI, r3
 800bc7c:	f3bf 8f6f 	isb	sy
 800bc80:	f3bf 8f4f 	dsb	sy
 800bc84:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bc86:	bf00      	nop
 800bc88:	e7fe      	b.n	800bc88 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d002      	beq.n	800bc96 <xQueueGenericCreateStatic+0x52>
 800bc90:	68bb      	ldr	r3, [r7, #8]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d001      	beq.n	800bc9a <xQueueGenericCreateStatic+0x56>
 800bc96:	2301      	movs	r3, #1
 800bc98:	e000      	b.n	800bc9c <xQueueGenericCreateStatic+0x58>
 800bc9a:	2300      	movs	r3, #0
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d10a      	bne.n	800bcb6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800bca0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bca4:	f383 8811 	msr	BASEPRI, r3
 800bca8:	f3bf 8f6f 	isb	sy
 800bcac:	f3bf 8f4f 	dsb	sy
 800bcb0:	623b      	str	r3, [r7, #32]
}
 800bcb2:	bf00      	nop
 800bcb4:	e7fe      	b.n	800bcb4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d102      	bne.n	800bcc2 <xQueueGenericCreateStatic+0x7e>
 800bcbc:	68bb      	ldr	r3, [r7, #8]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d101      	bne.n	800bcc6 <xQueueGenericCreateStatic+0x82>
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	e000      	b.n	800bcc8 <xQueueGenericCreateStatic+0x84>
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d10a      	bne.n	800bce2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800bccc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcd0:	f383 8811 	msr	BASEPRI, r3
 800bcd4:	f3bf 8f6f 	isb	sy
 800bcd8:	f3bf 8f4f 	dsb	sy
 800bcdc:	61fb      	str	r3, [r7, #28]
}
 800bcde:	bf00      	nop
 800bce0:	e7fe      	b.n	800bce0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800bce2:	2348      	movs	r3, #72	; 0x48
 800bce4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800bce6:	697b      	ldr	r3, [r7, #20]
 800bce8:	2b48      	cmp	r3, #72	; 0x48
 800bcea:	d00a      	beq.n	800bd02 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800bcec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf0:	f383 8811 	msr	BASEPRI, r3
 800bcf4:	f3bf 8f6f 	isb	sy
 800bcf8:	f3bf 8f4f 	dsb	sy
 800bcfc:	61bb      	str	r3, [r7, #24]
}
 800bcfe:	bf00      	nop
 800bd00:	e7fe      	b.n	800bd00 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800bd02:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bd04:	683b      	ldr	r3, [r7, #0]
 800bd06:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800bd08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d00d      	beq.n	800bd2a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bd0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd10:	2201      	movs	r2, #1
 800bd12:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bd16:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800bd1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd1c:	9300      	str	r3, [sp, #0]
 800bd1e:	4613      	mov	r3, r2
 800bd20:	687a      	ldr	r2, [r7, #4]
 800bd22:	68b9      	ldr	r1, [r7, #8]
 800bd24:	68f8      	ldr	r0, [r7, #12]
 800bd26:	f000 f83f 	bl	800bda8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bd2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	3730      	adds	r7, #48	; 0x30
 800bd30:	46bd      	mov	sp, r7
 800bd32:	bd80      	pop	{r7, pc}

0800bd34 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b08a      	sub	sp, #40	; 0x28
 800bd38:	af02      	add	r7, sp, #8
 800bd3a:	60f8      	str	r0, [r7, #12]
 800bd3c:	60b9      	str	r1, [r7, #8]
 800bd3e:	4613      	mov	r3, r2
 800bd40:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d10a      	bne.n	800bd5e <xQueueGenericCreate+0x2a>
	__asm volatile
 800bd48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd4c:	f383 8811 	msr	BASEPRI, r3
 800bd50:	f3bf 8f6f 	isb	sy
 800bd54:	f3bf 8f4f 	dsb	sy
 800bd58:	613b      	str	r3, [r7, #16]
}
 800bd5a:	bf00      	nop
 800bd5c:	e7fe      	b.n	800bd5c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	68ba      	ldr	r2, [r7, #8]
 800bd62:	fb02 f303 	mul.w	r3, r2, r3
 800bd66:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bd68:	69fb      	ldr	r3, [r7, #28]
 800bd6a:	3348      	adds	r3, #72	; 0x48
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	f002 f94b 	bl	800e008 <pvPortMalloc>
 800bd72:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bd74:	69bb      	ldr	r3, [r7, #24]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	d011      	beq.n	800bd9e <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bd7a:	69bb      	ldr	r3, [r7, #24]
 800bd7c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bd7e:	697b      	ldr	r3, [r7, #20]
 800bd80:	3348      	adds	r3, #72	; 0x48
 800bd82:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bd84:	69bb      	ldr	r3, [r7, #24]
 800bd86:	2200      	movs	r2, #0
 800bd88:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bd8c:	79fa      	ldrb	r2, [r7, #7]
 800bd8e:	69bb      	ldr	r3, [r7, #24]
 800bd90:	9300      	str	r3, [sp, #0]
 800bd92:	4613      	mov	r3, r2
 800bd94:	697a      	ldr	r2, [r7, #20]
 800bd96:	68b9      	ldr	r1, [r7, #8]
 800bd98:	68f8      	ldr	r0, [r7, #12]
 800bd9a:	f000 f805 	bl	800bda8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bd9e:	69bb      	ldr	r3, [r7, #24]
	}
 800bda0:	4618      	mov	r0, r3
 800bda2:	3720      	adds	r7, #32
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}

0800bda8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b084      	sub	sp, #16
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	60f8      	str	r0, [r7, #12]
 800bdb0:	60b9      	str	r1, [r7, #8]
 800bdb2:	607a      	str	r2, [r7, #4]
 800bdb4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d103      	bne.n	800bdc4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bdbc:	69bb      	ldr	r3, [r7, #24]
 800bdbe:	69ba      	ldr	r2, [r7, #24]
 800bdc0:	601a      	str	r2, [r3, #0]
 800bdc2:	e002      	b.n	800bdca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bdc4:	69bb      	ldr	r3, [r7, #24]
 800bdc6:	687a      	ldr	r2, [r7, #4]
 800bdc8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bdca:	69bb      	ldr	r3, [r7, #24]
 800bdcc:	68fa      	ldr	r2, [r7, #12]
 800bdce:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bdd0:	69bb      	ldr	r3, [r7, #24]
 800bdd2:	68ba      	ldr	r2, [r7, #8]
 800bdd4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bdd6:	2101      	movs	r1, #1
 800bdd8:	69b8      	ldr	r0, [r7, #24]
 800bdda:	f7ff fecb 	bl	800bb74 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bdde:	bf00      	nop
 800bde0:	3710      	adds	r7, #16
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bd80      	pop	{r7, pc}

0800bde6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bde6:	b580      	push	{r7, lr}
 800bde8:	b082      	sub	sp, #8
 800bdea:	af00      	add	r7, sp, #0
 800bdec:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d00e      	beq.n	800be12 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	2200      	movs	r2, #0
 800be04:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800be06:	2300      	movs	r3, #0
 800be08:	2200      	movs	r2, #0
 800be0a:	2100      	movs	r1, #0
 800be0c:	6878      	ldr	r0, [r7, #4]
 800be0e:	f000 f837 	bl	800be80 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800be12:	bf00      	nop
 800be14:	3708      	adds	r7, #8
 800be16:	46bd      	mov	sp, r7
 800be18:	bd80      	pop	{r7, pc}

0800be1a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800be1a:	b580      	push	{r7, lr}
 800be1c:	b086      	sub	sp, #24
 800be1e:	af00      	add	r7, sp, #0
 800be20:	4603      	mov	r3, r0
 800be22:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800be24:	2301      	movs	r3, #1
 800be26:	617b      	str	r3, [r7, #20]
 800be28:	2300      	movs	r3, #0
 800be2a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800be2c:	79fb      	ldrb	r3, [r7, #7]
 800be2e:	461a      	mov	r2, r3
 800be30:	6939      	ldr	r1, [r7, #16]
 800be32:	6978      	ldr	r0, [r7, #20]
 800be34:	f7ff ff7e 	bl	800bd34 <xQueueGenericCreate>
 800be38:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800be3a:	68f8      	ldr	r0, [r7, #12]
 800be3c:	f7ff ffd3 	bl	800bde6 <prvInitialiseMutex>

		return xNewQueue;
 800be40:	68fb      	ldr	r3, [r7, #12]
	}
 800be42:	4618      	mov	r0, r3
 800be44:	3718      	adds	r7, #24
 800be46:	46bd      	mov	sp, r7
 800be48:	bd80      	pop	{r7, pc}

0800be4a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800be4a:	b580      	push	{r7, lr}
 800be4c:	b088      	sub	sp, #32
 800be4e:	af02      	add	r7, sp, #8
 800be50:	4603      	mov	r3, r0
 800be52:	6039      	str	r1, [r7, #0]
 800be54:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800be56:	2301      	movs	r3, #1
 800be58:	617b      	str	r3, [r7, #20]
 800be5a:	2300      	movs	r3, #0
 800be5c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800be5e:	79fb      	ldrb	r3, [r7, #7]
 800be60:	9300      	str	r3, [sp, #0]
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	2200      	movs	r2, #0
 800be66:	6939      	ldr	r1, [r7, #16]
 800be68:	6978      	ldr	r0, [r7, #20]
 800be6a:	f7ff feeb 	bl	800bc44 <xQueueGenericCreateStatic>
 800be6e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800be70:	68f8      	ldr	r0, [r7, #12]
 800be72:	f7ff ffb8 	bl	800bde6 <prvInitialiseMutex>

		return xNewQueue;
 800be76:	68fb      	ldr	r3, [r7, #12]
	}
 800be78:	4618      	mov	r0, r3
 800be7a:	3718      	adds	r7, #24
 800be7c:	46bd      	mov	sp, r7
 800be7e:	bd80      	pop	{r7, pc}

0800be80 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b08e      	sub	sp, #56	; 0x38
 800be84:	af00      	add	r7, sp, #0
 800be86:	60f8      	str	r0, [r7, #12]
 800be88:	60b9      	str	r1, [r7, #8]
 800be8a:	607a      	str	r2, [r7, #4]
 800be8c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800be8e:	2300      	movs	r3, #0
 800be90:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800be96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d10a      	bne.n	800beb2 <xQueueGenericSend+0x32>
	__asm volatile
 800be9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bea0:	f383 8811 	msr	BASEPRI, r3
 800bea4:	f3bf 8f6f 	isb	sy
 800bea8:	f3bf 8f4f 	dsb	sy
 800beac:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800beae:	bf00      	nop
 800beb0:	e7fe      	b.n	800beb0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800beb2:	68bb      	ldr	r3, [r7, #8]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d103      	bne.n	800bec0 <xQueueGenericSend+0x40>
 800beb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800beba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d101      	bne.n	800bec4 <xQueueGenericSend+0x44>
 800bec0:	2301      	movs	r3, #1
 800bec2:	e000      	b.n	800bec6 <xQueueGenericSend+0x46>
 800bec4:	2300      	movs	r3, #0
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d10a      	bne.n	800bee0 <xQueueGenericSend+0x60>
	__asm volatile
 800beca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bece:	f383 8811 	msr	BASEPRI, r3
 800bed2:	f3bf 8f6f 	isb	sy
 800bed6:	f3bf 8f4f 	dsb	sy
 800beda:	627b      	str	r3, [r7, #36]	; 0x24
}
 800bedc:	bf00      	nop
 800bede:	e7fe      	b.n	800bede <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	2b02      	cmp	r3, #2
 800bee4:	d103      	bne.n	800beee <xQueueGenericSend+0x6e>
 800bee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800beea:	2b01      	cmp	r3, #1
 800beec:	d101      	bne.n	800bef2 <xQueueGenericSend+0x72>
 800beee:	2301      	movs	r3, #1
 800bef0:	e000      	b.n	800bef4 <xQueueGenericSend+0x74>
 800bef2:	2300      	movs	r3, #0
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d10a      	bne.n	800bf0e <xQueueGenericSend+0x8e>
	__asm volatile
 800bef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800befc:	f383 8811 	msr	BASEPRI, r3
 800bf00:	f3bf 8f6f 	isb	sy
 800bf04:	f3bf 8f4f 	dsb	sy
 800bf08:	623b      	str	r3, [r7, #32]
}
 800bf0a:	bf00      	nop
 800bf0c:	e7fe      	b.n	800bf0c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800bf0e:	f001 fc0d 	bl	800d72c <xTaskGetSchedulerState>
 800bf12:	4603      	mov	r3, r0
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d102      	bne.n	800bf1e <xQueueGenericSend+0x9e>
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d101      	bne.n	800bf22 <xQueueGenericSend+0xa2>
 800bf1e:	2301      	movs	r3, #1
 800bf20:	e000      	b.n	800bf24 <xQueueGenericSend+0xa4>
 800bf22:	2300      	movs	r3, #0
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d10a      	bne.n	800bf3e <xQueueGenericSend+0xbe>
	__asm volatile
 800bf28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf2c:	f383 8811 	msr	BASEPRI, r3
 800bf30:	f3bf 8f6f 	isb	sy
 800bf34:	f3bf 8f4f 	dsb	sy
 800bf38:	61fb      	str	r3, [r7, #28]
}
 800bf3a:	bf00      	nop
 800bf3c:	e7fe      	b.n	800bf3c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800bf3e:	f001 ff41 	bl	800ddc4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800bf42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bf46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf4a:	429a      	cmp	r2, r3
 800bf4c:	d302      	bcc.n	800bf54 <xQueueGenericSend+0xd4>
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	2b02      	cmp	r3, #2
 800bf52:	d129      	bne.n	800bfa8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800bf54:	683a      	ldr	r2, [r7, #0]
 800bf56:	68b9      	ldr	r1, [r7, #8]
 800bf58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800bf5a:	f000 fc9a 	bl	800c892 <prvCopyDataToQueue>
 800bf5e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bf60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d010      	beq.n	800bf8a <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bf68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf6a:	3324      	adds	r3, #36	; 0x24
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f001 fa1d 	bl	800d3ac <xTaskRemoveFromEventList>
 800bf72:	4603      	mov	r3, r0
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d013      	beq.n	800bfa0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800bf78:	4b3f      	ldr	r3, [pc, #252]	; (800c078 <xQueueGenericSend+0x1f8>)
 800bf7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf7e:	601a      	str	r2, [r3, #0]
 800bf80:	f3bf 8f4f 	dsb	sy
 800bf84:	f3bf 8f6f 	isb	sy
 800bf88:	e00a      	b.n	800bfa0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800bf8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d007      	beq.n	800bfa0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800bf90:	4b39      	ldr	r3, [pc, #228]	; (800c078 <xQueueGenericSend+0x1f8>)
 800bf92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bf96:	601a      	str	r2, [r3, #0]
 800bf98:	f3bf 8f4f 	dsb	sy
 800bf9c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800bfa0:	f001 ff40 	bl	800de24 <vPortExitCritical>
				return pdPASS;
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	e063      	b.n	800c070 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2b00      	cmp	r3, #0
 800bfac:	d103      	bne.n	800bfb6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800bfae:	f001 ff39 	bl	800de24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	e05c      	b.n	800c070 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800bfb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d106      	bne.n	800bfca <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800bfbc:	f107 0314 	add.w	r3, r7, #20
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f001 fa55 	bl	800d470 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800bfc6:	2301      	movs	r3, #1
 800bfc8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800bfca:	f001 ff2b 	bl	800de24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800bfce:	f000 ffe3 	bl	800cf98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800bfd2:	f001 fef7 	bl	800ddc4 <vPortEnterCritical>
 800bfd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfd8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bfdc:	b25b      	sxtb	r3, r3
 800bfde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfe2:	d103      	bne.n	800bfec <xQueueGenericSend+0x16c>
 800bfe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bfec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bff2:	b25b      	sxtb	r3, r3
 800bff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bff8:	d103      	bne.n	800c002 <xQueueGenericSend+0x182>
 800bffa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bffc:	2200      	movs	r2, #0
 800bffe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c002:	f001 ff0f 	bl	800de24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c006:	1d3a      	adds	r2, r7, #4
 800c008:	f107 0314 	add.w	r3, r7, #20
 800c00c:	4611      	mov	r1, r2
 800c00e:	4618      	mov	r0, r3
 800c010:	f001 fa44 	bl	800d49c <xTaskCheckForTimeOut>
 800c014:	4603      	mov	r3, r0
 800c016:	2b00      	cmp	r3, #0
 800c018:	d124      	bne.n	800c064 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c01a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c01c:	f000 fd31 	bl	800ca82 <prvIsQueueFull>
 800c020:	4603      	mov	r3, r0
 800c022:	2b00      	cmp	r3, #0
 800c024:	d018      	beq.n	800c058 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c028:	3310      	adds	r3, #16
 800c02a:	687a      	ldr	r2, [r7, #4]
 800c02c:	4611      	mov	r1, r2
 800c02e:	4618      	mov	r0, r3
 800c030:	f001 f998 	bl	800d364 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c034:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c036:	f000 fcbc 	bl	800c9b2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c03a:	f000 ffbb 	bl	800cfb4 <xTaskResumeAll>
 800c03e:	4603      	mov	r3, r0
 800c040:	2b00      	cmp	r3, #0
 800c042:	f47f af7c 	bne.w	800bf3e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800c046:	4b0c      	ldr	r3, [pc, #48]	; (800c078 <xQueueGenericSend+0x1f8>)
 800c048:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c04c:	601a      	str	r2, [r3, #0]
 800c04e:	f3bf 8f4f 	dsb	sy
 800c052:	f3bf 8f6f 	isb	sy
 800c056:	e772      	b.n	800bf3e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c058:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c05a:	f000 fcaa 	bl	800c9b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c05e:	f000 ffa9 	bl	800cfb4 <xTaskResumeAll>
 800c062:	e76c      	b.n	800bf3e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c064:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c066:	f000 fca4 	bl	800c9b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c06a:	f000 ffa3 	bl	800cfb4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c06e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c070:	4618      	mov	r0, r3
 800c072:	3738      	adds	r7, #56	; 0x38
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}
 800c078:	e000ed04 	.word	0xe000ed04

0800c07c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c07c:	b580      	push	{r7, lr}
 800c07e:	b090      	sub	sp, #64	; 0x40
 800c080:	af00      	add	r7, sp, #0
 800c082:	60f8      	str	r0, [r7, #12]
 800c084:	60b9      	str	r1, [r7, #8]
 800c086:	607a      	str	r2, [r7, #4]
 800c088:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800c08e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c090:	2b00      	cmp	r3, #0
 800c092:	d10a      	bne.n	800c0aa <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800c094:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c098:	f383 8811 	msr	BASEPRI, r3
 800c09c:	f3bf 8f6f 	isb	sy
 800c0a0:	f3bf 8f4f 	dsb	sy
 800c0a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c0a6:	bf00      	nop
 800c0a8:	e7fe      	b.n	800c0a8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	d103      	bne.n	800c0b8 <xQueueGenericSendFromISR+0x3c>
 800c0b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d101      	bne.n	800c0bc <xQueueGenericSendFromISR+0x40>
 800c0b8:	2301      	movs	r3, #1
 800c0ba:	e000      	b.n	800c0be <xQueueGenericSendFromISR+0x42>
 800c0bc:	2300      	movs	r3, #0
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d10a      	bne.n	800c0d8 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800c0c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0c6:	f383 8811 	msr	BASEPRI, r3
 800c0ca:	f3bf 8f6f 	isb	sy
 800c0ce:	f3bf 8f4f 	dsb	sy
 800c0d2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c0d4:	bf00      	nop
 800c0d6:	e7fe      	b.n	800c0d6 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c0d8:	683b      	ldr	r3, [r7, #0]
 800c0da:	2b02      	cmp	r3, #2
 800c0dc:	d103      	bne.n	800c0e6 <xQueueGenericSendFromISR+0x6a>
 800c0de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c0e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c0e2:	2b01      	cmp	r3, #1
 800c0e4:	d101      	bne.n	800c0ea <xQueueGenericSendFromISR+0x6e>
 800c0e6:	2301      	movs	r3, #1
 800c0e8:	e000      	b.n	800c0ec <xQueueGenericSendFromISR+0x70>
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d10a      	bne.n	800c106 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800c0f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0f4:	f383 8811 	msr	BASEPRI, r3
 800c0f8:	f3bf 8f6f 	isb	sy
 800c0fc:	f3bf 8f4f 	dsb	sy
 800c100:	623b      	str	r3, [r7, #32]
}
 800c102:	bf00      	nop
 800c104:	e7fe      	b.n	800c104 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c106:	f001 ff3f 	bl	800df88 <vPortValidateInterruptPriority>
	__asm volatile
 800c10a:	f3ef 8211 	mrs	r2, BASEPRI
 800c10e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c112:	f383 8811 	msr	BASEPRI, r3
 800c116:	f3bf 8f6f 	isb	sy
 800c11a:	f3bf 8f4f 	dsb	sy
 800c11e:	61fa      	str	r2, [r7, #28]
 800c120:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800c122:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c124:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c126:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c128:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c12a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c12c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c12e:	429a      	cmp	r2, r3
 800c130:	d302      	bcc.n	800c138 <xQueueGenericSendFromISR+0xbc>
 800c132:	683b      	ldr	r3, [r7, #0]
 800c134:	2b02      	cmp	r3, #2
 800c136:	d12f      	bne.n	800c198 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c13a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c13e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c146:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c148:	683a      	ldr	r2, [r7, #0]
 800c14a:	68b9      	ldr	r1, [r7, #8]
 800c14c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c14e:	f000 fba0 	bl	800c892 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c152:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800c156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c15a:	d112      	bne.n	800c182 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c15c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c15e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c160:	2b00      	cmp	r3, #0
 800c162:	d016      	beq.n	800c192 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c166:	3324      	adds	r3, #36	; 0x24
 800c168:	4618      	mov	r0, r3
 800c16a:	f001 f91f 	bl	800d3ac <xTaskRemoveFromEventList>
 800c16e:	4603      	mov	r3, r0
 800c170:	2b00      	cmp	r3, #0
 800c172:	d00e      	beq.n	800c192 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d00b      	beq.n	800c192 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2201      	movs	r2, #1
 800c17e:	601a      	str	r2, [r3, #0]
 800c180:	e007      	b.n	800c192 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c182:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c186:	3301      	adds	r3, #1
 800c188:	b2db      	uxtb	r3, r3
 800c18a:	b25a      	sxtb	r2, r3
 800c18c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c18e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c192:	2301      	movs	r3, #1
 800c194:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800c196:	e001      	b.n	800c19c <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c198:	2300      	movs	r3, #0
 800c19a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c19c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c19e:	617b      	str	r3, [r7, #20]
	__asm volatile
 800c1a0:	697b      	ldr	r3, [r7, #20]
 800c1a2:	f383 8811 	msr	BASEPRI, r3
}
 800c1a6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c1a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c1aa:	4618      	mov	r0, r3
 800c1ac:	3740      	adds	r7, #64	; 0x40
 800c1ae:	46bd      	mov	sp, r7
 800c1b0:	bd80      	pop	{r7, pc}

0800c1b2 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c1b2:	b580      	push	{r7, lr}
 800c1b4:	b08e      	sub	sp, #56	; 0x38
 800c1b6:	af00      	add	r7, sp, #0
 800c1b8:	6078      	str	r0, [r7, #4]
 800c1ba:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c1c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d10a      	bne.n	800c1dc <xQueueGiveFromISR+0x2a>
	__asm volatile
 800c1c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1ca:	f383 8811 	msr	BASEPRI, r3
 800c1ce:	f3bf 8f6f 	isb	sy
 800c1d2:	f3bf 8f4f 	dsb	sy
 800c1d6:	623b      	str	r3, [r7, #32]
}
 800c1d8:	bf00      	nop
 800c1da:	e7fe      	b.n	800c1da <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c1dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d00a      	beq.n	800c1fa <xQueueGiveFromISR+0x48>
	__asm volatile
 800c1e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1e8:	f383 8811 	msr	BASEPRI, r3
 800c1ec:	f3bf 8f6f 	isb	sy
 800c1f0:	f3bf 8f4f 	dsb	sy
 800c1f4:	61fb      	str	r3, [r7, #28]
}
 800c1f6:	bf00      	nop
 800c1f8:	e7fe      	b.n	800c1f8 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800c1fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d103      	bne.n	800c20a <xQueueGiveFromISR+0x58>
 800c202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c204:	689b      	ldr	r3, [r3, #8]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d101      	bne.n	800c20e <xQueueGiveFromISR+0x5c>
 800c20a:	2301      	movs	r3, #1
 800c20c:	e000      	b.n	800c210 <xQueueGiveFromISR+0x5e>
 800c20e:	2300      	movs	r3, #0
 800c210:	2b00      	cmp	r3, #0
 800c212:	d10a      	bne.n	800c22a <xQueueGiveFromISR+0x78>
	__asm volatile
 800c214:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c218:	f383 8811 	msr	BASEPRI, r3
 800c21c:	f3bf 8f6f 	isb	sy
 800c220:	f3bf 8f4f 	dsb	sy
 800c224:	61bb      	str	r3, [r7, #24]
}
 800c226:	bf00      	nop
 800c228:	e7fe      	b.n	800c228 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c22a:	f001 fead 	bl	800df88 <vPortValidateInterruptPriority>
	__asm volatile
 800c22e:	f3ef 8211 	mrs	r2, BASEPRI
 800c232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c236:	f383 8811 	msr	BASEPRI, r3
 800c23a:	f3bf 8f6f 	isb	sy
 800c23e:	f3bf 8f4f 	dsb	sy
 800c242:	617a      	str	r2, [r7, #20]
 800c244:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c246:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c248:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c24a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c24c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c24e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c254:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c256:	429a      	cmp	r2, r3
 800c258:	d22b      	bcs.n	800c2b2 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c25a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c25c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c260:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c266:	1c5a      	adds	r2, r3, #1
 800c268:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c26a:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c26c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c270:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c274:	d112      	bne.n	800c29c <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d016      	beq.n	800c2ac <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c27e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c280:	3324      	adds	r3, #36	; 0x24
 800c282:	4618      	mov	r0, r3
 800c284:	f001 f892 	bl	800d3ac <xTaskRemoveFromEventList>
 800c288:	4603      	mov	r3, r0
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d00e      	beq.n	800c2ac <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c28e:	683b      	ldr	r3, [r7, #0]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d00b      	beq.n	800c2ac <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c294:	683b      	ldr	r3, [r7, #0]
 800c296:	2201      	movs	r2, #1
 800c298:	601a      	str	r2, [r3, #0]
 800c29a:	e007      	b.n	800c2ac <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c29c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	b2db      	uxtb	r3, r3
 800c2a4:	b25a      	sxtb	r2, r3
 800c2a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c2ac:	2301      	movs	r3, #1
 800c2ae:	637b      	str	r3, [r7, #52]	; 0x34
 800c2b0:	e001      	b.n	800c2b6 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	637b      	str	r3, [r7, #52]	; 0x34
 800c2b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c2b8:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	f383 8811 	msr	BASEPRI, r3
}
 800c2c0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c2c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	3738      	adds	r7, #56	; 0x38
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	bd80      	pop	{r7, pc}

0800c2cc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c2cc:	b580      	push	{r7, lr}
 800c2ce:	b08c      	sub	sp, #48	; 0x30
 800c2d0:	af00      	add	r7, sp, #0
 800c2d2:	60f8      	str	r0, [r7, #12]
 800c2d4:	60b9      	str	r1, [r7, #8]
 800c2d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c2d8:	2300      	movs	r3, #0
 800c2da:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c2e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d10a      	bne.n	800c2fc <xQueueReceive+0x30>
	__asm volatile
 800c2e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ea:	f383 8811 	msr	BASEPRI, r3
 800c2ee:	f3bf 8f6f 	isb	sy
 800c2f2:	f3bf 8f4f 	dsb	sy
 800c2f6:	623b      	str	r3, [r7, #32]
}
 800c2f8:	bf00      	nop
 800c2fa:	e7fe      	b.n	800c2fa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c2fc:	68bb      	ldr	r3, [r7, #8]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d103      	bne.n	800c30a <xQueueReceive+0x3e>
 800c302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c306:	2b00      	cmp	r3, #0
 800c308:	d101      	bne.n	800c30e <xQueueReceive+0x42>
 800c30a:	2301      	movs	r3, #1
 800c30c:	e000      	b.n	800c310 <xQueueReceive+0x44>
 800c30e:	2300      	movs	r3, #0
 800c310:	2b00      	cmp	r3, #0
 800c312:	d10a      	bne.n	800c32a <xQueueReceive+0x5e>
	__asm volatile
 800c314:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c318:	f383 8811 	msr	BASEPRI, r3
 800c31c:	f3bf 8f6f 	isb	sy
 800c320:	f3bf 8f4f 	dsb	sy
 800c324:	61fb      	str	r3, [r7, #28]
}
 800c326:	bf00      	nop
 800c328:	e7fe      	b.n	800c328 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c32a:	f001 f9ff 	bl	800d72c <xTaskGetSchedulerState>
 800c32e:	4603      	mov	r3, r0
 800c330:	2b00      	cmp	r3, #0
 800c332:	d102      	bne.n	800c33a <xQueueReceive+0x6e>
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2b00      	cmp	r3, #0
 800c338:	d101      	bne.n	800c33e <xQueueReceive+0x72>
 800c33a:	2301      	movs	r3, #1
 800c33c:	e000      	b.n	800c340 <xQueueReceive+0x74>
 800c33e:	2300      	movs	r3, #0
 800c340:	2b00      	cmp	r3, #0
 800c342:	d10a      	bne.n	800c35a <xQueueReceive+0x8e>
	__asm volatile
 800c344:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c348:	f383 8811 	msr	BASEPRI, r3
 800c34c:	f3bf 8f6f 	isb	sy
 800c350:	f3bf 8f4f 	dsb	sy
 800c354:	61bb      	str	r3, [r7, #24]
}
 800c356:	bf00      	nop
 800c358:	e7fe      	b.n	800c358 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c35a:	f001 fd33 	bl	800ddc4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c35e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c360:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c362:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c366:	2b00      	cmp	r3, #0
 800c368:	d01f      	beq.n	800c3aa <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c36a:	68b9      	ldr	r1, [r7, #8]
 800c36c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c36e:	f000 fafa 	bl	800c966 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c374:	1e5a      	subs	r2, r3, #1
 800c376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c378:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c37a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c37c:	691b      	ldr	r3, [r3, #16]
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d00f      	beq.n	800c3a2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c384:	3310      	adds	r3, #16
 800c386:	4618      	mov	r0, r3
 800c388:	f001 f810 	bl	800d3ac <xTaskRemoveFromEventList>
 800c38c:	4603      	mov	r3, r0
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d007      	beq.n	800c3a2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c392:	4b3d      	ldr	r3, [pc, #244]	; (800c488 <xQueueReceive+0x1bc>)
 800c394:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c398:	601a      	str	r2, [r3, #0]
 800c39a:	f3bf 8f4f 	dsb	sy
 800c39e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c3a2:	f001 fd3f 	bl	800de24 <vPortExitCritical>
				return pdPASS;
 800c3a6:	2301      	movs	r3, #1
 800c3a8:	e069      	b.n	800c47e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d103      	bne.n	800c3b8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c3b0:	f001 fd38 	bl	800de24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	e062      	b.n	800c47e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c3b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d106      	bne.n	800c3cc <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c3be:	f107 0310 	add.w	r3, r7, #16
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f001 f854 	bl	800d470 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c3c8:	2301      	movs	r3, #1
 800c3ca:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c3cc:	f001 fd2a 	bl	800de24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c3d0:	f000 fde2 	bl	800cf98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c3d4:	f001 fcf6 	bl	800ddc4 <vPortEnterCritical>
 800c3d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c3de:	b25b      	sxtb	r3, r3
 800c3e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3e4:	d103      	bne.n	800c3ee <xQueueReceive+0x122>
 800c3e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c3ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c3f4:	b25b      	sxtb	r3, r3
 800c3f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3fa:	d103      	bne.n	800c404 <xQueueReceive+0x138>
 800c3fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3fe:	2200      	movs	r2, #0
 800c400:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c404:	f001 fd0e 	bl	800de24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c408:	1d3a      	adds	r2, r7, #4
 800c40a:	f107 0310 	add.w	r3, r7, #16
 800c40e:	4611      	mov	r1, r2
 800c410:	4618      	mov	r0, r3
 800c412:	f001 f843 	bl	800d49c <xTaskCheckForTimeOut>
 800c416:	4603      	mov	r3, r0
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d123      	bne.n	800c464 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c41c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c41e:	f000 fb1a 	bl	800ca56 <prvIsQueueEmpty>
 800c422:	4603      	mov	r3, r0
 800c424:	2b00      	cmp	r3, #0
 800c426:	d017      	beq.n	800c458 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c42a:	3324      	adds	r3, #36	; 0x24
 800c42c:	687a      	ldr	r2, [r7, #4]
 800c42e:	4611      	mov	r1, r2
 800c430:	4618      	mov	r0, r3
 800c432:	f000 ff97 	bl	800d364 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c436:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c438:	f000 fabb 	bl	800c9b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c43c:	f000 fdba 	bl	800cfb4 <xTaskResumeAll>
 800c440:	4603      	mov	r3, r0
 800c442:	2b00      	cmp	r3, #0
 800c444:	d189      	bne.n	800c35a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800c446:	4b10      	ldr	r3, [pc, #64]	; (800c488 <xQueueReceive+0x1bc>)
 800c448:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c44c:	601a      	str	r2, [r3, #0]
 800c44e:	f3bf 8f4f 	dsb	sy
 800c452:	f3bf 8f6f 	isb	sy
 800c456:	e780      	b.n	800c35a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c458:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c45a:	f000 faaa 	bl	800c9b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c45e:	f000 fda9 	bl	800cfb4 <xTaskResumeAll>
 800c462:	e77a      	b.n	800c35a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c464:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c466:	f000 faa4 	bl	800c9b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c46a:	f000 fda3 	bl	800cfb4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c46e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c470:	f000 faf1 	bl	800ca56 <prvIsQueueEmpty>
 800c474:	4603      	mov	r3, r0
 800c476:	2b00      	cmp	r3, #0
 800c478:	f43f af6f 	beq.w	800c35a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c47c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c47e:	4618      	mov	r0, r3
 800c480:	3730      	adds	r7, #48	; 0x30
 800c482:	46bd      	mov	sp, r7
 800c484:	bd80      	pop	{r7, pc}
 800c486:	bf00      	nop
 800c488:	e000ed04 	.word	0xe000ed04

0800c48c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b08e      	sub	sp, #56	; 0x38
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
 800c494:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c496:	2300      	movs	r3, #0
 800c498:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c49e:	2300      	movs	r3, #0
 800c4a0:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c4a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d10a      	bne.n	800c4be <xQueueSemaphoreTake+0x32>
	__asm volatile
 800c4a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ac:	f383 8811 	msr	BASEPRI, r3
 800c4b0:	f3bf 8f6f 	isb	sy
 800c4b4:	f3bf 8f4f 	dsb	sy
 800c4b8:	623b      	str	r3, [r7, #32]
}
 800c4ba:	bf00      	nop
 800c4bc:	e7fe      	b.n	800c4bc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c4be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d00a      	beq.n	800c4dc <xQueueSemaphoreTake+0x50>
	__asm volatile
 800c4c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ca:	f383 8811 	msr	BASEPRI, r3
 800c4ce:	f3bf 8f6f 	isb	sy
 800c4d2:	f3bf 8f4f 	dsb	sy
 800c4d6:	61fb      	str	r3, [r7, #28]
}
 800c4d8:	bf00      	nop
 800c4da:	e7fe      	b.n	800c4da <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c4dc:	f001 f926 	bl	800d72c <xTaskGetSchedulerState>
 800c4e0:	4603      	mov	r3, r0
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d102      	bne.n	800c4ec <xQueueSemaphoreTake+0x60>
 800c4e6:	683b      	ldr	r3, [r7, #0]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d101      	bne.n	800c4f0 <xQueueSemaphoreTake+0x64>
 800c4ec:	2301      	movs	r3, #1
 800c4ee:	e000      	b.n	800c4f2 <xQueueSemaphoreTake+0x66>
 800c4f0:	2300      	movs	r3, #0
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d10a      	bne.n	800c50c <xQueueSemaphoreTake+0x80>
	__asm volatile
 800c4f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4fa:	f383 8811 	msr	BASEPRI, r3
 800c4fe:	f3bf 8f6f 	isb	sy
 800c502:	f3bf 8f4f 	dsb	sy
 800c506:	61bb      	str	r3, [r7, #24]
}
 800c508:	bf00      	nop
 800c50a:	e7fe      	b.n	800c50a <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c50c:	f001 fc5a 	bl	800ddc4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c514:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d024      	beq.n	800c566 <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c51c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c51e:	1e5a      	subs	r2, r3, #1
 800c520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c522:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d104      	bne.n	800c536 <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c52c:	f001 faa6 	bl	800da7c <pvTaskIncrementMutexHeldCount>
 800c530:	4602      	mov	r2, r0
 800c532:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c534:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c538:	691b      	ldr	r3, [r3, #16]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d00f      	beq.n	800c55e <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c53e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c540:	3310      	adds	r3, #16
 800c542:	4618      	mov	r0, r3
 800c544:	f000 ff32 	bl	800d3ac <xTaskRemoveFromEventList>
 800c548:	4603      	mov	r3, r0
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d007      	beq.n	800c55e <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c54e:	4b54      	ldr	r3, [pc, #336]	; (800c6a0 <xQueueSemaphoreTake+0x214>)
 800c550:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c554:	601a      	str	r2, [r3, #0]
 800c556:	f3bf 8f4f 	dsb	sy
 800c55a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c55e:	f001 fc61 	bl	800de24 <vPortExitCritical>
				return pdPASS;
 800c562:	2301      	movs	r3, #1
 800c564:	e097      	b.n	800c696 <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c566:	683b      	ldr	r3, [r7, #0]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d111      	bne.n	800c590 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c56c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d00a      	beq.n	800c588 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800c572:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c576:	f383 8811 	msr	BASEPRI, r3
 800c57a:	f3bf 8f6f 	isb	sy
 800c57e:	f3bf 8f4f 	dsb	sy
 800c582:	617b      	str	r3, [r7, #20]
}
 800c584:	bf00      	nop
 800c586:	e7fe      	b.n	800c586 <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c588:	f001 fc4c 	bl	800de24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c58c:	2300      	movs	r3, #0
 800c58e:	e082      	b.n	800c696 <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c592:	2b00      	cmp	r3, #0
 800c594:	d106      	bne.n	800c5a4 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c596:	f107 030c 	add.w	r3, r7, #12
 800c59a:	4618      	mov	r0, r3
 800c59c:	f000 ff68 	bl	800d470 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c5a4:	f001 fc3e 	bl	800de24 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c5a8:	f000 fcf6 	bl	800cf98 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c5ac:	f001 fc0a 	bl	800ddc4 <vPortEnterCritical>
 800c5b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c5b6:	b25b      	sxtb	r3, r3
 800c5b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5bc:	d103      	bne.n	800c5c6 <xQueueSemaphoreTake+0x13a>
 800c5be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5c0:	2200      	movs	r2, #0
 800c5c2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c5c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5c8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c5cc:	b25b      	sxtb	r3, r3
 800c5ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5d2:	d103      	bne.n	800c5dc <xQueueSemaphoreTake+0x150>
 800c5d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5d6:	2200      	movs	r2, #0
 800c5d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c5dc:	f001 fc22 	bl	800de24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c5e0:	463a      	mov	r2, r7
 800c5e2:	f107 030c 	add.w	r3, r7, #12
 800c5e6:	4611      	mov	r1, r2
 800c5e8:	4618      	mov	r0, r3
 800c5ea:	f000 ff57 	bl	800d49c <xTaskCheckForTimeOut>
 800c5ee:	4603      	mov	r3, r0
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d132      	bne.n	800c65a <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c5f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c5f6:	f000 fa2e 	bl	800ca56 <prvIsQueueEmpty>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d026      	beq.n	800c64e <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c602:	681b      	ldr	r3, [r3, #0]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d109      	bne.n	800c61c <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800c608:	f001 fbdc 	bl	800ddc4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c60c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c60e:	689b      	ldr	r3, [r3, #8]
 800c610:	4618      	mov	r0, r3
 800c612:	f001 f8a9 	bl	800d768 <xTaskPriorityInherit>
 800c616:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c618:	f001 fc04 	bl	800de24 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c61c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c61e:	3324      	adds	r3, #36	; 0x24
 800c620:	683a      	ldr	r2, [r7, #0]
 800c622:	4611      	mov	r1, r2
 800c624:	4618      	mov	r0, r3
 800c626:	f000 fe9d 	bl	800d364 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c62a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c62c:	f000 f9c1 	bl	800c9b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c630:	f000 fcc0 	bl	800cfb4 <xTaskResumeAll>
 800c634:	4603      	mov	r3, r0
 800c636:	2b00      	cmp	r3, #0
 800c638:	f47f af68 	bne.w	800c50c <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800c63c:	4b18      	ldr	r3, [pc, #96]	; (800c6a0 <xQueueSemaphoreTake+0x214>)
 800c63e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c642:	601a      	str	r2, [r3, #0]
 800c644:	f3bf 8f4f 	dsb	sy
 800c648:	f3bf 8f6f 	isb	sy
 800c64c:	e75e      	b.n	800c50c <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c64e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c650:	f000 f9af 	bl	800c9b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c654:	f000 fcae 	bl	800cfb4 <xTaskResumeAll>
 800c658:	e758      	b.n	800c50c <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c65a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c65c:	f000 f9a9 	bl	800c9b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c660:	f000 fca8 	bl	800cfb4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c664:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c666:	f000 f9f6 	bl	800ca56 <prvIsQueueEmpty>
 800c66a:	4603      	mov	r3, r0
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	f43f af4d 	beq.w	800c50c <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c674:	2b00      	cmp	r3, #0
 800c676:	d00d      	beq.n	800c694 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800c678:	f001 fba4 	bl	800ddc4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c67c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c67e:	f000 f8f0 	bl	800c862 <prvGetDisinheritPriorityAfterTimeout>
 800c682:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c686:	689b      	ldr	r3, [r3, #8]
 800c688:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c68a:	4618      	mov	r0, r3
 800c68c:	f001 f968 	bl	800d960 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c690:	f001 fbc8 	bl	800de24 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c694:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c696:	4618      	mov	r0, r3
 800c698:	3738      	adds	r7, #56	; 0x38
 800c69a:	46bd      	mov	sp, r7
 800c69c:	bd80      	pop	{r7, pc}
 800c69e:	bf00      	nop
 800c6a0:	e000ed04 	.word	0xe000ed04

0800c6a4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b08e      	sub	sp, #56	; 0x38
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	60f8      	str	r0, [r7, #12]
 800c6ac:	60b9      	str	r1, [r7, #8]
 800c6ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c6b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d10a      	bne.n	800c6d0 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800c6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6be:	f383 8811 	msr	BASEPRI, r3
 800c6c2:	f3bf 8f6f 	isb	sy
 800c6c6:	f3bf 8f4f 	dsb	sy
 800c6ca:	623b      	str	r3, [r7, #32]
}
 800c6cc:	bf00      	nop
 800c6ce:	e7fe      	b.n	800c6ce <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c6d0:	68bb      	ldr	r3, [r7, #8]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d103      	bne.n	800c6de <xQueueReceiveFromISR+0x3a>
 800c6d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d101      	bne.n	800c6e2 <xQueueReceiveFromISR+0x3e>
 800c6de:	2301      	movs	r3, #1
 800c6e0:	e000      	b.n	800c6e4 <xQueueReceiveFromISR+0x40>
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d10a      	bne.n	800c6fe <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800c6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6ec:	f383 8811 	msr	BASEPRI, r3
 800c6f0:	f3bf 8f6f 	isb	sy
 800c6f4:	f3bf 8f4f 	dsb	sy
 800c6f8:	61fb      	str	r3, [r7, #28]
}
 800c6fa:	bf00      	nop
 800c6fc:	e7fe      	b.n	800c6fc <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c6fe:	f001 fc43 	bl	800df88 <vPortValidateInterruptPriority>
	__asm volatile
 800c702:	f3ef 8211 	mrs	r2, BASEPRI
 800c706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c70a:	f383 8811 	msr	BASEPRI, r3
 800c70e:	f3bf 8f6f 	isb	sy
 800c712:	f3bf 8f4f 	dsb	sy
 800c716:	61ba      	str	r2, [r7, #24]
 800c718:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c71a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c71c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c71e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c722:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c726:	2b00      	cmp	r3, #0
 800c728:	d02f      	beq.n	800c78a <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c72a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c72c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c730:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c734:	68b9      	ldr	r1, [r7, #8]
 800c736:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c738:	f000 f915 	bl	800c966 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c73c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c73e:	1e5a      	subs	r2, r3, #1
 800c740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c742:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c744:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c74c:	d112      	bne.n	800c774 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c74e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c750:	691b      	ldr	r3, [r3, #16]
 800c752:	2b00      	cmp	r3, #0
 800c754:	d016      	beq.n	800c784 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c758:	3310      	adds	r3, #16
 800c75a:	4618      	mov	r0, r3
 800c75c:	f000 fe26 	bl	800d3ac <xTaskRemoveFromEventList>
 800c760:	4603      	mov	r3, r0
 800c762:	2b00      	cmp	r3, #0
 800c764:	d00e      	beq.n	800c784 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800c766:	687b      	ldr	r3, [r7, #4]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d00b      	beq.n	800c784 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2201      	movs	r2, #1
 800c770:	601a      	str	r2, [r3, #0]
 800c772:	e007      	b.n	800c784 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800c774:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c778:	3301      	adds	r3, #1
 800c77a:	b2db      	uxtb	r3, r3
 800c77c:	b25a      	sxtb	r2, r3
 800c77e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c780:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800c784:	2301      	movs	r3, #1
 800c786:	637b      	str	r3, [r7, #52]	; 0x34
 800c788:	e001      	b.n	800c78e <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800c78a:	2300      	movs	r3, #0
 800c78c:	637b      	str	r3, [r7, #52]	; 0x34
 800c78e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c790:	613b      	str	r3, [r7, #16]
	__asm volatile
 800c792:	693b      	ldr	r3, [r7, #16]
 800c794:	f383 8811 	msr	BASEPRI, r3
}
 800c798:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c79a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c79c:	4618      	mov	r0, r3
 800c79e:	3738      	adds	r7, #56	; 0x38
 800c7a0:	46bd      	mov	sp, r7
 800c7a2:	bd80      	pop	{r7, pc}

0800c7a4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800c7a4:	b580      	push	{r7, lr}
 800c7a6:	b084      	sub	sp, #16
 800c7a8:	af00      	add	r7, sp, #0
 800c7aa:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d10a      	bne.n	800c7c8 <uxQueueMessagesWaiting+0x24>
	__asm volatile
 800c7b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7b6:	f383 8811 	msr	BASEPRI, r3
 800c7ba:	f3bf 8f6f 	isb	sy
 800c7be:	f3bf 8f4f 	dsb	sy
 800c7c2:	60bb      	str	r3, [r7, #8]
}
 800c7c4:	bf00      	nop
 800c7c6:	e7fe      	b.n	800c7c6 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800c7c8:	f001 fafc 	bl	800ddc4 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7d0:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800c7d2:	f001 fb27 	bl	800de24 <vPortExitCritical>

	return uxReturn;
 800c7d6:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c7d8:	4618      	mov	r0, r3
 800c7da:	3710      	adds	r7, #16
 800c7dc:	46bd      	mov	sp, r7
 800c7de:	bd80      	pop	{r7, pc}

0800c7e0 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800c7e0:	b480      	push	{r7}
 800c7e2:	b087      	sub	sp, #28
 800c7e4:	af00      	add	r7, sp, #0
 800c7e6:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800c7ec:	697b      	ldr	r3, [r7, #20]
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d10a      	bne.n	800c808 <uxQueueMessagesWaitingFromISR+0x28>
	__asm volatile
 800c7f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7f6:	f383 8811 	msr	BASEPRI, r3
 800c7fa:	f3bf 8f6f 	isb	sy
 800c7fe:	f3bf 8f4f 	dsb	sy
 800c802:	60fb      	str	r3, [r7, #12]
}
 800c804:	bf00      	nop
 800c806:	e7fe      	b.n	800c806 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800c808:	697b      	ldr	r3, [r7, #20]
 800c80a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c80c:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800c80e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800c810:	4618      	mov	r0, r3
 800c812:	371c      	adds	r7, #28
 800c814:	46bd      	mov	sp, r7
 800c816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c81a:	4770      	bx	lr

0800c81c <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800c81c:	b580      	push	{r7, lr}
 800c81e:	b084      	sub	sp, #16
 800c820:	af00      	add	r7, sp, #0
 800c822:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d10a      	bne.n	800c844 <vQueueDelete+0x28>
	__asm volatile
 800c82e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c832:	f383 8811 	msr	BASEPRI, r3
 800c836:	f3bf 8f6f 	isb	sy
 800c83a:	f3bf 8f4f 	dsb	sy
 800c83e:	60bb      	str	r3, [r7, #8]
}
 800c840:	bf00      	nop
 800c842:	e7fe      	b.n	800c842 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800c844:	68f8      	ldr	r0, [r7, #12]
 800c846:	f000 f935 	bl	800cab4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800c850:	2b00      	cmp	r3, #0
 800c852:	d102      	bne.n	800c85a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800c854:	68f8      	ldr	r0, [r7, #12]
 800c856:	f001 fca3 	bl	800e1a0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800c85a:	bf00      	nop
 800c85c:	3710      	adds	r7, #16
 800c85e:	46bd      	mov	sp, r7
 800c860:	bd80      	pop	{r7, pc}

0800c862 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c862:	b480      	push	{r7}
 800c864:	b085      	sub	sp, #20
 800c866:	af00      	add	r7, sp, #0
 800c868:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d006      	beq.n	800c880 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	f1c3 0307 	rsb	r3, r3, #7
 800c87c:	60fb      	str	r3, [r7, #12]
 800c87e:	e001      	b.n	800c884 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c880:	2300      	movs	r3, #0
 800c882:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c884:	68fb      	ldr	r3, [r7, #12]
	}
 800c886:	4618      	mov	r0, r3
 800c888:	3714      	adds	r7, #20
 800c88a:	46bd      	mov	sp, r7
 800c88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c890:	4770      	bx	lr

0800c892 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c892:	b580      	push	{r7, lr}
 800c894:	b086      	sub	sp, #24
 800c896:	af00      	add	r7, sp, #0
 800c898:	60f8      	str	r0, [r7, #12]
 800c89a:	60b9      	str	r1, [r7, #8]
 800c89c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c89e:	2300      	movs	r3, #0
 800c8a0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c8a6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	d10d      	bne.n	800c8cc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d14d      	bne.n	800c954 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	689b      	ldr	r3, [r3, #8]
 800c8bc:	4618      	mov	r0, r3
 800c8be:	f000 ffc9 	bl	800d854 <xTaskPriorityDisinherit>
 800c8c2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c8c4:	68fb      	ldr	r3, [r7, #12]
 800c8c6:	2200      	movs	r2, #0
 800c8c8:	609a      	str	r2, [r3, #8]
 800c8ca:	e043      	b.n	800c954 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d119      	bne.n	800c906 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	6858      	ldr	r0, [r3, #4]
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8da:	461a      	mov	r2, r3
 800c8dc:	68b9      	ldr	r1, [r7, #8]
 800c8de:	f00e ffc9 	bl	801b874 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	685a      	ldr	r2, [r3, #4]
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8ea:	441a      	add	r2, r3
 800c8ec:	68fb      	ldr	r3, [r7, #12]
 800c8ee:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	685a      	ldr	r2, [r3, #4]
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	689b      	ldr	r3, [r3, #8]
 800c8f8:	429a      	cmp	r2, r3
 800c8fa:	d32b      	bcc.n	800c954 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	681a      	ldr	r2, [r3, #0]
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	605a      	str	r2, [r3, #4]
 800c904:	e026      	b.n	800c954 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	68d8      	ldr	r0, [r3, #12]
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c90e:	461a      	mov	r2, r3
 800c910:	68b9      	ldr	r1, [r7, #8]
 800c912:	f00e ffaf 	bl	801b874 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	68da      	ldr	r2, [r3, #12]
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c91e:	425b      	negs	r3, r3
 800c920:	441a      	add	r2, r3
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	68da      	ldr	r2, [r3, #12]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	429a      	cmp	r2, r3
 800c930:	d207      	bcs.n	800c942 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c932:	68fb      	ldr	r3, [r7, #12]
 800c934:	689a      	ldr	r2, [r3, #8]
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c93a:	425b      	negs	r3, r3
 800c93c:	441a      	add	r2, r3
 800c93e:	68fb      	ldr	r3, [r7, #12]
 800c940:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c942:	687b      	ldr	r3, [r7, #4]
 800c944:	2b02      	cmp	r3, #2
 800c946:	d105      	bne.n	800c954 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c948:	693b      	ldr	r3, [r7, #16]
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d002      	beq.n	800c954 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c94e:	693b      	ldr	r3, [r7, #16]
 800c950:	3b01      	subs	r3, #1
 800c952:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c954:	693b      	ldr	r3, [r7, #16]
 800c956:	1c5a      	adds	r2, r3, #1
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c95c:	697b      	ldr	r3, [r7, #20]
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3718      	adds	r7, #24
 800c962:	46bd      	mov	sp, r7
 800c964:	bd80      	pop	{r7, pc}

0800c966 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c966:	b580      	push	{r7, lr}
 800c968:	b082      	sub	sp, #8
 800c96a:	af00      	add	r7, sp, #0
 800c96c:	6078      	str	r0, [r7, #4]
 800c96e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c974:	2b00      	cmp	r3, #0
 800c976:	d018      	beq.n	800c9aa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	68da      	ldr	r2, [r3, #12]
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c980:	441a      	add	r2, r3
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	68da      	ldr	r2, [r3, #12]
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	689b      	ldr	r3, [r3, #8]
 800c98e:	429a      	cmp	r2, r3
 800c990:	d303      	bcc.n	800c99a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681a      	ldr	r2, [r3, #0]
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	68d9      	ldr	r1, [r3, #12]
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9a2:	461a      	mov	r2, r3
 800c9a4:	6838      	ldr	r0, [r7, #0]
 800c9a6:	f00e ff65 	bl	801b874 <memcpy>
	}
}
 800c9aa:	bf00      	nop
 800c9ac:	3708      	adds	r7, #8
 800c9ae:	46bd      	mov	sp, r7
 800c9b0:	bd80      	pop	{r7, pc}

0800c9b2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c9b2:	b580      	push	{r7, lr}
 800c9b4:	b084      	sub	sp, #16
 800c9b6:	af00      	add	r7, sp, #0
 800c9b8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c9ba:	f001 fa03 	bl	800ddc4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c9c4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c9c6:	e011      	b.n	800c9ec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d012      	beq.n	800c9f6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	3324      	adds	r3, #36	; 0x24
 800c9d4:	4618      	mov	r0, r3
 800c9d6:	f000 fce9 	bl	800d3ac <xTaskRemoveFromEventList>
 800c9da:	4603      	mov	r3, r0
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d001      	beq.n	800c9e4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c9e0:	f000 fdbe 	bl	800d560 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c9e4:	7bfb      	ldrb	r3, [r7, #15]
 800c9e6:	3b01      	subs	r3, #1
 800c9e8:	b2db      	uxtb	r3, r3
 800c9ea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c9ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	dce9      	bgt.n	800c9c8 <prvUnlockQueue+0x16>
 800c9f4:	e000      	b.n	800c9f8 <prvUnlockQueue+0x46>
					break;
 800c9f6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	22ff      	movs	r2, #255	; 0xff
 800c9fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800ca00:	f001 fa10 	bl	800de24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800ca04:	f001 f9de 	bl	800ddc4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ca0e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ca10:	e011      	b.n	800ca36 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	691b      	ldr	r3, [r3, #16]
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d012      	beq.n	800ca40 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	3310      	adds	r3, #16
 800ca1e:	4618      	mov	r0, r3
 800ca20:	f000 fcc4 	bl	800d3ac <xTaskRemoveFromEventList>
 800ca24:	4603      	mov	r3, r0
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d001      	beq.n	800ca2e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800ca2a:	f000 fd99 	bl	800d560 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800ca2e:	7bbb      	ldrb	r3, [r7, #14]
 800ca30:	3b01      	subs	r3, #1
 800ca32:	b2db      	uxtb	r3, r3
 800ca34:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800ca36:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	dce9      	bgt.n	800ca12 <prvUnlockQueue+0x60>
 800ca3e:	e000      	b.n	800ca42 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800ca40:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	22ff      	movs	r2, #255	; 0xff
 800ca46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800ca4a:	f001 f9eb 	bl	800de24 <vPortExitCritical>
}
 800ca4e:	bf00      	nop
 800ca50:	3710      	adds	r7, #16
 800ca52:	46bd      	mov	sp, r7
 800ca54:	bd80      	pop	{r7, pc}

0800ca56 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800ca56:	b580      	push	{r7, lr}
 800ca58:	b084      	sub	sp, #16
 800ca5a:	af00      	add	r7, sp, #0
 800ca5c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ca5e:	f001 f9b1 	bl	800ddc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d102      	bne.n	800ca70 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800ca6a:	2301      	movs	r3, #1
 800ca6c:	60fb      	str	r3, [r7, #12]
 800ca6e:	e001      	b.n	800ca74 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800ca70:	2300      	movs	r3, #0
 800ca72:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ca74:	f001 f9d6 	bl	800de24 <vPortExitCritical>

	return xReturn;
 800ca78:	68fb      	ldr	r3, [r7, #12]
}
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	3710      	adds	r7, #16
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}

0800ca82 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800ca82:	b580      	push	{r7, lr}
 800ca84:	b084      	sub	sp, #16
 800ca86:	af00      	add	r7, sp, #0
 800ca88:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ca8a:	f001 f99b 	bl	800ddc4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ca96:	429a      	cmp	r2, r3
 800ca98:	d102      	bne.n	800caa0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ca9a:	2301      	movs	r3, #1
 800ca9c:	60fb      	str	r3, [r7, #12]
 800ca9e:	e001      	b.n	800caa4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800caa0:	2300      	movs	r3, #0
 800caa2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800caa4:	f001 f9be 	bl	800de24 <vPortExitCritical>

	return xReturn;
 800caa8:	68fb      	ldr	r3, [r7, #12]
}
 800caaa:	4618      	mov	r0, r3
 800caac:	3710      	adds	r7, #16
 800caae:	46bd      	mov	sp, r7
 800cab0:	bd80      	pop	{r7, pc}
	...

0800cab4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800cab4:	b480      	push	{r7}
 800cab6:	b085      	sub	sp, #20
 800cab8:	af00      	add	r7, sp, #0
 800caba:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cabc:	2300      	movs	r3, #0
 800cabe:	60fb      	str	r3, [r7, #12]
 800cac0:	e016      	b.n	800caf0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800cac2:	4a10      	ldr	r2, [pc, #64]	; (800cb04 <vQueueUnregisterQueue+0x50>)
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	00db      	lsls	r3, r3, #3
 800cac8:	4413      	add	r3, r2
 800caca:	685b      	ldr	r3, [r3, #4]
 800cacc:	687a      	ldr	r2, [r7, #4]
 800cace:	429a      	cmp	r2, r3
 800cad0:	d10b      	bne.n	800caea <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800cad2:	4a0c      	ldr	r2, [pc, #48]	; (800cb04 <vQueueUnregisterQueue+0x50>)
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	2100      	movs	r1, #0
 800cad8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800cadc:	4a09      	ldr	r2, [pc, #36]	; (800cb04 <vQueueUnregisterQueue+0x50>)
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	00db      	lsls	r3, r3, #3
 800cae2:	4413      	add	r3, r2
 800cae4:	2200      	movs	r2, #0
 800cae6:	605a      	str	r2, [r3, #4]
				break;
 800cae8:	e006      	b.n	800caf8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	3301      	adds	r3, #1
 800caee:	60fb      	str	r3, [r7, #12]
 800caf0:	68fb      	ldr	r3, [r7, #12]
 800caf2:	2b07      	cmp	r3, #7
 800caf4:	d9e5      	bls.n	800cac2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800caf6:	bf00      	nop
 800caf8:	bf00      	nop
 800cafa:	3714      	adds	r7, #20
 800cafc:	46bd      	mov	sp, r7
 800cafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb02:	4770      	bx	lr
 800cb04:	2000a5c0 	.word	0x2000a5c0

0800cb08 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cb08:	b580      	push	{r7, lr}
 800cb0a:	b08e      	sub	sp, #56	; 0x38
 800cb0c:	af04      	add	r7, sp, #16
 800cb0e:	60f8      	str	r0, [r7, #12]
 800cb10:	60b9      	str	r1, [r7, #8]
 800cb12:	607a      	str	r2, [r7, #4]
 800cb14:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cb16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb18:	2b00      	cmp	r3, #0
 800cb1a:	d10a      	bne.n	800cb32 <xTaskCreateStatic+0x2a>
	__asm volatile
 800cb1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb20:	f383 8811 	msr	BASEPRI, r3
 800cb24:	f3bf 8f6f 	isb	sy
 800cb28:	f3bf 8f4f 	dsb	sy
 800cb2c:	623b      	str	r3, [r7, #32]
}
 800cb2e:	bf00      	nop
 800cb30:	e7fe      	b.n	800cb30 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800cb32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d10a      	bne.n	800cb4e <xTaskCreateStatic+0x46>
	__asm volatile
 800cb38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb3c:	f383 8811 	msr	BASEPRI, r3
 800cb40:	f3bf 8f6f 	isb	sy
 800cb44:	f3bf 8f4f 	dsb	sy
 800cb48:	61fb      	str	r3, [r7, #28]
}
 800cb4a:	bf00      	nop
 800cb4c:	e7fe      	b.n	800cb4c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cb4e:	23b4      	movs	r3, #180	; 0xb4
 800cb50:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cb52:	693b      	ldr	r3, [r7, #16]
 800cb54:	2bb4      	cmp	r3, #180	; 0xb4
 800cb56:	d00a      	beq.n	800cb6e <xTaskCreateStatic+0x66>
	__asm volatile
 800cb58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb5c:	f383 8811 	msr	BASEPRI, r3
 800cb60:	f3bf 8f6f 	isb	sy
 800cb64:	f3bf 8f4f 	dsb	sy
 800cb68:	61bb      	str	r3, [r7, #24]
}
 800cb6a:	bf00      	nop
 800cb6c:	e7fe      	b.n	800cb6c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cb6e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cb70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d01e      	beq.n	800cbb4 <xTaskCreateStatic+0xac>
 800cb76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d01b      	beq.n	800cbb4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cb7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb7e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cb80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cb84:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cb86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb88:	2202      	movs	r2, #2
 800cb8a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cb8e:	2300      	movs	r3, #0
 800cb90:	9303      	str	r3, [sp, #12]
 800cb92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb94:	9302      	str	r3, [sp, #8]
 800cb96:	f107 0314 	add.w	r3, r7, #20
 800cb9a:	9301      	str	r3, [sp, #4]
 800cb9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb9e:	9300      	str	r3, [sp, #0]
 800cba0:	683b      	ldr	r3, [r7, #0]
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	68b9      	ldr	r1, [r7, #8]
 800cba6:	68f8      	ldr	r0, [r7, #12]
 800cba8:	f000 f850 	bl	800cc4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cbac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cbae:	f000 f8eb 	bl	800cd88 <prvAddNewTaskToReadyList>
 800cbb2:	e001      	b.n	800cbb8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800cbb4:	2300      	movs	r3, #0
 800cbb6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cbb8:	697b      	ldr	r3, [r7, #20]
	}
 800cbba:	4618      	mov	r0, r3
 800cbbc:	3728      	adds	r7, #40	; 0x28
 800cbbe:	46bd      	mov	sp, r7
 800cbc0:	bd80      	pop	{r7, pc}

0800cbc2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cbc2:	b580      	push	{r7, lr}
 800cbc4:	b08c      	sub	sp, #48	; 0x30
 800cbc6:	af04      	add	r7, sp, #16
 800cbc8:	60f8      	str	r0, [r7, #12]
 800cbca:	60b9      	str	r1, [r7, #8]
 800cbcc:	603b      	str	r3, [r7, #0]
 800cbce:	4613      	mov	r3, r2
 800cbd0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cbd2:	88fb      	ldrh	r3, [r7, #6]
 800cbd4:	009b      	lsls	r3, r3, #2
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	f001 fa16 	bl	800e008 <pvPortMalloc>
 800cbdc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	d00e      	beq.n	800cc02 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cbe4:	20b4      	movs	r0, #180	; 0xb4
 800cbe6:	f001 fa0f 	bl	800e008 <pvPortMalloc>
 800cbea:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cbec:	69fb      	ldr	r3, [r7, #28]
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d003      	beq.n	800cbfa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cbf2:	69fb      	ldr	r3, [r7, #28]
 800cbf4:	697a      	ldr	r2, [r7, #20]
 800cbf6:	631a      	str	r2, [r3, #48]	; 0x30
 800cbf8:	e005      	b.n	800cc06 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cbfa:	6978      	ldr	r0, [r7, #20]
 800cbfc:	f001 fad0 	bl	800e1a0 <vPortFree>
 800cc00:	e001      	b.n	800cc06 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cc02:	2300      	movs	r3, #0
 800cc04:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cc06:	69fb      	ldr	r3, [r7, #28]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d017      	beq.n	800cc3c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cc0c:	69fb      	ldr	r3, [r7, #28]
 800cc0e:	2200      	movs	r2, #0
 800cc10:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cc14:	88fa      	ldrh	r2, [r7, #6]
 800cc16:	2300      	movs	r3, #0
 800cc18:	9303      	str	r3, [sp, #12]
 800cc1a:	69fb      	ldr	r3, [r7, #28]
 800cc1c:	9302      	str	r3, [sp, #8]
 800cc1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc20:	9301      	str	r3, [sp, #4]
 800cc22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc24:	9300      	str	r3, [sp, #0]
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	68b9      	ldr	r1, [r7, #8]
 800cc2a:	68f8      	ldr	r0, [r7, #12]
 800cc2c:	f000 f80e 	bl	800cc4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cc30:	69f8      	ldr	r0, [r7, #28]
 800cc32:	f000 f8a9 	bl	800cd88 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cc36:	2301      	movs	r3, #1
 800cc38:	61bb      	str	r3, [r7, #24]
 800cc3a:	e002      	b.n	800cc42 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cc3c:	f04f 33ff 	mov.w	r3, #4294967295
 800cc40:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cc42:	69bb      	ldr	r3, [r7, #24]
	}
 800cc44:	4618      	mov	r0, r3
 800cc46:	3720      	adds	r7, #32
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	bd80      	pop	{r7, pc}

0800cc4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b088      	sub	sp, #32
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	60f8      	str	r0, [r7, #12]
 800cc54:	60b9      	str	r1, [r7, #8]
 800cc56:	607a      	str	r2, [r7, #4]
 800cc58:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cc5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc5c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800cc64:	3b01      	subs	r3, #1
 800cc66:	009b      	lsls	r3, r3, #2
 800cc68:	4413      	add	r3, r2
 800cc6a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cc6c:	69bb      	ldr	r3, [r7, #24]
 800cc6e:	f023 0307 	bic.w	r3, r3, #7
 800cc72:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cc74:	69bb      	ldr	r3, [r7, #24]
 800cc76:	f003 0307 	and.w	r3, r3, #7
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	d00a      	beq.n	800cc94 <prvInitialiseNewTask+0x48>
	__asm volatile
 800cc7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc82:	f383 8811 	msr	BASEPRI, r3
 800cc86:	f3bf 8f6f 	isb	sy
 800cc8a:	f3bf 8f4f 	dsb	sy
 800cc8e:	617b      	str	r3, [r7, #20]
}
 800cc90:	bf00      	nop
 800cc92:	e7fe      	b.n	800cc92 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	2b00      	cmp	r3, #0
 800cc98:	d01f      	beq.n	800ccda <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	61fb      	str	r3, [r7, #28]
 800cc9e:	e012      	b.n	800ccc6 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cca0:	68ba      	ldr	r2, [r7, #8]
 800cca2:	69fb      	ldr	r3, [r7, #28]
 800cca4:	4413      	add	r3, r2
 800cca6:	7819      	ldrb	r1, [r3, #0]
 800cca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ccaa:	69fb      	ldr	r3, [r7, #28]
 800ccac:	4413      	add	r3, r2
 800ccae:	3334      	adds	r3, #52	; 0x34
 800ccb0:	460a      	mov	r2, r1
 800ccb2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ccb4:	68ba      	ldr	r2, [r7, #8]
 800ccb6:	69fb      	ldr	r3, [r7, #28]
 800ccb8:	4413      	add	r3, r2
 800ccba:	781b      	ldrb	r3, [r3, #0]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d006      	beq.n	800ccce <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ccc0:	69fb      	ldr	r3, [r7, #28]
 800ccc2:	3301      	adds	r3, #1
 800ccc4:	61fb      	str	r3, [r7, #28]
 800ccc6:	69fb      	ldr	r3, [r7, #28]
 800ccc8:	2b0f      	cmp	r3, #15
 800ccca:	d9e9      	bls.n	800cca0 <prvInitialiseNewTask+0x54>
 800cccc:	e000      	b.n	800ccd0 <prvInitialiseNewTask+0x84>
			{
				break;
 800ccce:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ccd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ccd8:	e003      	b.n	800cce2 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ccda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccdc:	2200      	movs	r2, #0
 800ccde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cce4:	2b06      	cmp	r3, #6
 800cce6:	d901      	bls.n	800ccec <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cce8:	2306      	movs	r3, #6
 800ccea:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ccec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ccf0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ccf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccf4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ccf6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800ccf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccfa:	2200      	movs	r2, #0
 800ccfc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ccfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd00:	3304      	adds	r3, #4
 800cd02:	4618      	mov	r0, r3
 800cd04:	f7fe fea2 	bl	800ba4c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cd08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd0a:	3318      	adds	r3, #24
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	f7fe fe9d 	bl	800ba4c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cd12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd16:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cd18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cd1a:	f1c3 0207 	rsb	r2, r3, #7
 800cd1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd20:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800cd22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd26:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cd28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cd30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd32:	2200      	movs	r2, #0
 800cd34:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800cd38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd3a:	334c      	adds	r3, #76	; 0x4c
 800cd3c:	2260      	movs	r2, #96	; 0x60
 800cd3e:	2100      	movs	r1, #0
 800cd40:	4618      	mov	r0, r3
 800cd42:	f00e fdbf 	bl	801b8c4 <memset>
 800cd46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd48:	4a0c      	ldr	r2, [pc, #48]	; (800cd7c <prvInitialiseNewTask+0x130>)
 800cd4a:	651a      	str	r2, [r3, #80]	; 0x50
 800cd4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd4e:	4a0c      	ldr	r2, [pc, #48]	; (800cd80 <prvInitialiseNewTask+0x134>)
 800cd50:	655a      	str	r2, [r3, #84]	; 0x54
 800cd52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd54:	4a0b      	ldr	r2, [pc, #44]	; (800cd84 <prvInitialiseNewTask+0x138>)
 800cd56:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cd58:	683a      	ldr	r2, [r7, #0]
 800cd5a:	68f9      	ldr	r1, [r7, #12]
 800cd5c:	69b8      	ldr	r0, [r7, #24]
 800cd5e:	f000 ff07 	bl	800db70 <pxPortInitialiseStack>
 800cd62:	4602      	mov	r2, r0
 800cd64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd66:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cd68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d002      	beq.n	800cd74 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cd6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd72:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cd74:	bf00      	nop
 800cd76:	3720      	adds	r7, #32
 800cd78:	46bd      	mov	sp, r7
 800cd7a:	bd80      	pop	{r7, pc}
 800cd7c:	080202d4 	.word	0x080202d4
 800cd80:	080202f4 	.word	0x080202f4
 800cd84:	080202b4 	.word	0x080202b4

0800cd88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b082      	sub	sp, #8
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cd90:	f001 f818 	bl	800ddc4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cd94:	4b2a      	ldr	r3, [pc, #168]	; (800ce40 <prvAddNewTaskToReadyList+0xb8>)
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	3301      	adds	r3, #1
 800cd9a:	4a29      	ldr	r2, [pc, #164]	; (800ce40 <prvAddNewTaskToReadyList+0xb8>)
 800cd9c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cd9e:	4b29      	ldr	r3, [pc, #164]	; (800ce44 <prvAddNewTaskToReadyList+0xbc>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d109      	bne.n	800cdba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cda6:	4a27      	ldr	r2, [pc, #156]	; (800ce44 <prvAddNewTaskToReadyList+0xbc>)
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cdac:	4b24      	ldr	r3, [pc, #144]	; (800ce40 <prvAddNewTaskToReadyList+0xb8>)
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	2b01      	cmp	r3, #1
 800cdb2:	d110      	bne.n	800cdd6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cdb4:	f000 fbf8 	bl	800d5a8 <prvInitialiseTaskLists>
 800cdb8:	e00d      	b.n	800cdd6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cdba:	4b23      	ldr	r3, [pc, #140]	; (800ce48 <prvAddNewTaskToReadyList+0xc0>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d109      	bne.n	800cdd6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cdc2:	4b20      	ldr	r3, [pc, #128]	; (800ce44 <prvAddNewTaskToReadyList+0xbc>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdcc:	429a      	cmp	r2, r3
 800cdce:	d802      	bhi.n	800cdd6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cdd0:	4a1c      	ldr	r2, [pc, #112]	; (800ce44 <prvAddNewTaskToReadyList+0xbc>)
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800cdd6:	4b1d      	ldr	r3, [pc, #116]	; (800ce4c <prvAddNewTaskToReadyList+0xc4>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	3301      	adds	r3, #1
 800cddc:	4a1b      	ldr	r2, [pc, #108]	; (800ce4c <prvAddNewTaskToReadyList+0xc4>)
 800cdde:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cde4:	2201      	movs	r2, #1
 800cde6:	409a      	lsls	r2, r3
 800cde8:	4b19      	ldr	r3, [pc, #100]	; (800ce50 <prvAddNewTaskToReadyList+0xc8>)
 800cdea:	681b      	ldr	r3, [r3, #0]
 800cdec:	4313      	orrs	r3, r2
 800cdee:	4a18      	ldr	r2, [pc, #96]	; (800ce50 <prvAddNewTaskToReadyList+0xc8>)
 800cdf0:	6013      	str	r3, [r2, #0]
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdf6:	4613      	mov	r3, r2
 800cdf8:	009b      	lsls	r3, r3, #2
 800cdfa:	4413      	add	r3, r2
 800cdfc:	009b      	lsls	r3, r3, #2
 800cdfe:	4a15      	ldr	r2, [pc, #84]	; (800ce54 <prvAddNewTaskToReadyList+0xcc>)
 800ce00:	441a      	add	r2, r3
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	3304      	adds	r3, #4
 800ce06:	4619      	mov	r1, r3
 800ce08:	4610      	mov	r0, r2
 800ce0a:	f7fe fe2c 	bl	800ba66 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ce0e:	f001 f809 	bl	800de24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ce12:	4b0d      	ldr	r3, [pc, #52]	; (800ce48 <prvAddNewTaskToReadyList+0xc0>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d00e      	beq.n	800ce38 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ce1a:	4b0a      	ldr	r3, [pc, #40]	; (800ce44 <prvAddNewTaskToReadyList+0xbc>)
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce20:	687b      	ldr	r3, [r7, #4]
 800ce22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce24:	429a      	cmp	r2, r3
 800ce26:	d207      	bcs.n	800ce38 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ce28:	4b0b      	ldr	r3, [pc, #44]	; (800ce58 <prvAddNewTaskToReadyList+0xd0>)
 800ce2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce2e:	601a      	str	r2, [r3, #0]
 800ce30:	f3bf 8f4f 	dsb	sy
 800ce34:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ce38:	bf00      	nop
 800ce3a:	3708      	adds	r7, #8
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	bd80      	pop	{r7, pc}
 800ce40:	200005e0 	.word	0x200005e0
 800ce44:	200004e0 	.word	0x200004e0
 800ce48:	200005ec 	.word	0x200005ec
 800ce4c:	200005fc 	.word	0x200005fc
 800ce50:	200005e8 	.word	0x200005e8
 800ce54:	200004e4 	.word	0x200004e4
 800ce58:	e000ed04 	.word	0xe000ed04

0800ce5c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b084      	sub	sp, #16
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ce64:	2300      	movs	r3, #0
 800ce66:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	d017      	beq.n	800ce9e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ce6e:	4b13      	ldr	r3, [pc, #76]	; (800cebc <vTaskDelay+0x60>)
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d00a      	beq.n	800ce8c <vTaskDelay+0x30>
	__asm volatile
 800ce76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce7a:	f383 8811 	msr	BASEPRI, r3
 800ce7e:	f3bf 8f6f 	isb	sy
 800ce82:	f3bf 8f4f 	dsb	sy
 800ce86:	60bb      	str	r3, [r7, #8]
}
 800ce88:	bf00      	nop
 800ce8a:	e7fe      	b.n	800ce8a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ce8c:	f000 f884 	bl	800cf98 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ce90:	2100      	movs	r1, #0
 800ce92:	6878      	ldr	r0, [r7, #4]
 800ce94:	f000 fe06 	bl	800daa4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ce98:	f000 f88c 	bl	800cfb4 <xTaskResumeAll>
 800ce9c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	2b00      	cmp	r3, #0
 800cea2:	d107      	bne.n	800ceb4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800cea4:	4b06      	ldr	r3, [pc, #24]	; (800cec0 <vTaskDelay+0x64>)
 800cea6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ceaa:	601a      	str	r2, [r3, #0]
 800ceac:	f3bf 8f4f 	dsb	sy
 800ceb0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ceb4:	bf00      	nop
 800ceb6:	3710      	adds	r7, #16
 800ceb8:	46bd      	mov	sp, r7
 800ceba:	bd80      	pop	{r7, pc}
 800cebc:	20000608 	.word	0x20000608
 800cec0:	e000ed04 	.word	0xe000ed04

0800cec4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cec4:	b580      	push	{r7, lr}
 800cec6:	b08a      	sub	sp, #40	; 0x28
 800cec8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ceca:	2300      	movs	r3, #0
 800cecc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cece:	2300      	movs	r3, #0
 800ced0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ced2:	463a      	mov	r2, r7
 800ced4:	1d39      	adds	r1, r7, #4
 800ced6:	f107 0308 	add.w	r3, r7, #8
 800ceda:	4618      	mov	r0, r3
 800cedc:	f7f4 f9ac 	bl	8001238 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cee0:	6839      	ldr	r1, [r7, #0]
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	68ba      	ldr	r2, [r7, #8]
 800cee6:	9202      	str	r2, [sp, #8]
 800cee8:	9301      	str	r3, [sp, #4]
 800ceea:	2300      	movs	r3, #0
 800ceec:	9300      	str	r3, [sp, #0]
 800ceee:	2300      	movs	r3, #0
 800cef0:	460a      	mov	r2, r1
 800cef2:	4921      	ldr	r1, [pc, #132]	; (800cf78 <vTaskStartScheduler+0xb4>)
 800cef4:	4821      	ldr	r0, [pc, #132]	; (800cf7c <vTaskStartScheduler+0xb8>)
 800cef6:	f7ff fe07 	bl	800cb08 <xTaskCreateStatic>
 800cefa:	4603      	mov	r3, r0
 800cefc:	4a20      	ldr	r2, [pc, #128]	; (800cf80 <vTaskStartScheduler+0xbc>)
 800cefe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cf00:	4b1f      	ldr	r3, [pc, #124]	; (800cf80 <vTaskStartScheduler+0xbc>)
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d002      	beq.n	800cf0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cf08:	2301      	movs	r3, #1
 800cf0a:	617b      	str	r3, [r7, #20]
 800cf0c:	e001      	b.n	800cf12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cf0e:	2300      	movs	r3, #0
 800cf10:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800cf12:	697b      	ldr	r3, [r7, #20]
 800cf14:	2b01      	cmp	r3, #1
 800cf16:	d11b      	bne.n	800cf50 <vTaskStartScheduler+0x8c>
	__asm volatile
 800cf18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf1c:	f383 8811 	msr	BASEPRI, r3
 800cf20:	f3bf 8f6f 	isb	sy
 800cf24:	f3bf 8f4f 	dsb	sy
 800cf28:	613b      	str	r3, [r7, #16]
}
 800cf2a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800cf2c:	4b15      	ldr	r3, [pc, #84]	; (800cf84 <vTaskStartScheduler+0xc0>)
 800cf2e:	681b      	ldr	r3, [r3, #0]
 800cf30:	334c      	adds	r3, #76	; 0x4c
 800cf32:	4a15      	ldr	r2, [pc, #84]	; (800cf88 <vTaskStartScheduler+0xc4>)
 800cf34:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800cf36:	4b15      	ldr	r3, [pc, #84]	; (800cf8c <vTaskStartScheduler+0xc8>)
 800cf38:	f04f 32ff 	mov.w	r2, #4294967295
 800cf3c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800cf3e:	4b14      	ldr	r3, [pc, #80]	; (800cf90 <vTaskStartScheduler+0xcc>)
 800cf40:	2201      	movs	r2, #1
 800cf42:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800cf44:	4b13      	ldr	r3, [pc, #76]	; (800cf94 <vTaskStartScheduler+0xd0>)
 800cf46:	2200      	movs	r2, #0
 800cf48:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800cf4a:	f000 fe99 	bl	800dc80 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800cf4e:	e00e      	b.n	800cf6e <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800cf50:	697b      	ldr	r3, [r7, #20]
 800cf52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf56:	d10a      	bne.n	800cf6e <vTaskStartScheduler+0xaa>
	__asm volatile
 800cf58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf5c:	f383 8811 	msr	BASEPRI, r3
 800cf60:	f3bf 8f6f 	isb	sy
 800cf64:	f3bf 8f4f 	dsb	sy
 800cf68:	60fb      	str	r3, [r7, #12]
}
 800cf6a:	bf00      	nop
 800cf6c:	e7fe      	b.n	800cf6c <vTaskStartScheduler+0xa8>
}
 800cf6e:	bf00      	nop
 800cf70:	3718      	adds	r7, #24
 800cf72:	46bd      	mov	sp, r7
 800cf74:	bd80      	pop	{r7, pc}
 800cf76:	bf00      	nop
 800cf78:	0801cc8c 	.word	0x0801cc8c
 800cf7c:	0800d579 	.word	0x0800d579
 800cf80:	20000604 	.word	0x20000604
 800cf84:	200004e0 	.word	0x200004e0
 800cf88:	200000b0 	.word	0x200000b0
 800cf8c:	20000600 	.word	0x20000600
 800cf90:	200005ec 	.word	0x200005ec
 800cf94:	200005e4 	.word	0x200005e4

0800cf98 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800cf98:	b480      	push	{r7}
 800cf9a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800cf9c:	4b04      	ldr	r3, [pc, #16]	; (800cfb0 <vTaskSuspendAll+0x18>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	3301      	adds	r3, #1
 800cfa2:	4a03      	ldr	r2, [pc, #12]	; (800cfb0 <vTaskSuspendAll+0x18>)
 800cfa4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800cfa6:	bf00      	nop
 800cfa8:	46bd      	mov	sp, r7
 800cfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfae:	4770      	bx	lr
 800cfb0:	20000608 	.word	0x20000608

0800cfb4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b084      	sub	sp, #16
 800cfb8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800cfba:	2300      	movs	r3, #0
 800cfbc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800cfc2:	4b41      	ldr	r3, [pc, #260]	; (800d0c8 <xTaskResumeAll+0x114>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d10a      	bne.n	800cfe0 <xTaskResumeAll+0x2c>
	__asm volatile
 800cfca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfce:	f383 8811 	msr	BASEPRI, r3
 800cfd2:	f3bf 8f6f 	isb	sy
 800cfd6:	f3bf 8f4f 	dsb	sy
 800cfda:	603b      	str	r3, [r7, #0]
}
 800cfdc:	bf00      	nop
 800cfde:	e7fe      	b.n	800cfde <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800cfe0:	f000 fef0 	bl	800ddc4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800cfe4:	4b38      	ldr	r3, [pc, #224]	; (800d0c8 <xTaskResumeAll+0x114>)
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	3b01      	subs	r3, #1
 800cfea:	4a37      	ldr	r2, [pc, #220]	; (800d0c8 <xTaskResumeAll+0x114>)
 800cfec:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cfee:	4b36      	ldr	r3, [pc, #216]	; (800d0c8 <xTaskResumeAll+0x114>)
 800cff0:	681b      	ldr	r3, [r3, #0]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d161      	bne.n	800d0ba <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800cff6:	4b35      	ldr	r3, [pc, #212]	; (800d0cc <xTaskResumeAll+0x118>)
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d05d      	beq.n	800d0ba <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800cffe:	e02e      	b.n	800d05e <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d000:	4b33      	ldr	r3, [pc, #204]	; (800d0d0 <xTaskResumeAll+0x11c>)
 800d002:	68db      	ldr	r3, [r3, #12]
 800d004:	68db      	ldr	r3, [r3, #12]
 800d006:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	3318      	adds	r3, #24
 800d00c:	4618      	mov	r0, r3
 800d00e:	f7fe fd87 	bl	800bb20 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d012:	68fb      	ldr	r3, [r7, #12]
 800d014:	3304      	adds	r3, #4
 800d016:	4618      	mov	r0, r3
 800d018:	f7fe fd82 	bl	800bb20 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d020:	2201      	movs	r2, #1
 800d022:	409a      	lsls	r2, r3
 800d024:	4b2b      	ldr	r3, [pc, #172]	; (800d0d4 <xTaskResumeAll+0x120>)
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	4313      	orrs	r3, r2
 800d02a:	4a2a      	ldr	r2, [pc, #168]	; (800d0d4 <xTaskResumeAll+0x120>)
 800d02c:	6013      	str	r3, [r2, #0]
 800d02e:	68fb      	ldr	r3, [r7, #12]
 800d030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d032:	4613      	mov	r3, r2
 800d034:	009b      	lsls	r3, r3, #2
 800d036:	4413      	add	r3, r2
 800d038:	009b      	lsls	r3, r3, #2
 800d03a:	4a27      	ldr	r2, [pc, #156]	; (800d0d8 <xTaskResumeAll+0x124>)
 800d03c:	441a      	add	r2, r3
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	3304      	adds	r3, #4
 800d042:	4619      	mov	r1, r3
 800d044:	4610      	mov	r0, r2
 800d046:	f7fe fd0e 	bl	800ba66 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d04e:	4b23      	ldr	r3, [pc, #140]	; (800d0dc <xTaskResumeAll+0x128>)
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d054:	429a      	cmp	r2, r3
 800d056:	d302      	bcc.n	800d05e <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800d058:	4b21      	ldr	r3, [pc, #132]	; (800d0e0 <xTaskResumeAll+0x12c>)
 800d05a:	2201      	movs	r2, #1
 800d05c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d05e:	4b1c      	ldr	r3, [pc, #112]	; (800d0d0 <xTaskResumeAll+0x11c>)
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	2b00      	cmp	r3, #0
 800d064:	d1cc      	bne.n	800d000 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d001      	beq.n	800d070 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d06c:	f000 fb3e 	bl	800d6ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800d070:	4b1c      	ldr	r3, [pc, #112]	; (800d0e4 <xTaskResumeAll+0x130>)
 800d072:	681b      	ldr	r3, [r3, #0]
 800d074:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d010      	beq.n	800d09e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d07c:	f000 f858 	bl	800d130 <xTaskIncrementTick>
 800d080:	4603      	mov	r3, r0
 800d082:	2b00      	cmp	r3, #0
 800d084:	d002      	beq.n	800d08c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800d086:	4b16      	ldr	r3, [pc, #88]	; (800d0e0 <xTaskResumeAll+0x12c>)
 800d088:	2201      	movs	r2, #1
 800d08a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800d08c:	687b      	ldr	r3, [r7, #4]
 800d08e:	3b01      	subs	r3, #1
 800d090:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2b00      	cmp	r3, #0
 800d096:	d1f1      	bne.n	800d07c <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 800d098:	4b12      	ldr	r3, [pc, #72]	; (800d0e4 <xTaskResumeAll+0x130>)
 800d09a:	2200      	movs	r2, #0
 800d09c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d09e:	4b10      	ldr	r3, [pc, #64]	; (800d0e0 <xTaskResumeAll+0x12c>)
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d009      	beq.n	800d0ba <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d0a6:	2301      	movs	r3, #1
 800d0a8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d0aa:	4b0f      	ldr	r3, [pc, #60]	; (800d0e8 <xTaskResumeAll+0x134>)
 800d0ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0b0:	601a      	str	r2, [r3, #0]
 800d0b2:	f3bf 8f4f 	dsb	sy
 800d0b6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d0ba:	f000 feb3 	bl	800de24 <vPortExitCritical>

	return xAlreadyYielded;
 800d0be:	68bb      	ldr	r3, [r7, #8]
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3710      	adds	r7, #16
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd80      	pop	{r7, pc}
 800d0c8:	20000608 	.word	0x20000608
 800d0cc:	200005e0 	.word	0x200005e0
 800d0d0:	200005a0 	.word	0x200005a0
 800d0d4:	200005e8 	.word	0x200005e8
 800d0d8:	200004e4 	.word	0x200004e4
 800d0dc:	200004e0 	.word	0x200004e0
 800d0e0:	200005f4 	.word	0x200005f4
 800d0e4:	200005f0 	.word	0x200005f0
 800d0e8:	e000ed04 	.word	0xe000ed04

0800d0ec <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d0ec:	b480      	push	{r7}
 800d0ee:	b083      	sub	sp, #12
 800d0f0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d0f2:	4b05      	ldr	r3, [pc, #20]	; (800d108 <xTaskGetTickCount+0x1c>)
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d0f8:	687b      	ldr	r3, [r7, #4]
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	370c      	adds	r7, #12
 800d0fe:	46bd      	mov	sp, r7
 800d100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d104:	4770      	bx	lr
 800d106:	bf00      	nop
 800d108:	200005e4 	.word	0x200005e4

0800d10c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800d10c:	b580      	push	{r7, lr}
 800d10e:	b082      	sub	sp, #8
 800d110:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d112:	f000 ff39 	bl	800df88 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800d116:	2300      	movs	r3, #0
 800d118:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800d11a:	4b04      	ldr	r3, [pc, #16]	; (800d12c <xTaskGetTickCountFromISR+0x20>)
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d120:	683b      	ldr	r3, [r7, #0]
}
 800d122:	4618      	mov	r0, r3
 800d124:	3708      	adds	r7, #8
 800d126:	46bd      	mov	sp, r7
 800d128:	bd80      	pop	{r7, pc}
 800d12a:	bf00      	nop
 800d12c:	200005e4 	.word	0x200005e4

0800d130 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b086      	sub	sp, #24
 800d134:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d136:	2300      	movs	r3, #0
 800d138:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d13a:	4b4e      	ldr	r3, [pc, #312]	; (800d274 <xTaskIncrementTick+0x144>)
 800d13c:	681b      	ldr	r3, [r3, #0]
 800d13e:	2b00      	cmp	r3, #0
 800d140:	f040 808e 	bne.w	800d260 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d144:	4b4c      	ldr	r3, [pc, #304]	; (800d278 <xTaskIncrementTick+0x148>)
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	3301      	adds	r3, #1
 800d14a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d14c:	4a4a      	ldr	r2, [pc, #296]	; (800d278 <xTaskIncrementTick+0x148>)
 800d14e:	693b      	ldr	r3, [r7, #16]
 800d150:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d120      	bne.n	800d19a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800d158:	4b48      	ldr	r3, [pc, #288]	; (800d27c <xTaskIncrementTick+0x14c>)
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d00a      	beq.n	800d178 <xTaskIncrementTick+0x48>
	__asm volatile
 800d162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d166:	f383 8811 	msr	BASEPRI, r3
 800d16a:	f3bf 8f6f 	isb	sy
 800d16e:	f3bf 8f4f 	dsb	sy
 800d172:	603b      	str	r3, [r7, #0]
}
 800d174:	bf00      	nop
 800d176:	e7fe      	b.n	800d176 <xTaskIncrementTick+0x46>
 800d178:	4b40      	ldr	r3, [pc, #256]	; (800d27c <xTaskIncrementTick+0x14c>)
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	60fb      	str	r3, [r7, #12]
 800d17e:	4b40      	ldr	r3, [pc, #256]	; (800d280 <xTaskIncrementTick+0x150>)
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	4a3e      	ldr	r2, [pc, #248]	; (800d27c <xTaskIncrementTick+0x14c>)
 800d184:	6013      	str	r3, [r2, #0]
 800d186:	4a3e      	ldr	r2, [pc, #248]	; (800d280 <xTaskIncrementTick+0x150>)
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	6013      	str	r3, [r2, #0]
 800d18c:	4b3d      	ldr	r3, [pc, #244]	; (800d284 <xTaskIncrementTick+0x154>)
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	3301      	adds	r3, #1
 800d192:	4a3c      	ldr	r2, [pc, #240]	; (800d284 <xTaskIncrementTick+0x154>)
 800d194:	6013      	str	r3, [r2, #0]
 800d196:	f000 faa9 	bl	800d6ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d19a:	4b3b      	ldr	r3, [pc, #236]	; (800d288 <xTaskIncrementTick+0x158>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	693a      	ldr	r2, [r7, #16]
 800d1a0:	429a      	cmp	r2, r3
 800d1a2:	d348      	bcc.n	800d236 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d1a4:	4b35      	ldr	r3, [pc, #212]	; (800d27c <xTaskIncrementTick+0x14c>)
 800d1a6:	681b      	ldr	r3, [r3, #0]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	2b00      	cmp	r3, #0
 800d1ac:	d104      	bne.n	800d1b8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d1ae:	4b36      	ldr	r3, [pc, #216]	; (800d288 <xTaskIncrementTick+0x158>)
 800d1b0:	f04f 32ff 	mov.w	r2, #4294967295
 800d1b4:	601a      	str	r2, [r3, #0]
					break;
 800d1b6:	e03e      	b.n	800d236 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d1b8:	4b30      	ldr	r3, [pc, #192]	; (800d27c <xTaskIncrementTick+0x14c>)
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	68db      	ldr	r3, [r3, #12]
 800d1be:	68db      	ldr	r3, [r3, #12]
 800d1c0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d1c2:	68bb      	ldr	r3, [r7, #8]
 800d1c4:	685b      	ldr	r3, [r3, #4]
 800d1c6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d1c8:	693a      	ldr	r2, [r7, #16]
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	d203      	bcs.n	800d1d8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d1d0:	4a2d      	ldr	r2, [pc, #180]	; (800d288 <xTaskIncrementTick+0x158>)
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d1d6:	e02e      	b.n	800d236 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d1d8:	68bb      	ldr	r3, [r7, #8]
 800d1da:	3304      	adds	r3, #4
 800d1dc:	4618      	mov	r0, r3
 800d1de:	f7fe fc9f 	bl	800bb20 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d1e2:	68bb      	ldr	r3, [r7, #8]
 800d1e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d004      	beq.n	800d1f4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d1ea:	68bb      	ldr	r3, [r7, #8]
 800d1ec:	3318      	adds	r3, #24
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f7fe fc96 	bl	800bb20 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d1f4:	68bb      	ldr	r3, [r7, #8]
 800d1f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d1f8:	2201      	movs	r2, #1
 800d1fa:	409a      	lsls	r2, r3
 800d1fc:	4b23      	ldr	r3, [pc, #140]	; (800d28c <xTaskIncrementTick+0x15c>)
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	4313      	orrs	r3, r2
 800d202:	4a22      	ldr	r2, [pc, #136]	; (800d28c <xTaskIncrementTick+0x15c>)
 800d204:	6013      	str	r3, [r2, #0]
 800d206:	68bb      	ldr	r3, [r7, #8]
 800d208:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d20a:	4613      	mov	r3, r2
 800d20c:	009b      	lsls	r3, r3, #2
 800d20e:	4413      	add	r3, r2
 800d210:	009b      	lsls	r3, r3, #2
 800d212:	4a1f      	ldr	r2, [pc, #124]	; (800d290 <xTaskIncrementTick+0x160>)
 800d214:	441a      	add	r2, r3
 800d216:	68bb      	ldr	r3, [r7, #8]
 800d218:	3304      	adds	r3, #4
 800d21a:	4619      	mov	r1, r3
 800d21c:	4610      	mov	r0, r2
 800d21e:	f7fe fc22 	bl	800ba66 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d222:	68bb      	ldr	r3, [r7, #8]
 800d224:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d226:	4b1b      	ldr	r3, [pc, #108]	; (800d294 <xTaskIncrementTick+0x164>)
 800d228:	681b      	ldr	r3, [r3, #0]
 800d22a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d22c:	429a      	cmp	r2, r3
 800d22e:	d3b9      	bcc.n	800d1a4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800d230:	2301      	movs	r3, #1
 800d232:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d234:	e7b6      	b.n	800d1a4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d236:	4b17      	ldr	r3, [pc, #92]	; (800d294 <xTaskIncrementTick+0x164>)
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d23c:	4914      	ldr	r1, [pc, #80]	; (800d290 <xTaskIncrementTick+0x160>)
 800d23e:	4613      	mov	r3, r2
 800d240:	009b      	lsls	r3, r3, #2
 800d242:	4413      	add	r3, r2
 800d244:	009b      	lsls	r3, r3, #2
 800d246:	440b      	add	r3, r1
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	2b01      	cmp	r3, #1
 800d24c:	d901      	bls.n	800d252 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800d24e:	2301      	movs	r3, #1
 800d250:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800d252:	4b11      	ldr	r3, [pc, #68]	; (800d298 <xTaskIncrementTick+0x168>)
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d007      	beq.n	800d26a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800d25a:	2301      	movs	r3, #1
 800d25c:	617b      	str	r3, [r7, #20]
 800d25e:	e004      	b.n	800d26a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800d260:	4b0e      	ldr	r3, [pc, #56]	; (800d29c <xTaskIncrementTick+0x16c>)
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	3301      	adds	r3, #1
 800d266:	4a0d      	ldr	r2, [pc, #52]	; (800d29c <xTaskIncrementTick+0x16c>)
 800d268:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800d26a:	697b      	ldr	r3, [r7, #20]
}
 800d26c:	4618      	mov	r0, r3
 800d26e:	3718      	adds	r7, #24
 800d270:	46bd      	mov	sp, r7
 800d272:	bd80      	pop	{r7, pc}
 800d274:	20000608 	.word	0x20000608
 800d278:	200005e4 	.word	0x200005e4
 800d27c:	20000598 	.word	0x20000598
 800d280:	2000059c 	.word	0x2000059c
 800d284:	200005f8 	.word	0x200005f8
 800d288:	20000600 	.word	0x20000600
 800d28c:	200005e8 	.word	0x200005e8
 800d290:	200004e4 	.word	0x200004e4
 800d294:	200004e0 	.word	0x200004e0
 800d298:	200005f4 	.word	0x200005f4
 800d29c:	200005f0 	.word	0x200005f0

0800d2a0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d2a0:	b480      	push	{r7}
 800d2a2:	b087      	sub	sp, #28
 800d2a4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d2a6:	4b29      	ldr	r3, [pc, #164]	; (800d34c <vTaskSwitchContext+0xac>)
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d003      	beq.n	800d2b6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d2ae:	4b28      	ldr	r3, [pc, #160]	; (800d350 <vTaskSwitchContext+0xb0>)
 800d2b0:	2201      	movs	r2, #1
 800d2b2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d2b4:	e044      	b.n	800d340 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800d2b6:	4b26      	ldr	r3, [pc, #152]	; (800d350 <vTaskSwitchContext+0xb0>)
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d2bc:	4b25      	ldr	r3, [pc, #148]	; (800d354 <vTaskSwitchContext+0xb4>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	fab3 f383 	clz	r3, r3
 800d2c8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d2ca:	7afb      	ldrb	r3, [r7, #11]
 800d2cc:	f1c3 031f 	rsb	r3, r3, #31
 800d2d0:	617b      	str	r3, [r7, #20]
 800d2d2:	4921      	ldr	r1, [pc, #132]	; (800d358 <vTaskSwitchContext+0xb8>)
 800d2d4:	697a      	ldr	r2, [r7, #20]
 800d2d6:	4613      	mov	r3, r2
 800d2d8:	009b      	lsls	r3, r3, #2
 800d2da:	4413      	add	r3, r2
 800d2dc:	009b      	lsls	r3, r3, #2
 800d2de:	440b      	add	r3, r1
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d10a      	bne.n	800d2fc <vTaskSwitchContext+0x5c>
	__asm volatile
 800d2e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2ea:	f383 8811 	msr	BASEPRI, r3
 800d2ee:	f3bf 8f6f 	isb	sy
 800d2f2:	f3bf 8f4f 	dsb	sy
 800d2f6:	607b      	str	r3, [r7, #4]
}
 800d2f8:	bf00      	nop
 800d2fa:	e7fe      	b.n	800d2fa <vTaskSwitchContext+0x5a>
 800d2fc:	697a      	ldr	r2, [r7, #20]
 800d2fe:	4613      	mov	r3, r2
 800d300:	009b      	lsls	r3, r3, #2
 800d302:	4413      	add	r3, r2
 800d304:	009b      	lsls	r3, r3, #2
 800d306:	4a14      	ldr	r2, [pc, #80]	; (800d358 <vTaskSwitchContext+0xb8>)
 800d308:	4413      	add	r3, r2
 800d30a:	613b      	str	r3, [r7, #16]
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	685b      	ldr	r3, [r3, #4]
 800d310:	685a      	ldr	r2, [r3, #4]
 800d312:	693b      	ldr	r3, [r7, #16]
 800d314:	605a      	str	r2, [r3, #4]
 800d316:	693b      	ldr	r3, [r7, #16]
 800d318:	685a      	ldr	r2, [r3, #4]
 800d31a:	693b      	ldr	r3, [r7, #16]
 800d31c:	3308      	adds	r3, #8
 800d31e:	429a      	cmp	r2, r3
 800d320:	d104      	bne.n	800d32c <vTaskSwitchContext+0x8c>
 800d322:	693b      	ldr	r3, [r7, #16]
 800d324:	685b      	ldr	r3, [r3, #4]
 800d326:	685a      	ldr	r2, [r3, #4]
 800d328:	693b      	ldr	r3, [r7, #16]
 800d32a:	605a      	str	r2, [r3, #4]
 800d32c:	693b      	ldr	r3, [r7, #16]
 800d32e:	685b      	ldr	r3, [r3, #4]
 800d330:	68db      	ldr	r3, [r3, #12]
 800d332:	4a0a      	ldr	r2, [pc, #40]	; (800d35c <vTaskSwitchContext+0xbc>)
 800d334:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d336:	4b09      	ldr	r3, [pc, #36]	; (800d35c <vTaskSwitchContext+0xbc>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	334c      	adds	r3, #76	; 0x4c
 800d33c:	4a08      	ldr	r2, [pc, #32]	; (800d360 <vTaskSwitchContext+0xc0>)
 800d33e:	6013      	str	r3, [r2, #0]
}
 800d340:	bf00      	nop
 800d342:	371c      	adds	r7, #28
 800d344:	46bd      	mov	sp, r7
 800d346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34a:	4770      	bx	lr
 800d34c:	20000608 	.word	0x20000608
 800d350:	200005f4 	.word	0x200005f4
 800d354:	200005e8 	.word	0x200005e8
 800d358:	200004e4 	.word	0x200004e4
 800d35c:	200004e0 	.word	0x200004e0
 800d360:	200000b0 	.word	0x200000b0

0800d364 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b084      	sub	sp, #16
 800d368:	af00      	add	r7, sp, #0
 800d36a:	6078      	str	r0, [r7, #4]
 800d36c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d10a      	bne.n	800d38a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800d374:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d378:	f383 8811 	msr	BASEPRI, r3
 800d37c:	f3bf 8f6f 	isb	sy
 800d380:	f3bf 8f4f 	dsb	sy
 800d384:	60fb      	str	r3, [r7, #12]
}
 800d386:	bf00      	nop
 800d388:	e7fe      	b.n	800d388 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d38a:	4b07      	ldr	r3, [pc, #28]	; (800d3a8 <vTaskPlaceOnEventList+0x44>)
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	3318      	adds	r3, #24
 800d390:	4619      	mov	r1, r3
 800d392:	6878      	ldr	r0, [r7, #4]
 800d394:	f7fe fb8b 	bl	800baae <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d398:	2101      	movs	r1, #1
 800d39a:	6838      	ldr	r0, [r7, #0]
 800d39c:	f000 fb82 	bl	800daa4 <prvAddCurrentTaskToDelayedList>
}
 800d3a0:	bf00      	nop
 800d3a2:	3710      	adds	r7, #16
 800d3a4:	46bd      	mov	sp, r7
 800d3a6:	bd80      	pop	{r7, pc}
 800d3a8:	200004e0 	.word	0x200004e0

0800d3ac <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b086      	sub	sp, #24
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	68db      	ldr	r3, [r3, #12]
 800d3b8:	68db      	ldr	r3, [r3, #12]
 800d3ba:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d3bc:	693b      	ldr	r3, [r7, #16]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d10a      	bne.n	800d3d8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800d3c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3c6:	f383 8811 	msr	BASEPRI, r3
 800d3ca:	f3bf 8f6f 	isb	sy
 800d3ce:	f3bf 8f4f 	dsb	sy
 800d3d2:	60fb      	str	r3, [r7, #12]
}
 800d3d4:	bf00      	nop
 800d3d6:	e7fe      	b.n	800d3d6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d3d8:	693b      	ldr	r3, [r7, #16]
 800d3da:	3318      	adds	r3, #24
 800d3dc:	4618      	mov	r0, r3
 800d3de:	f7fe fb9f 	bl	800bb20 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d3e2:	4b1d      	ldr	r3, [pc, #116]	; (800d458 <xTaskRemoveFromEventList+0xac>)
 800d3e4:	681b      	ldr	r3, [r3, #0]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d11c      	bne.n	800d424 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d3ea:	693b      	ldr	r3, [r7, #16]
 800d3ec:	3304      	adds	r3, #4
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	f7fe fb96 	bl	800bb20 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d3f4:	693b      	ldr	r3, [r7, #16]
 800d3f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d3f8:	2201      	movs	r2, #1
 800d3fa:	409a      	lsls	r2, r3
 800d3fc:	4b17      	ldr	r3, [pc, #92]	; (800d45c <xTaskRemoveFromEventList+0xb0>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	4313      	orrs	r3, r2
 800d402:	4a16      	ldr	r2, [pc, #88]	; (800d45c <xTaskRemoveFromEventList+0xb0>)
 800d404:	6013      	str	r3, [r2, #0]
 800d406:	693b      	ldr	r3, [r7, #16]
 800d408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d40a:	4613      	mov	r3, r2
 800d40c:	009b      	lsls	r3, r3, #2
 800d40e:	4413      	add	r3, r2
 800d410:	009b      	lsls	r3, r3, #2
 800d412:	4a13      	ldr	r2, [pc, #76]	; (800d460 <xTaskRemoveFromEventList+0xb4>)
 800d414:	441a      	add	r2, r3
 800d416:	693b      	ldr	r3, [r7, #16]
 800d418:	3304      	adds	r3, #4
 800d41a:	4619      	mov	r1, r3
 800d41c:	4610      	mov	r0, r2
 800d41e:	f7fe fb22 	bl	800ba66 <vListInsertEnd>
 800d422:	e005      	b.n	800d430 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	3318      	adds	r3, #24
 800d428:	4619      	mov	r1, r3
 800d42a:	480e      	ldr	r0, [pc, #56]	; (800d464 <xTaskRemoveFromEventList+0xb8>)
 800d42c:	f7fe fb1b 	bl	800ba66 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d430:	693b      	ldr	r3, [r7, #16]
 800d432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d434:	4b0c      	ldr	r3, [pc, #48]	; (800d468 <xTaskRemoveFromEventList+0xbc>)
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d43a:	429a      	cmp	r2, r3
 800d43c:	d905      	bls.n	800d44a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d43e:	2301      	movs	r3, #1
 800d440:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d442:	4b0a      	ldr	r3, [pc, #40]	; (800d46c <xTaskRemoveFromEventList+0xc0>)
 800d444:	2201      	movs	r2, #1
 800d446:	601a      	str	r2, [r3, #0]
 800d448:	e001      	b.n	800d44e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800d44a:	2300      	movs	r3, #0
 800d44c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d44e:	697b      	ldr	r3, [r7, #20]
}
 800d450:	4618      	mov	r0, r3
 800d452:	3718      	adds	r7, #24
 800d454:	46bd      	mov	sp, r7
 800d456:	bd80      	pop	{r7, pc}
 800d458:	20000608 	.word	0x20000608
 800d45c:	200005e8 	.word	0x200005e8
 800d460:	200004e4 	.word	0x200004e4
 800d464:	200005a0 	.word	0x200005a0
 800d468:	200004e0 	.word	0x200004e0
 800d46c:	200005f4 	.word	0x200005f4

0800d470 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d470:	b480      	push	{r7}
 800d472:	b083      	sub	sp, #12
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d478:	4b06      	ldr	r3, [pc, #24]	; (800d494 <vTaskInternalSetTimeOutState+0x24>)
 800d47a:	681a      	ldr	r2, [r3, #0]
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d480:	4b05      	ldr	r3, [pc, #20]	; (800d498 <vTaskInternalSetTimeOutState+0x28>)
 800d482:	681a      	ldr	r2, [r3, #0]
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	605a      	str	r2, [r3, #4]
}
 800d488:	bf00      	nop
 800d48a:	370c      	adds	r7, #12
 800d48c:	46bd      	mov	sp, r7
 800d48e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d492:	4770      	bx	lr
 800d494:	200005f8 	.word	0x200005f8
 800d498:	200005e4 	.word	0x200005e4

0800d49c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b088      	sub	sp, #32
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	6078      	str	r0, [r7, #4]
 800d4a4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d10a      	bne.n	800d4c2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800d4ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4b0:	f383 8811 	msr	BASEPRI, r3
 800d4b4:	f3bf 8f6f 	isb	sy
 800d4b8:	f3bf 8f4f 	dsb	sy
 800d4bc:	613b      	str	r3, [r7, #16]
}
 800d4be:	bf00      	nop
 800d4c0:	e7fe      	b.n	800d4c0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800d4c2:	683b      	ldr	r3, [r7, #0]
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d10a      	bne.n	800d4de <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800d4c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4cc:	f383 8811 	msr	BASEPRI, r3
 800d4d0:	f3bf 8f6f 	isb	sy
 800d4d4:	f3bf 8f4f 	dsb	sy
 800d4d8:	60fb      	str	r3, [r7, #12]
}
 800d4da:	bf00      	nop
 800d4dc:	e7fe      	b.n	800d4dc <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800d4de:	f000 fc71 	bl	800ddc4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d4e2:	4b1d      	ldr	r3, [pc, #116]	; (800d558 <xTaskCheckForTimeOut+0xbc>)
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	685b      	ldr	r3, [r3, #4]
 800d4ec:	69ba      	ldr	r2, [r7, #24]
 800d4ee:	1ad3      	subs	r3, r2, r3
 800d4f0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d4f2:	683b      	ldr	r3, [r7, #0]
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d4fa:	d102      	bne.n	800d502 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d4fc:	2300      	movs	r3, #0
 800d4fe:	61fb      	str	r3, [r7, #28]
 800d500:	e023      	b.n	800d54a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	681a      	ldr	r2, [r3, #0]
 800d506:	4b15      	ldr	r3, [pc, #84]	; (800d55c <xTaskCheckForTimeOut+0xc0>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d007      	beq.n	800d51e <xTaskCheckForTimeOut+0x82>
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	685b      	ldr	r3, [r3, #4]
 800d512:	69ba      	ldr	r2, [r7, #24]
 800d514:	429a      	cmp	r2, r3
 800d516:	d302      	bcc.n	800d51e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d518:	2301      	movs	r3, #1
 800d51a:	61fb      	str	r3, [r7, #28]
 800d51c:	e015      	b.n	800d54a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d51e:	683b      	ldr	r3, [r7, #0]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	697a      	ldr	r2, [r7, #20]
 800d524:	429a      	cmp	r2, r3
 800d526:	d20b      	bcs.n	800d540 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d528:	683b      	ldr	r3, [r7, #0]
 800d52a:	681a      	ldr	r2, [r3, #0]
 800d52c:	697b      	ldr	r3, [r7, #20]
 800d52e:	1ad2      	subs	r2, r2, r3
 800d530:	683b      	ldr	r3, [r7, #0]
 800d532:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d534:	6878      	ldr	r0, [r7, #4]
 800d536:	f7ff ff9b 	bl	800d470 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d53a:	2300      	movs	r3, #0
 800d53c:	61fb      	str	r3, [r7, #28]
 800d53e:	e004      	b.n	800d54a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800d540:	683b      	ldr	r3, [r7, #0]
 800d542:	2200      	movs	r2, #0
 800d544:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d546:	2301      	movs	r3, #1
 800d548:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d54a:	f000 fc6b 	bl	800de24 <vPortExitCritical>

	return xReturn;
 800d54e:	69fb      	ldr	r3, [r7, #28]
}
 800d550:	4618      	mov	r0, r3
 800d552:	3720      	adds	r7, #32
 800d554:	46bd      	mov	sp, r7
 800d556:	bd80      	pop	{r7, pc}
 800d558:	200005e4 	.word	0x200005e4
 800d55c:	200005f8 	.word	0x200005f8

0800d560 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d560:	b480      	push	{r7}
 800d562:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d564:	4b03      	ldr	r3, [pc, #12]	; (800d574 <vTaskMissedYield+0x14>)
 800d566:	2201      	movs	r2, #1
 800d568:	601a      	str	r2, [r3, #0]
}
 800d56a:	bf00      	nop
 800d56c:	46bd      	mov	sp, r7
 800d56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d572:	4770      	bx	lr
 800d574:	200005f4 	.word	0x200005f4

0800d578 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b082      	sub	sp, #8
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d580:	f000 f852 	bl	800d628 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d584:	4b06      	ldr	r3, [pc, #24]	; (800d5a0 <prvIdleTask+0x28>)
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	2b01      	cmp	r3, #1
 800d58a:	d9f9      	bls.n	800d580 <prvIdleTask+0x8>
			{
				taskYIELD();
 800d58c:	4b05      	ldr	r3, [pc, #20]	; (800d5a4 <prvIdleTask+0x2c>)
 800d58e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d592:	601a      	str	r2, [r3, #0]
 800d594:	f3bf 8f4f 	dsb	sy
 800d598:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d59c:	e7f0      	b.n	800d580 <prvIdleTask+0x8>
 800d59e:	bf00      	nop
 800d5a0:	200004e4 	.word	0x200004e4
 800d5a4:	e000ed04 	.word	0xe000ed04

0800d5a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b082      	sub	sp, #8
 800d5ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d5ae:	2300      	movs	r3, #0
 800d5b0:	607b      	str	r3, [r7, #4]
 800d5b2:	e00c      	b.n	800d5ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d5b4:	687a      	ldr	r2, [r7, #4]
 800d5b6:	4613      	mov	r3, r2
 800d5b8:	009b      	lsls	r3, r3, #2
 800d5ba:	4413      	add	r3, r2
 800d5bc:	009b      	lsls	r3, r3, #2
 800d5be:	4a12      	ldr	r2, [pc, #72]	; (800d608 <prvInitialiseTaskLists+0x60>)
 800d5c0:	4413      	add	r3, r2
 800d5c2:	4618      	mov	r0, r3
 800d5c4:	f7fe fa22 	bl	800ba0c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	3301      	adds	r3, #1
 800d5cc:	607b      	str	r3, [r7, #4]
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	2b06      	cmp	r3, #6
 800d5d2:	d9ef      	bls.n	800d5b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d5d4:	480d      	ldr	r0, [pc, #52]	; (800d60c <prvInitialiseTaskLists+0x64>)
 800d5d6:	f7fe fa19 	bl	800ba0c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d5da:	480d      	ldr	r0, [pc, #52]	; (800d610 <prvInitialiseTaskLists+0x68>)
 800d5dc:	f7fe fa16 	bl	800ba0c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d5e0:	480c      	ldr	r0, [pc, #48]	; (800d614 <prvInitialiseTaskLists+0x6c>)
 800d5e2:	f7fe fa13 	bl	800ba0c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d5e6:	480c      	ldr	r0, [pc, #48]	; (800d618 <prvInitialiseTaskLists+0x70>)
 800d5e8:	f7fe fa10 	bl	800ba0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d5ec:	480b      	ldr	r0, [pc, #44]	; (800d61c <prvInitialiseTaskLists+0x74>)
 800d5ee:	f7fe fa0d 	bl	800ba0c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d5f2:	4b0b      	ldr	r3, [pc, #44]	; (800d620 <prvInitialiseTaskLists+0x78>)
 800d5f4:	4a05      	ldr	r2, [pc, #20]	; (800d60c <prvInitialiseTaskLists+0x64>)
 800d5f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d5f8:	4b0a      	ldr	r3, [pc, #40]	; (800d624 <prvInitialiseTaskLists+0x7c>)
 800d5fa:	4a05      	ldr	r2, [pc, #20]	; (800d610 <prvInitialiseTaskLists+0x68>)
 800d5fc:	601a      	str	r2, [r3, #0]
}
 800d5fe:	bf00      	nop
 800d600:	3708      	adds	r7, #8
 800d602:	46bd      	mov	sp, r7
 800d604:	bd80      	pop	{r7, pc}
 800d606:	bf00      	nop
 800d608:	200004e4 	.word	0x200004e4
 800d60c:	20000570 	.word	0x20000570
 800d610:	20000584 	.word	0x20000584
 800d614:	200005a0 	.word	0x200005a0
 800d618:	200005b4 	.word	0x200005b4
 800d61c:	200005cc 	.word	0x200005cc
 800d620:	20000598 	.word	0x20000598
 800d624:	2000059c 	.word	0x2000059c

0800d628 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b082      	sub	sp, #8
 800d62c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d62e:	e019      	b.n	800d664 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d630:	f000 fbc8 	bl	800ddc4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d634:	4b10      	ldr	r3, [pc, #64]	; (800d678 <prvCheckTasksWaitingTermination+0x50>)
 800d636:	68db      	ldr	r3, [r3, #12]
 800d638:	68db      	ldr	r3, [r3, #12]
 800d63a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	3304      	adds	r3, #4
 800d640:	4618      	mov	r0, r3
 800d642:	f7fe fa6d 	bl	800bb20 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d646:	4b0d      	ldr	r3, [pc, #52]	; (800d67c <prvCheckTasksWaitingTermination+0x54>)
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	3b01      	subs	r3, #1
 800d64c:	4a0b      	ldr	r2, [pc, #44]	; (800d67c <prvCheckTasksWaitingTermination+0x54>)
 800d64e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d650:	4b0b      	ldr	r3, [pc, #44]	; (800d680 <prvCheckTasksWaitingTermination+0x58>)
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	3b01      	subs	r3, #1
 800d656:	4a0a      	ldr	r2, [pc, #40]	; (800d680 <prvCheckTasksWaitingTermination+0x58>)
 800d658:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d65a:	f000 fbe3 	bl	800de24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d65e:	6878      	ldr	r0, [r7, #4]
 800d660:	f000 f810 	bl	800d684 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d664:	4b06      	ldr	r3, [pc, #24]	; (800d680 <prvCheckTasksWaitingTermination+0x58>)
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d1e1      	bne.n	800d630 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d66c:	bf00      	nop
 800d66e:	bf00      	nop
 800d670:	3708      	adds	r7, #8
 800d672:	46bd      	mov	sp, r7
 800d674:	bd80      	pop	{r7, pc}
 800d676:	bf00      	nop
 800d678:	200005b4 	.word	0x200005b4
 800d67c:	200005e0 	.word	0x200005e0
 800d680:	200005c8 	.word	0x200005c8

0800d684 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d684:	b580      	push	{r7, lr}
 800d686:	b084      	sub	sp, #16
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	334c      	adds	r3, #76	; 0x4c
 800d690:	4618      	mov	r0, r3
 800d692:	f00e fa2f 	bl	801baf4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d108      	bne.n	800d6b2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	f000 fd7b 	bl	800e1a0 <vPortFree>
				vPortFree( pxTCB );
 800d6aa:	6878      	ldr	r0, [r7, #4]
 800d6ac:	f000 fd78 	bl	800e1a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d6b0:	e018      	b.n	800d6e4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d6b8:	2b01      	cmp	r3, #1
 800d6ba:	d103      	bne.n	800d6c4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d6bc:	6878      	ldr	r0, [r7, #4]
 800d6be:	f000 fd6f 	bl	800e1a0 <vPortFree>
	}
 800d6c2:	e00f      	b.n	800d6e4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d6ca:	2b02      	cmp	r3, #2
 800d6cc:	d00a      	beq.n	800d6e4 <prvDeleteTCB+0x60>
	__asm volatile
 800d6ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6d2:	f383 8811 	msr	BASEPRI, r3
 800d6d6:	f3bf 8f6f 	isb	sy
 800d6da:	f3bf 8f4f 	dsb	sy
 800d6de:	60fb      	str	r3, [r7, #12]
}
 800d6e0:	bf00      	nop
 800d6e2:	e7fe      	b.n	800d6e2 <prvDeleteTCB+0x5e>
	}
 800d6e4:	bf00      	nop
 800d6e6:	3710      	adds	r7, #16
 800d6e8:	46bd      	mov	sp, r7
 800d6ea:	bd80      	pop	{r7, pc}

0800d6ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d6ec:	b480      	push	{r7}
 800d6ee:	b083      	sub	sp, #12
 800d6f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d6f2:	4b0c      	ldr	r3, [pc, #48]	; (800d724 <prvResetNextTaskUnblockTime+0x38>)
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	2b00      	cmp	r3, #0
 800d6fa:	d104      	bne.n	800d706 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d6fc:	4b0a      	ldr	r3, [pc, #40]	; (800d728 <prvResetNextTaskUnblockTime+0x3c>)
 800d6fe:	f04f 32ff 	mov.w	r2, #4294967295
 800d702:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d704:	e008      	b.n	800d718 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d706:	4b07      	ldr	r3, [pc, #28]	; (800d724 <prvResetNextTaskUnblockTime+0x38>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	68db      	ldr	r3, [r3, #12]
 800d70c:	68db      	ldr	r3, [r3, #12]
 800d70e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	685b      	ldr	r3, [r3, #4]
 800d714:	4a04      	ldr	r2, [pc, #16]	; (800d728 <prvResetNextTaskUnblockTime+0x3c>)
 800d716:	6013      	str	r3, [r2, #0]
}
 800d718:	bf00      	nop
 800d71a:	370c      	adds	r7, #12
 800d71c:	46bd      	mov	sp, r7
 800d71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d722:	4770      	bx	lr
 800d724:	20000598 	.word	0x20000598
 800d728:	20000600 	.word	0x20000600

0800d72c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d72c:	b480      	push	{r7}
 800d72e:	b083      	sub	sp, #12
 800d730:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d732:	4b0b      	ldr	r3, [pc, #44]	; (800d760 <xTaskGetSchedulerState+0x34>)
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	2b00      	cmp	r3, #0
 800d738:	d102      	bne.n	800d740 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d73a:	2301      	movs	r3, #1
 800d73c:	607b      	str	r3, [r7, #4]
 800d73e:	e008      	b.n	800d752 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d740:	4b08      	ldr	r3, [pc, #32]	; (800d764 <xTaskGetSchedulerState+0x38>)
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	2b00      	cmp	r3, #0
 800d746:	d102      	bne.n	800d74e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d748:	2302      	movs	r3, #2
 800d74a:	607b      	str	r3, [r7, #4]
 800d74c:	e001      	b.n	800d752 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d74e:	2300      	movs	r3, #0
 800d750:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d752:	687b      	ldr	r3, [r7, #4]
	}
 800d754:	4618      	mov	r0, r3
 800d756:	370c      	adds	r7, #12
 800d758:	46bd      	mov	sp, r7
 800d75a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d75e:	4770      	bx	lr
 800d760:	200005ec 	.word	0x200005ec
 800d764:	20000608 	.word	0x20000608

0800d768 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d768:	b580      	push	{r7, lr}
 800d76a:	b084      	sub	sp, #16
 800d76c:	af00      	add	r7, sp, #0
 800d76e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d774:	2300      	movs	r3, #0
 800d776:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	2b00      	cmp	r3, #0
 800d77c:	d05e      	beq.n	800d83c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d77e:	68bb      	ldr	r3, [r7, #8]
 800d780:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d782:	4b31      	ldr	r3, [pc, #196]	; (800d848 <xTaskPriorityInherit+0xe0>)
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d788:	429a      	cmp	r2, r3
 800d78a:	d24e      	bcs.n	800d82a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d78c:	68bb      	ldr	r3, [r7, #8]
 800d78e:	699b      	ldr	r3, [r3, #24]
 800d790:	2b00      	cmp	r3, #0
 800d792:	db06      	blt.n	800d7a2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d794:	4b2c      	ldr	r3, [pc, #176]	; (800d848 <xTaskPriorityInherit+0xe0>)
 800d796:	681b      	ldr	r3, [r3, #0]
 800d798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d79a:	f1c3 0207 	rsb	r2, r3, #7
 800d79e:	68bb      	ldr	r3, [r7, #8]
 800d7a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d7a2:	68bb      	ldr	r3, [r7, #8]
 800d7a4:	6959      	ldr	r1, [r3, #20]
 800d7a6:	68bb      	ldr	r3, [r7, #8]
 800d7a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7aa:	4613      	mov	r3, r2
 800d7ac:	009b      	lsls	r3, r3, #2
 800d7ae:	4413      	add	r3, r2
 800d7b0:	009b      	lsls	r3, r3, #2
 800d7b2:	4a26      	ldr	r2, [pc, #152]	; (800d84c <xTaskPriorityInherit+0xe4>)
 800d7b4:	4413      	add	r3, r2
 800d7b6:	4299      	cmp	r1, r3
 800d7b8:	d12f      	bne.n	800d81a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d7ba:	68bb      	ldr	r3, [r7, #8]
 800d7bc:	3304      	adds	r3, #4
 800d7be:	4618      	mov	r0, r3
 800d7c0:	f7fe f9ae 	bl	800bb20 <uxListRemove>
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d10a      	bne.n	800d7e0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800d7ca:	68bb      	ldr	r3, [r7, #8]
 800d7cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	fa02 f303 	lsl.w	r3, r2, r3
 800d7d4:	43da      	mvns	r2, r3
 800d7d6:	4b1e      	ldr	r3, [pc, #120]	; (800d850 <xTaskPriorityInherit+0xe8>)
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	4013      	ands	r3, r2
 800d7dc:	4a1c      	ldr	r2, [pc, #112]	; (800d850 <xTaskPriorityInherit+0xe8>)
 800d7de:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d7e0:	4b19      	ldr	r3, [pc, #100]	; (800d848 <xTaskPriorityInherit+0xe0>)
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d7e6:	68bb      	ldr	r3, [r7, #8]
 800d7e8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d7ea:	68bb      	ldr	r3, [r7, #8]
 800d7ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7ee:	2201      	movs	r2, #1
 800d7f0:	409a      	lsls	r2, r3
 800d7f2:	4b17      	ldr	r3, [pc, #92]	; (800d850 <xTaskPriorityInherit+0xe8>)
 800d7f4:	681b      	ldr	r3, [r3, #0]
 800d7f6:	4313      	orrs	r3, r2
 800d7f8:	4a15      	ldr	r2, [pc, #84]	; (800d850 <xTaskPriorityInherit+0xe8>)
 800d7fa:	6013      	str	r3, [r2, #0]
 800d7fc:	68bb      	ldr	r3, [r7, #8]
 800d7fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d800:	4613      	mov	r3, r2
 800d802:	009b      	lsls	r3, r3, #2
 800d804:	4413      	add	r3, r2
 800d806:	009b      	lsls	r3, r3, #2
 800d808:	4a10      	ldr	r2, [pc, #64]	; (800d84c <xTaskPriorityInherit+0xe4>)
 800d80a:	441a      	add	r2, r3
 800d80c:	68bb      	ldr	r3, [r7, #8]
 800d80e:	3304      	adds	r3, #4
 800d810:	4619      	mov	r1, r3
 800d812:	4610      	mov	r0, r2
 800d814:	f7fe f927 	bl	800ba66 <vListInsertEnd>
 800d818:	e004      	b.n	800d824 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d81a:	4b0b      	ldr	r3, [pc, #44]	; (800d848 <xTaskPriorityInherit+0xe0>)
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d824:	2301      	movs	r3, #1
 800d826:	60fb      	str	r3, [r7, #12]
 800d828:	e008      	b.n	800d83c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d82a:	68bb      	ldr	r3, [r7, #8]
 800d82c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d82e:	4b06      	ldr	r3, [pc, #24]	; (800d848 <xTaskPriorityInherit+0xe0>)
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d834:	429a      	cmp	r2, r3
 800d836:	d201      	bcs.n	800d83c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d838:	2301      	movs	r3, #1
 800d83a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d83c:	68fb      	ldr	r3, [r7, #12]
	}
 800d83e:	4618      	mov	r0, r3
 800d840:	3710      	adds	r7, #16
 800d842:	46bd      	mov	sp, r7
 800d844:	bd80      	pop	{r7, pc}
 800d846:	bf00      	nop
 800d848:	200004e0 	.word	0x200004e0
 800d84c:	200004e4 	.word	0x200004e4
 800d850:	200005e8 	.word	0x200005e8

0800d854 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d854:	b580      	push	{r7, lr}
 800d856:	b086      	sub	sp, #24
 800d858:	af00      	add	r7, sp, #0
 800d85a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d860:	2300      	movs	r3, #0
 800d862:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	2b00      	cmp	r3, #0
 800d868:	d06e      	beq.n	800d948 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d86a:	4b3a      	ldr	r3, [pc, #232]	; (800d954 <xTaskPriorityDisinherit+0x100>)
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	693a      	ldr	r2, [r7, #16]
 800d870:	429a      	cmp	r2, r3
 800d872:	d00a      	beq.n	800d88a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800d874:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d878:	f383 8811 	msr	BASEPRI, r3
 800d87c:	f3bf 8f6f 	isb	sy
 800d880:	f3bf 8f4f 	dsb	sy
 800d884:	60fb      	str	r3, [r7, #12]
}
 800d886:	bf00      	nop
 800d888:	e7fe      	b.n	800d888 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800d88a:	693b      	ldr	r3, [r7, #16]
 800d88c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d10a      	bne.n	800d8a8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800d892:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d896:	f383 8811 	msr	BASEPRI, r3
 800d89a:	f3bf 8f6f 	isb	sy
 800d89e:	f3bf 8f4f 	dsb	sy
 800d8a2:	60bb      	str	r3, [r7, #8]
}
 800d8a4:	bf00      	nop
 800d8a6:	e7fe      	b.n	800d8a6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800d8a8:	693b      	ldr	r3, [r7, #16]
 800d8aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d8ac:	1e5a      	subs	r2, r3, #1
 800d8ae:	693b      	ldr	r3, [r7, #16]
 800d8b0:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800d8b2:	693b      	ldr	r3, [r7, #16]
 800d8b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8b6:	693b      	ldr	r3, [r7, #16]
 800d8b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d8ba:	429a      	cmp	r2, r3
 800d8bc:	d044      	beq.n	800d948 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800d8be:	693b      	ldr	r3, [r7, #16]
 800d8c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d140      	bne.n	800d948 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d8c6:	693b      	ldr	r3, [r7, #16]
 800d8c8:	3304      	adds	r3, #4
 800d8ca:	4618      	mov	r0, r3
 800d8cc:	f7fe f928 	bl	800bb20 <uxListRemove>
 800d8d0:	4603      	mov	r3, r0
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d115      	bne.n	800d902 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800d8d6:	693b      	ldr	r3, [r7, #16]
 800d8d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8da:	491f      	ldr	r1, [pc, #124]	; (800d958 <xTaskPriorityDisinherit+0x104>)
 800d8dc:	4613      	mov	r3, r2
 800d8de:	009b      	lsls	r3, r3, #2
 800d8e0:	4413      	add	r3, r2
 800d8e2:	009b      	lsls	r3, r3, #2
 800d8e4:	440b      	add	r3, r1
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d10a      	bne.n	800d902 <xTaskPriorityDisinherit+0xae>
 800d8ec:	693b      	ldr	r3, [r7, #16]
 800d8ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8f0:	2201      	movs	r2, #1
 800d8f2:	fa02 f303 	lsl.w	r3, r2, r3
 800d8f6:	43da      	mvns	r2, r3
 800d8f8:	4b18      	ldr	r3, [pc, #96]	; (800d95c <xTaskPriorityDisinherit+0x108>)
 800d8fa:	681b      	ldr	r3, [r3, #0]
 800d8fc:	4013      	ands	r3, r2
 800d8fe:	4a17      	ldr	r2, [pc, #92]	; (800d95c <xTaskPriorityDisinherit+0x108>)
 800d900:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800d902:	693b      	ldr	r3, [r7, #16]
 800d904:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d906:	693b      	ldr	r3, [r7, #16]
 800d908:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d90a:	693b      	ldr	r3, [r7, #16]
 800d90c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d90e:	f1c3 0207 	rsb	r2, r3, #7
 800d912:	693b      	ldr	r3, [r7, #16]
 800d914:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800d916:	693b      	ldr	r3, [r7, #16]
 800d918:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d91a:	2201      	movs	r2, #1
 800d91c:	409a      	lsls	r2, r3
 800d91e:	4b0f      	ldr	r3, [pc, #60]	; (800d95c <xTaskPriorityDisinherit+0x108>)
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	4313      	orrs	r3, r2
 800d924:	4a0d      	ldr	r2, [pc, #52]	; (800d95c <xTaskPriorityDisinherit+0x108>)
 800d926:	6013      	str	r3, [r2, #0]
 800d928:	693b      	ldr	r3, [r7, #16]
 800d92a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d92c:	4613      	mov	r3, r2
 800d92e:	009b      	lsls	r3, r3, #2
 800d930:	4413      	add	r3, r2
 800d932:	009b      	lsls	r3, r3, #2
 800d934:	4a08      	ldr	r2, [pc, #32]	; (800d958 <xTaskPriorityDisinherit+0x104>)
 800d936:	441a      	add	r2, r3
 800d938:	693b      	ldr	r3, [r7, #16]
 800d93a:	3304      	adds	r3, #4
 800d93c:	4619      	mov	r1, r3
 800d93e:	4610      	mov	r0, r2
 800d940:	f7fe f891 	bl	800ba66 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800d944:	2301      	movs	r3, #1
 800d946:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d948:	697b      	ldr	r3, [r7, #20]
	}
 800d94a:	4618      	mov	r0, r3
 800d94c:	3718      	adds	r7, #24
 800d94e:	46bd      	mov	sp, r7
 800d950:	bd80      	pop	{r7, pc}
 800d952:	bf00      	nop
 800d954:	200004e0 	.word	0x200004e0
 800d958:	200004e4 	.word	0x200004e4
 800d95c:	200005e8 	.word	0x200005e8

0800d960 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800d960:	b580      	push	{r7, lr}
 800d962:	b088      	sub	sp, #32
 800d964:	af00      	add	r7, sp, #0
 800d966:	6078      	str	r0, [r7, #4]
 800d968:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800d96e:	2301      	movs	r3, #1
 800d970:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	2b00      	cmp	r3, #0
 800d976:	d077      	beq.n	800da68 <vTaskPriorityDisinheritAfterTimeout+0x108>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800d978:	69bb      	ldr	r3, [r7, #24]
 800d97a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d10a      	bne.n	800d996 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800d980:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d984:	f383 8811 	msr	BASEPRI, r3
 800d988:	f3bf 8f6f 	isb	sy
 800d98c:	f3bf 8f4f 	dsb	sy
 800d990:	60fb      	str	r3, [r7, #12]
}
 800d992:	bf00      	nop
 800d994:	e7fe      	b.n	800d994 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800d996:	69bb      	ldr	r3, [r7, #24]
 800d998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d99a:	683a      	ldr	r2, [r7, #0]
 800d99c:	429a      	cmp	r2, r3
 800d99e:	d902      	bls.n	800d9a6 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800d9a0:	683b      	ldr	r3, [r7, #0]
 800d9a2:	61fb      	str	r3, [r7, #28]
 800d9a4:	e002      	b.n	800d9ac <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800d9a6:	69bb      	ldr	r3, [r7, #24]
 800d9a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d9aa:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800d9ac:	69bb      	ldr	r3, [r7, #24]
 800d9ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9b0:	69fa      	ldr	r2, [r7, #28]
 800d9b2:	429a      	cmp	r2, r3
 800d9b4:	d058      	beq.n	800da68 <vTaskPriorityDisinheritAfterTimeout+0x108>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800d9b6:	69bb      	ldr	r3, [r7, #24]
 800d9b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9ba:	697a      	ldr	r2, [r7, #20]
 800d9bc:	429a      	cmp	r2, r3
 800d9be:	d153      	bne.n	800da68 <vTaskPriorityDisinheritAfterTimeout+0x108>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800d9c0:	4b2b      	ldr	r3, [pc, #172]	; (800da70 <vTaskPriorityDisinheritAfterTimeout+0x110>)
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	69ba      	ldr	r2, [r7, #24]
 800d9c6:	429a      	cmp	r2, r3
 800d9c8:	d10a      	bne.n	800d9e0 <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800d9ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9ce:	f383 8811 	msr	BASEPRI, r3
 800d9d2:	f3bf 8f6f 	isb	sy
 800d9d6:	f3bf 8f4f 	dsb	sy
 800d9da:	60bb      	str	r3, [r7, #8]
}
 800d9dc:	bf00      	nop
 800d9de:	e7fe      	b.n	800d9de <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800d9e0:	69bb      	ldr	r3, [r7, #24]
 800d9e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9e4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800d9e6:	69bb      	ldr	r3, [r7, #24]
 800d9e8:	69fa      	ldr	r2, [r7, #28]
 800d9ea:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d9ec:	69bb      	ldr	r3, [r7, #24]
 800d9ee:	699b      	ldr	r3, [r3, #24]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	db04      	blt.n	800d9fe <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d9f4:	69fb      	ldr	r3, [r7, #28]
 800d9f6:	f1c3 0207 	rsb	r2, r3, #7
 800d9fa:	69bb      	ldr	r3, [r7, #24]
 800d9fc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800d9fe:	69bb      	ldr	r3, [r7, #24]
 800da00:	6959      	ldr	r1, [r3, #20]
 800da02:	693a      	ldr	r2, [r7, #16]
 800da04:	4613      	mov	r3, r2
 800da06:	009b      	lsls	r3, r3, #2
 800da08:	4413      	add	r3, r2
 800da0a:	009b      	lsls	r3, r3, #2
 800da0c:	4a19      	ldr	r2, [pc, #100]	; (800da74 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800da0e:	4413      	add	r3, r2
 800da10:	4299      	cmp	r1, r3
 800da12:	d129      	bne.n	800da68 <vTaskPriorityDisinheritAfterTimeout+0x108>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800da14:	69bb      	ldr	r3, [r7, #24]
 800da16:	3304      	adds	r3, #4
 800da18:	4618      	mov	r0, r3
 800da1a:	f7fe f881 	bl	800bb20 <uxListRemove>
 800da1e:	4603      	mov	r3, r0
 800da20:	2b00      	cmp	r3, #0
 800da22:	d10a      	bne.n	800da3a <vTaskPriorityDisinheritAfterTimeout+0xda>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800da24:	69bb      	ldr	r3, [r7, #24]
 800da26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da28:	2201      	movs	r2, #1
 800da2a:	fa02 f303 	lsl.w	r3, r2, r3
 800da2e:	43da      	mvns	r2, r3
 800da30:	4b11      	ldr	r3, [pc, #68]	; (800da78 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800da32:	681b      	ldr	r3, [r3, #0]
 800da34:	4013      	ands	r3, r2
 800da36:	4a10      	ldr	r2, [pc, #64]	; (800da78 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800da38:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800da3a:	69bb      	ldr	r3, [r7, #24]
 800da3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da3e:	2201      	movs	r2, #1
 800da40:	409a      	lsls	r2, r3
 800da42:	4b0d      	ldr	r3, [pc, #52]	; (800da78 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	4313      	orrs	r3, r2
 800da48:	4a0b      	ldr	r2, [pc, #44]	; (800da78 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800da4a:	6013      	str	r3, [r2, #0]
 800da4c:	69bb      	ldr	r3, [r7, #24]
 800da4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da50:	4613      	mov	r3, r2
 800da52:	009b      	lsls	r3, r3, #2
 800da54:	4413      	add	r3, r2
 800da56:	009b      	lsls	r3, r3, #2
 800da58:	4a06      	ldr	r2, [pc, #24]	; (800da74 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800da5a:	441a      	add	r2, r3
 800da5c:	69bb      	ldr	r3, [r7, #24]
 800da5e:	3304      	adds	r3, #4
 800da60:	4619      	mov	r1, r3
 800da62:	4610      	mov	r0, r2
 800da64:	f7fd ffff 	bl	800ba66 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800da68:	bf00      	nop
 800da6a:	3720      	adds	r7, #32
 800da6c:	46bd      	mov	sp, r7
 800da6e:	bd80      	pop	{r7, pc}
 800da70:	200004e0 	.word	0x200004e0
 800da74:	200004e4 	.word	0x200004e4
 800da78:	200005e8 	.word	0x200005e8

0800da7c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800da7c:	b480      	push	{r7}
 800da7e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800da80:	4b07      	ldr	r3, [pc, #28]	; (800daa0 <pvTaskIncrementMutexHeldCount+0x24>)
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	2b00      	cmp	r3, #0
 800da86:	d004      	beq.n	800da92 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800da88:	4b05      	ldr	r3, [pc, #20]	; (800daa0 <pvTaskIncrementMutexHeldCount+0x24>)
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800da8e:	3201      	adds	r2, #1
 800da90:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800da92:	4b03      	ldr	r3, [pc, #12]	; (800daa0 <pvTaskIncrementMutexHeldCount+0x24>)
 800da94:	681b      	ldr	r3, [r3, #0]
	}
 800da96:	4618      	mov	r0, r3
 800da98:	46bd      	mov	sp, r7
 800da9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9e:	4770      	bx	lr
 800daa0:	200004e0 	.word	0x200004e0

0800daa4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b084      	sub	sp, #16
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]
 800daac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800daae:	4b29      	ldr	r3, [pc, #164]	; (800db54 <prvAddCurrentTaskToDelayedList+0xb0>)
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dab4:	4b28      	ldr	r3, [pc, #160]	; (800db58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dab6:	681b      	ldr	r3, [r3, #0]
 800dab8:	3304      	adds	r3, #4
 800daba:	4618      	mov	r0, r3
 800dabc:	f7fe f830 	bl	800bb20 <uxListRemove>
 800dac0:	4603      	mov	r3, r0
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d10b      	bne.n	800dade <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800dac6:	4b24      	ldr	r3, [pc, #144]	; (800db58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dacc:	2201      	movs	r2, #1
 800dace:	fa02 f303 	lsl.w	r3, r2, r3
 800dad2:	43da      	mvns	r2, r3
 800dad4:	4b21      	ldr	r3, [pc, #132]	; (800db5c <prvAddCurrentTaskToDelayedList+0xb8>)
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	4013      	ands	r3, r2
 800dada:	4a20      	ldr	r2, [pc, #128]	; (800db5c <prvAddCurrentTaskToDelayedList+0xb8>)
 800dadc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dae4:	d10a      	bne.n	800dafc <prvAddCurrentTaskToDelayedList+0x58>
 800dae6:	683b      	ldr	r3, [r7, #0]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d007      	beq.n	800dafc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800daec:	4b1a      	ldr	r3, [pc, #104]	; (800db58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	3304      	adds	r3, #4
 800daf2:	4619      	mov	r1, r3
 800daf4:	481a      	ldr	r0, [pc, #104]	; (800db60 <prvAddCurrentTaskToDelayedList+0xbc>)
 800daf6:	f7fd ffb6 	bl	800ba66 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dafa:	e026      	b.n	800db4a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dafc:	68fa      	ldr	r2, [r7, #12]
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	4413      	add	r3, r2
 800db02:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800db04:	4b14      	ldr	r3, [pc, #80]	; (800db58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	68ba      	ldr	r2, [r7, #8]
 800db0a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800db0c:	68ba      	ldr	r2, [r7, #8]
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	429a      	cmp	r2, r3
 800db12:	d209      	bcs.n	800db28 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800db14:	4b13      	ldr	r3, [pc, #76]	; (800db64 <prvAddCurrentTaskToDelayedList+0xc0>)
 800db16:	681a      	ldr	r2, [r3, #0]
 800db18:	4b0f      	ldr	r3, [pc, #60]	; (800db58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	3304      	adds	r3, #4
 800db1e:	4619      	mov	r1, r3
 800db20:	4610      	mov	r0, r2
 800db22:	f7fd ffc4 	bl	800baae <vListInsert>
}
 800db26:	e010      	b.n	800db4a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800db28:	4b0f      	ldr	r3, [pc, #60]	; (800db68 <prvAddCurrentTaskToDelayedList+0xc4>)
 800db2a:	681a      	ldr	r2, [r3, #0]
 800db2c:	4b0a      	ldr	r3, [pc, #40]	; (800db58 <prvAddCurrentTaskToDelayedList+0xb4>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	3304      	adds	r3, #4
 800db32:	4619      	mov	r1, r3
 800db34:	4610      	mov	r0, r2
 800db36:	f7fd ffba 	bl	800baae <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800db3a:	4b0c      	ldr	r3, [pc, #48]	; (800db6c <prvAddCurrentTaskToDelayedList+0xc8>)
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	68ba      	ldr	r2, [r7, #8]
 800db40:	429a      	cmp	r2, r3
 800db42:	d202      	bcs.n	800db4a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800db44:	4a09      	ldr	r2, [pc, #36]	; (800db6c <prvAddCurrentTaskToDelayedList+0xc8>)
 800db46:	68bb      	ldr	r3, [r7, #8]
 800db48:	6013      	str	r3, [r2, #0]
}
 800db4a:	bf00      	nop
 800db4c:	3710      	adds	r7, #16
 800db4e:	46bd      	mov	sp, r7
 800db50:	bd80      	pop	{r7, pc}
 800db52:	bf00      	nop
 800db54:	200005e4 	.word	0x200005e4
 800db58:	200004e0 	.word	0x200004e0
 800db5c:	200005e8 	.word	0x200005e8
 800db60:	200005cc 	.word	0x200005cc
 800db64:	2000059c 	.word	0x2000059c
 800db68:	20000598 	.word	0x20000598
 800db6c:	20000600 	.word	0x20000600

0800db70 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800db70:	b480      	push	{r7}
 800db72:	b085      	sub	sp, #20
 800db74:	af00      	add	r7, sp, #0
 800db76:	60f8      	str	r0, [r7, #12]
 800db78:	60b9      	str	r1, [r7, #8]
 800db7a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	3b04      	subs	r3, #4
 800db80:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800db88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	3b04      	subs	r3, #4
 800db8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800db90:	68bb      	ldr	r3, [r7, #8]
 800db92:	f023 0201 	bic.w	r2, r3, #1
 800db96:	68fb      	ldr	r3, [r7, #12]
 800db98:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	3b04      	subs	r3, #4
 800db9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800dba0:	4a0c      	ldr	r2, [pc, #48]	; (800dbd4 <pxPortInitialiseStack+0x64>)
 800dba2:	68fb      	ldr	r3, [r7, #12]
 800dba4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800dba6:	68fb      	ldr	r3, [r7, #12]
 800dba8:	3b14      	subs	r3, #20
 800dbaa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800dbac:	687a      	ldr	r2, [r7, #4]
 800dbae:	68fb      	ldr	r3, [r7, #12]
 800dbb0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	3b04      	subs	r3, #4
 800dbb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800dbb8:	68fb      	ldr	r3, [r7, #12]
 800dbba:	f06f 0202 	mvn.w	r2, #2
 800dbbe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	3b20      	subs	r3, #32
 800dbc4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800dbc6:	68fb      	ldr	r3, [r7, #12]
}
 800dbc8:	4618      	mov	r0, r3
 800dbca:	3714      	adds	r7, #20
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd2:	4770      	bx	lr
 800dbd4:	0800dbd9 	.word	0x0800dbd9

0800dbd8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800dbd8:	b480      	push	{r7}
 800dbda:	b085      	sub	sp, #20
 800dbdc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800dbde:	2300      	movs	r3, #0
 800dbe0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800dbe2:	4b12      	ldr	r3, [pc, #72]	; (800dc2c <prvTaskExitError+0x54>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbea:	d00a      	beq.n	800dc02 <prvTaskExitError+0x2a>
	__asm volatile
 800dbec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbf0:	f383 8811 	msr	BASEPRI, r3
 800dbf4:	f3bf 8f6f 	isb	sy
 800dbf8:	f3bf 8f4f 	dsb	sy
 800dbfc:	60fb      	str	r3, [r7, #12]
}
 800dbfe:	bf00      	nop
 800dc00:	e7fe      	b.n	800dc00 <prvTaskExitError+0x28>
	__asm volatile
 800dc02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc06:	f383 8811 	msr	BASEPRI, r3
 800dc0a:	f3bf 8f6f 	isb	sy
 800dc0e:	f3bf 8f4f 	dsb	sy
 800dc12:	60bb      	str	r3, [r7, #8]
}
 800dc14:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800dc16:	bf00      	nop
 800dc18:	687b      	ldr	r3, [r7, #4]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d0fc      	beq.n	800dc18 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800dc1e:	bf00      	nop
 800dc20:	bf00      	nop
 800dc22:	3714      	adds	r7, #20
 800dc24:	46bd      	mov	sp, r7
 800dc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2a:	4770      	bx	lr
 800dc2c:	200000a0 	.word	0x200000a0

0800dc30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800dc30:	4b07      	ldr	r3, [pc, #28]	; (800dc50 <pxCurrentTCBConst2>)
 800dc32:	6819      	ldr	r1, [r3, #0]
 800dc34:	6808      	ldr	r0, [r1, #0]
 800dc36:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc3a:	f380 8809 	msr	PSP, r0
 800dc3e:	f3bf 8f6f 	isb	sy
 800dc42:	f04f 0000 	mov.w	r0, #0
 800dc46:	f380 8811 	msr	BASEPRI, r0
 800dc4a:	4770      	bx	lr
 800dc4c:	f3af 8000 	nop.w

0800dc50 <pxCurrentTCBConst2>:
 800dc50:	200004e0 	.word	0x200004e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800dc54:	bf00      	nop
 800dc56:	bf00      	nop

0800dc58 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800dc58:	4808      	ldr	r0, [pc, #32]	; (800dc7c <prvPortStartFirstTask+0x24>)
 800dc5a:	6800      	ldr	r0, [r0, #0]
 800dc5c:	6800      	ldr	r0, [r0, #0]
 800dc5e:	f380 8808 	msr	MSP, r0
 800dc62:	f04f 0000 	mov.w	r0, #0
 800dc66:	f380 8814 	msr	CONTROL, r0
 800dc6a:	b662      	cpsie	i
 800dc6c:	b661      	cpsie	f
 800dc6e:	f3bf 8f4f 	dsb	sy
 800dc72:	f3bf 8f6f 	isb	sy
 800dc76:	df00      	svc	0
 800dc78:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800dc7a:	bf00      	nop
 800dc7c:	e000ed08 	.word	0xe000ed08

0800dc80 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b086      	sub	sp, #24
 800dc84:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800dc86:	4b46      	ldr	r3, [pc, #280]	; (800dda0 <xPortStartScheduler+0x120>)
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	4a46      	ldr	r2, [pc, #280]	; (800dda4 <xPortStartScheduler+0x124>)
 800dc8c:	4293      	cmp	r3, r2
 800dc8e:	d10a      	bne.n	800dca6 <xPortStartScheduler+0x26>
	__asm volatile
 800dc90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc94:	f383 8811 	msr	BASEPRI, r3
 800dc98:	f3bf 8f6f 	isb	sy
 800dc9c:	f3bf 8f4f 	dsb	sy
 800dca0:	613b      	str	r3, [r7, #16]
}
 800dca2:	bf00      	nop
 800dca4:	e7fe      	b.n	800dca4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800dca6:	4b3e      	ldr	r3, [pc, #248]	; (800dda0 <xPortStartScheduler+0x120>)
 800dca8:	681b      	ldr	r3, [r3, #0]
 800dcaa:	4a3f      	ldr	r2, [pc, #252]	; (800dda8 <xPortStartScheduler+0x128>)
 800dcac:	4293      	cmp	r3, r2
 800dcae:	d10a      	bne.n	800dcc6 <xPortStartScheduler+0x46>
	__asm volatile
 800dcb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcb4:	f383 8811 	msr	BASEPRI, r3
 800dcb8:	f3bf 8f6f 	isb	sy
 800dcbc:	f3bf 8f4f 	dsb	sy
 800dcc0:	60fb      	str	r3, [r7, #12]
}
 800dcc2:	bf00      	nop
 800dcc4:	e7fe      	b.n	800dcc4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800dcc6:	4b39      	ldr	r3, [pc, #228]	; (800ddac <xPortStartScheduler+0x12c>)
 800dcc8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800dcca:	697b      	ldr	r3, [r7, #20]
 800dccc:	781b      	ldrb	r3, [r3, #0]
 800dcce:	b2db      	uxtb	r3, r3
 800dcd0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800dcd2:	697b      	ldr	r3, [r7, #20]
 800dcd4:	22ff      	movs	r2, #255	; 0xff
 800dcd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800dcd8:	697b      	ldr	r3, [r7, #20]
 800dcda:	781b      	ldrb	r3, [r3, #0]
 800dcdc:	b2db      	uxtb	r3, r3
 800dcde:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800dce0:	78fb      	ldrb	r3, [r7, #3]
 800dce2:	b2db      	uxtb	r3, r3
 800dce4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800dce8:	b2da      	uxtb	r2, r3
 800dcea:	4b31      	ldr	r3, [pc, #196]	; (800ddb0 <xPortStartScheduler+0x130>)
 800dcec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800dcee:	4b31      	ldr	r3, [pc, #196]	; (800ddb4 <xPortStartScheduler+0x134>)
 800dcf0:	2207      	movs	r2, #7
 800dcf2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dcf4:	e009      	b.n	800dd0a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800dcf6:	4b2f      	ldr	r3, [pc, #188]	; (800ddb4 <xPortStartScheduler+0x134>)
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	3b01      	subs	r3, #1
 800dcfc:	4a2d      	ldr	r2, [pc, #180]	; (800ddb4 <xPortStartScheduler+0x134>)
 800dcfe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800dd00:	78fb      	ldrb	r3, [r7, #3]
 800dd02:	b2db      	uxtb	r3, r3
 800dd04:	005b      	lsls	r3, r3, #1
 800dd06:	b2db      	uxtb	r3, r3
 800dd08:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800dd0a:	78fb      	ldrb	r3, [r7, #3]
 800dd0c:	b2db      	uxtb	r3, r3
 800dd0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd12:	2b80      	cmp	r3, #128	; 0x80
 800dd14:	d0ef      	beq.n	800dcf6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800dd16:	4b27      	ldr	r3, [pc, #156]	; (800ddb4 <xPortStartScheduler+0x134>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	f1c3 0307 	rsb	r3, r3, #7
 800dd1e:	2b04      	cmp	r3, #4
 800dd20:	d00a      	beq.n	800dd38 <xPortStartScheduler+0xb8>
	__asm volatile
 800dd22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd26:	f383 8811 	msr	BASEPRI, r3
 800dd2a:	f3bf 8f6f 	isb	sy
 800dd2e:	f3bf 8f4f 	dsb	sy
 800dd32:	60bb      	str	r3, [r7, #8]
}
 800dd34:	bf00      	nop
 800dd36:	e7fe      	b.n	800dd36 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800dd38:	4b1e      	ldr	r3, [pc, #120]	; (800ddb4 <xPortStartScheduler+0x134>)
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	021b      	lsls	r3, r3, #8
 800dd3e:	4a1d      	ldr	r2, [pc, #116]	; (800ddb4 <xPortStartScheduler+0x134>)
 800dd40:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800dd42:	4b1c      	ldr	r3, [pc, #112]	; (800ddb4 <xPortStartScheduler+0x134>)
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800dd4a:	4a1a      	ldr	r2, [pc, #104]	; (800ddb4 <xPortStartScheduler+0x134>)
 800dd4c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	b2da      	uxtb	r2, r3
 800dd52:	697b      	ldr	r3, [r7, #20]
 800dd54:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800dd56:	4b18      	ldr	r3, [pc, #96]	; (800ddb8 <xPortStartScheduler+0x138>)
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	4a17      	ldr	r2, [pc, #92]	; (800ddb8 <xPortStartScheduler+0x138>)
 800dd5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800dd60:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800dd62:	4b15      	ldr	r3, [pc, #84]	; (800ddb8 <xPortStartScheduler+0x138>)
 800dd64:	681b      	ldr	r3, [r3, #0]
 800dd66:	4a14      	ldr	r2, [pc, #80]	; (800ddb8 <xPortStartScheduler+0x138>)
 800dd68:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800dd6c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800dd6e:	f000 f8dd 	bl	800df2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800dd72:	4b12      	ldr	r3, [pc, #72]	; (800ddbc <xPortStartScheduler+0x13c>)
 800dd74:	2200      	movs	r2, #0
 800dd76:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800dd78:	f000 f8fc 	bl	800df74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800dd7c:	4b10      	ldr	r3, [pc, #64]	; (800ddc0 <xPortStartScheduler+0x140>)
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	4a0f      	ldr	r2, [pc, #60]	; (800ddc0 <xPortStartScheduler+0x140>)
 800dd82:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800dd86:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800dd88:	f7ff ff66 	bl	800dc58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800dd8c:	f7ff fa88 	bl	800d2a0 <vTaskSwitchContext>
	prvTaskExitError();
 800dd90:	f7ff ff22 	bl	800dbd8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800dd94:	2300      	movs	r3, #0
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	3718      	adds	r7, #24
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	bd80      	pop	{r7, pc}
 800dd9e:	bf00      	nop
 800dda0:	e000ed00 	.word	0xe000ed00
 800dda4:	410fc271 	.word	0x410fc271
 800dda8:	410fc270 	.word	0x410fc270
 800ddac:	e000e400 	.word	0xe000e400
 800ddb0:	2000060c 	.word	0x2000060c
 800ddb4:	20000610 	.word	0x20000610
 800ddb8:	e000ed20 	.word	0xe000ed20
 800ddbc:	200000a0 	.word	0x200000a0
 800ddc0:	e000ef34 	.word	0xe000ef34

0800ddc4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ddc4:	b480      	push	{r7}
 800ddc6:	b083      	sub	sp, #12
 800ddc8:	af00      	add	r7, sp, #0
	__asm volatile
 800ddca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddce:	f383 8811 	msr	BASEPRI, r3
 800ddd2:	f3bf 8f6f 	isb	sy
 800ddd6:	f3bf 8f4f 	dsb	sy
 800ddda:	607b      	str	r3, [r7, #4]
}
 800dddc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ddde:	4b0f      	ldr	r3, [pc, #60]	; (800de1c <vPortEnterCritical+0x58>)
 800dde0:	681b      	ldr	r3, [r3, #0]
 800dde2:	3301      	adds	r3, #1
 800dde4:	4a0d      	ldr	r2, [pc, #52]	; (800de1c <vPortEnterCritical+0x58>)
 800dde6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800dde8:	4b0c      	ldr	r3, [pc, #48]	; (800de1c <vPortEnterCritical+0x58>)
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	2b01      	cmp	r3, #1
 800ddee:	d10f      	bne.n	800de10 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ddf0:	4b0b      	ldr	r3, [pc, #44]	; (800de20 <vPortEnterCritical+0x5c>)
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	b2db      	uxtb	r3, r3
 800ddf6:	2b00      	cmp	r3, #0
 800ddf8:	d00a      	beq.n	800de10 <vPortEnterCritical+0x4c>
	__asm volatile
 800ddfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddfe:	f383 8811 	msr	BASEPRI, r3
 800de02:	f3bf 8f6f 	isb	sy
 800de06:	f3bf 8f4f 	dsb	sy
 800de0a:	603b      	str	r3, [r7, #0]
}
 800de0c:	bf00      	nop
 800de0e:	e7fe      	b.n	800de0e <vPortEnterCritical+0x4a>
	}
}
 800de10:	bf00      	nop
 800de12:	370c      	adds	r7, #12
 800de14:	46bd      	mov	sp, r7
 800de16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de1a:	4770      	bx	lr
 800de1c:	200000a0 	.word	0x200000a0
 800de20:	e000ed04 	.word	0xe000ed04

0800de24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800de24:	b480      	push	{r7}
 800de26:	b083      	sub	sp, #12
 800de28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800de2a:	4b12      	ldr	r3, [pc, #72]	; (800de74 <vPortExitCritical+0x50>)
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d10a      	bne.n	800de48 <vPortExitCritical+0x24>
	__asm volatile
 800de32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de36:	f383 8811 	msr	BASEPRI, r3
 800de3a:	f3bf 8f6f 	isb	sy
 800de3e:	f3bf 8f4f 	dsb	sy
 800de42:	607b      	str	r3, [r7, #4]
}
 800de44:	bf00      	nop
 800de46:	e7fe      	b.n	800de46 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800de48:	4b0a      	ldr	r3, [pc, #40]	; (800de74 <vPortExitCritical+0x50>)
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	3b01      	subs	r3, #1
 800de4e:	4a09      	ldr	r2, [pc, #36]	; (800de74 <vPortExitCritical+0x50>)
 800de50:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800de52:	4b08      	ldr	r3, [pc, #32]	; (800de74 <vPortExitCritical+0x50>)
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d105      	bne.n	800de66 <vPortExitCritical+0x42>
 800de5a:	2300      	movs	r3, #0
 800de5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	f383 8811 	msr	BASEPRI, r3
}
 800de64:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800de66:	bf00      	nop
 800de68:	370c      	adds	r7, #12
 800de6a:	46bd      	mov	sp, r7
 800de6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de70:	4770      	bx	lr
 800de72:	bf00      	nop
 800de74:	200000a0 	.word	0x200000a0
	...

0800de80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800de80:	f3ef 8009 	mrs	r0, PSP
 800de84:	f3bf 8f6f 	isb	sy
 800de88:	4b15      	ldr	r3, [pc, #84]	; (800dee0 <pxCurrentTCBConst>)
 800de8a:	681a      	ldr	r2, [r3, #0]
 800de8c:	f01e 0f10 	tst.w	lr, #16
 800de90:	bf08      	it	eq
 800de92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800de96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de9a:	6010      	str	r0, [r2, #0]
 800de9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800dea0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800dea4:	f380 8811 	msr	BASEPRI, r0
 800dea8:	f3bf 8f4f 	dsb	sy
 800deac:	f3bf 8f6f 	isb	sy
 800deb0:	f7ff f9f6 	bl	800d2a0 <vTaskSwitchContext>
 800deb4:	f04f 0000 	mov.w	r0, #0
 800deb8:	f380 8811 	msr	BASEPRI, r0
 800debc:	bc09      	pop	{r0, r3}
 800debe:	6819      	ldr	r1, [r3, #0]
 800dec0:	6808      	ldr	r0, [r1, #0]
 800dec2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dec6:	f01e 0f10 	tst.w	lr, #16
 800deca:	bf08      	it	eq
 800decc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ded0:	f380 8809 	msr	PSP, r0
 800ded4:	f3bf 8f6f 	isb	sy
 800ded8:	4770      	bx	lr
 800deda:	bf00      	nop
 800dedc:	f3af 8000 	nop.w

0800dee0 <pxCurrentTCBConst>:
 800dee0:	200004e0 	.word	0x200004e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800dee4:	bf00      	nop
 800dee6:	bf00      	nop

0800dee8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800dee8:	b580      	push	{r7, lr}
 800deea:	b082      	sub	sp, #8
 800deec:	af00      	add	r7, sp, #0
	__asm volatile
 800deee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800def2:	f383 8811 	msr	BASEPRI, r3
 800def6:	f3bf 8f6f 	isb	sy
 800defa:	f3bf 8f4f 	dsb	sy
 800defe:	607b      	str	r3, [r7, #4]
}
 800df00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800df02:	f7ff f915 	bl	800d130 <xTaskIncrementTick>
 800df06:	4603      	mov	r3, r0
 800df08:	2b00      	cmp	r3, #0
 800df0a:	d003      	beq.n	800df14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800df0c:	4b06      	ldr	r3, [pc, #24]	; (800df28 <SysTick_Handler+0x40>)
 800df0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df12:	601a      	str	r2, [r3, #0]
 800df14:	2300      	movs	r3, #0
 800df16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800df18:	683b      	ldr	r3, [r7, #0]
 800df1a:	f383 8811 	msr	BASEPRI, r3
}
 800df1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800df20:	bf00      	nop
 800df22:	3708      	adds	r7, #8
 800df24:	46bd      	mov	sp, r7
 800df26:	bd80      	pop	{r7, pc}
 800df28:	e000ed04 	.word	0xe000ed04

0800df2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800df2c:	b480      	push	{r7}
 800df2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800df30:	4b0b      	ldr	r3, [pc, #44]	; (800df60 <vPortSetupTimerInterrupt+0x34>)
 800df32:	2200      	movs	r2, #0
 800df34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800df36:	4b0b      	ldr	r3, [pc, #44]	; (800df64 <vPortSetupTimerInterrupt+0x38>)
 800df38:	2200      	movs	r2, #0
 800df3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800df3c:	4b0a      	ldr	r3, [pc, #40]	; (800df68 <vPortSetupTimerInterrupt+0x3c>)
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	4a0a      	ldr	r2, [pc, #40]	; (800df6c <vPortSetupTimerInterrupt+0x40>)
 800df42:	fba2 2303 	umull	r2, r3, r2, r3
 800df46:	099b      	lsrs	r3, r3, #6
 800df48:	4a09      	ldr	r2, [pc, #36]	; (800df70 <vPortSetupTimerInterrupt+0x44>)
 800df4a:	3b01      	subs	r3, #1
 800df4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800df4e:	4b04      	ldr	r3, [pc, #16]	; (800df60 <vPortSetupTimerInterrupt+0x34>)
 800df50:	2207      	movs	r2, #7
 800df52:	601a      	str	r2, [r3, #0]
}
 800df54:	bf00      	nop
 800df56:	46bd      	mov	sp, r7
 800df58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5c:	4770      	bx	lr
 800df5e:	bf00      	nop
 800df60:	e000e010 	.word	0xe000e010
 800df64:	e000e018 	.word	0xe000e018
 800df68:	20000094 	.word	0x20000094
 800df6c:	10624dd3 	.word	0x10624dd3
 800df70:	e000e014 	.word	0xe000e014

0800df74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800df74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800df84 <vPortEnableVFP+0x10>
 800df78:	6801      	ldr	r1, [r0, #0]
 800df7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800df7e:	6001      	str	r1, [r0, #0]
 800df80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800df82:	bf00      	nop
 800df84:	e000ed88 	.word	0xe000ed88

0800df88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800df88:	b480      	push	{r7}
 800df8a:	b085      	sub	sp, #20
 800df8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800df8e:	f3ef 8305 	mrs	r3, IPSR
 800df92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800df94:	68fb      	ldr	r3, [r7, #12]
 800df96:	2b0f      	cmp	r3, #15
 800df98:	d914      	bls.n	800dfc4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800df9a:	4a17      	ldr	r2, [pc, #92]	; (800dff8 <vPortValidateInterruptPriority+0x70>)
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	4413      	add	r3, r2
 800dfa0:	781b      	ldrb	r3, [r3, #0]
 800dfa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800dfa4:	4b15      	ldr	r3, [pc, #84]	; (800dffc <vPortValidateInterruptPriority+0x74>)
 800dfa6:	781b      	ldrb	r3, [r3, #0]
 800dfa8:	7afa      	ldrb	r2, [r7, #11]
 800dfaa:	429a      	cmp	r2, r3
 800dfac:	d20a      	bcs.n	800dfc4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800dfae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfb2:	f383 8811 	msr	BASEPRI, r3
 800dfb6:	f3bf 8f6f 	isb	sy
 800dfba:	f3bf 8f4f 	dsb	sy
 800dfbe:	607b      	str	r3, [r7, #4]
}
 800dfc0:	bf00      	nop
 800dfc2:	e7fe      	b.n	800dfc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800dfc4:	4b0e      	ldr	r3, [pc, #56]	; (800e000 <vPortValidateInterruptPriority+0x78>)
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800dfcc:	4b0d      	ldr	r3, [pc, #52]	; (800e004 <vPortValidateInterruptPriority+0x7c>)
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	429a      	cmp	r2, r3
 800dfd2:	d90a      	bls.n	800dfea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800dfd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfd8:	f383 8811 	msr	BASEPRI, r3
 800dfdc:	f3bf 8f6f 	isb	sy
 800dfe0:	f3bf 8f4f 	dsb	sy
 800dfe4:	603b      	str	r3, [r7, #0]
}
 800dfe6:	bf00      	nop
 800dfe8:	e7fe      	b.n	800dfe8 <vPortValidateInterruptPriority+0x60>
	}
 800dfea:	bf00      	nop
 800dfec:	3714      	adds	r7, #20
 800dfee:	46bd      	mov	sp, r7
 800dff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff4:	4770      	bx	lr
 800dff6:	bf00      	nop
 800dff8:	e000e3f0 	.word	0xe000e3f0
 800dffc:	2000060c 	.word	0x2000060c
 800e000:	e000ed0c 	.word	0xe000ed0c
 800e004:	20000610 	.word	0x20000610

0800e008 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	b08a      	sub	sp, #40	; 0x28
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e010:	2300      	movs	r3, #0
 800e012:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e014:	f7fe ffc0 	bl	800cf98 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e018:	4b5b      	ldr	r3, [pc, #364]	; (800e188 <pvPortMalloc+0x180>)
 800e01a:	681b      	ldr	r3, [r3, #0]
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	d101      	bne.n	800e024 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e020:	f000 f92c 	bl	800e27c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e024:	4b59      	ldr	r3, [pc, #356]	; (800e18c <pvPortMalloc+0x184>)
 800e026:	681a      	ldr	r2, [r3, #0]
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	4013      	ands	r3, r2
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	f040 8093 	bne.w	800e158 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	2b00      	cmp	r3, #0
 800e036:	d01d      	beq.n	800e074 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800e038:	2208      	movs	r2, #8
 800e03a:	687b      	ldr	r3, [r7, #4]
 800e03c:	4413      	add	r3, r2
 800e03e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e040:	687b      	ldr	r3, [r7, #4]
 800e042:	f003 0307 	and.w	r3, r3, #7
 800e046:	2b00      	cmp	r3, #0
 800e048:	d014      	beq.n	800e074 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e04a:	687b      	ldr	r3, [r7, #4]
 800e04c:	f023 0307 	bic.w	r3, r3, #7
 800e050:	3308      	adds	r3, #8
 800e052:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	f003 0307 	and.w	r3, r3, #7
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d00a      	beq.n	800e074 <pvPortMalloc+0x6c>
	__asm volatile
 800e05e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e062:	f383 8811 	msr	BASEPRI, r3
 800e066:	f3bf 8f6f 	isb	sy
 800e06a:	f3bf 8f4f 	dsb	sy
 800e06e:	617b      	str	r3, [r7, #20]
}
 800e070:	bf00      	nop
 800e072:	e7fe      	b.n	800e072 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	2b00      	cmp	r3, #0
 800e078:	d06e      	beq.n	800e158 <pvPortMalloc+0x150>
 800e07a:	4b45      	ldr	r3, [pc, #276]	; (800e190 <pvPortMalloc+0x188>)
 800e07c:	681b      	ldr	r3, [r3, #0]
 800e07e:	687a      	ldr	r2, [r7, #4]
 800e080:	429a      	cmp	r2, r3
 800e082:	d869      	bhi.n	800e158 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e084:	4b43      	ldr	r3, [pc, #268]	; (800e194 <pvPortMalloc+0x18c>)
 800e086:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e088:	4b42      	ldr	r3, [pc, #264]	; (800e194 <pvPortMalloc+0x18c>)
 800e08a:	681b      	ldr	r3, [r3, #0]
 800e08c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e08e:	e004      	b.n	800e09a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800e090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e092:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e09c:	685b      	ldr	r3, [r3, #4]
 800e09e:	687a      	ldr	r2, [r7, #4]
 800e0a0:	429a      	cmp	r2, r3
 800e0a2:	d903      	bls.n	800e0ac <pvPortMalloc+0xa4>
 800e0a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0a6:	681b      	ldr	r3, [r3, #0]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d1f1      	bne.n	800e090 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e0ac:	4b36      	ldr	r3, [pc, #216]	; (800e188 <pvPortMalloc+0x180>)
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e0b2:	429a      	cmp	r2, r3
 800e0b4:	d050      	beq.n	800e158 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e0b6:	6a3b      	ldr	r3, [r7, #32]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	2208      	movs	r2, #8
 800e0bc:	4413      	add	r3, r2
 800e0be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e0c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0c2:	681a      	ldr	r2, [r3, #0]
 800e0c4:	6a3b      	ldr	r3, [r7, #32]
 800e0c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e0c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0ca:	685a      	ldr	r2, [r3, #4]
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	1ad2      	subs	r2, r2, r3
 800e0d0:	2308      	movs	r3, #8
 800e0d2:	005b      	lsls	r3, r3, #1
 800e0d4:	429a      	cmp	r2, r3
 800e0d6:	d91f      	bls.n	800e118 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e0d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	4413      	add	r3, r2
 800e0de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e0e0:	69bb      	ldr	r3, [r7, #24]
 800e0e2:	f003 0307 	and.w	r3, r3, #7
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d00a      	beq.n	800e100 <pvPortMalloc+0xf8>
	__asm volatile
 800e0ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0ee:	f383 8811 	msr	BASEPRI, r3
 800e0f2:	f3bf 8f6f 	isb	sy
 800e0f6:	f3bf 8f4f 	dsb	sy
 800e0fa:	613b      	str	r3, [r7, #16]
}
 800e0fc:	bf00      	nop
 800e0fe:	e7fe      	b.n	800e0fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800e100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e102:	685a      	ldr	r2, [r3, #4]
 800e104:	687b      	ldr	r3, [r7, #4]
 800e106:	1ad2      	subs	r2, r2, r3
 800e108:	69bb      	ldr	r3, [r7, #24]
 800e10a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800e10c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e10e:	687a      	ldr	r2, [r7, #4]
 800e110:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800e112:	69b8      	ldr	r0, [r7, #24]
 800e114:	f000 f914 	bl	800e340 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800e118:	4b1d      	ldr	r3, [pc, #116]	; (800e190 <pvPortMalloc+0x188>)
 800e11a:	681a      	ldr	r2, [r3, #0]
 800e11c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e11e:	685b      	ldr	r3, [r3, #4]
 800e120:	1ad3      	subs	r3, r2, r3
 800e122:	4a1b      	ldr	r2, [pc, #108]	; (800e190 <pvPortMalloc+0x188>)
 800e124:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800e126:	4b1a      	ldr	r3, [pc, #104]	; (800e190 <pvPortMalloc+0x188>)
 800e128:	681a      	ldr	r2, [r3, #0]
 800e12a:	4b1b      	ldr	r3, [pc, #108]	; (800e198 <pvPortMalloc+0x190>)
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	429a      	cmp	r2, r3
 800e130:	d203      	bcs.n	800e13a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800e132:	4b17      	ldr	r3, [pc, #92]	; (800e190 <pvPortMalloc+0x188>)
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	4a18      	ldr	r2, [pc, #96]	; (800e198 <pvPortMalloc+0x190>)
 800e138:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800e13a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e13c:	685a      	ldr	r2, [r3, #4]
 800e13e:	4b13      	ldr	r3, [pc, #76]	; (800e18c <pvPortMalloc+0x184>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	431a      	orrs	r2, r3
 800e144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e146:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800e148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e14a:	2200      	movs	r2, #0
 800e14c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800e14e:	4b13      	ldr	r3, [pc, #76]	; (800e19c <pvPortMalloc+0x194>)
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	3301      	adds	r3, #1
 800e154:	4a11      	ldr	r2, [pc, #68]	; (800e19c <pvPortMalloc+0x194>)
 800e156:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800e158:	f7fe ff2c 	bl	800cfb4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800e15c:	69fb      	ldr	r3, [r7, #28]
 800e15e:	f003 0307 	and.w	r3, r3, #7
 800e162:	2b00      	cmp	r3, #0
 800e164:	d00a      	beq.n	800e17c <pvPortMalloc+0x174>
	__asm volatile
 800e166:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e16a:	f383 8811 	msr	BASEPRI, r3
 800e16e:	f3bf 8f6f 	isb	sy
 800e172:	f3bf 8f4f 	dsb	sy
 800e176:	60fb      	str	r3, [r7, #12]
}
 800e178:	bf00      	nop
 800e17a:	e7fe      	b.n	800e17a <pvPortMalloc+0x172>
	return pvReturn;
 800e17c:	69fb      	ldr	r3, [r7, #28]
}
 800e17e:	4618      	mov	r0, r3
 800e180:	3728      	adds	r7, #40	; 0x28
 800e182:	46bd      	mov	sp, r7
 800e184:	bd80      	pop	{r7, pc}
 800e186:	bf00      	nop
 800e188:	2000692c 	.word	0x2000692c
 800e18c:	20006940 	.word	0x20006940
 800e190:	20006930 	.word	0x20006930
 800e194:	20006924 	.word	0x20006924
 800e198:	20006934 	.word	0x20006934
 800e19c:	20006938 	.word	0x20006938

0800e1a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800e1a0:	b580      	push	{r7, lr}
 800e1a2:	b086      	sub	sp, #24
 800e1a4:	af00      	add	r7, sp, #0
 800e1a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d04d      	beq.n	800e24e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800e1b2:	2308      	movs	r3, #8
 800e1b4:	425b      	negs	r3, r3
 800e1b6:	697a      	ldr	r2, [r7, #20]
 800e1b8:	4413      	add	r3, r2
 800e1ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800e1bc:	697b      	ldr	r3, [r7, #20]
 800e1be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800e1c0:	693b      	ldr	r3, [r7, #16]
 800e1c2:	685a      	ldr	r2, [r3, #4]
 800e1c4:	4b24      	ldr	r3, [pc, #144]	; (800e258 <vPortFree+0xb8>)
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	4013      	ands	r3, r2
 800e1ca:	2b00      	cmp	r3, #0
 800e1cc:	d10a      	bne.n	800e1e4 <vPortFree+0x44>
	__asm volatile
 800e1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1d2:	f383 8811 	msr	BASEPRI, r3
 800e1d6:	f3bf 8f6f 	isb	sy
 800e1da:	f3bf 8f4f 	dsb	sy
 800e1de:	60fb      	str	r3, [r7, #12]
}
 800e1e0:	bf00      	nop
 800e1e2:	e7fe      	b.n	800e1e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800e1e4:	693b      	ldr	r3, [r7, #16]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	2b00      	cmp	r3, #0
 800e1ea:	d00a      	beq.n	800e202 <vPortFree+0x62>
	__asm volatile
 800e1ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1f0:	f383 8811 	msr	BASEPRI, r3
 800e1f4:	f3bf 8f6f 	isb	sy
 800e1f8:	f3bf 8f4f 	dsb	sy
 800e1fc:	60bb      	str	r3, [r7, #8]
}
 800e1fe:	bf00      	nop
 800e200:	e7fe      	b.n	800e200 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800e202:	693b      	ldr	r3, [r7, #16]
 800e204:	685a      	ldr	r2, [r3, #4]
 800e206:	4b14      	ldr	r3, [pc, #80]	; (800e258 <vPortFree+0xb8>)
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	4013      	ands	r3, r2
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d01e      	beq.n	800e24e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800e210:	693b      	ldr	r3, [r7, #16]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d11a      	bne.n	800e24e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800e218:	693b      	ldr	r3, [r7, #16]
 800e21a:	685a      	ldr	r2, [r3, #4]
 800e21c:	4b0e      	ldr	r3, [pc, #56]	; (800e258 <vPortFree+0xb8>)
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	43db      	mvns	r3, r3
 800e222:	401a      	ands	r2, r3
 800e224:	693b      	ldr	r3, [r7, #16]
 800e226:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800e228:	f7fe feb6 	bl	800cf98 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800e22c:	693b      	ldr	r3, [r7, #16]
 800e22e:	685a      	ldr	r2, [r3, #4]
 800e230:	4b0a      	ldr	r3, [pc, #40]	; (800e25c <vPortFree+0xbc>)
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	4413      	add	r3, r2
 800e236:	4a09      	ldr	r2, [pc, #36]	; (800e25c <vPortFree+0xbc>)
 800e238:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800e23a:	6938      	ldr	r0, [r7, #16]
 800e23c:	f000 f880 	bl	800e340 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800e240:	4b07      	ldr	r3, [pc, #28]	; (800e260 <vPortFree+0xc0>)
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	3301      	adds	r3, #1
 800e246:	4a06      	ldr	r2, [pc, #24]	; (800e260 <vPortFree+0xc0>)
 800e248:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800e24a:	f7fe feb3 	bl	800cfb4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800e24e:	bf00      	nop
 800e250:	3718      	adds	r7, #24
 800e252:	46bd      	mov	sp, r7
 800e254:	bd80      	pop	{r7, pc}
 800e256:	bf00      	nop
 800e258:	20006940 	.word	0x20006940
 800e25c:	20006930 	.word	0x20006930
 800e260:	2000693c 	.word	0x2000693c

0800e264 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800e264:	b480      	push	{r7}
 800e266:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800e268:	4b03      	ldr	r3, [pc, #12]	; (800e278 <xPortGetFreeHeapSize+0x14>)
 800e26a:	681b      	ldr	r3, [r3, #0]
}
 800e26c:	4618      	mov	r0, r3
 800e26e:	46bd      	mov	sp, r7
 800e270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e274:	4770      	bx	lr
 800e276:	bf00      	nop
 800e278:	20006930 	.word	0x20006930

0800e27c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800e27c:	b480      	push	{r7}
 800e27e:	b085      	sub	sp, #20
 800e280:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800e282:	f246 3310 	movw	r3, #25360	; 0x6310
 800e286:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800e288:	4b27      	ldr	r3, [pc, #156]	; (800e328 <prvHeapInit+0xac>)
 800e28a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	f003 0307 	and.w	r3, r3, #7
 800e292:	2b00      	cmp	r3, #0
 800e294:	d00c      	beq.n	800e2b0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800e296:	68fb      	ldr	r3, [r7, #12]
 800e298:	3307      	adds	r3, #7
 800e29a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	f023 0307 	bic.w	r3, r3, #7
 800e2a2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800e2a4:	68ba      	ldr	r2, [r7, #8]
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	1ad3      	subs	r3, r2, r3
 800e2aa:	4a1f      	ldr	r2, [pc, #124]	; (800e328 <prvHeapInit+0xac>)
 800e2ac:	4413      	add	r3, r2
 800e2ae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800e2b0:	68fb      	ldr	r3, [r7, #12]
 800e2b2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800e2b4:	4a1d      	ldr	r2, [pc, #116]	; (800e32c <prvHeapInit+0xb0>)
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800e2ba:	4b1c      	ldr	r3, [pc, #112]	; (800e32c <prvHeapInit+0xb0>)
 800e2bc:	2200      	movs	r2, #0
 800e2be:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	68ba      	ldr	r2, [r7, #8]
 800e2c4:	4413      	add	r3, r2
 800e2c6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800e2c8:	2208      	movs	r2, #8
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	1a9b      	subs	r3, r3, r2
 800e2ce:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	f023 0307 	bic.w	r3, r3, #7
 800e2d6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	4a15      	ldr	r2, [pc, #84]	; (800e330 <prvHeapInit+0xb4>)
 800e2dc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800e2de:	4b14      	ldr	r3, [pc, #80]	; (800e330 <prvHeapInit+0xb4>)
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	2200      	movs	r2, #0
 800e2e4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800e2e6:	4b12      	ldr	r3, [pc, #72]	; (800e330 <prvHeapInit+0xb4>)
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800e2f2:	683b      	ldr	r3, [r7, #0]
 800e2f4:	68fa      	ldr	r2, [r7, #12]
 800e2f6:	1ad2      	subs	r2, r2, r3
 800e2f8:	683b      	ldr	r3, [r7, #0]
 800e2fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800e2fc:	4b0c      	ldr	r3, [pc, #48]	; (800e330 <prvHeapInit+0xb4>)
 800e2fe:	681a      	ldr	r2, [r3, #0]
 800e300:	683b      	ldr	r3, [r7, #0]
 800e302:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e304:	683b      	ldr	r3, [r7, #0]
 800e306:	685b      	ldr	r3, [r3, #4]
 800e308:	4a0a      	ldr	r2, [pc, #40]	; (800e334 <prvHeapInit+0xb8>)
 800e30a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800e30c:	683b      	ldr	r3, [r7, #0]
 800e30e:	685b      	ldr	r3, [r3, #4]
 800e310:	4a09      	ldr	r2, [pc, #36]	; (800e338 <prvHeapInit+0xbc>)
 800e312:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800e314:	4b09      	ldr	r3, [pc, #36]	; (800e33c <prvHeapInit+0xc0>)
 800e316:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800e31a:	601a      	str	r2, [r3, #0]
}
 800e31c:	bf00      	nop
 800e31e:	3714      	adds	r7, #20
 800e320:	46bd      	mov	sp, r7
 800e322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e326:	4770      	bx	lr
 800e328:	20000614 	.word	0x20000614
 800e32c:	20006924 	.word	0x20006924
 800e330:	2000692c 	.word	0x2000692c
 800e334:	20006934 	.word	0x20006934
 800e338:	20006930 	.word	0x20006930
 800e33c:	20006940 	.word	0x20006940

0800e340 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800e340:	b480      	push	{r7}
 800e342:	b085      	sub	sp, #20
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800e348:	4b28      	ldr	r3, [pc, #160]	; (800e3ec <prvInsertBlockIntoFreeList+0xac>)
 800e34a:	60fb      	str	r3, [r7, #12]
 800e34c:	e002      	b.n	800e354 <prvInsertBlockIntoFreeList+0x14>
 800e34e:	68fb      	ldr	r3, [r7, #12]
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	60fb      	str	r3, [r7, #12]
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	681b      	ldr	r3, [r3, #0]
 800e358:	687a      	ldr	r2, [r7, #4]
 800e35a:	429a      	cmp	r2, r3
 800e35c:	d8f7      	bhi.n	800e34e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	685b      	ldr	r3, [r3, #4]
 800e366:	68ba      	ldr	r2, [r7, #8]
 800e368:	4413      	add	r3, r2
 800e36a:	687a      	ldr	r2, [r7, #4]
 800e36c:	429a      	cmp	r2, r3
 800e36e:	d108      	bne.n	800e382 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	685a      	ldr	r2, [r3, #4]
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	685b      	ldr	r3, [r3, #4]
 800e378:	441a      	add	r2, r3
 800e37a:	68fb      	ldr	r3, [r7, #12]
 800e37c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800e37e:	68fb      	ldr	r3, [r7, #12]
 800e380:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	685b      	ldr	r3, [r3, #4]
 800e38a:	68ba      	ldr	r2, [r7, #8]
 800e38c:	441a      	add	r2, r3
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	429a      	cmp	r2, r3
 800e394:	d118      	bne.n	800e3c8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	681a      	ldr	r2, [r3, #0]
 800e39a:	4b15      	ldr	r3, [pc, #84]	; (800e3f0 <prvInsertBlockIntoFreeList+0xb0>)
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	429a      	cmp	r2, r3
 800e3a0:	d00d      	beq.n	800e3be <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	685a      	ldr	r2, [r3, #4]
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	685b      	ldr	r3, [r3, #4]
 800e3ac:	441a      	add	r2, r3
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	681a      	ldr	r2, [r3, #0]
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	601a      	str	r2, [r3, #0]
 800e3bc:	e008      	b.n	800e3d0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800e3be:	4b0c      	ldr	r3, [pc, #48]	; (800e3f0 <prvInsertBlockIntoFreeList+0xb0>)
 800e3c0:	681a      	ldr	r2, [r3, #0]
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	601a      	str	r2, [r3, #0]
 800e3c6:	e003      	b.n	800e3d0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	681a      	ldr	r2, [r3, #0]
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800e3d0:	68fa      	ldr	r2, [r7, #12]
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	429a      	cmp	r2, r3
 800e3d6:	d002      	beq.n	800e3de <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800e3d8:	68fb      	ldr	r3, [r7, #12]
 800e3da:	687a      	ldr	r2, [r7, #4]
 800e3dc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e3de:	bf00      	nop
 800e3e0:	3714      	adds	r7, #20
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e8:	4770      	bx	lr
 800e3ea:	bf00      	nop
 800e3ec:	20006924 	.word	0x20006924
 800e3f0:	2000692c 	.word	0x2000692c

0800e3f4 <netconn_apimsg>:
 * @param apimsg a struct containing the function to call and its parameters
 * @return ERR_OK if the function was called, another err_t if not
 */
static err_t
netconn_apimsg(tcpip_callback_fn fn, struct api_msg *apimsg)
{
 800e3f4:	b580      	push	{r7, lr}
 800e3f6:	b084      	sub	sp, #16
 800e3f8:	af00      	add	r7, sp, #0
 800e3fa:	6078      	str	r0, [r7, #4]
 800e3fc:	6039      	str	r1, [r7, #0]

#if LWIP_NETCONN_SEM_PER_THREAD
  apimsg->op_completed_sem = LWIP_NETCONN_THREAD_SEM_GET();
#endif /* LWIP_NETCONN_SEM_PER_THREAD */

  err = tcpip_send_msg_wait_sem(fn, apimsg, LWIP_API_MSG_SEM(apimsg));
 800e3fe:	683b      	ldr	r3, [r7, #0]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	330c      	adds	r3, #12
 800e404:	461a      	mov	r2, r3
 800e406:	6839      	ldr	r1, [r7, #0]
 800e408:	6878      	ldr	r0, [r7, #4]
 800e40a:	f001 fff3 	bl	80103f4 <tcpip_send_msg_wait_sem>
 800e40e:	4603      	mov	r3, r0
 800e410:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800e412:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d103      	bne.n	800e422 <netconn_apimsg+0x2e>
    return apimsg->err;
 800e41a:	683b      	ldr	r3, [r7, #0]
 800e41c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800e420:	e001      	b.n	800e426 <netconn_apimsg+0x32>
  }
  return err;
 800e422:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e426:	4618      	mov	r0, r3
 800e428:	3710      	adds	r7, #16
 800e42a:	46bd      	mov	sp, r7
 800e42c:	bd80      	pop	{r7, pc}
	...

0800e430 <netconn_new_with_proto_and_callback>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_new_with_proto_and_callback(enum netconn_type t, u8_t proto, netconn_callback callback)
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b08c      	sub	sp, #48	; 0x30
 800e434:	af00      	add	r7, sp, #0
 800e436:	4603      	mov	r3, r0
 800e438:	603a      	str	r2, [r7, #0]
 800e43a:	71fb      	strb	r3, [r7, #7]
 800e43c:	460b      	mov	r3, r1
 800e43e:	71bb      	strb	r3, [r7, #6]
  struct netconn *conn;
  API_MSG_VAR_DECLARE(msg);
  API_MSG_VAR_ALLOC_RETURN_NULL(msg);

  conn = netconn_alloc(t, callback);
 800e440:	79fb      	ldrb	r3, [r7, #7]
 800e442:	6839      	ldr	r1, [r7, #0]
 800e444:	4618      	mov	r0, r3
 800e446:	f000 ff21 	bl	800f28c <netconn_alloc>
 800e44a:	62f8      	str	r0, [r7, #44]	; 0x2c
  if (conn != NULL) {
 800e44c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d054      	beq.n	800e4fc <netconn_new_with_proto_and_callback+0xcc>
    err_t err;

    API_MSG_VAR_REF(msg).msg.n.proto = proto;
 800e452:	79bb      	ldrb	r3, [r7, #6]
 800e454:	743b      	strb	r3, [r7, #16]
    API_MSG_VAR_REF(msg).conn = conn;
 800e456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e458:	60bb      	str	r3, [r7, #8]
    err = netconn_apimsg(lwip_netconn_do_newconn, &API_MSG_VAR_REF(msg));
 800e45a:	f107 0308 	add.w	r3, r7, #8
 800e45e:	4619      	mov	r1, r3
 800e460:	4829      	ldr	r0, [pc, #164]	; (800e508 <netconn_new_with_proto_and_callback+0xd8>)
 800e462:	f7ff ffc7 	bl	800e3f4 <netconn_apimsg>
 800e466:	4603      	mov	r3, r0
 800e468:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    if (err != ERR_OK) {
 800e46c:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800e470:	2b00      	cmp	r3, #0
 800e472:	d043      	beq.n	800e4fc <netconn_new_with_proto_and_callback+0xcc>
      LWIP_ASSERT("freeing conn without freeing pcb", conn->pcb.tcp == NULL);
 800e474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e476:	685b      	ldr	r3, [r3, #4]
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d005      	beq.n	800e488 <netconn_new_with_proto_and_callback+0x58>
 800e47c:	4b23      	ldr	r3, [pc, #140]	; (800e50c <netconn_new_with_proto_and_callback+0xdc>)
 800e47e:	22a3      	movs	r2, #163	; 0xa3
 800e480:	4923      	ldr	r1, [pc, #140]	; (800e510 <netconn_new_with_proto_and_callback+0xe0>)
 800e482:	4824      	ldr	r0, [pc, #144]	; (800e514 <netconn_new_with_proto_and_callback+0xe4>)
 800e484:	f00d fad0 	bl	801ba28 <iprintf>
      LWIP_ASSERT("conn has no recvmbox", sys_mbox_valid(&conn->recvmbox));
 800e488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e48a:	3310      	adds	r3, #16
 800e48c:	4618      	mov	r0, r3
 800e48e:	f00c ff88 	bl	801b3a2 <sys_mbox_valid>
 800e492:	4603      	mov	r3, r0
 800e494:	2b00      	cmp	r3, #0
 800e496:	d105      	bne.n	800e4a4 <netconn_new_with_proto_and_callback+0x74>
 800e498:	4b1c      	ldr	r3, [pc, #112]	; (800e50c <netconn_new_with_proto_and_callback+0xdc>)
 800e49a:	22a4      	movs	r2, #164	; 0xa4
 800e49c:	491e      	ldr	r1, [pc, #120]	; (800e518 <netconn_new_with_proto_and_callback+0xe8>)
 800e49e:	481d      	ldr	r0, [pc, #116]	; (800e514 <netconn_new_with_proto_and_callback+0xe4>)
 800e4a0:	f00d fac2 	bl	801ba28 <iprintf>
#if LWIP_TCP
      LWIP_ASSERT("conn->acceptmbox shouldn't exist", !sys_mbox_valid(&conn->acceptmbox));
 800e4a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4a6:	3314      	adds	r3, #20
 800e4a8:	4618      	mov	r0, r3
 800e4aa:	f00c ff7a 	bl	801b3a2 <sys_mbox_valid>
 800e4ae:	4603      	mov	r3, r0
 800e4b0:	2b00      	cmp	r3, #0
 800e4b2:	d005      	beq.n	800e4c0 <netconn_new_with_proto_and_callback+0x90>
 800e4b4:	4b15      	ldr	r3, [pc, #84]	; (800e50c <netconn_new_with_proto_and_callback+0xdc>)
 800e4b6:	22a6      	movs	r2, #166	; 0xa6
 800e4b8:	4918      	ldr	r1, [pc, #96]	; (800e51c <netconn_new_with_proto_and_callback+0xec>)
 800e4ba:	4816      	ldr	r0, [pc, #88]	; (800e514 <netconn_new_with_proto_and_callback+0xe4>)
 800e4bc:	f00d fab4 	bl	801ba28 <iprintf>
#endif /* LWIP_TCP */
#if !LWIP_NETCONN_SEM_PER_THREAD
      LWIP_ASSERT("conn has no op_completed", sys_sem_valid(&conn->op_completed));
 800e4c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4c2:	330c      	adds	r3, #12
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	f00c fffd 	bl	801b4c4 <sys_sem_valid>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d105      	bne.n	800e4dc <netconn_new_with_proto_and_callback+0xac>
 800e4d0:	4b0e      	ldr	r3, [pc, #56]	; (800e50c <netconn_new_with_proto_and_callback+0xdc>)
 800e4d2:	22a9      	movs	r2, #169	; 0xa9
 800e4d4:	4912      	ldr	r1, [pc, #72]	; (800e520 <netconn_new_with_proto_and_callback+0xf0>)
 800e4d6:	480f      	ldr	r0, [pc, #60]	; (800e514 <netconn_new_with_proto_and_callback+0xe4>)
 800e4d8:	f00d faa6 	bl	801ba28 <iprintf>
      sys_sem_free(&conn->op_completed);
 800e4dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4de:	330c      	adds	r3, #12
 800e4e0:	4618      	mov	r0, r3
 800e4e2:	f00c ffe2 	bl	801b4aa <sys_sem_free>
#endif /* !LWIP_NETCONN_SEM_PER_THREAD */
      sys_mbox_free(&conn->recvmbox);
 800e4e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e4e8:	3310      	adds	r3, #16
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	f00c fed2 	bl	801b294 <sys_mbox_free>
      memp_free(MEMP_NETCONN, conn);
 800e4f0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800e4f2:	2007      	movs	r0, #7
 800e4f4:	f002 fce6 	bl	8010ec4 <memp_free>
      API_MSG_VAR_FREE(msg);
      return NULL;
 800e4f8:	2300      	movs	r3, #0
 800e4fa:	e000      	b.n	800e4fe <netconn_new_with_proto_and_callback+0xce>
    }
  }
  API_MSG_VAR_FREE(msg);
  return conn;
 800e4fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800e4fe:	4618      	mov	r0, r3
 800e500:	3730      	adds	r7, #48	; 0x30
 800e502:	46bd      	mov	sp, r7
 800e504:	bd80      	pop	{r7, pc}
 800e506:	bf00      	nop
 800e508:	0800f261 	.word	0x0800f261
 800e50c:	0801cc94 	.word	0x0801cc94
 800e510:	0801ccc8 	.word	0x0801ccc8
 800e514:	0801ccec 	.word	0x0801ccec
 800e518:	0801cd14 	.word	0x0801cd14
 800e51c:	0801cd2c 	.word	0x0801cd2c
 800e520:	0801cd50 	.word	0x0801cd50

0800e524 <netconn_prepare_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_prepare_delete(struct netconn *conn)
{
 800e524:	b580      	push	{r7, lr}
 800e526:	b08c      	sub	sp, #48	; 0x30
 800e528:	af00      	add	r7, sp, #0
 800e52a:	6078      	str	r0, [r7, #4]
  err_t err;
  API_MSG_VAR_DECLARE(msg);

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	2b00      	cmp	r3, #0
 800e530:	d101      	bne.n	800e536 <netconn_prepare_delete+0x12>
    return ERR_OK;
 800e532:	2300      	movs	r3, #0
 800e534:	e014      	b.n	800e560 <netconn_prepare_delete+0x3c>
  }

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	60fb      	str	r3, [r7, #12]
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#if LWIP_TCP
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800e53a:	2329      	movs	r3, #41	; 0x29
 800e53c:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_TCP */
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  err = netconn_apimsg(lwip_netconn_do_delconn, &API_MSG_VAR_REF(msg));
 800e53e:	f107 030c 	add.w	r3, r7, #12
 800e542:	4619      	mov	r1, r3
 800e544:	4808      	ldr	r0, [pc, #32]	; (800e568 <netconn_prepare_delete+0x44>)
 800e546:	f7ff ff55 	bl	800e3f4 <netconn_apimsg>
 800e54a:	4603      	mov	r3, r0
 800e54c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  if (err != ERR_OK) {
 800e550:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800e554:	2b00      	cmp	r3, #0
 800e556:	d002      	beq.n	800e55e <netconn_prepare_delete+0x3a>
    return err;
 800e558:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800e55c:	e000      	b.n	800e560 <netconn_prepare_delete+0x3c>
  }
  return ERR_OK;
 800e55e:	2300      	movs	r3, #0
}
 800e560:	4618      	mov	r0, r3
 800e562:	3730      	adds	r7, #48	; 0x30
 800e564:	46bd      	mov	sp, r7
 800e566:	bd80      	pop	{r7, pc}
 800e568:	0800f7c5 	.word	0x0800f7c5

0800e56c <netconn_delete>:
 * @param conn the netconn to delete
 * @return ERR_OK if the connection was deleted
 */
err_t
netconn_delete(struct netconn *conn)
{
 800e56c:	b580      	push	{r7, lr}
 800e56e:	b084      	sub	sp, #16
 800e570:	af00      	add	r7, sp, #0
 800e572:	6078      	str	r0, [r7, #4]
  err_t err;

  /* No ASSERT here because possible to get a (conn == NULL) if we got an accept error */
  if (conn == NULL) {
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	2b00      	cmp	r3, #0
 800e578:	d101      	bne.n	800e57e <netconn_delete+0x12>
    return ERR_OK;
 800e57a:	2300      	movs	r3, #0
 800e57c:	e00d      	b.n	800e59a <netconn_delete+0x2e>
    /* Already called netconn_prepare_delete() before */
    err = ERR_OK;
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    err = netconn_prepare_delete(conn);
 800e57e:	6878      	ldr	r0, [r7, #4]
 800e580:	f7ff ffd0 	bl	800e524 <netconn_prepare_delete>
 800e584:	4603      	mov	r3, r0
 800e586:	73fb      	strb	r3, [r7, #15]
  }
  if (err == ERR_OK) {
 800e588:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d102      	bne.n	800e596 <netconn_delete+0x2a>
    netconn_free(conn);
 800e590:	6878      	ldr	r0, [r7, #4]
 800e592:	f000 fee9 	bl	800f368 <netconn_free>
  }
  return err;
 800e596:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800e59a:	4618      	mov	r0, r3
 800e59c:	3710      	adds	r7, #16
 800e59e:	46bd      	mov	sp, r7
 800e5a0:	bd80      	pop	{r7, pc}
	...

0800e5a4 <netconn_bind>:
 * @param port the local port to bind the netconn to (not used for RAW)
 * @return ERR_OK if bound, any other err_t on failure
 */
err_t
netconn_bind(struct netconn *conn, const ip_addr_t *addr, u16_t port)
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b08e      	sub	sp, #56	; 0x38
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	60f8      	str	r0, [r7, #12]
 800e5ac:	60b9      	str	r1, [r7, #8]
 800e5ae:	4613      	mov	r3, r2
 800e5b0:	80fb      	strh	r3, [r7, #6]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_bind: invalid conn", (conn != NULL), return ERR_ARG;);
 800e5b2:	68fb      	ldr	r3, [r7, #12]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d109      	bne.n	800e5cc <netconn_bind+0x28>
 800e5b8:	4b11      	ldr	r3, [pc, #68]	; (800e600 <netconn_bind+0x5c>)
 800e5ba:	f44f 729c 	mov.w	r2, #312	; 0x138
 800e5be:	4911      	ldr	r1, [pc, #68]	; (800e604 <netconn_bind+0x60>)
 800e5c0:	4811      	ldr	r0, [pc, #68]	; (800e608 <netconn_bind+0x64>)
 800e5c2:	f00d fa31 	bl	801ba28 <iprintf>
 800e5c6:	f06f 030f 	mvn.w	r3, #15
 800e5ca:	e015      	b.n	800e5f8 <netconn_bind+0x54>

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IP_ADDR_ANY alias) to subsequent functions */
  if (addr == NULL) {
 800e5cc:	68bb      	ldr	r3, [r7, #8]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d101      	bne.n	800e5d6 <netconn_bind+0x32>
    addr = IP4_ADDR_ANY;
 800e5d2:	4b0e      	ldr	r3, [pc, #56]	; (800e60c <netconn_bind+0x68>)
 800e5d4:	60bb      	str	r3, [r7, #8]
    addr = IP_ANY_TYPE;
  }
#endif /* LWIP_IPV4 && LWIP_IPV6 */

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	617b      	str	r3, [r7, #20]
  API_MSG_VAR_REF(msg).msg.bc.ipaddr = API_MSG_VAR_REF(addr);
 800e5da:	68bb      	ldr	r3, [r7, #8]
 800e5dc:	61fb      	str	r3, [r7, #28]
  API_MSG_VAR_REF(msg).msg.bc.port = port;
 800e5de:	88fb      	ldrh	r3, [r7, #6]
 800e5e0:	843b      	strh	r3, [r7, #32]
  err = netconn_apimsg(lwip_netconn_do_bind, &API_MSG_VAR_REF(msg));
 800e5e2:	f107 0314 	add.w	r3, r7, #20
 800e5e6:	4619      	mov	r1, r3
 800e5e8:	4809      	ldr	r0, [pc, #36]	; (800e610 <netconn_bind+0x6c>)
 800e5ea:	f7ff ff03 	bl	800e3f4 <netconn_apimsg>
 800e5ee:	4603      	mov	r3, r0
 800e5f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  API_MSG_VAR_FREE(msg);

  return err;
 800e5f4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 800e5f8:	4618      	mov	r0, r3
 800e5fa:	3738      	adds	r7, #56	; 0x38
 800e5fc:	46bd      	mov	sp, r7
 800e5fe:	bd80      	pop	{r7, pc}
 800e600:	0801cc94 	.word	0x0801cc94
 800e604:	0801cdcc 	.word	0x0801cdcc
 800e608:	0801ccec 	.word	0x0801ccec
 800e60c:	08020298 	.word	0x08020298
 800e610:	0800f98d 	.word	0x0800f98d

0800e614 <netconn_recv_data>:
 *         ERR_WOULDBLOCK if the netconn is nonblocking but would block to wait for data
 *         ERR_TIMEOUT if the netconn has a receive timeout and no data was received
 */
static err_t
netconn_recv_data(struct netconn *conn, void **new_buf, u8_t apiflags)
{
 800e614:	b580      	push	{r7, lr}
 800e616:	b088      	sub	sp, #32
 800e618:	af00      	add	r7, sp, #0
 800e61a:	60f8      	str	r0, [r7, #12]
 800e61c:	60b9      	str	r1, [r7, #8]
 800e61e:	4613      	mov	r3, r2
 800e620:	71fb      	strb	r3, [r7, #7]
  void *buf = NULL;
 800e622:	2300      	movs	r3, #0
 800e624:	61bb      	str	r3, [r7, #24]
  u16_t len;

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800e626:	68bb      	ldr	r3, [r7, #8]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d109      	bne.n	800e640 <netconn_recv_data+0x2c>
 800e62c:	4b58      	ldr	r3, [pc, #352]	; (800e790 <netconn_recv_data+0x17c>)
 800e62e:	f44f 7212 	mov.w	r2, #584	; 0x248
 800e632:	4958      	ldr	r1, [pc, #352]	; (800e794 <netconn_recv_data+0x180>)
 800e634:	4858      	ldr	r0, [pc, #352]	; (800e798 <netconn_recv_data+0x184>)
 800e636:	f00d f9f7 	bl	801ba28 <iprintf>
 800e63a:	f06f 030f 	mvn.w	r3, #15
 800e63e:	e0a2      	b.n	800e786 <netconn_recv_data+0x172>
  *new_buf = NULL;
 800e640:	68bb      	ldr	r3, [r7, #8]
 800e642:	2200      	movs	r2, #0
 800e644:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800e646:	68fb      	ldr	r3, [r7, #12]
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d109      	bne.n	800e660 <netconn_recv_data+0x4c>
 800e64c:	4b50      	ldr	r3, [pc, #320]	; (800e790 <netconn_recv_data+0x17c>)
 800e64e:	f240 224a 	movw	r2, #586	; 0x24a
 800e652:	4952      	ldr	r1, [pc, #328]	; (800e79c <netconn_recv_data+0x188>)
 800e654:	4850      	ldr	r0, [pc, #320]	; (800e798 <netconn_recv_data+0x184>)
 800e656:	f00d f9e7 	bl	801ba28 <iprintf>
 800e65a:	f06f 030f 	mvn.w	r3, #15
 800e65e:	e092      	b.n	800e786 <netconn_recv_data+0x172>

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	3310      	adds	r3, #16
 800e664:	4618      	mov	r0, r3
 800e666:	f00c fe9c 	bl	801b3a2 <sys_mbox_valid>
 800e66a:	4603      	mov	r3, r0
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d10e      	bne.n	800e68e <netconn_recv_data+0x7a>
    err_t err = netconn_err(conn);
 800e670:	68f8      	ldr	r0, [r7, #12]
 800e672:	f000 fa45 	bl	800eb00 <netconn_err>
 800e676:	4603      	mov	r3, r0
 800e678:	773b      	strb	r3, [r7, #28]
    if (err != ERR_OK) {
 800e67a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d002      	beq.n	800e688 <netconn_recv_data+0x74>
      /* return pending error */
      return err;
 800e682:	f997 301c 	ldrsb.w	r3, [r7, #28]
 800e686:	e07e      	b.n	800e786 <netconn_recv_data+0x172>
    }
    return ERR_CONN;
 800e688:	f06f 030a 	mvn.w	r3, #10
 800e68c:	e07b      	b.n	800e786 <netconn_recv_data+0x172>
  }

  NETCONN_MBOX_WAITING_INC(conn);
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800e68e:	68fb      	ldr	r3, [r7, #12]
 800e690:	7f1b      	ldrb	r3, [r3, #28]
 800e692:	f003 0302 	and.w	r3, r3, #2
 800e696:	2b00      	cmp	r3, #0
 800e698:	d10f      	bne.n	800e6ba <netconn_recv_data+0xa6>
 800e69a:	79fb      	ldrb	r3, [r7, #7]
 800e69c:	f003 0304 	and.w	r3, r3, #4
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	d10a      	bne.n	800e6ba <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800e6a4:	68fb      	ldr	r3, [r7, #12]
 800e6a6:	7f1b      	ldrb	r3, [r3, #28]
 800e6a8:	f003 0301 	and.w	r3, r3, #1
  if (netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK) ||
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d104      	bne.n	800e6ba <netconn_recv_data+0xa6>
      (conn->flags & NETCONN_FLAG_MBOXCLOSED) || (conn->pending_err != ERR_OK)) {
 800e6b0:	68fb      	ldr	r3, [r7, #12]
 800e6b2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800e6b6:	2b00      	cmp	r3, #0
 800e6b8:	d023      	beq.n	800e702 <netconn_recv_data+0xee>
    if (sys_arch_mbox_tryfetch(&conn->recvmbox, &buf) == SYS_ARCH_TIMEOUT) {
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	3310      	adds	r3, #16
 800e6be:	f107 0218 	add.w	r2, r7, #24
 800e6c2:	4611      	mov	r1, r2
 800e6c4:	4618      	mov	r0, r3
 800e6c6:	f00c fe50 	bl	801b36a <sys_arch_mbox_tryfetch>
 800e6ca:	4603      	mov	r3, r0
 800e6cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6d0:	d11f      	bne.n	800e712 <netconn_recv_data+0xfe>
      err_t err;
      NETCONN_MBOX_WAITING_DEC(conn);
      err = netconn_err(conn);
 800e6d2:	68f8      	ldr	r0, [r7, #12]
 800e6d4:	f000 fa14 	bl	800eb00 <netconn_err>
 800e6d8:	4603      	mov	r3, r0
 800e6da:	777b      	strb	r3, [r7, #29]
      if (err != ERR_OK) {
 800e6dc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d002      	beq.n	800e6ea <netconn_recv_data+0xd6>
        /* return pending error */
        return err;
 800e6e4:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800e6e8:	e04d      	b.n	800e786 <netconn_recv_data+0x172>
      }
      if (conn->flags & NETCONN_FLAG_MBOXCLOSED) {
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	7f1b      	ldrb	r3, [r3, #28]
 800e6ee:	f003 0301 	and.w	r3, r3, #1
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d002      	beq.n	800e6fc <netconn_recv_data+0xe8>
        return ERR_CONN;
 800e6f6:	f06f 030a 	mvn.w	r3, #10
 800e6fa:	e044      	b.n	800e786 <netconn_recv_data+0x172>
      }
      return ERR_WOULDBLOCK;
 800e6fc:	f06f 0306 	mvn.w	r3, #6
 800e700:	e041      	b.n	800e786 <netconn_recv_data+0x172>
    if (sys_arch_mbox_fetch(&conn->recvmbox, &buf, conn->recv_timeout) == SYS_ARCH_TIMEOUT) {
      NETCONN_MBOX_WAITING_DEC(conn);
      return ERR_TIMEOUT;
    }
#else
    sys_arch_mbox_fetch(&conn->recvmbox, &buf, 0);
 800e702:	68fb      	ldr	r3, [r7, #12]
 800e704:	3310      	adds	r3, #16
 800e706:	f107 0118 	add.w	r1, r7, #24
 800e70a:	2200      	movs	r2, #0
 800e70c:	4618      	mov	r0, r3
 800e70e:	f00c fded 	bl	801b2ec <sys_arch_mbox_fetch>
  }
#endif

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	781b      	ldrb	r3, [r3, #0]
 800e716:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e71a:	2b10      	cmp	r3, #16
 800e71c:	d117      	bne.n	800e74e <netconn_recv_data+0x13a>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    err_t err;
    /* Check if this is an error message or a pbuf */
    if (lwip_netconn_is_err_msg(buf, &err)) {
 800e71e:	69bb      	ldr	r3, [r7, #24]
 800e720:	f107 0217 	add.w	r2, r7, #23
 800e724:	4611      	mov	r1, r2
 800e726:	4618      	mov	r0, r3
 800e728:	f000 fa3c 	bl	800eba4 <lwip_netconn_is_err_msg>
 800e72c:	4603      	mov	r3, r0
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d009      	beq.n	800e746 <netconn_recv_data+0x132>
      /* new_buf has been zeroed above already */
      if (err == ERR_CLSD) {
 800e732:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e736:	f113 0f0f 	cmn.w	r3, #15
 800e73a:	d101      	bne.n	800e740 <netconn_recv_data+0x12c>
        /* connection closed translates to ERR_OK with *new_buf == NULL */
        return ERR_OK;
 800e73c:	2300      	movs	r3, #0
 800e73e:	e022      	b.n	800e786 <netconn_recv_data+0x172>
      }
      return err;
 800e740:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800e744:	e01f      	b.n	800e786 <netconn_recv_data+0x172>
    }
    len = ((struct pbuf *)buf)->tot_len;
 800e746:	69bb      	ldr	r3, [r7, #24]
 800e748:	891b      	ldrh	r3, [r3, #8]
 800e74a:	83fb      	strh	r3, [r7, #30]
 800e74c:	e00d      	b.n	800e76a <netconn_recv_data+0x156>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
#if (LWIP_UDP || LWIP_RAW)
  {
    LWIP_ASSERT("buf != NULL", buf != NULL);
 800e74e:	69bb      	ldr	r3, [r7, #24]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d106      	bne.n	800e762 <netconn_recv_data+0x14e>
 800e754:	4b0e      	ldr	r3, [pc, #56]	; (800e790 <netconn_recv_data+0x17c>)
 800e756:	f240 2291 	movw	r2, #657	; 0x291
 800e75a:	4911      	ldr	r1, [pc, #68]	; (800e7a0 <netconn_recv_data+0x18c>)
 800e75c:	480e      	ldr	r0, [pc, #56]	; (800e798 <netconn_recv_data+0x184>)
 800e75e:	f00d f963 	bl	801ba28 <iprintf>
    len = netbuf_len((struct netbuf *)buf);
 800e762:	69bb      	ldr	r3, [r7, #24]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	891b      	ldrh	r3, [r3, #8]
 800e768:	83fb      	strh	r3, [r7, #30]

#if LWIP_SO_RCVBUF
  SYS_ARCH_DEC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
  /* Register event with callback */
  API_EVENT(conn, NETCONN_EVT_RCVMINUS, len);
 800e76a:	68fb      	ldr	r3, [r7, #12]
 800e76c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d005      	beq.n	800e77e <netconn_recv_data+0x16a>
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e776:	8bfa      	ldrh	r2, [r7, #30]
 800e778:	2101      	movs	r1, #1
 800e77a:	68f8      	ldr	r0, [r7, #12]
 800e77c:	4798      	blx	r3

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_recv_data: received %p, len=%"U16_F"\n", buf, len));

  *new_buf = buf;
 800e77e:	69ba      	ldr	r2, [r7, #24]
 800e780:	68bb      	ldr	r3, [r7, #8]
 800e782:	601a      	str	r2, [r3, #0]
  /* don't set conn->last_err: it's only ERR_OK, anyway */
  return ERR_OK;
 800e784:	2300      	movs	r3, #0
}
 800e786:	4618      	mov	r0, r3
 800e788:	3720      	adds	r7, #32
 800e78a:	46bd      	mov	sp, r7
 800e78c:	bd80      	pop	{r7, pc}
 800e78e:	bf00      	nop
 800e790:	0801cc94 	.word	0x0801cc94
 800e794:	0801ceac 	.word	0x0801ceac
 800e798:	0801ccec 	.word	0x0801ccec
 800e79c:	0801cecc 	.word	0x0801cecc
 800e7a0:	0801cee8 	.word	0x0801cee8

0800e7a4 <netconn_tcp_recvd_msg>:

#if LWIP_TCP
static err_t
netconn_tcp_recvd_msg(struct netconn *conn, size_t len, struct api_msg *msg)
{
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	b084      	sub	sp, #16
 800e7a8:	af00      	add	r7, sp, #0
 800e7aa:	60f8      	str	r0, [r7, #12]
 800e7ac:	60b9      	str	r1, [r7, #8]
 800e7ae:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netconn_recv_tcp_pbuf: invalid conn", (conn != NULL) &&
 800e7b0:	68fb      	ldr	r3, [r7, #12]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d005      	beq.n	800e7c2 <netconn_tcp_recvd_msg+0x1e>
 800e7b6:	68fb      	ldr	r3, [r7, #12]
 800e7b8:	781b      	ldrb	r3, [r3, #0]
 800e7ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e7be:	2b10      	cmp	r3, #16
 800e7c0:	d009      	beq.n	800e7d6 <netconn_tcp_recvd_msg+0x32>
 800e7c2:	4b0c      	ldr	r3, [pc, #48]	; (800e7f4 <netconn_tcp_recvd_msg+0x50>)
 800e7c4:	f240 22a7 	movw	r2, #679	; 0x2a7
 800e7c8:	490b      	ldr	r1, [pc, #44]	; (800e7f8 <netconn_tcp_recvd_msg+0x54>)
 800e7ca:	480c      	ldr	r0, [pc, #48]	; (800e7fc <netconn_tcp_recvd_msg+0x58>)
 800e7cc:	f00d f92c 	bl	801ba28 <iprintf>
 800e7d0:	f06f 030f 	mvn.w	r3, #15
 800e7d4:	e00a      	b.n	800e7ec <netconn_tcp_recvd_msg+0x48>
             NETCONNTYPE_GROUP(netconn_type(conn)) == NETCONN_TCP, return ERR_ARG;);

  msg->conn = conn;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	68fa      	ldr	r2, [r7, #12]
 800e7da:	601a      	str	r2, [r3, #0]
  msg->msg.r.len = len;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	68ba      	ldr	r2, [r7, #8]
 800e7e0:	609a      	str	r2, [r3, #8]

  return netconn_apimsg(lwip_netconn_do_recv, msg);
 800e7e2:	6879      	ldr	r1, [r7, #4]
 800e7e4:	4806      	ldr	r0, [pc, #24]	; (800e800 <netconn_tcp_recvd_msg+0x5c>)
 800e7e6:	f7ff fe05 	bl	800e3f4 <netconn_apimsg>
 800e7ea:	4603      	mov	r3, r0
}
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	3710      	adds	r7, #16
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	bd80      	pop	{r7, pc}
 800e7f4:	0801cc94 	.word	0x0801cc94
 800e7f8:	0801cef4 	.word	0x0801cef4
 800e7fc:	0801ccec 	.word	0x0801ccec
 800e800:	0800fa9b 	.word	0x0800fa9b

0800e804 <netconn_recv_data_tcp>:
  return err;
}

static err_t
netconn_recv_data_tcp(struct netconn *conn, struct pbuf **new_buf, u8_t apiflags)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b090      	sub	sp, #64	; 0x40
 800e808:	af00      	add	r7, sp, #0
 800e80a:	60f8      	str	r0, [r7, #12]
 800e80c:	60b9      	str	r1, [r7, #8]
 800e80e:	4613      	mov	r3, r2
 800e810:	71fb      	strb	r3, [r7, #7]
  API_MSG_VAR_DECLARE(msg);
#if LWIP_MPU_COMPATIBLE
  msg = NULL;
#endif

  if (!NETCONN_RECVMBOX_WAITABLE(conn)) {
 800e812:	68fb      	ldr	r3, [r7, #12]
 800e814:	3310      	adds	r3, #16
 800e816:	4618      	mov	r0, r3
 800e818:	f00c fdc3 	bl	801b3a2 <sys_mbox_valid>
 800e81c:	4603      	mov	r3, r0
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d102      	bne.n	800e828 <netconn_recv_data_tcp+0x24>
    /* This only happens when calling this function more than once *after* receiving FIN */
    return ERR_CONN;
 800e822:	f06f 030a 	mvn.w	r3, #10
 800e826:	e06d      	b.n	800e904 <netconn_recv_data_tcp+0x100>
  }
  if (netconn_is_flag_set(conn, NETCONN_FIN_RX_PENDING)) {
 800e828:	68fb      	ldr	r3, [r7, #12]
 800e82a:	7f1b      	ldrb	r3, [r3, #28]
 800e82c:	b25b      	sxtb	r3, r3
 800e82e:	2b00      	cmp	r3, #0
 800e830:	da07      	bge.n	800e842 <netconn_recv_data_tcp+0x3e>
    netconn_clear_flags(conn, NETCONN_FIN_RX_PENDING);
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	7f1b      	ldrb	r3, [r3, #28]
 800e836:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e83a:	b2da      	uxtb	r2, r3
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	771a      	strb	r2, [r3, #28]
    goto handle_fin;
 800e840:	e039      	b.n	800e8b6 <netconn_recv_data_tcp+0xb2>
    /* need to allocate API message here so empty message pool does not result in event loss
      * see bug #47512: MPU_COMPATIBLE may fail on empty pool */
    API_MSG_VAR_ALLOC(msg);
  }

  err = netconn_recv_data(conn, (void **)new_buf, apiflags);
 800e842:	79fb      	ldrb	r3, [r7, #7]
 800e844:	461a      	mov	r2, r3
 800e846:	68b9      	ldr	r1, [r7, #8]
 800e848:	68f8      	ldr	r0, [r7, #12]
 800e84a:	f7ff fee3 	bl	800e614 <netconn_recv_data>
 800e84e:	4603      	mov	r3, r0
 800e850:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  if (err != ERR_OK) {
 800e854:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d002      	beq.n	800e862 <netconn_recv_data_tcp+0x5e>
    if (!(apiflags & NETCONN_NOAUTORCVD)) {
      API_MSG_VAR_FREE(msg);
    }
    return err;
 800e85c:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e860:	e050      	b.n	800e904 <netconn_recv_data_tcp+0x100>
  }
  buf = *new_buf;
 800e862:	68bb      	ldr	r3, [r7, #8]
 800e864:	681b      	ldr	r3, [r3, #0]
 800e866:	63bb      	str	r3, [r7, #56]	; 0x38
  if (!(apiflags & NETCONN_NOAUTORCVD)) {
 800e868:	79fb      	ldrb	r3, [r7, #7]
 800e86a:	f003 0308 	and.w	r3, r3, #8
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d10e      	bne.n	800e890 <netconn_recv_data_tcp+0x8c>
    /* Let the stack know that we have taken the data. */
    u16_t len = buf ? buf->tot_len : 1;
 800e872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e874:	2b00      	cmp	r3, #0
 800e876:	d002      	beq.n	800e87e <netconn_recv_data_tcp+0x7a>
 800e878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e87a:	891b      	ldrh	r3, [r3, #8]
 800e87c:	e000      	b.n	800e880 <netconn_recv_data_tcp+0x7c>
 800e87e:	2301      	movs	r3, #1
 800e880:	86fb      	strh	r3, [r7, #54]	; 0x36
    /* don't care for the return value of lwip_netconn_do_recv */
    /* @todo: this should really be fixed, e.g. by retrying in poll on error */
    netconn_tcp_recvd_msg(conn, len,  &API_VAR_REF(msg));
 800e882:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800e884:	f107 0214 	add.w	r2, r7, #20
 800e888:	4619      	mov	r1, r3
 800e88a:	68f8      	ldr	r0, [r7, #12]
 800e88c:	f7ff ff8a 	bl	800e7a4 <netconn_tcp_recvd_msg>
    API_MSG_VAR_FREE(msg);
  }

  /* If we are closed, we indicate that we no longer wish to use the socket */
  if (buf == NULL) {
 800e890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e892:	2b00      	cmp	r3, #0
 800e894:	d134      	bne.n	800e900 <netconn_recv_data_tcp+0xfc>
    if (apiflags & NETCONN_NOFIN) {
 800e896:	79fb      	ldrb	r3, [r7, #7]
 800e898:	f003 0310 	and.w	r3, r3, #16
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d009      	beq.n	800e8b4 <netconn_recv_data_tcp+0xb0>
      /* received a FIN but the caller cannot handle it right now:
         re-enqueue it and return "no data" */
      netconn_set_flags(conn, NETCONN_FIN_RX_PENDING);
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	7f1b      	ldrb	r3, [r3, #28]
 800e8a4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e8a8:	b2da      	uxtb	r2, r3
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	771a      	strb	r2, [r3, #28]
      return ERR_WOULDBLOCK;
 800e8ae:	f06f 0306 	mvn.w	r3, #6
 800e8b2:	e027      	b.n	800e904 <netconn_recv_data_tcp+0x100>
    } else {
handle_fin:
 800e8b4:	bf00      	nop
      API_EVENT(conn, NETCONN_EVT_RCVMINUS, 0);
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d005      	beq.n	800e8ca <netconn_recv_data_tcp+0xc6>
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e8c2:	2200      	movs	r2, #0
 800e8c4:	2101      	movs	r1, #1
 800e8c6:	68f8      	ldr	r0, [r7, #12]
 800e8c8:	4798      	blx	r3
      if (conn->pcb.ip == NULL) {
 800e8ca:	68fb      	ldr	r3, [r7, #12]
 800e8cc:	685b      	ldr	r3, [r3, #4]
 800e8ce:	2b00      	cmp	r3, #0
 800e8d0:	d10f      	bne.n	800e8f2 <netconn_recv_data_tcp+0xee>
        /* race condition: RST during recv */
        err = netconn_err(conn);
 800e8d2:	68f8      	ldr	r0, [r7, #12]
 800e8d4:	f000 f914 	bl	800eb00 <netconn_err>
 800e8d8:	4603      	mov	r3, r0
 800e8da:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if (err != ERR_OK) {
 800e8de:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d002      	beq.n	800e8ec <netconn_recv_data_tcp+0xe8>
          return err;
 800e8e6:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800e8ea:	e00b      	b.n	800e904 <netconn_recv_data_tcp+0x100>
        }
        return ERR_RST;
 800e8ec:	f06f 030d 	mvn.w	r3, #13
 800e8f0:	e008      	b.n	800e904 <netconn_recv_data_tcp+0x100>
      }
      /* RX side is closed, so deallocate the recvmbox */
      netconn_close_shutdown(conn, NETCONN_SHUT_RD);
 800e8f2:	2101      	movs	r1, #1
 800e8f4:	68f8      	ldr	r0, [r7, #12]
 800e8f6:	f000 f8d3 	bl	800eaa0 <netconn_close_shutdown>
      /* Don' store ERR_CLSD as conn->err since we are only half-closed */
      return ERR_CLSD;
 800e8fa:	f06f 030e 	mvn.w	r3, #14
 800e8fe:	e001      	b.n	800e904 <netconn_recv_data_tcp+0x100>
    }
  }
  return err;
 800e900:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800e904:	4618      	mov	r0, r3
 800e906:	3740      	adds	r7, #64	; 0x40
 800e908:	46bd      	mov	sp, r7
 800e90a:	bd80      	pop	{r7, pc}

0800e90c <netconn_recv>:
 * @return ERR_OK if data has been received, an error code otherwise (timeout,
 *                memory error or another error)
 */
err_t
netconn_recv(struct netconn *conn, struct netbuf **new_buf)
{
 800e90c:	b580      	push	{r7, lr}
 800e90e:	b086      	sub	sp, #24
 800e910:	af00      	add	r7, sp, #0
 800e912:	6078      	str	r0, [r7, #4]
 800e914:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  struct netbuf *buf = NULL;
 800e916:	2300      	movs	r3, #0
 800e918:	617b      	str	r3, [r7, #20]
  err_t err;
#endif /* LWIP_TCP */

  LWIP_ERROR("netconn_recv: invalid pointer", (new_buf != NULL), return ERR_ARG;);
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d109      	bne.n	800e934 <netconn_recv+0x28>
 800e920:	4b32      	ldr	r3, [pc, #200]	; (800e9ec <netconn_recv+0xe0>)
 800e922:	f240 3263 	movw	r2, #867	; 0x363
 800e926:	4932      	ldr	r1, [pc, #200]	; (800e9f0 <netconn_recv+0xe4>)
 800e928:	4832      	ldr	r0, [pc, #200]	; (800e9f4 <netconn_recv+0xe8>)
 800e92a:	f00d f87d 	bl	801ba28 <iprintf>
 800e92e:	f06f 030f 	mvn.w	r3, #15
 800e932:	e056      	b.n	800e9e2 <netconn_recv+0xd6>
  *new_buf = NULL;
 800e934:	683b      	ldr	r3, [r7, #0]
 800e936:	2200      	movs	r2, #0
 800e938:	601a      	str	r2, [r3, #0]
  LWIP_ERROR("netconn_recv: invalid conn",    (conn != NULL),    return ERR_ARG;);
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d109      	bne.n	800e954 <netconn_recv+0x48>
 800e940:	4b2a      	ldr	r3, [pc, #168]	; (800e9ec <netconn_recv+0xe0>)
 800e942:	f240 3265 	movw	r2, #869	; 0x365
 800e946:	492c      	ldr	r1, [pc, #176]	; (800e9f8 <netconn_recv+0xec>)
 800e948:	482a      	ldr	r0, [pc, #168]	; (800e9f4 <netconn_recv+0xe8>)
 800e94a:	f00d f86d 	bl	801ba28 <iprintf>
 800e94e:	f06f 030f 	mvn.w	r3, #15
 800e952:	e046      	b.n	800e9e2 <netconn_recv+0xd6>

#if LWIP_TCP
#if (LWIP_UDP || LWIP_RAW)
  if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP)
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	781b      	ldrb	r3, [r3, #0]
 800e958:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e95c:	2b10      	cmp	r3, #16
 800e95e:	d13a      	bne.n	800e9d6 <netconn_recv+0xca>
#endif /* (LWIP_UDP || LWIP_RAW) */
  {
    struct pbuf *p = NULL;
 800e960:	2300      	movs	r3, #0
 800e962:	60fb      	str	r3, [r7, #12]
    /* This is not a listening netconn, since recvmbox is set */

    buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800e964:	2006      	movs	r0, #6
 800e966:	f002 fa5b 	bl	8010e20 <memp_malloc>
 800e96a:	6178      	str	r0, [r7, #20]
    if (buf == NULL) {
 800e96c:	697b      	ldr	r3, [r7, #20]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d102      	bne.n	800e978 <netconn_recv+0x6c>
      return ERR_MEM;
 800e972:	f04f 33ff 	mov.w	r3, #4294967295
 800e976:	e034      	b.n	800e9e2 <netconn_recv+0xd6>
    }

    err = netconn_recv_data_tcp(conn, &p, 0);
 800e978:	f107 030c 	add.w	r3, r7, #12
 800e97c:	2200      	movs	r2, #0
 800e97e:	4619      	mov	r1, r3
 800e980:	6878      	ldr	r0, [r7, #4]
 800e982:	f7ff ff3f 	bl	800e804 <netconn_recv_data_tcp>
 800e986:	4603      	mov	r3, r0
 800e988:	74fb      	strb	r3, [r7, #19]
    if (err != ERR_OK) {
 800e98a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d006      	beq.n	800e9a0 <netconn_recv+0x94>
      memp_free(MEMP_NETBUF, buf);
 800e992:	6979      	ldr	r1, [r7, #20]
 800e994:	2006      	movs	r0, #6
 800e996:	f002 fa95 	bl	8010ec4 <memp_free>
      return err;
 800e99a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e99e:	e020      	b.n	800e9e2 <netconn_recv+0xd6>
    }
    LWIP_ASSERT("p != NULL", p != NULL);
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	d106      	bne.n	800e9b4 <netconn_recv+0xa8>
 800e9a6:	4b11      	ldr	r3, [pc, #68]	; (800e9ec <netconn_recv+0xe0>)
 800e9a8:	f240 3279 	movw	r2, #889	; 0x379
 800e9ac:	4913      	ldr	r1, [pc, #76]	; (800e9fc <netconn_recv+0xf0>)
 800e9ae:	4811      	ldr	r0, [pc, #68]	; (800e9f4 <netconn_recv+0xe8>)
 800e9b0:	f00d f83a 	bl	801ba28 <iprintf>

    buf->p = p;
 800e9b4:	68fa      	ldr	r2, [r7, #12]
 800e9b6:	697b      	ldr	r3, [r7, #20]
 800e9b8:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800e9ba:	68fa      	ldr	r2, [r7, #12]
 800e9bc:	697b      	ldr	r3, [r7, #20]
 800e9be:	605a      	str	r2, [r3, #4]
    buf->port = 0;
 800e9c0:	697b      	ldr	r3, [r7, #20]
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	819a      	strh	r2, [r3, #12]
    ip_addr_set_zero(&buf->addr);
 800e9c6:	697b      	ldr	r3, [r7, #20]
 800e9c8:	2200      	movs	r2, #0
 800e9ca:	609a      	str	r2, [r3, #8]
    *new_buf = buf;
 800e9cc:	683b      	ldr	r3, [r7, #0]
 800e9ce:	697a      	ldr	r2, [r7, #20]
 800e9d0:	601a      	str	r2, [r3, #0]
    /* don't set conn->last_err: it's only ERR_OK, anyway */
    return ERR_OK;
 800e9d2:	2300      	movs	r3, #0
 800e9d4:	e005      	b.n	800e9e2 <netconn_recv+0xd6>
#if LWIP_TCP && (LWIP_UDP || LWIP_RAW)
  else
#endif /* LWIP_TCP && (LWIP_UDP || LWIP_RAW) */
  {
#if (LWIP_UDP || LWIP_RAW)
    return netconn_recv_data(conn, (void **)new_buf, 0);
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	6839      	ldr	r1, [r7, #0]
 800e9da:	6878      	ldr	r0, [r7, #4]
 800e9dc:	f7ff fe1a 	bl	800e614 <netconn_recv_data>
 800e9e0:	4603      	mov	r3, r0
#endif /* (LWIP_UDP || LWIP_RAW) */
  }
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	3718      	adds	r7, #24
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
 800e9ea:	bf00      	nop
 800e9ec:	0801cc94 	.word	0x0801cc94
 800e9f0:	0801ceac 	.word	0x0801ceac
 800e9f4:	0801ccec 	.word	0x0801ccec
 800e9f8:	0801cecc 	.word	0x0801cecc
 800e9fc:	0801cf44 	.word	0x0801cf44

0800ea00 <netconn_sendto>:
 * @param port the remote port to which to send the data
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_sendto(struct netconn *conn, struct netbuf *buf, const ip_addr_t *addr, u16_t port)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b084      	sub	sp, #16
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	60f8      	str	r0, [r7, #12]
 800ea08:	60b9      	str	r1, [r7, #8]
 800ea0a:	607a      	str	r2, [r7, #4]
 800ea0c:	807b      	strh	r3, [r7, #2]
  if (buf != NULL) {
 800ea0e:	68bb      	ldr	r3, [r7, #8]
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d011      	beq.n	800ea38 <netconn_sendto+0x38>
    ip_addr_set(&buf->addr, addr);
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d002      	beq.n	800ea20 <netconn_sendto+0x20>
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	681b      	ldr	r3, [r3, #0]
 800ea1e:	e000      	b.n	800ea22 <netconn_sendto+0x22>
 800ea20:	2300      	movs	r3, #0
 800ea22:	68ba      	ldr	r2, [r7, #8]
 800ea24:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800ea26:	68bb      	ldr	r3, [r7, #8]
 800ea28:	887a      	ldrh	r2, [r7, #2]
 800ea2a:	819a      	strh	r2, [r3, #12]
    return netconn_send(conn, buf);
 800ea2c:	68b9      	ldr	r1, [r7, #8]
 800ea2e:	68f8      	ldr	r0, [r7, #12]
 800ea30:	f000 f808 	bl	800ea44 <netconn_send>
 800ea34:	4603      	mov	r3, r0
 800ea36:	e001      	b.n	800ea3c <netconn_sendto+0x3c>
  }
  return ERR_VAL;
 800ea38:	f06f 0305 	mvn.w	r3, #5
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	3710      	adds	r7, #16
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bd80      	pop	{r7, pc}

0800ea44 <netconn_send>:
 * @param buf a netbuf containing the data to send
 * @return ERR_OK if data was sent, any other err_t on error
 */
err_t
netconn_send(struct netconn *conn, struct netbuf *buf)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b08c      	sub	sp, #48	; 0x30
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
 800ea4c:	6039      	str	r1, [r7, #0]
  API_MSG_VAR_DECLARE(msg);
  err_t err;

  LWIP_ERROR("netconn_send: invalid conn",  (conn != NULL), return ERR_ARG;);
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d109      	bne.n	800ea68 <netconn_send+0x24>
 800ea54:	4b0e      	ldr	r3, [pc, #56]	; (800ea90 <netconn_send+0x4c>)
 800ea56:	f240 32b2 	movw	r2, #946	; 0x3b2
 800ea5a:	490e      	ldr	r1, [pc, #56]	; (800ea94 <netconn_send+0x50>)
 800ea5c:	480e      	ldr	r0, [pc, #56]	; (800ea98 <netconn_send+0x54>)
 800ea5e:	f00c ffe3 	bl	801ba28 <iprintf>
 800ea62:	f06f 030f 	mvn.w	r3, #15
 800ea66:	e00e      	b.n	800ea86 <netconn_send+0x42>

  LWIP_DEBUGF(API_LIB_DEBUG, ("netconn_send: sending %"U16_F" bytes\n", buf->p->tot_len));

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	60fb      	str	r3, [r7, #12]
  API_MSG_VAR_REF(msg).msg.b = buf;
 800ea6c:	683b      	ldr	r3, [r7, #0]
 800ea6e:	617b      	str	r3, [r7, #20]
  err = netconn_apimsg(lwip_netconn_do_send, &API_MSG_VAR_REF(msg));
 800ea70:	f107 030c 	add.w	r3, r7, #12
 800ea74:	4619      	mov	r1, r3
 800ea76:	4809      	ldr	r0, [pc, #36]	; (800ea9c <netconn_send+0x58>)
 800ea78:	f7ff fcbc 	bl	800e3f4 <netconn_apimsg>
 800ea7c:	4603      	mov	r3, r0
 800ea7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800ea82:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ea86:	4618      	mov	r0, r3
 800ea88:	3730      	adds	r7, #48	; 0x30
 800ea8a:	46bd      	mov	sp, r7
 800ea8c:	bd80      	pop	{r7, pc}
 800ea8e:	bf00      	nop
 800ea90:	0801cc94 	.word	0x0801cc94
 800ea94:	0801cf50 	.word	0x0801cf50
 800ea98:	0801ccec 	.word	0x0801ccec
 800ea9c:	0800fa01 	.word	0x0800fa01

0800eaa0 <netconn_close_shutdown>:
 * @param how fully close or only shutdown one side?
 * @return ERR_OK if the netconn was closed, any other err_t on error
 */
static err_t
netconn_close_shutdown(struct netconn *conn, u8_t how)
{
 800eaa0:	b580      	push	{r7, lr}
 800eaa2:	b08c      	sub	sp, #48	; 0x30
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	6078      	str	r0, [r7, #4]
 800eaa8:	460b      	mov	r3, r1
 800eaaa:	70fb      	strb	r3, [r7, #3]
  API_MSG_VAR_DECLARE(msg);
  err_t err;
  LWIP_UNUSED_ARG(how);

  LWIP_ERROR("netconn_close: invalid conn",  (conn != NULL), return ERR_ARG;);
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	2b00      	cmp	r3, #0
 800eab0:	d109      	bne.n	800eac6 <netconn_close_shutdown+0x26>
 800eab2:	4b0f      	ldr	r3, [pc, #60]	; (800eaf0 <netconn_close_shutdown+0x50>)
 800eab4:	f240 4247 	movw	r2, #1095	; 0x447
 800eab8:	490e      	ldr	r1, [pc, #56]	; (800eaf4 <netconn_close_shutdown+0x54>)
 800eaba:	480f      	ldr	r0, [pc, #60]	; (800eaf8 <netconn_close_shutdown+0x58>)
 800eabc:	f00c ffb4 	bl	801ba28 <iprintf>
 800eac0:	f06f 030f 	mvn.w	r3, #15
 800eac4:	e010      	b.n	800eae8 <netconn_close_shutdown+0x48>

  API_MSG_VAR_ALLOC(msg);
  API_MSG_VAR_REF(msg).conn = conn;
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	60fb      	str	r3, [r7, #12]
#if LWIP_TCP
  /* shutting down both ends is the same as closing */
  API_MSG_VAR_REF(msg).msg.sd.shut = how;
 800eaca:	78fb      	ldrb	r3, [r7, #3]
 800eacc:	753b      	strb	r3, [r7, #20]
#if LWIP_SO_SNDTIMEO || LWIP_SO_LINGER
  /* get the time we started, which is later compared to
     sys_now() + conn->send_timeout */
  API_MSG_VAR_REF(msg).msg.sd.time_started = sys_now();
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
  API_MSG_VAR_REF(msg).msg.sd.polls_left =
 800eace:	2329      	movs	r3, #41	; 0x29
 800ead0:	757b      	strb	r3, [r7, #21]
    ((LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT + TCP_SLOW_INTERVAL - 1) / TCP_SLOW_INTERVAL) + 1;
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
#endif /* LWIP_TCP */
  err = netconn_apimsg(lwip_netconn_do_close, &API_MSG_VAR_REF(msg));
 800ead2:	f107 030c 	add.w	r3, r7, #12
 800ead6:	4619      	mov	r1, r3
 800ead8:	4808      	ldr	r0, [pc, #32]	; (800eafc <netconn_close_shutdown+0x5c>)
 800eada:	f7ff fc8b 	bl	800e3f4 <netconn_apimsg>
 800eade:	4603      	mov	r3, r0
 800eae0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  API_MSG_VAR_FREE(msg);

  return err;
 800eae4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	3730      	adds	r7, #48	; 0x30
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}
 800eaf0:	0801cc94 	.word	0x0801cc94
 800eaf4:	0801cfd0 	.word	0x0801cfd0
 800eaf8:	0801ccec 	.word	0x0801ccec
 800eafc:	0800fe9d 	.word	0x0800fe9d

0800eb00 <netconn_err>:
 * @param conn the netconn to get the error from
 * @return and pending error or ERR_OK if no error was pending
 */
err_t
netconn_err(struct netconn *conn)
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b084      	sub	sp, #16
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
  err_t err;
  SYS_ARCH_DECL_PROTECT(lev);
  if (conn == NULL) {
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d101      	bne.n	800eb12 <netconn_err+0x12>
    return ERR_OK;
 800eb0e:	2300      	movs	r3, #0
 800eb10:	e00d      	b.n	800eb2e <netconn_err+0x2e>
  }
  SYS_ARCH_PROTECT(lev);
 800eb12:	f00c fd61 	bl	801b5d8 <sys_arch_protect>
 800eb16:	60f8      	str	r0, [r7, #12]
  err = conn->pending_err;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	7a1b      	ldrb	r3, [r3, #8]
 800eb1c:	72fb      	strb	r3, [r7, #11]
  conn->pending_err = ERR_OK;
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	2200      	movs	r2, #0
 800eb22:	721a      	strb	r2, [r3, #8]
  SYS_ARCH_UNPROTECT(lev);
 800eb24:	68f8      	ldr	r0, [r7, #12]
 800eb26:	f00c fd65 	bl	801b5f4 <sys_arch_unprotect>
  return err;
 800eb2a:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800eb2e:	4618      	mov	r0, r3
 800eb30:	3710      	adds	r7, #16
 800eb32:	46bd      	mov	sp, r7
 800eb34:	bd80      	pop	{r7, pc}
	...

0800eb38 <lwip_netconn_err_to_msg>:
const u8_t netconn_closed = 0;

/** Translate an error to a unique void* passed via an mbox */
static void *
lwip_netconn_err_to_msg(err_t err)
{
 800eb38:	b580      	push	{r7, lr}
 800eb3a:	b082      	sub	sp, #8
 800eb3c:	af00      	add	r7, sp, #0
 800eb3e:	4603      	mov	r3, r0
 800eb40:	71fb      	strb	r3, [r7, #7]
  switch (err) {
 800eb42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb46:	f113 0f0d 	cmn.w	r3, #13
 800eb4a:	d009      	beq.n	800eb60 <lwip_netconn_err_to_msg+0x28>
 800eb4c:	f113 0f0d 	cmn.w	r3, #13
 800eb50:	dc0c      	bgt.n	800eb6c <lwip_netconn_err_to_msg+0x34>
 800eb52:	f113 0f0f 	cmn.w	r3, #15
 800eb56:	d007      	beq.n	800eb68 <lwip_netconn_err_to_msg+0x30>
 800eb58:	f113 0f0e 	cmn.w	r3, #14
 800eb5c:	d002      	beq.n	800eb64 <lwip_netconn_err_to_msg+0x2c>
 800eb5e:	e005      	b.n	800eb6c <lwip_netconn_err_to_msg+0x34>
    case ERR_ABRT:
      return LWIP_CONST_CAST(void *, &netconn_aborted);
 800eb60:	4b0a      	ldr	r3, [pc, #40]	; (800eb8c <lwip_netconn_err_to_msg+0x54>)
 800eb62:	e00e      	b.n	800eb82 <lwip_netconn_err_to_msg+0x4a>
    case ERR_RST:
      return LWIP_CONST_CAST(void *, &netconn_reset);
 800eb64:	4b0a      	ldr	r3, [pc, #40]	; (800eb90 <lwip_netconn_err_to_msg+0x58>)
 800eb66:	e00c      	b.n	800eb82 <lwip_netconn_err_to_msg+0x4a>
    case ERR_CLSD:
      return LWIP_CONST_CAST(void *, &netconn_closed);
 800eb68:	4b0a      	ldr	r3, [pc, #40]	; (800eb94 <lwip_netconn_err_to_msg+0x5c>)
 800eb6a:	e00a      	b.n	800eb82 <lwip_netconn_err_to_msg+0x4a>
    default:
      LWIP_ASSERT("unhandled error", err == ERR_OK);
 800eb6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800eb70:	2b00      	cmp	r3, #0
 800eb72:	d005      	beq.n	800eb80 <lwip_netconn_err_to_msg+0x48>
 800eb74:	4b08      	ldr	r3, [pc, #32]	; (800eb98 <lwip_netconn_err_to_msg+0x60>)
 800eb76:	227d      	movs	r2, #125	; 0x7d
 800eb78:	4908      	ldr	r1, [pc, #32]	; (800eb9c <lwip_netconn_err_to_msg+0x64>)
 800eb7a:	4809      	ldr	r0, [pc, #36]	; (800eba0 <lwip_netconn_err_to_msg+0x68>)
 800eb7c:	f00c ff54 	bl	801ba28 <iprintf>
      return NULL;
 800eb80:	2300      	movs	r3, #0
  }
}
 800eb82:	4618      	mov	r0, r3
 800eb84:	3708      	adds	r7, #8
 800eb86:	46bd      	mov	sp, r7
 800eb88:	bd80      	pop	{r7, pc}
 800eb8a:	bf00      	nop
 800eb8c:	08020184 	.word	0x08020184
 800eb90:	08020185 	.word	0x08020185
 800eb94:	08020186 	.word	0x08020186
 800eb98:	0801cfec 	.word	0x0801cfec
 800eb9c:	0801d020 	.word	0x0801d020
 800eba0:	0801d030 	.word	0x0801d030

0800eba4 <lwip_netconn_is_err_msg>:

int
lwip_netconn_is_err_msg(void *msg, err_t *err)
{
 800eba4:	b580      	push	{r7, lr}
 800eba6:	b082      	sub	sp, #8
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	6078      	str	r0, [r7, #4]
 800ebac:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("err != NULL", err != NULL);
 800ebae:	683b      	ldr	r3, [r7, #0]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d105      	bne.n	800ebc0 <lwip_netconn_is_err_msg+0x1c>
 800ebb4:	4b12      	ldr	r3, [pc, #72]	; (800ec00 <lwip_netconn_is_err_msg+0x5c>)
 800ebb6:	2285      	movs	r2, #133	; 0x85
 800ebb8:	4912      	ldr	r1, [pc, #72]	; (800ec04 <lwip_netconn_is_err_msg+0x60>)
 800ebba:	4813      	ldr	r0, [pc, #76]	; (800ec08 <lwip_netconn_is_err_msg+0x64>)
 800ebbc:	f00c ff34 	bl	801ba28 <iprintf>

  if (msg == &netconn_aborted) {
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	4a12      	ldr	r2, [pc, #72]	; (800ec0c <lwip_netconn_is_err_msg+0x68>)
 800ebc4:	4293      	cmp	r3, r2
 800ebc6:	d104      	bne.n	800ebd2 <lwip_netconn_is_err_msg+0x2e>
    *err = ERR_ABRT;
 800ebc8:	683b      	ldr	r3, [r7, #0]
 800ebca:	22f3      	movs	r2, #243	; 0xf3
 800ebcc:	701a      	strb	r2, [r3, #0]
    return 1;
 800ebce:	2301      	movs	r3, #1
 800ebd0:	e012      	b.n	800ebf8 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_reset) {
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	4a0e      	ldr	r2, [pc, #56]	; (800ec10 <lwip_netconn_is_err_msg+0x6c>)
 800ebd6:	4293      	cmp	r3, r2
 800ebd8:	d104      	bne.n	800ebe4 <lwip_netconn_is_err_msg+0x40>
    *err = ERR_RST;
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	22f2      	movs	r2, #242	; 0xf2
 800ebde:	701a      	strb	r2, [r3, #0]
    return 1;
 800ebe0:	2301      	movs	r3, #1
 800ebe2:	e009      	b.n	800ebf8 <lwip_netconn_is_err_msg+0x54>
  } else if (msg == &netconn_closed) {
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	4a0b      	ldr	r2, [pc, #44]	; (800ec14 <lwip_netconn_is_err_msg+0x70>)
 800ebe8:	4293      	cmp	r3, r2
 800ebea:	d104      	bne.n	800ebf6 <lwip_netconn_is_err_msg+0x52>
    *err = ERR_CLSD;
 800ebec:	683b      	ldr	r3, [r7, #0]
 800ebee:	22f1      	movs	r2, #241	; 0xf1
 800ebf0:	701a      	strb	r2, [r3, #0]
    return 1;
 800ebf2:	2301      	movs	r3, #1
 800ebf4:	e000      	b.n	800ebf8 <lwip_netconn_is_err_msg+0x54>
  }
  return 0;
 800ebf6:	2300      	movs	r3, #0
}
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	3708      	adds	r7, #8
 800ebfc:	46bd      	mov	sp, r7
 800ebfe:	bd80      	pop	{r7, pc}
 800ec00:	0801cfec 	.word	0x0801cfec
 800ec04:	0801d058 	.word	0x0801d058
 800ec08:	0801d030 	.word	0x0801d030
 800ec0c:	08020184 	.word	0x08020184
 800ec10:	08020185 	.word	0x08020185
 800ec14:	08020186 	.word	0x08020186

0800ec18 <recv_udp>:
 * @see udp.h (struct udp_pcb.recv) for parameters
 */
static void
recv_udp(void *arg, struct udp_pcb *pcb, struct pbuf *p,
         const ip_addr_t *addr, u16_t port)
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b088      	sub	sp, #32
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	60f8      	str	r0, [r7, #12]
 800ec20:	60b9      	str	r1, [r7, #8]
 800ec22:	607a      	str	r2, [r7, #4]
 800ec24:	603b      	str	r3, [r7, #0]
#if LWIP_SO_RCVBUF
  int recv_avail;
#endif /* LWIP_SO_RCVBUF */

  LWIP_UNUSED_ARG(pcb); /* only used for asserts... */
  LWIP_ASSERT("recv_udp must have a pcb argument", pcb != NULL);
 800ec26:	68bb      	ldr	r3, [r7, #8]
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	d105      	bne.n	800ec38 <recv_udp+0x20>
 800ec2c:	4b34      	ldr	r3, [pc, #208]	; (800ed00 <recv_udp+0xe8>)
 800ec2e:	22e5      	movs	r2, #229	; 0xe5
 800ec30:	4934      	ldr	r1, [pc, #208]	; (800ed04 <recv_udp+0xec>)
 800ec32:	4835      	ldr	r0, [pc, #212]	; (800ed08 <recv_udp+0xf0>)
 800ec34:	f00c fef8 	bl	801ba28 <iprintf>
  LWIP_ASSERT("recv_udp must have an argument", arg != NULL);
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d105      	bne.n	800ec4a <recv_udp+0x32>
 800ec3e:	4b30      	ldr	r3, [pc, #192]	; (800ed00 <recv_udp+0xe8>)
 800ec40:	22e6      	movs	r2, #230	; 0xe6
 800ec42:	4932      	ldr	r1, [pc, #200]	; (800ed0c <recv_udp+0xf4>)
 800ec44:	4830      	ldr	r0, [pc, #192]	; (800ed08 <recv_udp+0xf0>)
 800ec46:	f00c feef 	bl	801ba28 <iprintf>
  conn = (struct netconn *)arg;
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	61fb      	str	r3, [r7, #28]

  if (conn == NULL) {
 800ec4e:	69fb      	ldr	r3, [r7, #28]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d103      	bne.n	800ec5c <recv_udp+0x44>
    pbuf_free(p);
 800ec54:	6878      	ldr	r0, [r7, #4]
 800ec56:	f002 ff75 	bl	8011b44 <pbuf_free>
    return;
 800ec5a:	e04d      	b.n	800ecf8 <recv_udp+0xe0>
  }

  LWIP_ASSERT("recv_udp: recv for wrong pcb!", conn->pcb.udp == pcb);
 800ec5c:	69fb      	ldr	r3, [r7, #28]
 800ec5e:	685b      	ldr	r3, [r3, #4]
 800ec60:	68ba      	ldr	r2, [r7, #8]
 800ec62:	429a      	cmp	r2, r3
 800ec64:	d005      	beq.n	800ec72 <recv_udp+0x5a>
 800ec66:	4b26      	ldr	r3, [pc, #152]	; (800ed00 <recv_udp+0xe8>)
 800ec68:	22ee      	movs	r2, #238	; 0xee
 800ec6a:	4929      	ldr	r1, [pc, #164]	; (800ed10 <recv_udp+0xf8>)
 800ec6c:	4826      	ldr	r0, [pc, #152]	; (800ed08 <recv_udp+0xf0>)
 800ec6e:	f00c fedb 	bl	801ba28 <iprintf>
#if LWIP_SO_RCVBUF
  SYS_ARCH_GET(conn->recv_avail, recv_avail);
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox) ||
      ((recv_avail + (int)(p->tot_len)) > conn->recv_bufsize)) {
#else  /* LWIP_SO_RCVBUF */
  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800ec72:	69fb      	ldr	r3, [r7, #28]
 800ec74:	3310      	adds	r3, #16
 800ec76:	4618      	mov	r0, r3
 800ec78:	f00c fb93 	bl	801b3a2 <sys_mbox_valid>
 800ec7c:	4603      	mov	r3, r0
 800ec7e:	2b00      	cmp	r3, #0
 800ec80:	d103      	bne.n	800ec8a <recv_udp+0x72>
#endif /* LWIP_SO_RCVBUF */
    pbuf_free(p);
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	f002 ff5e 	bl	8011b44 <pbuf_free>
    return;
 800ec88:	e036      	b.n	800ecf8 <recv_udp+0xe0>
  }

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800ec8a:	2006      	movs	r0, #6
 800ec8c:	f002 f8c8 	bl	8010e20 <memp_malloc>
 800ec90:	61b8      	str	r0, [r7, #24]
  if (buf == NULL) {
 800ec92:	69bb      	ldr	r3, [r7, #24]
 800ec94:	2b00      	cmp	r3, #0
 800ec96:	d103      	bne.n	800eca0 <recv_udp+0x88>
    pbuf_free(p);
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	f002 ff53 	bl	8011b44 <pbuf_free>
    return;
 800ec9e:	e02b      	b.n	800ecf8 <recv_udp+0xe0>
  } else {
    buf->p = p;
 800eca0:	69bb      	ldr	r3, [r7, #24]
 800eca2:	687a      	ldr	r2, [r7, #4]
 800eca4:	601a      	str	r2, [r3, #0]
    buf->ptr = p;
 800eca6:	69bb      	ldr	r3, [r7, #24]
 800eca8:	687a      	ldr	r2, [r7, #4]
 800ecaa:	605a      	str	r2, [r3, #4]
    ip_addr_set(&buf->addr, addr);
 800ecac:	683b      	ldr	r3, [r7, #0]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	d002      	beq.n	800ecb8 <recv_udp+0xa0>
 800ecb2:	683b      	ldr	r3, [r7, #0]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	e000      	b.n	800ecba <recv_udp+0xa2>
 800ecb8:	2300      	movs	r3, #0
 800ecba:	69ba      	ldr	r2, [r7, #24]
 800ecbc:	6093      	str	r3, [r2, #8]
    buf->port = port;
 800ecbe:	69bb      	ldr	r3, [r7, #24]
 800ecc0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800ecc2:	819a      	strh	r2, [r3, #12]
      buf->toport_chksum = udphdr->dest;
    }
#endif /* LWIP_NETBUF_RECVINFO */
  }

  len = p->tot_len;
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	891b      	ldrh	r3, [r3, #8]
 800ecc8:	82fb      	strh	r3, [r7, #22]
  if (sys_mbox_trypost(&conn->recvmbox, buf) != ERR_OK) {
 800ecca:	69fb      	ldr	r3, [r7, #28]
 800eccc:	3310      	adds	r3, #16
 800ecce:	69b9      	ldr	r1, [r7, #24]
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	f00c faf1 	bl	801b2b8 <sys_mbox_trypost>
 800ecd6:	4603      	mov	r3, r0
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d003      	beq.n	800ece4 <recv_udp+0xcc>
    netbuf_delete(buf);
 800ecdc:	69b8      	ldr	r0, [r7, #24]
 800ecde:	f001 f97d 	bl	800ffdc <netbuf_delete>
    return;
 800ece2:	e009      	b.n	800ecf8 <recv_udp+0xe0>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800ece4:	69fb      	ldr	r3, [r7, #28]
 800ece6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d005      	beq.n	800ecf8 <recv_udp+0xe0>
 800ecec:	69fb      	ldr	r3, [r7, #28]
 800ecee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ecf0:	8afa      	ldrh	r2, [r7, #22]
 800ecf2:	2100      	movs	r1, #0
 800ecf4:	69f8      	ldr	r0, [r7, #28]
 800ecf6:	4798      	blx	r3
  }
}
 800ecf8:	3720      	adds	r7, #32
 800ecfa:	46bd      	mov	sp, r7
 800ecfc:	bd80      	pop	{r7, pc}
 800ecfe:	bf00      	nop
 800ed00:	0801cfec 	.word	0x0801cfec
 800ed04:	0801d064 	.word	0x0801d064
 800ed08:	0801d030 	.word	0x0801d030
 800ed0c:	0801d088 	.word	0x0801d088
 800ed10:	0801d0a8 	.word	0x0801d0a8

0800ed14 <recv_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.recv) for parameters and return value
 */
static err_t
recv_tcp(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800ed14:	b580      	push	{r7, lr}
 800ed16:	b088      	sub	sp, #32
 800ed18:	af00      	add	r7, sp, #0
 800ed1a:	60f8      	str	r0, [r7, #12]
 800ed1c:	60b9      	str	r1, [r7, #8]
 800ed1e:	607a      	str	r2, [r7, #4]
 800ed20:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  u16_t len;
  void *msg;

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("recv_tcp must have a pcb argument", pcb != NULL);
 800ed22:	68bb      	ldr	r3, [r7, #8]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d106      	bne.n	800ed36 <recv_tcp+0x22>
 800ed28:	4b36      	ldr	r3, [pc, #216]	; (800ee04 <recv_tcp+0xf0>)
 800ed2a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800ed2e:	4936      	ldr	r1, [pc, #216]	; (800ee08 <recv_tcp+0xf4>)
 800ed30:	4836      	ldr	r0, [pc, #216]	; (800ee0c <recv_tcp+0xf8>)
 800ed32:	f00c fe79 	bl	801ba28 <iprintf>
  LWIP_ASSERT("recv_tcp must have an argument", arg != NULL);
 800ed36:	68fb      	ldr	r3, [r7, #12]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d106      	bne.n	800ed4a <recv_tcp+0x36>
 800ed3c:	4b31      	ldr	r3, [pc, #196]	; (800ee04 <recv_tcp+0xf0>)
 800ed3e:	f240 122d 	movw	r2, #301	; 0x12d
 800ed42:	4933      	ldr	r1, [pc, #204]	; (800ee10 <recv_tcp+0xfc>)
 800ed44:	4831      	ldr	r0, [pc, #196]	; (800ee0c <recv_tcp+0xf8>)
 800ed46:	f00c fe6f 	bl	801ba28 <iprintf>
  LWIP_ASSERT("err != ERR_OK unhandled", err == ERR_OK);
 800ed4a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ed4e:	2b00      	cmp	r3, #0
 800ed50:	d006      	beq.n	800ed60 <recv_tcp+0x4c>
 800ed52:	4b2c      	ldr	r3, [pc, #176]	; (800ee04 <recv_tcp+0xf0>)
 800ed54:	f44f 7297 	mov.w	r2, #302	; 0x12e
 800ed58:	492e      	ldr	r1, [pc, #184]	; (800ee14 <recv_tcp+0x100>)
 800ed5a:	482c      	ldr	r0, [pc, #176]	; (800ee0c <recv_tcp+0xf8>)
 800ed5c:	f00c fe64 	bl	801ba28 <iprintf>
  LWIP_UNUSED_ARG(err); /* for LWIP_NOASSERT */
  conn = (struct netconn *)arg;
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	617b      	str	r3, [r7, #20]

  if (conn == NULL) {
 800ed64:	697b      	ldr	r3, [r7, #20]
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d102      	bne.n	800ed70 <recv_tcp+0x5c>
    return ERR_VAL;
 800ed6a:	f06f 0305 	mvn.w	r3, #5
 800ed6e:	e045      	b.n	800edfc <recv_tcp+0xe8>
  }
  LWIP_ASSERT("recv_tcp: recv for wrong pcb!", conn->pcb.tcp == pcb);
 800ed70:	697b      	ldr	r3, [r7, #20]
 800ed72:	685b      	ldr	r3, [r3, #4]
 800ed74:	68ba      	ldr	r2, [r7, #8]
 800ed76:	429a      	cmp	r2, r3
 800ed78:	d006      	beq.n	800ed88 <recv_tcp+0x74>
 800ed7a:	4b22      	ldr	r3, [pc, #136]	; (800ee04 <recv_tcp+0xf0>)
 800ed7c:	f240 1235 	movw	r2, #309	; 0x135
 800ed80:	4925      	ldr	r1, [pc, #148]	; (800ee18 <recv_tcp+0x104>)
 800ed82:	4822      	ldr	r0, [pc, #136]	; (800ee0c <recv_tcp+0xf8>)
 800ed84:	f00c fe50 	bl	801ba28 <iprintf>

  if (!NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800ed88:	697b      	ldr	r3, [r7, #20]
 800ed8a:	3310      	adds	r3, #16
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	f00c fb08 	bl	801b3a2 <sys_mbox_valid>
 800ed92:	4603      	mov	r3, r0
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	d10d      	bne.n	800edb4 <recv_tcp+0xa0>
    /* recvmbox already deleted */
    if (p != NULL) {
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d008      	beq.n	800edb0 <recv_tcp+0x9c>
      tcp_recved(pcb, p->tot_len);
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	891b      	ldrh	r3, [r3, #8]
 800eda2:	4619      	mov	r1, r3
 800eda4:	68b8      	ldr	r0, [r7, #8]
 800eda6:	f003 fdcb 	bl	8012940 <tcp_recved>
      pbuf_free(p);
 800edaa:	6878      	ldr	r0, [r7, #4]
 800edac:	f002 feca 	bl	8011b44 <pbuf_free>
    }
    return ERR_OK;
 800edb0:	2300      	movs	r3, #0
 800edb2:	e023      	b.n	800edfc <recv_tcp+0xe8>
  }
  /* Unlike for UDP or RAW pcbs, don't check for available space
     using recv_avail since that could break the connection
     (data is already ACKed) */

  if (p != NULL) {
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d005      	beq.n	800edc6 <recv_tcp+0xb2>
    msg = p;
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	61bb      	str	r3, [r7, #24]
    len = p->tot_len;
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	891b      	ldrh	r3, [r3, #8]
 800edc2:	83fb      	strh	r3, [r7, #30]
 800edc4:	e003      	b.n	800edce <recv_tcp+0xba>
  } else {
    msg = LWIP_CONST_CAST(void *, &netconn_closed);
 800edc6:	4b15      	ldr	r3, [pc, #84]	; (800ee1c <recv_tcp+0x108>)
 800edc8:	61bb      	str	r3, [r7, #24]
    len = 0;
 800edca:	2300      	movs	r3, #0
 800edcc:	83fb      	strh	r3, [r7, #30]
  }

  if (sys_mbox_trypost(&conn->recvmbox, msg) != ERR_OK) {
 800edce:	697b      	ldr	r3, [r7, #20]
 800edd0:	3310      	adds	r3, #16
 800edd2:	69b9      	ldr	r1, [r7, #24]
 800edd4:	4618      	mov	r0, r3
 800edd6:	f00c fa6f 	bl	801b2b8 <sys_mbox_trypost>
 800edda:	4603      	mov	r3, r0
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d002      	beq.n	800ede6 <recv_tcp+0xd2>
    /* don't deallocate p: it is presented to us later again from tcp_fasttmr! */
    return ERR_MEM;
 800ede0:	f04f 33ff 	mov.w	r3, #4294967295
 800ede4:	e00a      	b.n	800edfc <recv_tcp+0xe8>
  } else {
#if LWIP_SO_RCVBUF
    SYS_ARCH_INC(conn->recv_avail, len);
#endif /* LWIP_SO_RCVBUF */
    /* Register event with callback */
    API_EVENT(conn, NETCONN_EVT_RCVPLUS, len);
 800ede6:	697b      	ldr	r3, [r7, #20]
 800ede8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800edea:	2b00      	cmp	r3, #0
 800edec:	d005      	beq.n	800edfa <recv_tcp+0xe6>
 800edee:	697b      	ldr	r3, [r7, #20]
 800edf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800edf2:	8bfa      	ldrh	r2, [r7, #30]
 800edf4:	2100      	movs	r1, #0
 800edf6:	6978      	ldr	r0, [r7, #20]
 800edf8:	4798      	blx	r3
  }

  return ERR_OK;
 800edfa:	2300      	movs	r3, #0
}
 800edfc:	4618      	mov	r0, r3
 800edfe:	3720      	adds	r7, #32
 800ee00:	46bd      	mov	sp, r7
 800ee02:	bd80      	pop	{r7, pc}
 800ee04:	0801cfec 	.word	0x0801cfec
 800ee08:	0801d0c8 	.word	0x0801d0c8
 800ee0c:	0801d030 	.word	0x0801d030
 800ee10:	0801d0ec 	.word	0x0801d0ec
 800ee14:	0801d10c 	.word	0x0801d10c
 800ee18:	0801d124 	.word	0x0801d124
 800ee1c:	08020186 	.word	0x08020186

0800ee20 <poll_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.poll) for parameters and return value
 */
static err_t
poll_tcp(void *arg, struct tcp_pcb *pcb)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b084      	sub	sp, #16
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	6078      	str	r0, [r7, #4]
 800ee28:	6039      	str	r1, [r7, #0]
  struct netconn *conn = (struct netconn *)arg;
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	60fb      	str	r3, [r7, #12]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d106      	bne.n	800ee42 <poll_tcp+0x22>
 800ee34:	4b29      	ldr	r3, [pc, #164]	; (800eedc <poll_tcp+0xbc>)
 800ee36:	f44f 72b5 	mov.w	r2, #362	; 0x16a
 800ee3a:	4929      	ldr	r1, [pc, #164]	; (800eee0 <poll_tcp+0xc0>)
 800ee3c:	4829      	ldr	r0, [pc, #164]	; (800eee4 <poll_tcp+0xc4>)
 800ee3e:	f00c fdf3 	bl	801ba28 <iprintf>

  if (conn->state == NETCONN_WRITE) {
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	785b      	ldrb	r3, [r3, #1]
 800ee46:	2b01      	cmp	r3, #1
 800ee48:	d104      	bne.n	800ee54 <poll_tcp+0x34>
    lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800ee4a:	2101      	movs	r1, #1
 800ee4c:	68f8      	ldr	r0, [r7, #12]
 800ee4e:	f000 fe59 	bl	800fb04 <lwip_netconn_do_writemore>
 800ee52:	e016      	b.n	800ee82 <poll_tcp+0x62>
  } else if (conn->state == NETCONN_CLOSE) {
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	785b      	ldrb	r3, [r3, #1]
 800ee58:	2b04      	cmp	r3, #4
 800ee5a:	d112      	bne.n	800ee82 <poll_tcp+0x62>
#if !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER
    if (conn->current_msg && conn->current_msg->msg.sd.polls_left) {
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	6a1b      	ldr	r3, [r3, #32]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d00a      	beq.n	800ee7a <poll_tcp+0x5a>
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	6a1b      	ldr	r3, [r3, #32]
 800ee68:	7a5b      	ldrb	r3, [r3, #9]
 800ee6a:	2b00      	cmp	r3, #0
 800ee6c:	d005      	beq.n	800ee7a <poll_tcp+0x5a>
      conn->current_msg->msg.sd.polls_left--;
 800ee6e:	68fb      	ldr	r3, [r7, #12]
 800ee70:	6a1b      	ldr	r3, [r3, #32]
 800ee72:	7a5a      	ldrb	r2, [r3, #9]
 800ee74:	3a01      	subs	r2, #1
 800ee76:	b2d2      	uxtb	r2, r2
 800ee78:	725a      	strb	r2, [r3, #9]
    }
#endif /* !LWIP_SO_SNDTIMEO && !LWIP_SO_LINGER */
    lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800ee7a:	2101      	movs	r1, #1
 800ee7c:	68f8      	ldr	r0, [r7, #12]
 800ee7e:	f000 fb3b 	bl	800f4f8 <lwip_netconn_do_close_internal>
  }
  /* @todo: implement connect timeout here? */

  /* Did a nonblocking write fail before? Then check available write-space. */
  if (conn->flags & NETCONN_FLAG_CHECK_WRITESPACE) {
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	7f1b      	ldrb	r3, [r3, #28]
 800ee86:	f003 0310 	and.w	r3, r3, #16
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d021      	beq.n	800eed2 <poll_tcp+0xb2>
    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	685b      	ldr	r3, [r3, #4]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d01d      	beq.n	800eed2 <poll_tcp+0xb2>
 800ee96:	68fb      	ldr	r3, [r7, #12]
 800ee98:	685b      	ldr	r3, [r3, #4]
 800ee9a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800ee9e:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800eea2:	d316      	bcc.n	800eed2 <poll_tcp+0xb2>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	685b      	ldr	r3, [r3, #4]
 800eea8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800eeac:	2b04      	cmp	r3, #4
 800eeae:	d810      	bhi.n	800eed2 <poll_tcp+0xb2>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	7f1b      	ldrb	r3, [r3, #28]
 800eeb4:	f023 0310 	bic.w	r3, r3, #16
 800eeb8:	b2da      	uxtb	r2, r3
 800eeba:	68fb      	ldr	r3, [r7, #12]
 800eebc:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eec2:	2b00      	cmp	r3, #0
 800eec4:	d005      	beq.n	800eed2 <poll_tcp+0xb2>
 800eec6:	68fb      	ldr	r3, [r7, #12]
 800eec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eeca:	2200      	movs	r2, #0
 800eecc:	2102      	movs	r1, #2
 800eece:	68f8      	ldr	r0, [r7, #12]
 800eed0:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800eed2:	2300      	movs	r3, #0
}
 800eed4:	4618      	mov	r0, r3
 800eed6:	3710      	adds	r7, #16
 800eed8:	46bd      	mov	sp, r7
 800eeda:	bd80      	pop	{r7, pc}
 800eedc:	0801cfec 	.word	0x0801cfec
 800eee0:	0801d144 	.word	0x0801d144
 800eee4:	0801d030 	.word	0x0801d030

0800eee8 <sent_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.sent) for parameters and return value
 */
static err_t
sent_tcp(void *arg, struct tcp_pcb *pcb, u16_t len)
{
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b086      	sub	sp, #24
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	60f8      	str	r0, [r7, #12]
 800eef0:	60b9      	str	r1, [r7, #8]
 800eef2:	4613      	mov	r3, r2
 800eef4:	80fb      	strh	r3, [r7, #6]
  struct netconn *conn = (struct netconn *)arg;
 800eef6:	68fb      	ldr	r3, [r7, #12]
 800eef8:	617b      	str	r3, [r7, #20]

  LWIP_UNUSED_ARG(pcb);
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800eefa:	697b      	ldr	r3, [r7, #20]
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d106      	bne.n	800ef0e <sent_tcp+0x26>
 800ef00:	4b20      	ldr	r3, [pc, #128]	; (800ef84 <sent_tcp+0x9c>)
 800ef02:	f240 1293 	movw	r2, #403	; 0x193
 800ef06:	4920      	ldr	r1, [pc, #128]	; (800ef88 <sent_tcp+0xa0>)
 800ef08:	4820      	ldr	r0, [pc, #128]	; (800ef8c <sent_tcp+0xa4>)
 800ef0a:	f00c fd8d 	bl	801ba28 <iprintf>

  if (conn) {
 800ef0e:	697b      	ldr	r3, [r7, #20]
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d032      	beq.n	800ef7a <sent_tcp+0x92>
    if (conn->state == NETCONN_WRITE) {
 800ef14:	697b      	ldr	r3, [r7, #20]
 800ef16:	785b      	ldrb	r3, [r3, #1]
 800ef18:	2b01      	cmp	r3, #1
 800ef1a:	d104      	bne.n	800ef26 <sent_tcp+0x3e>
      lwip_netconn_do_writemore(conn  WRITE_DELAYED);
 800ef1c:	2101      	movs	r1, #1
 800ef1e:	6978      	ldr	r0, [r7, #20]
 800ef20:	f000 fdf0 	bl	800fb04 <lwip_netconn_do_writemore>
 800ef24:	e007      	b.n	800ef36 <sent_tcp+0x4e>
    } else if (conn->state == NETCONN_CLOSE) {
 800ef26:	697b      	ldr	r3, [r7, #20]
 800ef28:	785b      	ldrb	r3, [r3, #1]
 800ef2a:	2b04      	cmp	r3, #4
 800ef2c:	d103      	bne.n	800ef36 <sent_tcp+0x4e>
      lwip_netconn_do_close_internal(conn  WRITE_DELAYED);
 800ef2e:	2101      	movs	r1, #1
 800ef30:	6978      	ldr	r0, [r7, #20]
 800ef32:	f000 fae1 	bl	800f4f8 <lwip_netconn_do_close_internal>
    }

    /* If the queued byte- or pbuf-count drops below the configured low-water limit,
       let select mark this pcb as writable again. */
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800ef36:	697b      	ldr	r3, [r7, #20]
 800ef38:	685b      	ldr	r3, [r3, #4]
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d01d      	beq.n	800ef7a <sent_tcp+0x92>
 800ef3e:	697b      	ldr	r3, [r7, #20]
 800ef40:	685b      	ldr	r3, [r3, #4]
 800ef42:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800ef46:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800ef4a:	d316      	bcc.n	800ef7a <sent_tcp+0x92>
        (tcp_sndqueuelen(conn->pcb.tcp) < TCP_SNDQUEUELOWAT)) {
 800ef4c:	697b      	ldr	r3, [r7, #20]
 800ef4e:	685b      	ldr	r3, [r3, #4]
 800ef50:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    if ((conn->pcb.tcp != NULL) && (tcp_sndbuf(conn->pcb.tcp) > TCP_SNDLOWAT) &&
 800ef54:	2b04      	cmp	r3, #4
 800ef56:	d810      	bhi.n	800ef7a <sent_tcp+0x92>
      netconn_clear_flags(conn, NETCONN_FLAG_CHECK_WRITESPACE);
 800ef58:	697b      	ldr	r3, [r7, #20]
 800ef5a:	7f1b      	ldrb	r3, [r3, #28]
 800ef5c:	f023 0310 	bic.w	r3, r3, #16
 800ef60:	b2da      	uxtb	r2, r3
 800ef62:	697b      	ldr	r3, [r7, #20]
 800ef64:	771a      	strb	r2, [r3, #28]
      API_EVENT(conn, NETCONN_EVT_SENDPLUS, len);
 800ef66:	697b      	ldr	r3, [r7, #20]
 800ef68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d005      	beq.n	800ef7a <sent_tcp+0x92>
 800ef6e:	697b      	ldr	r3, [r7, #20]
 800ef70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ef72:	88fa      	ldrh	r2, [r7, #6]
 800ef74:	2102      	movs	r1, #2
 800ef76:	6978      	ldr	r0, [r7, #20]
 800ef78:	4798      	blx	r3
    }
  }

  return ERR_OK;
 800ef7a:	2300      	movs	r3, #0
}
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	3718      	adds	r7, #24
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}
 800ef84:	0801cfec 	.word	0x0801cfec
 800ef88:	0801d144 	.word	0x0801d144
 800ef8c:	0801d030 	.word	0x0801d030

0800ef90 <err_tcp>:
 *
 * @see tcp.h (struct tcp_pcb.err) for parameters
 */
static void
err_tcp(void *arg, err_t err)
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b088      	sub	sp, #32
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
 800ef98:	460b      	mov	r3, r1
 800ef9a:	70fb      	strb	r3, [r7, #3]
  struct netconn *conn;
  enum netconn_state old_state;
  void *mbox_msg;
  SYS_ARCH_DECL_PROTECT(lev);

  conn = (struct netconn *)arg;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	61fb      	str	r3, [r7, #28]
  LWIP_ASSERT("conn != NULL", (conn != NULL));
 800efa0:	69fb      	ldr	r3, [r7, #28]
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d106      	bne.n	800efb4 <err_tcp+0x24>
 800efa6:	4b5f      	ldr	r3, [pc, #380]	; (800f124 <err_tcp+0x194>)
 800efa8:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 800efac:	495e      	ldr	r1, [pc, #376]	; (800f128 <err_tcp+0x198>)
 800efae:	485f      	ldr	r0, [pc, #380]	; (800f12c <err_tcp+0x19c>)
 800efb0:	f00c fd3a 	bl	801ba28 <iprintf>

  SYS_ARCH_PROTECT(lev);
 800efb4:	f00c fb10 	bl	801b5d8 <sys_arch_protect>
 800efb8:	61b8      	str	r0, [r7, #24]

  /* when err is called, the pcb is deallocated, so delete the reference */
  conn->pcb.tcp = NULL;
 800efba:	69fb      	ldr	r3, [r7, #28]
 800efbc:	2200      	movs	r2, #0
 800efbe:	605a      	str	r2, [r3, #4]
  /* store pending error */
  conn->pending_err = err;
 800efc0:	69fb      	ldr	r3, [r7, #28]
 800efc2:	78fa      	ldrb	r2, [r7, #3]
 800efc4:	721a      	strb	r2, [r3, #8]
  /* prevent application threads from blocking on 'recvmbox'/'acceptmbox' */
  conn->flags |= NETCONN_FLAG_MBOXCLOSED;
 800efc6:	69fb      	ldr	r3, [r7, #28]
 800efc8:	7f1b      	ldrb	r3, [r3, #28]
 800efca:	f043 0301 	orr.w	r3, r3, #1
 800efce:	b2da      	uxtb	r2, r3
 800efd0:	69fb      	ldr	r3, [r7, #28]
 800efd2:	771a      	strb	r2, [r3, #28]

  /* reset conn->state now before waking up other threads */
  old_state = conn->state;
 800efd4:	69fb      	ldr	r3, [r7, #28]
 800efd6:	785b      	ldrb	r3, [r3, #1]
 800efd8:	75fb      	strb	r3, [r7, #23]
  conn->state = NETCONN_NONE;
 800efda:	69fb      	ldr	r3, [r7, #28]
 800efdc:	2200      	movs	r2, #0
 800efde:	705a      	strb	r2, [r3, #1]

  SYS_ARCH_UNPROTECT(lev);
 800efe0:	69b8      	ldr	r0, [r7, #24]
 800efe2:	f00c fb07 	bl	801b5f4 <sys_arch_unprotect>

  /* Notify the user layer about a connection error. Used to signal select. */
  API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800efe6:	69fb      	ldr	r3, [r7, #28]
 800efe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800efea:	2b00      	cmp	r3, #0
 800efec:	d005      	beq.n	800effa <err_tcp+0x6a>
 800efee:	69fb      	ldr	r3, [r7, #28]
 800eff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eff2:	2200      	movs	r2, #0
 800eff4:	2104      	movs	r1, #4
 800eff6:	69f8      	ldr	r0, [r7, #28]
 800eff8:	4798      	blx	r3
  /* Try to release selects pending on 'read' or 'write', too.
     They will get an error if they actually try to read or write. */
  API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800effa:	69fb      	ldr	r3, [r7, #28]
 800effc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800effe:	2b00      	cmp	r3, #0
 800f000:	d005      	beq.n	800f00e <err_tcp+0x7e>
 800f002:	69fb      	ldr	r3, [r7, #28]
 800f004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f006:	2200      	movs	r2, #0
 800f008:	2100      	movs	r1, #0
 800f00a:	69f8      	ldr	r0, [r7, #28]
 800f00c:	4798      	blx	r3
  API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f00e:	69fb      	ldr	r3, [r7, #28]
 800f010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f012:	2b00      	cmp	r3, #0
 800f014:	d005      	beq.n	800f022 <err_tcp+0x92>
 800f016:	69fb      	ldr	r3, [r7, #28]
 800f018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f01a:	2200      	movs	r2, #0
 800f01c:	2102      	movs	r1, #2
 800f01e:	69f8      	ldr	r0, [r7, #28]
 800f020:	4798      	blx	r3

  mbox_msg = lwip_netconn_err_to_msg(err);
 800f022:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f026:	4618      	mov	r0, r3
 800f028:	f7ff fd86 	bl	800eb38 <lwip_netconn_err_to_msg>
 800f02c:	6138      	str	r0, [r7, #16]
  /* pass error message to recvmbox to wake up pending recv */
  if (NETCONN_MBOX_VALID(conn, &conn->recvmbox)) {
 800f02e:	69fb      	ldr	r3, [r7, #28]
 800f030:	3310      	adds	r3, #16
 800f032:	4618      	mov	r0, r3
 800f034:	f00c f9b5 	bl	801b3a2 <sys_mbox_valid>
 800f038:	4603      	mov	r3, r0
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d005      	beq.n	800f04a <err_tcp+0xba>
    /* use trypost to prevent deadlock */
    sys_mbox_trypost(&conn->recvmbox, mbox_msg);
 800f03e:	69fb      	ldr	r3, [r7, #28]
 800f040:	3310      	adds	r3, #16
 800f042:	6939      	ldr	r1, [r7, #16]
 800f044:	4618      	mov	r0, r3
 800f046:	f00c f937 	bl	801b2b8 <sys_mbox_trypost>
  }
  /* pass error message to acceptmbox to wake up pending accept */
  if (NETCONN_MBOX_VALID(conn, &conn->acceptmbox)) {
 800f04a:	69fb      	ldr	r3, [r7, #28]
 800f04c:	3314      	adds	r3, #20
 800f04e:	4618      	mov	r0, r3
 800f050:	f00c f9a7 	bl	801b3a2 <sys_mbox_valid>
 800f054:	4603      	mov	r3, r0
 800f056:	2b00      	cmp	r3, #0
 800f058:	d005      	beq.n	800f066 <err_tcp+0xd6>
    /* use trypost to preven deadlock */
    sys_mbox_trypost(&conn->acceptmbox, mbox_msg);
 800f05a:	69fb      	ldr	r3, [r7, #28]
 800f05c:	3314      	adds	r3, #20
 800f05e:	6939      	ldr	r1, [r7, #16]
 800f060:	4618      	mov	r0, r3
 800f062:	f00c f929 	bl	801b2b8 <sys_mbox_trypost>
  }

  if ((old_state == NETCONN_WRITE) || (old_state == NETCONN_CLOSE) ||
 800f066:	7dfb      	ldrb	r3, [r7, #23]
 800f068:	2b01      	cmp	r3, #1
 800f06a:	d005      	beq.n	800f078 <err_tcp+0xe8>
 800f06c:	7dfb      	ldrb	r3, [r7, #23]
 800f06e:	2b04      	cmp	r3, #4
 800f070:	d002      	beq.n	800f078 <err_tcp+0xe8>
 800f072:	7dfb      	ldrb	r3, [r7, #23]
 800f074:	2b03      	cmp	r3, #3
 800f076:	d143      	bne.n	800f100 <err_tcp+0x170>
      (old_state == NETCONN_CONNECT)) {
    /* calling lwip_netconn_do_writemore/lwip_netconn_do_close_internal is not necessary
       since the pcb has already been deleted! */
    int was_nonblocking_connect = IN_NONBLOCKING_CONNECT(conn);
 800f078:	69fb      	ldr	r3, [r7, #28]
 800f07a:	7f1b      	ldrb	r3, [r3, #28]
 800f07c:	f003 0304 	and.w	r3, r3, #4
 800f080:	2b00      	cmp	r3, #0
 800f082:	bf14      	ite	ne
 800f084:	2301      	movne	r3, #1
 800f086:	2300      	moveq	r3, #0
 800f088:	b2db      	uxtb	r3, r3
 800f08a:	60fb      	str	r3, [r7, #12]
    SET_NONBLOCKING_CONNECT(conn, 0);
 800f08c:	69fb      	ldr	r3, [r7, #28]
 800f08e:	7f1b      	ldrb	r3, [r3, #28]
 800f090:	f023 0304 	bic.w	r3, r3, #4
 800f094:	b2da      	uxtb	r2, r3
 800f096:	69fb      	ldr	r3, [r7, #28]
 800f098:	771a      	strb	r2, [r3, #28]

    if (!was_nonblocking_connect) {
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d13b      	bne.n	800f118 <err_tcp+0x188>
      sys_sem_t *op_completed_sem;
      /* set error return code */
      LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f0a0:	69fb      	ldr	r3, [r7, #28]
 800f0a2:	6a1b      	ldr	r3, [r3, #32]
 800f0a4:	2b00      	cmp	r3, #0
 800f0a6:	d106      	bne.n	800f0b6 <err_tcp+0x126>
 800f0a8:	4b1e      	ldr	r3, [pc, #120]	; (800f124 <err_tcp+0x194>)
 800f0aa:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 800f0ae:	4920      	ldr	r1, [pc, #128]	; (800f130 <err_tcp+0x1a0>)
 800f0b0:	481e      	ldr	r0, [pc, #120]	; (800f12c <err_tcp+0x19c>)
 800f0b2:	f00c fcb9 	bl	801ba28 <iprintf>
      if (old_state == NETCONN_CLOSE) {
 800f0b6:	7dfb      	ldrb	r3, [r7, #23]
 800f0b8:	2b04      	cmp	r3, #4
 800f0ba:	d104      	bne.n	800f0c6 <err_tcp+0x136>
        /* let close succeed: the connection is closed after all... */
        conn->current_msg->err = ERR_OK;
 800f0bc:	69fb      	ldr	r3, [r7, #28]
 800f0be:	6a1b      	ldr	r3, [r3, #32]
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	711a      	strb	r2, [r3, #4]
 800f0c4:	e003      	b.n	800f0ce <err_tcp+0x13e>
      } else {
        /* Write and connect fail */
        conn->current_msg->err = err;
 800f0c6:	69fb      	ldr	r3, [r7, #28]
 800f0c8:	6a1b      	ldr	r3, [r3, #32]
 800f0ca:	78fa      	ldrb	r2, [r7, #3]
 800f0cc:	711a      	strb	r2, [r3, #4]
      }
      op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f0ce:	69fb      	ldr	r3, [r7, #28]
 800f0d0:	6a1b      	ldr	r3, [r3, #32]
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	330c      	adds	r3, #12
 800f0d6:	60bb      	str	r3, [r7, #8]
      LWIP_ASSERT("inavlid op_completed_sem", sys_sem_valid(op_completed_sem));
 800f0d8:	68b8      	ldr	r0, [r7, #8]
 800f0da:	f00c f9f3 	bl	801b4c4 <sys_sem_valid>
 800f0de:	4603      	mov	r3, r0
 800f0e0:	2b00      	cmp	r3, #0
 800f0e2:	d106      	bne.n	800f0f2 <err_tcp+0x162>
 800f0e4:	4b0f      	ldr	r3, [pc, #60]	; (800f124 <err_tcp+0x194>)
 800f0e6:	f240 12ef 	movw	r2, #495	; 0x1ef
 800f0ea:	4912      	ldr	r1, [pc, #72]	; (800f134 <err_tcp+0x1a4>)
 800f0ec:	480f      	ldr	r0, [pc, #60]	; (800f12c <err_tcp+0x19c>)
 800f0ee:	f00c fc9b 	bl	801ba28 <iprintf>
      conn->current_msg = NULL;
 800f0f2:	69fb      	ldr	r3, [r7, #28]
 800f0f4:	2200      	movs	r2, #0
 800f0f6:	621a      	str	r2, [r3, #32]
      /* wake up the waiting task */
      sys_sem_signal(op_completed_sem);
 800f0f8:	68b8      	ldr	r0, [r7, #8]
 800f0fa:	f00c f9c9 	bl	801b490 <sys_sem_signal>
      (old_state == NETCONN_CONNECT)) {
 800f0fe:	e00b      	b.n	800f118 <err_tcp+0x188>
    } else {
      /* @todo: test what happens for error on nonblocking connect */
    }
  } else {
    LWIP_ASSERT("conn->current_msg == NULL", conn->current_msg == NULL);
 800f100:	69fb      	ldr	r3, [r7, #28]
 800f102:	6a1b      	ldr	r3, [r3, #32]
 800f104:	2b00      	cmp	r3, #0
 800f106:	d008      	beq.n	800f11a <err_tcp+0x18a>
 800f108:	4b06      	ldr	r3, [pc, #24]	; (800f124 <err_tcp+0x194>)
 800f10a:	f240 12f7 	movw	r2, #503	; 0x1f7
 800f10e:	490a      	ldr	r1, [pc, #40]	; (800f138 <err_tcp+0x1a8>)
 800f110:	4806      	ldr	r0, [pc, #24]	; (800f12c <err_tcp+0x19c>)
 800f112:	f00c fc89 	bl	801ba28 <iprintf>
  }
}
 800f116:	e000      	b.n	800f11a <err_tcp+0x18a>
      (old_state == NETCONN_CONNECT)) {
 800f118:	bf00      	nop
}
 800f11a:	bf00      	nop
 800f11c:	3720      	adds	r7, #32
 800f11e:	46bd      	mov	sp, r7
 800f120:	bd80      	pop	{r7, pc}
 800f122:	bf00      	nop
 800f124:	0801cfec 	.word	0x0801cfec
 800f128:	0801d144 	.word	0x0801d144
 800f12c:	0801d030 	.word	0x0801d030
 800f130:	0801d154 	.word	0x0801d154
 800f134:	0801d170 	.word	0x0801d170
 800f138:	0801d18c 	.word	0x0801d18c

0800f13c <setup_tcp>:
 *
 * @param conn the TCP netconn to setup
 */
static void
setup_tcp(struct netconn *conn)
{
 800f13c:	b580      	push	{r7, lr}
 800f13e:	b084      	sub	sp, #16
 800f140:	af00      	add	r7, sp, #0
 800f142:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *pcb;

  pcb = conn->pcb.tcp;
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	685b      	ldr	r3, [r3, #4]
 800f148:	60fb      	str	r3, [r7, #12]
  tcp_arg(pcb, conn);
 800f14a:	6879      	ldr	r1, [r7, #4]
 800f14c:	68f8      	ldr	r0, [r7, #12]
 800f14e:	f004 fabd 	bl	80136cc <tcp_arg>
  tcp_recv(pcb, recv_tcp);
 800f152:	490a      	ldr	r1, [pc, #40]	; (800f17c <setup_tcp+0x40>)
 800f154:	68f8      	ldr	r0, [r7, #12]
 800f156:	f004 facb 	bl	80136f0 <tcp_recv>
  tcp_sent(pcb, sent_tcp);
 800f15a:	4909      	ldr	r1, [pc, #36]	; (800f180 <setup_tcp+0x44>)
 800f15c:	68f8      	ldr	r0, [r7, #12]
 800f15e:	f004 fae9 	bl	8013734 <tcp_sent>
  tcp_poll(pcb, poll_tcp, NETCONN_TCP_POLL_INTERVAL);
 800f162:	2202      	movs	r2, #2
 800f164:	4907      	ldr	r1, [pc, #28]	; (800f184 <setup_tcp+0x48>)
 800f166:	68f8      	ldr	r0, [r7, #12]
 800f168:	f004 fb40 	bl	80137ec <tcp_poll>
  tcp_err(pcb, err_tcp);
 800f16c:	4906      	ldr	r1, [pc, #24]	; (800f188 <setup_tcp+0x4c>)
 800f16e:	68f8      	ldr	r0, [r7, #12]
 800f170:	f004 fb02 	bl	8013778 <tcp_err>
}
 800f174:	bf00      	nop
 800f176:	3710      	adds	r7, #16
 800f178:	46bd      	mov	sp, r7
 800f17a:	bd80      	pop	{r7, pc}
 800f17c:	0800ed15 	.word	0x0800ed15
 800f180:	0800eee9 	.word	0x0800eee9
 800f184:	0800ee21 	.word	0x0800ee21
 800f188:	0800ef91 	.word	0x0800ef91

0800f18c <pcb_new>:
 *
 * @param msg the api_msg describing the connection type
 */
static void
pcb_new(struct api_msg *msg)
{
 800f18c:	b590      	push	{r4, r7, lr}
 800f18e:	b085      	sub	sp, #20
 800f190:	af00      	add	r7, sp, #0
 800f192:	6078      	str	r0, [r7, #4]
  enum lwip_ip_addr_type iptype = IPADDR_TYPE_V4;
 800f194:	2300      	movs	r3, #0
 800f196:	73fb      	strb	r3, [r7, #15]

  LWIP_ASSERT("pcb_new: pcb already allocated", msg->conn->pcb.tcp == NULL);
 800f198:	687b      	ldr	r3, [r7, #4]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	685b      	ldr	r3, [r3, #4]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d006      	beq.n	800f1b0 <pcb_new+0x24>
 800f1a2:	4b2b      	ldr	r3, [pc, #172]	; (800f250 <pcb_new+0xc4>)
 800f1a4:	f240 2265 	movw	r2, #613	; 0x265
 800f1a8:	492a      	ldr	r1, [pc, #168]	; (800f254 <pcb_new+0xc8>)
 800f1aa:	482b      	ldr	r0, [pc, #172]	; (800f258 <pcb_new+0xcc>)
 800f1ac:	f00c fc3c 	bl	801ba28 <iprintf>
    iptype = IPADDR_TYPE_ANY;
  }
#endif

  /* Allocate a PCB for this connection */
  switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	781b      	ldrb	r3, [r3, #0]
 800f1b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f1ba:	2b10      	cmp	r3, #16
 800f1bc:	d022      	beq.n	800f204 <pcb_new+0x78>
 800f1be:	2b20      	cmp	r3, #32
 800f1c0:	d133      	bne.n	800f22a <pcb_new+0x9e>
      }
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      msg->conn->pcb.udp = udp_new_ip_type(iptype);
 800f1c2:	687b      	ldr	r3, [r7, #4]
 800f1c4:	681c      	ldr	r4, [r3, #0]
 800f1c6:	7bfb      	ldrb	r3, [r7, #15]
 800f1c8:	4618      	mov	r0, r3
 800f1ca:	f009 fd44 	bl	8018c56 <udp_new_ip_type>
 800f1ce:	4603      	mov	r3, r0
 800f1d0:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.udp != NULL) {
 800f1d2:	687b      	ldr	r3, [r7, #4]
 800f1d4:	681b      	ldr	r3, [r3, #0]
 800f1d6:	685b      	ldr	r3, [r3, #4]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d02a      	beq.n	800f232 <pcb_new+0xa6>
#if LWIP_UDPLITE
        if (NETCONNTYPE_ISUDPLITE(msg->conn->type)) {
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_UDPLITE);
        }
#endif /* LWIP_UDPLITE */
        if (NETCONNTYPE_ISUDPNOCHKSUM(msg->conn->type)) {
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	781b      	ldrb	r3, [r3, #0]
 800f1e2:	2b22      	cmp	r3, #34	; 0x22
 800f1e4:	d104      	bne.n	800f1f0 <pcb_new+0x64>
          udp_setflags(msg->conn->pcb.udp, UDP_FLAGS_NOCHKSUM);
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	685b      	ldr	r3, [r3, #4]
 800f1ec:	2201      	movs	r2, #1
 800f1ee:	741a      	strb	r2, [r3, #16]
        }
        udp_recv(msg->conn->pcb.udp, recv_udp, msg->conn);
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	681b      	ldr	r3, [r3, #0]
 800f1f4:	6858      	ldr	r0, [r3, #4]
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	681b      	ldr	r3, [r3, #0]
 800f1fa:	461a      	mov	r2, r3
 800f1fc:	4917      	ldr	r1, [pc, #92]	; (800f25c <pcb_new+0xd0>)
 800f1fe:	f009 fcb1 	bl	8018b64 <udp_recv>
      }
      break;
 800f202:	e016      	b.n	800f232 <pcb_new+0xa6>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      msg->conn->pcb.tcp = tcp_new_ip_type(iptype);
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	681c      	ldr	r4, [r3, #0]
 800f208:	7bfb      	ldrb	r3, [r7, #15]
 800f20a:	4618      	mov	r0, r3
 800f20c:	f004 fa50 	bl	80136b0 <tcp_new_ip_type>
 800f210:	4603      	mov	r3, r0
 800f212:	6063      	str	r3, [r4, #4]
      if (msg->conn->pcb.tcp != NULL) {
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	681b      	ldr	r3, [r3, #0]
 800f218:	685b      	ldr	r3, [r3, #4]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	d00b      	beq.n	800f236 <pcb_new+0xaa>
        setup_tcp(msg->conn);
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	4618      	mov	r0, r3
 800f224:	f7ff ff8a 	bl	800f13c <setup_tcp>
      }
      break;
 800f228:	e005      	b.n	800f236 <pcb_new+0xaa>
#endif /* LWIP_TCP */
    default:
      /* Unsupported netconn type, e.g. protocol disabled */
      msg->err = ERR_VAL;
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	22fa      	movs	r2, #250	; 0xfa
 800f22e:	711a      	strb	r2, [r3, #4]
      return;
 800f230:	e00a      	b.n	800f248 <pcb_new+0xbc>
      break;
 800f232:	bf00      	nop
 800f234:	e000      	b.n	800f238 <pcb_new+0xac>
      break;
 800f236:	bf00      	nop
  }
  if (msg->conn->pcb.ip == NULL) {
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	681b      	ldr	r3, [r3, #0]
 800f23c:	685b      	ldr	r3, [r3, #4]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d102      	bne.n	800f248 <pcb_new+0xbc>
    msg->err = ERR_MEM;
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	22ff      	movs	r2, #255	; 0xff
 800f246:	711a      	strb	r2, [r3, #4]
  }
}
 800f248:	3714      	adds	r7, #20
 800f24a:	46bd      	mov	sp, r7
 800f24c:	bd90      	pop	{r4, r7, pc}
 800f24e:	bf00      	nop
 800f250:	0801cfec 	.word	0x0801cfec
 800f254:	0801d1d0 	.word	0x0801d1d0
 800f258:	0801d030 	.word	0x0801d030
 800f25c:	0800ec19 	.word	0x0800ec19

0800f260 <lwip_netconn_do_newconn>:
 *
 * @param m the api_msg describing the connection type
 */
void
lwip_netconn_do_newconn(void *m)
{
 800f260:	b580      	push	{r7, lr}
 800f262:	b084      	sub	sp, #16
 800f264:	af00      	add	r7, sp, #0
 800f266:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f268:	687b      	ldr	r3, [r7, #4]
 800f26a:	60fb      	str	r3, [r7, #12]

  msg->err = ERR_OK;
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	2200      	movs	r2, #0
 800f270:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp == NULL) {
 800f272:	68fb      	ldr	r3, [r7, #12]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	685b      	ldr	r3, [r3, #4]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d102      	bne.n	800f282 <lwip_netconn_do_newconn+0x22>
    pcb_new(msg);
 800f27c:	68f8      	ldr	r0, [r7, #12]
 800f27e:	f7ff ff85 	bl	800f18c <pcb_new>
  /* Else? This "new" connection already has a PCB allocated. */
  /* Is this an error condition? Should it be deleted? */
  /* We currently just are happy and return. */

  TCPIP_APIMSG_ACK(msg);
}
 800f282:	bf00      	nop
 800f284:	3710      	adds	r7, #16
 800f286:	46bd      	mov	sp, r7
 800f288:	bd80      	pop	{r7, pc}
	...

0800f28c <netconn_alloc>:
 * @return a newly allocated struct netconn or
 *         NULL on memory error
 */
struct netconn *
netconn_alloc(enum netconn_type t, netconn_callback callback)
{
 800f28c:	b580      	push	{r7, lr}
 800f28e:	b086      	sub	sp, #24
 800f290:	af00      	add	r7, sp, #0
 800f292:	4603      	mov	r3, r0
 800f294:	6039      	str	r1, [r7, #0]
 800f296:	71fb      	strb	r3, [r7, #7]
  struct netconn *conn;
  int size;
  u8_t init_flags = 0;
 800f298:	2300      	movs	r3, #0
 800f29a:	74fb      	strb	r3, [r7, #19]

  conn = (struct netconn *)memp_malloc(MEMP_NETCONN);
 800f29c:	2007      	movs	r0, #7
 800f29e:	f001 fdbf 	bl	8010e20 <memp_malloc>
 800f2a2:	60f8      	str	r0, [r7, #12]
  if (conn == NULL) {
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	2b00      	cmp	r3, #0
 800f2a8:	d101      	bne.n	800f2ae <netconn_alloc+0x22>
    return NULL;
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	e052      	b.n	800f354 <netconn_alloc+0xc8>
  }

  conn->pending_err = ERR_OK;
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	2200      	movs	r2, #0
 800f2b2:	721a      	strb	r2, [r3, #8]
  conn->type = t;
 800f2b4:	68fb      	ldr	r3, [r7, #12]
 800f2b6:	79fa      	ldrb	r2, [r7, #7]
 800f2b8:	701a      	strb	r2, [r3, #0]
  conn->pcb.tcp = NULL;
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	2200      	movs	r2, #0
 800f2be:	605a      	str	r2, [r3, #4]

  /* If all sizes are the same, every compiler should optimize this switch to nothing */
  switch (NETCONNTYPE_GROUP(t)) {
 800f2c0:	79fb      	ldrb	r3, [r7, #7]
 800f2c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f2c6:	2b10      	cmp	r3, #16
 800f2c8:	d004      	beq.n	800f2d4 <netconn_alloc+0x48>
 800f2ca:	2b20      	cmp	r3, #32
 800f2cc:	d105      	bne.n	800f2da <netconn_alloc+0x4e>
      size = DEFAULT_RAW_RECVMBOX_SIZE;
      break;
#endif /* LWIP_RAW */
#if LWIP_UDP
    case NETCONN_UDP:
      size = DEFAULT_UDP_RECVMBOX_SIZE;
 800f2ce:	2306      	movs	r3, #6
 800f2d0:	617b      	str	r3, [r7, #20]
#if LWIP_NETBUF_RECVINFO
      init_flags |= NETCONN_FLAG_PKTINFO;
#endif /* LWIP_NETBUF_RECVINFO */
      break;
 800f2d2:	e00a      	b.n	800f2ea <netconn_alloc+0x5e>
#endif /* LWIP_UDP */
#if LWIP_TCP
    case NETCONN_TCP:
      size = DEFAULT_TCP_RECVMBOX_SIZE;
 800f2d4:	2306      	movs	r3, #6
 800f2d6:	617b      	str	r3, [r7, #20]
      break;
 800f2d8:	e007      	b.n	800f2ea <netconn_alloc+0x5e>
#endif /* LWIP_TCP */
    default:
      LWIP_ASSERT("netconn_alloc: undefined netconn_type", 0);
 800f2da:	4b20      	ldr	r3, [pc, #128]	; (800f35c <netconn_alloc+0xd0>)
 800f2dc:	f240 22e5 	movw	r2, #741	; 0x2e5
 800f2e0:	491f      	ldr	r1, [pc, #124]	; (800f360 <netconn_alloc+0xd4>)
 800f2e2:	4820      	ldr	r0, [pc, #128]	; (800f364 <netconn_alloc+0xd8>)
 800f2e4:	f00c fba0 	bl	801ba28 <iprintf>
      goto free_and_return;
 800f2e8:	e02f      	b.n	800f34a <netconn_alloc+0xbe>
  }

  if (sys_mbox_new(&conn->recvmbox, size) != ERR_OK) {
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	3310      	adds	r3, #16
 800f2ee:	6979      	ldr	r1, [r7, #20]
 800f2f0:	4618      	mov	r0, r3
 800f2f2:	f00b ffad 	bl	801b250 <sys_mbox_new>
 800f2f6:	4603      	mov	r3, r0
 800f2f8:	2b00      	cmp	r3, #0
 800f2fa:	d125      	bne.n	800f348 <netconn_alloc+0xbc>
    goto free_and_return;
  }
#if !LWIP_NETCONN_SEM_PER_THREAD
  if (sys_sem_new(&conn->op_completed, 0) != ERR_OK) {
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	330c      	adds	r3, #12
 800f300:	2100      	movs	r1, #0
 800f302:	4618      	mov	r0, r3
 800f304:	f00c f86b 	bl	801b3de <sys_sem_new>
 800f308:	4603      	mov	r3, r0
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d005      	beq.n	800f31a <netconn_alloc+0x8e>
    sys_mbox_free(&conn->recvmbox);
 800f30e:	68fb      	ldr	r3, [r7, #12]
 800f310:	3310      	adds	r3, #16
 800f312:	4618      	mov	r0, r3
 800f314:	f00b ffbe 	bl	801b294 <sys_mbox_free>
    goto free_and_return;
 800f318:	e017      	b.n	800f34a <netconn_alloc+0xbe>
  }
#endif

#if LWIP_TCP
  sys_mbox_set_invalid(&conn->acceptmbox);
 800f31a:	68fb      	ldr	r3, [r7, #12]
 800f31c:	3314      	adds	r3, #20
 800f31e:	4618      	mov	r0, r3
 800f320:	f00c f850 	bl	801b3c4 <sys_mbox_set_invalid>
#endif
  conn->state        = NETCONN_NONE;
 800f324:	68fb      	ldr	r3, [r7, #12]
 800f326:	2200      	movs	r2, #0
 800f328:	705a      	strb	r2, [r3, #1]
#if LWIP_SOCKET
  /* initialize socket to -1 since 0 is a valid socket */
  conn->socket       = -1;
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	f04f 32ff 	mov.w	r2, #4294967295
 800f330:	619a      	str	r2, [r3, #24]
#endif /* LWIP_SOCKET */
  conn->callback     = callback;
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	683a      	ldr	r2, [r7, #0]
 800f336:	625a      	str	r2, [r3, #36]	; 0x24
#if LWIP_TCP
  conn->current_msg  = NULL;
 800f338:	68fb      	ldr	r3, [r7, #12]
 800f33a:	2200      	movs	r2, #0
 800f33c:	621a      	str	r2, [r3, #32]
  conn->recv_avail   = 0;
#endif /* LWIP_SO_RCVBUF */
#if LWIP_SO_LINGER
  conn->linger = -1;
#endif /* LWIP_SO_LINGER */
  conn->flags = init_flags;
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	7cfa      	ldrb	r2, [r7, #19]
 800f342:	771a      	strb	r2, [r3, #28]
  return conn;
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	e005      	b.n	800f354 <netconn_alloc+0xc8>
    goto free_and_return;
 800f348:	bf00      	nop
free_and_return:
  memp_free(MEMP_NETCONN, conn);
 800f34a:	68f9      	ldr	r1, [r7, #12]
 800f34c:	2007      	movs	r0, #7
 800f34e:	f001 fdb9 	bl	8010ec4 <memp_free>
  return NULL;
 800f352:	2300      	movs	r3, #0
}
 800f354:	4618      	mov	r0, r3
 800f356:	3718      	adds	r7, #24
 800f358:	46bd      	mov	sp, r7
 800f35a:	bd80      	pop	{r7, pc}
 800f35c:	0801cfec 	.word	0x0801cfec
 800f360:	0801d1f0 	.word	0x0801d1f0
 800f364:	0801d030 	.word	0x0801d030

0800f368 <netconn_free>:
 *
 * @param conn the netconn to free
 */
void
netconn_free(struct netconn *conn)
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b082      	sub	sp, #8
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("PCB must be deallocated outside this function", conn->pcb.tcp == NULL);
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	685b      	ldr	r3, [r3, #4]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d006      	beq.n	800f386 <netconn_free+0x1e>
 800f378:	4b1b      	ldr	r3, [pc, #108]	; (800f3e8 <netconn_free+0x80>)
 800f37a:	f44f 7247 	mov.w	r2, #796	; 0x31c
 800f37e:	491b      	ldr	r1, [pc, #108]	; (800f3ec <netconn_free+0x84>)
 800f380:	481b      	ldr	r0, [pc, #108]	; (800f3f0 <netconn_free+0x88>)
 800f382:	f00c fb51 	bl	801ba28 <iprintf>
#if LWIP_NETCONN_FULLDUPLEX
  /* in fullduplex, netconn is drained here */
  netconn_drain(conn);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  LWIP_ASSERT("recvmbox must be deallocated before calling this function",
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	3310      	adds	r3, #16
 800f38a:	4618      	mov	r0, r3
 800f38c:	f00c f809 	bl	801b3a2 <sys_mbox_valid>
 800f390:	4603      	mov	r3, r0
 800f392:	2b00      	cmp	r3, #0
 800f394:	d006      	beq.n	800f3a4 <netconn_free+0x3c>
 800f396:	4b14      	ldr	r3, [pc, #80]	; (800f3e8 <netconn_free+0x80>)
 800f398:	f240 3223 	movw	r2, #803	; 0x323
 800f39c:	4915      	ldr	r1, [pc, #84]	; (800f3f4 <netconn_free+0x8c>)
 800f39e:	4814      	ldr	r0, [pc, #80]	; (800f3f0 <netconn_free+0x88>)
 800f3a0:	f00c fb42 	bl	801ba28 <iprintf>
              !sys_mbox_valid(&conn->recvmbox));
#if LWIP_TCP
  LWIP_ASSERT("acceptmbox must be deallocated before calling this function",
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	3314      	adds	r3, #20
 800f3a8:	4618      	mov	r0, r3
 800f3aa:	f00b fffa 	bl	801b3a2 <sys_mbox_valid>
 800f3ae:	4603      	mov	r3, r0
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	d006      	beq.n	800f3c2 <netconn_free+0x5a>
 800f3b4:	4b0c      	ldr	r3, [pc, #48]	; (800f3e8 <netconn_free+0x80>)
 800f3b6:	f240 3226 	movw	r2, #806	; 0x326
 800f3ba:	490f      	ldr	r1, [pc, #60]	; (800f3f8 <netconn_free+0x90>)
 800f3bc:	480c      	ldr	r0, [pc, #48]	; (800f3f0 <netconn_free+0x88>)
 800f3be:	f00c fb33 	bl	801ba28 <iprintf>
              !sys_mbox_valid(&conn->acceptmbox));
#endif /* LWIP_TCP */

#if !LWIP_NETCONN_SEM_PER_THREAD
  sys_sem_free(&conn->op_completed);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	330c      	adds	r3, #12
 800f3c6:	4618      	mov	r0, r3
 800f3c8:	f00c f86f 	bl	801b4aa <sys_sem_free>
  sys_sem_set_invalid(&conn->op_completed);
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	330c      	adds	r3, #12
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	f00c f888 	bl	801b4e6 <sys_sem_set_invalid>
#endif

  memp_free(MEMP_NETCONN, conn);
 800f3d6:	6879      	ldr	r1, [r7, #4]
 800f3d8:	2007      	movs	r0, #7
 800f3da:	f001 fd73 	bl	8010ec4 <memp_free>
}
 800f3de:	bf00      	nop
 800f3e0:	3708      	adds	r7, #8
 800f3e2:	46bd      	mov	sp, r7
 800f3e4:	bd80      	pop	{r7, pc}
 800f3e6:	bf00      	nop
 800f3e8:	0801cfec 	.word	0x0801cfec
 800f3ec:	0801d218 	.word	0x0801d218
 800f3f0:	0801d030 	.word	0x0801d030
 800f3f4:	0801d248 	.word	0x0801d248
 800f3f8:	0801d284 	.word	0x0801d284

0800f3fc <netconn_drain>:
 * @bytes_drained bytes drained from recvmbox
 * @accepts_drained pending connections drained from acceptmbox
 */
static void
netconn_drain(struct netconn *conn)
{
 800f3fc:	b580      	push	{r7, lr}
 800f3fe:	b086      	sub	sp, #24
 800f400:	af00      	add	r7, sp, #0
 800f402:	6078      	str	r0, [r7, #4]
#if LWIP_NETCONN_FULLDUPLEX
  LWIP_ASSERT("netconn marked closed", conn->flags & NETCONN_FLAG_MBOXINVALID);
#endif /* LWIP_NETCONN_FULLDUPLEX */

  /* Delete and drain the recvmbox. */
  if (sys_mbox_valid(&conn->recvmbox)) {
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	3310      	adds	r3, #16
 800f408:	4618      	mov	r0, r3
 800f40a:	f00b ffca 	bl	801b3a2 <sys_mbox_valid>
 800f40e:	4603      	mov	r3, r0
 800f410:	2b00      	cmp	r3, #0
 800f412:	d02f      	beq.n	800f474 <netconn_drain+0x78>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800f414:	e018      	b.n	800f448 <netconn_drain+0x4c>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
#if LWIP_TCP
        if (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP) {
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	781b      	ldrb	r3, [r3, #0]
 800f41a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f41e:	2b10      	cmp	r3, #16
 800f420:	d10e      	bne.n	800f440 <netconn_drain+0x44>
          err_t err;
          if (!lwip_netconn_is_err_msg(mem, &err)) {
 800f422:	693b      	ldr	r3, [r7, #16]
 800f424:	f107 020f 	add.w	r2, r7, #15
 800f428:	4611      	mov	r1, r2
 800f42a:	4618      	mov	r0, r3
 800f42c:	f7ff fbba 	bl	800eba4 <lwip_netconn_is_err_msg>
 800f430:	4603      	mov	r3, r0
 800f432:	2b00      	cmp	r3, #0
 800f434:	d108      	bne.n	800f448 <netconn_drain+0x4c>
            pbuf_free((struct pbuf *)mem);
 800f436:	693b      	ldr	r3, [r7, #16]
 800f438:	4618      	mov	r0, r3
 800f43a:	f002 fb83 	bl	8011b44 <pbuf_free>
 800f43e:	e003      	b.n	800f448 <netconn_drain+0x4c>
          }
        } else
#endif /* LWIP_TCP */
        {
          netbuf_delete((struct netbuf *)mem);
 800f440:	693b      	ldr	r3, [r7, #16]
 800f442:	4618      	mov	r0, r3
 800f444:	f000 fdca 	bl	800ffdc <netbuf_delete>
    while (sys_mbox_tryfetch(&conn->recvmbox, &mem) != SYS_MBOX_EMPTY) {
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	3310      	adds	r3, #16
 800f44c:	f107 0210 	add.w	r2, r7, #16
 800f450:	4611      	mov	r1, r2
 800f452:	4618      	mov	r0, r3
 800f454:	f00b ff89 	bl	801b36a <sys_arch_mbox_tryfetch>
 800f458:	4603      	mov	r3, r0
 800f45a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f45e:	d1da      	bne.n	800f416 <netconn_drain+0x1a>
        }
      }
    }
    sys_mbox_free(&conn->recvmbox);
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	3310      	adds	r3, #16
 800f464:	4618      	mov	r0, r3
 800f466:	f00b ff15 	bl	801b294 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->recvmbox);
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	3310      	adds	r3, #16
 800f46e:	4618      	mov	r0, r3
 800f470:	f00b ffa8 	bl	801b3c4 <sys_mbox_set_invalid>
  }

  /* Delete and drain the acceptmbox. */
#if LWIP_TCP
  if (sys_mbox_valid(&conn->acceptmbox)) {
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	3314      	adds	r3, #20
 800f478:	4618      	mov	r0, r3
 800f47a:	f00b ff92 	bl	801b3a2 <sys_mbox_valid>
 800f47e:	4603      	mov	r3, r0
 800f480:	2b00      	cmp	r3, #0
 800f482:	d034      	beq.n	800f4ee <netconn_drain+0xf2>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800f484:	e01d      	b.n	800f4c2 <netconn_drain+0xc6>
#if LWIP_NETCONN_FULLDUPLEX
      if (!lwip_netconn_is_deallocated_msg(mem))
#endif /* LWIP_NETCONN_FULLDUPLEX */
      {
        err_t err;
        if (!lwip_netconn_is_err_msg(mem, &err)) {
 800f486:	693b      	ldr	r3, [r7, #16]
 800f488:	f107 020e 	add.w	r2, r7, #14
 800f48c:	4611      	mov	r1, r2
 800f48e:	4618      	mov	r0, r3
 800f490:	f7ff fb88 	bl	800eba4 <lwip_netconn_is_err_msg>
 800f494:	4603      	mov	r3, r0
 800f496:	2b00      	cmp	r3, #0
 800f498:	d113      	bne.n	800f4c2 <netconn_drain+0xc6>
          struct netconn *newconn = (struct netconn *)mem;
 800f49a:	693b      	ldr	r3, [r7, #16]
 800f49c:	617b      	str	r3, [r7, #20]
          /* Only tcp pcbs have an acceptmbox, so no need to check conn->type */
          /* pcb might be set to NULL already by err_tcp() */
          /* drain recvmbox */
          netconn_drain(newconn);
 800f49e:	6978      	ldr	r0, [r7, #20]
 800f4a0:	f7ff ffac 	bl	800f3fc <netconn_drain>
          if (newconn->pcb.tcp != NULL) {
 800f4a4:	697b      	ldr	r3, [r7, #20]
 800f4a6:	685b      	ldr	r3, [r3, #4]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d007      	beq.n	800f4bc <netconn_drain+0xc0>
            tcp_abort(newconn->pcb.tcp);
 800f4ac:	697b      	ldr	r3, [r7, #20]
 800f4ae:	685b      	ldr	r3, [r3, #4]
 800f4b0:	4618      	mov	r0, r3
 800f4b2:	f003 f947 	bl	8012744 <tcp_abort>
            newconn->pcb.tcp = NULL;
 800f4b6:	697b      	ldr	r3, [r7, #20]
 800f4b8:	2200      	movs	r2, #0
 800f4ba:	605a      	str	r2, [r3, #4]
          }
          netconn_free(newconn);
 800f4bc:	6978      	ldr	r0, [r7, #20]
 800f4be:	f7ff ff53 	bl	800f368 <netconn_free>
    while (sys_mbox_tryfetch(&conn->acceptmbox, &mem) != SYS_MBOX_EMPTY) {
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	3314      	adds	r3, #20
 800f4c6:	f107 0210 	add.w	r2, r7, #16
 800f4ca:	4611      	mov	r1, r2
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	f00b ff4c 	bl	801b36a <sys_arch_mbox_tryfetch>
 800f4d2:	4603      	mov	r3, r0
 800f4d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4d8:	d1d5      	bne.n	800f486 <netconn_drain+0x8a>
        }
      }
    }
    sys_mbox_free(&conn->acceptmbox);
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	3314      	adds	r3, #20
 800f4de:	4618      	mov	r0, r3
 800f4e0:	f00b fed8 	bl	801b294 <sys_mbox_free>
    sys_mbox_set_invalid(&conn->acceptmbox);
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	3314      	adds	r3, #20
 800f4e8:	4618      	mov	r0, r3
 800f4ea:	f00b ff6b 	bl	801b3c4 <sys_mbox_set_invalid>
  }
#endif /* LWIP_TCP */
}
 800f4ee:	bf00      	nop
 800f4f0:	3718      	adds	r7, #24
 800f4f2:	46bd      	mov	sp, r7
 800f4f4:	bd80      	pop	{r7, pc}
	...

0800f4f8 <lwip_netconn_do_close_internal>:
 *
 * @param conn the TCP netconn to close
 */
static err_t
lwip_netconn_do_close_internal(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800f4f8:	b580      	push	{r7, lr}
 800f4fa:	b086      	sub	sp, #24
 800f4fc:	af00      	add	r7, sp, #0
 800f4fe:	6078      	str	r0, [r7, #4]
 800f500:	460b      	mov	r3, r1
 800f502:	70fb      	strb	r3, [r7, #3]
  err_t err;
  u8_t shut, shut_rx, shut_tx, shut_close;
  u8_t close_finished = 0;
 800f504:	2300      	movs	r3, #0
 800f506:	757b      	strb	r3, [r7, #21]
  struct tcp_pcb *tpcb;
#if LWIP_SO_LINGER
  u8_t linger_wait_required = 0;
#endif /* LWIP_SO_LINGER */

  LWIP_ASSERT("invalid conn", (conn != NULL));
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d106      	bne.n	800f51c <lwip_netconn_do_close_internal+0x24>
 800f50e:	4ba1      	ldr	r3, [pc, #644]	; (800f794 <lwip_netconn_do_close_internal+0x29c>)
 800f510:	f240 32a2 	movw	r2, #930	; 0x3a2
 800f514:	49a0      	ldr	r1, [pc, #640]	; (800f798 <lwip_netconn_do_close_internal+0x2a0>)
 800f516:	48a1      	ldr	r0, [pc, #644]	; (800f79c <lwip_netconn_do_close_internal+0x2a4>)
 800f518:	f00c fa86 	bl	801ba28 <iprintf>
  LWIP_ASSERT("this is for tcp netconns only", (NETCONNTYPE_GROUP(conn->type) == NETCONN_TCP));
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	781b      	ldrb	r3, [r3, #0]
 800f520:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f524:	2b10      	cmp	r3, #16
 800f526:	d006      	beq.n	800f536 <lwip_netconn_do_close_internal+0x3e>
 800f528:	4b9a      	ldr	r3, [pc, #616]	; (800f794 <lwip_netconn_do_close_internal+0x29c>)
 800f52a:	f240 32a3 	movw	r2, #931	; 0x3a3
 800f52e:	499c      	ldr	r1, [pc, #624]	; (800f7a0 <lwip_netconn_do_close_internal+0x2a8>)
 800f530:	489a      	ldr	r0, [pc, #616]	; (800f79c <lwip_netconn_do_close_internal+0x2a4>)
 800f532:	f00c fa79 	bl	801ba28 <iprintf>
  LWIP_ASSERT("conn must be in state NETCONN_CLOSE", (conn->state == NETCONN_CLOSE));
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	785b      	ldrb	r3, [r3, #1]
 800f53a:	2b04      	cmp	r3, #4
 800f53c:	d006      	beq.n	800f54c <lwip_netconn_do_close_internal+0x54>
 800f53e:	4b95      	ldr	r3, [pc, #596]	; (800f794 <lwip_netconn_do_close_internal+0x29c>)
 800f540:	f44f 7269 	mov.w	r2, #932	; 0x3a4
 800f544:	4997      	ldr	r1, [pc, #604]	; (800f7a4 <lwip_netconn_do_close_internal+0x2ac>)
 800f546:	4895      	ldr	r0, [pc, #596]	; (800f79c <lwip_netconn_do_close_internal+0x2a4>)
 800f548:	f00c fa6e 	bl	801ba28 <iprintf>
  LWIP_ASSERT("pcb already closed", (conn->pcb.tcp != NULL));
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	685b      	ldr	r3, [r3, #4]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d106      	bne.n	800f562 <lwip_netconn_do_close_internal+0x6a>
 800f554:	4b8f      	ldr	r3, [pc, #572]	; (800f794 <lwip_netconn_do_close_internal+0x29c>)
 800f556:	f240 32a5 	movw	r2, #933	; 0x3a5
 800f55a:	4993      	ldr	r1, [pc, #588]	; (800f7a8 <lwip_netconn_do_close_internal+0x2b0>)
 800f55c:	488f      	ldr	r0, [pc, #572]	; (800f79c <lwip_netconn_do_close_internal+0x2a4>)
 800f55e:	f00c fa63 	bl	801ba28 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800f562:	687b      	ldr	r3, [r7, #4]
 800f564:	6a1b      	ldr	r3, [r3, #32]
 800f566:	2b00      	cmp	r3, #0
 800f568:	d106      	bne.n	800f578 <lwip_netconn_do_close_internal+0x80>
 800f56a:	4b8a      	ldr	r3, [pc, #552]	; (800f794 <lwip_netconn_do_close_internal+0x29c>)
 800f56c:	f240 32a6 	movw	r2, #934	; 0x3a6
 800f570:	498e      	ldr	r1, [pc, #568]	; (800f7ac <lwip_netconn_do_close_internal+0x2b4>)
 800f572:	488a      	ldr	r0, [pc, #552]	; (800f79c <lwip_netconn_do_close_internal+0x2a4>)
 800f574:	f00c fa58 	bl	801ba28 <iprintf>

  tpcb = conn->pcb.tcp;
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	685b      	ldr	r3, [r3, #4]
 800f57c:	613b      	str	r3, [r7, #16]
  shut = conn->current_msg->msg.sd.shut;
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	6a1b      	ldr	r3, [r3, #32]
 800f582:	7a1b      	ldrb	r3, [r3, #8]
 800f584:	73fb      	strb	r3, [r7, #15]
  shut_rx = shut & NETCONN_SHUT_RD;
 800f586:	7bfb      	ldrb	r3, [r7, #15]
 800f588:	f003 0301 	and.w	r3, r3, #1
 800f58c:	73bb      	strb	r3, [r7, #14]
  shut_tx = shut & NETCONN_SHUT_WR;
 800f58e:	7bfb      	ldrb	r3, [r7, #15]
 800f590:	f003 0302 	and.w	r3, r3, #2
 800f594:	737b      	strb	r3, [r7, #13]
  /* shutting down both ends is the same as closing
     (also if RD or WR side was shut down before already) */
  if (shut == NETCONN_SHUT_RDWR) {
 800f596:	7bfb      	ldrb	r3, [r7, #15]
 800f598:	2b03      	cmp	r3, #3
 800f59a:	d102      	bne.n	800f5a2 <lwip_netconn_do_close_internal+0xaa>
    shut_close = 1;
 800f59c:	2301      	movs	r3, #1
 800f59e:	75bb      	strb	r3, [r7, #22]
 800f5a0:	e01f      	b.n	800f5e2 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_rx &&
 800f5a2:	7bbb      	ldrb	r3, [r7, #14]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d00e      	beq.n	800f5c6 <lwip_netconn_do_close_internal+0xce>
             ((tpcb->state == FIN_WAIT_1) ||
 800f5a8:	693b      	ldr	r3, [r7, #16]
 800f5aa:	7d1b      	ldrb	r3, [r3, #20]
  } else if (shut_rx &&
 800f5ac:	2b05      	cmp	r3, #5
 800f5ae:	d007      	beq.n	800f5c0 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == FIN_WAIT_2) ||
 800f5b0:	693b      	ldr	r3, [r7, #16]
 800f5b2:	7d1b      	ldrb	r3, [r3, #20]
             ((tpcb->state == FIN_WAIT_1) ||
 800f5b4:	2b06      	cmp	r3, #6
 800f5b6:	d003      	beq.n	800f5c0 <lwip_netconn_do_close_internal+0xc8>
              (tpcb->state == CLOSING))) {
 800f5b8:	693b      	ldr	r3, [r7, #16]
 800f5ba:	7d1b      	ldrb	r3, [r3, #20]
              (tpcb->state == FIN_WAIT_2) ||
 800f5bc:	2b08      	cmp	r3, #8
 800f5be:	d102      	bne.n	800f5c6 <lwip_netconn_do_close_internal+0xce>
    shut_close = 1;
 800f5c0:	2301      	movs	r3, #1
 800f5c2:	75bb      	strb	r3, [r7, #22]
 800f5c4:	e00d      	b.n	800f5e2 <lwip_netconn_do_close_internal+0xea>
  } else if (shut_tx && ((tpcb->flags & TF_RXCLOSED) != 0)) {
 800f5c6:	7b7b      	ldrb	r3, [r7, #13]
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d008      	beq.n	800f5de <lwip_netconn_do_close_internal+0xe6>
 800f5cc:	693b      	ldr	r3, [r7, #16]
 800f5ce:	8b5b      	ldrh	r3, [r3, #26]
 800f5d0:	f003 0310 	and.w	r3, r3, #16
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d002      	beq.n	800f5de <lwip_netconn_do_close_internal+0xe6>
    shut_close = 1;
 800f5d8:	2301      	movs	r3, #1
 800f5da:	75bb      	strb	r3, [r7, #22]
 800f5dc:	e001      	b.n	800f5e2 <lwip_netconn_do_close_internal+0xea>
  } else {
    shut_close = 0;
 800f5de:	2300      	movs	r3, #0
 800f5e0:	75bb      	strb	r3, [r7, #22]
  }

  /* Set back some callback pointers */
  if (shut_close) {
 800f5e2:	7dbb      	ldrb	r3, [r7, #22]
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d003      	beq.n	800f5f0 <lwip_netconn_do_close_internal+0xf8>
    tcp_arg(tpcb, NULL);
 800f5e8:	2100      	movs	r1, #0
 800f5ea:	6938      	ldr	r0, [r7, #16]
 800f5ec:	f004 f86e 	bl	80136cc <tcp_arg>
  }
  if (tpcb->state == LISTEN) {
 800f5f0:	693b      	ldr	r3, [r7, #16]
 800f5f2:	7d1b      	ldrb	r3, [r3, #20]
 800f5f4:	2b01      	cmp	r3, #1
 800f5f6:	d104      	bne.n	800f602 <lwip_netconn_do_close_internal+0x10a>
    tcp_accept(tpcb, NULL);
 800f5f8:	2100      	movs	r1, #0
 800f5fa:	6938      	ldr	r0, [r7, #16]
 800f5fc:	f004 f8de 	bl	80137bc <tcp_accept>
 800f600:	e01d      	b.n	800f63e <lwip_netconn_do_close_internal+0x146>
  } else {
    /* some callbacks have to be reset if tcp_close is not successful */
    if (shut_rx) {
 800f602:	7bbb      	ldrb	r3, [r7, #14]
 800f604:	2b00      	cmp	r3, #0
 800f606:	d007      	beq.n	800f618 <lwip_netconn_do_close_internal+0x120>
      tcp_recv(tpcb, NULL);
 800f608:	2100      	movs	r1, #0
 800f60a:	6938      	ldr	r0, [r7, #16]
 800f60c:	f004 f870 	bl	80136f0 <tcp_recv>
      tcp_accept(tpcb, NULL);
 800f610:	2100      	movs	r1, #0
 800f612:	6938      	ldr	r0, [r7, #16]
 800f614:	f004 f8d2 	bl	80137bc <tcp_accept>
    }
    if (shut_tx) {
 800f618:	7b7b      	ldrb	r3, [r7, #13]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d003      	beq.n	800f626 <lwip_netconn_do_close_internal+0x12e>
      tcp_sent(tpcb, NULL);
 800f61e:	2100      	movs	r1, #0
 800f620:	6938      	ldr	r0, [r7, #16]
 800f622:	f004 f887 	bl	8013734 <tcp_sent>
    }
    if (shut_close) {
 800f626:	7dbb      	ldrb	r3, [r7, #22]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d008      	beq.n	800f63e <lwip_netconn_do_close_internal+0x146>
      tcp_poll(tpcb, NULL, 0);
 800f62c:	2200      	movs	r2, #0
 800f62e:	2100      	movs	r1, #0
 800f630:	6938      	ldr	r0, [r7, #16]
 800f632:	f004 f8db 	bl	80137ec <tcp_poll>
      tcp_err(tpcb, NULL);
 800f636:	2100      	movs	r1, #0
 800f638:	6938      	ldr	r0, [r7, #16]
 800f63a:	f004 f89d 	bl	8013778 <tcp_err>
    }
  }
  /* Try to close the connection */
  if (shut_close) {
 800f63e:	7dbb      	ldrb	r3, [r7, #22]
 800f640:	2b00      	cmp	r3, #0
 800f642:	d005      	beq.n	800f650 <lwip_netconn_do_close_internal+0x158>
      }
    }
    if ((err == ERR_OK) && (tpcb != NULL))
#endif /* LWIP_SO_LINGER */
    {
      err = tcp_close(tpcb);
 800f644:	6938      	ldr	r0, [r7, #16]
 800f646:	f002 ff37 	bl	80124b8 <tcp_close>
 800f64a:	4603      	mov	r3, r0
 800f64c:	75fb      	strb	r3, [r7, #23]
 800f64e:	e007      	b.n	800f660 <lwip_netconn_do_close_internal+0x168>
    }
  } else {
    err = tcp_shutdown(tpcb, shut_rx, shut_tx);
 800f650:	7bbb      	ldrb	r3, [r7, #14]
 800f652:	7b7a      	ldrb	r2, [r7, #13]
 800f654:	4619      	mov	r1, r3
 800f656:	6938      	ldr	r0, [r7, #16]
 800f658:	f002 ff5a 	bl	8012510 <tcp_shutdown>
 800f65c:	4603      	mov	r3, r0
 800f65e:	75fb      	strb	r3, [r7, #23]
  }
  if (err == ERR_OK) {
 800f660:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d102      	bne.n	800f66e <lwip_netconn_do_close_internal+0x176>
    close_finished = 1;
 800f668:	2301      	movs	r3, #1
 800f66a:	757b      	strb	r3, [r7, #21]
 800f66c:	e016      	b.n	800f69c <lwip_netconn_do_close_internal+0x1a4>
      close_finished = 0;
      err = ERR_INPROGRESS;
    }
#endif /* LWIP_SO_LINGER */
  } else {
    if (err == ERR_MEM) {
 800f66e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f672:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f676:	d10f      	bne.n	800f698 <lwip_netconn_do_close_internal+0x1a0>
        close_timeout = conn->linger * 1000U;
      }
#endif
      if ((s32_t)(sys_now() - conn->current_msg->msg.sd.time_started) >= close_timeout) {
#else /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
      if (conn->current_msg->msg.sd.polls_left == 0) {
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	6a1b      	ldr	r3, [r3, #32]
 800f67c:	7a5b      	ldrb	r3, [r3, #9]
 800f67e:	2b00      	cmp	r3, #0
 800f680:	d10c      	bne.n	800f69c <lwip_netconn_do_close_internal+0x1a4>
#endif /* LWIP_SO_SNDTIMEO || LWIP_SO_LINGER */
        close_finished = 1;
 800f682:	2301      	movs	r3, #1
 800f684:	757b      	strb	r3, [r7, #21]
        if (shut_close) {
 800f686:	7dbb      	ldrb	r3, [r7, #22]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d007      	beq.n	800f69c <lwip_netconn_do_close_internal+0x1a4>
          /* in this case, we want to RST the connection */
          tcp_abort(tpcb);
 800f68c:	6938      	ldr	r0, [r7, #16]
 800f68e:	f003 f859 	bl	8012744 <tcp_abort>
          err = ERR_OK;
 800f692:	2300      	movs	r3, #0
 800f694:	75fb      	strb	r3, [r7, #23]
 800f696:	e001      	b.n	800f69c <lwip_netconn_do_close_internal+0x1a4>
        }
      }
    } else {
      /* Closing failed for a non-memory error: give up */
      close_finished = 1;
 800f698:	2301      	movs	r3, #1
 800f69a:	757b      	strb	r3, [r7, #21]
    }
  }
  if (close_finished) {
 800f69c:	7d7b      	ldrb	r3, [r7, #21]
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d044      	beq.n	800f72c <lwip_netconn_do_close_internal+0x234>
    /* Closing done (succeeded, non-memory error, nonblocking error or timeout) */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	6a1b      	ldr	r3, [r3, #32]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	330c      	adds	r3, #12
 800f6aa:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	6a1b      	ldr	r3, [r3, #32]
 800f6b0:	7dfa      	ldrb	r2, [r7, #23]
 800f6b2:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	2200      	movs	r2, #0
 800f6b8:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	2200      	movs	r2, #0
 800f6be:	705a      	strb	r2, [r3, #1]
    if (err == ERR_OK) {
 800f6c0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d129      	bne.n	800f71c <lwip_netconn_do_close_internal+0x224>
      if (shut_close) {
 800f6c8:	7dbb      	ldrb	r3, [r7, #22]
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d00c      	beq.n	800f6e8 <lwip_netconn_do_close_internal+0x1f0>
        /* Set back some callback pointers as conn is going away */
        conn->pcb.tcp = NULL;
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	605a      	str	r2, [r3, #4]
        /* Trigger select() in socket layer. Make sure everybody notices activity
         on the connection, error first! */
        API_EVENT(conn, NETCONN_EVT_ERROR, 0);
 800f6d4:	687b      	ldr	r3, [r7, #4]
 800f6d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6d8:	2b00      	cmp	r3, #0
 800f6da:	d005      	beq.n	800f6e8 <lwip_netconn_do_close_internal+0x1f0>
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6e0:	2200      	movs	r2, #0
 800f6e2:	2104      	movs	r1, #4
 800f6e4:	6878      	ldr	r0, [r7, #4]
 800f6e6:	4798      	blx	r3
      }
      if (shut_rx) {
 800f6e8:	7bbb      	ldrb	r3, [r7, #14]
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d009      	beq.n	800f702 <lwip_netconn_do_close_internal+0x20a>
        API_EVENT(conn, NETCONN_EVT_RCVPLUS, 0);
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d005      	beq.n	800f702 <lwip_netconn_do_close_internal+0x20a>
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	2100      	movs	r1, #0
 800f6fe:	6878      	ldr	r0, [r7, #4]
 800f700:	4798      	blx	r3
      }
      if (shut_tx) {
 800f702:	7b7b      	ldrb	r3, [r7, #13]
 800f704:	2b00      	cmp	r3, #0
 800f706:	d009      	beq.n	800f71c <lwip_netconn_do_close_internal+0x224>
        API_EVENT(conn, NETCONN_EVT_SENDPLUS, 0);
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f70c:	2b00      	cmp	r3, #0
 800f70e:	d005      	beq.n	800f71c <lwip_netconn_do_close_internal+0x224>
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f714:	2200      	movs	r2, #0
 800f716:	2102      	movs	r1, #2
 800f718:	6878      	ldr	r0, [r7, #4]
 800f71a:	4798      	blx	r3
      }
    }
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800f71c:	78fb      	ldrb	r3, [r7, #3]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d002      	beq.n	800f728 <lwip_netconn_do_close_internal+0x230>
#endif
    {
      /* wake up the application task */
      sys_sem_signal(op_completed_sem);
 800f722:	68b8      	ldr	r0, [r7, #8]
 800f724:	f00b feb4 	bl	801b490 <sys_sem_signal>
    }
    return ERR_OK;
 800f728:	2300      	movs	r3, #0
 800f72a:	e02e      	b.n	800f78a <lwip_netconn_do_close_internal+0x292>
  }
  if (!close_finished) {
 800f72c:	7d7b      	ldrb	r3, [r7, #21]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	d11e      	bne.n	800f770 <lwip_netconn_do_close_internal+0x278>
    /* Closing failed and we want to wait: restore some of the callbacks */
    /* Closing of listen pcb will never fail! */
    LWIP_ASSERT("Closing a listen pcb may not fail!", (tpcb->state != LISTEN));
 800f732:	693b      	ldr	r3, [r7, #16]
 800f734:	7d1b      	ldrb	r3, [r3, #20]
 800f736:	2b01      	cmp	r3, #1
 800f738:	d106      	bne.n	800f748 <lwip_netconn_do_close_internal+0x250>
 800f73a:	4b16      	ldr	r3, [pc, #88]	; (800f794 <lwip_netconn_do_close_internal+0x29c>)
 800f73c:	f240 4241 	movw	r2, #1089	; 0x441
 800f740:	491b      	ldr	r1, [pc, #108]	; (800f7b0 <lwip_netconn_do_close_internal+0x2b8>)
 800f742:	4816      	ldr	r0, [pc, #88]	; (800f79c <lwip_netconn_do_close_internal+0x2a4>)
 800f744:	f00c f970 	bl	801ba28 <iprintf>
    if (shut_tx) {
 800f748:	7b7b      	ldrb	r3, [r7, #13]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	d003      	beq.n	800f756 <lwip_netconn_do_close_internal+0x25e>
      tcp_sent(tpcb, sent_tcp);
 800f74e:	4919      	ldr	r1, [pc, #100]	; (800f7b4 <lwip_netconn_do_close_internal+0x2bc>)
 800f750:	6938      	ldr	r0, [r7, #16]
 800f752:	f003 ffef 	bl	8013734 <tcp_sent>
    }
    /* when waiting for close, set up poll interval to 500ms */
    tcp_poll(tpcb, poll_tcp, 1);
 800f756:	2201      	movs	r2, #1
 800f758:	4917      	ldr	r1, [pc, #92]	; (800f7b8 <lwip_netconn_do_close_internal+0x2c0>)
 800f75a:	6938      	ldr	r0, [r7, #16]
 800f75c:	f004 f846 	bl	80137ec <tcp_poll>
    tcp_err(tpcb, err_tcp);
 800f760:	4916      	ldr	r1, [pc, #88]	; (800f7bc <lwip_netconn_do_close_internal+0x2c4>)
 800f762:	6938      	ldr	r0, [r7, #16]
 800f764:	f004 f808 	bl	8013778 <tcp_err>
    tcp_arg(tpcb, conn);
 800f768:	6879      	ldr	r1, [r7, #4]
 800f76a:	6938      	ldr	r0, [r7, #16]
 800f76c:	f003 ffae 	bl	80136cc <tcp_arg>
    /* don't restore recv callback: we don't want to receive any more data */
  }
  /* If closing didn't succeed, we get called again either
     from poll_tcp or from sent_tcp */
  LWIP_ASSERT("err != ERR_OK", err != ERR_OK);
 800f770:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f774:	2b00      	cmp	r3, #0
 800f776:	d106      	bne.n	800f786 <lwip_netconn_do_close_internal+0x28e>
 800f778:	4b06      	ldr	r3, [pc, #24]	; (800f794 <lwip_netconn_do_close_internal+0x29c>)
 800f77a:	f240 424d 	movw	r2, #1101	; 0x44d
 800f77e:	4910      	ldr	r1, [pc, #64]	; (800f7c0 <lwip_netconn_do_close_internal+0x2c8>)
 800f780:	4806      	ldr	r0, [pc, #24]	; (800f79c <lwip_netconn_do_close_internal+0x2a4>)
 800f782:	f00c f951 	bl	801ba28 <iprintf>
  return err;
 800f786:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f78a:	4618      	mov	r0, r3
 800f78c:	3718      	adds	r7, #24
 800f78e:	46bd      	mov	sp, r7
 800f790:	bd80      	pop	{r7, pc}
 800f792:	bf00      	nop
 800f794:	0801cfec 	.word	0x0801cfec
 800f798:	0801d2c0 	.word	0x0801d2c0
 800f79c:	0801d030 	.word	0x0801d030
 800f7a0:	0801d2d0 	.word	0x0801d2d0
 800f7a4:	0801d2f0 	.word	0x0801d2f0
 800f7a8:	0801d314 	.word	0x0801d314
 800f7ac:	0801d154 	.word	0x0801d154
 800f7b0:	0801d328 	.word	0x0801d328
 800f7b4:	0800eee9 	.word	0x0800eee9
 800f7b8:	0800ee21 	.word	0x0800ee21
 800f7bc:	0800ef91 	.word	0x0800ef91
 800f7c0:	0801d34c 	.word	0x0801d34c

0800f7c4 <lwip_netconn_do_delconn>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_delconn(void *m)
{
 800f7c4:	b580      	push	{r7, lr}
 800f7c6:	b084      	sub	sp, #16
 800f7c8:	af00      	add	r7, sp, #0
 800f7ca:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f7cc:	687b      	ldr	r3, [r7, #4]
 800f7ce:	60fb      	str	r3, [r7, #12]

  enum netconn_state state = msg->conn->state;
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	681b      	ldr	r3, [r3, #0]
 800f7d4:	785b      	ldrb	r3, [r3, #1]
 800f7d6:	72fb      	strb	r3, [r7, #11]
  LWIP_ASSERT("netconn state error", /* this only happens for TCP netconns */
 800f7d8:	7afb      	ldrb	r3, [r7, #11]
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d00d      	beq.n	800f7fa <lwip_netconn_do_delconn+0x36>
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	781b      	ldrb	r3, [r3, #0]
 800f7e4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f7e8:	2b10      	cmp	r3, #16
 800f7ea:	d006      	beq.n	800f7fa <lwip_netconn_do_delconn+0x36>
 800f7ec:	4b60      	ldr	r3, [pc, #384]	; (800f970 <lwip_netconn_do_delconn+0x1ac>)
 800f7ee:	f240 425e 	movw	r2, #1118	; 0x45e
 800f7f2:	4960      	ldr	r1, [pc, #384]	; (800f974 <lwip_netconn_do_delconn+0x1b0>)
 800f7f4:	4860      	ldr	r0, [pc, #384]	; (800f978 <lwip_netconn_do_delconn+0x1b4>)
 800f7f6:	f00c f917 	bl	801ba28 <iprintf>
      msg->conn->state = NETCONN_NONE;
      sys_sem_signal(op_completed_sem);
    }
  }
#else /* LWIP_NETCONN_FULLDUPLEX */
  if (((state != NETCONN_NONE) &&
 800f7fa:	7afb      	ldrb	r3, [r7, #11]
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d005      	beq.n	800f80c <lwip_netconn_do_delconn+0x48>
 800f800:	7afb      	ldrb	r3, [r7, #11]
 800f802:	2b02      	cmp	r3, #2
 800f804:	d002      	beq.n	800f80c <lwip_netconn_do_delconn+0x48>
       (state != NETCONN_LISTEN) &&
 800f806:	7afb      	ldrb	r3, [r7, #11]
 800f808:	2b03      	cmp	r3, #3
 800f80a:	d109      	bne.n	800f820 <lwip_netconn_do_delconn+0x5c>
       (state != NETCONN_CONNECT)) ||
 800f80c:	7afb      	ldrb	r3, [r7, #11]
 800f80e:	2b03      	cmp	r3, #3
 800f810:	d10a      	bne.n	800f828 <lwip_netconn_do_delconn+0x64>
      ((state == NETCONN_CONNECT) && !IN_NONBLOCKING_CONNECT(msg->conn))) {
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	681b      	ldr	r3, [r3, #0]
 800f816:	7f1b      	ldrb	r3, [r3, #28]
 800f818:	f003 0304 	and.w	r3, r3, #4
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d103      	bne.n	800f828 <lwip_netconn_do_delconn+0x64>
    /* This means either a blocking write or blocking connect is running
       (nonblocking write returns and sets state to NONE) */
    msg->err = ERR_INPROGRESS;
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	22fb      	movs	r2, #251	; 0xfb
 800f824:	711a      	strb	r2, [r3, #4]
 800f826:	e097      	b.n	800f958 <lwip_netconn_do_delconn+0x194>
  } else
#endif /* LWIP_NETCONN_FULLDUPLEX */
  {
    LWIP_ASSERT("blocking connect in progress",
 800f828:	7afb      	ldrb	r3, [r7, #11]
 800f82a:	2b03      	cmp	r3, #3
 800f82c:	d10d      	bne.n	800f84a <lwip_netconn_do_delconn+0x86>
 800f82e:	68fb      	ldr	r3, [r7, #12]
 800f830:	681b      	ldr	r3, [r3, #0]
 800f832:	7f1b      	ldrb	r3, [r3, #28]
 800f834:	f003 0304 	and.w	r3, r3, #4
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d106      	bne.n	800f84a <lwip_netconn_do_delconn+0x86>
 800f83c:	4b4c      	ldr	r3, [pc, #304]	; (800f970 <lwip_netconn_do_delconn+0x1ac>)
 800f83e:	f240 427a 	movw	r2, #1146	; 0x47a
 800f842:	494e      	ldr	r1, [pc, #312]	; (800f97c <lwip_netconn_do_delconn+0x1b8>)
 800f844:	484c      	ldr	r0, [pc, #304]	; (800f978 <lwip_netconn_do_delconn+0x1b4>)
 800f846:	f00c f8ef 	bl	801ba28 <iprintf>
                (state != NETCONN_CONNECT) || IN_NONBLOCKING_CONNECT(msg->conn));
    msg->err = ERR_OK;
 800f84a:	68fb      	ldr	r3, [r7, #12]
 800f84c:	2200      	movs	r2, #0
 800f84e:	711a      	strb	r2, [r3, #4]
#if LWIP_NETCONN_FULLDUPLEX
    /* Mark mboxes invalid */
    netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
    netconn_drain(msg->conn);
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	681b      	ldr	r3, [r3, #0]
 800f854:	4618      	mov	r0, r3
 800f856:	f7ff fdd1 	bl	800f3fc <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */

    if (msg->conn->pcb.tcp != NULL) {
 800f85a:	68fb      	ldr	r3, [r7, #12]
 800f85c:	681b      	ldr	r3, [r3, #0]
 800f85e:	685b      	ldr	r3, [r3, #4]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d05f      	beq.n	800f924 <lwip_netconn_do_delconn+0x160>

      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	781b      	ldrb	r3, [r3, #0]
 800f86a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f86e:	2b10      	cmp	r3, #16
 800f870:	d00d      	beq.n	800f88e <lwip_netconn_do_delconn+0xca>
 800f872:	2b20      	cmp	r3, #32
 800f874:	d151      	bne.n	800f91a <lwip_netconn_do_delconn+0x156>
          raw_remove(msg->conn->pcb.raw);
          break;
#endif /* LWIP_RAW */
#if LWIP_UDP
        case NETCONN_UDP:
          msg->conn->pcb.udp->recv_arg = NULL;
 800f876:	68fb      	ldr	r3, [r7, #12]
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	685b      	ldr	r3, [r3, #4]
 800f87c:	2200      	movs	r2, #0
 800f87e:	61da      	str	r2, [r3, #28]
          udp_remove(msg->conn->pcb.udp);
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	685b      	ldr	r3, [r3, #4]
 800f886:	4618      	mov	r0, r3
 800f888:	f009 f98c 	bl	8018ba4 <udp_remove>
          break;
 800f88c:	e046      	b.n	800f91c <lwip_netconn_do_delconn+0x158>
#endif /* LWIP_UDP */
#if LWIP_TCP
        case NETCONN_TCP:
          LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800f88e:	68fb      	ldr	r3, [r7, #12]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	6a1b      	ldr	r3, [r3, #32]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d006      	beq.n	800f8a6 <lwip_netconn_do_delconn+0xe2>
 800f898:	4b35      	ldr	r3, [pc, #212]	; (800f970 <lwip_netconn_do_delconn+0x1ac>)
 800f89a:	f240 4294 	movw	r2, #1172	; 0x494
 800f89e:	4938      	ldr	r1, [pc, #224]	; (800f980 <lwip_netconn_do_delconn+0x1bc>)
 800f8a0:	4835      	ldr	r0, [pc, #212]	; (800f978 <lwip_netconn_do_delconn+0x1b4>)
 800f8a2:	f00c f8c1 	bl	801ba28 <iprintf>
          msg->conn->state = NETCONN_CLOSE;
 800f8a6:	68fb      	ldr	r3, [r7, #12]
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	2204      	movs	r2, #4
 800f8ac:	705a      	strb	r2, [r3, #1]
          msg->msg.sd.shut = NETCONN_SHUT_RDWR;
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	2203      	movs	r2, #3
 800f8b2:	721a      	strb	r2, [r3, #8]
          msg->conn->current_msg = msg;
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	681b      	ldr	r3, [r3, #0]
 800f8b8:	68fa      	ldr	r2, [r7, #12]
 800f8ba:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
          if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	2100      	movs	r1, #0
 800f8c2:	4618      	mov	r0, r3
 800f8c4:	f7ff fe18 	bl	800f4f8 <lwip_netconn_do_close_internal>
 800f8c8:	4603      	mov	r3, r0
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	d04b      	beq.n	800f966 <lwip_netconn_do_delconn+0x1a2>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800f8ce:	68fb      	ldr	r3, [r7, #12]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	785b      	ldrb	r3, [r3, #1]
 800f8d4:	2b04      	cmp	r3, #4
 800f8d6:	d006      	beq.n	800f8e6 <lwip_netconn_do_delconn+0x122>
 800f8d8:	4b25      	ldr	r3, [pc, #148]	; (800f970 <lwip_netconn_do_delconn+0x1ac>)
 800f8da:	f240 429a 	movw	r2, #1178	; 0x49a
 800f8de:	4929      	ldr	r1, [pc, #164]	; (800f984 <lwip_netconn_do_delconn+0x1c0>)
 800f8e0:	4825      	ldr	r0, [pc, #148]	; (800f978 <lwip_netconn_do_delconn+0x1b4>)
 800f8e2:	f00c f8a1 	bl	801ba28 <iprintf>
            UNLOCK_TCPIP_CORE();
 800f8e6:	4828      	ldr	r0, [pc, #160]	; (800f988 <lwip_netconn_do_delconn+0x1c4>)
 800f8e8:	f00b fe43 	bl	801b572 <sys_mutex_unlock>
            sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	330c      	adds	r3, #12
 800f8f2:	2100      	movs	r1, #0
 800f8f4:	4618      	mov	r0, r3
 800f8f6:	f00b fd9a 	bl	801b42e <sys_arch_sem_wait>
            LOCK_TCPIP_CORE();
 800f8fa:	4823      	ldr	r0, [pc, #140]	; (800f988 <lwip_netconn_do_delconn+0x1c4>)
 800f8fc:	f00b fe2a 	bl	801b554 <sys_mutex_lock>
            LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	681b      	ldr	r3, [r3, #0]
 800f904:	785b      	ldrb	r3, [r3, #1]
 800f906:	2b00      	cmp	r3, #0
 800f908:	d02d      	beq.n	800f966 <lwip_netconn_do_delconn+0x1a2>
 800f90a:	4b19      	ldr	r3, [pc, #100]	; (800f970 <lwip_netconn_do_delconn+0x1ac>)
 800f90c:	f240 429e 	movw	r2, #1182	; 0x49e
 800f910:	491c      	ldr	r1, [pc, #112]	; (800f984 <lwip_netconn_do_delconn+0x1c0>)
 800f912:	4819      	ldr	r0, [pc, #100]	; (800f978 <lwip_netconn_do_delconn+0x1b4>)
 800f914:	f00c f888 	bl	801ba28 <iprintf>
#else /* LWIP_TCPIP_CORE_LOCKING */
          lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
          /* API_EVENT is called inside lwip_netconn_do_close_internal, before releasing
             the application thread, so we can return at this point! */
          return;
 800f918:	e025      	b.n	800f966 <lwip_netconn_do_delconn+0x1a2>
#endif /* LWIP_TCP */
        default:
          break;
 800f91a:	bf00      	nop
      }
      msg->conn->pcb.tcp = NULL;
 800f91c:	68fb      	ldr	r3, [r7, #12]
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	2200      	movs	r2, #0
 800f922:	605a      	str	r2, [r3, #4]
    }
    /* tcp netconns don't come here! */

    /* @todo: this lets select make the socket readable and writable,
       which is wrong! errfd instead? */
    API_EVENT(msg->conn, NETCONN_EVT_RCVPLUS, 0);
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	681b      	ldr	r3, [r3, #0]
 800f928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d007      	beq.n	800f93e <lwip_netconn_do_delconn+0x17a>
 800f92e:	68fb      	ldr	r3, [r7, #12]
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f934:	68fa      	ldr	r2, [r7, #12]
 800f936:	6810      	ldr	r0, [r2, #0]
 800f938:	2200      	movs	r2, #0
 800f93a:	2100      	movs	r1, #0
 800f93c:	4798      	blx	r3
    API_EVENT(msg->conn, NETCONN_EVT_SENDPLUS, 0);
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f944:	2b00      	cmp	r3, #0
 800f946:	d007      	beq.n	800f958 <lwip_netconn_do_delconn+0x194>
 800f948:	68fb      	ldr	r3, [r7, #12]
 800f94a:	681b      	ldr	r3, [r3, #0]
 800f94c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f94e:	68fa      	ldr	r2, [r7, #12]
 800f950:	6810      	ldr	r0, [r2, #0]
 800f952:	2200      	movs	r2, #0
 800f954:	2102      	movs	r1, #2
 800f956:	4798      	blx	r3
  }
  if (sys_sem_valid(LWIP_API_MSG_SEM(msg))) {
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	681b      	ldr	r3, [r3, #0]
 800f95c:	330c      	adds	r3, #12
 800f95e:	4618      	mov	r0, r3
 800f960:	f00b fdb0 	bl	801b4c4 <sys_sem_valid>
 800f964:	e000      	b.n	800f968 <lwip_netconn_do_delconn+0x1a4>
          return;
 800f966:	bf00      	nop
    TCPIP_APIMSG_ACK(msg);
  }
}
 800f968:	3710      	adds	r7, #16
 800f96a:	46bd      	mov	sp, r7
 800f96c:	bd80      	pop	{r7, pc}
 800f96e:	bf00      	nop
 800f970:	0801cfec 	.word	0x0801cfec
 800f974:	0801d35c 	.word	0x0801d35c
 800f978:	0801d030 	.word	0x0801d030
 800f97c:	0801d370 	.word	0x0801d370
 800f980:	0801d390 	.word	0x0801d390
 800f984:	0801d3ac 	.word	0x0801d3ac
 800f988:	2000a600 	.word	0x2000a600

0800f98c <lwip_netconn_do_bind>:
 * @param m the api_msg pointing to the connection and containing
 *          the IP address and port to bind to
 */
void
lwip_netconn_do_bind(void *m)
{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b084      	sub	sp, #16
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	60bb      	str	r3, [r7, #8]
  err_t err;

  if (msg->conn->pcb.tcp != NULL) {
 800f998:	68bb      	ldr	r3, [r7, #8]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	685b      	ldr	r3, [r3, #4]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d025      	beq.n	800f9ee <lwip_netconn_do_bind+0x62>
    switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800f9a2:	68bb      	ldr	r3, [r7, #8]
 800f9a4:	681b      	ldr	r3, [r3, #0]
 800f9a6:	781b      	ldrb	r3, [r3, #0]
 800f9a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f9ac:	2b10      	cmp	r3, #16
 800f9ae:	d00e      	beq.n	800f9ce <lwip_netconn_do_bind+0x42>
 800f9b0:	2b20      	cmp	r3, #32
 800f9b2:	d119      	bne.n	800f9e8 <lwip_netconn_do_bind+0x5c>
        err = raw_bind(msg->conn->pcb.raw, API_EXPR_REF(msg->msg.bc.ipaddr));
        break;
#endif /* LWIP_RAW */
#if LWIP_UDP
      case NETCONN_UDP:
        err = udp_bind(msg->conn->pcb.udp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800f9b4:	68bb      	ldr	r3, [r7, #8]
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	6858      	ldr	r0, [r3, #4]
 800f9ba:	68bb      	ldr	r3, [r7, #8]
 800f9bc:	6899      	ldr	r1, [r3, #8]
 800f9be:	68bb      	ldr	r3, [r7, #8]
 800f9c0:	899b      	ldrh	r3, [r3, #12]
 800f9c2:	461a      	mov	r2, r3
 800f9c4:	f009 f846 	bl	8018a54 <udp_bind>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	73fb      	strb	r3, [r7, #15]
        break;
 800f9cc:	e011      	b.n	800f9f2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case NETCONN_TCP:
        err = tcp_bind(msg->conn->pcb.tcp, API_EXPR_REF(msg->msg.bc.ipaddr), msg->msg.bc.port);
 800f9ce:	68bb      	ldr	r3, [r7, #8]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	6858      	ldr	r0, [r3, #4]
 800f9d4:	68bb      	ldr	r3, [r7, #8]
 800f9d6:	6899      	ldr	r1, [r3, #8]
 800f9d8:	68bb      	ldr	r3, [r7, #8]
 800f9da:	899b      	ldrh	r3, [r3, #12]
 800f9dc:	461a      	mov	r2, r3
 800f9de:	f002 febd 	bl	801275c <tcp_bind>
 800f9e2:	4603      	mov	r3, r0
 800f9e4:	73fb      	strb	r3, [r7, #15]
        break;
 800f9e6:	e004      	b.n	800f9f2 <lwip_netconn_do_bind+0x66>
#endif /* LWIP_TCP */
      default:
        err = ERR_VAL;
 800f9e8:	23fa      	movs	r3, #250	; 0xfa
 800f9ea:	73fb      	strb	r3, [r7, #15]
        break;
 800f9ec:	e001      	b.n	800f9f2 <lwip_netconn_do_bind+0x66>
    }
  } else {
    err = ERR_VAL;
 800f9ee:	23fa      	movs	r3, #250	; 0xfa
 800f9f0:	73fb      	strb	r3, [r7, #15]
  }
  msg->err = err;
 800f9f2:	68bb      	ldr	r3, [r7, #8]
 800f9f4:	7bfa      	ldrb	r2, [r7, #15]
 800f9f6:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800f9f8:	bf00      	nop
 800f9fa:	3710      	adds	r7, #16
 800f9fc:	46bd      	mov	sp, r7
 800f9fe:	bd80      	pop	{r7, pc}

0800fa00 <lwip_netconn_do_send>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_send(void *m)
{
 800fa00:	b580      	push	{r7, lr}
 800fa02:	b084      	sub	sp, #16
 800fa04:	af00      	add	r7, sp, #0
 800fa06:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	60bb      	str	r3, [r7, #8]

  err_t err = netconn_err(msg->conn);
 800fa0c:	68bb      	ldr	r3, [r7, #8]
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	4618      	mov	r0, r3
 800fa12:	f7ff f875 	bl	800eb00 <netconn_err>
 800fa16:	4603      	mov	r3, r0
 800fa18:	73fb      	strb	r3, [r7, #15]
  if (err == ERR_OK) {
 800fa1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d134      	bne.n	800fa8c <lwip_netconn_do_send+0x8c>
    if (msg->conn->pcb.tcp != NULL) {
 800fa22:	68bb      	ldr	r3, [r7, #8]
 800fa24:	681b      	ldr	r3, [r3, #0]
 800fa26:	685b      	ldr	r3, [r3, #4]
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d02d      	beq.n	800fa88 <lwip_netconn_do_send+0x88>
      switch (NETCONNTYPE_GROUP(msg->conn->type)) {
 800fa2c:	68bb      	ldr	r3, [r7, #8]
 800fa2e:	681b      	ldr	r3, [r3, #0]
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fa36:	2b20      	cmp	r3, #32
 800fa38:	d123      	bne.n	800fa82 <lwip_netconn_do_send+0x82>
            err = udp_sendto_chksum(msg->conn->pcb.udp, msg->msg.b->p,
                                    &msg->msg.b->addr, msg->msg.b->port,
                                    msg->msg.b->flags & NETBUF_FLAG_CHKSUM, msg->msg.b->toport_chksum);
          }
#else /* LWIP_CHECKSUM_ON_COPY */
          if (ip_addr_isany_val(msg->msg.b->addr) || IP_IS_ANY_TYPE_VAL(msg->msg.b->addr)) {
 800fa3a:	68bb      	ldr	r3, [r7, #8]
 800fa3c:	689b      	ldr	r3, [r3, #8]
 800fa3e:	689b      	ldr	r3, [r3, #8]
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d10c      	bne.n	800fa5e <lwip_netconn_do_send+0x5e>
            err = udp_send(msg->conn->pcb.udp, msg->msg.b->p);
 800fa44:	68bb      	ldr	r3, [r7, #8]
 800fa46:	681b      	ldr	r3, [r3, #0]
 800fa48:	685a      	ldr	r2, [r3, #4]
 800fa4a:	68bb      	ldr	r3, [r7, #8]
 800fa4c:	689b      	ldr	r3, [r3, #8]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	4619      	mov	r1, r3
 800fa52:	4610      	mov	r0, r2
 800fa54:	f008 fe14 	bl	8018680 <udp_send>
 800fa58:	4603      	mov	r3, r0
 800fa5a:	73fb      	strb	r3, [r7, #15]
          } else {
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
          }
#endif /* LWIP_CHECKSUM_ON_COPY */
          break;
 800fa5c:	e016      	b.n	800fa8c <lwip_netconn_do_send+0x8c>
            err = udp_sendto(msg->conn->pcb.udp, msg->msg.b->p, &msg->msg.b->addr, msg->msg.b->port);
 800fa5e:	68bb      	ldr	r3, [r7, #8]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	6858      	ldr	r0, [r3, #4]
 800fa64:	68bb      	ldr	r3, [r7, #8]
 800fa66:	689b      	ldr	r3, [r3, #8]
 800fa68:	6819      	ldr	r1, [r3, #0]
 800fa6a:	68bb      	ldr	r3, [r7, #8]
 800fa6c:	689b      	ldr	r3, [r3, #8]
 800fa6e:	f103 0208 	add.w	r2, r3, #8
 800fa72:	68bb      	ldr	r3, [r7, #8]
 800fa74:	689b      	ldr	r3, [r3, #8]
 800fa76:	899b      	ldrh	r3, [r3, #12]
 800fa78:	f008 fe36 	bl	80186e8 <udp_sendto>
 800fa7c:	4603      	mov	r3, r0
 800fa7e:	73fb      	strb	r3, [r7, #15]
          break;
 800fa80:	e004      	b.n	800fa8c <lwip_netconn_do_send+0x8c>
#endif /* LWIP_UDP */
        default:
          err = ERR_CONN;
 800fa82:	23f5      	movs	r3, #245	; 0xf5
 800fa84:	73fb      	strb	r3, [r7, #15]
          break;
 800fa86:	e001      	b.n	800fa8c <lwip_netconn_do_send+0x8c>
      }
    } else {
      err = ERR_CONN;
 800fa88:	23f5      	movs	r3, #245	; 0xf5
 800fa8a:	73fb      	strb	r3, [r7, #15]
    }
  }
  msg->err = err;
 800fa8c:	68bb      	ldr	r3, [r7, #8]
 800fa8e:	7bfa      	ldrb	r2, [r7, #15]
 800fa90:	711a      	strb	r2, [r3, #4]
  TCPIP_APIMSG_ACK(msg);
}
 800fa92:	bf00      	nop
 800fa94:	3710      	adds	r7, #16
 800fa96:	46bd      	mov	sp, r7
 800fa98:	bd80      	pop	{r7, pc}

0800fa9a <lwip_netconn_do_recv>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_recv(void *m)
{
 800fa9a:	b580      	push	{r7, lr}
 800fa9c:	b086      	sub	sp, #24
 800fa9e:	af00      	add	r7, sp, #0
 800faa0:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800faa2:	687b      	ldr	r3, [r7, #4]
 800faa4:	613b      	str	r3, [r7, #16]

  msg->err = ERR_OK;
 800faa6:	693b      	ldr	r3, [r7, #16]
 800faa8:	2200      	movs	r2, #0
 800faaa:	711a      	strb	r2, [r3, #4]
  if (msg->conn->pcb.tcp != NULL) {
 800faac:	693b      	ldr	r3, [r7, #16]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	685b      	ldr	r3, [r3, #4]
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	d022      	beq.n	800fafc <lwip_netconn_do_recv+0x62>
    if (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) {
 800fab6:	693b      	ldr	r3, [r7, #16]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	781b      	ldrb	r3, [r3, #0]
 800fabc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800fac0:	2b10      	cmp	r3, #16
 800fac2:	d11b      	bne.n	800fafc <lwip_netconn_do_recv+0x62>
      size_t remaining = msg->msg.r.len;
 800fac4:	693b      	ldr	r3, [r7, #16]
 800fac6:	689b      	ldr	r3, [r3, #8]
 800fac8:	617b      	str	r3, [r7, #20]
      do {
        u16_t recved = (u16_t)((remaining > 0xffff) ? 0xffff : remaining);
 800faca:	697b      	ldr	r3, [r7, #20]
 800facc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fad0:	d202      	bcs.n	800fad8 <lwip_netconn_do_recv+0x3e>
 800fad2:	697b      	ldr	r3, [r7, #20]
 800fad4:	b29b      	uxth	r3, r3
 800fad6:	e001      	b.n	800fadc <lwip_netconn_do_recv+0x42>
 800fad8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800fadc:	81fb      	strh	r3, [r7, #14]
        tcp_recved(msg->conn->pcb.tcp, recved);
 800fade:	693b      	ldr	r3, [r7, #16]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	685b      	ldr	r3, [r3, #4]
 800fae4:	89fa      	ldrh	r2, [r7, #14]
 800fae6:	4611      	mov	r1, r2
 800fae8:	4618      	mov	r0, r3
 800faea:	f002 ff29 	bl	8012940 <tcp_recved>
        remaining -= recved;
 800faee:	89fb      	ldrh	r3, [r7, #14]
 800faf0:	697a      	ldr	r2, [r7, #20]
 800faf2:	1ad3      	subs	r3, r2, r3
 800faf4:	617b      	str	r3, [r7, #20]
      } while (remaining != 0);
 800faf6:	697b      	ldr	r3, [r7, #20]
 800faf8:	2b00      	cmp	r3, #0
 800fafa:	d1e6      	bne.n	800faca <lwip_netconn_do_recv+0x30>
    }
  }
  TCPIP_APIMSG_ACK(msg);
}
 800fafc:	bf00      	nop
 800fafe:	3718      	adds	r7, #24
 800fb00:	46bd      	mov	sp, r7
 800fb02:	bd80      	pop	{r7, pc}

0800fb04 <lwip_netconn_do_writemore>:
 * @return ERR_OK
 *         ERR_MEM if LWIP_TCPIP_CORE_LOCKING=1 and sending hasn't yet finished
 */
static err_t
lwip_netconn_do_writemore(struct netconn *conn  WRITE_DELAYED_PARAM)
{
 800fb04:	b580      	push	{r7, lr}
 800fb06:	b088      	sub	sp, #32
 800fb08:	af00      	add	r7, sp, #0
 800fb0a:	6078      	str	r0, [r7, #4]
 800fb0c:	460b      	mov	r3, r1
 800fb0e:	70fb      	strb	r3, [r7, #3]
  err_t err;
  const void *dataptr;
  u16_t len, available;
  u8_t write_finished = 0;
 800fb10:	2300      	movs	r3, #0
 800fb12:	76fb      	strb	r3, [r7, #27]
  size_t diff;
  u8_t dontblock;
  u8_t apiflags;
  u8_t write_more;

  LWIP_ASSERT("conn != NULL", conn != NULL);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d106      	bne.n	800fb28 <lwip_netconn_do_writemore+0x24>
 800fb1a:	4b96      	ldr	r3, [pc, #600]	; (800fd74 <lwip_netconn_do_writemore+0x270>)
 800fb1c:	f240 6273 	movw	r2, #1651	; 0x673
 800fb20:	4995      	ldr	r1, [pc, #596]	; (800fd78 <lwip_netconn_do_writemore+0x274>)
 800fb22:	4896      	ldr	r0, [pc, #600]	; (800fd7c <lwip_netconn_do_writemore+0x278>)
 800fb24:	f00b ff80 	bl	801ba28 <iprintf>
  LWIP_ASSERT("conn->state == NETCONN_WRITE", (conn->state == NETCONN_WRITE));
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	785b      	ldrb	r3, [r3, #1]
 800fb2c:	2b01      	cmp	r3, #1
 800fb2e:	d006      	beq.n	800fb3e <lwip_netconn_do_writemore+0x3a>
 800fb30:	4b90      	ldr	r3, [pc, #576]	; (800fd74 <lwip_netconn_do_writemore+0x270>)
 800fb32:	f240 6274 	movw	r2, #1652	; 0x674
 800fb36:	4992      	ldr	r1, [pc, #584]	; (800fd80 <lwip_netconn_do_writemore+0x27c>)
 800fb38:	4890      	ldr	r0, [pc, #576]	; (800fd7c <lwip_netconn_do_writemore+0x278>)
 800fb3a:	f00b ff75 	bl	801ba28 <iprintf>
  LWIP_ASSERT("conn->current_msg != NULL", conn->current_msg != NULL);
 800fb3e:	687b      	ldr	r3, [r7, #4]
 800fb40:	6a1b      	ldr	r3, [r3, #32]
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d106      	bne.n	800fb54 <lwip_netconn_do_writemore+0x50>
 800fb46:	4b8b      	ldr	r3, [pc, #556]	; (800fd74 <lwip_netconn_do_writemore+0x270>)
 800fb48:	f240 6275 	movw	r2, #1653	; 0x675
 800fb4c:	498d      	ldr	r1, [pc, #564]	; (800fd84 <lwip_netconn_do_writemore+0x280>)
 800fb4e:	488b      	ldr	r0, [pc, #556]	; (800fd7c <lwip_netconn_do_writemore+0x278>)
 800fb50:	f00b ff6a 	bl	801ba28 <iprintf>
  LWIP_ASSERT("conn->pcb.tcp != NULL", conn->pcb.tcp != NULL);
 800fb54:	687b      	ldr	r3, [r7, #4]
 800fb56:	685b      	ldr	r3, [r3, #4]
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d106      	bne.n	800fb6a <lwip_netconn_do_writemore+0x66>
 800fb5c:	4b85      	ldr	r3, [pc, #532]	; (800fd74 <lwip_netconn_do_writemore+0x270>)
 800fb5e:	f240 6276 	movw	r2, #1654	; 0x676
 800fb62:	4989      	ldr	r1, [pc, #548]	; (800fd88 <lwip_netconn_do_writemore+0x284>)
 800fb64:	4885      	ldr	r0, [pc, #532]	; (800fd7c <lwip_netconn_do_writemore+0x278>)
 800fb66:	f00b ff5f 	bl	801ba28 <iprintf>
  LWIP_ASSERT("conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len",
 800fb6a:	687b      	ldr	r3, [r7, #4]
 800fb6c:	6a1b      	ldr	r3, [r3, #32]
 800fb6e:	699a      	ldr	r2, [r3, #24]
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	6a1b      	ldr	r3, [r3, #32]
 800fb74:	695b      	ldr	r3, [r3, #20]
 800fb76:	429a      	cmp	r2, r3
 800fb78:	d306      	bcc.n	800fb88 <lwip_netconn_do_writemore+0x84>
 800fb7a:	4b7e      	ldr	r3, [pc, #504]	; (800fd74 <lwip_netconn_do_writemore+0x270>)
 800fb7c:	f240 6277 	movw	r2, #1655	; 0x677
 800fb80:	4982      	ldr	r1, [pc, #520]	; (800fd8c <lwip_netconn_do_writemore+0x288>)
 800fb82:	487e      	ldr	r0, [pc, #504]	; (800fd7c <lwip_netconn_do_writemore+0x278>)
 800fb84:	f00b ff50 	bl	801ba28 <iprintf>
              conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len);
  LWIP_ASSERT("conn->current_msg->msg.w.vector_cnt > 0", conn->current_msg->msg.w.vector_cnt > 0);
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	6a1b      	ldr	r3, [r3, #32]
 800fb8c:	899b      	ldrh	r3, [r3, #12]
 800fb8e:	2b00      	cmp	r3, #0
 800fb90:	d106      	bne.n	800fba0 <lwip_netconn_do_writemore+0x9c>
 800fb92:	4b78      	ldr	r3, [pc, #480]	; (800fd74 <lwip_netconn_do_writemore+0x270>)
 800fb94:	f240 6279 	movw	r2, #1657	; 0x679
 800fb98:	497d      	ldr	r1, [pc, #500]	; (800fd90 <lwip_netconn_do_writemore+0x28c>)
 800fb9a:	4878      	ldr	r0, [pc, #480]	; (800fd7c <lwip_netconn_do_writemore+0x278>)
 800fb9c:	f00b ff44 	bl	801ba28 <iprintf>

  apiflags = conn->current_msg->msg.w.apiflags;
 800fba0:	687b      	ldr	r3, [r7, #4]
 800fba2:	6a1b      	ldr	r3, [r3, #32]
 800fba4:	7f1b      	ldrb	r3, [r3, #28]
 800fba6:	76bb      	strb	r3, [r7, #26]
  dontblock = netconn_is_nonblocking(conn) || (apiflags & NETCONN_DONTBLOCK);
 800fba8:	687b      	ldr	r3, [r7, #4]
 800fbaa:	7f1b      	ldrb	r3, [r3, #28]
 800fbac:	f003 0302 	and.w	r3, r3, #2
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d104      	bne.n	800fbbe <lwip_netconn_do_writemore+0xba>
 800fbb4:	7ebb      	ldrb	r3, [r7, #26]
 800fbb6:	f003 0304 	and.w	r3, r3, #4
 800fbba:	2b00      	cmp	r3, #0
 800fbbc:	d001      	beq.n	800fbc2 <lwip_netconn_do_writemore+0xbe>
 800fbbe:	2301      	movs	r3, #1
 800fbc0:	e000      	b.n	800fbc4 <lwip_netconn_do_writemore+0xc0>
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	763b      	strb	r3, [r7, #24]
    }
  } else
#endif /* LWIP_SO_SNDTIMEO */
  {
    do {
      dataptr = (const u8_t *)conn->current_msg->msg.w.vector->ptr + conn->current_msg->msg.w.vector_off;
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	6a1b      	ldr	r3, [r3, #32]
 800fbca:	689b      	ldr	r3, [r3, #8]
 800fbcc:	681a      	ldr	r2, [r3, #0]
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	6a1b      	ldr	r3, [r3, #32]
 800fbd2:	691b      	ldr	r3, [r3, #16]
 800fbd4:	4413      	add	r3, r2
 800fbd6:	617b      	str	r3, [r7, #20]
      diff = conn->current_msg->msg.w.vector->len - conn->current_msg->msg.w.vector_off;
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	6a1b      	ldr	r3, [r3, #32]
 800fbdc:	689b      	ldr	r3, [r3, #8]
 800fbde:	685a      	ldr	r2, [r3, #4]
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	6a1b      	ldr	r3, [r3, #32]
 800fbe4:	691b      	ldr	r3, [r3, #16]
 800fbe6:	1ad3      	subs	r3, r2, r3
 800fbe8:	613b      	str	r3, [r7, #16]
      if (diff > 0xffffUL) { /* max_u16_t */
 800fbea:	693b      	ldr	r3, [r7, #16]
 800fbec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fbf0:	d307      	bcc.n	800fc02 <lwip_netconn_do_writemore+0xfe>
        len = 0xffff;
 800fbf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800fbf6:	83bb      	strh	r3, [r7, #28]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800fbf8:	7ebb      	ldrb	r3, [r7, #26]
 800fbfa:	f043 0302 	orr.w	r3, r3, #2
 800fbfe:	76bb      	strb	r3, [r7, #26]
 800fc00:	e001      	b.n	800fc06 <lwip_netconn_do_writemore+0x102>
      } else {
        len = (u16_t)diff;
 800fc02:	693b      	ldr	r3, [r7, #16]
 800fc04:	83bb      	strh	r3, [r7, #28]
      }
      available = tcp_sndbuf(conn->pcb.tcp);
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	685b      	ldr	r3, [r3, #4]
 800fc0a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800fc0e:	81fb      	strh	r3, [r7, #14]
      if (available < len) {
 800fc10:	89fa      	ldrh	r2, [r7, #14]
 800fc12:	8bbb      	ldrh	r3, [r7, #28]
 800fc14:	429a      	cmp	r2, r3
 800fc16:	d216      	bcs.n	800fc46 <lwip_netconn_do_writemore+0x142>
        /* don't try to write more than sendbuf */
        len = available;
 800fc18:	89fb      	ldrh	r3, [r7, #14]
 800fc1a:	83bb      	strh	r3, [r7, #28]
        if (dontblock) {
 800fc1c:	7e3b      	ldrb	r3, [r7, #24]
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d00d      	beq.n	800fc3e <lwip_netconn_do_writemore+0x13a>
          if (!len) {
 800fc22:	8bbb      	ldrh	r3, [r7, #28]
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d10e      	bne.n	800fc46 <lwip_netconn_do_writemore+0x142>
            /* set error according to partial write or not */
            err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	6a1b      	ldr	r3, [r3, #32]
 800fc2c:	699b      	ldr	r3, [r3, #24]
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d102      	bne.n	800fc38 <lwip_netconn_do_writemore+0x134>
 800fc32:	f06f 0306 	mvn.w	r3, #6
 800fc36:	e000      	b.n	800fc3a <lwip_netconn_do_writemore+0x136>
 800fc38:	2300      	movs	r3, #0
 800fc3a:	77fb      	strb	r3, [r7, #31]
            goto err_mem;
 800fc3c:	e07d      	b.n	800fd3a <lwip_netconn_do_writemore+0x236>
          }
        } else {
          apiflags |= TCP_WRITE_FLAG_MORE;
 800fc3e:	7ebb      	ldrb	r3, [r7, #26]
 800fc40:	f043 0302 	orr.w	r3, r3, #2
 800fc44:	76bb      	strb	r3, [r7, #26]
        }
      }
      LWIP_ASSERT("lwip_netconn_do_writemore: invalid length!",
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	6a1b      	ldr	r3, [r3, #32]
 800fc4a:	691a      	ldr	r2, [r3, #16]
 800fc4c:	8bbb      	ldrh	r3, [r7, #28]
 800fc4e:	441a      	add	r2, r3
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	6a1b      	ldr	r3, [r3, #32]
 800fc54:	689b      	ldr	r3, [r3, #8]
 800fc56:	685b      	ldr	r3, [r3, #4]
 800fc58:	429a      	cmp	r2, r3
 800fc5a:	d906      	bls.n	800fc6a <lwip_netconn_do_writemore+0x166>
 800fc5c:	4b45      	ldr	r3, [pc, #276]	; (800fd74 <lwip_netconn_do_writemore+0x270>)
 800fc5e:	f240 62a3 	movw	r2, #1699	; 0x6a3
 800fc62:	494c      	ldr	r1, [pc, #304]	; (800fd94 <lwip_netconn_do_writemore+0x290>)
 800fc64:	4845      	ldr	r0, [pc, #276]	; (800fd7c <lwip_netconn_do_writemore+0x278>)
 800fc66:	f00b fedf 	bl	801ba28 <iprintf>
                  ((conn->current_msg->msg.w.vector_off + len) <= conn->current_msg->msg.w.vector->len));
      /* we should loop around for more sending in the following cases:
           1) We couldn't finish the current vector because of 16-bit size limitations.
              tcp_write() and tcp_sndbuf() both are limited to 16-bit sizes
           2) We are sending the remainder of the current vector and have more */
      if ((len == 0xffff && diff > 0xffffUL) ||
 800fc6a:	8bbb      	ldrh	r3, [r7, #28]
 800fc6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800fc70:	4293      	cmp	r3, r2
 800fc72:	d103      	bne.n	800fc7c <lwip_netconn_do_writemore+0x178>
 800fc74:	693b      	ldr	r3, [r7, #16]
 800fc76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fc7a:	d209      	bcs.n	800fc90 <lwip_netconn_do_writemore+0x18c>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800fc7c:	693b      	ldr	r3, [r7, #16]
 800fc7e:	b29b      	uxth	r3, r3
      if ((len == 0xffff && diff > 0xffffUL) ||
 800fc80:	8bba      	ldrh	r2, [r7, #28]
 800fc82:	429a      	cmp	r2, r3
 800fc84:	d10b      	bne.n	800fc9e <lwip_netconn_do_writemore+0x19a>
          (len == (u16_t)diff && conn->current_msg->msg.w.vector_cnt > 1)) {
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	6a1b      	ldr	r3, [r3, #32]
 800fc8a:	899b      	ldrh	r3, [r3, #12]
 800fc8c:	2b01      	cmp	r3, #1
 800fc8e:	d906      	bls.n	800fc9e <lwip_netconn_do_writemore+0x19a>
        write_more = 1;
 800fc90:	2301      	movs	r3, #1
 800fc92:	767b      	strb	r3, [r7, #25]
        apiflags |= TCP_WRITE_FLAG_MORE;
 800fc94:	7ebb      	ldrb	r3, [r7, #26]
 800fc96:	f043 0302 	orr.w	r3, r3, #2
 800fc9a:	76bb      	strb	r3, [r7, #26]
 800fc9c:	e001      	b.n	800fca2 <lwip_netconn_do_writemore+0x19e>
      } else {
        write_more = 0;
 800fc9e:	2300      	movs	r3, #0
 800fca0:	767b      	strb	r3, [r7, #25]
      }
      err = tcp_write(conn->pcb.tcp, dataptr, len, apiflags);
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	6858      	ldr	r0, [r3, #4]
 800fca6:	7ebb      	ldrb	r3, [r7, #26]
 800fca8:	8bba      	ldrh	r2, [r7, #28]
 800fcaa:	6979      	ldr	r1, [r7, #20]
 800fcac:	f006 fc4c 	bl	8016548 <tcp_write>
 800fcb0:	4603      	mov	r3, r0
 800fcb2:	77fb      	strb	r3, [r7, #31]
      if (err == ERR_OK) {
 800fcb4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d12c      	bne.n	800fd16 <lwip_netconn_do_writemore+0x212>
        conn->current_msg->msg.w.offset += len;
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	6a1b      	ldr	r3, [r3, #32]
 800fcc0:	6999      	ldr	r1, [r3, #24]
 800fcc2:	8bba      	ldrh	r2, [r7, #28]
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	6a1b      	ldr	r3, [r3, #32]
 800fcc8:	440a      	add	r2, r1
 800fcca:	619a      	str	r2, [r3, #24]
        conn->current_msg->msg.w.vector_off += len;
 800fccc:	687b      	ldr	r3, [r7, #4]
 800fcce:	6a1b      	ldr	r3, [r3, #32]
 800fcd0:	6919      	ldr	r1, [r3, #16]
 800fcd2:	8bba      	ldrh	r2, [r7, #28]
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	6a1b      	ldr	r3, [r3, #32]
 800fcd8:	440a      	add	r2, r1
 800fcda:	611a      	str	r2, [r3, #16]
        /* check if current vector is finished */
        if (conn->current_msg->msg.w.vector_off == conn->current_msg->msg.w.vector->len) {
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	6a1b      	ldr	r3, [r3, #32]
 800fce0:	691a      	ldr	r2, [r3, #16]
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	6a1b      	ldr	r3, [r3, #32]
 800fce6:	689b      	ldr	r3, [r3, #8]
 800fce8:	685b      	ldr	r3, [r3, #4]
 800fcea:	429a      	cmp	r2, r3
 800fcec:	d113      	bne.n	800fd16 <lwip_netconn_do_writemore+0x212>
          conn->current_msg->msg.w.vector_cnt--;
 800fcee:	687b      	ldr	r3, [r7, #4]
 800fcf0:	6a1b      	ldr	r3, [r3, #32]
 800fcf2:	899a      	ldrh	r2, [r3, #12]
 800fcf4:	3a01      	subs	r2, #1
 800fcf6:	b292      	uxth	r2, r2
 800fcf8:	819a      	strh	r2, [r3, #12]
          /* if we have additional vectors, move on to them */
          if (conn->current_msg->msg.w.vector_cnt > 0) {
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	6a1b      	ldr	r3, [r3, #32]
 800fcfe:	899b      	ldrh	r3, [r3, #12]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d008      	beq.n	800fd16 <lwip_netconn_do_writemore+0x212>
            conn->current_msg->msg.w.vector++;
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	6a1b      	ldr	r3, [r3, #32]
 800fd08:	689a      	ldr	r2, [r3, #8]
 800fd0a:	3208      	adds	r2, #8
 800fd0c:	609a      	str	r2, [r3, #8]
            conn->current_msg->msg.w.vector_off = 0;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	6a1b      	ldr	r3, [r3, #32]
 800fd12:	2200      	movs	r2, #0
 800fd14:	611a      	str	r2, [r3, #16]
          }
        }
      }
    } while (write_more && err == ERR_OK);
 800fd16:	7e7b      	ldrb	r3, [r7, #25]
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	d004      	beq.n	800fd26 <lwip_netconn_do_writemore+0x222>
 800fd1c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	f43f af50 	beq.w	800fbc6 <lwip_netconn_do_writemore+0xc2>
    /* if OK or memory error, check available space */
    if ((err == ERR_OK) || (err == ERR_MEM)) {
 800fd26:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d004      	beq.n	800fd38 <lwip_netconn_do_writemore+0x234>
 800fd2e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fd32:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd36:	d146      	bne.n	800fdc6 <lwip_netconn_do_writemore+0x2c2>
err_mem:
 800fd38:	bf00      	nop
      if (dontblock && (conn->current_msg->msg.w.offset < conn->current_msg->msg.w.len)) {
 800fd3a:	7e3b      	ldrb	r3, [r7, #24]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d02b      	beq.n	800fd98 <lwip_netconn_do_writemore+0x294>
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	6a1b      	ldr	r3, [r3, #32]
 800fd44:	699a      	ldr	r2, [r3, #24]
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	6a1b      	ldr	r3, [r3, #32]
 800fd4a:	695b      	ldr	r3, [r3, #20]
 800fd4c:	429a      	cmp	r2, r3
 800fd4e:	d223      	bcs.n	800fd98 <lwip_netconn_do_writemore+0x294>
        /* non-blocking write did not write everything: mark the pcb non-writable
           and let poll_tcp check writable space to mark the pcb writable again */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d005      	beq.n	800fd64 <lwip_netconn_do_writemore+0x260>
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd5c:	2200      	movs	r2, #0
 800fd5e:	2103      	movs	r1, #3
 800fd60:	6878      	ldr	r0, [r7, #4]
 800fd62:	4798      	blx	r3
        conn->flags |= NETCONN_FLAG_CHECK_WRITESPACE;
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	7f1b      	ldrb	r3, [r3, #28]
 800fd68:	f043 0310 	orr.w	r3, r3, #16
 800fd6c:	b2da      	uxtb	r2, r3
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	771a      	strb	r2, [r3, #28]
 800fd72:	e028      	b.n	800fdc6 <lwip_netconn_do_writemore+0x2c2>
 800fd74:	0801cfec 	.word	0x0801cfec
 800fd78:	0801d144 	.word	0x0801d144
 800fd7c:	0801d030 	.word	0x0801d030
 800fd80:	0801d44c 	.word	0x0801d44c
 800fd84:	0801d154 	.word	0x0801d154
 800fd88:	0801d46c 	.word	0x0801d46c
 800fd8c:	0801d484 	.word	0x0801d484
 800fd90:	0801d4c4 	.word	0x0801d4c4
 800fd94:	0801d4ec 	.word	0x0801d4ec
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800fd98:	687b      	ldr	r3, [r7, #4]
 800fd9a:	685b      	ldr	r3, [r3, #4]
 800fd9c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 800fda0:	f5b3 6f86 	cmp.w	r3, #1072	; 0x430
 800fda4:	d305      	bcc.n	800fdb2 <lwip_netconn_do_writemore+0x2ae>
                 (tcp_sndqueuelen(conn->pcb.tcp) >= TCP_SNDQUEUELOWAT)) {
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	685b      	ldr	r3, [r3, #4]
 800fdaa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      } else if ((tcp_sndbuf(conn->pcb.tcp) <= TCP_SNDLOWAT) ||
 800fdae:	2b04      	cmp	r3, #4
 800fdb0:	d909      	bls.n	800fdc6 <lwip_netconn_do_writemore+0x2c2>
        /* The queued byte- or pbuf-count exceeds the configured low-water limit,
           let select mark this pcb as non-writable. */
        API_EVENT(conn, NETCONN_EVT_SENDMINUS, 0);
 800fdb2:	687b      	ldr	r3, [r7, #4]
 800fdb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdb6:	2b00      	cmp	r3, #0
 800fdb8:	d005      	beq.n	800fdc6 <lwip_netconn_do_writemore+0x2c2>
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdbe:	2200      	movs	r2, #0
 800fdc0:	2103      	movs	r1, #3
 800fdc2:	6878      	ldr	r0, [r7, #4]
 800fdc4:	4798      	blx	r3
      }
    }

    if (err == ERR_OK) {
 800fdc6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d11d      	bne.n	800fe0a <lwip_netconn_do_writemore+0x306>
      err_t out_err;
      if ((conn->current_msg->msg.w.offset == conn->current_msg->msg.w.len) || dontblock) {
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	6a1b      	ldr	r3, [r3, #32]
 800fdd2:	699a      	ldr	r2, [r3, #24]
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	6a1b      	ldr	r3, [r3, #32]
 800fdd8:	695b      	ldr	r3, [r3, #20]
 800fdda:	429a      	cmp	r2, r3
 800fddc:	d002      	beq.n	800fde4 <lwip_netconn_do_writemore+0x2e0>
 800fdde:	7e3b      	ldrb	r3, [r7, #24]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d001      	beq.n	800fde8 <lwip_netconn_do_writemore+0x2e4>
        /* return sent length (caller reads length from msg.w.offset) */
        write_finished = 1;
 800fde4:	2301      	movs	r3, #1
 800fde6:	76fb      	strb	r3, [r7, #27]
      }
      out_err = tcp_output(conn->pcb.tcp);
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	685b      	ldr	r3, [r3, #4]
 800fdec:	4618      	mov	r0, r3
 800fdee:	f007 f995 	bl	801711c <tcp_output>
 800fdf2:	4603      	mov	r3, r0
 800fdf4:	733b      	strb	r3, [r7, #12]
      if (out_err == ERR_RTE) {
 800fdf6:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800fdfa:	f113 0f04 	cmn.w	r3, #4
 800fdfe:	d12c      	bne.n	800fe5a <lwip_netconn_do_writemore+0x356>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800fe00:	7b3b      	ldrb	r3, [r7, #12]
 800fe02:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800fe04:	2301      	movs	r3, #1
 800fe06:	76fb      	strb	r3, [r7, #27]
 800fe08:	e027      	b.n	800fe5a <lwip_netconn_do_writemore+0x356>
      }
    } else if (err == ERR_MEM) {
 800fe0a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fe0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe12:	d120      	bne.n	800fe56 <lwip_netconn_do_writemore+0x352>
         For blocking sockets, we do NOT return to the application
         thread, since ERR_MEM is only a temporary error! Non-blocking
         will remain non-writable until sent_tcp/poll_tcp is called */

      /* tcp_write returned ERR_MEM, try tcp_output anyway */
      err_t out_err = tcp_output(conn->pcb.tcp);
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	685b      	ldr	r3, [r3, #4]
 800fe18:	4618      	mov	r0, r3
 800fe1a:	f007 f97f 	bl	801711c <tcp_output>
 800fe1e:	4603      	mov	r3, r0
 800fe20:	737b      	strb	r3, [r7, #13]
      if (out_err == ERR_RTE) {
 800fe22:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800fe26:	f113 0f04 	cmn.w	r3, #4
 800fe2a:	d104      	bne.n	800fe36 <lwip_netconn_do_writemore+0x332>
        /* If tcp_output fails because no route is found,
           don't try writing any more but return the error
           to the application thread. */
        err = out_err;
 800fe2c:	7b7b      	ldrb	r3, [r7, #13]
 800fe2e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800fe30:	2301      	movs	r3, #1
 800fe32:	76fb      	strb	r3, [r7, #27]
 800fe34:	e011      	b.n	800fe5a <lwip_netconn_do_writemore+0x356>
      } else if (dontblock) {
 800fe36:	7e3b      	ldrb	r3, [r7, #24]
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d00e      	beq.n	800fe5a <lwip_netconn_do_writemore+0x356>
        /* non-blocking write is done on ERR_MEM, set error according
           to partial write or not */
        err = (conn->current_msg->msg.w.offset == 0) ? ERR_WOULDBLOCK : ERR_OK;
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	6a1b      	ldr	r3, [r3, #32]
 800fe40:	699b      	ldr	r3, [r3, #24]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d102      	bne.n	800fe4c <lwip_netconn_do_writemore+0x348>
 800fe46:	f06f 0306 	mvn.w	r3, #6
 800fe4a:	e000      	b.n	800fe4e <lwip_netconn_do_writemore+0x34a>
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	77fb      	strb	r3, [r7, #31]
        write_finished = 1;
 800fe50:	2301      	movs	r3, #1
 800fe52:	76fb      	strb	r3, [r7, #27]
 800fe54:	e001      	b.n	800fe5a <lwip_netconn_do_writemore+0x356>
      }
    } else {
      /* On errors != ERR_MEM, we don't try writing any more but return
         the error to the application thread. */
      write_finished = 1;
 800fe56:	2301      	movs	r3, #1
 800fe58:	76fb      	strb	r3, [r7, #27]
    }
  }
  if (write_finished) {
 800fe5a:	7efb      	ldrb	r3, [r7, #27]
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d015      	beq.n	800fe8c <lwip_netconn_do_writemore+0x388>
    /* everything was written: set back connection state
       and back to application task */
    sys_sem_t *op_completed_sem = LWIP_API_MSG_SEM(conn->current_msg);
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	6a1b      	ldr	r3, [r3, #32]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	330c      	adds	r3, #12
 800fe68:	60bb      	str	r3, [r7, #8]
    conn->current_msg->err = err;
 800fe6a:	687b      	ldr	r3, [r7, #4]
 800fe6c:	6a1b      	ldr	r3, [r3, #32]
 800fe6e:	7ffa      	ldrb	r2, [r7, #31]
 800fe70:	711a      	strb	r2, [r3, #4]
    conn->current_msg = NULL;
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	2200      	movs	r2, #0
 800fe76:	621a      	str	r2, [r3, #32]
    conn->state = NETCONN_NONE;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	2200      	movs	r2, #0
 800fe7c:	705a      	strb	r2, [r3, #1]
#if LWIP_TCPIP_CORE_LOCKING
    if (delayed)
 800fe7e:	78fb      	ldrb	r3, [r7, #3]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d006      	beq.n	800fe92 <lwip_netconn_do_writemore+0x38e>
#endif
    {
      sys_sem_signal(op_completed_sem);
 800fe84:	68b8      	ldr	r0, [r7, #8]
 800fe86:	f00b fb03 	bl	801b490 <sys_sem_signal>
 800fe8a:	e002      	b.n	800fe92 <lwip_netconn_do_writemore+0x38e>
    }
  }
#if LWIP_TCPIP_CORE_LOCKING
  else {
    return ERR_MEM;
 800fe8c:	f04f 33ff 	mov.w	r3, #4294967295
 800fe90:	e000      	b.n	800fe94 <lwip_netconn_do_writemore+0x390>
  }
#endif
  return ERR_OK;
 800fe92:	2300      	movs	r3, #0
}
 800fe94:	4618      	mov	r0, r3
 800fe96:	3720      	adds	r7, #32
 800fe98:	46bd      	mov	sp, r7
 800fe9a:	bd80      	pop	{r7, pc}

0800fe9c <lwip_netconn_do_close>:
 *
 * @param m the api_msg pointing to the connection
 */
void
lwip_netconn_do_close(void *m)
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b084      	sub	sp, #16
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	6078      	str	r0, [r7, #4]
  struct api_msg *msg = (struct api_msg *)m;
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	60fb      	str	r3, [r7, #12]

#if LWIP_TCP
  enum netconn_state state = msg->conn->state;
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	681b      	ldr	r3, [r3, #0]
 800feac:	785b      	ldrb	r3, [r3, #1]
 800feae:	72fb      	strb	r3, [r7, #11]
  /* First check if this is a TCP netconn and if it is in a correct state
      (LISTEN doesn't support half shutdown) */
  if ((msg->conn->pcb.tcp != NULL) &&
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	681b      	ldr	r3, [r3, #0]
 800feb4:	685b      	ldr	r3, [r3, #4]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d069      	beq.n	800ff8e <lwip_netconn_do_close+0xf2>
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800feba:	68fb      	ldr	r3, [r7, #12]
 800febc:	681b      	ldr	r3, [r3, #0]
 800febe:	781b      	ldrb	r3, [r3, #0]
 800fec0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if ((msg->conn->pcb.tcp != NULL) &&
 800fec4:	2b10      	cmp	r3, #16
 800fec6:	d162      	bne.n	800ff8e <lwip_netconn_do_close+0xf2>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800fec8:	68fb      	ldr	r3, [r7, #12]
 800feca:	7a1b      	ldrb	r3, [r3, #8]
      (NETCONNTYPE_GROUP(msg->conn->type) == NETCONN_TCP) &&
 800fecc:	2b03      	cmp	r3, #3
 800fece:	d002      	beq.n	800fed6 <lwip_netconn_do_close+0x3a>
      ((msg->msg.sd.shut == NETCONN_SHUT_RDWR) || (state != NETCONN_LISTEN))) {
 800fed0:	7afb      	ldrb	r3, [r7, #11]
 800fed2:	2b02      	cmp	r3, #2
 800fed4:	d05b      	beq.n	800ff8e <lwip_netconn_do_close+0xf2>
    /* Check if we are in a connected state */
    if (state == NETCONN_CONNECT) {
 800fed6:	7afb      	ldrb	r3, [r7, #11]
 800fed8:	2b03      	cmp	r3, #3
 800feda:	d103      	bne.n	800fee4 <lwip_netconn_do_close+0x48>
      /* TCP connect in progress: cannot shutdown */
      msg->err = ERR_CONN;
 800fedc:	68fb      	ldr	r3, [r7, #12]
 800fede:	22f5      	movs	r2, #245	; 0xf5
 800fee0:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800fee2:	e059      	b.n	800ff98 <lwip_netconn_do_close+0xfc>
    } else if (state == NETCONN_WRITE) {
 800fee4:	7afb      	ldrb	r3, [r7, #11]
 800fee6:	2b01      	cmp	r3, #1
 800fee8:	d103      	bne.n	800fef2 <lwip_netconn_do_close+0x56>
        msg->err = tcp_shutdown(msg->conn->pcb.tcp, 1, 0);
      }
    }
    if (state == NETCONN_NONE) {
#else /* LWIP_NETCONN_FULLDUPLEX */
      msg->err = ERR_INPROGRESS;
 800feea:	68fb      	ldr	r3, [r7, #12]
 800feec:	22fb      	movs	r2, #251	; 0xfb
 800feee:	711a      	strb	r2, [r3, #4]
    if (state == NETCONN_CONNECT) {
 800fef0:	e052      	b.n	800ff98 <lwip_netconn_do_close+0xfc>
    } else {
#endif /* LWIP_NETCONN_FULLDUPLEX */
      if (msg->msg.sd.shut & NETCONN_SHUT_RD) {
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	7a1b      	ldrb	r3, [r3, #8]
 800fef6:	f003 0301 	and.w	r3, r3, #1
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d004      	beq.n	800ff08 <lwip_netconn_do_close+0x6c>
#if LWIP_NETCONN_FULLDUPLEX
        /* Mark mboxes invalid */
        netconn_mark_mbox_invalid(msg->conn);
#else /* LWIP_NETCONN_FULLDUPLEX */
        netconn_drain(msg->conn);
 800fefe:	68fb      	ldr	r3, [r7, #12]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	4618      	mov	r0, r3
 800ff04:	f7ff fa7a 	bl	800f3fc <netconn_drain>
#endif /* LWIP_NETCONN_FULLDUPLEX */
      }
      LWIP_ASSERT("already writing or closing", msg->conn->current_msg == NULL);
 800ff08:	68fb      	ldr	r3, [r7, #12]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	6a1b      	ldr	r3, [r3, #32]
 800ff0e:	2b00      	cmp	r3, #0
 800ff10:	d006      	beq.n	800ff20 <lwip_netconn_do_close+0x84>
 800ff12:	4b23      	ldr	r3, [pc, #140]	; (800ffa0 <lwip_netconn_do_close+0x104>)
 800ff14:	f240 72bd 	movw	r2, #1981	; 0x7bd
 800ff18:	4922      	ldr	r1, [pc, #136]	; (800ffa4 <lwip_netconn_do_close+0x108>)
 800ff1a:	4823      	ldr	r0, [pc, #140]	; (800ffa8 <lwip_netconn_do_close+0x10c>)
 800ff1c:	f00b fd84 	bl	801ba28 <iprintf>
      msg->conn->state = NETCONN_CLOSE;
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	2204      	movs	r2, #4
 800ff26:	705a      	strb	r2, [r3, #1]
      msg->conn->current_msg = msg;
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	68fa      	ldr	r2, [r7, #12]
 800ff2e:	621a      	str	r2, [r3, #32]
#if LWIP_TCPIP_CORE_LOCKING
      if (lwip_netconn_do_close_internal(msg->conn, 0) != ERR_OK) {
 800ff30:	68fb      	ldr	r3, [r7, #12]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	2100      	movs	r1, #0
 800ff36:	4618      	mov	r0, r3
 800ff38:	f7ff fade 	bl	800f4f8 <lwip_netconn_do_close_internal>
 800ff3c:	4603      	mov	r3, r0
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d029      	beq.n	800ff96 <lwip_netconn_do_close+0xfa>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_CLOSE);
 800ff42:	68fb      	ldr	r3, [r7, #12]
 800ff44:	681b      	ldr	r3, [r3, #0]
 800ff46:	785b      	ldrb	r3, [r3, #1]
 800ff48:	2b04      	cmp	r3, #4
 800ff4a:	d006      	beq.n	800ff5a <lwip_netconn_do_close+0xbe>
 800ff4c:	4b14      	ldr	r3, [pc, #80]	; (800ffa0 <lwip_netconn_do_close+0x104>)
 800ff4e:	f240 72c2 	movw	r2, #1986	; 0x7c2
 800ff52:	4916      	ldr	r1, [pc, #88]	; (800ffac <lwip_netconn_do_close+0x110>)
 800ff54:	4814      	ldr	r0, [pc, #80]	; (800ffa8 <lwip_netconn_do_close+0x10c>)
 800ff56:	f00b fd67 	bl	801ba28 <iprintf>
        UNLOCK_TCPIP_CORE();
 800ff5a:	4815      	ldr	r0, [pc, #84]	; (800ffb0 <lwip_netconn_do_close+0x114>)
 800ff5c:	f00b fb09 	bl	801b572 <sys_mutex_unlock>
        sys_arch_sem_wait(LWIP_API_MSG_SEM(msg), 0);
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	330c      	adds	r3, #12
 800ff66:	2100      	movs	r1, #0
 800ff68:	4618      	mov	r0, r3
 800ff6a:	f00b fa60 	bl	801b42e <sys_arch_sem_wait>
        LOCK_TCPIP_CORE();
 800ff6e:	4810      	ldr	r0, [pc, #64]	; (800ffb0 <lwip_netconn_do_close+0x114>)
 800ff70:	f00b faf0 	bl	801b554 <sys_mutex_lock>
        LWIP_ASSERT("state!", msg->conn->state == NETCONN_NONE);
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	681b      	ldr	r3, [r3, #0]
 800ff78:	785b      	ldrb	r3, [r3, #1]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d00b      	beq.n	800ff96 <lwip_netconn_do_close+0xfa>
 800ff7e:	4b08      	ldr	r3, [pc, #32]	; (800ffa0 <lwip_netconn_do_close+0x104>)
 800ff80:	f240 72c6 	movw	r2, #1990	; 0x7c6
 800ff84:	4909      	ldr	r1, [pc, #36]	; (800ffac <lwip_netconn_do_close+0x110>)
 800ff86:	4808      	ldr	r0, [pc, #32]	; (800ffa8 <lwip_netconn_do_close+0x10c>)
 800ff88:	f00b fd4e 	bl	801ba28 <iprintf>
      }
#else /* LWIP_TCPIP_CORE_LOCKING */
      lwip_netconn_do_close_internal(msg->conn);
#endif /* LWIP_TCPIP_CORE_LOCKING */
      /* for tcp netconns, lwip_netconn_do_close_internal ACKs the message */
      return;
 800ff8c:	e003      	b.n	800ff96 <lwip_netconn_do_close+0xfa>
    }
  } else
#endif /* LWIP_TCP */
  {
    msg->err = ERR_CONN;
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	22f5      	movs	r2, #245	; 0xf5
 800ff92:	711a      	strb	r2, [r3, #4]
 800ff94:	e000      	b.n	800ff98 <lwip_netconn_do_close+0xfc>
      return;
 800ff96:	bf00      	nop
  }
  TCPIP_APIMSG_ACK(msg);
}
 800ff98:	3710      	adds	r7, #16
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	bd80      	pop	{r7, pc}
 800ff9e:	bf00      	nop
 800ffa0:	0801cfec 	.word	0x0801cfec
 800ffa4:	0801d390 	.word	0x0801d390
 800ffa8:	0801d030 	.word	0x0801d030
 800ffac:	0801d3ac 	.word	0x0801d3ac
 800ffb0:	2000a600 	.word	0x2000a600

0800ffb4 <netbuf_new>:
 * @return a pointer to a new netbuf
 *         NULL on lack of memory
 */
struct
netbuf *netbuf_new(void)
{
 800ffb4:	b580      	push	{r7, lr}
 800ffb6:	b082      	sub	sp, #8
 800ffb8:	af00      	add	r7, sp, #0
  struct netbuf *buf;

  buf = (struct netbuf *)memp_malloc(MEMP_NETBUF);
 800ffba:	2006      	movs	r0, #6
 800ffbc:	f000 ff30 	bl	8010e20 <memp_malloc>
 800ffc0:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	2b00      	cmp	r3, #0
 800ffc6:	d004      	beq.n	800ffd2 <netbuf_new+0x1e>
    memset(buf, 0, sizeof(struct netbuf));
 800ffc8:	2210      	movs	r2, #16
 800ffca:	2100      	movs	r1, #0
 800ffcc:	6878      	ldr	r0, [r7, #4]
 800ffce:	f00b fc79 	bl	801b8c4 <memset>
  }
  return buf;
 800ffd2:	687b      	ldr	r3, [r7, #4]
}
 800ffd4:	4618      	mov	r0, r3
 800ffd6:	3708      	adds	r7, #8
 800ffd8:	46bd      	mov	sp, r7
 800ffda:	bd80      	pop	{r7, pc}

0800ffdc <netbuf_delete>:
 *
 * @param buf pointer to a netbuf allocated by netbuf_new()
 */
void
netbuf_delete(struct netbuf *buf)
{
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	b082      	sub	sp, #8
 800ffe0:	af00      	add	r7, sp, #0
 800ffe2:	6078      	str	r0, [r7, #4]
  if (buf != NULL) {
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d013      	beq.n	8010012 <netbuf_delete+0x36>
    if (buf->p != NULL) {
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	681b      	ldr	r3, [r3, #0]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d00b      	beq.n	801000a <netbuf_delete+0x2e>
      pbuf_free(buf->p);
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	681b      	ldr	r3, [r3, #0]
 800fff6:	4618      	mov	r0, r3
 800fff8:	f001 fda4 	bl	8011b44 <pbuf_free>
      buf->p = buf->ptr = NULL;
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	2200      	movs	r2, #0
 8010000:	605a      	str	r2, [r3, #4]
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	685a      	ldr	r2, [r3, #4]
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	601a      	str	r2, [r3, #0]
    }
    memp_free(MEMP_NETBUF, buf);
 801000a:	6879      	ldr	r1, [r7, #4]
 801000c:	2006      	movs	r0, #6
 801000e:	f000 ff59 	bl	8010ec4 <memp_free>
  }
}
 8010012:	bf00      	nop
 8010014:	3708      	adds	r7, #8
 8010016:	46bd      	mov	sp, r7
 8010018:	bd80      	pop	{r7, pc}
	...

0801001c <netbuf_ref>:
 * @return ERR_OK if data is referenced
 *         ERR_MEM if data couldn't be referenced due to lack of memory
 */
err_t
netbuf_ref(struct netbuf *buf, const void *dataptr, u16_t size)
{
 801001c:	b580      	push	{r7, lr}
 801001e:	b084      	sub	sp, #16
 8010020:	af00      	add	r7, sp, #0
 8010022:	60f8      	str	r0, [r7, #12]
 8010024:	60b9      	str	r1, [r7, #8]
 8010026:	4613      	mov	r3, r2
 8010028:	80fb      	strh	r3, [r7, #6]
  LWIP_ERROR("netbuf_ref: invalid buf", (buf != NULL), return ERR_ARG;);
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	2b00      	cmp	r3, #0
 801002e:	d108      	bne.n	8010042 <netbuf_ref+0x26>
 8010030:	4b1c      	ldr	r3, [pc, #112]	; (80100a4 <netbuf_ref+0x88>)
 8010032:	2299      	movs	r2, #153	; 0x99
 8010034:	491c      	ldr	r1, [pc, #112]	; (80100a8 <netbuf_ref+0x8c>)
 8010036:	481d      	ldr	r0, [pc, #116]	; (80100ac <netbuf_ref+0x90>)
 8010038:	f00b fcf6 	bl	801ba28 <iprintf>
 801003c:	f06f 030f 	mvn.w	r3, #15
 8010040:	e02b      	b.n	801009a <netbuf_ref+0x7e>
  if (buf->p != NULL) {
 8010042:	68fb      	ldr	r3, [r7, #12]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	2b00      	cmp	r3, #0
 8010048:	d004      	beq.n	8010054 <netbuf_ref+0x38>
    pbuf_free(buf->p);
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	4618      	mov	r0, r3
 8010050:	f001 fd78 	bl	8011b44 <pbuf_free>
  }
  buf->p = pbuf_alloc(PBUF_TRANSPORT, 0, PBUF_REF);
 8010054:	2241      	movs	r2, #65	; 0x41
 8010056:	2100      	movs	r1, #0
 8010058:	2036      	movs	r0, #54	; 0x36
 801005a:	f001 fa8f 	bl	801157c <pbuf_alloc>
 801005e:	4602      	mov	r2, r0
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	601a      	str	r2, [r3, #0]
  if (buf->p == NULL) {
 8010064:	68fb      	ldr	r3, [r7, #12]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	2b00      	cmp	r3, #0
 801006a:	d105      	bne.n	8010078 <netbuf_ref+0x5c>
    buf->ptr = NULL;
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	2200      	movs	r2, #0
 8010070:	605a      	str	r2, [r3, #4]
    return ERR_MEM;
 8010072:	f04f 33ff 	mov.w	r3, #4294967295
 8010076:	e010      	b.n	801009a <netbuf_ref+0x7e>
  }
  ((struct pbuf_rom *)buf->p)->payload = dataptr;
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	681b      	ldr	r3, [r3, #0]
 801007c:	68ba      	ldr	r2, [r7, #8]
 801007e:	605a      	str	r2, [r3, #4]
  buf->p->len = buf->p->tot_len = size;
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	88fa      	ldrh	r2, [r7, #6]
 8010086:	811a      	strh	r2, [r3, #8]
 8010088:	68fa      	ldr	r2, [r7, #12]
 801008a:	6812      	ldr	r2, [r2, #0]
 801008c:	891b      	ldrh	r3, [r3, #8]
 801008e:	8153      	strh	r3, [r2, #10]
  buf->ptr = buf->p;
 8010090:	68fb      	ldr	r3, [r7, #12]
 8010092:	681a      	ldr	r2, [r3, #0]
 8010094:	68fb      	ldr	r3, [r7, #12]
 8010096:	605a      	str	r2, [r3, #4]
  return ERR_OK;
 8010098:	2300      	movs	r3, #0
}
 801009a:	4618      	mov	r0, r3
 801009c:	3710      	adds	r7, #16
 801009e:	46bd      	mov	sp, r7
 80100a0:	bd80      	pop	{r7, pc}
 80100a2:	bf00      	nop
 80100a4:	0801d544 	.word	0x0801d544
 80100a8:	0801d5fc 	.word	0x0801d5fc
 80100ac:	0801d594 	.word	0x0801d594

080100b0 <netbuf_data>:
 * @return ERR_OK if the information was retrieved,
 *         ERR_BUF on error.
 */
err_t
netbuf_data(struct netbuf *buf, void **dataptr, u16_t *len)
{
 80100b0:	b580      	push	{r7, lr}
 80100b2:	b084      	sub	sp, #16
 80100b4:	af00      	add	r7, sp, #0
 80100b6:	60f8      	str	r0, [r7, #12]
 80100b8:	60b9      	str	r1, [r7, #8]
 80100ba:	607a      	str	r2, [r7, #4]
  LWIP_ERROR("netbuf_data: invalid buf", (buf != NULL), return ERR_ARG;);
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d108      	bne.n	80100d4 <netbuf_data+0x24>
 80100c2:	4b1b      	ldr	r3, [pc, #108]	; (8010130 <netbuf_data+0x80>)
 80100c4:	22c6      	movs	r2, #198	; 0xc6
 80100c6:	491b      	ldr	r1, [pc, #108]	; (8010134 <netbuf_data+0x84>)
 80100c8:	481b      	ldr	r0, [pc, #108]	; (8010138 <netbuf_data+0x88>)
 80100ca:	f00b fcad 	bl	801ba28 <iprintf>
 80100ce:	f06f 030f 	mvn.w	r3, #15
 80100d2:	e029      	b.n	8010128 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid dataptr", (dataptr != NULL), return ERR_ARG;);
 80100d4:	68bb      	ldr	r3, [r7, #8]
 80100d6:	2b00      	cmp	r3, #0
 80100d8:	d108      	bne.n	80100ec <netbuf_data+0x3c>
 80100da:	4b15      	ldr	r3, [pc, #84]	; (8010130 <netbuf_data+0x80>)
 80100dc:	22c7      	movs	r2, #199	; 0xc7
 80100de:	4917      	ldr	r1, [pc, #92]	; (801013c <netbuf_data+0x8c>)
 80100e0:	4815      	ldr	r0, [pc, #84]	; (8010138 <netbuf_data+0x88>)
 80100e2:	f00b fca1 	bl	801ba28 <iprintf>
 80100e6:	f06f 030f 	mvn.w	r3, #15
 80100ea:	e01d      	b.n	8010128 <netbuf_data+0x78>
  LWIP_ERROR("netbuf_data: invalid len", (len != NULL), return ERR_ARG;);
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d108      	bne.n	8010104 <netbuf_data+0x54>
 80100f2:	4b0f      	ldr	r3, [pc, #60]	; (8010130 <netbuf_data+0x80>)
 80100f4:	22c8      	movs	r2, #200	; 0xc8
 80100f6:	4912      	ldr	r1, [pc, #72]	; (8010140 <netbuf_data+0x90>)
 80100f8:	480f      	ldr	r0, [pc, #60]	; (8010138 <netbuf_data+0x88>)
 80100fa:	f00b fc95 	bl	801ba28 <iprintf>
 80100fe:	f06f 030f 	mvn.w	r3, #15
 8010102:	e011      	b.n	8010128 <netbuf_data+0x78>

  if (buf->ptr == NULL) {
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	685b      	ldr	r3, [r3, #4]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d102      	bne.n	8010112 <netbuf_data+0x62>
    return ERR_BUF;
 801010c:	f06f 0301 	mvn.w	r3, #1
 8010110:	e00a      	b.n	8010128 <netbuf_data+0x78>
  }
  *dataptr = buf->ptr->payload;
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	685b      	ldr	r3, [r3, #4]
 8010116:	685a      	ldr	r2, [r3, #4]
 8010118:	68bb      	ldr	r3, [r7, #8]
 801011a:	601a      	str	r2, [r3, #0]
  *len = buf->ptr->len;
 801011c:	68fb      	ldr	r3, [r7, #12]
 801011e:	685b      	ldr	r3, [r3, #4]
 8010120:	895a      	ldrh	r2, [r3, #10]
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	801a      	strh	r2, [r3, #0]
  return ERR_OK;
 8010126:	2300      	movs	r3, #0
}
 8010128:	4618      	mov	r0, r3
 801012a:	3710      	adds	r7, #16
 801012c:	46bd      	mov	sp, r7
 801012e:	bd80      	pop	{r7, pc}
 8010130:	0801d544 	.word	0x0801d544
 8010134:	0801d64c 	.word	0x0801d64c
 8010138:	0801d594 	.word	0x0801d594
 801013c:	0801d668 	.word	0x0801d668
 8010140:	0801d688 	.word	0x0801d688

08010144 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 8010144:	b580      	push	{r7, lr}
 8010146:	b084      	sub	sp, #16
 8010148:	af00      	add	r7, sp, #0
 801014a:	6078      	str	r0, [r7, #4]
 801014c:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 801014e:	f008 f89d 	bl	801828c <sys_timeouts_sleeptime>
 8010152:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	f1b3 3fff 	cmp.w	r3, #4294967295
 801015a:	d10b      	bne.n	8010174 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 801015c:	4813      	ldr	r0, [pc, #76]	; (80101ac <tcpip_timeouts_mbox_fetch+0x68>)
 801015e:	f00b fa08 	bl	801b572 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 8010162:	2200      	movs	r2, #0
 8010164:	6839      	ldr	r1, [r7, #0]
 8010166:	6878      	ldr	r0, [r7, #4]
 8010168:	f00b f8c0 	bl	801b2ec <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 801016c:	480f      	ldr	r0, [pc, #60]	; (80101ac <tcpip_timeouts_mbox_fetch+0x68>)
 801016e:	f00b f9f1 	bl	801b554 <sys_mutex_lock>
    return;
 8010172:	e018      	b.n	80101a6 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	2b00      	cmp	r3, #0
 8010178:	d102      	bne.n	8010180 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801017a:	f008 f84d 	bl	8018218 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801017e:	e7e6      	b.n	801014e <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8010180:	480a      	ldr	r0, [pc, #40]	; (80101ac <tcpip_timeouts_mbox_fetch+0x68>)
 8010182:	f00b f9f6 	bl	801b572 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 8010186:	68fa      	ldr	r2, [r7, #12]
 8010188:	6839      	ldr	r1, [r7, #0]
 801018a:	6878      	ldr	r0, [r7, #4]
 801018c:	f00b f8ae 	bl	801b2ec <sys_arch_mbox_fetch>
 8010190:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 8010192:	4806      	ldr	r0, [pc, #24]	; (80101ac <tcpip_timeouts_mbox_fetch+0x68>)
 8010194:	f00b f9de 	bl	801b554 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8010198:	68bb      	ldr	r3, [r7, #8]
 801019a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801019e:	d102      	bne.n	80101a6 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80101a0:	f008 f83a 	bl	8018218 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80101a4:	e7d3      	b.n	801014e <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80101a6:	3710      	adds	r7, #16
 80101a8:	46bd      	mov	sp, r7
 80101aa:	bd80      	pop	{r7, pc}
 80101ac:	2000a600 	.word	0x2000a600

080101b0 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80101b0:	b580      	push	{r7, lr}
 80101b2:	b084      	sub	sp, #16
 80101b4:	af00      	add	r7, sp, #0
 80101b6:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80101b8:	4810      	ldr	r0, [pc, #64]	; (80101fc <tcpip_thread+0x4c>)
 80101ba:	f00b f9cb 	bl	801b554 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80101be:	4b10      	ldr	r3, [pc, #64]	; (8010200 <tcpip_thread+0x50>)
 80101c0:	681b      	ldr	r3, [r3, #0]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d005      	beq.n	80101d2 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80101c6:	4b0e      	ldr	r3, [pc, #56]	; (8010200 <tcpip_thread+0x50>)
 80101c8:	681b      	ldr	r3, [r3, #0]
 80101ca:	4a0e      	ldr	r2, [pc, #56]	; (8010204 <tcpip_thread+0x54>)
 80101cc:	6812      	ldr	r2, [r2, #0]
 80101ce:	4610      	mov	r0, r2
 80101d0:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80101d2:	f107 030c 	add.w	r3, r7, #12
 80101d6:	4619      	mov	r1, r3
 80101d8:	480b      	ldr	r0, [pc, #44]	; (8010208 <tcpip_thread+0x58>)
 80101da:	f7ff ffb3 	bl	8010144 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 80101de:	68fb      	ldr	r3, [r7, #12]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d106      	bne.n	80101f2 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80101e4:	4b09      	ldr	r3, [pc, #36]	; (801020c <tcpip_thread+0x5c>)
 80101e6:	2291      	movs	r2, #145	; 0x91
 80101e8:	4909      	ldr	r1, [pc, #36]	; (8010210 <tcpip_thread+0x60>)
 80101ea:	480a      	ldr	r0, [pc, #40]	; (8010214 <tcpip_thread+0x64>)
 80101ec:	f00b fc1c 	bl	801ba28 <iprintf>
      continue;
 80101f0:	e003      	b.n	80101fa <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	4618      	mov	r0, r3
 80101f6:	f000 f80f 	bl	8010218 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80101fa:	e7ea      	b.n	80101d2 <tcpip_thread+0x22>
 80101fc:	2000a600 	.word	0x2000a600
 8010200:	20006944 	.word	0x20006944
 8010204:	20006948 	.word	0x20006948
 8010208:	2000694c 	.word	0x2000694c
 801020c:	0801d6dc 	.word	0x0801d6dc
 8010210:	0801d70c 	.word	0x0801d70c
 8010214:	0801d72c 	.word	0x0801d72c

08010218 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8010218:	b580      	push	{r7, lr}
 801021a:	b082      	sub	sp, #8
 801021c:	af00      	add	r7, sp, #0
 801021e:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	781b      	ldrb	r3, [r3, #0]
 8010224:	2b02      	cmp	r3, #2
 8010226:	d026      	beq.n	8010276 <tcpip_thread_handle_msg+0x5e>
 8010228:	2b02      	cmp	r3, #2
 801022a:	dc2b      	bgt.n	8010284 <tcpip_thread_handle_msg+0x6c>
 801022c:	2b00      	cmp	r3, #0
 801022e:	d002      	beq.n	8010236 <tcpip_thread_handle_msg+0x1e>
 8010230:	2b01      	cmp	r3, #1
 8010232:	d015      	beq.n	8010260 <tcpip_thread_handle_msg+0x48>
 8010234:	e026      	b.n	8010284 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8010236:	687b      	ldr	r3, [r7, #4]
 8010238:	68db      	ldr	r3, [r3, #12]
 801023a:	687a      	ldr	r2, [r7, #4]
 801023c:	6850      	ldr	r0, [r2, #4]
 801023e:	687a      	ldr	r2, [r7, #4]
 8010240:	6892      	ldr	r2, [r2, #8]
 8010242:	4611      	mov	r1, r2
 8010244:	4798      	blx	r3
 8010246:	4603      	mov	r3, r0
 8010248:	2b00      	cmp	r3, #0
 801024a:	d004      	beq.n	8010256 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	685b      	ldr	r3, [r3, #4]
 8010250:	4618      	mov	r0, r3
 8010252:	f001 fc77 	bl	8011b44 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010256:	6879      	ldr	r1, [r7, #4]
 8010258:	2009      	movs	r0, #9
 801025a:	f000 fe33 	bl	8010ec4 <memp_free>
      break;
 801025e:	e018      	b.n	8010292 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	685b      	ldr	r3, [r3, #4]
 8010264:	687a      	ldr	r2, [r7, #4]
 8010266:	6892      	ldr	r2, [r2, #8]
 8010268:	4610      	mov	r0, r2
 801026a:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801026c:	6879      	ldr	r1, [r7, #4]
 801026e:	2008      	movs	r0, #8
 8010270:	f000 fe28 	bl	8010ec4 <memp_free>
      break;
 8010274:	e00d      	b.n	8010292 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	685b      	ldr	r3, [r3, #4]
 801027a:	687a      	ldr	r2, [r7, #4]
 801027c:	6892      	ldr	r2, [r2, #8]
 801027e:	4610      	mov	r0, r2
 8010280:	4798      	blx	r3
      break;
 8010282:	e006      	b.n	8010292 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8010284:	4b05      	ldr	r3, [pc, #20]	; (801029c <tcpip_thread_handle_msg+0x84>)
 8010286:	22cf      	movs	r2, #207	; 0xcf
 8010288:	4905      	ldr	r1, [pc, #20]	; (80102a0 <tcpip_thread_handle_msg+0x88>)
 801028a:	4806      	ldr	r0, [pc, #24]	; (80102a4 <tcpip_thread_handle_msg+0x8c>)
 801028c:	f00b fbcc 	bl	801ba28 <iprintf>
      break;
 8010290:	bf00      	nop
  }
}
 8010292:	bf00      	nop
 8010294:	3708      	adds	r7, #8
 8010296:	46bd      	mov	sp, r7
 8010298:	bd80      	pop	{r7, pc}
 801029a:	bf00      	nop
 801029c:	0801d6dc 	.word	0x0801d6dc
 80102a0:	0801d70c 	.word	0x0801d70c
 80102a4:	0801d72c 	.word	0x0801d72c

080102a8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80102a8:	b580      	push	{r7, lr}
 80102aa:	b086      	sub	sp, #24
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	60f8      	str	r0, [r7, #12]
 80102b0:	60b9      	str	r1, [r7, #8]
 80102b2:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80102b4:	481a      	ldr	r0, [pc, #104]	; (8010320 <tcpip_inpkt+0x78>)
 80102b6:	f00b f874 	bl	801b3a2 <sys_mbox_valid>
 80102ba:	4603      	mov	r3, r0
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d105      	bne.n	80102cc <tcpip_inpkt+0x24>
 80102c0:	4b18      	ldr	r3, [pc, #96]	; (8010324 <tcpip_inpkt+0x7c>)
 80102c2:	22fc      	movs	r2, #252	; 0xfc
 80102c4:	4918      	ldr	r1, [pc, #96]	; (8010328 <tcpip_inpkt+0x80>)
 80102c6:	4819      	ldr	r0, [pc, #100]	; (801032c <tcpip_inpkt+0x84>)
 80102c8:	f00b fbae 	bl	801ba28 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80102cc:	2009      	movs	r0, #9
 80102ce:	f000 fda7 	bl	8010e20 <memp_malloc>
 80102d2:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80102d4:	697b      	ldr	r3, [r7, #20]
 80102d6:	2b00      	cmp	r3, #0
 80102d8:	d102      	bne.n	80102e0 <tcpip_inpkt+0x38>
    return ERR_MEM;
 80102da:	f04f 33ff 	mov.w	r3, #4294967295
 80102de:	e01a      	b.n	8010316 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 80102e0:	697b      	ldr	r3, [r7, #20]
 80102e2:	2200      	movs	r2, #0
 80102e4:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 80102e6:	697b      	ldr	r3, [r7, #20]
 80102e8:	68fa      	ldr	r2, [r7, #12]
 80102ea:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 80102ec:	697b      	ldr	r3, [r7, #20]
 80102ee:	68ba      	ldr	r2, [r7, #8]
 80102f0:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 80102f2:	697b      	ldr	r3, [r7, #20]
 80102f4:	687a      	ldr	r2, [r7, #4]
 80102f6:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80102f8:	6979      	ldr	r1, [r7, #20]
 80102fa:	4809      	ldr	r0, [pc, #36]	; (8010320 <tcpip_inpkt+0x78>)
 80102fc:	f00a ffdc 	bl	801b2b8 <sys_mbox_trypost>
 8010300:	4603      	mov	r3, r0
 8010302:	2b00      	cmp	r3, #0
 8010304:	d006      	beq.n	8010314 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8010306:	6979      	ldr	r1, [r7, #20]
 8010308:	2009      	movs	r0, #9
 801030a:	f000 fddb 	bl	8010ec4 <memp_free>
    return ERR_MEM;
 801030e:	f04f 33ff 	mov.w	r3, #4294967295
 8010312:	e000      	b.n	8010316 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8010314:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8010316:	4618      	mov	r0, r3
 8010318:	3718      	adds	r7, #24
 801031a:	46bd      	mov	sp, r7
 801031c:	bd80      	pop	{r7, pc}
 801031e:	bf00      	nop
 8010320:	2000694c 	.word	0x2000694c
 8010324:	0801d6dc 	.word	0x0801d6dc
 8010328:	0801d754 	.word	0x0801d754
 801032c:	0801d72c 	.word	0x0801d72c

08010330 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8010330:	b580      	push	{r7, lr}
 8010332:	b082      	sub	sp, #8
 8010334:	af00      	add	r7, sp, #0
 8010336:	6078      	str	r0, [r7, #4]
 8010338:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801033a:	683b      	ldr	r3, [r7, #0]
 801033c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8010340:	f003 0318 	and.w	r3, r3, #24
 8010344:	2b00      	cmp	r3, #0
 8010346:	d006      	beq.n	8010356 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8010348:	4a08      	ldr	r2, [pc, #32]	; (801036c <tcpip_input+0x3c>)
 801034a:	6839      	ldr	r1, [r7, #0]
 801034c:	6878      	ldr	r0, [r7, #4]
 801034e:	f7ff ffab 	bl	80102a8 <tcpip_inpkt>
 8010352:	4603      	mov	r3, r0
 8010354:	e005      	b.n	8010362 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8010356:	4a06      	ldr	r2, [pc, #24]	; (8010370 <tcpip_input+0x40>)
 8010358:	6839      	ldr	r1, [r7, #0]
 801035a:	6878      	ldr	r0, [r7, #4]
 801035c:	f7ff ffa4 	bl	80102a8 <tcpip_inpkt>
 8010360:	4603      	mov	r3, r0
}
 8010362:	4618      	mov	r0, r3
 8010364:	3708      	adds	r7, #8
 8010366:	46bd      	mov	sp, r7
 8010368:	bd80      	pop	{r7, pc}
 801036a:	bf00      	nop
 801036c:	0801b0a5 	.word	0x0801b0a5
 8010370:	08019fb9 	.word	0x08019fb9

08010374 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8010374:	b580      	push	{r7, lr}
 8010376:	b084      	sub	sp, #16
 8010378:	af00      	add	r7, sp, #0
 801037a:	6078      	str	r0, [r7, #4]
 801037c:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801037e:	4819      	ldr	r0, [pc, #100]	; (80103e4 <tcpip_try_callback+0x70>)
 8010380:	f00b f80f 	bl	801b3a2 <sys_mbox_valid>
 8010384:	4603      	mov	r3, r0
 8010386:	2b00      	cmp	r3, #0
 8010388:	d106      	bne.n	8010398 <tcpip_try_callback+0x24>
 801038a:	4b17      	ldr	r3, [pc, #92]	; (80103e8 <tcpip_try_callback+0x74>)
 801038c:	f240 125d 	movw	r2, #349	; 0x15d
 8010390:	4916      	ldr	r1, [pc, #88]	; (80103ec <tcpip_try_callback+0x78>)
 8010392:	4817      	ldr	r0, [pc, #92]	; (80103f0 <tcpip_try_callback+0x7c>)
 8010394:	f00b fb48 	bl	801ba28 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8010398:	2008      	movs	r0, #8
 801039a:	f000 fd41 	bl	8010e20 <memp_malloc>
 801039e:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d102      	bne.n	80103ac <tcpip_try_callback+0x38>
    return ERR_MEM;
 80103a6:	f04f 33ff 	mov.w	r3, #4294967295
 80103aa:	e017      	b.n	80103dc <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	2201      	movs	r2, #1
 80103b0:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	687a      	ldr	r2, [r7, #4]
 80103b6:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	683a      	ldr	r2, [r7, #0]
 80103bc:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80103be:	68f9      	ldr	r1, [r7, #12]
 80103c0:	4808      	ldr	r0, [pc, #32]	; (80103e4 <tcpip_try_callback+0x70>)
 80103c2:	f00a ff79 	bl	801b2b8 <sys_mbox_trypost>
 80103c6:	4603      	mov	r3, r0
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	d006      	beq.n	80103da <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80103cc:	68f9      	ldr	r1, [r7, #12]
 80103ce:	2008      	movs	r0, #8
 80103d0:	f000 fd78 	bl	8010ec4 <memp_free>
    return ERR_MEM;
 80103d4:	f04f 33ff 	mov.w	r3, #4294967295
 80103d8:	e000      	b.n	80103dc <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 80103da:	2300      	movs	r3, #0
}
 80103dc:	4618      	mov	r0, r3
 80103de:	3710      	adds	r7, #16
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bd80      	pop	{r7, pc}
 80103e4:	2000694c 	.word	0x2000694c
 80103e8:	0801d6dc 	.word	0x0801d6dc
 80103ec:	0801d754 	.word	0x0801d754
 80103f0:	0801d72c 	.word	0x0801d72c

080103f4 <tcpip_send_msg_wait_sem>:
 * @param sem semaphore to wait on
 * @return ERR_OK if the function was called, another err_t if not
 */
err_t
tcpip_send_msg_wait_sem(tcpip_callback_fn fn, void *apimsg, sys_sem_t *sem)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b084      	sub	sp, #16
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	60f8      	str	r0, [r7, #12]
 80103fc:	60b9      	str	r1, [r7, #8]
 80103fe:	607a      	str	r2, [r7, #4]
#if LWIP_TCPIP_CORE_LOCKING
  LWIP_UNUSED_ARG(sem);
  LOCK_TCPIP_CORE();
 8010400:	4806      	ldr	r0, [pc, #24]	; (801041c <tcpip_send_msg_wait_sem+0x28>)
 8010402:	f00b f8a7 	bl	801b554 <sys_mutex_lock>
  fn(apimsg);
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	68b8      	ldr	r0, [r7, #8]
 801040a:	4798      	blx	r3
  UNLOCK_TCPIP_CORE();
 801040c:	4803      	ldr	r0, [pc, #12]	; (801041c <tcpip_send_msg_wait_sem+0x28>)
 801040e:	f00b f8b0 	bl	801b572 <sys_mutex_unlock>
  return ERR_OK;
 8010412:	2300      	movs	r3, #0
  sys_mbox_post(&tcpip_mbox, &TCPIP_MSG_VAR_REF(msg));
  sys_arch_sem_wait(sem, 0);
  TCPIP_MSG_VAR_FREE(msg);
  return ERR_OK;
#endif /* LWIP_TCPIP_CORE_LOCKING */
}
 8010414:	4618      	mov	r0, r3
 8010416:	3710      	adds	r7, #16
 8010418:	46bd      	mov	sp, r7
 801041a:	bd80      	pop	{r7, pc}
 801041c:	2000a600 	.word	0x2000a600

08010420 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8010420:	b580      	push	{r7, lr}
 8010422:	b084      	sub	sp, #16
 8010424:	af02      	add	r7, sp, #8
 8010426:	6078      	str	r0, [r7, #4]
 8010428:	6039      	str	r1, [r7, #0]
  lwip_init();
 801042a:	f000 f871 	bl	8010510 <lwip_init>

  tcpip_init_done = initfunc;
 801042e:	4a17      	ldr	r2, [pc, #92]	; (801048c <tcpip_init+0x6c>)
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8010434:	4a16      	ldr	r2, [pc, #88]	; (8010490 <tcpip_init+0x70>)
 8010436:	683b      	ldr	r3, [r7, #0]
 8010438:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801043a:	2106      	movs	r1, #6
 801043c:	4815      	ldr	r0, [pc, #84]	; (8010494 <tcpip_init+0x74>)
 801043e:	f00a ff07 	bl	801b250 <sys_mbox_new>
 8010442:	4603      	mov	r3, r0
 8010444:	2b00      	cmp	r3, #0
 8010446:	d006      	beq.n	8010456 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 8010448:	4b13      	ldr	r3, [pc, #76]	; (8010498 <tcpip_init+0x78>)
 801044a:	f240 2261 	movw	r2, #609	; 0x261
 801044e:	4913      	ldr	r1, [pc, #76]	; (801049c <tcpip_init+0x7c>)
 8010450:	4813      	ldr	r0, [pc, #76]	; (80104a0 <tcpip_init+0x80>)
 8010452:	f00b fae9 	bl	801ba28 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 8010456:	4813      	ldr	r0, [pc, #76]	; (80104a4 <tcpip_init+0x84>)
 8010458:	f00b f860 	bl	801b51c <sys_mutex_new>
 801045c:	4603      	mov	r3, r0
 801045e:	2b00      	cmp	r3, #0
 8010460:	d006      	beq.n	8010470 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8010462:	4b0d      	ldr	r3, [pc, #52]	; (8010498 <tcpip_init+0x78>)
 8010464:	f240 2265 	movw	r2, #613	; 0x265
 8010468:	490f      	ldr	r1, [pc, #60]	; (80104a8 <tcpip_init+0x88>)
 801046a:	480d      	ldr	r0, [pc, #52]	; (80104a0 <tcpip_init+0x80>)
 801046c:	f00b fadc 	bl	801ba28 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8010470:	2300      	movs	r3, #0
 8010472:	9300      	str	r3, [sp, #0]
 8010474:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010478:	2200      	movs	r2, #0
 801047a:	490c      	ldr	r1, [pc, #48]	; (80104ac <tcpip_init+0x8c>)
 801047c:	480c      	ldr	r0, [pc, #48]	; (80104b0 <tcpip_init+0x90>)
 801047e:	f00b f885 	bl	801b58c <sys_thread_new>
}
 8010482:	bf00      	nop
 8010484:	3708      	adds	r7, #8
 8010486:	46bd      	mov	sp, r7
 8010488:	bd80      	pop	{r7, pc}
 801048a:	bf00      	nop
 801048c:	20006944 	.word	0x20006944
 8010490:	20006948 	.word	0x20006948
 8010494:	2000694c 	.word	0x2000694c
 8010498:	0801d6dc 	.word	0x0801d6dc
 801049c:	0801d764 	.word	0x0801d764
 80104a0:	0801d72c 	.word	0x0801d72c
 80104a4:	2000a600 	.word	0x2000a600
 80104a8:	0801d788 	.word	0x0801d788
 80104ac:	080101b1 	.word	0x080101b1
 80104b0:	0801d7ac 	.word	0x0801d7ac

080104b4 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80104b4:	b480      	push	{r7}
 80104b6:	b083      	sub	sp, #12
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	4603      	mov	r3, r0
 80104bc:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80104be:	88fb      	ldrh	r3, [r7, #6]
 80104c0:	021b      	lsls	r3, r3, #8
 80104c2:	b21a      	sxth	r2, r3
 80104c4:	88fb      	ldrh	r3, [r7, #6]
 80104c6:	0a1b      	lsrs	r3, r3, #8
 80104c8:	b29b      	uxth	r3, r3
 80104ca:	b21b      	sxth	r3, r3
 80104cc:	4313      	orrs	r3, r2
 80104ce:	b21b      	sxth	r3, r3
 80104d0:	b29b      	uxth	r3, r3
}
 80104d2:	4618      	mov	r0, r3
 80104d4:	370c      	adds	r7, #12
 80104d6:	46bd      	mov	sp, r7
 80104d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104dc:	4770      	bx	lr

080104de <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80104de:	b480      	push	{r7}
 80104e0:	b083      	sub	sp, #12
 80104e2:	af00      	add	r7, sp, #0
 80104e4:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	061a      	lsls	r2, r3, #24
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	021b      	lsls	r3, r3, #8
 80104ee:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80104f2:	431a      	orrs	r2, r3
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	0a1b      	lsrs	r3, r3, #8
 80104f8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80104fc:	431a      	orrs	r2, r3
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	0e1b      	lsrs	r3, r3, #24
 8010502:	4313      	orrs	r3, r2
}
 8010504:	4618      	mov	r0, r3
 8010506:	370c      	adds	r7, #12
 8010508:	46bd      	mov	sp, r7
 801050a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801050e:	4770      	bx	lr

08010510 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8010510:	b580      	push	{r7, lr}
 8010512:	b082      	sub	sp, #8
 8010514:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8010516:	2300      	movs	r3, #0
 8010518:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 801051a:	f00a fff1 	bl	801b500 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 801051e:	f000 f8d5 	bl	80106cc <mem_init>
  memp_init();
 8010522:	f000 fc31 	bl	8010d88 <memp_init>
  pbuf_init();
  netif_init();
 8010526:	f000 fcf7 	bl	8010f18 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801052a:	f007 fee7 	bl	80182fc <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 801052e:	f001 fdb3 	bl	8012098 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8010532:	f007 fe29 	bl	8018188 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8010536:	bf00      	nop
 8010538:	3708      	adds	r7, #8
 801053a:	46bd      	mov	sp, r7
 801053c:	bd80      	pop	{r7, pc}
	...

08010540 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 8010540:	b480      	push	{r7}
 8010542:	b083      	sub	sp, #12
 8010544:	af00      	add	r7, sp, #0
 8010546:	4603      	mov	r3, r0
 8010548:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 801054a:	4b05      	ldr	r3, [pc, #20]	; (8010560 <ptr_to_mem+0x20>)
 801054c:	681a      	ldr	r2, [r3, #0]
 801054e:	88fb      	ldrh	r3, [r7, #6]
 8010550:	4413      	add	r3, r2
}
 8010552:	4618      	mov	r0, r3
 8010554:	370c      	adds	r7, #12
 8010556:	46bd      	mov	sp, r7
 8010558:	f85d 7b04 	ldr.w	r7, [sp], #4
 801055c:	4770      	bx	lr
 801055e:	bf00      	nop
 8010560:	20006950 	.word	0x20006950

08010564 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 8010564:	b480      	push	{r7}
 8010566:	b083      	sub	sp, #12
 8010568:	af00      	add	r7, sp, #0
 801056a:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 801056c:	4b05      	ldr	r3, [pc, #20]	; (8010584 <mem_to_ptr+0x20>)
 801056e:	681b      	ldr	r3, [r3, #0]
 8010570:	687a      	ldr	r2, [r7, #4]
 8010572:	1ad3      	subs	r3, r2, r3
 8010574:	b29b      	uxth	r3, r3
}
 8010576:	4618      	mov	r0, r3
 8010578:	370c      	adds	r7, #12
 801057a:	46bd      	mov	sp, r7
 801057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010580:	4770      	bx	lr
 8010582:	bf00      	nop
 8010584:	20006950 	.word	0x20006950

08010588 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 8010588:	b590      	push	{r4, r7, lr}
 801058a:	b085      	sub	sp, #20
 801058c:	af00      	add	r7, sp, #0
 801058e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8010590:	4b45      	ldr	r3, [pc, #276]	; (80106a8 <plug_holes+0x120>)
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	687a      	ldr	r2, [r7, #4]
 8010596:	429a      	cmp	r2, r3
 8010598:	d206      	bcs.n	80105a8 <plug_holes+0x20>
 801059a:	4b44      	ldr	r3, [pc, #272]	; (80106ac <plug_holes+0x124>)
 801059c:	f240 12df 	movw	r2, #479	; 0x1df
 80105a0:	4943      	ldr	r1, [pc, #268]	; (80106b0 <plug_holes+0x128>)
 80105a2:	4844      	ldr	r0, [pc, #272]	; (80106b4 <plug_holes+0x12c>)
 80105a4:	f00b fa40 	bl	801ba28 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 80105a8:	4b43      	ldr	r3, [pc, #268]	; (80106b8 <plug_holes+0x130>)
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	687a      	ldr	r2, [r7, #4]
 80105ae:	429a      	cmp	r2, r3
 80105b0:	d306      	bcc.n	80105c0 <plug_holes+0x38>
 80105b2:	4b3e      	ldr	r3, [pc, #248]	; (80106ac <plug_holes+0x124>)
 80105b4:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80105b8:	4940      	ldr	r1, [pc, #256]	; (80106bc <plug_holes+0x134>)
 80105ba:	483e      	ldr	r0, [pc, #248]	; (80106b4 <plug_holes+0x12c>)
 80105bc:	f00b fa34 	bl	801ba28 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	791b      	ldrb	r3, [r3, #4]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d006      	beq.n	80105d6 <plug_holes+0x4e>
 80105c8:	4b38      	ldr	r3, [pc, #224]	; (80106ac <plug_holes+0x124>)
 80105ca:	f240 12e1 	movw	r2, #481	; 0x1e1
 80105ce:	493c      	ldr	r1, [pc, #240]	; (80106c0 <plug_holes+0x138>)
 80105d0:	4838      	ldr	r0, [pc, #224]	; (80106b4 <plug_holes+0x12c>)
 80105d2:	f00b fa29 	bl	801ba28 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	881b      	ldrh	r3, [r3, #0]
 80105da:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80105de:	d906      	bls.n	80105ee <plug_holes+0x66>
 80105e0:	4b32      	ldr	r3, [pc, #200]	; (80106ac <plug_holes+0x124>)
 80105e2:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 80105e6:	4937      	ldr	r1, [pc, #220]	; (80106c4 <plug_holes+0x13c>)
 80105e8:	4832      	ldr	r0, [pc, #200]	; (80106b4 <plug_holes+0x12c>)
 80105ea:	f00b fa1d 	bl	801ba28 <iprintf>

  nmem = ptr_to_mem(mem->next);
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	881b      	ldrh	r3, [r3, #0]
 80105f2:	4618      	mov	r0, r3
 80105f4:	f7ff ffa4 	bl	8010540 <ptr_to_mem>
 80105f8:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 80105fa:	687a      	ldr	r2, [r7, #4]
 80105fc:	68fb      	ldr	r3, [r7, #12]
 80105fe:	429a      	cmp	r2, r3
 8010600:	d024      	beq.n	801064c <plug_holes+0xc4>
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	791b      	ldrb	r3, [r3, #4]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d120      	bne.n	801064c <plug_holes+0xc4>
 801060a:	4b2b      	ldr	r3, [pc, #172]	; (80106b8 <plug_holes+0x130>)
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	68fa      	ldr	r2, [r7, #12]
 8010610:	429a      	cmp	r2, r3
 8010612:	d01b      	beq.n	801064c <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8010614:	4b2c      	ldr	r3, [pc, #176]	; (80106c8 <plug_holes+0x140>)
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	68fa      	ldr	r2, [r7, #12]
 801061a:	429a      	cmp	r2, r3
 801061c:	d102      	bne.n	8010624 <plug_holes+0x9c>
      lfree = mem;
 801061e:	4a2a      	ldr	r2, [pc, #168]	; (80106c8 <plug_holes+0x140>)
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	881a      	ldrh	r2, [r3, #0]
 8010628:	687b      	ldr	r3, [r7, #4]
 801062a:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 801062c:	68fb      	ldr	r3, [r7, #12]
 801062e:	881b      	ldrh	r3, [r3, #0]
 8010630:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010634:	d00a      	beq.n	801064c <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 8010636:	68fb      	ldr	r3, [r7, #12]
 8010638:	881b      	ldrh	r3, [r3, #0]
 801063a:	4618      	mov	r0, r3
 801063c:	f7ff ff80 	bl	8010540 <ptr_to_mem>
 8010640:	4604      	mov	r4, r0
 8010642:	6878      	ldr	r0, [r7, #4]
 8010644:	f7ff ff8e 	bl	8010564 <mem_to_ptr>
 8010648:	4603      	mov	r3, r0
 801064a:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	885b      	ldrh	r3, [r3, #2]
 8010650:	4618      	mov	r0, r3
 8010652:	f7ff ff75 	bl	8010540 <ptr_to_mem>
 8010656:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 8010658:	68ba      	ldr	r2, [r7, #8]
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	429a      	cmp	r2, r3
 801065e:	d01f      	beq.n	80106a0 <plug_holes+0x118>
 8010660:	68bb      	ldr	r3, [r7, #8]
 8010662:	791b      	ldrb	r3, [r3, #4]
 8010664:	2b00      	cmp	r3, #0
 8010666:	d11b      	bne.n	80106a0 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 8010668:	4b17      	ldr	r3, [pc, #92]	; (80106c8 <plug_holes+0x140>)
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	687a      	ldr	r2, [r7, #4]
 801066e:	429a      	cmp	r2, r3
 8010670:	d102      	bne.n	8010678 <plug_holes+0xf0>
      lfree = pmem;
 8010672:	4a15      	ldr	r2, [pc, #84]	; (80106c8 <plug_holes+0x140>)
 8010674:	68bb      	ldr	r3, [r7, #8]
 8010676:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	881a      	ldrh	r2, [r3, #0]
 801067c:	68bb      	ldr	r3, [r7, #8]
 801067e:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8010680:	687b      	ldr	r3, [r7, #4]
 8010682:	881b      	ldrh	r3, [r3, #0]
 8010684:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010688:	d00a      	beq.n	80106a0 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801068a:	687b      	ldr	r3, [r7, #4]
 801068c:	881b      	ldrh	r3, [r3, #0]
 801068e:	4618      	mov	r0, r3
 8010690:	f7ff ff56 	bl	8010540 <ptr_to_mem>
 8010694:	4604      	mov	r4, r0
 8010696:	68b8      	ldr	r0, [r7, #8]
 8010698:	f7ff ff64 	bl	8010564 <mem_to_ptr>
 801069c:	4603      	mov	r3, r0
 801069e:	8063      	strh	r3, [r4, #2]
    }
  }
}
 80106a0:	bf00      	nop
 80106a2:	3714      	adds	r7, #20
 80106a4:	46bd      	mov	sp, r7
 80106a6:	bd90      	pop	{r4, r7, pc}
 80106a8:	20006950 	.word	0x20006950
 80106ac:	0801d7bc 	.word	0x0801d7bc
 80106b0:	0801d7ec 	.word	0x0801d7ec
 80106b4:	0801d804 	.word	0x0801d804
 80106b8:	20006954 	.word	0x20006954
 80106bc:	0801d82c 	.word	0x0801d82c
 80106c0:	0801d848 	.word	0x0801d848
 80106c4:	0801d864 	.word	0x0801d864
 80106c8:	2000695c 	.word	0x2000695c

080106cc <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 80106cc:	b580      	push	{r7, lr}
 80106ce:	b082      	sub	sp, #8
 80106d0:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 80106d2:	4b1f      	ldr	r3, [pc, #124]	; (8010750 <mem_init+0x84>)
 80106d4:	3303      	adds	r3, #3
 80106d6:	f023 0303 	bic.w	r3, r3, #3
 80106da:	461a      	mov	r2, r3
 80106dc:	4b1d      	ldr	r3, [pc, #116]	; (8010754 <mem_init+0x88>)
 80106de:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 80106e0:	4b1c      	ldr	r3, [pc, #112]	; (8010754 <mem_init+0x88>)
 80106e2:	681b      	ldr	r3, [r3, #0]
 80106e4:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80106ec:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	2200      	movs	r2, #0
 80106f2:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	2200      	movs	r2, #0
 80106f8:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 80106fa:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 80106fe:	f7ff ff1f 	bl	8010540 <ptr_to_mem>
 8010702:	4603      	mov	r3, r0
 8010704:	4a14      	ldr	r2, [pc, #80]	; (8010758 <mem_init+0x8c>)
 8010706:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 8010708:	4b13      	ldr	r3, [pc, #76]	; (8010758 <mem_init+0x8c>)
 801070a:	681b      	ldr	r3, [r3, #0]
 801070c:	2201      	movs	r2, #1
 801070e:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8010710:	4b11      	ldr	r3, [pc, #68]	; (8010758 <mem_init+0x8c>)
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8010718:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801071a:	4b0f      	ldr	r3, [pc, #60]	; (8010758 <mem_init+0x8c>)
 801071c:	681b      	ldr	r3, [r3, #0]
 801071e:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8010722:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8010724:	4b0b      	ldr	r3, [pc, #44]	; (8010754 <mem_init+0x88>)
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	4a0c      	ldr	r2, [pc, #48]	; (801075c <mem_init+0x90>)
 801072a:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 801072c:	480c      	ldr	r0, [pc, #48]	; (8010760 <mem_init+0x94>)
 801072e:	f00a fef5 	bl	801b51c <sys_mutex_new>
 8010732:	4603      	mov	r3, r0
 8010734:	2b00      	cmp	r3, #0
 8010736:	d006      	beq.n	8010746 <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 8010738:	4b0a      	ldr	r3, [pc, #40]	; (8010764 <mem_init+0x98>)
 801073a:	f240 221f 	movw	r2, #543	; 0x21f
 801073e:	490a      	ldr	r1, [pc, #40]	; (8010768 <mem_init+0x9c>)
 8010740:	480a      	ldr	r0, [pc, #40]	; (801076c <mem_init+0xa0>)
 8010742:	f00b f971 	bl	801ba28 <iprintf>
  }
}
 8010746:	bf00      	nop
 8010748:	3708      	adds	r7, #8
 801074a:	46bd      	mov	sp, r7
 801074c:	bd80      	pop	{r7, pc}
 801074e:	bf00      	nop
 8010750:	2000a61c 	.word	0x2000a61c
 8010754:	20006950 	.word	0x20006950
 8010758:	20006954 	.word	0x20006954
 801075c:	2000695c 	.word	0x2000695c
 8010760:	20006958 	.word	0x20006958
 8010764:	0801d7bc 	.word	0x0801d7bc
 8010768:	0801d890 	.word	0x0801d890
 801076c:	0801d804 	.word	0x0801d804

08010770 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8010770:	b580      	push	{r7, lr}
 8010772:	b086      	sub	sp, #24
 8010774:	af00      	add	r7, sp, #0
 8010776:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 8010778:	6878      	ldr	r0, [r7, #4]
 801077a:	f7ff fef3 	bl	8010564 <mem_to_ptr>
 801077e:	4603      	mov	r3, r0
 8010780:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	881b      	ldrh	r3, [r3, #0]
 8010786:	4618      	mov	r0, r3
 8010788:	f7ff feda 	bl	8010540 <ptr_to_mem>
 801078c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	885b      	ldrh	r3, [r3, #2]
 8010792:	4618      	mov	r0, r3
 8010794:	f7ff fed4 	bl	8010540 <ptr_to_mem>
 8010798:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	881b      	ldrh	r3, [r3, #0]
 801079e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80107a2:	d818      	bhi.n	80107d6 <mem_link_valid+0x66>
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	885b      	ldrh	r3, [r3, #2]
 80107a8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80107ac:	d813      	bhi.n	80107d6 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80107b2:	8afa      	ldrh	r2, [r7, #22]
 80107b4:	429a      	cmp	r2, r3
 80107b6:	d004      	beq.n	80107c2 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	881b      	ldrh	r3, [r3, #0]
 80107bc:	8afa      	ldrh	r2, [r7, #22]
 80107be:	429a      	cmp	r2, r3
 80107c0:	d109      	bne.n	80107d6 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80107c2:	4b08      	ldr	r3, [pc, #32]	; (80107e4 <mem_link_valid+0x74>)
 80107c4:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 80107c6:	693a      	ldr	r2, [r7, #16]
 80107c8:	429a      	cmp	r2, r3
 80107ca:	d006      	beq.n	80107da <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 80107cc:	693b      	ldr	r3, [r7, #16]
 80107ce:	885b      	ldrh	r3, [r3, #2]
 80107d0:	8afa      	ldrh	r2, [r7, #22]
 80107d2:	429a      	cmp	r2, r3
 80107d4:	d001      	beq.n	80107da <mem_link_valid+0x6a>
    return 0;
 80107d6:	2300      	movs	r3, #0
 80107d8:	e000      	b.n	80107dc <mem_link_valid+0x6c>
  }
  return 1;
 80107da:	2301      	movs	r3, #1
}
 80107dc:	4618      	mov	r0, r3
 80107de:	3718      	adds	r7, #24
 80107e0:	46bd      	mov	sp, r7
 80107e2:	bd80      	pop	{r7, pc}
 80107e4:	20006954 	.word	0x20006954

080107e8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 80107e8:	b580      	push	{r7, lr}
 80107ea:	b088      	sub	sp, #32
 80107ec:	af00      	add	r7, sp, #0
 80107ee:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	2b00      	cmp	r3, #0
 80107f4:	d070      	beq.n	80108d8 <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	f003 0303 	and.w	r3, r3, #3
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d00d      	beq.n	801081c <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8010800:	4b37      	ldr	r3, [pc, #220]	; (80108e0 <mem_free+0xf8>)
 8010802:	f240 2273 	movw	r2, #627	; 0x273
 8010806:	4937      	ldr	r1, [pc, #220]	; (80108e4 <mem_free+0xfc>)
 8010808:	4837      	ldr	r0, [pc, #220]	; (80108e8 <mem_free+0x100>)
 801080a:	f00b f90d 	bl	801ba28 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801080e:	f00a fee3 	bl	801b5d8 <sys_arch_protect>
 8010812:	60f8      	str	r0, [r7, #12]
 8010814:	68f8      	ldr	r0, [r7, #12]
 8010816:	f00a feed 	bl	801b5f4 <sys_arch_unprotect>
    return;
 801081a:	e05e      	b.n	80108da <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	3b08      	subs	r3, #8
 8010820:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8010822:	4b32      	ldr	r3, [pc, #200]	; (80108ec <mem_free+0x104>)
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	69fa      	ldr	r2, [r7, #28]
 8010828:	429a      	cmp	r2, r3
 801082a:	d306      	bcc.n	801083a <mem_free+0x52>
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	f103 020c 	add.w	r2, r3, #12
 8010832:	4b2f      	ldr	r3, [pc, #188]	; (80108f0 <mem_free+0x108>)
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	429a      	cmp	r2, r3
 8010838:	d90d      	bls.n	8010856 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801083a:	4b29      	ldr	r3, [pc, #164]	; (80108e0 <mem_free+0xf8>)
 801083c:	f240 227f 	movw	r2, #639	; 0x27f
 8010840:	492c      	ldr	r1, [pc, #176]	; (80108f4 <mem_free+0x10c>)
 8010842:	4829      	ldr	r0, [pc, #164]	; (80108e8 <mem_free+0x100>)
 8010844:	f00b f8f0 	bl	801ba28 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010848:	f00a fec6 	bl	801b5d8 <sys_arch_protect>
 801084c:	6138      	str	r0, [r7, #16]
 801084e:	6938      	ldr	r0, [r7, #16]
 8010850:	f00a fed0 	bl	801b5f4 <sys_arch_unprotect>
    return;
 8010854:	e041      	b.n	80108da <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8010856:	4828      	ldr	r0, [pc, #160]	; (80108f8 <mem_free+0x110>)
 8010858:	f00a fe7c 	bl	801b554 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 801085c:	69fb      	ldr	r3, [r7, #28]
 801085e:	791b      	ldrb	r3, [r3, #4]
 8010860:	2b00      	cmp	r3, #0
 8010862:	d110      	bne.n	8010886 <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 8010864:	4b1e      	ldr	r3, [pc, #120]	; (80108e0 <mem_free+0xf8>)
 8010866:	f44f 7223 	mov.w	r2, #652	; 0x28c
 801086a:	4924      	ldr	r1, [pc, #144]	; (80108fc <mem_free+0x114>)
 801086c:	481e      	ldr	r0, [pc, #120]	; (80108e8 <mem_free+0x100>)
 801086e:	f00b f8db 	bl	801ba28 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8010872:	4821      	ldr	r0, [pc, #132]	; (80108f8 <mem_free+0x110>)
 8010874:	f00a fe7d 	bl	801b572 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010878:	f00a feae 	bl	801b5d8 <sys_arch_protect>
 801087c:	6178      	str	r0, [r7, #20]
 801087e:	6978      	ldr	r0, [r7, #20]
 8010880:	f00a feb8 	bl	801b5f4 <sys_arch_unprotect>
    return;
 8010884:	e029      	b.n	80108da <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 8010886:	69f8      	ldr	r0, [r7, #28]
 8010888:	f7ff ff72 	bl	8010770 <mem_link_valid>
 801088c:	4603      	mov	r3, r0
 801088e:	2b00      	cmp	r3, #0
 8010890:	d110      	bne.n	80108b4 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8010892:	4b13      	ldr	r3, [pc, #76]	; (80108e0 <mem_free+0xf8>)
 8010894:	f240 2295 	movw	r2, #661	; 0x295
 8010898:	4919      	ldr	r1, [pc, #100]	; (8010900 <mem_free+0x118>)
 801089a:	4813      	ldr	r0, [pc, #76]	; (80108e8 <mem_free+0x100>)
 801089c:	f00b f8c4 	bl	801ba28 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80108a0:	4815      	ldr	r0, [pc, #84]	; (80108f8 <mem_free+0x110>)
 80108a2:	f00a fe66 	bl	801b572 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80108a6:	f00a fe97 	bl	801b5d8 <sys_arch_protect>
 80108aa:	61b8      	str	r0, [r7, #24]
 80108ac:	69b8      	ldr	r0, [r7, #24]
 80108ae:	f00a fea1 	bl	801b5f4 <sys_arch_unprotect>
    return;
 80108b2:	e012      	b.n	80108da <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 80108b4:	69fb      	ldr	r3, [r7, #28]
 80108b6:	2200      	movs	r2, #0
 80108b8:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 80108ba:	4b12      	ldr	r3, [pc, #72]	; (8010904 <mem_free+0x11c>)
 80108bc:	681b      	ldr	r3, [r3, #0]
 80108be:	69fa      	ldr	r2, [r7, #28]
 80108c0:	429a      	cmp	r2, r3
 80108c2:	d202      	bcs.n	80108ca <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 80108c4:	4a0f      	ldr	r2, [pc, #60]	; (8010904 <mem_free+0x11c>)
 80108c6:	69fb      	ldr	r3, [r7, #28]
 80108c8:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 80108ca:	69f8      	ldr	r0, [r7, #28]
 80108cc:	f7ff fe5c 	bl	8010588 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 80108d0:	4809      	ldr	r0, [pc, #36]	; (80108f8 <mem_free+0x110>)
 80108d2:	f00a fe4e 	bl	801b572 <sys_mutex_unlock>
 80108d6:	e000      	b.n	80108da <mem_free+0xf2>
    return;
 80108d8:	bf00      	nop
}
 80108da:	3720      	adds	r7, #32
 80108dc:	46bd      	mov	sp, r7
 80108de:	bd80      	pop	{r7, pc}
 80108e0:	0801d7bc 	.word	0x0801d7bc
 80108e4:	0801d8ac 	.word	0x0801d8ac
 80108e8:	0801d804 	.word	0x0801d804
 80108ec:	20006950 	.word	0x20006950
 80108f0:	20006954 	.word	0x20006954
 80108f4:	0801d8d0 	.word	0x0801d8d0
 80108f8:	20006958 	.word	0x20006958
 80108fc:	0801d8ec 	.word	0x0801d8ec
 8010900:	0801d914 	.word	0x0801d914
 8010904:	2000695c 	.word	0x2000695c

08010908 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b088      	sub	sp, #32
 801090c:	af00      	add	r7, sp, #0
 801090e:	6078      	str	r0, [r7, #4]
 8010910:	460b      	mov	r3, r1
 8010912:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8010914:	887b      	ldrh	r3, [r7, #2]
 8010916:	3303      	adds	r3, #3
 8010918:	b29b      	uxth	r3, r3
 801091a:	f023 0303 	bic.w	r3, r3, #3
 801091e:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8010920:	8bfb      	ldrh	r3, [r7, #30]
 8010922:	2b0b      	cmp	r3, #11
 8010924:	d801      	bhi.n	801092a <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 8010926:	230c      	movs	r3, #12
 8010928:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801092a:	8bfb      	ldrh	r3, [r7, #30]
 801092c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010930:	d803      	bhi.n	801093a <mem_trim+0x32>
 8010932:	8bfa      	ldrh	r2, [r7, #30]
 8010934:	887b      	ldrh	r3, [r7, #2]
 8010936:	429a      	cmp	r2, r3
 8010938:	d201      	bcs.n	801093e <mem_trim+0x36>
    return NULL;
 801093a:	2300      	movs	r3, #0
 801093c:	e0d8      	b.n	8010af0 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 801093e:	4b6e      	ldr	r3, [pc, #440]	; (8010af8 <mem_trim+0x1f0>)
 8010940:	681b      	ldr	r3, [r3, #0]
 8010942:	687a      	ldr	r2, [r7, #4]
 8010944:	429a      	cmp	r2, r3
 8010946:	d304      	bcc.n	8010952 <mem_trim+0x4a>
 8010948:	4b6c      	ldr	r3, [pc, #432]	; (8010afc <mem_trim+0x1f4>)
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	687a      	ldr	r2, [r7, #4]
 801094e:	429a      	cmp	r2, r3
 8010950:	d306      	bcc.n	8010960 <mem_trim+0x58>
 8010952:	4b6b      	ldr	r3, [pc, #428]	; (8010b00 <mem_trim+0x1f8>)
 8010954:	f240 22d1 	movw	r2, #721	; 0x2d1
 8010958:	496a      	ldr	r1, [pc, #424]	; (8010b04 <mem_trim+0x1fc>)
 801095a:	486b      	ldr	r0, [pc, #428]	; (8010b08 <mem_trim+0x200>)
 801095c:	f00b f864 	bl	801ba28 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 8010960:	4b65      	ldr	r3, [pc, #404]	; (8010af8 <mem_trim+0x1f0>)
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	687a      	ldr	r2, [r7, #4]
 8010966:	429a      	cmp	r2, r3
 8010968:	d304      	bcc.n	8010974 <mem_trim+0x6c>
 801096a:	4b64      	ldr	r3, [pc, #400]	; (8010afc <mem_trim+0x1f4>)
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	687a      	ldr	r2, [r7, #4]
 8010970:	429a      	cmp	r2, r3
 8010972:	d307      	bcc.n	8010984 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8010974:	f00a fe30 	bl	801b5d8 <sys_arch_protect>
 8010978:	60b8      	str	r0, [r7, #8]
 801097a:	68b8      	ldr	r0, [r7, #8]
 801097c:	f00a fe3a 	bl	801b5f4 <sys_arch_unprotect>
    return rmem;
 8010980:	687b      	ldr	r3, [r7, #4]
 8010982:	e0b5      	b.n	8010af0 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	3b08      	subs	r3, #8
 8010988:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 801098a:	69b8      	ldr	r0, [r7, #24]
 801098c:	f7ff fdea 	bl	8010564 <mem_to_ptr>
 8010990:	4603      	mov	r3, r0
 8010992:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8010994:	69bb      	ldr	r3, [r7, #24]
 8010996:	881a      	ldrh	r2, [r3, #0]
 8010998:	8afb      	ldrh	r3, [r7, #22]
 801099a:	1ad3      	subs	r3, r2, r3
 801099c:	b29b      	uxth	r3, r3
 801099e:	3b08      	subs	r3, #8
 80109a0:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 80109a2:	8bfa      	ldrh	r2, [r7, #30]
 80109a4:	8abb      	ldrh	r3, [r7, #20]
 80109a6:	429a      	cmp	r2, r3
 80109a8:	d906      	bls.n	80109b8 <mem_trim+0xb0>
 80109aa:	4b55      	ldr	r3, [pc, #340]	; (8010b00 <mem_trim+0x1f8>)
 80109ac:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 80109b0:	4956      	ldr	r1, [pc, #344]	; (8010b0c <mem_trim+0x204>)
 80109b2:	4855      	ldr	r0, [pc, #340]	; (8010b08 <mem_trim+0x200>)
 80109b4:	f00b f838 	bl	801ba28 <iprintf>
  if (newsize > size) {
 80109b8:	8bfa      	ldrh	r2, [r7, #30]
 80109ba:	8abb      	ldrh	r3, [r7, #20]
 80109bc:	429a      	cmp	r2, r3
 80109be:	d901      	bls.n	80109c4 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 80109c0:	2300      	movs	r3, #0
 80109c2:	e095      	b.n	8010af0 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 80109c4:	8bfa      	ldrh	r2, [r7, #30]
 80109c6:	8abb      	ldrh	r3, [r7, #20]
 80109c8:	429a      	cmp	r2, r3
 80109ca:	d101      	bne.n	80109d0 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	e08f      	b.n	8010af0 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80109d0:	484f      	ldr	r0, [pc, #316]	; (8010b10 <mem_trim+0x208>)
 80109d2:	f00a fdbf 	bl	801b554 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 80109d6:	69bb      	ldr	r3, [r7, #24]
 80109d8:	881b      	ldrh	r3, [r3, #0]
 80109da:	4618      	mov	r0, r3
 80109dc:	f7ff fdb0 	bl	8010540 <ptr_to_mem>
 80109e0:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 80109e2:	693b      	ldr	r3, [r7, #16]
 80109e4:	791b      	ldrb	r3, [r3, #4]
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	d13f      	bne.n	8010a6a <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80109ea:	69bb      	ldr	r3, [r7, #24]
 80109ec:	881b      	ldrh	r3, [r3, #0]
 80109ee:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80109f2:	d106      	bne.n	8010a02 <mem_trim+0xfa>
 80109f4:	4b42      	ldr	r3, [pc, #264]	; (8010b00 <mem_trim+0x1f8>)
 80109f6:	f240 22f5 	movw	r2, #757	; 0x2f5
 80109fa:	4946      	ldr	r1, [pc, #280]	; (8010b14 <mem_trim+0x20c>)
 80109fc:	4842      	ldr	r0, [pc, #264]	; (8010b08 <mem_trim+0x200>)
 80109fe:	f00b f813 	bl	801ba28 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8010a02:	693b      	ldr	r3, [r7, #16]
 8010a04:	881b      	ldrh	r3, [r3, #0]
 8010a06:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8010a08:	8afa      	ldrh	r2, [r7, #22]
 8010a0a:	8bfb      	ldrh	r3, [r7, #30]
 8010a0c:	4413      	add	r3, r2
 8010a0e:	b29b      	uxth	r3, r3
 8010a10:	3308      	adds	r3, #8
 8010a12:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8010a14:	4b40      	ldr	r3, [pc, #256]	; (8010b18 <mem_trim+0x210>)
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	693a      	ldr	r2, [r7, #16]
 8010a1a:	429a      	cmp	r2, r3
 8010a1c:	d106      	bne.n	8010a2c <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8010a1e:	89fb      	ldrh	r3, [r7, #14]
 8010a20:	4618      	mov	r0, r3
 8010a22:	f7ff fd8d 	bl	8010540 <ptr_to_mem>
 8010a26:	4603      	mov	r3, r0
 8010a28:	4a3b      	ldr	r2, [pc, #236]	; (8010b18 <mem_trim+0x210>)
 8010a2a:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8010a2c:	89fb      	ldrh	r3, [r7, #14]
 8010a2e:	4618      	mov	r0, r3
 8010a30:	f7ff fd86 	bl	8010540 <ptr_to_mem>
 8010a34:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8010a36:	693b      	ldr	r3, [r7, #16]
 8010a38:	2200      	movs	r2, #0
 8010a3a:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8010a3c:	693b      	ldr	r3, [r7, #16]
 8010a3e:	89ba      	ldrh	r2, [r7, #12]
 8010a40:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8010a42:	693b      	ldr	r3, [r7, #16]
 8010a44:	8afa      	ldrh	r2, [r7, #22]
 8010a46:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8010a48:	69bb      	ldr	r3, [r7, #24]
 8010a4a:	89fa      	ldrh	r2, [r7, #14]
 8010a4c:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010a4e:	693b      	ldr	r3, [r7, #16]
 8010a50:	881b      	ldrh	r3, [r3, #0]
 8010a52:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010a56:	d047      	beq.n	8010ae8 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010a58:	693b      	ldr	r3, [r7, #16]
 8010a5a:	881b      	ldrh	r3, [r3, #0]
 8010a5c:	4618      	mov	r0, r3
 8010a5e:	f7ff fd6f 	bl	8010540 <ptr_to_mem>
 8010a62:	4602      	mov	r2, r0
 8010a64:	89fb      	ldrh	r3, [r7, #14]
 8010a66:	8053      	strh	r3, [r2, #2]
 8010a68:	e03e      	b.n	8010ae8 <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8010a6a:	8bfb      	ldrh	r3, [r7, #30]
 8010a6c:	f103 0214 	add.w	r2, r3, #20
 8010a70:	8abb      	ldrh	r3, [r7, #20]
 8010a72:	429a      	cmp	r2, r3
 8010a74:	d838      	bhi.n	8010ae8 <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8010a76:	8afa      	ldrh	r2, [r7, #22]
 8010a78:	8bfb      	ldrh	r3, [r7, #30]
 8010a7a:	4413      	add	r3, r2
 8010a7c:	b29b      	uxth	r3, r3
 8010a7e:	3308      	adds	r3, #8
 8010a80:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8010a82:	69bb      	ldr	r3, [r7, #24]
 8010a84:	881b      	ldrh	r3, [r3, #0]
 8010a86:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010a8a:	d106      	bne.n	8010a9a <mem_trim+0x192>
 8010a8c:	4b1c      	ldr	r3, [pc, #112]	; (8010b00 <mem_trim+0x1f8>)
 8010a8e:	f240 3216 	movw	r2, #790	; 0x316
 8010a92:	4920      	ldr	r1, [pc, #128]	; (8010b14 <mem_trim+0x20c>)
 8010a94:	481c      	ldr	r0, [pc, #112]	; (8010b08 <mem_trim+0x200>)
 8010a96:	f00a ffc7 	bl	801ba28 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8010a9a:	89fb      	ldrh	r3, [r7, #14]
 8010a9c:	4618      	mov	r0, r3
 8010a9e:	f7ff fd4f 	bl	8010540 <ptr_to_mem>
 8010aa2:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8010aa4:	4b1c      	ldr	r3, [pc, #112]	; (8010b18 <mem_trim+0x210>)
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	693a      	ldr	r2, [r7, #16]
 8010aaa:	429a      	cmp	r2, r3
 8010aac:	d202      	bcs.n	8010ab4 <mem_trim+0x1ac>
      lfree = mem2;
 8010aae:	4a1a      	ldr	r2, [pc, #104]	; (8010b18 <mem_trim+0x210>)
 8010ab0:	693b      	ldr	r3, [r7, #16]
 8010ab2:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8010ab4:	693b      	ldr	r3, [r7, #16]
 8010ab6:	2200      	movs	r2, #0
 8010ab8:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8010aba:	69bb      	ldr	r3, [r7, #24]
 8010abc:	881a      	ldrh	r2, [r3, #0]
 8010abe:	693b      	ldr	r3, [r7, #16]
 8010ac0:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8010ac2:	693b      	ldr	r3, [r7, #16]
 8010ac4:	8afa      	ldrh	r2, [r7, #22]
 8010ac6:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8010ac8:	69bb      	ldr	r3, [r7, #24]
 8010aca:	89fa      	ldrh	r2, [r7, #14]
 8010acc:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8010ace:	693b      	ldr	r3, [r7, #16]
 8010ad0:	881b      	ldrh	r3, [r3, #0]
 8010ad2:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010ad6:	d007      	beq.n	8010ae8 <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8010ad8:	693b      	ldr	r3, [r7, #16]
 8010ada:	881b      	ldrh	r3, [r3, #0]
 8010adc:	4618      	mov	r0, r3
 8010ade:	f7ff fd2f 	bl	8010540 <ptr_to_mem>
 8010ae2:	4602      	mov	r2, r0
 8010ae4:	89fb      	ldrh	r3, [r7, #14]
 8010ae6:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8010ae8:	4809      	ldr	r0, [pc, #36]	; (8010b10 <mem_trim+0x208>)
 8010aea:	f00a fd42 	bl	801b572 <sys_mutex_unlock>
  return rmem;
 8010aee:	687b      	ldr	r3, [r7, #4]
}
 8010af0:	4618      	mov	r0, r3
 8010af2:	3720      	adds	r7, #32
 8010af4:	46bd      	mov	sp, r7
 8010af6:	bd80      	pop	{r7, pc}
 8010af8:	20006950 	.word	0x20006950
 8010afc:	20006954 	.word	0x20006954
 8010b00:	0801d7bc 	.word	0x0801d7bc
 8010b04:	0801d948 	.word	0x0801d948
 8010b08:	0801d804 	.word	0x0801d804
 8010b0c:	0801d960 	.word	0x0801d960
 8010b10:	20006958 	.word	0x20006958
 8010b14:	0801d980 	.word	0x0801d980
 8010b18:	2000695c 	.word	0x2000695c

08010b1c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8010b1c:	b580      	push	{r7, lr}
 8010b1e:	b088      	sub	sp, #32
 8010b20:	af00      	add	r7, sp, #0
 8010b22:	4603      	mov	r3, r0
 8010b24:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8010b26:	88fb      	ldrh	r3, [r7, #6]
 8010b28:	2b00      	cmp	r3, #0
 8010b2a:	d101      	bne.n	8010b30 <mem_malloc+0x14>
    return NULL;
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	e0e2      	b.n	8010cf6 <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8010b30:	88fb      	ldrh	r3, [r7, #6]
 8010b32:	3303      	adds	r3, #3
 8010b34:	b29b      	uxth	r3, r3
 8010b36:	f023 0303 	bic.w	r3, r3, #3
 8010b3a:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8010b3c:	8bbb      	ldrh	r3, [r7, #28]
 8010b3e:	2b0b      	cmp	r3, #11
 8010b40:	d801      	bhi.n	8010b46 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8010b42:	230c      	movs	r3, #12
 8010b44:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8010b46:	8bbb      	ldrh	r3, [r7, #28]
 8010b48:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010b4c:	d803      	bhi.n	8010b56 <mem_malloc+0x3a>
 8010b4e:	8bba      	ldrh	r2, [r7, #28]
 8010b50:	88fb      	ldrh	r3, [r7, #6]
 8010b52:	429a      	cmp	r2, r3
 8010b54:	d201      	bcs.n	8010b5a <mem_malloc+0x3e>
    return NULL;
 8010b56:	2300      	movs	r3, #0
 8010b58:	e0cd      	b.n	8010cf6 <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8010b5a:	4869      	ldr	r0, [pc, #420]	; (8010d00 <mem_malloc+0x1e4>)
 8010b5c:	f00a fcfa 	bl	801b554 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010b60:	4b68      	ldr	r3, [pc, #416]	; (8010d04 <mem_malloc+0x1e8>)
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	4618      	mov	r0, r3
 8010b66:	f7ff fcfd 	bl	8010564 <mem_to_ptr>
 8010b6a:	4603      	mov	r3, r0
 8010b6c:	83fb      	strh	r3, [r7, #30]
 8010b6e:	e0b7      	b.n	8010ce0 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8010b70:	8bfb      	ldrh	r3, [r7, #30]
 8010b72:	4618      	mov	r0, r3
 8010b74:	f7ff fce4 	bl	8010540 <ptr_to_mem>
 8010b78:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8010b7a:	697b      	ldr	r3, [r7, #20]
 8010b7c:	791b      	ldrb	r3, [r3, #4]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	f040 80a7 	bne.w	8010cd2 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8010b84:	697b      	ldr	r3, [r7, #20]
 8010b86:	881b      	ldrh	r3, [r3, #0]
 8010b88:	461a      	mov	r2, r3
 8010b8a:	8bfb      	ldrh	r3, [r7, #30]
 8010b8c:	1ad3      	subs	r3, r2, r3
 8010b8e:	f1a3 0208 	sub.w	r2, r3, #8
 8010b92:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8010b94:	429a      	cmp	r2, r3
 8010b96:	f0c0 809c 	bcc.w	8010cd2 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8010b9a:	697b      	ldr	r3, [r7, #20]
 8010b9c:	881b      	ldrh	r3, [r3, #0]
 8010b9e:	461a      	mov	r2, r3
 8010ba0:	8bfb      	ldrh	r3, [r7, #30]
 8010ba2:	1ad3      	subs	r3, r2, r3
 8010ba4:	f1a3 0208 	sub.w	r2, r3, #8
 8010ba8:	8bbb      	ldrh	r3, [r7, #28]
 8010baa:	3314      	adds	r3, #20
 8010bac:	429a      	cmp	r2, r3
 8010bae:	d333      	bcc.n	8010c18 <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8010bb0:	8bfa      	ldrh	r2, [r7, #30]
 8010bb2:	8bbb      	ldrh	r3, [r7, #28]
 8010bb4:	4413      	add	r3, r2
 8010bb6:	b29b      	uxth	r3, r3
 8010bb8:	3308      	adds	r3, #8
 8010bba:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8010bbc:	8a7b      	ldrh	r3, [r7, #18]
 8010bbe:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010bc2:	d106      	bne.n	8010bd2 <mem_malloc+0xb6>
 8010bc4:	4b50      	ldr	r3, [pc, #320]	; (8010d08 <mem_malloc+0x1ec>)
 8010bc6:	f240 3287 	movw	r2, #903	; 0x387
 8010bca:	4950      	ldr	r1, [pc, #320]	; (8010d0c <mem_malloc+0x1f0>)
 8010bcc:	4850      	ldr	r0, [pc, #320]	; (8010d10 <mem_malloc+0x1f4>)
 8010bce:	f00a ff2b 	bl	801ba28 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8010bd2:	8a7b      	ldrh	r3, [r7, #18]
 8010bd4:	4618      	mov	r0, r3
 8010bd6:	f7ff fcb3 	bl	8010540 <ptr_to_mem>
 8010bda:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8010bdc:	68fb      	ldr	r3, [r7, #12]
 8010bde:	2200      	movs	r2, #0
 8010be0:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8010be2:	697b      	ldr	r3, [r7, #20]
 8010be4:	881a      	ldrh	r2, [r3, #0]
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8010bea:	68fb      	ldr	r3, [r7, #12]
 8010bec:	8bfa      	ldrh	r2, [r7, #30]
 8010bee:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8010bf0:	697b      	ldr	r3, [r7, #20]
 8010bf2:	8a7a      	ldrh	r2, [r7, #18]
 8010bf4:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8010bf6:	697b      	ldr	r3, [r7, #20]
 8010bf8:	2201      	movs	r2, #1
 8010bfa:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	881b      	ldrh	r3, [r3, #0]
 8010c00:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8010c04:	d00b      	beq.n	8010c1e <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8010c06:	68fb      	ldr	r3, [r7, #12]
 8010c08:	881b      	ldrh	r3, [r3, #0]
 8010c0a:	4618      	mov	r0, r3
 8010c0c:	f7ff fc98 	bl	8010540 <ptr_to_mem>
 8010c10:	4602      	mov	r2, r0
 8010c12:	8a7b      	ldrh	r3, [r7, #18]
 8010c14:	8053      	strh	r3, [r2, #2]
 8010c16:	e002      	b.n	8010c1e <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8010c18:	697b      	ldr	r3, [r7, #20]
 8010c1a:	2201      	movs	r2, #1
 8010c1c:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8010c1e:	4b39      	ldr	r3, [pc, #228]	; (8010d04 <mem_malloc+0x1e8>)
 8010c20:	681b      	ldr	r3, [r3, #0]
 8010c22:	697a      	ldr	r2, [r7, #20]
 8010c24:	429a      	cmp	r2, r3
 8010c26:	d127      	bne.n	8010c78 <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8010c28:	4b36      	ldr	r3, [pc, #216]	; (8010d04 <mem_malloc+0x1e8>)
 8010c2a:	681b      	ldr	r3, [r3, #0]
 8010c2c:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8010c2e:	e005      	b.n	8010c3c <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8010c30:	69bb      	ldr	r3, [r7, #24]
 8010c32:	881b      	ldrh	r3, [r3, #0]
 8010c34:	4618      	mov	r0, r3
 8010c36:	f7ff fc83 	bl	8010540 <ptr_to_mem>
 8010c3a:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8010c3c:	69bb      	ldr	r3, [r7, #24]
 8010c3e:	791b      	ldrb	r3, [r3, #4]
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d004      	beq.n	8010c4e <mem_malloc+0x132>
 8010c44:	4b33      	ldr	r3, [pc, #204]	; (8010d14 <mem_malloc+0x1f8>)
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	69ba      	ldr	r2, [r7, #24]
 8010c4a:	429a      	cmp	r2, r3
 8010c4c:	d1f0      	bne.n	8010c30 <mem_malloc+0x114>
          }
          lfree = cur;
 8010c4e:	4a2d      	ldr	r2, [pc, #180]	; (8010d04 <mem_malloc+0x1e8>)
 8010c50:	69bb      	ldr	r3, [r7, #24]
 8010c52:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8010c54:	4b2b      	ldr	r3, [pc, #172]	; (8010d04 <mem_malloc+0x1e8>)
 8010c56:	681a      	ldr	r2, [r3, #0]
 8010c58:	4b2e      	ldr	r3, [pc, #184]	; (8010d14 <mem_malloc+0x1f8>)
 8010c5a:	681b      	ldr	r3, [r3, #0]
 8010c5c:	429a      	cmp	r2, r3
 8010c5e:	d00b      	beq.n	8010c78 <mem_malloc+0x15c>
 8010c60:	4b28      	ldr	r3, [pc, #160]	; (8010d04 <mem_malloc+0x1e8>)
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	791b      	ldrb	r3, [r3, #4]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d006      	beq.n	8010c78 <mem_malloc+0x15c>
 8010c6a:	4b27      	ldr	r3, [pc, #156]	; (8010d08 <mem_malloc+0x1ec>)
 8010c6c:	f240 32b5 	movw	r2, #949	; 0x3b5
 8010c70:	4929      	ldr	r1, [pc, #164]	; (8010d18 <mem_malloc+0x1fc>)
 8010c72:	4827      	ldr	r0, [pc, #156]	; (8010d10 <mem_malloc+0x1f4>)
 8010c74:	f00a fed8 	bl	801ba28 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8010c78:	4821      	ldr	r0, [pc, #132]	; (8010d00 <mem_malloc+0x1e4>)
 8010c7a:	f00a fc7a 	bl	801b572 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8010c7e:	8bba      	ldrh	r2, [r7, #28]
 8010c80:	697b      	ldr	r3, [r7, #20]
 8010c82:	4413      	add	r3, r2
 8010c84:	3308      	adds	r3, #8
 8010c86:	4a23      	ldr	r2, [pc, #140]	; (8010d14 <mem_malloc+0x1f8>)
 8010c88:	6812      	ldr	r2, [r2, #0]
 8010c8a:	4293      	cmp	r3, r2
 8010c8c:	d906      	bls.n	8010c9c <mem_malloc+0x180>
 8010c8e:	4b1e      	ldr	r3, [pc, #120]	; (8010d08 <mem_malloc+0x1ec>)
 8010c90:	f240 32b9 	movw	r2, #953	; 0x3b9
 8010c94:	4921      	ldr	r1, [pc, #132]	; (8010d1c <mem_malloc+0x200>)
 8010c96:	481e      	ldr	r0, [pc, #120]	; (8010d10 <mem_malloc+0x1f4>)
 8010c98:	f00a fec6 	bl	801ba28 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8010c9c:	697b      	ldr	r3, [r7, #20]
 8010c9e:	f003 0303 	and.w	r3, r3, #3
 8010ca2:	2b00      	cmp	r3, #0
 8010ca4:	d006      	beq.n	8010cb4 <mem_malloc+0x198>
 8010ca6:	4b18      	ldr	r3, [pc, #96]	; (8010d08 <mem_malloc+0x1ec>)
 8010ca8:	f240 32bb 	movw	r2, #955	; 0x3bb
 8010cac:	491c      	ldr	r1, [pc, #112]	; (8010d20 <mem_malloc+0x204>)
 8010cae:	4818      	ldr	r0, [pc, #96]	; (8010d10 <mem_malloc+0x1f4>)
 8010cb0:	f00a feba 	bl	801ba28 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8010cb4:	697b      	ldr	r3, [r7, #20]
 8010cb6:	f003 0303 	and.w	r3, r3, #3
 8010cba:	2b00      	cmp	r3, #0
 8010cbc:	d006      	beq.n	8010ccc <mem_malloc+0x1b0>
 8010cbe:	4b12      	ldr	r3, [pc, #72]	; (8010d08 <mem_malloc+0x1ec>)
 8010cc0:	f240 32bd 	movw	r2, #957	; 0x3bd
 8010cc4:	4917      	ldr	r1, [pc, #92]	; (8010d24 <mem_malloc+0x208>)
 8010cc6:	4812      	ldr	r0, [pc, #72]	; (8010d10 <mem_malloc+0x1f4>)
 8010cc8:	f00a feae 	bl	801ba28 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8010ccc:	697b      	ldr	r3, [r7, #20]
 8010cce:	3308      	adds	r3, #8
 8010cd0:	e011      	b.n	8010cf6 <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8010cd2:	8bfb      	ldrh	r3, [r7, #30]
 8010cd4:	4618      	mov	r0, r3
 8010cd6:	f7ff fc33 	bl	8010540 <ptr_to_mem>
 8010cda:	4603      	mov	r3, r0
 8010cdc:	881b      	ldrh	r3, [r3, #0]
 8010cde:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8010ce0:	8bfa      	ldrh	r2, [r7, #30]
 8010ce2:	8bbb      	ldrh	r3, [r7, #28]
 8010ce4:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8010ce8:	429a      	cmp	r2, r3
 8010cea:	f4ff af41 	bcc.w	8010b70 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8010cee:	4804      	ldr	r0, [pc, #16]	; (8010d00 <mem_malloc+0x1e4>)
 8010cf0:	f00a fc3f 	bl	801b572 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8010cf4:	2300      	movs	r3, #0
}
 8010cf6:	4618      	mov	r0, r3
 8010cf8:	3720      	adds	r7, #32
 8010cfa:	46bd      	mov	sp, r7
 8010cfc:	bd80      	pop	{r7, pc}
 8010cfe:	bf00      	nop
 8010d00:	20006958 	.word	0x20006958
 8010d04:	2000695c 	.word	0x2000695c
 8010d08:	0801d7bc 	.word	0x0801d7bc
 8010d0c:	0801d980 	.word	0x0801d980
 8010d10:	0801d804 	.word	0x0801d804
 8010d14:	20006954 	.word	0x20006954
 8010d18:	0801d994 	.word	0x0801d994
 8010d1c:	0801d9b0 	.word	0x0801d9b0
 8010d20:	0801d9e0 	.word	0x0801d9e0
 8010d24:	0801da10 	.word	0x0801da10

08010d28 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8010d28:	b480      	push	{r7}
 8010d2a:	b085      	sub	sp, #20
 8010d2c:	af00      	add	r7, sp, #0
 8010d2e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	689b      	ldr	r3, [r3, #8]
 8010d34:	2200      	movs	r2, #0
 8010d36:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	685b      	ldr	r3, [r3, #4]
 8010d3c:	3303      	adds	r3, #3
 8010d3e:	f023 0303 	bic.w	r3, r3, #3
 8010d42:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8010d44:	2300      	movs	r3, #0
 8010d46:	60fb      	str	r3, [r7, #12]
 8010d48:	e011      	b.n	8010d6e <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8010d4a:	687b      	ldr	r3, [r7, #4]
 8010d4c:	689b      	ldr	r3, [r3, #8]
 8010d4e:	681a      	ldr	r2, [r3, #0]
 8010d50:	68bb      	ldr	r3, [r7, #8]
 8010d52:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	689b      	ldr	r3, [r3, #8]
 8010d58:	68ba      	ldr	r2, [r7, #8]
 8010d5a:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	881b      	ldrh	r3, [r3, #0]
 8010d60:	461a      	mov	r2, r3
 8010d62:	68bb      	ldr	r3, [r7, #8]
 8010d64:	4413      	add	r3, r2
 8010d66:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8010d68:	68fb      	ldr	r3, [r7, #12]
 8010d6a:	3301      	adds	r3, #1
 8010d6c:	60fb      	str	r3, [r7, #12]
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	885b      	ldrh	r3, [r3, #2]
 8010d72:	461a      	mov	r2, r3
 8010d74:	68fb      	ldr	r3, [r7, #12]
 8010d76:	4293      	cmp	r3, r2
 8010d78:	dbe7      	blt.n	8010d4a <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8010d7a:	bf00      	nop
 8010d7c:	bf00      	nop
 8010d7e:	3714      	adds	r7, #20
 8010d80:	46bd      	mov	sp, r7
 8010d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d86:	4770      	bx	lr

08010d88 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8010d88:	b580      	push	{r7, lr}
 8010d8a:	b082      	sub	sp, #8
 8010d8c:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010d8e:	2300      	movs	r3, #0
 8010d90:	80fb      	strh	r3, [r7, #6]
 8010d92:	e009      	b.n	8010da8 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8010d94:	88fb      	ldrh	r3, [r7, #6]
 8010d96:	4a08      	ldr	r2, [pc, #32]	; (8010db8 <memp_init+0x30>)
 8010d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010d9c:	4618      	mov	r0, r3
 8010d9e:	f7ff ffc3 	bl	8010d28 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8010da2:	88fb      	ldrh	r3, [r7, #6]
 8010da4:	3301      	adds	r3, #1
 8010da6:	80fb      	strh	r3, [r7, #6]
 8010da8:	88fb      	ldrh	r3, [r7, #6]
 8010daa:	2b0c      	cmp	r3, #12
 8010dac:	d9f2      	bls.n	8010d94 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8010dae:	bf00      	nop
 8010db0:	bf00      	nop
 8010db2:	3708      	adds	r7, #8
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd80      	pop	{r7, pc}
 8010db8:	08020224 	.word	0x08020224

08010dbc <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8010dbc:	b580      	push	{r7, lr}
 8010dbe:	b084      	sub	sp, #16
 8010dc0:	af00      	add	r7, sp, #0
 8010dc2:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8010dc4:	f00a fc08 	bl	801b5d8 <sys_arch_protect>
 8010dc8:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	689b      	ldr	r3, [r3, #8]
 8010dce:	681b      	ldr	r3, [r3, #0]
 8010dd0:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8010dd2:	68bb      	ldr	r3, [r7, #8]
 8010dd4:	2b00      	cmp	r3, #0
 8010dd6:	d015      	beq.n	8010e04 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8010dd8:	687b      	ldr	r3, [r7, #4]
 8010dda:	689b      	ldr	r3, [r3, #8]
 8010ddc:	68ba      	ldr	r2, [r7, #8]
 8010dde:	6812      	ldr	r2, [r2, #0]
 8010de0:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8010de2:	68bb      	ldr	r3, [r7, #8]
 8010de4:	f003 0303 	and.w	r3, r3, #3
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	d006      	beq.n	8010dfa <do_memp_malloc_pool+0x3e>
 8010dec:	4b09      	ldr	r3, [pc, #36]	; (8010e14 <do_memp_malloc_pool+0x58>)
 8010dee:	f44f 728c 	mov.w	r2, #280	; 0x118
 8010df2:	4909      	ldr	r1, [pc, #36]	; (8010e18 <do_memp_malloc_pool+0x5c>)
 8010df4:	4809      	ldr	r0, [pc, #36]	; (8010e1c <do_memp_malloc_pool+0x60>)
 8010df6:	f00a fe17 	bl	801ba28 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010dfa:	68f8      	ldr	r0, [r7, #12]
 8010dfc:	f00a fbfa 	bl	801b5f4 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8010e00:	68bb      	ldr	r3, [r7, #8]
 8010e02:	e003      	b.n	8010e0c <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8010e04:	68f8      	ldr	r0, [r7, #12]
 8010e06:	f00a fbf5 	bl	801b5f4 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8010e0a:	2300      	movs	r3, #0
}
 8010e0c:	4618      	mov	r0, r3
 8010e0e:	3710      	adds	r7, #16
 8010e10:	46bd      	mov	sp, r7
 8010e12:	bd80      	pop	{r7, pc}
 8010e14:	0801da34 	.word	0x0801da34
 8010e18:	0801da64 	.word	0x0801da64
 8010e1c:	0801da88 	.word	0x0801da88

08010e20 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8010e20:	b580      	push	{r7, lr}
 8010e22:	b084      	sub	sp, #16
 8010e24:	af00      	add	r7, sp, #0
 8010e26:	4603      	mov	r3, r0
 8010e28:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8010e2a:	79fb      	ldrb	r3, [r7, #7]
 8010e2c:	2b0c      	cmp	r3, #12
 8010e2e:	d908      	bls.n	8010e42 <memp_malloc+0x22>
 8010e30:	4b0a      	ldr	r3, [pc, #40]	; (8010e5c <memp_malloc+0x3c>)
 8010e32:	f240 1257 	movw	r2, #343	; 0x157
 8010e36:	490a      	ldr	r1, [pc, #40]	; (8010e60 <memp_malloc+0x40>)
 8010e38:	480a      	ldr	r0, [pc, #40]	; (8010e64 <memp_malloc+0x44>)
 8010e3a:	f00a fdf5 	bl	801ba28 <iprintf>
 8010e3e:	2300      	movs	r3, #0
 8010e40:	e008      	b.n	8010e54 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8010e42:	79fb      	ldrb	r3, [r7, #7]
 8010e44:	4a08      	ldr	r2, [pc, #32]	; (8010e68 <memp_malloc+0x48>)
 8010e46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010e4a:	4618      	mov	r0, r3
 8010e4c:	f7ff ffb6 	bl	8010dbc <do_memp_malloc_pool>
 8010e50:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8010e52:	68fb      	ldr	r3, [r7, #12]
}
 8010e54:	4618      	mov	r0, r3
 8010e56:	3710      	adds	r7, #16
 8010e58:	46bd      	mov	sp, r7
 8010e5a:	bd80      	pop	{r7, pc}
 8010e5c:	0801da34 	.word	0x0801da34
 8010e60:	0801dac4 	.word	0x0801dac4
 8010e64:	0801da88 	.word	0x0801da88
 8010e68:	08020224 	.word	0x08020224

08010e6c <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8010e6c:	b580      	push	{r7, lr}
 8010e6e:	b084      	sub	sp, #16
 8010e70:	af00      	add	r7, sp, #0
 8010e72:	6078      	str	r0, [r7, #4]
 8010e74:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8010e76:	683b      	ldr	r3, [r7, #0]
 8010e78:	f003 0303 	and.w	r3, r3, #3
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d006      	beq.n	8010e8e <do_memp_free_pool+0x22>
 8010e80:	4b0d      	ldr	r3, [pc, #52]	; (8010eb8 <do_memp_free_pool+0x4c>)
 8010e82:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 8010e86:	490d      	ldr	r1, [pc, #52]	; (8010ebc <do_memp_free_pool+0x50>)
 8010e88:	480d      	ldr	r0, [pc, #52]	; (8010ec0 <do_memp_free_pool+0x54>)
 8010e8a:	f00a fdcd 	bl	801ba28 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8010e8e:	683b      	ldr	r3, [r7, #0]
 8010e90:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8010e92:	f00a fba1 	bl	801b5d8 <sys_arch_protect>
 8010e96:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	689b      	ldr	r3, [r3, #8]
 8010e9c:	681a      	ldr	r2, [r3, #0]
 8010e9e:	68fb      	ldr	r3, [r7, #12]
 8010ea0:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	689b      	ldr	r3, [r3, #8]
 8010ea6:	68fa      	ldr	r2, [r7, #12]
 8010ea8:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8010eaa:	68b8      	ldr	r0, [r7, #8]
 8010eac:	f00a fba2 	bl	801b5f4 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8010eb0:	bf00      	nop
 8010eb2:	3710      	adds	r7, #16
 8010eb4:	46bd      	mov	sp, r7
 8010eb6:	bd80      	pop	{r7, pc}
 8010eb8:	0801da34 	.word	0x0801da34
 8010ebc:	0801dae4 	.word	0x0801dae4
 8010ec0:	0801da88 	.word	0x0801da88

08010ec4 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8010ec4:	b580      	push	{r7, lr}
 8010ec6:	b082      	sub	sp, #8
 8010ec8:	af00      	add	r7, sp, #0
 8010eca:	4603      	mov	r3, r0
 8010ecc:	6039      	str	r1, [r7, #0]
 8010ece:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8010ed0:	79fb      	ldrb	r3, [r7, #7]
 8010ed2:	2b0c      	cmp	r3, #12
 8010ed4:	d907      	bls.n	8010ee6 <memp_free+0x22>
 8010ed6:	4b0c      	ldr	r3, [pc, #48]	; (8010f08 <memp_free+0x44>)
 8010ed8:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8010edc:	490b      	ldr	r1, [pc, #44]	; (8010f0c <memp_free+0x48>)
 8010ede:	480c      	ldr	r0, [pc, #48]	; (8010f10 <memp_free+0x4c>)
 8010ee0:	f00a fda2 	bl	801ba28 <iprintf>
 8010ee4:	e00c      	b.n	8010f00 <memp_free+0x3c>

  if (mem == NULL) {
 8010ee6:	683b      	ldr	r3, [r7, #0]
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d008      	beq.n	8010efe <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8010eec:	79fb      	ldrb	r3, [r7, #7]
 8010eee:	4a09      	ldr	r2, [pc, #36]	; (8010f14 <memp_free+0x50>)
 8010ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010ef4:	6839      	ldr	r1, [r7, #0]
 8010ef6:	4618      	mov	r0, r3
 8010ef8:	f7ff ffb8 	bl	8010e6c <do_memp_free_pool>
 8010efc:	e000      	b.n	8010f00 <memp_free+0x3c>
    return;
 8010efe:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8010f00:	3708      	adds	r7, #8
 8010f02:	46bd      	mov	sp, r7
 8010f04:	bd80      	pop	{r7, pc}
 8010f06:	bf00      	nop
 8010f08:	0801da34 	.word	0x0801da34
 8010f0c:	0801db04 	.word	0x0801db04
 8010f10:	0801da88 	.word	0x0801da88
 8010f14:	08020224 	.word	0x08020224

08010f18 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8010f18:	b480      	push	{r7}
 8010f1a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8010f1c:	bf00      	nop
 8010f1e:	46bd      	mov	sp, r7
 8010f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f24:	4770      	bx	lr
	...

08010f28 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8010f28:	b580      	push	{r7, lr}
 8010f2a:	b086      	sub	sp, #24
 8010f2c:	af00      	add	r7, sp, #0
 8010f2e:	60f8      	str	r0, [r7, #12]
 8010f30:	60b9      	str	r1, [r7, #8]
 8010f32:	607a      	str	r2, [r7, #4]
 8010f34:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d108      	bne.n	8010f4e <netif_add+0x26>
 8010f3c:	4b57      	ldr	r3, [pc, #348]	; (801109c <netif_add+0x174>)
 8010f3e:	f240 1227 	movw	r2, #295	; 0x127
 8010f42:	4957      	ldr	r1, [pc, #348]	; (80110a0 <netif_add+0x178>)
 8010f44:	4857      	ldr	r0, [pc, #348]	; (80110a4 <netif_add+0x17c>)
 8010f46:	f00a fd6f 	bl	801ba28 <iprintf>
 8010f4a:	2300      	movs	r3, #0
 8010f4c:	e0a2      	b.n	8011094 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8010f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f50:	2b00      	cmp	r3, #0
 8010f52:	d108      	bne.n	8010f66 <netif_add+0x3e>
 8010f54:	4b51      	ldr	r3, [pc, #324]	; (801109c <netif_add+0x174>)
 8010f56:	f44f 7294 	mov.w	r2, #296	; 0x128
 8010f5a:	4953      	ldr	r1, [pc, #332]	; (80110a8 <netif_add+0x180>)
 8010f5c:	4851      	ldr	r0, [pc, #324]	; (80110a4 <netif_add+0x17c>)
 8010f5e:	f00a fd63 	bl	801ba28 <iprintf>
 8010f62:	2300      	movs	r3, #0
 8010f64:	e096      	b.n	8011094 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8010f66:	68bb      	ldr	r3, [r7, #8]
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	d101      	bne.n	8010f70 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8010f6c:	4b4f      	ldr	r3, [pc, #316]	; (80110ac <netif_add+0x184>)
 8010f6e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	2b00      	cmp	r3, #0
 8010f74:	d101      	bne.n	8010f7a <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8010f76:	4b4d      	ldr	r3, [pc, #308]	; (80110ac <netif_add+0x184>)
 8010f78:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8010f7a:	683b      	ldr	r3, [r7, #0]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d101      	bne.n	8010f84 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8010f80:	4b4a      	ldr	r3, [pc, #296]	; (80110ac <netif_add+0x184>)
 8010f82:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	2200      	movs	r2, #0
 8010f88:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	2200      	movs	r2, #0
 8010f94:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8010f96:	68fb      	ldr	r3, [r7, #12]
 8010f98:	4a45      	ldr	r2, [pc, #276]	; (80110b0 <netif_add+0x188>)
 8010f9a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8010f9c:	68fb      	ldr	r3, [r7, #12]
 8010f9e:	2200      	movs	r2, #0
 8010fa0:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 8010fa2:	68fb      	ldr	r3, [r7, #12]
 8010fa4:	2200      	movs	r2, #0
 8010fa6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8010faa:	68fb      	ldr	r3, [r7, #12]
 8010fac:	2200      	movs	r2, #0
 8010fae:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8010fb0:	68fb      	ldr	r3, [r7, #12]
 8010fb2:	6a3a      	ldr	r2, [r7, #32]
 8010fb4:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8010fb6:	4b3f      	ldr	r3, [pc, #252]	; (80110b4 <netif_add+0x18c>)
 8010fb8:	781a      	ldrb	r2, [r3, #0]
 8010fba:	68fb      	ldr	r3, [r7, #12]
 8010fbc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8010fc0:	68fb      	ldr	r3, [r7, #12]
 8010fc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010fc4:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8010fc6:	683b      	ldr	r3, [r7, #0]
 8010fc8:	687a      	ldr	r2, [r7, #4]
 8010fca:	68b9      	ldr	r1, [r7, #8]
 8010fcc:	68f8      	ldr	r0, [r7, #12]
 8010fce:	f000 f913 	bl	80111f8 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8010fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010fd4:	68f8      	ldr	r0, [r7, #12]
 8010fd6:	4798      	blx	r3
 8010fd8:	4603      	mov	r3, r0
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d001      	beq.n	8010fe2 <netif_add+0xba>
    return NULL;
 8010fde:	2300      	movs	r3, #0
 8010fe0:	e058      	b.n	8011094 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8010fe2:	68fb      	ldr	r3, [r7, #12]
 8010fe4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010fe8:	2bff      	cmp	r3, #255	; 0xff
 8010fea:	d103      	bne.n	8010ff4 <netif_add+0xcc>
        netif->num = 0;
 8010fec:	68fb      	ldr	r3, [r7, #12]
 8010fee:	2200      	movs	r2, #0
 8010ff0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8010ff4:	2300      	movs	r3, #0
 8010ff6:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8010ff8:	4b2f      	ldr	r3, [pc, #188]	; (80110b8 <netif_add+0x190>)
 8010ffa:	681b      	ldr	r3, [r3, #0]
 8010ffc:	617b      	str	r3, [r7, #20]
 8010ffe:	e02b      	b.n	8011058 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8011000:	697a      	ldr	r2, [r7, #20]
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	429a      	cmp	r2, r3
 8011006:	d106      	bne.n	8011016 <netif_add+0xee>
 8011008:	4b24      	ldr	r3, [pc, #144]	; (801109c <netif_add+0x174>)
 801100a:	f240 128b 	movw	r2, #395	; 0x18b
 801100e:	492b      	ldr	r1, [pc, #172]	; (80110bc <netif_add+0x194>)
 8011010:	4824      	ldr	r0, [pc, #144]	; (80110a4 <netif_add+0x17c>)
 8011012:	f00a fd09 	bl	801ba28 <iprintf>
        num_netifs++;
 8011016:	693b      	ldr	r3, [r7, #16]
 8011018:	3301      	adds	r3, #1
 801101a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 801101c:	693b      	ldr	r3, [r7, #16]
 801101e:	2bff      	cmp	r3, #255	; 0xff
 8011020:	dd06      	ble.n	8011030 <netif_add+0x108>
 8011022:	4b1e      	ldr	r3, [pc, #120]	; (801109c <netif_add+0x174>)
 8011024:	f240 128d 	movw	r2, #397	; 0x18d
 8011028:	4925      	ldr	r1, [pc, #148]	; (80110c0 <netif_add+0x198>)
 801102a:	481e      	ldr	r0, [pc, #120]	; (80110a4 <netif_add+0x17c>)
 801102c:	f00a fcfc 	bl	801ba28 <iprintf>
        if (netif2->num == netif->num) {
 8011030:	697b      	ldr	r3, [r7, #20]
 8011032:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8011036:	68fb      	ldr	r3, [r7, #12]
 8011038:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801103c:	429a      	cmp	r2, r3
 801103e:	d108      	bne.n	8011052 <netif_add+0x12a>
          netif->num++;
 8011040:	68fb      	ldr	r3, [r7, #12]
 8011042:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011046:	3301      	adds	r3, #1
 8011048:	b2da      	uxtb	r2, r3
 801104a:	68fb      	ldr	r3, [r7, #12]
 801104c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8011050:	e005      	b.n	801105e <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8011052:	697b      	ldr	r3, [r7, #20]
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	617b      	str	r3, [r7, #20]
 8011058:	697b      	ldr	r3, [r7, #20]
 801105a:	2b00      	cmp	r3, #0
 801105c:	d1d0      	bne.n	8011000 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 801105e:	697b      	ldr	r3, [r7, #20]
 8011060:	2b00      	cmp	r3, #0
 8011062:	d1be      	bne.n	8010fe2 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801106a:	2bfe      	cmp	r3, #254	; 0xfe
 801106c:	d103      	bne.n	8011076 <netif_add+0x14e>
    netif_num = 0;
 801106e:	4b11      	ldr	r3, [pc, #68]	; (80110b4 <netif_add+0x18c>)
 8011070:	2200      	movs	r2, #0
 8011072:	701a      	strb	r2, [r3, #0]
 8011074:	e006      	b.n	8011084 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8011076:	68fb      	ldr	r3, [r7, #12]
 8011078:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801107c:	3301      	adds	r3, #1
 801107e:	b2da      	uxtb	r2, r3
 8011080:	4b0c      	ldr	r3, [pc, #48]	; (80110b4 <netif_add+0x18c>)
 8011082:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8011084:	4b0c      	ldr	r3, [pc, #48]	; (80110b8 <netif_add+0x190>)
 8011086:	681a      	ldr	r2, [r3, #0]
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 801108c:	4a0a      	ldr	r2, [pc, #40]	; (80110b8 <netif_add+0x190>)
 801108e:	68fb      	ldr	r3, [r7, #12]
 8011090:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8011092:	68fb      	ldr	r3, [r7, #12]
}
 8011094:	4618      	mov	r0, r3
 8011096:	3718      	adds	r7, #24
 8011098:	46bd      	mov	sp, r7
 801109a:	bd80      	pop	{r7, pc}
 801109c:	0801db20 	.word	0x0801db20
 80110a0:	0801dbb4 	.word	0x0801dbb4
 80110a4:	0801db70 	.word	0x0801db70
 80110a8:	0801dbd0 	.word	0x0801dbd0
 80110ac:	08020298 	.word	0x08020298
 80110b0:	0801140b 	.word	0x0801140b
 80110b4:	20006994 	.word	0x20006994
 80110b8:	2000dd08 	.word	0x2000dd08
 80110bc:	0801dbf4 	.word	0x0801dbf4
 80110c0:	0801dc08 	.word	0x0801dc08

080110c4 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 80110c4:	b580      	push	{r7, lr}
 80110c6:	b082      	sub	sp, #8
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	6078      	str	r0, [r7, #4]
 80110cc:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 80110ce:	6839      	ldr	r1, [r7, #0]
 80110d0:	6878      	ldr	r0, [r7, #4]
 80110d2:	f002 fd31 	bl	8013b38 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 80110d6:	6839      	ldr	r1, [r7, #0]
 80110d8:	6878      	ldr	r0, [r7, #4]
 80110da:	f007 fdc9 	bl	8018c70 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 80110de:	bf00      	nop
 80110e0:	3708      	adds	r7, #8
 80110e2:	46bd      	mov	sp, r7
 80110e4:	bd80      	pop	{r7, pc}
	...

080110e8 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 80110e8:	b580      	push	{r7, lr}
 80110ea:	b086      	sub	sp, #24
 80110ec:	af00      	add	r7, sp, #0
 80110ee:	60f8      	str	r0, [r7, #12]
 80110f0:	60b9      	str	r1, [r7, #8]
 80110f2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 80110f4:	68bb      	ldr	r3, [r7, #8]
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d106      	bne.n	8011108 <netif_do_set_ipaddr+0x20>
 80110fa:	4b1d      	ldr	r3, [pc, #116]	; (8011170 <netif_do_set_ipaddr+0x88>)
 80110fc:	f240 12cb 	movw	r2, #459	; 0x1cb
 8011100:	491c      	ldr	r1, [pc, #112]	; (8011174 <netif_do_set_ipaddr+0x8c>)
 8011102:	481d      	ldr	r0, [pc, #116]	; (8011178 <netif_do_set_ipaddr+0x90>)
 8011104:	f00a fc90 	bl	801ba28 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	2b00      	cmp	r3, #0
 801110c:	d106      	bne.n	801111c <netif_do_set_ipaddr+0x34>
 801110e:	4b18      	ldr	r3, [pc, #96]	; (8011170 <netif_do_set_ipaddr+0x88>)
 8011110:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8011114:	4917      	ldr	r1, [pc, #92]	; (8011174 <netif_do_set_ipaddr+0x8c>)
 8011116:	4818      	ldr	r0, [pc, #96]	; (8011178 <netif_do_set_ipaddr+0x90>)
 8011118:	f00a fc86 	bl	801ba28 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 801111c:	68bb      	ldr	r3, [r7, #8]
 801111e:	681a      	ldr	r2, [r3, #0]
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	3304      	adds	r3, #4
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	429a      	cmp	r2, r3
 8011128:	d01c      	beq.n	8011164 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 801112a:	68bb      	ldr	r3, [r7, #8]
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	3304      	adds	r3, #4
 8011134:	681a      	ldr	r2, [r3, #0]
 8011136:	687b      	ldr	r3, [r7, #4]
 8011138:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 801113a:	f107 0314 	add.w	r3, r7, #20
 801113e:	4619      	mov	r1, r3
 8011140:	6878      	ldr	r0, [r7, #4]
 8011142:	f7ff ffbf 	bl	80110c4 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8011146:	68bb      	ldr	r3, [r7, #8]
 8011148:	2b00      	cmp	r3, #0
 801114a:	d002      	beq.n	8011152 <netif_do_set_ipaddr+0x6a>
 801114c:	68bb      	ldr	r3, [r7, #8]
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	e000      	b.n	8011154 <netif_do_set_ipaddr+0x6c>
 8011152:	2300      	movs	r3, #0
 8011154:	68fa      	ldr	r2, [r7, #12]
 8011156:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8011158:	2101      	movs	r1, #1
 801115a:	68f8      	ldr	r0, [r7, #12]
 801115c:	f000 f8d2 	bl	8011304 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8011160:	2301      	movs	r3, #1
 8011162:	e000      	b.n	8011166 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8011164:	2300      	movs	r3, #0
}
 8011166:	4618      	mov	r0, r3
 8011168:	3718      	adds	r7, #24
 801116a:	46bd      	mov	sp, r7
 801116c:	bd80      	pop	{r7, pc}
 801116e:	bf00      	nop
 8011170:	0801db20 	.word	0x0801db20
 8011174:	0801dc38 	.word	0x0801dc38
 8011178:	0801db70 	.word	0x0801db70

0801117c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 801117c:	b480      	push	{r7}
 801117e:	b085      	sub	sp, #20
 8011180:	af00      	add	r7, sp, #0
 8011182:	60f8      	str	r0, [r7, #12]
 8011184:	60b9      	str	r1, [r7, #8]
 8011186:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8011188:	68bb      	ldr	r3, [r7, #8]
 801118a:	681a      	ldr	r2, [r3, #0]
 801118c:	68fb      	ldr	r3, [r7, #12]
 801118e:	3308      	adds	r3, #8
 8011190:	681b      	ldr	r3, [r3, #0]
 8011192:	429a      	cmp	r2, r3
 8011194:	d00a      	beq.n	80111ac <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8011196:	68bb      	ldr	r3, [r7, #8]
 8011198:	2b00      	cmp	r3, #0
 801119a:	d002      	beq.n	80111a2 <netif_do_set_netmask+0x26>
 801119c:	68bb      	ldr	r3, [r7, #8]
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	e000      	b.n	80111a4 <netif_do_set_netmask+0x28>
 80111a2:	2300      	movs	r3, #0
 80111a4:	68fa      	ldr	r2, [r7, #12]
 80111a6:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 80111a8:	2301      	movs	r3, #1
 80111aa:	e000      	b.n	80111ae <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 80111ac:	2300      	movs	r3, #0
}
 80111ae:	4618      	mov	r0, r3
 80111b0:	3714      	adds	r7, #20
 80111b2:	46bd      	mov	sp, r7
 80111b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111b8:	4770      	bx	lr

080111ba <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80111ba:	b480      	push	{r7}
 80111bc:	b085      	sub	sp, #20
 80111be:	af00      	add	r7, sp, #0
 80111c0:	60f8      	str	r0, [r7, #12]
 80111c2:	60b9      	str	r1, [r7, #8]
 80111c4:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80111c6:	68bb      	ldr	r3, [r7, #8]
 80111c8:	681a      	ldr	r2, [r3, #0]
 80111ca:	68fb      	ldr	r3, [r7, #12]
 80111cc:	330c      	adds	r3, #12
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	429a      	cmp	r2, r3
 80111d2:	d00a      	beq.n	80111ea <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80111d4:	68bb      	ldr	r3, [r7, #8]
 80111d6:	2b00      	cmp	r3, #0
 80111d8:	d002      	beq.n	80111e0 <netif_do_set_gw+0x26>
 80111da:	68bb      	ldr	r3, [r7, #8]
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	e000      	b.n	80111e2 <netif_do_set_gw+0x28>
 80111e0:	2300      	movs	r3, #0
 80111e2:	68fa      	ldr	r2, [r7, #12]
 80111e4:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80111e6:	2301      	movs	r3, #1
 80111e8:	e000      	b.n	80111ec <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80111ea:	2300      	movs	r3, #0
}
 80111ec:	4618      	mov	r0, r3
 80111ee:	3714      	adds	r7, #20
 80111f0:	46bd      	mov	sp, r7
 80111f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111f6:	4770      	bx	lr

080111f8 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80111f8:	b580      	push	{r7, lr}
 80111fa:	b088      	sub	sp, #32
 80111fc:	af00      	add	r7, sp, #0
 80111fe:	60f8      	str	r0, [r7, #12]
 8011200:	60b9      	str	r1, [r7, #8]
 8011202:	607a      	str	r2, [r7, #4]
 8011204:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 8011206:	2300      	movs	r3, #0
 8011208:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 801120a:	2300      	movs	r3, #0
 801120c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801120e:	68bb      	ldr	r3, [r7, #8]
 8011210:	2b00      	cmp	r3, #0
 8011212:	d101      	bne.n	8011218 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8011214:	4b1c      	ldr	r3, [pc, #112]	; (8011288 <netif_set_addr+0x90>)
 8011216:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	2b00      	cmp	r3, #0
 801121c:	d101      	bne.n	8011222 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 801121e:	4b1a      	ldr	r3, [pc, #104]	; (8011288 <netif_set_addr+0x90>)
 8011220:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8011222:	683b      	ldr	r3, [r7, #0]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d101      	bne.n	801122c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8011228:	4b17      	ldr	r3, [pc, #92]	; (8011288 <netif_set_addr+0x90>)
 801122a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 801122c:	68bb      	ldr	r3, [r7, #8]
 801122e:	2b00      	cmp	r3, #0
 8011230:	d003      	beq.n	801123a <netif_set_addr+0x42>
 8011232:	68bb      	ldr	r3, [r7, #8]
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d101      	bne.n	801123e <netif_set_addr+0x46>
 801123a:	2301      	movs	r3, #1
 801123c:	e000      	b.n	8011240 <netif_set_addr+0x48>
 801123e:	2300      	movs	r3, #0
 8011240:	617b      	str	r3, [r7, #20]
  if (remove) {
 8011242:	697b      	ldr	r3, [r7, #20]
 8011244:	2b00      	cmp	r3, #0
 8011246:	d006      	beq.n	8011256 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011248:	f107 0310 	add.w	r3, r7, #16
 801124c:	461a      	mov	r2, r3
 801124e:	68b9      	ldr	r1, [r7, #8]
 8011250:	68f8      	ldr	r0, [r7, #12]
 8011252:	f7ff ff49 	bl	80110e8 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8011256:	69fa      	ldr	r2, [r7, #28]
 8011258:	6879      	ldr	r1, [r7, #4]
 801125a:	68f8      	ldr	r0, [r7, #12]
 801125c:	f7ff ff8e 	bl	801117c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8011260:	69ba      	ldr	r2, [r7, #24]
 8011262:	6839      	ldr	r1, [r7, #0]
 8011264:	68f8      	ldr	r0, [r7, #12]
 8011266:	f7ff ffa8 	bl	80111ba <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 801126a:	697b      	ldr	r3, [r7, #20]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d106      	bne.n	801127e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8011270:	f107 0310 	add.w	r3, r7, #16
 8011274:	461a      	mov	r2, r3
 8011276:	68b9      	ldr	r1, [r7, #8]
 8011278:	68f8      	ldr	r0, [r7, #12]
 801127a:	f7ff ff35 	bl	80110e8 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801127e:	bf00      	nop
 8011280:	3720      	adds	r7, #32
 8011282:	46bd      	mov	sp, r7
 8011284:	bd80      	pop	{r7, pc}
 8011286:	bf00      	nop
 8011288:	08020298 	.word	0x08020298

0801128c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 801128c:	b480      	push	{r7}
 801128e:	b083      	sub	sp, #12
 8011290:	af00      	add	r7, sp, #0
 8011292:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8011294:	4a04      	ldr	r2, [pc, #16]	; (80112a8 <netif_set_default+0x1c>)
 8011296:	687b      	ldr	r3, [r7, #4]
 8011298:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801129a:	bf00      	nop
 801129c:	370c      	adds	r7, #12
 801129e:	46bd      	mov	sp, r7
 80112a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112a4:	4770      	bx	lr
 80112a6:	bf00      	nop
 80112a8:	2000dd0c 	.word	0x2000dd0c

080112ac <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 80112ac:	b580      	push	{r7, lr}
 80112ae:	b082      	sub	sp, #8
 80112b0:	af00      	add	r7, sp, #0
 80112b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d107      	bne.n	80112ca <netif_set_up+0x1e>
 80112ba:	4b0f      	ldr	r3, [pc, #60]	; (80112f8 <netif_set_up+0x4c>)
 80112bc:	f44f 7254 	mov.w	r2, #848	; 0x350
 80112c0:	490e      	ldr	r1, [pc, #56]	; (80112fc <netif_set_up+0x50>)
 80112c2:	480f      	ldr	r0, [pc, #60]	; (8011300 <netif_set_up+0x54>)
 80112c4:	f00a fbb0 	bl	801ba28 <iprintf>
 80112c8:	e013      	b.n	80112f2 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80112d0:	f003 0301 	and.w	r3, r3, #1
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d10c      	bne.n	80112f2 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80112d8:	687b      	ldr	r3, [r7, #4]
 80112da:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80112de:	f043 0301 	orr.w	r3, r3, #1
 80112e2:	b2da      	uxtb	r2, r3
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80112ea:	2103      	movs	r1, #3
 80112ec:	6878      	ldr	r0, [r7, #4]
 80112ee:	f000 f809 	bl	8011304 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80112f2:	3708      	adds	r7, #8
 80112f4:	46bd      	mov	sp, r7
 80112f6:	bd80      	pop	{r7, pc}
 80112f8:	0801db20 	.word	0x0801db20
 80112fc:	0801dca8 	.word	0x0801dca8
 8011300:	0801db70 	.word	0x0801db70

08011304 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8011304:	b580      	push	{r7, lr}
 8011306:	b082      	sub	sp, #8
 8011308:	af00      	add	r7, sp, #0
 801130a:	6078      	str	r0, [r7, #4]
 801130c:	460b      	mov	r3, r1
 801130e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	2b00      	cmp	r3, #0
 8011314:	d106      	bne.n	8011324 <netif_issue_reports+0x20>
 8011316:	4b18      	ldr	r3, [pc, #96]	; (8011378 <netif_issue_reports+0x74>)
 8011318:	f240 326d 	movw	r2, #877	; 0x36d
 801131c:	4917      	ldr	r1, [pc, #92]	; (801137c <netif_issue_reports+0x78>)
 801131e:	4818      	ldr	r0, [pc, #96]	; (8011380 <netif_issue_reports+0x7c>)
 8011320:	f00a fb82 	bl	801ba28 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8011324:	687b      	ldr	r3, [r7, #4]
 8011326:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801132a:	f003 0304 	and.w	r3, r3, #4
 801132e:	2b00      	cmp	r3, #0
 8011330:	d01e      	beq.n	8011370 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011338:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801133c:	2b00      	cmp	r3, #0
 801133e:	d017      	beq.n	8011370 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8011340:	78fb      	ldrb	r3, [r7, #3]
 8011342:	f003 0301 	and.w	r3, r3, #1
 8011346:	2b00      	cmp	r3, #0
 8011348:	d013      	beq.n	8011372 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	3304      	adds	r3, #4
 801134e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8011350:	2b00      	cmp	r3, #0
 8011352:	d00e      	beq.n	8011372 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801135a:	f003 0308 	and.w	r3, r3, #8
 801135e:	2b00      	cmp	r3, #0
 8011360:	d007      	beq.n	8011372 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	3304      	adds	r3, #4
 8011366:	4619      	mov	r1, r3
 8011368:	6878      	ldr	r0, [r7, #4]
 801136a:	f008 fbeb 	bl	8019b44 <etharp_request>
 801136e:	e000      	b.n	8011372 <netif_issue_reports+0x6e>
    return;
 8011370:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8011372:	3708      	adds	r7, #8
 8011374:	46bd      	mov	sp, r7
 8011376:	bd80      	pop	{r7, pc}
 8011378:	0801db20 	.word	0x0801db20
 801137c:	0801dcc4 	.word	0x0801dcc4
 8011380:	0801db70 	.word	0x0801db70

08011384 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8011384:	b580      	push	{r7, lr}
 8011386:	b082      	sub	sp, #8
 8011388:	af00      	add	r7, sp, #0
 801138a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	2b00      	cmp	r3, #0
 8011390:	d107      	bne.n	80113a2 <netif_set_down+0x1e>
 8011392:	4b12      	ldr	r3, [pc, #72]	; (80113dc <netif_set_down+0x58>)
 8011394:	f240 329b 	movw	r2, #923	; 0x39b
 8011398:	4911      	ldr	r1, [pc, #68]	; (80113e0 <netif_set_down+0x5c>)
 801139a:	4812      	ldr	r0, [pc, #72]	; (80113e4 <netif_set_down+0x60>)
 801139c:	f00a fb44 	bl	801ba28 <iprintf>
 80113a0:	e019      	b.n	80113d6 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 80113a2:	687b      	ldr	r3, [r7, #4]
 80113a4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80113a8:	f003 0301 	and.w	r3, r3, #1
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d012      	beq.n	80113d6 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 80113b0:	687b      	ldr	r3, [r7, #4]
 80113b2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80113b6:	f023 0301 	bic.w	r3, r3, #1
 80113ba:	b2da      	uxtb	r2, r3
 80113bc:	687b      	ldr	r3, [r7, #4]
 80113be:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80113c8:	f003 0308 	and.w	r3, r3, #8
 80113cc:	2b00      	cmp	r3, #0
 80113ce:	d002      	beq.n	80113d6 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 80113d0:	6878      	ldr	r0, [r7, #4]
 80113d2:	f007 ff75 	bl	80192c0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 80113d6:	3708      	adds	r7, #8
 80113d8:	46bd      	mov	sp, r7
 80113da:	bd80      	pop	{r7, pc}
 80113dc:	0801db20 	.word	0x0801db20
 80113e0:	0801dce8 	.word	0x0801dce8
 80113e4:	0801db70 	.word	0x0801db70

080113e8 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 80113e8:	b480      	push	{r7}
 80113ea:	b083      	sub	sp, #12
 80113ec:	af00      	add	r7, sp, #0
 80113ee:	6078      	str	r0, [r7, #4]
 80113f0:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	2b00      	cmp	r3, #0
 80113f6:	d002      	beq.n	80113fe <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	683a      	ldr	r2, [r7, #0]
 80113fc:	61da      	str	r2, [r3, #28]
  }
}
 80113fe:	bf00      	nop
 8011400:	370c      	adds	r7, #12
 8011402:	46bd      	mov	sp, r7
 8011404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011408:	4770      	bx	lr

0801140a <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 801140a:	b480      	push	{r7}
 801140c:	b085      	sub	sp, #20
 801140e:	af00      	add	r7, sp, #0
 8011410:	60f8      	str	r0, [r7, #12]
 8011412:	60b9      	str	r1, [r7, #8]
 8011414:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8011416:	f06f 030b 	mvn.w	r3, #11
}
 801141a:	4618      	mov	r0, r3
 801141c:	3714      	adds	r7, #20
 801141e:	46bd      	mov	sp, r7
 8011420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011424:	4770      	bx	lr
	...

08011428 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8011428:	b480      	push	{r7}
 801142a:	b085      	sub	sp, #20
 801142c:	af00      	add	r7, sp, #0
 801142e:	4603      	mov	r3, r0
 8011430:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 8011432:	79fb      	ldrb	r3, [r7, #7]
 8011434:	2b00      	cmp	r3, #0
 8011436:	d013      	beq.n	8011460 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8011438:	4b0d      	ldr	r3, [pc, #52]	; (8011470 <netif_get_by_index+0x48>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	60fb      	str	r3, [r7, #12]
 801143e:	e00c      	b.n	801145a <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8011446:	3301      	adds	r3, #1
 8011448:	b2db      	uxtb	r3, r3
 801144a:	79fa      	ldrb	r2, [r7, #7]
 801144c:	429a      	cmp	r2, r3
 801144e:	d101      	bne.n	8011454 <netif_get_by_index+0x2c>
        return netif; /* found! */
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	e006      	b.n	8011462 <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8011454:	68fb      	ldr	r3, [r7, #12]
 8011456:	681b      	ldr	r3, [r3, #0]
 8011458:	60fb      	str	r3, [r7, #12]
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d1ef      	bne.n	8011440 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 8011460:	2300      	movs	r3, #0
}
 8011462:	4618      	mov	r0, r3
 8011464:	3714      	adds	r7, #20
 8011466:	46bd      	mov	sp, r7
 8011468:	f85d 7b04 	ldr.w	r7, [sp], #4
 801146c:	4770      	bx	lr
 801146e:	bf00      	nop
 8011470:	2000dd08 	.word	0x2000dd08

08011474 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8011474:	b580      	push	{r7, lr}
 8011476:	b082      	sub	sp, #8
 8011478:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 801147a:	f00a f8ad 	bl	801b5d8 <sys_arch_protect>
 801147e:	6038      	str	r0, [r7, #0]
 8011480:	4b0d      	ldr	r3, [pc, #52]	; (80114b8 <pbuf_free_ooseq+0x44>)
 8011482:	2200      	movs	r2, #0
 8011484:	701a      	strb	r2, [r3, #0]
 8011486:	6838      	ldr	r0, [r7, #0]
 8011488:	f00a f8b4 	bl	801b5f4 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 801148c:	4b0b      	ldr	r3, [pc, #44]	; (80114bc <pbuf_free_ooseq+0x48>)
 801148e:	681b      	ldr	r3, [r3, #0]
 8011490:	607b      	str	r3, [r7, #4]
 8011492:	e00a      	b.n	80114aa <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8011498:	2b00      	cmp	r3, #0
 801149a:	d003      	beq.n	80114a4 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 801149c:	6878      	ldr	r0, [r7, #4]
 801149e:	f002 fb89 	bl	8013bb4 <tcp_free_ooseq>
      return;
 80114a2:	e005      	b.n	80114b0 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	68db      	ldr	r3, [r3, #12]
 80114a8:	607b      	str	r3, [r7, #4]
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	2b00      	cmp	r3, #0
 80114ae:	d1f1      	bne.n	8011494 <pbuf_free_ooseq+0x20>
    }
  }
}
 80114b0:	3708      	adds	r7, #8
 80114b2:	46bd      	mov	sp, r7
 80114b4:	bd80      	pop	{r7, pc}
 80114b6:	bf00      	nop
 80114b8:	2000dd10 	.word	0x2000dd10
 80114bc:	2000dd18 	.word	0x2000dd18

080114c0 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 80114c0:	b580      	push	{r7, lr}
 80114c2:	b082      	sub	sp, #8
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 80114c8:	f7ff ffd4 	bl	8011474 <pbuf_free_ooseq>
}
 80114cc:	bf00      	nop
 80114ce:	3708      	adds	r7, #8
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}

080114d4 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 80114d4:	b580      	push	{r7, lr}
 80114d6:	b082      	sub	sp, #8
 80114d8:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 80114da:	f00a f87d 	bl	801b5d8 <sys_arch_protect>
 80114de:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 80114e0:	4b0f      	ldr	r3, [pc, #60]	; (8011520 <pbuf_pool_is_empty+0x4c>)
 80114e2:	781b      	ldrb	r3, [r3, #0]
 80114e4:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 80114e6:	4b0e      	ldr	r3, [pc, #56]	; (8011520 <pbuf_pool_is_empty+0x4c>)
 80114e8:	2201      	movs	r2, #1
 80114ea:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 80114ec:	6878      	ldr	r0, [r7, #4]
 80114ee:	f00a f881 	bl	801b5f4 <sys_arch_unprotect>

  if (!queued) {
 80114f2:	78fb      	ldrb	r3, [r7, #3]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d10f      	bne.n	8011518 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 80114f8:	2100      	movs	r1, #0
 80114fa:	480a      	ldr	r0, [pc, #40]	; (8011524 <pbuf_pool_is_empty+0x50>)
 80114fc:	f7fe ff3a 	bl	8010374 <tcpip_try_callback>
 8011500:	4603      	mov	r3, r0
 8011502:	2b00      	cmp	r3, #0
 8011504:	d008      	beq.n	8011518 <pbuf_pool_is_empty+0x44>
 8011506:	f00a f867 	bl	801b5d8 <sys_arch_protect>
 801150a:	6078      	str	r0, [r7, #4]
 801150c:	4b04      	ldr	r3, [pc, #16]	; (8011520 <pbuf_pool_is_empty+0x4c>)
 801150e:	2200      	movs	r2, #0
 8011510:	701a      	strb	r2, [r3, #0]
 8011512:	6878      	ldr	r0, [r7, #4]
 8011514:	f00a f86e 	bl	801b5f4 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8011518:	bf00      	nop
 801151a:	3708      	adds	r7, #8
 801151c:	46bd      	mov	sp, r7
 801151e:	bd80      	pop	{r7, pc}
 8011520:	2000dd10 	.word	0x2000dd10
 8011524:	080114c1 	.word	0x080114c1

08011528 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8011528:	b480      	push	{r7}
 801152a:	b085      	sub	sp, #20
 801152c:	af00      	add	r7, sp, #0
 801152e:	60f8      	str	r0, [r7, #12]
 8011530:	60b9      	str	r1, [r7, #8]
 8011532:	4611      	mov	r1, r2
 8011534:	461a      	mov	r2, r3
 8011536:	460b      	mov	r3, r1
 8011538:	80fb      	strh	r3, [r7, #6]
 801153a:	4613      	mov	r3, r2
 801153c:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	2200      	movs	r2, #0
 8011542:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	68ba      	ldr	r2, [r7, #8]
 8011548:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 801154a:	68fb      	ldr	r3, [r7, #12]
 801154c:	88fa      	ldrh	r2, [r7, #6]
 801154e:	811a      	strh	r2, [r3, #8]
  p->len = len;
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	88ba      	ldrh	r2, [r7, #4]
 8011554:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8011556:	8b3b      	ldrh	r3, [r7, #24]
 8011558:	b2da      	uxtb	r2, r3
 801155a:	68fb      	ldr	r3, [r7, #12]
 801155c:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	7f3a      	ldrb	r2, [r7, #28]
 8011562:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8011564:	68fb      	ldr	r3, [r7, #12]
 8011566:	2201      	movs	r2, #1
 8011568:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	2200      	movs	r2, #0
 801156e:	73da      	strb	r2, [r3, #15]
}
 8011570:	bf00      	nop
 8011572:	3714      	adds	r7, #20
 8011574:	46bd      	mov	sp, r7
 8011576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801157a:	4770      	bx	lr

0801157c <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 801157c:	b580      	push	{r7, lr}
 801157e:	b08c      	sub	sp, #48	; 0x30
 8011580:	af02      	add	r7, sp, #8
 8011582:	4603      	mov	r3, r0
 8011584:	71fb      	strb	r3, [r7, #7]
 8011586:	460b      	mov	r3, r1
 8011588:	80bb      	strh	r3, [r7, #4]
 801158a:	4613      	mov	r3, r2
 801158c:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801158e:	79fb      	ldrb	r3, [r7, #7]
 8011590:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 8011592:	887b      	ldrh	r3, [r7, #2]
 8011594:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8011598:	d07f      	beq.n	801169a <pbuf_alloc+0x11e>
 801159a:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 801159e:	f300 80c8 	bgt.w	8011732 <pbuf_alloc+0x1b6>
 80115a2:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80115a6:	d010      	beq.n	80115ca <pbuf_alloc+0x4e>
 80115a8:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80115ac:	f300 80c1 	bgt.w	8011732 <pbuf_alloc+0x1b6>
 80115b0:	2b01      	cmp	r3, #1
 80115b2:	d002      	beq.n	80115ba <pbuf_alloc+0x3e>
 80115b4:	2b41      	cmp	r3, #65	; 0x41
 80115b6:	f040 80bc 	bne.w	8011732 <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 80115ba:	887a      	ldrh	r2, [r7, #2]
 80115bc:	88bb      	ldrh	r3, [r7, #4]
 80115be:	4619      	mov	r1, r3
 80115c0:	2000      	movs	r0, #0
 80115c2:	f000 f8d1 	bl	8011768 <pbuf_alloc_reference>
 80115c6:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 80115c8:	e0bd      	b.n	8011746 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 80115ca:	2300      	movs	r3, #0
 80115cc:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 80115ce:	2300      	movs	r3, #0
 80115d0:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 80115d2:	88bb      	ldrh	r3, [r7, #4]
 80115d4:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80115d6:	200c      	movs	r0, #12
 80115d8:	f7ff fc22 	bl	8010e20 <memp_malloc>
 80115dc:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 80115de:	693b      	ldr	r3, [r7, #16]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d109      	bne.n	80115f8 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 80115e4:	f7ff ff76 	bl	80114d4 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 80115e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d002      	beq.n	80115f4 <pbuf_alloc+0x78>
            pbuf_free(p);
 80115ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80115f0:	f000 faa8 	bl	8011b44 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 80115f4:	2300      	movs	r3, #0
 80115f6:	e0a7      	b.n	8011748 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 80115f8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80115fa:	3303      	adds	r3, #3
 80115fc:	b29b      	uxth	r3, r3
 80115fe:	f023 0303 	bic.w	r3, r3, #3
 8011602:	b29b      	uxth	r3, r3
 8011604:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 8011608:	b29b      	uxth	r3, r3
 801160a:	8b7a      	ldrh	r2, [r7, #26]
 801160c:	4293      	cmp	r3, r2
 801160e:	bf28      	it	cs
 8011610:	4613      	movcs	r3, r2
 8011612:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8011614:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011616:	3310      	adds	r3, #16
 8011618:	693a      	ldr	r2, [r7, #16]
 801161a:	4413      	add	r3, r2
 801161c:	3303      	adds	r3, #3
 801161e:	f023 0303 	bic.w	r3, r3, #3
 8011622:	4618      	mov	r0, r3
 8011624:	89f9      	ldrh	r1, [r7, #14]
 8011626:	8b7a      	ldrh	r2, [r7, #26]
 8011628:	2300      	movs	r3, #0
 801162a:	9301      	str	r3, [sp, #4]
 801162c:	887b      	ldrh	r3, [r7, #2]
 801162e:	9300      	str	r3, [sp, #0]
 8011630:	460b      	mov	r3, r1
 8011632:	4601      	mov	r1, r0
 8011634:	6938      	ldr	r0, [r7, #16]
 8011636:	f7ff ff77 	bl	8011528 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801163a:	693b      	ldr	r3, [r7, #16]
 801163c:	685b      	ldr	r3, [r3, #4]
 801163e:	f003 0303 	and.w	r3, r3, #3
 8011642:	2b00      	cmp	r3, #0
 8011644:	d006      	beq.n	8011654 <pbuf_alloc+0xd8>
 8011646:	4b42      	ldr	r3, [pc, #264]	; (8011750 <pbuf_alloc+0x1d4>)
 8011648:	f44f 7280 	mov.w	r2, #256	; 0x100
 801164c:	4941      	ldr	r1, [pc, #260]	; (8011754 <pbuf_alloc+0x1d8>)
 801164e:	4842      	ldr	r0, [pc, #264]	; (8011758 <pbuf_alloc+0x1dc>)
 8011650:	f00a f9ea 	bl	801ba28 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8011654:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011656:	3303      	adds	r3, #3
 8011658:	f023 0303 	bic.w	r3, r3, #3
 801165c:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8011660:	d106      	bne.n	8011670 <pbuf_alloc+0xf4>
 8011662:	4b3b      	ldr	r3, [pc, #236]	; (8011750 <pbuf_alloc+0x1d4>)
 8011664:	f44f 7281 	mov.w	r2, #258	; 0x102
 8011668:	493c      	ldr	r1, [pc, #240]	; (801175c <pbuf_alloc+0x1e0>)
 801166a:	483b      	ldr	r0, [pc, #236]	; (8011758 <pbuf_alloc+0x1dc>)
 801166c:	f00a f9dc 	bl	801ba28 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8011670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011672:	2b00      	cmp	r3, #0
 8011674:	d102      	bne.n	801167c <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8011676:	693b      	ldr	r3, [r7, #16]
 8011678:	627b      	str	r3, [r7, #36]	; 0x24
 801167a:	e002      	b.n	8011682 <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 801167c:	69fb      	ldr	r3, [r7, #28]
 801167e:	693a      	ldr	r2, [r7, #16]
 8011680:	601a      	str	r2, [r3, #0]
        }
        last = q;
 8011682:	693b      	ldr	r3, [r7, #16]
 8011684:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8011686:	8b7a      	ldrh	r2, [r7, #26]
 8011688:	89fb      	ldrh	r3, [r7, #14]
 801168a:	1ad3      	subs	r3, r2, r3
 801168c:	837b      	strh	r3, [r7, #26]
        offset = 0;
 801168e:	2300      	movs	r3, #0
 8011690:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 8011692:	8b7b      	ldrh	r3, [r7, #26]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d19e      	bne.n	80115d6 <pbuf_alloc+0x5a>
      break;
 8011698:	e055      	b.n	8011746 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 801169a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801169c:	3303      	adds	r3, #3
 801169e:	b29b      	uxth	r3, r3
 80116a0:	f023 0303 	bic.w	r3, r3, #3
 80116a4:	b29a      	uxth	r2, r3
 80116a6:	88bb      	ldrh	r3, [r7, #4]
 80116a8:	3303      	adds	r3, #3
 80116aa:	b29b      	uxth	r3, r3
 80116ac:	f023 0303 	bic.w	r3, r3, #3
 80116b0:	b29b      	uxth	r3, r3
 80116b2:	4413      	add	r3, r2
 80116b4:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 80116b6:	8b3b      	ldrh	r3, [r7, #24]
 80116b8:	3310      	adds	r3, #16
 80116ba:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80116bc:	8b3a      	ldrh	r2, [r7, #24]
 80116be:	88bb      	ldrh	r3, [r7, #4]
 80116c0:	3303      	adds	r3, #3
 80116c2:	f023 0303 	bic.w	r3, r3, #3
 80116c6:	429a      	cmp	r2, r3
 80116c8:	d306      	bcc.n	80116d8 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 80116ca:	8afa      	ldrh	r2, [r7, #22]
 80116cc:	88bb      	ldrh	r3, [r7, #4]
 80116ce:	3303      	adds	r3, #3
 80116d0:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80116d4:	429a      	cmp	r2, r3
 80116d6:	d201      	bcs.n	80116dc <pbuf_alloc+0x160>
        return NULL;
 80116d8:	2300      	movs	r3, #0
 80116da:	e035      	b.n	8011748 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80116dc:	8afb      	ldrh	r3, [r7, #22]
 80116de:	4618      	mov	r0, r3
 80116e0:	f7ff fa1c 	bl	8010b1c <mem_malloc>
 80116e4:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 80116e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d101      	bne.n	80116f0 <pbuf_alloc+0x174>
        return NULL;
 80116ec:	2300      	movs	r3, #0
 80116ee:	e02b      	b.n	8011748 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 80116f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80116f2:	3310      	adds	r3, #16
 80116f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80116f6:	4413      	add	r3, r2
 80116f8:	3303      	adds	r3, #3
 80116fa:	f023 0303 	bic.w	r3, r3, #3
 80116fe:	4618      	mov	r0, r3
 8011700:	88b9      	ldrh	r1, [r7, #4]
 8011702:	88ba      	ldrh	r2, [r7, #4]
 8011704:	2300      	movs	r3, #0
 8011706:	9301      	str	r3, [sp, #4]
 8011708:	887b      	ldrh	r3, [r7, #2]
 801170a:	9300      	str	r3, [sp, #0]
 801170c:	460b      	mov	r3, r1
 801170e:	4601      	mov	r1, r0
 8011710:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011712:	f7ff ff09 	bl	8011528 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8011716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011718:	685b      	ldr	r3, [r3, #4]
 801171a:	f003 0303 	and.w	r3, r3, #3
 801171e:	2b00      	cmp	r3, #0
 8011720:	d010      	beq.n	8011744 <pbuf_alloc+0x1c8>
 8011722:	4b0b      	ldr	r3, [pc, #44]	; (8011750 <pbuf_alloc+0x1d4>)
 8011724:	f44f 7291 	mov.w	r2, #290	; 0x122
 8011728:	490d      	ldr	r1, [pc, #52]	; (8011760 <pbuf_alloc+0x1e4>)
 801172a:	480b      	ldr	r0, [pc, #44]	; (8011758 <pbuf_alloc+0x1dc>)
 801172c:	f00a f97c 	bl	801ba28 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8011730:	e008      	b.n	8011744 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8011732:	4b07      	ldr	r3, [pc, #28]	; (8011750 <pbuf_alloc+0x1d4>)
 8011734:	f240 1227 	movw	r2, #295	; 0x127
 8011738:	490a      	ldr	r1, [pc, #40]	; (8011764 <pbuf_alloc+0x1e8>)
 801173a:	4807      	ldr	r0, [pc, #28]	; (8011758 <pbuf_alloc+0x1dc>)
 801173c:	f00a f974 	bl	801ba28 <iprintf>
      return NULL;
 8011740:	2300      	movs	r3, #0
 8011742:	e001      	b.n	8011748 <pbuf_alloc+0x1cc>
      break;
 8011744:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8011746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011748:	4618      	mov	r0, r3
 801174a:	3728      	adds	r7, #40	; 0x28
 801174c:	46bd      	mov	sp, r7
 801174e:	bd80      	pop	{r7, pc}
 8011750:	0801dd50 	.word	0x0801dd50
 8011754:	0801dd80 	.word	0x0801dd80
 8011758:	0801ddb0 	.word	0x0801ddb0
 801175c:	0801ddd8 	.word	0x0801ddd8
 8011760:	0801de0c 	.word	0x0801de0c
 8011764:	0801de38 	.word	0x0801de38

08011768 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 8011768:	b580      	push	{r7, lr}
 801176a:	b086      	sub	sp, #24
 801176c:	af02      	add	r7, sp, #8
 801176e:	6078      	str	r0, [r7, #4]
 8011770:	460b      	mov	r3, r1
 8011772:	807b      	strh	r3, [r7, #2]
 8011774:	4613      	mov	r3, r2
 8011776:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8011778:	883b      	ldrh	r3, [r7, #0]
 801177a:	2b41      	cmp	r3, #65	; 0x41
 801177c:	d009      	beq.n	8011792 <pbuf_alloc_reference+0x2a>
 801177e:	883b      	ldrh	r3, [r7, #0]
 8011780:	2b01      	cmp	r3, #1
 8011782:	d006      	beq.n	8011792 <pbuf_alloc_reference+0x2a>
 8011784:	4b0f      	ldr	r3, [pc, #60]	; (80117c4 <pbuf_alloc_reference+0x5c>)
 8011786:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 801178a:	490f      	ldr	r1, [pc, #60]	; (80117c8 <pbuf_alloc_reference+0x60>)
 801178c:	480f      	ldr	r0, [pc, #60]	; (80117cc <pbuf_alloc_reference+0x64>)
 801178e:	f00a f94b 	bl	801ba28 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 8011792:	200b      	movs	r0, #11
 8011794:	f7ff fb44 	bl	8010e20 <memp_malloc>
 8011798:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 801179a:	68fb      	ldr	r3, [r7, #12]
 801179c:	2b00      	cmp	r3, #0
 801179e:	d101      	bne.n	80117a4 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80117a0:	2300      	movs	r3, #0
 80117a2:	e00b      	b.n	80117bc <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80117a4:	8879      	ldrh	r1, [r7, #2]
 80117a6:	887a      	ldrh	r2, [r7, #2]
 80117a8:	2300      	movs	r3, #0
 80117aa:	9301      	str	r3, [sp, #4]
 80117ac:	883b      	ldrh	r3, [r7, #0]
 80117ae:	9300      	str	r3, [sp, #0]
 80117b0:	460b      	mov	r3, r1
 80117b2:	6879      	ldr	r1, [r7, #4]
 80117b4:	68f8      	ldr	r0, [r7, #12]
 80117b6:	f7ff feb7 	bl	8011528 <pbuf_init_alloced_pbuf>
  return p;
 80117ba:	68fb      	ldr	r3, [r7, #12]
}
 80117bc:	4618      	mov	r0, r3
 80117be:	3710      	adds	r7, #16
 80117c0:	46bd      	mov	sp, r7
 80117c2:	bd80      	pop	{r7, pc}
 80117c4:	0801dd50 	.word	0x0801dd50
 80117c8:	0801de54 	.word	0x0801de54
 80117cc:	0801ddb0 	.word	0x0801ddb0

080117d0 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b088      	sub	sp, #32
 80117d4:	af02      	add	r7, sp, #8
 80117d6:	607b      	str	r3, [r7, #4]
 80117d8:	4603      	mov	r3, r0
 80117da:	73fb      	strb	r3, [r7, #15]
 80117dc:	460b      	mov	r3, r1
 80117de:	81bb      	strh	r3, [r7, #12]
 80117e0:	4613      	mov	r3, r2
 80117e2:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 80117e4:	7bfb      	ldrb	r3, [r7, #15]
 80117e6:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 80117e8:	8a7b      	ldrh	r3, [r7, #18]
 80117ea:	3303      	adds	r3, #3
 80117ec:	f023 0203 	bic.w	r2, r3, #3
 80117f0:	89bb      	ldrh	r3, [r7, #12]
 80117f2:	441a      	add	r2, r3
 80117f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80117f6:	429a      	cmp	r2, r3
 80117f8:	d901      	bls.n	80117fe <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 80117fa:	2300      	movs	r3, #0
 80117fc:	e018      	b.n	8011830 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 80117fe:	6a3b      	ldr	r3, [r7, #32]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d007      	beq.n	8011814 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8011804:	8a7b      	ldrh	r3, [r7, #18]
 8011806:	3303      	adds	r3, #3
 8011808:	f023 0303 	bic.w	r3, r3, #3
 801180c:	6a3a      	ldr	r2, [r7, #32]
 801180e:	4413      	add	r3, r2
 8011810:	617b      	str	r3, [r7, #20]
 8011812:	e001      	b.n	8011818 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8011814:	2300      	movs	r3, #0
 8011816:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 8011818:	6878      	ldr	r0, [r7, #4]
 801181a:	89b9      	ldrh	r1, [r7, #12]
 801181c:	89ba      	ldrh	r2, [r7, #12]
 801181e:	2302      	movs	r3, #2
 8011820:	9301      	str	r3, [sp, #4]
 8011822:	897b      	ldrh	r3, [r7, #10]
 8011824:	9300      	str	r3, [sp, #0]
 8011826:	460b      	mov	r3, r1
 8011828:	6979      	ldr	r1, [r7, #20]
 801182a:	f7ff fe7d 	bl	8011528 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 801182e:	687b      	ldr	r3, [r7, #4]
}
 8011830:	4618      	mov	r0, r3
 8011832:	3718      	adds	r7, #24
 8011834:	46bd      	mov	sp, r7
 8011836:	bd80      	pop	{r7, pc}

08011838 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b084      	sub	sp, #16
 801183c:	af00      	add	r7, sp, #0
 801183e:	6078      	str	r0, [r7, #4]
 8011840:	460b      	mov	r3, r1
 8011842:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	2b00      	cmp	r3, #0
 8011848:	d106      	bne.n	8011858 <pbuf_realloc+0x20>
 801184a:	4b3a      	ldr	r3, [pc, #232]	; (8011934 <pbuf_realloc+0xfc>)
 801184c:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8011850:	4939      	ldr	r1, [pc, #228]	; (8011938 <pbuf_realloc+0x100>)
 8011852:	483a      	ldr	r0, [pc, #232]	; (801193c <pbuf_realloc+0x104>)
 8011854:	f00a f8e8 	bl	801ba28 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 8011858:	687b      	ldr	r3, [r7, #4]
 801185a:	891b      	ldrh	r3, [r3, #8]
 801185c:	887a      	ldrh	r2, [r7, #2]
 801185e:	429a      	cmp	r2, r3
 8011860:	d263      	bcs.n	801192a <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	891a      	ldrh	r2, [r3, #8]
 8011866:	887b      	ldrh	r3, [r7, #2]
 8011868:	1ad3      	subs	r3, r2, r3
 801186a:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 801186c:	887b      	ldrh	r3, [r7, #2]
 801186e:	817b      	strh	r3, [r7, #10]
  q = p;
 8011870:	687b      	ldr	r3, [r7, #4]
 8011872:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8011874:	e018      	b.n	80118a8 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8011876:	68fb      	ldr	r3, [r7, #12]
 8011878:	895b      	ldrh	r3, [r3, #10]
 801187a:	897a      	ldrh	r2, [r7, #10]
 801187c:	1ad3      	subs	r3, r2, r3
 801187e:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 8011880:	68fb      	ldr	r3, [r7, #12]
 8011882:	891a      	ldrh	r2, [r3, #8]
 8011884:	893b      	ldrh	r3, [r7, #8]
 8011886:	1ad3      	subs	r3, r2, r3
 8011888:	b29a      	uxth	r2, r3
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	681b      	ldr	r3, [r3, #0]
 8011892:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8011894:	68fb      	ldr	r3, [r7, #12]
 8011896:	2b00      	cmp	r3, #0
 8011898:	d106      	bne.n	80118a8 <pbuf_realloc+0x70>
 801189a:	4b26      	ldr	r3, [pc, #152]	; (8011934 <pbuf_realloc+0xfc>)
 801189c:	f240 12af 	movw	r2, #431	; 0x1af
 80118a0:	4927      	ldr	r1, [pc, #156]	; (8011940 <pbuf_realloc+0x108>)
 80118a2:	4826      	ldr	r0, [pc, #152]	; (801193c <pbuf_realloc+0x104>)
 80118a4:	f00a f8c0 	bl	801ba28 <iprintf>
  while (rem_len > q->len) {
 80118a8:	68fb      	ldr	r3, [r7, #12]
 80118aa:	895b      	ldrh	r3, [r3, #10]
 80118ac:	897a      	ldrh	r2, [r7, #10]
 80118ae:	429a      	cmp	r2, r3
 80118b0:	d8e1      	bhi.n	8011876 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	7b1b      	ldrb	r3, [r3, #12]
 80118b6:	f003 030f 	and.w	r3, r3, #15
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d121      	bne.n	8011902 <pbuf_realloc+0xca>
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	895b      	ldrh	r3, [r3, #10]
 80118c2:	897a      	ldrh	r2, [r7, #10]
 80118c4:	429a      	cmp	r2, r3
 80118c6:	d01c      	beq.n	8011902 <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80118c8:	68fb      	ldr	r3, [r7, #12]
 80118ca:	7b5b      	ldrb	r3, [r3, #13]
 80118cc:	f003 0302 	and.w	r3, r3, #2
 80118d0:	2b00      	cmp	r3, #0
 80118d2:	d116      	bne.n	8011902 <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80118d4:	68fb      	ldr	r3, [r7, #12]
 80118d6:	685a      	ldr	r2, [r3, #4]
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	1ad3      	subs	r3, r2, r3
 80118dc:	b29a      	uxth	r2, r3
 80118de:	897b      	ldrh	r3, [r7, #10]
 80118e0:	4413      	add	r3, r2
 80118e2:	b29b      	uxth	r3, r3
 80118e4:	4619      	mov	r1, r3
 80118e6:	68f8      	ldr	r0, [r7, #12]
 80118e8:	f7ff f80e 	bl	8010908 <mem_trim>
 80118ec:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	2b00      	cmp	r3, #0
 80118f2:	d106      	bne.n	8011902 <pbuf_realloc+0xca>
 80118f4:	4b0f      	ldr	r3, [pc, #60]	; (8011934 <pbuf_realloc+0xfc>)
 80118f6:	f240 12bd 	movw	r2, #445	; 0x1bd
 80118fa:	4912      	ldr	r1, [pc, #72]	; (8011944 <pbuf_realloc+0x10c>)
 80118fc:	480f      	ldr	r0, [pc, #60]	; (801193c <pbuf_realloc+0x104>)
 80118fe:	f00a f893 	bl	801ba28 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	897a      	ldrh	r2, [r7, #10]
 8011906:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8011908:	68fb      	ldr	r3, [r7, #12]
 801190a:	895a      	ldrh	r2, [r3, #10]
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8011910:	68fb      	ldr	r3, [r7, #12]
 8011912:	681b      	ldr	r3, [r3, #0]
 8011914:	2b00      	cmp	r3, #0
 8011916:	d004      	beq.n	8011922 <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8011918:	68fb      	ldr	r3, [r7, #12]
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	4618      	mov	r0, r3
 801191e:	f000 f911 	bl	8011b44 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8011922:	68fb      	ldr	r3, [r7, #12]
 8011924:	2200      	movs	r2, #0
 8011926:	601a      	str	r2, [r3, #0]
 8011928:	e000      	b.n	801192c <pbuf_realloc+0xf4>
    return;
 801192a:	bf00      	nop

}
 801192c:	3710      	adds	r7, #16
 801192e:	46bd      	mov	sp, r7
 8011930:	bd80      	pop	{r7, pc}
 8011932:	bf00      	nop
 8011934:	0801dd50 	.word	0x0801dd50
 8011938:	0801de68 	.word	0x0801de68
 801193c:	0801ddb0 	.word	0x0801ddb0
 8011940:	0801de80 	.word	0x0801de80
 8011944:	0801de98 	.word	0x0801de98

08011948 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8011948:	b580      	push	{r7, lr}
 801194a:	b086      	sub	sp, #24
 801194c:	af00      	add	r7, sp, #0
 801194e:	60f8      	str	r0, [r7, #12]
 8011950:	60b9      	str	r1, [r7, #8]
 8011952:	4613      	mov	r3, r2
 8011954:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8011956:	68fb      	ldr	r3, [r7, #12]
 8011958:	2b00      	cmp	r3, #0
 801195a:	d106      	bne.n	801196a <pbuf_add_header_impl+0x22>
 801195c:	4b2b      	ldr	r3, [pc, #172]	; (8011a0c <pbuf_add_header_impl+0xc4>)
 801195e:	f240 12df 	movw	r2, #479	; 0x1df
 8011962:	492b      	ldr	r1, [pc, #172]	; (8011a10 <pbuf_add_header_impl+0xc8>)
 8011964:	482b      	ldr	r0, [pc, #172]	; (8011a14 <pbuf_add_header_impl+0xcc>)
 8011966:	f00a f85f 	bl	801ba28 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 801196a:	68fb      	ldr	r3, [r7, #12]
 801196c:	2b00      	cmp	r3, #0
 801196e:	d003      	beq.n	8011978 <pbuf_add_header_impl+0x30>
 8011970:	68bb      	ldr	r3, [r7, #8]
 8011972:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011976:	d301      	bcc.n	801197c <pbuf_add_header_impl+0x34>
    return 1;
 8011978:	2301      	movs	r3, #1
 801197a:	e043      	b.n	8011a04 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 801197c:	68bb      	ldr	r3, [r7, #8]
 801197e:	2b00      	cmp	r3, #0
 8011980:	d101      	bne.n	8011986 <pbuf_add_header_impl+0x3e>
    return 0;
 8011982:	2300      	movs	r3, #0
 8011984:	e03e      	b.n	8011a04 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8011986:	68bb      	ldr	r3, [r7, #8]
 8011988:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 801198a:	68fb      	ldr	r3, [r7, #12]
 801198c:	891a      	ldrh	r2, [r3, #8]
 801198e:	8a7b      	ldrh	r3, [r7, #18]
 8011990:	4413      	add	r3, r2
 8011992:	b29b      	uxth	r3, r3
 8011994:	8a7a      	ldrh	r2, [r7, #18]
 8011996:	429a      	cmp	r2, r3
 8011998:	d901      	bls.n	801199e <pbuf_add_header_impl+0x56>
    return 1;
 801199a:	2301      	movs	r3, #1
 801199c:	e032      	b.n	8011a04 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	7b1b      	ldrb	r3, [r3, #12]
 80119a2:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80119a4:	8a3b      	ldrh	r3, [r7, #16]
 80119a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80119aa:	2b00      	cmp	r3, #0
 80119ac:	d00c      	beq.n	80119c8 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 80119ae:	68fb      	ldr	r3, [r7, #12]
 80119b0:	685a      	ldr	r2, [r3, #4]
 80119b2:	68bb      	ldr	r3, [r7, #8]
 80119b4:	425b      	negs	r3, r3
 80119b6:	4413      	add	r3, r2
 80119b8:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 80119ba:	68fb      	ldr	r3, [r7, #12]
 80119bc:	3310      	adds	r3, #16
 80119be:	697a      	ldr	r2, [r7, #20]
 80119c0:	429a      	cmp	r2, r3
 80119c2:	d20d      	bcs.n	80119e0 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 80119c4:	2301      	movs	r3, #1
 80119c6:	e01d      	b.n	8011a04 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 80119c8:	79fb      	ldrb	r3, [r7, #7]
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d006      	beq.n	80119dc <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 80119ce:	68fb      	ldr	r3, [r7, #12]
 80119d0:	685a      	ldr	r2, [r3, #4]
 80119d2:	68bb      	ldr	r3, [r7, #8]
 80119d4:	425b      	negs	r3, r3
 80119d6:	4413      	add	r3, r2
 80119d8:	617b      	str	r3, [r7, #20]
 80119da:	e001      	b.n	80119e0 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 80119dc:	2301      	movs	r3, #1
 80119de:	e011      	b.n	8011a04 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 80119e0:	68fb      	ldr	r3, [r7, #12]
 80119e2:	697a      	ldr	r2, [r7, #20]
 80119e4:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 80119e6:	68fb      	ldr	r3, [r7, #12]
 80119e8:	895a      	ldrh	r2, [r3, #10]
 80119ea:	8a7b      	ldrh	r3, [r7, #18]
 80119ec:	4413      	add	r3, r2
 80119ee:	b29a      	uxth	r2, r3
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 80119f4:	68fb      	ldr	r3, [r7, #12]
 80119f6:	891a      	ldrh	r2, [r3, #8]
 80119f8:	8a7b      	ldrh	r3, [r7, #18]
 80119fa:	4413      	add	r3, r2
 80119fc:	b29a      	uxth	r2, r3
 80119fe:	68fb      	ldr	r3, [r7, #12]
 8011a00:	811a      	strh	r2, [r3, #8]


  return 0;
 8011a02:	2300      	movs	r3, #0
}
 8011a04:	4618      	mov	r0, r3
 8011a06:	3718      	adds	r7, #24
 8011a08:	46bd      	mov	sp, r7
 8011a0a:	bd80      	pop	{r7, pc}
 8011a0c:	0801dd50 	.word	0x0801dd50
 8011a10:	0801deb4 	.word	0x0801deb4
 8011a14:	0801ddb0 	.word	0x0801ddb0

08011a18 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8011a18:	b580      	push	{r7, lr}
 8011a1a:	b082      	sub	sp, #8
 8011a1c:	af00      	add	r7, sp, #0
 8011a1e:	6078      	str	r0, [r7, #4]
 8011a20:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8011a22:	2200      	movs	r2, #0
 8011a24:	6839      	ldr	r1, [r7, #0]
 8011a26:	6878      	ldr	r0, [r7, #4]
 8011a28:	f7ff ff8e 	bl	8011948 <pbuf_add_header_impl>
 8011a2c:	4603      	mov	r3, r0
}
 8011a2e:	4618      	mov	r0, r3
 8011a30:	3708      	adds	r7, #8
 8011a32:	46bd      	mov	sp, r7
 8011a34:	bd80      	pop	{r7, pc}
	...

08011a38 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8011a38:	b580      	push	{r7, lr}
 8011a3a:	b084      	sub	sp, #16
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	6078      	str	r0, [r7, #4]
 8011a40:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8011a42:	687b      	ldr	r3, [r7, #4]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d106      	bne.n	8011a56 <pbuf_remove_header+0x1e>
 8011a48:	4b20      	ldr	r3, [pc, #128]	; (8011acc <pbuf_remove_header+0x94>)
 8011a4a:	f240 224b 	movw	r2, #587	; 0x24b
 8011a4e:	4920      	ldr	r1, [pc, #128]	; (8011ad0 <pbuf_remove_header+0x98>)
 8011a50:	4820      	ldr	r0, [pc, #128]	; (8011ad4 <pbuf_remove_header+0x9c>)
 8011a52:	f009 ffe9 	bl	801ba28 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d003      	beq.n	8011a64 <pbuf_remove_header+0x2c>
 8011a5c:	683b      	ldr	r3, [r7, #0]
 8011a5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011a62:	d301      	bcc.n	8011a68 <pbuf_remove_header+0x30>
    return 1;
 8011a64:	2301      	movs	r3, #1
 8011a66:	e02c      	b.n	8011ac2 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8011a68:	683b      	ldr	r3, [r7, #0]
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d101      	bne.n	8011a72 <pbuf_remove_header+0x3a>
    return 0;
 8011a6e:	2300      	movs	r3, #0
 8011a70:	e027      	b.n	8011ac2 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8011a72:	683b      	ldr	r3, [r7, #0]
 8011a74:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	895b      	ldrh	r3, [r3, #10]
 8011a7a:	89fa      	ldrh	r2, [r7, #14]
 8011a7c:	429a      	cmp	r2, r3
 8011a7e:	d908      	bls.n	8011a92 <pbuf_remove_header+0x5a>
 8011a80:	4b12      	ldr	r3, [pc, #72]	; (8011acc <pbuf_remove_header+0x94>)
 8011a82:	f240 2255 	movw	r2, #597	; 0x255
 8011a86:	4914      	ldr	r1, [pc, #80]	; (8011ad8 <pbuf_remove_header+0xa0>)
 8011a88:	4812      	ldr	r0, [pc, #72]	; (8011ad4 <pbuf_remove_header+0x9c>)
 8011a8a:	f009 ffcd 	bl	801ba28 <iprintf>
 8011a8e:	2301      	movs	r3, #1
 8011a90:	e017      	b.n	8011ac2 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8011a92:	687b      	ldr	r3, [r7, #4]
 8011a94:	685b      	ldr	r3, [r3, #4]
 8011a96:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	685a      	ldr	r2, [r3, #4]
 8011a9c:	683b      	ldr	r3, [r7, #0]
 8011a9e:	441a      	add	r2, r3
 8011aa0:	687b      	ldr	r3, [r7, #4]
 8011aa2:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	895a      	ldrh	r2, [r3, #10]
 8011aa8:	89fb      	ldrh	r3, [r7, #14]
 8011aaa:	1ad3      	subs	r3, r2, r3
 8011aac:	b29a      	uxth	r2, r3
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8011ab2:	687b      	ldr	r3, [r7, #4]
 8011ab4:	891a      	ldrh	r2, [r3, #8]
 8011ab6:	89fb      	ldrh	r3, [r7, #14]
 8011ab8:	1ad3      	subs	r3, r2, r3
 8011aba:	b29a      	uxth	r2, r3
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8011ac0:	2300      	movs	r3, #0
}
 8011ac2:	4618      	mov	r0, r3
 8011ac4:	3710      	adds	r7, #16
 8011ac6:	46bd      	mov	sp, r7
 8011ac8:	bd80      	pop	{r7, pc}
 8011aca:	bf00      	nop
 8011acc:	0801dd50 	.word	0x0801dd50
 8011ad0:	0801deb4 	.word	0x0801deb4
 8011ad4:	0801ddb0 	.word	0x0801ddb0
 8011ad8:	0801dec0 	.word	0x0801dec0

08011adc <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8011adc:	b580      	push	{r7, lr}
 8011ade:	b082      	sub	sp, #8
 8011ae0:	af00      	add	r7, sp, #0
 8011ae2:	6078      	str	r0, [r7, #4]
 8011ae4:	460b      	mov	r3, r1
 8011ae6:	807b      	strh	r3, [r7, #2]
 8011ae8:	4613      	mov	r3, r2
 8011aea:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8011aec:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011af0:	2b00      	cmp	r3, #0
 8011af2:	da08      	bge.n	8011b06 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8011af4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011af8:	425b      	negs	r3, r3
 8011afa:	4619      	mov	r1, r3
 8011afc:	6878      	ldr	r0, [r7, #4]
 8011afe:	f7ff ff9b 	bl	8011a38 <pbuf_remove_header>
 8011b02:	4603      	mov	r3, r0
 8011b04:	e007      	b.n	8011b16 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8011b06:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011b0a:	787a      	ldrb	r2, [r7, #1]
 8011b0c:	4619      	mov	r1, r3
 8011b0e:	6878      	ldr	r0, [r7, #4]
 8011b10:	f7ff ff1a 	bl	8011948 <pbuf_add_header_impl>
 8011b14:	4603      	mov	r3, r0
  }
}
 8011b16:	4618      	mov	r0, r3
 8011b18:	3708      	adds	r7, #8
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	bd80      	pop	{r7, pc}

08011b1e <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8011b1e:	b580      	push	{r7, lr}
 8011b20:	b082      	sub	sp, #8
 8011b22:	af00      	add	r7, sp, #0
 8011b24:	6078      	str	r0, [r7, #4]
 8011b26:	460b      	mov	r3, r1
 8011b28:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8011b2a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8011b2e:	2201      	movs	r2, #1
 8011b30:	4619      	mov	r1, r3
 8011b32:	6878      	ldr	r0, [r7, #4]
 8011b34:	f7ff ffd2 	bl	8011adc <pbuf_header_impl>
 8011b38:	4603      	mov	r3, r0
}
 8011b3a:	4618      	mov	r0, r3
 8011b3c:	3708      	adds	r7, #8
 8011b3e:	46bd      	mov	sp, r7
 8011b40:	bd80      	pop	{r7, pc}
	...

08011b44 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8011b44:	b580      	push	{r7, lr}
 8011b46:	b088      	sub	sp, #32
 8011b48:	af00      	add	r7, sp, #0
 8011b4a:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	2b00      	cmp	r3, #0
 8011b50:	d10b      	bne.n	8011b6a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d106      	bne.n	8011b66 <pbuf_free+0x22>
 8011b58:	4b3b      	ldr	r3, [pc, #236]	; (8011c48 <pbuf_free+0x104>)
 8011b5a:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8011b5e:	493b      	ldr	r1, [pc, #236]	; (8011c4c <pbuf_free+0x108>)
 8011b60:	483b      	ldr	r0, [pc, #236]	; (8011c50 <pbuf_free+0x10c>)
 8011b62:	f009 ff61 	bl	801ba28 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8011b66:	2300      	movs	r3, #0
 8011b68:	e069      	b.n	8011c3e <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8011b6a:	2300      	movs	r3, #0
 8011b6c:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8011b6e:	e062      	b.n	8011c36 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8011b70:	f009 fd32 	bl	801b5d8 <sys_arch_protect>
 8011b74:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8011b76:	687b      	ldr	r3, [r7, #4]
 8011b78:	7b9b      	ldrb	r3, [r3, #14]
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	d106      	bne.n	8011b8c <pbuf_free+0x48>
 8011b7e:	4b32      	ldr	r3, [pc, #200]	; (8011c48 <pbuf_free+0x104>)
 8011b80:	f240 22f1 	movw	r2, #753	; 0x2f1
 8011b84:	4933      	ldr	r1, [pc, #204]	; (8011c54 <pbuf_free+0x110>)
 8011b86:	4832      	ldr	r0, [pc, #200]	; (8011c50 <pbuf_free+0x10c>)
 8011b88:	f009 ff4e 	bl	801ba28 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	7b9b      	ldrb	r3, [r3, #14]
 8011b90:	3b01      	subs	r3, #1
 8011b92:	b2da      	uxtb	r2, r3
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	739a      	strb	r2, [r3, #14]
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	7b9b      	ldrb	r3, [r3, #14]
 8011b9c:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8011b9e:	69b8      	ldr	r0, [r7, #24]
 8011ba0:	f009 fd28 	bl	801b5f4 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8011ba4:	7dfb      	ldrb	r3, [r7, #23]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d143      	bne.n	8011c32 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	7b1b      	ldrb	r3, [r3, #12]
 8011bb4:	f003 030f 	and.w	r3, r3, #15
 8011bb8:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	7b5b      	ldrb	r3, [r3, #13]
 8011bbe:	f003 0302 	and.w	r3, r3, #2
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d011      	beq.n	8011bea <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8011bca:	68bb      	ldr	r3, [r7, #8]
 8011bcc:	691b      	ldr	r3, [r3, #16]
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d106      	bne.n	8011be0 <pbuf_free+0x9c>
 8011bd2:	4b1d      	ldr	r3, [pc, #116]	; (8011c48 <pbuf_free+0x104>)
 8011bd4:	f240 22ff 	movw	r2, #767	; 0x2ff
 8011bd8:	491f      	ldr	r1, [pc, #124]	; (8011c58 <pbuf_free+0x114>)
 8011bda:	481d      	ldr	r0, [pc, #116]	; (8011c50 <pbuf_free+0x10c>)
 8011bdc:	f009 ff24 	bl	801ba28 <iprintf>
        pc->custom_free_function(p);
 8011be0:	68bb      	ldr	r3, [r7, #8]
 8011be2:	691b      	ldr	r3, [r3, #16]
 8011be4:	6878      	ldr	r0, [r7, #4]
 8011be6:	4798      	blx	r3
 8011be8:	e01d      	b.n	8011c26 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8011bea:	7bfb      	ldrb	r3, [r7, #15]
 8011bec:	2b02      	cmp	r3, #2
 8011bee:	d104      	bne.n	8011bfa <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8011bf0:	6879      	ldr	r1, [r7, #4]
 8011bf2:	200c      	movs	r0, #12
 8011bf4:	f7ff f966 	bl	8010ec4 <memp_free>
 8011bf8:	e015      	b.n	8011c26 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8011bfa:	7bfb      	ldrb	r3, [r7, #15]
 8011bfc:	2b01      	cmp	r3, #1
 8011bfe:	d104      	bne.n	8011c0a <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8011c00:	6879      	ldr	r1, [r7, #4]
 8011c02:	200b      	movs	r0, #11
 8011c04:	f7ff f95e 	bl	8010ec4 <memp_free>
 8011c08:	e00d      	b.n	8011c26 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8011c0a:	7bfb      	ldrb	r3, [r7, #15]
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d103      	bne.n	8011c18 <pbuf_free+0xd4>
          mem_free(p);
 8011c10:	6878      	ldr	r0, [r7, #4]
 8011c12:	f7fe fde9 	bl	80107e8 <mem_free>
 8011c16:	e006      	b.n	8011c26 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8011c18:	4b0b      	ldr	r3, [pc, #44]	; (8011c48 <pbuf_free+0x104>)
 8011c1a:	f240 320f 	movw	r2, #783	; 0x30f
 8011c1e:	490f      	ldr	r1, [pc, #60]	; (8011c5c <pbuf_free+0x118>)
 8011c20:	480b      	ldr	r0, [pc, #44]	; (8011c50 <pbuf_free+0x10c>)
 8011c22:	f009 ff01 	bl	801ba28 <iprintf>
        }
      }
      count++;
 8011c26:	7ffb      	ldrb	r3, [r7, #31]
 8011c28:	3301      	adds	r3, #1
 8011c2a:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8011c2c:	693b      	ldr	r3, [r7, #16]
 8011c2e:	607b      	str	r3, [r7, #4]
 8011c30:	e001      	b.n	8011c36 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8011c32:	2300      	movs	r3, #0
 8011c34:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d199      	bne.n	8011b70 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8011c3c:	7ffb      	ldrb	r3, [r7, #31]
}
 8011c3e:	4618      	mov	r0, r3
 8011c40:	3720      	adds	r7, #32
 8011c42:	46bd      	mov	sp, r7
 8011c44:	bd80      	pop	{r7, pc}
 8011c46:	bf00      	nop
 8011c48:	0801dd50 	.word	0x0801dd50
 8011c4c:	0801deb4 	.word	0x0801deb4
 8011c50:	0801ddb0 	.word	0x0801ddb0
 8011c54:	0801dee0 	.word	0x0801dee0
 8011c58:	0801def8 	.word	0x0801def8
 8011c5c:	0801df1c 	.word	0x0801df1c

08011c60 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8011c60:	b480      	push	{r7}
 8011c62:	b085      	sub	sp, #20
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8011c68:	2300      	movs	r3, #0
 8011c6a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8011c6c:	e005      	b.n	8011c7a <pbuf_clen+0x1a>
    ++len;
 8011c6e:	89fb      	ldrh	r3, [r7, #14]
 8011c70:	3301      	adds	r3, #1
 8011c72:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8011c74:	687b      	ldr	r3, [r7, #4]
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8011c7a:	687b      	ldr	r3, [r7, #4]
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d1f6      	bne.n	8011c6e <pbuf_clen+0xe>
  }
  return len;
 8011c80:	89fb      	ldrh	r3, [r7, #14]
}
 8011c82:	4618      	mov	r0, r3
 8011c84:	3714      	adds	r7, #20
 8011c86:	46bd      	mov	sp, r7
 8011c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c8c:	4770      	bx	lr
	...

08011c90 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8011c90:	b580      	push	{r7, lr}
 8011c92:	b084      	sub	sp, #16
 8011c94:	af00      	add	r7, sp, #0
 8011c96:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d016      	beq.n	8011ccc <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8011c9e:	f009 fc9b 	bl	801b5d8 <sys_arch_protect>
 8011ca2:	60f8      	str	r0, [r7, #12]
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	7b9b      	ldrb	r3, [r3, #14]
 8011ca8:	3301      	adds	r3, #1
 8011caa:	b2da      	uxtb	r2, r3
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	739a      	strb	r2, [r3, #14]
 8011cb0:	68f8      	ldr	r0, [r7, #12]
 8011cb2:	f009 fc9f 	bl	801b5f4 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	7b9b      	ldrb	r3, [r3, #14]
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d106      	bne.n	8011ccc <pbuf_ref+0x3c>
 8011cbe:	4b05      	ldr	r3, [pc, #20]	; (8011cd4 <pbuf_ref+0x44>)
 8011cc0:	f240 3242 	movw	r2, #834	; 0x342
 8011cc4:	4904      	ldr	r1, [pc, #16]	; (8011cd8 <pbuf_ref+0x48>)
 8011cc6:	4805      	ldr	r0, [pc, #20]	; (8011cdc <pbuf_ref+0x4c>)
 8011cc8:	f009 feae 	bl	801ba28 <iprintf>
  }
}
 8011ccc:	bf00      	nop
 8011cce:	3710      	adds	r7, #16
 8011cd0:	46bd      	mov	sp, r7
 8011cd2:	bd80      	pop	{r7, pc}
 8011cd4:	0801dd50 	.word	0x0801dd50
 8011cd8:	0801df30 	.word	0x0801df30
 8011cdc:	0801ddb0 	.word	0x0801ddb0

08011ce0 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8011ce0:	b580      	push	{r7, lr}
 8011ce2:	b084      	sub	sp, #16
 8011ce4:	af00      	add	r7, sp, #0
 8011ce6:	6078      	str	r0, [r7, #4]
 8011ce8:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8011cea:	687b      	ldr	r3, [r7, #4]
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d002      	beq.n	8011cf6 <pbuf_cat+0x16>
 8011cf0:	683b      	ldr	r3, [r7, #0]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d107      	bne.n	8011d06 <pbuf_cat+0x26>
 8011cf6:	4b20      	ldr	r3, [pc, #128]	; (8011d78 <pbuf_cat+0x98>)
 8011cf8:	f240 3259 	movw	r2, #857	; 0x359
 8011cfc:	491f      	ldr	r1, [pc, #124]	; (8011d7c <pbuf_cat+0x9c>)
 8011cfe:	4820      	ldr	r0, [pc, #128]	; (8011d80 <pbuf_cat+0xa0>)
 8011d00:	f009 fe92 	bl	801ba28 <iprintf>
 8011d04:	e034      	b.n	8011d70 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8011d06:	687b      	ldr	r3, [r7, #4]
 8011d08:	60fb      	str	r3, [r7, #12]
 8011d0a:	e00a      	b.n	8011d22 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8011d0c:	68fb      	ldr	r3, [r7, #12]
 8011d0e:	891a      	ldrh	r2, [r3, #8]
 8011d10:	683b      	ldr	r3, [r7, #0]
 8011d12:	891b      	ldrh	r3, [r3, #8]
 8011d14:	4413      	add	r3, r2
 8011d16:	b29a      	uxth	r2, r3
 8011d18:	68fb      	ldr	r3, [r7, #12]
 8011d1a:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8011d1c:	68fb      	ldr	r3, [r7, #12]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	60fb      	str	r3, [r7, #12]
 8011d22:	68fb      	ldr	r3, [r7, #12]
 8011d24:	681b      	ldr	r3, [r3, #0]
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d1f0      	bne.n	8011d0c <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	891a      	ldrh	r2, [r3, #8]
 8011d2e:	68fb      	ldr	r3, [r7, #12]
 8011d30:	895b      	ldrh	r3, [r3, #10]
 8011d32:	429a      	cmp	r2, r3
 8011d34:	d006      	beq.n	8011d44 <pbuf_cat+0x64>
 8011d36:	4b10      	ldr	r3, [pc, #64]	; (8011d78 <pbuf_cat+0x98>)
 8011d38:	f240 3262 	movw	r2, #866	; 0x362
 8011d3c:	4911      	ldr	r1, [pc, #68]	; (8011d84 <pbuf_cat+0xa4>)
 8011d3e:	4810      	ldr	r0, [pc, #64]	; (8011d80 <pbuf_cat+0xa0>)
 8011d40:	f009 fe72 	bl	801ba28 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8011d44:	68fb      	ldr	r3, [r7, #12]
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	d006      	beq.n	8011d5a <pbuf_cat+0x7a>
 8011d4c:	4b0a      	ldr	r3, [pc, #40]	; (8011d78 <pbuf_cat+0x98>)
 8011d4e:	f240 3263 	movw	r2, #867	; 0x363
 8011d52:	490d      	ldr	r1, [pc, #52]	; (8011d88 <pbuf_cat+0xa8>)
 8011d54:	480a      	ldr	r0, [pc, #40]	; (8011d80 <pbuf_cat+0xa0>)
 8011d56:	f009 fe67 	bl	801ba28 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	891a      	ldrh	r2, [r3, #8]
 8011d5e:	683b      	ldr	r3, [r7, #0]
 8011d60:	891b      	ldrh	r3, [r3, #8]
 8011d62:	4413      	add	r3, r2
 8011d64:	b29a      	uxth	r2, r3
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8011d6a:	68fb      	ldr	r3, [r7, #12]
 8011d6c:	683a      	ldr	r2, [r7, #0]
 8011d6e:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8011d70:	3710      	adds	r7, #16
 8011d72:	46bd      	mov	sp, r7
 8011d74:	bd80      	pop	{r7, pc}
 8011d76:	bf00      	nop
 8011d78:	0801dd50 	.word	0x0801dd50
 8011d7c:	0801df44 	.word	0x0801df44
 8011d80:	0801ddb0 	.word	0x0801ddb0
 8011d84:	0801df7c 	.word	0x0801df7c
 8011d88:	0801dfac 	.word	0x0801dfac

08011d8c <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8011d8c:	b580      	push	{r7, lr}
 8011d8e:	b082      	sub	sp, #8
 8011d90:	af00      	add	r7, sp, #0
 8011d92:	6078      	str	r0, [r7, #4]
 8011d94:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8011d96:	6839      	ldr	r1, [r7, #0]
 8011d98:	6878      	ldr	r0, [r7, #4]
 8011d9a:	f7ff ffa1 	bl	8011ce0 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8011d9e:	6838      	ldr	r0, [r7, #0]
 8011da0:	f7ff ff76 	bl	8011c90 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8011da4:	bf00      	nop
 8011da6:	3708      	adds	r7, #8
 8011da8:	46bd      	mov	sp, r7
 8011daa:	bd80      	pop	{r7, pc}

08011dac <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8011dac:	b580      	push	{r7, lr}
 8011dae:	b086      	sub	sp, #24
 8011db0:	af00      	add	r7, sp, #0
 8011db2:	6078      	str	r0, [r7, #4]
 8011db4:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8011db6:	2300      	movs	r3, #0
 8011db8:	617b      	str	r3, [r7, #20]
 8011dba:	2300      	movs	r3, #0
 8011dbc:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d008      	beq.n	8011dd6 <pbuf_copy+0x2a>
 8011dc4:	683b      	ldr	r3, [r7, #0]
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d005      	beq.n	8011dd6 <pbuf_copy+0x2a>
 8011dca:	687b      	ldr	r3, [r7, #4]
 8011dcc:	891a      	ldrh	r2, [r3, #8]
 8011dce:	683b      	ldr	r3, [r7, #0]
 8011dd0:	891b      	ldrh	r3, [r3, #8]
 8011dd2:	429a      	cmp	r2, r3
 8011dd4:	d209      	bcs.n	8011dea <pbuf_copy+0x3e>
 8011dd6:	4b57      	ldr	r3, [pc, #348]	; (8011f34 <pbuf_copy+0x188>)
 8011dd8:	f240 32c9 	movw	r2, #969	; 0x3c9
 8011ddc:	4956      	ldr	r1, [pc, #344]	; (8011f38 <pbuf_copy+0x18c>)
 8011dde:	4857      	ldr	r0, [pc, #348]	; (8011f3c <pbuf_copy+0x190>)
 8011de0:	f009 fe22 	bl	801ba28 <iprintf>
 8011de4:	f06f 030f 	mvn.w	r3, #15
 8011de8:	e09f      	b.n	8011f2a <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	895b      	ldrh	r3, [r3, #10]
 8011dee:	461a      	mov	r2, r3
 8011df0:	697b      	ldr	r3, [r7, #20]
 8011df2:	1ad2      	subs	r2, r2, r3
 8011df4:	683b      	ldr	r3, [r7, #0]
 8011df6:	895b      	ldrh	r3, [r3, #10]
 8011df8:	4619      	mov	r1, r3
 8011dfa:	693b      	ldr	r3, [r7, #16]
 8011dfc:	1acb      	subs	r3, r1, r3
 8011dfe:	429a      	cmp	r2, r3
 8011e00:	d306      	bcc.n	8011e10 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8011e02:	683b      	ldr	r3, [r7, #0]
 8011e04:	895b      	ldrh	r3, [r3, #10]
 8011e06:	461a      	mov	r2, r3
 8011e08:	693b      	ldr	r3, [r7, #16]
 8011e0a:	1ad3      	subs	r3, r2, r3
 8011e0c:	60fb      	str	r3, [r7, #12]
 8011e0e:	e005      	b.n	8011e1c <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	895b      	ldrh	r3, [r3, #10]
 8011e14:	461a      	mov	r2, r3
 8011e16:	697b      	ldr	r3, [r7, #20]
 8011e18:	1ad3      	subs	r3, r2, r3
 8011e1a:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8011e1c:	687b      	ldr	r3, [r7, #4]
 8011e1e:	685a      	ldr	r2, [r3, #4]
 8011e20:	697b      	ldr	r3, [r7, #20]
 8011e22:	18d0      	adds	r0, r2, r3
 8011e24:	683b      	ldr	r3, [r7, #0]
 8011e26:	685a      	ldr	r2, [r3, #4]
 8011e28:	693b      	ldr	r3, [r7, #16]
 8011e2a:	4413      	add	r3, r2
 8011e2c:	68fa      	ldr	r2, [r7, #12]
 8011e2e:	4619      	mov	r1, r3
 8011e30:	f009 fd20 	bl	801b874 <memcpy>
    offset_to += len;
 8011e34:	697a      	ldr	r2, [r7, #20]
 8011e36:	68fb      	ldr	r3, [r7, #12]
 8011e38:	4413      	add	r3, r2
 8011e3a:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8011e3c:	693a      	ldr	r2, [r7, #16]
 8011e3e:	68fb      	ldr	r3, [r7, #12]
 8011e40:	4413      	add	r3, r2
 8011e42:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	895b      	ldrh	r3, [r3, #10]
 8011e48:	461a      	mov	r2, r3
 8011e4a:	697b      	ldr	r3, [r7, #20]
 8011e4c:	4293      	cmp	r3, r2
 8011e4e:	d906      	bls.n	8011e5e <pbuf_copy+0xb2>
 8011e50:	4b38      	ldr	r3, [pc, #224]	; (8011f34 <pbuf_copy+0x188>)
 8011e52:	f240 32d9 	movw	r2, #985	; 0x3d9
 8011e56:	493a      	ldr	r1, [pc, #232]	; (8011f40 <pbuf_copy+0x194>)
 8011e58:	4838      	ldr	r0, [pc, #224]	; (8011f3c <pbuf_copy+0x190>)
 8011e5a:	f009 fde5 	bl	801ba28 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8011e5e:	683b      	ldr	r3, [r7, #0]
 8011e60:	895b      	ldrh	r3, [r3, #10]
 8011e62:	461a      	mov	r2, r3
 8011e64:	693b      	ldr	r3, [r7, #16]
 8011e66:	4293      	cmp	r3, r2
 8011e68:	d906      	bls.n	8011e78 <pbuf_copy+0xcc>
 8011e6a:	4b32      	ldr	r3, [pc, #200]	; (8011f34 <pbuf_copy+0x188>)
 8011e6c:	f240 32da 	movw	r2, #986	; 0x3da
 8011e70:	4934      	ldr	r1, [pc, #208]	; (8011f44 <pbuf_copy+0x198>)
 8011e72:	4832      	ldr	r0, [pc, #200]	; (8011f3c <pbuf_copy+0x190>)
 8011e74:	f009 fdd8 	bl	801ba28 <iprintf>
    if (offset_from >= p_from->len) {
 8011e78:	683b      	ldr	r3, [r7, #0]
 8011e7a:	895b      	ldrh	r3, [r3, #10]
 8011e7c:	461a      	mov	r2, r3
 8011e7e:	693b      	ldr	r3, [r7, #16]
 8011e80:	4293      	cmp	r3, r2
 8011e82:	d304      	bcc.n	8011e8e <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8011e84:	2300      	movs	r3, #0
 8011e86:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8011e88:	683b      	ldr	r3, [r7, #0]
 8011e8a:	681b      	ldr	r3, [r3, #0]
 8011e8c:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	895b      	ldrh	r3, [r3, #10]
 8011e92:	461a      	mov	r2, r3
 8011e94:	697b      	ldr	r3, [r7, #20]
 8011e96:	4293      	cmp	r3, r2
 8011e98:	d114      	bne.n	8011ec4 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8011e9a:	2300      	movs	r3, #0
 8011e9c:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8011e9e:	687b      	ldr	r3, [r7, #4]
 8011ea0:	681b      	ldr	r3, [r3, #0]
 8011ea2:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d10c      	bne.n	8011ec4 <pbuf_copy+0x118>
 8011eaa:	683b      	ldr	r3, [r7, #0]
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d009      	beq.n	8011ec4 <pbuf_copy+0x118>
 8011eb0:	4b20      	ldr	r3, [pc, #128]	; (8011f34 <pbuf_copy+0x188>)
 8011eb2:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8011eb6:	4924      	ldr	r1, [pc, #144]	; (8011f48 <pbuf_copy+0x19c>)
 8011eb8:	4820      	ldr	r0, [pc, #128]	; (8011f3c <pbuf_copy+0x190>)
 8011eba:	f009 fdb5 	bl	801ba28 <iprintf>
 8011ebe:	f06f 030f 	mvn.w	r3, #15
 8011ec2:	e032      	b.n	8011f2a <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8011ec4:	683b      	ldr	r3, [r7, #0]
 8011ec6:	2b00      	cmp	r3, #0
 8011ec8:	d013      	beq.n	8011ef2 <pbuf_copy+0x146>
 8011eca:	683b      	ldr	r3, [r7, #0]
 8011ecc:	895a      	ldrh	r2, [r3, #10]
 8011ece:	683b      	ldr	r3, [r7, #0]
 8011ed0:	891b      	ldrh	r3, [r3, #8]
 8011ed2:	429a      	cmp	r2, r3
 8011ed4:	d10d      	bne.n	8011ef2 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011ed6:	683b      	ldr	r3, [r7, #0]
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d009      	beq.n	8011ef2 <pbuf_copy+0x146>
 8011ede:	4b15      	ldr	r3, [pc, #84]	; (8011f34 <pbuf_copy+0x188>)
 8011ee0:	f240 32e9 	movw	r2, #1001	; 0x3e9
 8011ee4:	4919      	ldr	r1, [pc, #100]	; (8011f4c <pbuf_copy+0x1a0>)
 8011ee6:	4815      	ldr	r0, [pc, #84]	; (8011f3c <pbuf_copy+0x190>)
 8011ee8:	f009 fd9e 	bl	801ba28 <iprintf>
 8011eec:	f06f 0305 	mvn.w	r3, #5
 8011ef0:	e01b      	b.n	8011f2a <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8011ef2:	687b      	ldr	r3, [r7, #4]
 8011ef4:	2b00      	cmp	r3, #0
 8011ef6:	d013      	beq.n	8011f20 <pbuf_copy+0x174>
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	895a      	ldrh	r2, [r3, #10]
 8011efc:	687b      	ldr	r3, [r7, #4]
 8011efe:	891b      	ldrh	r3, [r3, #8]
 8011f00:	429a      	cmp	r2, r3
 8011f02:	d10d      	bne.n	8011f20 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d009      	beq.n	8011f20 <pbuf_copy+0x174>
 8011f0c:	4b09      	ldr	r3, [pc, #36]	; (8011f34 <pbuf_copy+0x188>)
 8011f0e:	f240 32ee 	movw	r2, #1006	; 0x3ee
 8011f12:	490e      	ldr	r1, [pc, #56]	; (8011f4c <pbuf_copy+0x1a0>)
 8011f14:	4809      	ldr	r0, [pc, #36]	; (8011f3c <pbuf_copy+0x190>)
 8011f16:	f009 fd87 	bl	801ba28 <iprintf>
 8011f1a:	f06f 0305 	mvn.w	r3, #5
 8011f1e:	e004      	b.n	8011f2a <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8011f20:	683b      	ldr	r3, [r7, #0]
 8011f22:	2b00      	cmp	r3, #0
 8011f24:	f47f af61 	bne.w	8011dea <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8011f28:	2300      	movs	r3, #0
}
 8011f2a:	4618      	mov	r0, r3
 8011f2c:	3718      	adds	r7, #24
 8011f2e:	46bd      	mov	sp, r7
 8011f30:	bd80      	pop	{r7, pc}
 8011f32:	bf00      	nop
 8011f34:	0801dd50 	.word	0x0801dd50
 8011f38:	0801dff8 	.word	0x0801dff8
 8011f3c:	0801ddb0 	.word	0x0801ddb0
 8011f40:	0801e028 	.word	0x0801e028
 8011f44:	0801e040 	.word	0x0801e040
 8011f48:	0801e05c 	.word	0x0801e05c
 8011f4c:	0801e06c 	.word	0x0801e06c

08011f50 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8011f50:	b580      	push	{r7, lr}
 8011f52:	b088      	sub	sp, #32
 8011f54:	af00      	add	r7, sp, #0
 8011f56:	60f8      	str	r0, [r7, #12]
 8011f58:	60b9      	str	r1, [r7, #8]
 8011f5a:	4611      	mov	r1, r2
 8011f5c:	461a      	mov	r2, r3
 8011f5e:	460b      	mov	r3, r1
 8011f60:	80fb      	strh	r3, [r7, #6]
 8011f62:	4613      	mov	r3, r2
 8011f64:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8011f66:	2300      	movs	r3, #0
 8011f68:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8011f6a:	2300      	movs	r3, #0
 8011f6c:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8011f6e:	68fb      	ldr	r3, [r7, #12]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d108      	bne.n	8011f86 <pbuf_copy_partial+0x36>
 8011f74:	4b2b      	ldr	r3, [pc, #172]	; (8012024 <pbuf_copy_partial+0xd4>)
 8011f76:	f240 420a 	movw	r2, #1034	; 0x40a
 8011f7a:	492b      	ldr	r1, [pc, #172]	; (8012028 <pbuf_copy_partial+0xd8>)
 8011f7c:	482b      	ldr	r0, [pc, #172]	; (801202c <pbuf_copy_partial+0xdc>)
 8011f7e:	f009 fd53 	bl	801ba28 <iprintf>
 8011f82:	2300      	movs	r3, #0
 8011f84:	e04a      	b.n	801201c <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8011f86:	68bb      	ldr	r3, [r7, #8]
 8011f88:	2b00      	cmp	r3, #0
 8011f8a:	d108      	bne.n	8011f9e <pbuf_copy_partial+0x4e>
 8011f8c:	4b25      	ldr	r3, [pc, #148]	; (8012024 <pbuf_copy_partial+0xd4>)
 8011f8e:	f240 420b 	movw	r2, #1035	; 0x40b
 8011f92:	4927      	ldr	r1, [pc, #156]	; (8012030 <pbuf_copy_partial+0xe0>)
 8011f94:	4825      	ldr	r0, [pc, #148]	; (801202c <pbuf_copy_partial+0xdc>)
 8011f96:	f009 fd47 	bl	801ba28 <iprintf>
 8011f9a:	2300      	movs	r3, #0
 8011f9c:	e03e      	b.n	801201c <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8011f9e:	68fb      	ldr	r3, [r7, #12]
 8011fa0:	61fb      	str	r3, [r7, #28]
 8011fa2:	e034      	b.n	801200e <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8011fa4:	88bb      	ldrh	r3, [r7, #4]
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d00a      	beq.n	8011fc0 <pbuf_copy_partial+0x70>
 8011faa:	69fb      	ldr	r3, [r7, #28]
 8011fac:	895b      	ldrh	r3, [r3, #10]
 8011fae:	88ba      	ldrh	r2, [r7, #4]
 8011fb0:	429a      	cmp	r2, r3
 8011fb2:	d305      	bcc.n	8011fc0 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8011fb4:	69fb      	ldr	r3, [r7, #28]
 8011fb6:	895b      	ldrh	r3, [r3, #10]
 8011fb8:	88ba      	ldrh	r2, [r7, #4]
 8011fba:	1ad3      	subs	r3, r2, r3
 8011fbc:	80bb      	strh	r3, [r7, #4]
 8011fbe:	e023      	b.n	8012008 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8011fc0:	69fb      	ldr	r3, [r7, #28]
 8011fc2:	895a      	ldrh	r2, [r3, #10]
 8011fc4:	88bb      	ldrh	r3, [r7, #4]
 8011fc6:	1ad3      	subs	r3, r2, r3
 8011fc8:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8011fca:	8b3a      	ldrh	r2, [r7, #24]
 8011fcc:	88fb      	ldrh	r3, [r7, #6]
 8011fce:	429a      	cmp	r2, r3
 8011fd0:	d901      	bls.n	8011fd6 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8011fd2:	88fb      	ldrh	r3, [r7, #6]
 8011fd4:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8011fd6:	8b7b      	ldrh	r3, [r7, #26]
 8011fd8:	68ba      	ldr	r2, [r7, #8]
 8011fda:	18d0      	adds	r0, r2, r3
 8011fdc:	69fb      	ldr	r3, [r7, #28]
 8011fde:	685a      	ldr	r2, [r3, #4]
 8011fe0:	88bb      	ldrh	r3, [r7, #4]
 8011fe2:	4413      	add	r3, r2
 8011fe4:	8b3a      	ldrh	r2, [r7, #24]
 8011fe6:	4619      	mov	r1, r3
 8011fe8:	f009 fc44 	bl	801b874 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8011fec:	8afa      	ldrh	r2, [r7, #22]
 8011fee:	8b3b      	ldrh	r3, [r7, #24]
 8011ff0:	4413      	add	r3, r2
 8011ff2:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8011ff4:	8b7a      	ldrh	r2, [r7, #26]
 8011ff6:	8b3b      	ldrh	r3, [r7, #24]
 8011ff8:	4413      	add	r3, r2
 8011ffa:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8011ffc:	88fa      	ldrh	r2, [r7, #6]
 8011ffe:	8b3b      	ldrh	r3, [r7, #24]
 8012000:	1ad3      	subs	r3, r2, r3
 8012002:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8012004:	2300      	movs	r3, #0
 8012006:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8012008:	69fb      	ldr	r3, [r7, #28]
 801200a:	681b      	ldr	r3, [r3, #0]
 801200c:	61fb      	str	r3, [r7, #28]
 801200e:	88fb      	ldrh	r3, [r7, #6]
 8012010:	2b00      	cmp	r3, #0
 8012012:	d002      	beq.n	801201a <pbuf_copy_partial+0xca>
 8012014:	69fb      	ldr	r3, [r7, #28]
 8012016:	2b00      	cmp	r3, #0
 8012018:	d1c4      	bne.n	8011fa4 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801201a:	8afb      	ldrh	r3, [r7, #22]
}
 801201c:	4618      	mov	r0, r3
 801201e:	3720      	adds	r7, #32
 8012020:	46bd      	mov	sp, r7
 8012022:	bd80      	pop	{r7, pc}
 8012024:	0801dd50 	.word	0x0801dd50
 8012028:	0801e098 	.word	0x0801e098
 801202c:	0801ddb0 	.word	0x0801ddb0
 8012030:	0801e0b8 	.word	0x0801e0b8

08012034 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8012034:	b580      	push	{r7, lr}
 8012036:	b084      	sub	sp, #16
 8012038:	af00      	add	r7, sp, #0
 801203a:	4603      	mov	r3, r0
 801203c:	603a      	str	r2, [r7, #0]
 801203e:	71fb      	strb	r3, [r7, #7]
 8012040:	460b      	mov	r3, r1
 8012042:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8012044:	683b      	ldr	r3, [r7, #0]
 8012046:	8919      	ldrh	r1, [r3, #8]
 8012048:	88ba      	ldrh	r2, [r7, #4]
 801204a:	79fb      	ldrb	r3, [r7, #7]
 801204c:	4618      	mov	r0, r3
 801204e:	f7ff fa95 	bl	801157c <pbuf_alloc>
 8012052:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8012054:	68fb      	ldr	r3, [r7, #12]
 8012056:	2b00      	cmp	r3, #0
 8012058:	d101      	bne.n	801205e <pbuf_clone+0x2a>
    return NULL;
 801205a:	2300      	movs	r3, #0
 801205c:	e011      	b.n	8012082 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 801205e:	6839      	ldr	r1, [r7, #0]
 8012060:	68f8      	ldr	r0, [r7, #12]
 8012062:	f7ff fea3 	bl	8011dac <pbuf_copy>
 8012066:	4603      	mov	r3, r0
 8012068:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801206a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801206e:	2b00      	cmp	r3, #0
 8012070:	d006      	beq.n	8012080 <pbuf_clone+0x4c>
 8012072:	4b06      	ldr	r3, [pc, #24]	; (801208c <pbuf_clone+0x58>)
 8012074:	f240 5224 	movw	r2, #1316	; 0x524
 8012078:	4905      	ldr	r1, [pc, #20]	; (8012090 <pbuf_clone+0x5c>)
 801207a:	4806      	ldr	r0, [pc, #24]	; (8012094 <pbuf_clone+0x60>)
 801207c:	f009 fcd4 	bl	801ba28 <iprintf>
  return q;
 8012080:	68fb      	ldr	r3, [r7, #12]
}
 8012082:	4618      	mov	r0, r3
 8012084:	3710      	adds	r7, #16
 8012086:	46bd      	mov	sp, r7
 8012088:	bd80      	pop	{r7, pc}
 801208a:	bf00      	nop
 801208c:	0801dd50 	.word	0x0801dd50
 8012090:	0801e1c4 	.word	0x0801e1c4
 8012094:	0801ddb0 	.word	0x0801ddb0

08012098 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 8012098:	b580      	push	{r7, lr}
 801209a:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801209c:	f009 fcdc 	bl	801ba58 <rand>
 80120a0:	4603      	mov	r3, r0
 80120a2:	b29b      	uxth	r3, r3
 80120a4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80120a8:	b29b      	uxth	r3, r3
 80120aa:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80120ae:	b29a      	uxth	r2, r3
 80120b0:	4b01      	ldr	r3, [pc, #4]	; (80120b8 <tcp_init+0x20>)
 80120b2:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80120b4:	bf00      	nop
 80120b6:	bd80      	pop	{r7, pc}
 80120b8:	200000a4 	.word	0x200000a4

080120bc <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80120bc:	b580      	push	{r7, lr}
 80120be:	b082      	sub	sp, #8
 80120c0:	af00      	add	r7, sp, #0
 80120c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80120c4:	687b      	ldr	r3, [r7, #4]
 80120c6:	7d1b      	ldrb	r3, [r3, #20]
 80120c8:	2b01      	cmp	r3, #1
 80120ca:	d105      	bne.n	80120d8 <tcp_free+0x1c>
 80120cc:	4b06      	ldr	r3, [pc, #24]	; (80120e8 <tcp_free+0x2c>)
 80120ce:	22d4      	movs	r2, #212	; 0xd4
 80120d0:	4906      	ldr	r1, [pc, #24]	; (80120ec <tcp_free+0x30>)
 80120d2:	4807      	ldr	r0, [pc, #28]	; (80120f0 <tcp_free+0x34>)
 80120d4:	f009 fca8 	bl	801ba28 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 80120d8:	6879      	ldr	r1, [r7, #4]
 80120da:	2001      	movs	r0, #1
 80120dc:	f7fe fef2 	bl	8010ec4 <memp_free>
}
 80120e0:	bf00      	nop
 80120e2:	3708      	adds	r7, #8
 80120e4:	46bd      	mov	sp, r7
 80120e6:	bd80      	pop	{r7, pc}
 80120e8:	0801e250 	.word	0x0801e250
 80120ec:	0801e280 	.word	0x0801e280
 80120f0:	0801e294 	.word	0x0801e294

080120f4 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80120f4:	b580      	push	{r7, lr}
 80120f6:	b082      	sub	sp, #8
 80120f8:	af00      	add	r7, sp, #0
 80120fa:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 80120fc:	687b      	ldr	r3, [r7, #4]
 80120fe:	7d1b      	ldrb	r3, [r3, #20]
 8012100:	2b01      	cmp	r3, #1
 8012102:	d105      	bne.n	8012110 <tcp_free_listen+0x1c>
 8012104:	4b06      	ldr	r3, [pc, #24]	; (8012120 <tcp_free_listen+0x2c>)
 8012106:	22df      	movs	r2, #223	; 0xdf
 8012108:	4906      	ldr	r1, [pc, #24]	; (8012124 <tcp_free_listen+0x30>)
 801210a:	4807      	ldr	r0, [pc, #28]	; (8012128 <tcp_free_listen+0x34>)
 801210c:	f009 fc8c 	bl	801ba28 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8012110:	6879      	ldr	r1, [r7, #4]
 8012112:	2002      	movs	r0, #2
 8012114:	f7fe fed6 	bl	8010ec4 <memp_free>
}
 8012118:	bf00      	nop
 801211a:	3708      	adds	r7, #8
 801211c:	46bd      	mov	sp, r7
 801211e:	bd80      	pop	{r7, pc}
 8012120:	0801e250 	.word	0x0801e250
 8012124:	0801e2bc 	.word	0x0801e2bc
 8012128:	0801e294 	.word	0x0801e294

0801212c <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 801212c:	b580      	push	{r7, lr}
 801212e:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8012130:	f000 ffdc 	bl	80130ec <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8012134:	4b07      	ldr	r3, [pc, #28]	; (8012154 <tcp_tmr+0x28>)
 8012136:	781b      	ldrb	r3, [r3, #0]
 8012138:	3301      	adds	r3, #1
 801213a:	b2da      	uxtb	r2, r3
 801213c:	4b05      	ldr	r3, [pc, #20]	; (8012154 <tcp_tmr+0x28>)
 801213e:	701a      	strb	r2, [r3, #0]
 8012140:	4b04      	ldr	r3, [pc, #16]	; (8012154 <tcp_tmr+0x28>)
 8012142:	781b      	ldrb	r3, [r3, #0]
 8012144:	f003 0301 	and.w	r3, r3, #1
 8012148:	2b00      	cmp	r3, #0
 801214a:	d001      	beq.n	8012150 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 801214c:	f000 fc8e 	bl	8012a6c <tcp_slowtmr>
  }
}
 8012150:	bf00      	nop
 8012152:	bd80      	pop	{r7, pc}
 8012154:	20006995 	.word	0x20006995

08012158 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 8012158:	b580      	push	{r7, lr}
 801215a:	b084      	sub	sp, #16
 801215c:	af00      	add	r7, sp, #0
 801215e:	6078      	str	r0, [r7, #4]
 8012160:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8012162:	683b      	ldr	r3, [r7, #0]
 8012164:	2b00      	cmp	r3, #0
 8012166:	d105      	bne.n	8012174 <tcp_remove_listener+0x1c>
 8012168:	4b0d      	ldr	r3, [pc, #52]	; (80121a0 <tcp_remove_listener+0x48>)
 801216a:	22ff      	movs	r2, #255	; 0xff
 801216c:	490d      	ldr	r1, [pc, #52]	; (80121a4 <tcp_remove_listener+0x4c>)
 801216e:	480e      	ldr	r0, [pc, #56]	; (80121a8 <tcp_remove_listener+0x50>)
 8012170:	f009 fc5a 	bl	801ba28 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	60fb      	str	r3, [r7, #12]
 8012178:	e00a      	b.n	8012190 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801217e:	683a      	ldr	r2, [r7, #0]
 8012180:	429a      	cmp	r2, r3
 8012182:	d102      	bne.n	801218a <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8012184:	68fb      	ldr	r3, [r7, #12]
 8012186:	2200      	movs	r2, #0
 8012188:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	68db      	ldr	r3, [r3, #12]
 801218e:	60fb      	str	r3, [r7, #12]
 8012190:	68fb      	ldr	r3, [r7, #12]
 8012192:	2b00      	cmp	r3, #0
 8012194:	d1f1      	bne.n	801217a <tcp_remove_listener+0x22>
    }
  }
}
 8012196:	bf00      	nop
 8012198:	bf00      	nop
 801219a:	3710      	adds	r7, #16
 801219c:	46bd      	mov	sp, r7
 801219e:	bd80      	pop	{r7, pc}
 80121a0:	0801e250 	.word	0x0801e250
 80121a4:	0801e2d8 	.word	0x0801e2d8
 80121a8:	0801e294 	.word	0x0801e294

080121ac <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80121ac:	b580      	push	{r7, lr}
 80121ae:	b084      	sub	sp, #16
 80121b0:	af00      	add	r7, sp, #0
 80121b2:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	2b00      	cmp	r3, #0
 80121b8:	d106      	bne.n	80121c8 <tcp_listen_closed+0x1c>
 80121ba:	4b14      	ldr	r3, [pc, #80]	; (801220c <tcp_listen_closed+0x60>)
 80121bc:	f240 1211 	movw	r2, #273	; 0x111
 80121c0:	4913      	ldr	r1, [pc, #76]	; (8012210 <tcp_listen_closed+0x64>)
 80121c2:	4814      	ldr	r0, [pc, #80]	; (8012214 <tcp_listen_closed+0x68>)
 80121c4:	f009 fc30 	bl	801ba28 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	7d1b      	ldrb	r3, [r3, #20]
 80121cc:	2b01      	cmp	r3, #1
 80121ce:	d006      	beq.n	80121de <tcp_listen_closed+0x32>
 80121d0:	4b0e      	ldr	r3, [pc, #56]	; (801220c <tcp_listen_closed+0x60>)
 80121d2:	f44f 7289 	mov.w	r2, #274	; 0x112
 80121d6:	4910      	ldr	r1, [pc, #64]	; (8012218 <tcp_listen_closed+0x6c>)
 80121d8:	480e      	ldr	r0, [pc, #56]	; (8012214 <tcp_listen_closed+0x68>)
 80121da:	f009 fc25 	bl	801ba28 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80121de:	2301      	movs	r3, #1
 80121e0:	60fb      	str	r3, [r7, #12]
 80121e2:	e00b      	b.n	80121fc <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80121e4:	4a0d      	ldr	r2, [pc, #52]	; (801221c <tcp_listen_closed+0x70>)
 80121e6:	68fb      	ldr	r3, [r7, #12]
 80121e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80121ec:	681b      	ldr	r3, [r3, #0]
 80121ee:	6879      	ldr	r1, [r7, #4]
 80121f0:	4618      	mov	r0, r3
 80121f2:	f7ff ffb1 	bl	8012158 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80121f6:	68fb      	ldr	r3, [r7, #12]
 80121f8:	3301      	adds	r3, #1
 80121fa:	60fb      	str	r3, [r7, #12]
 80121fc:	68fb      	ldr	r3, [r7, #12]
 80121fe:	2b03      	cmp	r3, #3
 8012200:	d9f0      	bls.n	80121e4 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8012202:	bf00      	nop
 8012204:	bf00      	nop
 8012206:	3710      	adds	r7, #16
 8012208:	46bd      	mov	sp, r7
 801220a:	bd80      	pop	{r7, pc}
 801220c:	0801e250 	.word	0x0801e250
 8012210:	0801e300 	.word	0x0801e300
 8012214:	0801e294 	.word	0x0801e294
 8012218:	0801e30c 	.word	0x0801e30c
 801221c:	08020270 	.word	0x08020270

08012220 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8012220:	b5b0      	push	{r4, r5, r7, lr}
 8012222:	b088      	sub	sp, #32
 8012224:	af04      	add	r7, sp, #16
 8012226:	6078      	str	r0, [r7, #4]
 8012228:	460b      	mov	r3, r1
 801222a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d106      	bne.n	8012240 <tcp_close_shutdown+0x20>
 8012232:	4b63      	ldr	r3, [pc, #396]	; (80123c0 <tcp_close_shutdown+0x1a0>)
 8012234:	f44f 72af 	mov.w	r2, #350	; 0x15e
 8012238:	4962      	ldr	r1, [pc, #392]	; (80123c4 <tcp_close_shutdown+0x1a4>)
 801223a:	4863      	ldr	r0, [pc, #396]	; (80123c8 <tcp_close_shutdown+0x1a8>)
 801223c:	f009 fbf4 	bl	801ba28 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8012240:	78fb      	ldrb	r3, [r7, #3]
 8012242:	2b00      	cmp	r3, #0
 8012244:	d066      	beq.n	8012314 <tcp_close_shutdown+0xf4>
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	7d1b      	ldrb	r3, [r3, #20]
 801224a:	2b04      	cmp	r3, #4
 801224c:	d003      	beq.n	8012256 <tcp_close_shutdown+0x36>
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	7d1b      	ldrb	r3, [r3, #20]
 8012252:	2b07      	cmp	r3, #7
 8012254:	d15e      	bne.n	8012314 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 8012256:	687b      	ldr	r3, [r7, #4]
 8012258:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801225a:	2b00      	cmp	r3, #0
 801225c:	d104      	bne.n	8012268 <tcp_close_shutdown+0x48>
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8012262:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012266:	d055      	beq.n	8012314 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	8b5b      	ldrh	r3, [r3, #26]
 801226c:	f003 0310 	and.w	r3, r3, #16
 8012270:	2b00      	cmp	r3, #0
 8012272:	d106      	bne.n	8012282 <tcp_close_shutdown+0x62>
 8012274:	4b52      	ldr	r3, [pc, #328]	; (80123c0 <tcp_close_shutdown+0x1a0>)
 8012276:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801227a:	4954      	ldr	r1, [pc, #336]	; (80123cc <tcp_close_shutdown+0x1ac>)
 801227c:	4852      	ldr	r0, [pc, #328]	; (80123c8 <tcp_close_shutdown+0x1a8>)
 801227e:	f009 fbd3 	bl	801ba28 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801228a:	687d      	ldr	r5, [r7, #4]
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	3304      	adds	r3, #4
 8012290:	687a      	ldr	r2, [r7, #4]
 8012292:	8ad2      	ldrh	r2, [r2, #22]
 8012294:	6879      	ldr	r1, [r7, #4]
 8012296:	8b09      	ldrh	r1, [r1, #24]
 8012298:	9102      	str	r1, [sp, #8]
 801229a:	9201      	str	r2, [sp, #4]
 801229c:	9300      	str	r3, [sp, #0]
 801229e:	462b      	mov	r3, r5
 80122a0:	4622      	mov	r2, r4
 80122a2:	4601      	mov	r1, r0
 80122a4:	6878      	ldr	r0, [r7, #4]
 80122a6:	f005 fced 	bl	8017c84 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80122aa:	6878      	ldr	r0, [r7, #4]
 80122ac:	f001 face 	bl	801384c <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80122b0:	4b47      	ldr	r3, [pc, #284]	; (80123d0 <tcp_close_shutdown+0x1b0>)
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	687a      	ldr	r2, [r7, #4]
 80122b6:	429a      	cmp	r2, r3
 80122b8:	d105      	bne.n	80122c6 <tcp_close_shutdown+0xa6>
 80122ba:	4b45      	ldr	r3, [pc, #276]	; (80123d0 <tcp_close_shutdown+0x1b0>)
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	68db      	ldr	r3, [r3, #12]
 80122c0:	4a43      	ldr	r2, [pc, #268]	; (80123d0 <tcp_close_shutdown+0x1b0>)
 80122c2:	6013      	str	r3, [r2, #0]
 80122c4:	e013      	b.n	80122ee <tcp_close_shutdown+0xce>
 80122c6:	4b42      	ldr	r3, [pc, #264]	; (80123d0 <tcp_close_shutdown+0x1b0>)
 80122c8:	681b      	ldr	r3, [r3, #0]
 80122ca:	60fb      	str	r3, [r7, #12]
 80122cc:	e00c      	b.n	80122e8 <tcp_close_shutdown+0xc8>
 80122ce:	68fb      	ldr	r3, [r7, #12]
 80122d0:	68db      	ldr	r3, [r3, #12]
 80122d2:	687a      	ldr	r2, [r7, #4]
 80122d4:	429a      	cmp	r2, r3
 80122d6:	d104      	bne.n	80122e2 <tcp_close_shutdown+0xc2>
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	68da      	ldr	r2, [r3, #12]
 80122dc:	68fb      	ldr	r3, [r7, #12]
 80122de:	60da      	str	r2, [r3, #12]
 80122e0:	e005      	b.n	80122ee <tcp_close_shutdown+0xce>
 80122e2:	68fb      	ldr	r3, [r7, #12]
 80122e4:	68db      	ldr	r3, [r3, #12]
 80122e6:	60fb      	str	r3, [r7, #12]
 80122e8:	68fb      	ldr	r3, [r7, #12]
 80122ea:	2b00      	cmp	r3, #0
 80122ec:	d1ef      	bne.n	80122ce <tcp_close_shutdown+0xae>
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	2200      	movs	r2, #0
 80122f2:	60da      	str	r2, [r3, #12]
 80122f4:	4b37      	ldr	r3, [pc, #220]	; (80123d4 <tcp_close_shutdown+0x1b4>)
 80122f6:	2201      	movs	r2, #1
 80122f8:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80122fa:	4b37      	ldr	r3, [pc, #220]	; (80123d8 <tcp_close_shutdown+0x1b8>)
 80122fc:	681b      	ldr	r3, [r3, #0]
 80122fe:	687a      	ldr	r2, [r7, #4]
 8012300:	429a      	cmp	r2, r3
 8012302:	d102      	bne.n	801230a <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8012304:	f003 ff62 	bl	80161cc <tcp_trigger_input_pcb_close>
 8012308:	e002      	b.n	8012310 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801230a:	6878      	ldr	r0, [r7, #4]
 801230c:	f7ff fed6 	bl	80120bc <tcp_free>
      }
      return ERR_OK;
 8012310:	2300      	movs	r3, #0
 8012312:	e050      	b.n	80123b6 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	7d1b      	ldrb	r3, [r3, #20]
 8012318:	2b02      	cmp	r3, #2
 801231a:	d03b      	beq.n	8012394 <tcp_close_shutdown+0x174>
 801231c:	2b02      	cmp	r3, #2
 801231e:	dc44      	bgt.n	80123aa <tcp_close_shutdown+0x18a>
 8012320:	2b00      	cmp	r3, #0
 8012322:	d002      	beq.n	801232a <tcp_close_shutdown+0x10a>
 8012324:	2b01      	cmp	r3, #1
 8012326:	d02a      	beq.n	801237e <tcp_close_shutdown+0x15e>
 8012328:	e03f      	b.n	80123aa <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	8adb      	ldrh	r3, [r3, #22]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d021      	beq.n	8012376 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8012332:	4b2a      	ldr	r3, [pc, #168]	; (80123dc <tcp_close_shutdown+0x1bc>)
 8012334:	681b      	ldr	r3, [r3, #0]
 8012336:	687a      	ldr	r2, [r7, #4]
 8012338:	429a      	cmp	r2, r3
 801233a:	d105      	bne.n	8012348 <tcp_close_shutdown+0x128>
 801233c:	4b27      	ldr	r3, [pc, #156]	; (80123dc <tcp_close_shutdown+0x1bc>)
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	68db      	ldr	r3, [r3, #12]
 8012342:	4a26      	ldr	r2, [pc, #152]	; (80123dc <tcp_close_shutdown+0x1bc>)
 8012344:	6013      	str	r3, [r2, #0]
 8012346:	e013      	b.n	8012370 <tcp_close_shutdown+0x150>
 8012348:	4b24      	ldr	r3, [pc, #144]	; (80123dc <tcp_close_shutdown+0x1bc>)
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	60bb      	str	r3, [r7, #8]
 801234e:	e00c      	b.n	801236a <tcp_close_shutdown+0x14a>
 8012350:	68bb      	ldr	r3, [r7, #8]
 8012352:	68db      	ldr	r3, [r3, #12]
 8012354:	687a      	ldr	r2, [r7, #4]
 8012356:	429a      	cmp	r2, r3
 8012358:	d104      	bne.n	8012364 <tcp_close_shutdown+0x144>
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	68da      	ldr	r2, [r3, #12]
 801235e:	68bb      	ldr	r3, [r7, #8]
 8012360:	60da      	str	r2, [r3, #12]
 8012362:	e005      	b.n	8012370 <tcp_close_shutdown+0x150>
 8012364:	68bb      	ldr	r3, [r7, #8]
 8012366:	68db      	ldr	r3, [r3, #12]
 8012368:	60bb      	str	r3, [r7, #8]
 801236a:	68bb      	ldr	r3, [r7, #8]
 801236c:	2b00      	cmp	r3, #0
 801236e:	d1ef      	bne.n	8012350 <tcp_close_shutdown+0x130>
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	2200      	movs	r2, #0
 8012374:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8012376:	6878      	ldr	r0, [r7, #4]
 8012378:	f7ff fea0 	bl	80120bc <tcp_free>
      break;
 801237c:	e01a      	b.n	80123b4 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 801237e:	6878      	ldr	r0, [r7, #4]
 8012380:	f7ff ff14 	bl	80121ac <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8012384:	6879      	ldr	r1, [r7, #4]
 8012386:	4816      	ldr	r0, [pc, #88]	; (80123e0 <tcp_close_shutdown+0x1c0>)
 8012388:	f001 fab0 	bl	80138ec <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801238c:	6878      	ldr	r0, [r7, #4]
 801238e:	f7ff feb1 	bl	80120f4 <tcp_free_listen>
      break;
 8012392:	e00f      	b.n	80123b4 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8012394:	6879      	ldr	r1, [r7, #4]
 8012396:	480e      	ldr	r0, [pc, #56]	; (80123d0 <tcp_close_shutdown+0x1b0>)
 8012398:	f001 faa8 	bl	80138ec <tcp_pcb_remove>
 801239c:	4b0d      	ldr	r3, [pc, #52]	; (80123d4 <tcp_close_shutdown+0x1b4>)
 801239e:	2201      	movs	r2, #1
 80123a0:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80123a2:	6878      	ldr	r0, [r7, #4]
 80123a4:	f7ff fe8a 	bl	80120bc <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80123a8:	e004      	b.n	80123b4 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 80123aa:	6878      	ldr	r0, [r7, #4]
 80123ac:	f000 f81a 	bl	80123e4 <tcp_close_shutdown_fin>
 80123b0:	4603      	mov	r3, r0
 80123b2:	e000      	b.n	80123b6 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 80123b4:	2300      	movs	r3, #0
}
 80123b6:	4618      	mov	r0, r3
 80123b8:	3710      	adds	r7, #16
 80123ba:	46bd      	mov	sp, r7
 80123bc:	bdb0      	pop	{r4, r5, r7, pc}
 80123be:	bf00      	nop
 80123c0:	0801e250 	.word	0x0801e250
 80123c4:	0801e324 	.word	0x0801e324
 80123c8:	0801e294 	.word	0x0801e294
 80123cc:	0801e344 	.word	0x0801e344
 80123d0:	2000dd18 	.word	0x2000dd18
 80123d4:	2000dd14 	.word	0x2000dd14
 80123d8:	2000dd2c 	.word	0x2000dd2c
 80123dc:	2000dd24 	.word	0x2000dd24
 80123e0:	2000dd20 	.word	0x2000dd20

080123e4 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80123e4:	b580      	push	{r7, lr}
 80123e6:	b084      	sub	sp, #16
 80123e8:	af00      	add	r7, sp, #0
 80123ea:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	2b00      	cmp	r3, #0
 80123f0:	d106      	bne.n	8012400 <tcp_close_shutdown_fin+0x1c>
 80123f2:	4b2e      	ldr	r3, [pc, #184]	; (80124ac <tcp_close_shutdown_fin+0xc8>)
 80123f4:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80123f8:	492d      	ldr	r1, [pc, #180]	; (80124b0 <tcp_close_shutdown_fin+0xcc>)
 80123fa:	482e      	ldr	r0, [pc, #184]	; (80124b4 <tcp_close_shutdown_fin+0xd0>)
 80123fc:	f009 fb14 	bl	801ba28 <iprintf>

  switch (pcb->state) {
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	7d1b      	ldrb	r3, [r3, #20]
 8012404:	2b07      	cmp	r3, #7
 8012406:	d020      	beq.n	801244a <tcp_close_shutdown_fin+0x66>
 8012408:	2b07      	cmp	r3, #7
 801240a:	dc2b      	bgt.n	8012464 <tcp_close_shutdown_fin+0x80>
 801240c:	2b03      	cmp	r3, #3
 801240e:	d002      	beq.n	8012416 <tcp_close_shutdown_fin+0x32>
 8012410:	2b04      	cmp	r3, #4
 8012412:	d00d      	beq.n	8012430 <tcp_close_shutdown_fin+0x4c>
 8012414:	e026      	b.n	8012464 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8012416:	6878      	ldr	r0, [r7, #4]
 8012418:	f004 fd42 	bl	8016ea0 <tcp_send_fin>
 801241c:	4603      	mov	r3, r0
 801241e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8012420:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012424:	2b00      	cmp	r3, #0
 8012426:	d11f      	bne.n	8012468 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8012428:	687b      	ldr	r3, [r7, #4]
 801242a:	2205      	movs	r2, #5
 801242c:	751a      	strb	r2, [r3, #20]
      }
      break;
 801242e:	e01b      	b.n	8012468 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8012430:	6878      	ldr	r0, [r7, #4]
 8012432:	f004 fd35 	bl	8016ea0 <tcp_send_fin>
 8012436:	4603      	mov	r3, r0
 8012438:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801243a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801243e:	2b00      	cmp	r3, #0
 8012440:	d114      	bne.n	801246c <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	2205      	movs	r2, #5
 8012446:	751a      	strb	r2, [r3, #20]
      }
      break;
 8012448:	e010      	b.n	801246c <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 801244a:	6878      	ldr	r0, [r7, #4]
 801244c:	f004 fd28 	bl	8016ea0 <tcp_send_fin>
 8012450:	4603      	mov	r3, r0
 8012452:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8012454:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012458:	2b00      	cmp	r3, #0
 801245a:	d109      	bne.n	8012470 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	2209      	movs	r2, #9
 8012460:	751a      	strb	r2, [r3, #20]
      }
      break;
 8012462:	e005      	b.n	8012470 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 8012464:	2300      	movs	r3, #0
 8012466:	e01c      	b.n	80124a2 <tcp_close_shutdown_fin+0xbe>
      break;
 8012468:	bf00      	nop
 801246a:	e002      	b.n	8012472 <tcp_close_shutdown_fin+0x8e>
      break;
 801246c:	bf00      	nop
 801246e:	e000      	b.n	8012472 <tcp_close_shutdown_fin+0x8e>
      break;
 8012470:	bf00      	nop
  }

  if (err == ERR_OK) {
 8012472:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012476:	2b00      	cmp	r3, #0
 8012478:	d103      	bne.n	8012482 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 801247a:	6878      	ldr	r0, [r7, #4]
 801247c:	f004 fe4e 	bl	801711c <tcp_output>
 8012480:	e00d      	b.n	801249e <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 8012482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012486:	f1b3 3fff 	cmp.w	r3, #4294967295
 801248a:	d108      	bne.n	801249e <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	8b5b      	ldrh	r3, [r3, #26]
 8012490:	f043 0308 	orr.w	r3, r3, #8
 8012494:	b29a      	uxth	r2, r3
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 801249a:	2300      	movs	r3, #0
 801249c:	e001      	b.n	80124a2 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 801249e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80124a2:	4618      	mov	r0, r3
 80124a4:	3710      	adds	r7, #16
 80124a6:	46bd      	mov	sp, r7
 80124a8:	bd80      	pop	{r7, pc}
 80124aa:	bf00      	nop
 80124ac:	0801e250 	.word	0x0801e250
 80124b0:	0801e300 	.word	0x0801e300
 80124b4:	0801e294 	.word	0x0801e294

080124b8 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80124b8:	b580      	push	{r7, lr}
 80124ba:	b082      	sub	sp, #8
 80124bc:	af00      	add	r7, sp, #0
 80124be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d109      	bne.n	80124da <tcp_close+0x22>
 80124c6:	4b0f      	ldr	r3, [pc, #60]	; (8012504 <tcp_close+0x4c>)
 80124c8:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80124cc:	490e      	ldr	r1, [pc, #56]	; (8012508 <tcp_close+0x50>)
 80124ce:	480f      	ldr	r0, [pc, #60]	; (801250c <tcp_close+0x54>)
 80124d0:	f009 faaa 	bl	801ba28 <iprintf>
 80124d4:	f06f 030f 	mvn.w	r3, #15
 80124d8:	e00f      	b.n	80124fa <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80124da:	687b      	ldr	r3, [r7, #4]
 80124dc:	7d1b      	ldrb	r3, [r3, #20]
 80124de:	2b01      	cmp	r3, #1
 80124e0:	d006      	beq.n	80124f0 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	8b5b      	ldrh	r3, [r3, #26]
 80124e6:	f043 0310 	orr.w	r3, r3, #16
 80124ea:	b29a      	uxth	r2, r3
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80124f0:	2101      	movs	r1, #1
 80124f2:	6878      	ldr	r0, [r7, #4]
 80124f4:	f7ff fe94 	bl	8012220 <tcp_close_shutdown>
 80124f8:	4603      	mov	r3, r0
}
 80124fa:	4618      	mov	r0, r3
 80124fc:	3708      	adds	r7, #8
 80124fe:	46bd      	mov	sp, r7
 8012500:	bd80      	pop	{r7, pc}
 8012502:	bf00      	nop
 8012504:	0801e250 	.word	0x0801e250
 8012508:	0801e360 	.word	0x0801e360
 801250c:	0801e294 	.word	0x0801e294

08012510 <tcp_shutdown>:
 * @return ERR_OK if shutdown succeeded (or the PCB has already been shut down)
 *         another err_t on error.
 */
err_t
tcp_shutdown(struct tcp_pcb *pcb, int shut_rx, int shut_tx)
{
 8012510:	b580      	push	{r7, lr}
 8012512:	b084      	sub	sp, #16
 8012514:	af00      	add	r7, sp, #0
 8012516:	60f8      	str	r0, [r7, #12]
 8012518:	60b9      	str	r1, [r7, #8]
 801251a:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_shutdown: invalid pcb", pcb != NULL, return ERR_ARG);
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	2b00      	cmp	r3, #0
 8012520:	d109      	bne.n	8012536 <tcp_shutdown+0x26>
 8012522:	4b26      	ldr	r3, [pc, #152]	; (80125bc <tcp_shutdown+0xac>)
 8012524:	f240 2207 	movw	r2, #519	; 0x207
 8012528:	4925      	ldr	r1, [pc, #148]	; (80125c0 <tcp_shutdown+0xb0>)
 801252a:	4826      	ldr	r0, [pc, #152]	; (80125c4 <tcp_shutdown+0xb4>)
 801252c:	f009 fa7c 	bl	801ba28 <iprintf>
 8012530:	f06f 030f 	mvn.w	r3, #15
 8012534:	e03d      	b.n	80125b2 <tcp_shutdown+0xa2>

  if (pcb->state == LISTEN) {
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	7d1b      	ldrb	r3, [r3, #20]
 801253a:	2b01      	cmp	r3, #1
 801253c:	d102      	bne.n	8012544 <tcp_shutdown+0x34>
    return ERR_CONN;
 801253e:	f06f 030a 	mvn.w	r3, #10
 8012542:	e036      	b.n	80125b2 <tcp_shutdown+0xa2>
  }
  if (shut_rx) {
 8012544:	68bb      	ldr	r3, [r7, #8]
 8012546:	2b00      	cmp	r3, #0
 8012548:	d01b      	beq.n	8012582 <tcp_shutdown+0x72>
    /* shut down the receive side: set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 801254a:	68fb      	ldr	r3, [r7, #12]
 801254c:	8b5b      	ldrh	r3, [r3, #26]
 801254e:	f043 0310 	orr.w	r3, r3, #16
 8012552:	b29a      	uxth	r2, r3
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	835a      	strh	r2, [r3, #26]
    if (shut_tx) {
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	2b00      	cmp	r3, #0
 801255c:	d005      	beq.n	801256a <tcp_shutdown+0x5a>
      /* shutting down the tx AND rx side is the same as closing for the raw API */
      return tcp_close_shutdown(pcb, 1);
 801255e:	2101      	movs	r1, #1
 8012560:	68f8      	ldr	r0, [r7, #12]
 8012562:	f7ff fe5d 	bl	8012220 <tcp_close_shutdown>
 8012566:	4603      	mov	r3, r0
 8012568:	e023      	b.n	80125b2 <tcp_shutdown+0xa2>
    }
    /* ... and free buffered data */
    if (pcb->refused_data != NULL) {
 801256a:	68fb      	ldr	r3, [r7, #12]
 801256c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801256e:	2b00      	cmp	r3, #0
 8012570:	d007      	beq.n	8012582 <tcp_shutdown+0x72>
      pbuf_free(pcb->refused_data);
 8012572:	68fb      	ldr	r3, [r7, #12]
 8012574:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8012576:	4618      	mov	r0, r3
 8012578:	f7ff fae4 	bl	8011b44 <pbuf_free>
      pcb->refused_data = NULL;
 801257c:	68fb      	ldr	r3, [r7, #12]
 801257e:	2200      	movs	r2, #0
 8012580:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }
  if (shut_tx) {
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	2b00      	cmp	r3, #0
 8012586:	d013      	beq.n	80125b0 <tcp_shutdown+0xa0>
    /* This can't happen twice since if it succeeds, the pcb's state is changed.
       Only close in these states as the others directly deallocate the PCB */
    switch (pcb->state) {
 8012588:	68fb      	ldr	r3, [r7, #12]
 801258a:	7d1b      	ldrb	r3, [r3, #20]
 801258c:	2b04      	cmp	r3, #4
 801258e:	dc02      	bgt.n	8012596 <tcp_shutdown+0x86>
 8012590:	2b03      	cmp	r3, #3
 8012592:	da02      	bge.n	801259a <tcp_shutdown+0x8a>
 8012594:	e009      	b.n	80125aa <tcp_shutdown+0x9a>
 8012596:	2b07      	cmp	r3, #7
 8012598:	d107      	bne.n	80125aa <tcp_shutdown+0x9a>
      case SYN_RCVD:
      case ESTABLISHED:
      case CLOSE_WAIT:
        return tcp_close_shutdown(pcb, (u8_t)shut_rx);
 801259a:	68bb      	ldr	r3, [r7, #8]
 801259c:	b2db      	uxtb	r3, r3
 801259e:	4619      	mov	r1, r3
 80125a0:	68f8      	ldr	r0, [r7, #12]
 80125a2:	f7ff fe3d 	bl	8012220 <tcp_close_shutdown>
 80125a6:	4603      	mov	r3, r0
 80125a8:	e003      	b.n	80125b2 <tcp_shutdown+0xa2>
      default:
        /* Not (yet?) connected, cannot shutdown the TX side as that would bring us
          into CLOSED state, where the PCB is deallocated. */
        return ERR_CONN;
 80125aa:	f06f 030a 	mvn.w	r3, #10
 80125ae:	e000      	b.n	80125b2 <tcp_shutdown+0xa2>
    }
  }
  return ERR_OK;
 80125b0:	2300      	movs	r3, #0
}
 80125b2:	4618      	mov	r0, r3
 80125b4:	3710      	adds	r7, #16
 80125b6:	46bd      	mov	sp, r7
 80125b8:	bd80      	pop	{r7, pc}
 80125ba:	bf00      	nop
 80125bc:	0801e250 	.word	0x0801e250
 80125c0:	0801e378 	.word	0x0801e378
 80125c4:	0801e294 	.word	0x0801e294

080125c8 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 80125c8:	b580      	push	{r7, lr}
 80125ca:	b08e      	sub	sp, #56	; 0x38
 80125cc:	af04      	add	r7, sp, #16
 80125ce:	6078      	str	r0, [r7, #4]
 80125d0:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d107      	bne.n	80125e8 <tcp_abandon+0x20>
 80125d8:	4b52      	ldr	r3, [pc, #328]	; (8012724 <tcp_abandon+0x15c>)
 80125da:	f240 223d 	movw	r2, #573	; 0x23d
 80125de:	4952      	ldr	r1, [pc, #328]	; (8012728 <tcp_abandon+0x160>)
 80125e0:	4852      	ldr	r0, [pc, #328]	; (801272c <tcp_abandon+0x164>)
 80125e2:	f009 fa21 	bl	801ba28 <iprintf>
 80125e6:	e099      	b.n	801271c <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	7d1b      	ldrb	r3, [r3, #20]
 80125ec:	2b01      	cmp	r3, #1
 80125ee:	d106      	bne.n	80125fe <tcp_abandon+0x36>
 80125f0:	4b4c      	ldr	r3, [pc, #304]	; (8012724 <tcp_abandon+0x15c>)
 80125f2:	f44f 7210 	mov.w	r2, #576	; 0x240
 80125f6:	494e      	ldr	r1, [pc, #312]	; (8012730 <tcp_abandon+0x168>)
 80125f8:	484c      	ldr	r0, [pc, #304]	; (801272c <tcp_abandon+0x164>)
 80125fa:	f009 fa15 	bl	801ba28 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	7d1b      	ldrb	r3, [r3, #20]
 8012602:	2b0a      	cmp	r3, #10
 8012604:	d107      	bne.n	8012616 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8012606:	6879      	ldr	r1, [r7, #4]
 8012608:	484a      	ldr	r0, [pc, #296]	; (8012734 <tcp_abandon+0x16c>)
 801260a:	f001 f96f 	bl	80138ec <tcp_pcb_remove>
    tcp_free(pcb);
 801260e:	6878      	ldr	r0, [r7, #4]
 8012610:	f7ff fd54 	bl	80120bc <tcp_free>
 8012614:	e082      	b.n	801271c <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8012616:	2300      	movs	r3, #0
 8012618:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 801261a:	2300      	movs	r3, #0
 801261c:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8012622:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012628:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012630:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	691b      	ldr	r3, [r3, #16]
 8012636:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	7d1b      	ldrb	r3, [r3, #20]
 801263c:	2b00      	cmp	r3, #0
 801263e:	d126      	bne.n	801268e <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	8adb      	ldrh	r3, [r3, #22]
 8012644:	2b00      	cmp	r3, #0
 8012646:	d02e      	beq.n	80126a6 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8012648:	4b3b      	ldr	r3, [pc, #236]	; (8012738 <tcp_abandon+0x170>)
 801264a:	681b      	ldr	r3, [r3, #0]
 801264c:	687a      	ldr	r2, [r7, #4]
 801264e:	429a      	cmp	r2, r3
 8012650:	d105      	bne.n	801265e <tcp_abandon+0x96>
 8012652:	4b39      	ldr	r3, [pc, #228]	; (8012738 <tcp_abandon+0x170>)
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	68db      	ldr	r3, [r3, #12]
 8012658:	4a37      	ldr	r2, [pc, #220]	; (8012738 <tcp_abandon+0x170>)
 801265a:	6013      	str	r3, [r2, #0]
 801265c:	e013      	b.n	8012686 <tcp_abandon+0xbe>
 801265e:	4b36      	ldr	r3, [pc, #216]	; (8012738 <tcp_abandon+0x170>)
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	61fb      	str	r3, [r7, #28]
 8012664:	e00c      	b.n	8012680 <tcp_abandon+0xb8>
 8012666:	69fb      	ldr	r3, [r7, #28]
 8012668:	68db      	ldr	r3, [r3, #12]
 801266a:	687a      	ldr	r2, [r7, #4]
 801266c:	429a      	cmp	r2, r3
 801266e:	d104      	bne.n	801267a <tcp_abandon+0xb2>
 8012670:	687b      	ldr	r3, [r7, #4]
 8012672:	68da      	ldr	r2, [r3, #12]
 8012674:	69fb      	ldr	r3, [r7, #28]
 8012676:	60da      	str	r2, [r3, #12]
 8012678:	e005      	b.n	8012686 <tcp_abandon+0xbe>
 801267a:	69fb      	ldr	r3, [r7, #28]
 801267c:	68db      	ldr	r3, [r3, #12]
 801267e:	61fb      	str	r3, [r7, #28]
 8012680:	69fb      	ldr	r3, [r7, #28]
 8012682:	2b00      	cmp	r3, #0
 8012684:	d1ef      	bne.n	8012666 <tcp_abandon+0x9e>
 8012686:	687b      	ldr	r3, [r7, #4]
 8012688:	2200      	movs	r2, #0
 801268a:	60da      	str	r2, [r3, #12]
 801268c:	e00b      	b.n	80126a6 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 801268e:	683b      	ldr	r3, [r7, #0]
 8012690:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 8012692:	687b      	ldr	r3, [r7, #4]
 8012694:	8adb      	ldrh	r3, [r3, #22]
 8012696:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8012698:	6879      	ldr	r1, [r7, #4]
 801269a:	4828      	ldr	r0, [pc, #160]	; (801273c <tcp_abandon+0x174>)
 801269c:	f001 f926 	bl	80138ec <tcp_pcb_remove>
 80126a0:	4b27      	ldr	r3, [pc, #156]	; (8012740 <tcp_abandon+0x178>)
 80126a2:	2201      	movs	r2, #1
 80126a4:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d004      	beq.n	80126b8 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80126ae:	687b      	ldr	r3, [r7, #4]
 80126b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80126b2:	4618      	mov	r0, r3
 80126b4:	f000 fdfa 	bl	80132ac <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d004      	beq.n	80126ca <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80126c0:	687b      	ldr	r3, [r7, #4]
 80126c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80126c4:	4618      	mov	r0, r3
 80126c6:	f000 fdf1 	bl	80132ac <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80126ce:	2b00      	cmp	r3, #0
 80126d0:	d004      	beq.n	80126dc <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 80126d2:	687b      	ldr	r3, [r7, #4]
 80126d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80126d6:	4618      	mov	r0, r3
 80126d8:	f000 fde8 	bl	80132ac <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 80126dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d00e      	beq.n	8012700 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 80126e2:	6879      	ldr	r1, [r7, #4]
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	3304      	adds	r3, #4
 80126e8:	687a      	ldr	r2, [r7, #4]
 80126ea:	8b12      	ldrh	r2, [r2, #24]
 80126ec:	9202      	str	r2, [sp, #8]
 80126ee:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80126f0:	9201      	str	r2, [sp, #4]
 80126f2:	9300      	str	r3, [sp, #0]
 80126f4:	460b      	mov	r3, r1
 80126f6:	697a      	ldr	r2, [r7, #20]
 80126f8:	69b9      	ldr	r1, [r7, #24]
 80126fa:	6878      	ldr	r0, [r7, #4]
 80126fc:	f005 fac2 	bl	8017c84 <tcp_rst>
    }
    last_state = pcb->state;
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	7d1b      	ldrb	r3, [r3, #20]
 8012704:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8012706:	6878      	ldr	r0, [r7, #4]
 8012708:	f7ff fcd8 	bl	80120bc <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 801270c:	693b      	ldr	r3, [r7, #16]
 801270e:	2b00      	cmp	r3, #0
 8012710:	d004      	beq.n	801271c <tcp_abandon+0x154>
 8012712:	693b      	ldr	r3, [r7, #16]
 8012714:	f06f 010c 	mvn.w	r1, #12
 8012718:	68f8      	ldr	r0, [r7, #12]
 801271a:	4798      	blx	r3
  }
}
 801271c:	3728      	adds	r7, #40	; 0x28
 801271e:	46bd      	mov	sp, r7
 8012720:	bd80      	pop	{r7, pc}
 8012722:	bf00      	nop
 8012724:	0801e250 	.word	0x0801e250
 8012728:	0801e394 	.word	0x0801e394
 801272c:	0801e294 	.word	0x0801e294
 8012730:	0801e3b0 	.word	0x0801e3b0
 8012734:	2000dd28 	.word	0x2000dd28
 8012738:	2000dd24 	.word	0x2000dd24
 801273c:	2000dd18 	.word	0x2000dd18
 8012740:	2000dd14 	.word	0x2000dd14

08012744 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8012744:	b580      	push	{r7, lr}
 8012746:	b082      	sub	sp, #8
 8012748:	af00      	add	r7, sp, #0
 801274a:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 801274c:	2101      	movs	r1, #1
 801274e:	6878      	ldr	r0, [r7, #4]
 8012750:	f7ff ff3a 	bl	80125c8 <tcp_abandon>
}
 8012754:	bf00      	nop
 8012756:	3708      	adds	r7, #8
 8012758:	46bd      	mov	sp, r7
 801275a:	bd80      	pop	{r7, pc}

0801275c <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 801275c:	b580      	push	{r7, lr}
 801275e:	b088      	sub	sp, #32
 8012760:	af00      	add	r7, sp, #0
 8012762:	60f8      	str	r0, [r7, #12]
 8012764:	60b9      	str	r1, [r7, #8]
 8012766:	4613      	mov	r3, r2
 8012768:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 801276a:	2304      	movs	r3, #4
 801276c:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 801276e:	68bb      	ldr	r3, [r7, #8]
 8012770:	2b00      	cmp	r3, #0
 8012772:	d101      	bne.n	8012778 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8012774:	4b3e      	ldr	r3, [pc, #248]	; (8012870 <tcp_bind+0x114>)
 8012776:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8012778:	68fb      	ldr	r3, [r7, #12]
 801277a:	2b00      	cmp	r3, #0
 801277c:	d109      	bne.n	8012792 <tcp_bind+0x36>
 801277e:	4b3d      	ldr	r3, [pc, #244]	; (8012874 <tcp_bind+0x118>)
 8012780:	f240 22a9 	movw	r2, #681	; 0x2a9
 8012784:	493c      	ldr	r1, [pc, #240]	; (8012878 <tcp_bind+0x11c>)
 8012786:	483d      	ldr	r0, [pc, #244]	; (801287c <tcp_bind+0x120>)
 8012788:	f009 f94e 	bl	801ba28 <iprintf>
 801278c:	f06f 030f 	mvn.w	r3, #15
 8012790:	e06a      	b.n	8012868 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 8012792:	68fb      	ldr	r3, [r7, #12]
 8012794:	7d1b      	ldrb	r3, [r3, #20]
 8012796:	2b00      	cmp	r3, #0
 8012798:	d009      	beq.n	80127ae <tcp_bind+0x52>
 801279a:	4b36      	ldr	r3, [pc, #216]	; (8012874 <tcp_bind+0x118>)
 801279c:	f240 22ab 	movw	r2, #683	; 0x2ab
 80127a0:	4937      	ldr	r1, [pc, #220]	; (8012880 <tcp_bind+0x124>)
 80127a2:	4836      	ldr	r0, [pc, #216]	; (801287c <tcp_bind+0x120>)
 80127a4:	f009 f940 	bl	801ba28 <iprintf>
 80127a8:	f06f 0305 	mvn.w	r3, #5
 80127ac:	e05c      	b.n	8012868 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 80127ae:	88fb      	ldrh	r3, [r7, #6]
 80127b0:	2b00      	cmp	r3, #0
 80127b2:	d109      	bne.n	80127c8 <tcp_bind+0x6c>
    port = tcp_new_port();
 80127b4:	f000 f914 	bl	80129e0 <tcp_new_port>
 80127b8:	4603      	mov	r3, r0
 80127ba:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80127bc:	88fb      	ldrh	r3, [r7, #6]
 80127be:	2b00      	cmp	r3, #0
 80127c0:	d135      	bne.n	801282e <tcp_bind+0xd2>
      return ERR_BUF;
 80127c2:	f06f 0301 	mvn.w	r3, #1
 80127c6:	e04f      	b.n	8012868 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 80127c8:	2300      	movs	r3, #0
 80127ca:	61fb      	str	r3, [r7, #28]
 80127cc:	e02b      	b.n	8012826 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80127ce:	4a2d      	ldr	r2, [pc, #180]	; (8012884 <tcp_bind+0x128>)
 80127d0:	69fb      	ldr	r3, [r7, #28]
 80127d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80127d6:	681b      	ldr	r3, [r3, #0]
 80127d8:	61bb      	str	r3, [r7, #24]
 80127da:	e01e      	b.n	801281a <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 80127dc:	69bb      	ldr	r3, [r7, #24]
 80127de:	8adb      	ldrh	r3, [r3, #22]
 80127e0:	88fa      	ldrh	r2, [r7, #6]
 80127e2:	429a      	cmp	r2, r3
 80127e4:	d116      	bne.n	8012814 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 80127e6:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	d010      	beq.n	801280e <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 80127ec:	69bb      	ldr	r3, [r7, #24]
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d00c      	beq.n	801280e <tcp_bind+0xb2>
 80127f4:	68bb      	ldr	r3, [r7, #8]
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d009      	beq.n	801280e <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 80127fa:	68bb      	ldr	r3, [r7, #8]
 80127fc:	681b      	ldr	r3, [r3, #0]
 80127fe:	2b00      	cmp	r3, #0
 8012800:	d005      	beq.n	801280e <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 8012802:	69bb      	ldr	r3, [r7, #24]
 8012804:	681a      	ldr	r2, [r3, #0]
 8012806:	68bb      	ldr	r3, [r7, #8]
 8012808:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 801280a:	429a      	cmp	r2, r3
 801280c:	d102      	bne.n	8012814 <tcp_bind+0xb8>
              return ERR_USE;
 801280e:	f06f 0307 	mvn.w	r3, #7
 8012812:	e029      	b.n	8012868 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8012814:	69bb      	ldr	r3, [r7, #24]
 8012816:	68db      	ldr	r3, [r3, #12]
 8012818:	61bb      	str	r3, [r7, #24]
 801281a:	69bb      	ldr	r3, [r7, #24]
 801281c:	2b00      	cmp	r3, #0
 801281e:	d1dd      	bne.n	80127dc <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 8012820:	69fb      	ldr	r3, [r7, #28]
 8012822:	3301      	adds	r3, #1
 8012824:	61fb      	str	r3, [r7, #28]
 8012826:	69fa      	ldr	r2, [r7, #28]
 8012828:	697b      	ldr	r3, [r7, #20]
 801282a:	429a      	cmp	r2, r3
 801282c:	dbcf      	blt.n	80127ce <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 801282e:	68bb      	ldr	r3, [r7, #8]
 8012830:	2b00      	cmp	r3, #0
 8012832:	d00c      	beq.n	801284e <tcp_bind+0xf2>
 8012834:	68bb      	ldr	r3, [r7, #8]
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	2b00      	cmp	r3, #0
 801283a:	d008      	beq.n	801284e <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 801283c:	68bb      	ldr	r3, [r7, #8]
 801283e:	2b00      	cmp	r3, #0
 8012840:	d002      	beq.n	8012848 <tcp_bind+0xec>
 8012842:	68bb      	ldr	r3, [r7, #8]
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	e000      	b.n	801284a <tcp_bind+0xee>
 8012848:	2300      	movs	r3, #0
 801284a:	68fa      	ldr	r2, [r7, #12]
 801284c:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 801284e:	68fb      	ldr	r3, [r7, #12]
 8012850:	88fa      	ldrh	r2, [r7, #6]
 8012852:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8012854:	4b0c      	ldr	r3, [pc, #48]	; (8012888 <tcp_bind+0x12c>)
 8012856:	681a      	ldr	r2, [r3, #0]
 8012858:	68fb      	ldr	r3, [r7, #12]
 801285a:	60da      	str	r2, [r3, #12]
 801285c:	4a0a      	ldr	r2, [pc, #40]	; (8012888 <tcp_bind+0x12c>)
 801285e:	68fb      	ldr	r3, [r7, #12]
 8012860:	6013      	str	r3, [r2, #0]
 8012862:	f005 fbd1 	bl	8018008 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 8012866:	2300      	movs	r3, #0
}
 8012868:	4618      	mov	r0, r3
 801286a:	3720      	adds	r7, #32
 801286c:	46bd      	mov	sp, r7
 801286e:	bd80      	pop	{r7, pc}
 8012870:	08020298 	.word	0x08020298
 8012874:	0801e250 	.word	0x0801e250
 8012878:	0801e3e4 	.word	0x0801e3e4
 801287c:	0801e294 	.word	0x0801e294
 8012880:	0801e3fc 	.word	0x0801e3fc
 8012884:	08020270 	.word	0x08020270
 8012888:	2000dd24 	.word	0x2000dd24

0801288c <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 801288c:	b580      	push	{r7, lr}
 801288e:	b084      	sub	sp, #16
 8012890:	af00      	add	r7, sp, #0
 8012892:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8012894:	687b      	ldr	r3, [r7, #4]
 8012896:	2b00      	cmp	r3, #0
 8012898:	d106      	bne.n	80128a8 <tcp_update_rcv_ann_wnd+0x1c>
 801289a:	4b25      	ldr	r3, [pc, #148]	; (8012930 <tcp_update_rcv_ann_wnd+0xa4>)
 801289c:	f240 32a6 	movw	r2, #934	; 0x3a6
 80128a0:	4924      	ldr	r1, [pc, #144]	; (8012934 <tcp_update_rcv_ann_wnd+0xa8>)
 80128a2:	4825      	ldr	r0, [pc, #148]	; (8012938 <tcp_update_rcv_ann_wnd+0xac>)
 80128a4:	f009 f8c0 	bl	801ba28 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80128ac:	687a      	ldr	r2, [r7, #4]
 80128ae:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80128b0:	4413      	add	r3, r2
 80128b2:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80128b4:	687b      	ldr	r3, [r7, #4]
 80128b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80128b8:	687a      	ldr	r2, [r7, #4]
 80128ba:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80128bc:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 80128c0:	bf28      	it	cs
 80128c2:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 80128c6:	b292      	uxth	r2, r2
 80128c8:	4413      	add	r3, r2
 80128ca:	68fa      	ldr	r2, [r7, #12]
 80128cc:	1ad3      	subs	r3, r2, r3
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	db08      	blt.n	80128e4 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 80128d2:	687b      	ldr	r3, [r7, #4]
 80128d4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 80128da:	687b      	ldr	r3, [r7, #4]
 80128dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80128de:	68fa      	ldr	r2, [r7, #12]
 80128e0:	1ad3      	subs	r3, r2, r3
 80128e2:	e020      	b.n	8012926 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 80128e4:	687b      	ldr	r3, [r7, #4]
 80128e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80128ec:	1ad3      	subs	r3, r2, r3
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	dd03      	ble.n	80128fa <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	2200      	movs	r2, #0
 80128f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80128f8:	e014      	b.n	8012924 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 80128fa:	687b      	ldr	r3, [r7, #4]
 80128fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80128fe:	687b      	ldr	r3, [r7, #4]
 8012900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012902:	1ad3      	subs	r3, r2, r3
 8012904:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8012906:	68bb      	ldr	r3, [r7, #8]
 8012908:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801290c:	d306      	bcc.n	801291c <tcp_update_rcv_ann_wnd+0x90>
 801290e:	4b08      	ldr	r3, [pc, #32]	; (8012930 <tcp_update_rcv_ann_wnd+0xa4>)
 8012910:	f240 32b6 	movw	r2, #950	; 0x3b6
 8012914:	4909      	ldr	r1, [pc, #36]	; (801293c <tcp_update_rcv_ann_wnd+0xb0>)
 8012916:	4808      	ldr	r0, [pc, #32]	; (8012938 <tcp_update_rcv_ann_wnd+0xac>)
 8012918:	f009 f886 	bl	801ba28 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 801291c:	68bb      	ldr	r3, [r7, #8]
 801291e:	b29a      	uxth	r2, r3
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8012924:	2300      	movs	r3, #0
  }
}
 8012926:	4618      	mov	r0, r3
 8012928:	3710      	adds	r7, #16
 801292a:	46bd      	mov	sp, r7
 801292c:	bd80      	pop	{r7, pc}
 801292e:	bf00      	nop
 8012930:	0801e250 	.word	0x0801e250
 8012934:	0801e4ac 	.word	0x0801e4ac
 8012938:	0801e294 	.word	0x0801e294
 801293c:	0801e4d0 	.word	0x0801e4d0

08012940 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8012940:	b580      	push	{r7, lr}
 8012942:	b084      	sub	sp, #16
 8012944:	af00      	add	r7, sp, #0
 8012946:	6078      	str	r0, [r7, #4]
 8012948:	460b      	mov	r3, r1
 801294a:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 801294c:	687b      	ldr	r3, [r7, #4]
 801294e:	2b00      	cmp	r3, #0
 8012950:	d107      	bne.n	8012962 <tcp_recved+0x22>
 8012952:	4b1f      	ldr	r3, [pc, #124]	; (80129d0 <tcp_recved+0x90>)
 8012954:	f240 32cf 	movw	r2, #975	; 0x3cf
 8012958:	491e      	ldr	r1, [pc, #120]	; (80129d4 <tcp_recved+0x94>)
 801295a:	481f      	ldr	r0, [pc, #124]	; (80129d8 <tcp_recved+0x98>)
 801295c:	f009 f864 	bl	801ba28 <iprintf>
 8012960:	e032      	b.n	80129c8 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	7d1b      	ldrb	r3, [r3, #20]
 8012966:	2b01      	cmp	r3, #1
 8012968:	d106      	bne.n	8012978 <tcp_recved+0x38>
 801296a:	4b19      	ldr	r3, [pc, #100]	; (80129d0 <tcp_recved+0x90>)
 801296c:	f240 32d2 	movw	r2, #978	; 0x3d2
 8012970:	491a      	ldr	r1, [pc, #104]	; (80129dc <tcp_recved+0x9c>)
 8012972:	4819      	ldr	r0, [pc, #100]	; (80129d8 <tcp_recved+0x98>)
 8012974:	f009 f858 	bl	801ba28 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801297c:	887b      	ldrh	r3, [r7, #2]
 801297e:	4413      	add	r3, r2
 8012980:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8012982:	89fb      	ldrh	r3, [r7, #14]
 8012984:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8012988:	d804      	bhi.n	8012994 <tcp_recved+0x54>
 801298a:	687b      	ldr	r3, [r7, #4]
 801298c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801298e:	89fa      	ldrh	r2, [r7, #14]
 8012990:	429a      	cmp	r2, r3
 8012992:	d204      	bcs.n	801299e <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8012994:	687b      	ldr	r3, [r7, #4]
 8012996:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801299a:	851a      	strh	r2, [r3, #40]	; 0x28
 801299c:	e002      	b.n	80129a4 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 801299e:	687b      	ldr	r3, [r7, #4]
 80129a0:	89fa      	ldrh	r2, [r7, #14]
 80129a2:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 80129a4:	6878      	ldr	r0, [r7, #4]
 80129a6:	f7ff ff71 	bl	801288c <tcp_update_rcv_ann_wnd>
 80129aa:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 80129ac:	68bb      	ldr	r3, [r7, #8]
 80129ae:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 80129b2:	d309      	bcc.n	80129c8 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	8b5b      	ldrh	r3, [r3, #26]
 80129b8:	f043 0302 	orr.w	r3, r3, #2
 80129bc:	b29a      	uxth	r2, r3
 80129be:	687b      	ldr	r3, [r7, #4]
 80129c0:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80129c2:	6878      	ldr	r0, [r7, #4]
 80129c4:	f004 fbaa 	bl	801711c <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 80129c8:	3710      	adds	r7, #16
 80129ca:	46bd      	mov	sp, r7
 80129cc:	bd80      	pop	{r7, pc}
 80129ce:	bf00      	nop
 80129d0:	0801e250 	.word	0x0801e250
 80129d4:	0801e4ec 	.word	0x0801e4ec
 80129d8:	0801e294 	.word	0x0801e294
 80129dc:	0801e504 	.word	0x0801e504

080129e0 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 80129e0:	b480      	push	{r7}
 80129e2:	b083      	sub	sp, #12
 80129e4:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 80129e6:	2300      	movs	r3, #0
 80129e8:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 80129ea:	4b1e      	ldr	r3, [pc, #120]	; (8012a64 <tcp_new_port+0x84>)
 80129ec:	881b      	ldrh	r3, [r3, #0]
 80129ee:	3301      	adds	r3, #1
 80129f0:	b29a      	uxth	r2, r3
 80129f2:	4b1c      	ldr	r3, [pc, #112]	; (8012a64 <tcp_new_port+0x84>)
 80129f4:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 80129f6:	4b1b      	ldr	r3, [pc, #108]	; (8012a64 <tcp_new_port+0x84>)
 80129f8:	881b      	ldrh	r3, [r3, #0]
 80129fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80129fe:	4293      	cmp	r3, r2
 8012a00:	d103      	bne.n	8012a0a <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8012a02:	4b18      	ldr	r3, [pc, #96]	; (8012a64 <tcp_new_port+0x84>)
 8012a04:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8012a08:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8012a0a:	2300      	movs	r3, #0
 8012a0c:	71fb      	strb	r3, [r7, #7]
 8012a0e:	e01e      	b.n	8012a4e <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8012a10:	79fb      	ldrb	r3, [r7, #7]
 8012a12:	4a15      	ldr	r2, [pc, #84]	; (8012a68 <tcp_new_port+0x88>)
 8012a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012a18:	681b      	ldr	r3, [r3, #0]
 8012a1a:	603b      	str	r3, [r7, #0]
 8012a1c:	e011      	b.n	8012a42 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8012a1e:	683b      	ldr	r3, [r7, #0]
 8012a20:	8ada      	ldrh	r2, [r3, #22]
 8012a22:	4b10      	ldr	r3, [pc, #64]	; (8012a64 <tcp_new_port+0x84>)
 8012a24:	881b      	ldrh	r3, [r3, #0]
 8012a26:	429a      	cmp	r2, r3
 8012a28:	d108      	bne.n	8012a3c <tcp_new_port+0x5c>
        n++;
 8012a2a:	88bb      	ldrh	r3, [r7, #4]
 8012a2c:	3301      	adds	r3, #1
 8012a2e:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8012a30:	88bb      	ldrh	r3, [r7, #4]
 8012a32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8012a36:	d3d8      	bcc.n	80129ea <tcp_new_port+0xa>
          return 0;
 8012a38:	2300      	movs	r3, #0
 8012a3a:	e00d      	b.n	8012a58 <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8012a3c:	683b      	ldr	r3, [r7, #0]
 8012a3e:	68db      	ldr	r3, [r3, #12]
 8012a40:	603b      	str	r3, [r7, #0]
 8012a42:	683b      	ldr	r3, [r7, #0]
 8012a44:	2b00      	cmp	r3, #0
 8012a46:	d1ea      	bne.n	8012a1e <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8012a48:	79fb      	ldrb	r3, [r7, #7]
 8012a4a:	3301      	adds	r3, #1
 8012a4c:	71fb      	strb	r3, [r7, #7]
 8012a4e:	79fb      	ldrb	r3, [r7, #7]
 8012a50:	2b03      	cmp	r3, #3
 8012a52:	d9dd      	bls.n	8012a10 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8012a54:	4b03      	ldr	r3, [pc, #12]	; (8012a64 <tcp_new_port+0x84>)
 8012a56:	881b      	ldrh	r3, [r3, #0]
}
 8012a58:	4618      	mov	r0, r3
 8012a5a:	370c      	adds	r7, #12
 8012a5c:	46bd      	mov	sp, r7
 8012a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a62:	4770      	bx	lr
 8012a64:	200000a4 	.word	0x200000a4
 8012a68:	08020270 	.word	0x08020270

08012a6c <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8012a6c:	b5b0      	push	{r4, r5, r7, lr}
 8012a6e:	b090      	sub	sp, #64	; 0x40
 8012a70:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8012a72:	2300      	movs	r3, #0
 8012a74:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8012a78:	4b94      	ldr	r3, [pc, #592]	; (8012ccc <tcp_slowtmr+0x260>)
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	3301      	adds	r3, #1
 8012a7e:	4a93      	ldr	r2, [pc, #588]	; (8012ccc <tcp_slowtmr+0x260>)
 8012a80:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8012a82:	4b93      	ldr	r3, [pc, #588]	; (8012cd0 <tcp_slowtmr+0x264>)
 8012a84:	781b      	ldrb	r3, [r3, #0]
 8012a86:	3301      	adds	r3, #1
 8012a88:	b2da      	uxtb	r2, r3
 8012a8a:	4b91      	ldr	r3, [pc, #580]	; (8012cd0 <tcp_slowtmr+0x264>)
 8012a8c:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8012a8e:	2300      	movs	r3, #0
 8012a90:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8012a92:	4b90      	ldr	r3, [pc, #576]	; (8012cd4 <tcp_slowtmr+0x268>)
 8012a94:	681b      	ldr	r3, [r3, #0]
 8012a96:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8012a98:	e29f      	b.n	8012fda <tcp_slowtmr+0x56e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8012a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a9c:	7d1b      	ldrb	r3, [r3, #20]
 8012a9e:	2b00      	cmp	r3, #0
 8012aa0:	d106      	bne.n	8012ab0 <tcp_slowtmr+0x44>
 8012aa2:	4b8d      	ldr	r3, [pc, #564]	; (8012cd8 <tcp_slowtmr+0x26c>)
 8012aa4:	f240 42be 	movw	r2, #1214	; 0x4be
 8012aa8:	498c      	ldr	r1, [pc, #560]	; (8012cdc <tcp_slowtmr+0x270>)
 8012aaa:	488d      	ldr	r0, [pc, #564]	; (8012ce0 <tcp_slowtmr+0x274>)
 8012aac:	f008 ffbc 	bl	801ba28 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8012ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ab2:	7d1b      	ldrb	r3, [r3, #20]
 8012ab4:	2b01      	cmp	r3, #1
 8012ab6:	d106      	bne.n	8012ac6 <tcp_slowtmr+0x5a>
 8012ab8:	4b87      	ldr	r3, [pc, #540]	; (8012cd8 <tcp_slowtmr+0x26c>)
 8012aba:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8012abe:	4989      	ldr	r1, [pc, #548]	; (8012ce4 <tcp_slowtmr+0x278>)
 8012ac0:	4887      	ldr	r0, [pc, #540]	; (8012ce0 <tcp_slowtmr+0x274>)
 8012ac2:	f008 ffb1 	bl	801ba28 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8012ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ac8:	7d1b      	ldrb	r3, [r3, #20]
 8012aca:	2b0a      	cmp	r3, #10
 8012acc:	d106      	bne.n	8012adc <tcp_slowtmr+0x70>
 8012ace:	4b82      	ldr	r3, [pc, #520]	; (8012cd8 <tcp_slowtmr+0x26c>)
 8012ad0:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8012ad4:	4984      	ldr	r1, [pc, #528]	; (8012ce8 <tcp_slowtmr+0x27c>)
 8012ad6:	4882      	ldr	r0, [pc, #520]	; (8012ce0 <tcp_slowtmr+0x274>)
 8012ad8:	f008 ffa6 	bl	801ba28 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8012adc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ade:	7f9a      	ldrb	r2, [r3, #30]
 8012ae0:	4b7b      	ldr	r3, [pc, #492]	; (8012cd0 <tcp_slowtmr+0x264>)
 8012ae2:	781b      	ldrb	r3, [r3, #0]
 8012ae4:	429a      	cmp	r2, r3
 8012ae6:	d105      	bne.n	8012af4 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8012ae8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012aea:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012aee:	68db      	ldr	r3, [r3, #12]
 8012af0:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8012af2:	e272      	b.n	8012fda <tcp_slowtmr+0x56e>
    }
    pcb->last_timer = tcp_timer_ctr;
 8012af4:	4b76      	ldr	r3, [pc, #472]	; (8012cd0 <tcp_slowtmr+0x264>)
 8012af6:	781a      	ldrb	r2, [r3, #0]
 8012af8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012afa:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8012afc:	2300      	movs	r3, #0
 8012afe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8012b02:	2300      	movs	r3, #0
 8012b04:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8012b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b0a:	7d1b      	ldrb	r3, [r3, #20]
 8012b0c:	2b02      	cmp	r3, #2
 8012b0e:	d10a      	bne.n	8012b26 <tcp_slowtmr+0xba>
 8012b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b12:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012b16:	2b05      	cmp	r3, #5
 8012b18:	d905      	bls.n	8012b26 <tcp_slowtmr+0xba>
      ++pcb_remove;
 8012b1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b1e:	3301      	adds	r3, #1
 8012b20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012b24:	e11e      	b.n	8012d64 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8012b26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012b2c:	2b0b      	cmp	r3, #11
 8012b2e:	d905      	bls.n	8012b3c <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8012b30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b34:	3301      	adds	r3, #1
 8012b36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012b3a:	e113      	b.n	8012d64 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8012b3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b3e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d075      	beq.n	8012c32 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8012b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d006      	beq.n	8012b5c <tcp_slowtmr+0xf0>
 8012b4e:	4b62      	ldr	r3, [pc, #392]	; (8012cd8 <tcp_slowtmr+0x26c>)
 8012b50:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8012b54:	4965      	ldr	r1, [pc, #404]	; (8012cec <tcp_slowtmr+0x280>)
 8012b56:	4862      	ldr	r0, [pc, #392]	; (8012ce0 <tcp_slowtmr+0x274>)
 8012b58:	f008 ff66 	bl	801ba28 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8012b5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b5e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d106      	bne.n	8012b72 <tcp_slowtmr+0x106>
 8012b64:	4b5c      	ldr	r3, [pc, #368]	; (8012cd8 <tcp_slowtmr+0x26c>)
 8012b66:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8012b6a:	4961      	ldr	r1, [pc, #388]	; (8012cf0 <tcp_slowtmr+0x284>)
 8012b6c:	485c      	ldr	r0, [pc, #368]	; (8012ce0 <tcp_slowtmr+0x274>)
 8012b6e:	f008 ff5b 	bl	801ba28 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8012b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b74:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8012b78:	2b0b      	cmp	r3, #11
 8012b7a:	d905      	bls.n	8012b88 <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8012b7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012b80:	3301      	adds	r3, #1
 8012b82:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8012b86:	e0ed      	b.n	8012d64 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8012b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b8a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012b8e:	3b01      	subs	r3, #1
 8012b90:	4a58      	ldr	r2, [pc, #352]	; (8012cf4 <tcp_slowtmr+0x288>)
 8012b92:	5cd3      	ldrb	r3, [r2, r3]
 8012b94:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8012b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012b98:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8012b9c:	7c7a      	ldrb	r2, [r7, #17]
 8012b9e:	429a      	cmp	r2, r3
 8012ba0:	d907      	bls.n	8012bb2 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8012ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ba4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8012ba8:	3301      	adds	r3, #1
 8012baa:	b2da      	uxtb	r2, r3
 8012bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bae:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8012bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bb4:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8012bb8:	7c7a      	ldrb	r2, [r7, #17]
 8012bba:	429a      	cmp	r2, r3
 8012bbc:	f200 80d2 	bhi.w	8012d64 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8012bc0:	2301      	movs	r3, #1
 8012bc2:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8012bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012bc6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d108      	bne.n	8012be0 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8012bce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012bd0:	f005 f94c 	bl	8017e6c <tcp_zero_window_probe>
 8012bd4:	4603      	mov	r3, r0
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d014      	beq.n	8012c04 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8012bda:	2300      	movs	r3, #0
 8012bdc:	623b      	str	r3, [r7, #32]
 8012bde:	e011      	b.n	8012c04 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8012be0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012be2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8012be6:	4619      	mov	r1, r3
 8012be8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012bea:	f004 f811 	bl	8016c10 <tcp_split_unsent_seg>
 8012bee:	4603      	mov	r3, r0
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d107      	bne.n	8012c04 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8012bf4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012bf6:	f004 fa91 	bl	801711c <tcp_output>
 8012bfa:	4603      	mov	r3, r0
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	d101      	bne.n	8012c04 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8012c00:	2300      	movs	r3, #0
 8012c02:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8012c04:	6a3b      	ldr	r3, [r7, #32]
 8012c06:	2b00      	cmp	r3, #0
 8012c08:	f000 80ac 	beq.w	8012d64 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8012c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c0e:	2200      	movs	r2, #0
 8012c10:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8012c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c16:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012c1a:	2b06      	cmp	r3, #6
 8012c1c:	f200 80a2 	bhi.w	8012d64 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8012c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c22:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8012c26:	3301      	adds	r3, #1
 8012c28:	b2da      	uxtb	r2, r3
 8012c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c2c:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8012c30:	e098      	b.n	8012d64 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8012c32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c34:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	db0f      	blt.n	8012c5c <tcp_slowtmr+0x1f0>
 8012c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c3e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012c42:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8012c46:	4293      	cmp	r3, r2
 8012c48:	d008      	beq.n	8012c5c <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8012c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c4c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8012c50:	b29b      	uxth	r3, r3
 8012c52:	3301      	adds	r3, #1
 8012c54:	b29b      	uxth	r3, r3
 8012c56:	b21a      	sxth	r2, r3
 8012c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c5a:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8012c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c5e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8012c62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c64:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8012c68:	429a      	cmp	r2, r3
 8012c6a:	db7b      	blt.n	8012d64 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8012c6c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012c6e:	f004 fd47 	bl	8017700 <tcp_rexmit_rto_prepare>
 8012c72:	4603      	mov	r3, r0
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	d007      	beq.n	8012c88 <tcp_slowtmr+0x21c>
 8012c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d171      	bne.n	8012d64 <tcp_slowtmr+0x2f8>
 8012c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	d06d      	beq.n	8012d64 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8012c88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c8a:	7d1b      	ldrb	r3, [r3, #20]
 8012c8c:	2b02      	cmp	r3, #2
 8012c8e:	d03a      	beq.n	8012d06 <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8012c90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012c92:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8012c96:	2b0c      	cmp	r3, #12
 8012c98:	bf28      	it	cs
 8012c9a:	230c      	movcs	r3, #12
 8012c9c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8012c9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ca0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8012ca4:	10db      	asrs	r3, r3, #3
 8012ca6:	b21b      	sxth	r3, r3
 8012ca8:	461a      	mov	r2, r3
 8012caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012cac:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8012cb0:	4413      	add	r3, r2
 8012cb2:	7efa      	ldrb	r2, [r7, #27]
 8012cb4:	4910      	ldr	r1, [pc, #64]	; (8012cf8 <tcp_slowtmr+0x28c>)
 8012cb6:	5c8a      	ldrb	r2, [r1, r2]
 8012cb8:	4093      	lsls	r3, r2
 8012cba:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8012cbc:	697b      	ldr	r3, [r7, #20]
 8012cbe:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8012cc2:	4293      	cmp	r3, r2
 8012cc4:	dc1a      	bgt.n	8012cfc <tcp_slowtmr+0x290>
 8012cc6:	697b      	ldr	r3, [r7, #20]
 8012cc8:	b21a      	sxth	r2, r3
 8012cca:	e019      	b.n	8012d00 <tcp_slowtmr+0x294>
 8012ccc:	2000dd1c 	.word	0x2000dd1c
 8012cd0:	20006996 	.word	0x20006996
 8012cd4:	2000dd18 	.word	0x2000dd18
 8012cd8:	0801e250 	.word	0x0801e250
 8012cdc:	0801e594 	.word	0x0801e594
 8012ce0:	0801e294 	.word	0x0801e294
 8012ce4:	0801e5c0 	.word	0x0801e5c0
 8012ce8:	0801e5ec 	.word	0x0801e5ec
 8012cec:	0801e61c 	.word	0x0801e61c
 8012cf0:	0801e650 	.word	0x0801e650
 8012cf4:	08020268 	.word	0x08020268
 8012cf8:	08020258 	.word	0x08020258
 8012cfc:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8012d00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d02:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8012d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d08:	2200      	movs	r2, #0
 8012d0a:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8012d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d0e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8012d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d14:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8012d18:	4293      	cmp	r3, r2
 8012d1a:	bf28      	it	cs
 8012d1c:	4613      	movcs	r3, r2
 8012d1e:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8012d20:	8a7b      	ldrh	r3, [r7, #18]
 8012d22:	085b      	lsrs	r3, r3, #1
 8012d24:	b29a      	uxth	r2, r3
 8012d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d28:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8012d2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d2e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8012d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d34:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012d36:	005b      	lsls	r3, r3, #1
 8012d38:	b29b      	uxth	r3, r3
 8012d3a:	429a      	cmp	r2, r3
 8012d3c:	d206      	bcs.n	8012d4c <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8012d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d40:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012d42:	005b      	lsls	r3, r3, #1
 8012d44:	b29a      	uxth	r2, r3
 8012d46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d48:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8012d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d4e:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8012d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d52:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8012d56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d58:	2200      	movs	r2, #0
 8012d5a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8012d5e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012d60:	f004 fd3e 	bl	80177e0 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8012d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d66:	7d1b      	ldrb	r3, [r3, #20]
 8012d68:	2b06      	cmp	r3, #6
 8012d6a:	d111      	bne.n	8012d90 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8012d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d6e:	8b5b      	ldrh	r3, [r3, #26]
 8012d70:	f003 0310 	and.w	r3, r3, #16
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d00b      	beq.n	8012d90 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012d78:	4b9d      	ldr	r3, [pc, #628]	; (8012ff0 <tcp_slowtmr+0x584>)
 8012d7a:	681a      	ldr	r2, [r3, #0]
 8012d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d7e:	6a1b      	ldr	r3, [r3, #32]
 8012d80:	1ad3      	subs	r3, r2, r3
 8012d82:	2b28      	cmp	r3, #40	; 0x28
 8012d84:	d904      	bls.n	8012d90 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8012d86:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012d8a:	3301      	adds	r3, #1
 8012d8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012d90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d92:	7a5b      	ldrb	r3, [r3, #9]
 8012d94:	f003 0308 	and.w	r3, r3, #8
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d04c      	beq.n	8012e36 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8012d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012d9e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8012da0:	2b04      	cmp	r3, #4
 8012da2:	d003      	beq.n	8012dac <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8012da4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012da6:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8012da8:	2b07      	cmp	r3, #7
 8012daa:	d144      	bne.n	8012e36 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012dac:	4b90      	ldr	r3, [pc, #576]	; (8012ff0 <tcp_slowtmr+0x584>)
 8012dae:	681a      	ldr	r2, [r3, #0]
 8012db0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012db2:	6a1b      	ldr	r3, [r3, #32]
 8012db4:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8012db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012db8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8012dbc:	f503 2324 	add.w	r3, r3, #671744	; 0xa4000
 8012dc0:	f603 43b8 	addw	r3, r3, #3256	; 0xcb8
 8012dc4:	498b      	ldr	r1, [pc, #556]	; (8012ff4 <tcp_slowtmr+0x588>)
 8012dc6:	fba1 1303 	umull	r1, r3, r1, r3
 8012dca:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012dcc:	429a      	cmp	r2, r3
 8012dce:	d90a      	bls.n	8012de6 <tcp_slowtmr+0x37a>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8012dd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012dd4:	3301      	adds	r3, #1
 8012dd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8012dda:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012dde:	3301      	adds	r3, #1
 8012de0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8012de4:	e027      	b.n	8012e36 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012de6:	4b82      	ldr	r3, [pc, #520]	; (8012ff0 <tcp_slowtmr+0x584>)
 8012de8:	681a      	ldr	r2, [r3, #0]
 8012dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012dec:	6a1b      	ldr	r3, [r3, #32]
 8012dee:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8012df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012df2:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8012df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012df8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8012dfc:	4618      	mov	r0, r3
 8012dfe:	4b7e      	ldr	r3, [pc, #504]	; (8012ff8 <tcp_slowtmr+0x58c>)
 8012e00:	fb03 f300 	mul.w	r3, r3, r0
 8012e04:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8012e06:	497b      	ldr	r1, [pc, #492]	; (8012ff4 <tcp_slowtmr+0x588>)
 8012e08:	fba1 1303 	umull	r1, r3, r1, r3
 8012e0c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012e0e:	429a      	cmp	r2, r3
 8012e10:	d911      	bls.n	8012e36 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8012e12:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012e14:	f004 ffea 	bl	8017dec <tcp_keepalive>
 8012e18:	4603      	mov	r3, r0
 8012e1a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8012e1e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	d107      	bne.n	8012e36 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8012e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e28:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8012e2c:	3301      	adds	r3, #1
 8012e2e:	b2da      	uxtb	r2, r3
 8012e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e32:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8012e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d011      	beq.n	8012e62 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8012e3e:	4b6c      	ldr	r3, [pc, #432]	; (8012ff0 <tcp_slowtmr+0x584>)
 8012e40:	681a      	ldr	r2, [r3, #0]
 8012e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e44:	6a1b      	ldr	r3, [r3, #32]
 8012e46:	1ad2      	subs	r2, r2, r3
 8012e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e4a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8012e4e:	4619      	mov	r1, r3
 8012e50:	460b      	mov	r3, r1
 8012e52:	005b      	lsls	r3, r3, #1
 8012e54:	440b      	add	r3, r1
 8012e56:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8012e58:	429a      	cmp	r2, r3
 8012e5a:	d302      	bcc.n	8012e62 <tcp_slowtmr+0x3f6>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8012e5c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012e5e:	f000 fea9 	bl	8013bb4 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8012e62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e64:	7d1b      	ldrb	r3, [r3, #20]
 8012e66:	2b03      	cmp	r3, #3
 8012e68:	d10b      	bne.n	8012e82 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8012e6a:	4b61      	ldr	r3, [pc, #388]	; (8012ff0 <tcp_slowtmr+0x584>)
 8012e6c:	681a      	ldr	r2, [r3, #0]
 8012e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e70:	6a1b      	ldr	r3, [r3, #32]
 8012e72:	1ad3      	subs	r3, r2, r3
 8012e74:	2b28      	cmp	r3, #40	; 0x28
 8012e76:	d904      	bls.n	8012e82 <tcp_slowtmr+0x416>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8012e78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012e7c:	3301      	adds	r3, #1
 8012e7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8012e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e84:	7d1b      	ldrb	r3, [r3, #20]
 8012e86:	2b09      	cmp	r3, #9
 8012e88:	d10b      	bne.n	8012ea2 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8012e8a:	4b59      	ldr	r3, [pc, #356]	; (8012ff0 <tcp_slowtmr+0x584>)
 8012e8c:	681a      	ldr	r2, [r3, #0]
 8012e8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012e90:	6a1b      	ldr	r3, [r3, #32]
 8012e92:	1ad3      	subs	r3, r2, r3
 8012e94:	2bf0      	cmp	r3, #240	; 0xf0
 8012e96:	d904      	bls.n	8012ea2 <tcp_slowtmr+0x436>
        ++pcb_remove;
 8012e98:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012e9c:	3301      	adds	r3, #1
 8012e9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8012ea2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d060      	beq.n	8012f6c <tcp_slowtmr+0x500>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8012eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012eb0:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8012eb2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012eb4:	f000 fcca 	bl	801384c <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8012eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d010      	beq.n	8012ee0 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8012ebe:	4b4f      	ldr	r3, [pc, #316]	; (8012ffc <tcp_slowtmr+0x590>)
 8012ec0:	681b      	ldr	r3, [r3, #0]
 8012ec2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012ec4:	429a      	cmp	r2, r3
 8012ec6:	d106      	bne.n	8012ed6 <tcp_slowtmr+0x46a>
 8012ec8:	4b4d      	ldr	r3, [pc, #308]	; (8013000 <tcp_slowtmr+0x594>)
 8012eca:	f240 526d 	movw	r2, #1389	; 0x56d
 8012ece:	494d      	ldr	r1, [pc, #308]	; (8013004 <tcp_slowtmr+0x598>)
 8012ed0:	484d      	ldr	r0, [pc, #308]	; (8013008 <tcp_slowtmr+0x59c>)
 8012ed2:	f008 fda9 	bl	801ba28 <iprintf>
        prev->next = pcb->next;
 8012ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012ed8:	68da      	ldr	r2, [r3, #12]
 8012eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012edc:	60da      	str	r2, [r3, #12]
 8012ede:	e00f      	b.n	8012f00 <tcp_slowtmr+0x494>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8012ee0:	4b46      	ldr	r3, [pc, #280]	; (8012ffc <tcp_slowtmr+0x590>)
 8012ee2:	681b      	ldr	r3, [r3, #0]
 8012ee4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012ee6:	429a      	cmp	r2, r3
 8012ee8:	d006      	beq.n	8012ef8 <tcp_slowtmr+0x48c>
 8012eea:	4b45      	ldr	r3, [pc, #276]	; (8013000 <tcp_slowtmr+0x594>)
 8012eec:	f240 5271 	movw	r2, #1393	; 0x571
 8012ef0:	4946      	ldr	r1, [pc, #280]	; (801300c <tcp_slowtmr+0x5a0>)
 8012ef2:	4845      	ldr	r0, [pc, #276]	; (8013008 <tcp_slowtmr+0x59c>)
 8012ef4:	f008 fd98 	bl	801ba28 <iprintf>
        tcp_active_pcbs = pcb->next;
 8012ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012efa:	68db      	ldr	r3, [r3, #12]
 8012efc:	4a3f      	ldr	r2, [pc, #252]	; (8012ffc <tcp_slowtmr+0x590>)
 8012efe:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8012f00:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8012f04:	2b00      	cmp	r3, #0
 8012f06:	d013      	beq.n	8012f30 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8012f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f0a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8012f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f0e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8012f10:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8012f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f14:	3304      	adds	r3, #4
 8012f16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012f18:	8ad2      	ldrh	r2, [r2, #22]
 8012f1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012f1c:	8b09      	ldrh	r1, [r1, #24]
 8012f1e:	9102      	str	r1, [sp, #8]
 8012f20:	9201      	str	r2, [sp, #4]
 8012f22:	9300      	str	r3, [sp, #0]
 8012f24:	462b      	mov	r3, r5
 8012f26:	4622      	mov	r2, r4
 8012f28:	4601      	mov	r1, r0
 8012f2a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012f2c:	f004 feaa 	bl	8017c84 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8012f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f32:	691b      	ldr	r3, [r3, #16]
 8012f34:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8012f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f38:	7d1b      	ldrb	r3, [r3, #20]
 8012f3a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8012f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f3e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8012f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f42:	68db      	ldr	r3, [r3, #12]
 8012f44:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8012f46:	6838      	ldr	r0, [r7, #0]
 8012f48:	f7ff f8b8 	bl	80120bc <tcp_free>

      tcp_active_pcbs_changed = 0;
 8012f4c:	4b30      	ldr	r3, [pc, #192]	; (8013010 <tcp_slowtmr+0x5a4>)
 8012f4e:	2200      	movs	r2, #0
 8012f50:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8012f52:	68fb      	ldr	r3, [r7, #12]
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d004      	beq.n	8012f62 <tcp_slowtmr+0x4f6>
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	f06f 010c 	mvn.w	r1, #12
 8012f5e:	68b8      	ldr	r0, [r7, #8]
 8012f60:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8012f62:	4b2b      	ldr	r3, [pc, #172]	; (8013010 <tcp_slowtmr+0x5a4>)
 8012f64:	781b      	ldrb	r3, [r3, #0]
 8012f66:	2b00      	cmp	r3, #0
 8012f68:	d037      	beq.n	8012fda <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8012f6a:	e590      	b.n	8012a8e <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 8012f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f6e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8012f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012f72:	68db      	ldr	r3, [r3, #12]
 8012f74:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8012f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f78:	7f1b      	ldrb	r3, [r3, #28]
 8012f7a:	3301      	adds	r3, #1
 8012f7c:	b2da      	uxtb	r2, r3
 8012f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f80:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8012f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f84:	7f1a      	ldrb	r2, [r3, #28]
 8012f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f88:	7f5b      	ldrb	r3, [r3, #29]
 8012f8a:	429a      	cmp	r2, r3
 8012f8c:	d325      	bcc.n	8012fda <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8012f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f90:	2200      	movs	r2, #0
 8012f92:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8012f94:	4b1e      	ldr	r3, [pc, #120]	; (8013010 <tcp_slowtmr+0x5a4>)
 8012f96:	2200      	movs	r2, #0
 8012f98:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8012f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	d00b      	beq.n	8012fbc <tcp_slowtmr+0x550>
 8012fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012fa6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8012faa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012fac:	6912      	ldr	r2, [r2, #16]
 8012fae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8012fb0:	4610      	mov	r0, r2
 8012fb2:	4798      	blx	r3
 8012fb4:	4603      	mov	r3, r0
 8012fb6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8012fba:	e002      	b.n	8012fc2 <tcp_slowtmr+0x556>
 8012fbc:	2300      	movs	r3, #0
 8012fbe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8012fc2:	4b13      	ldr	r3, [pc, #76]	; (8013010 <tcp_slowtmr+0x5a4>)
 8012fc4:	781b      	ldrb	r3, [r3, #0]
 8012fc6:	2b00      	cmp	r3, #0
 8012fc8:	d000      	beq.n	8012fcc <tcp_slowtmr+0x560>
          goto tcp_slowtmr_start;
 8012fca:	e560      	b.n	8012a8e <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8012fcc:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d102      	bne.n	8012fda <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8012fd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012fd6:	f004 f8a1 	bl	801711c <tcp_output>
  while (pcb != NULL) {
 8012fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012fdc:	2b00      	cmp	r3, #0
 8012fde:	f47f ad5c 	bne.w	8012a9a <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8012fe2:	2300      	movs	r3, #0
 8012fe4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8012fe6:	4b0b      	ldr	r3, [pc, #44]	; (8013014 <tcp_slowtmr+0x5a8>)
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8012fec:	e067      	b.n	80130be <tcp_slowtmr+0x652>
 8012fee:	bf00      	nop
 8012ff0:	2000dd1c 	.word	0x2000dd1c
 8012ff4:	10624dd3 	.word	0x10624dd3
 8012ff8:	000124f8 	.word	0x000124f8
 8012ffc:	2000dd18 	.word	0x2000dd18
 8013000:	0801e250 	.word	0x0801e250
 8013004:	0801e688 	.word	0x0801e688
 8013008:	0801e294 	.word	0x0801e294
 801300c:	0801e6b4 	.word	0x0801e6b4
 8013010:	2000dd14 	.word	0x2000dd14
 8013014:	2000dd28 	.word	0x2000dd28
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8013018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801301a:	7d1b      	ldrb	r3, [r3, #20]
 801301c:	2b0a      	cmp	r3, #10
 801301e:	d006      	beq.n	801302e <tcp_slowtmr+0x5c2>
 8013020:	4b2b      	ldr	r3, [pc, #172]	; (80130d0 <tcp_slowtmr+0x664>)
 8013022:	f240 52a1 	movw	r2, #1441	; 0x5a1
 8013026:	492b      	ldr	r1, [pc, #172]	; (80130d4 <tcp_slowtmr+0x668>)
 8013028:	482b      	ldr	r0, [pc, #172]	; (80130d8 <tcp_slowtmr+0x66c>)
 801302a:	f008 fcfd 	bl	801ba28 <iprintf>
    pcb_remove = 0;
 801302e:	2300      	movs	r3, #0
 8013030:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8013034:	4b29      	ldr	r3, [pc, #164]	; (80130dc <tcp_slowtmr+0x670>)
 8013036:	681a      	ldr	r2, [r3, #0]
 8013038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801303a:	6a1b      	ldr	r3, [r3, #32]
 801303c:	1ad3      	subs	r3, r2, r3
 801303e:	2bf0      	cmp	r3, #240	; 0xf0
 8013040:	d904      	bls.n	801304c <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8013042:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013046:	3301      	adds	r3, #1
 8013048:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 801304c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013050:	2b00      	cmp	r3, #0
 8013052:	d02f      	beq.n	80130b4 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8013054:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8013056:	f000 fbf9 	bl	801384c <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801305a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801305c:	2b00      	cmp	r3, #0
 801305e:	d010      	beq.n	8013082 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8013060:	4b1f      	ldr	r3, [pc, #124]	; (80130e0 <tcp_slowtmr+0x674>)
 8013062:	681b      	ldr	r3, [r3, #0]
 8013064:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013066:	429a      	cmp	r2, r3
 8013068:	d106      	bne.n	8013078 <tcp_slowtmr+0x60c>
 801306a:	4b19      	ldr	r3, [pc, #100]	; (80130d0 <tcp_slowtmr+0x664>)
 801306c:	f240 52af 	movw	r2, #1455	; 0x5af
 8013070:	491c      	ldr	r1, [pc, #112]	; (80130e4 <tcp_slowtmr+0x678>)
 8013072:	4819      	ldr	r0, [pc, #100]	; (80130d8 <tcp_slowtmr+0x66c>)
 8013074:	f008 fcd8 	bl	801ba28 <iprintf>
        prev->next = pcb->next;
 8013078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801307a:	68da      	ldr	r2, [r3, #12]
 801307c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801307e:	60da      	str	r2, [r3, #12]
 8013080:	e00f      	b.n	80130a2 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8013082:	4b17      	ldr	r3, [pc, #92]	; (80130e0 <tcp_slowtmr+0x674>)
 8013084:	681b      	ldr	r3, [r3, #0]
 8013086:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013088:	429a      	cmp	r2, r3
 801308a:	d006      	beq.n	801309a <tcp_slowtmr+0x62e>
 801308c:	4b10      	ldr	r3, [pc, #64]	; (80130d0 <tcp_slowtmr+0x664>)
 801308e:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8013092:	4915      	ldr	r1, [pc, #84]	; (80130e8 <tcp_slowtmr+0x67c>)
 8013094:	4810      	ldr	r0, [pc, #64]	; (80130d8 <tcp_slowtmr+0x66c>)
 8013096:	f008 fcc7 	bl	801ba28 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801309a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801309c:	68db      	ldr	r3, [r3, #12]
 801309e:	4a10      	ldr	r2, [pc, #64]	; (80130e0 <tcp_slowtmr+0x674>)
 80130a0:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80130a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130a4:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80130a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130a8:	68db      	ldr	r3, [r3, #12]
 80130aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80130ac:	69f8      	ldr	r0, [r7, #28]
 80130ae:	f7ff f805 	bl	80120bc <tcp_free>
 80130b2:	e004      	b.n	80130be <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80130b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130b6:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80130b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130ba:	68db      	ldr	r3, [r3, #12]
 80130bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80130be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80130c0:	2b00      	cmp	r3, #0
 80130c2:	d1a9      	bne.n	8013018 <tcp_slowtmr+0x5ac>
    }
  }
}
 80130c4:	bf00      	nop
 80130c6:	bf00      	nop
 80130c8:	3730      	adds	r7, #48	; 0x30
 80130ca:	46bd      	mov	sp, r7
 80130cc:	bdb0      	pop	{r4, r5, r7, pc}
 80130ce:	bf00      	nop
 80130d0:	0801e250 	.word	0x0801e250
 80130d4:	0801e6e0 	.word	0x0801e6e0
 80130d8:	0801e294 	.word	0x0801e294
 80130dc:	2000dd1c 	.word	0x2000dd1c
 80130e0:	2000dd28 	.word	0x2000dd28
 80130e4:	0801e710 	.word	0x0801e710
 80130e8:	0801e738 	.word	0x0801e738

080130ec <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80130ec:	b580      	push	{r7, lr}
 80130ee:	b082      	sub	sp, #8
 80130f0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80130f2:	4b2d      	ldr	r3, [pc, #180]	; (80131a8 <tcp_fasttmr+0xbc>)
 80130f4:	781b      	ldrb	r3, [r3, #0]
 80130f6:	3301      	adds	r3, #1
 80130f8:	b2da      	uxtb	r2, r3
 80130fa:	4b2b      	ldr	r3, [pc, #172]	; (80131a8 <tcp_fasttmr+0xbc>)
 80130fc:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80130fe:	4b2b      	ldr	r3, [pc, #172]	; (80131ac <tcp_fasttmr+0xc0>)
 8013100:	681b      	ldr	r3, [r3, #0]
 8013102:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8013104:	e048      	b.n	8013198 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	7f9a      	ldrb	r2, [r3, #30]
 801310a:	4b27      	ldr	r3, [pc, #156]	; (80131a8 <tcp_fasttmr+0xbc>)
 801310c:	781b      	ldrb	r3, [r3, #0]
 801310e:	429a      	cmp	r2, r3
 8013110:	d03f      	beq.n	8013192 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8013112:	4b25      	ldr	r3, [pc, #148]	; (80131a8 <tcp_fasttmr+0xbc>)
 8013114:	781a      	ldrb	r2, [r3, #0]
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	8b5b      	ldrh	r3, [r3, #26]
 801311e:	f003 0301 	and.w	r3, r3, #1
 8013122:	2b00      	cmp	r3, #0
 8013124:	d010      	beq.n	8013148 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	8b5b      	ldrh	r3, [r3, #26]
 801312a:	f043 0302 	orr.w	r3, r3, #2
 801312e:	b29a      	uxth	r2, r3
 8013130:	687b      	ldr	r3, [r7, #4]
 8013132:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8013134:	6878      	ldr	r0, [r7, #4]
 8013136:	f003 fff1 	bl	801711c <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	8b5b      	ldrh	r3, [r3, #26]
 801313e:	f023 0303 	bic.w	r3, r3, #3
 8013142:	b29a      	uxth	r2, r3
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8013148:	687b      	ldr	r3, [r7, #4]
 801314a:	8b5b      	ldrh	r3, [r3, #26]
 801314c:	f003 0308 	and.w	r3, r3, #8
 8013150:	2b00      	cmp	r3, #0
 8013152:	d009      	beq.n	8013168 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	8b5b      	ldrh	r3, [r3, #26]
 8013158:	f023 0308 	bic.w	r3, r3, #8
 801315c:	b29a      	uxth	r2, r3
 801315e:	687b      	ldr	r3, [r7, #4]
 8013160:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8013162:	6878      	ldr	r0, [r7, #4]
 8013164:	f7ff f93e 	bl	80123e4 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8013168:	687b      	ldr	r3, [r7, #4]
 801316a:	68db      	ldr	r3, [r3, #12]
 801316c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013172:	2b00      	cmp	r3, #0
 8013174:	d00a      	beq.n	801318c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8013176:	4b0e      	ldr	r3, [pc, #56]	; (80131b0 <tcp_fasttmr+0xc4>)
 8013178:	2200      	movs	r2, #0
 801317a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801317c:	6878      	ldr	r0, [r7, #4]
 801317e:	f000 f819 	bl	80131b4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8013182:	4b0b      	ldr	r3, [pc, #44]	; (80131b0 <tcp_fasttmr+0xc4>)
 8013184:	781b      	ldrb	r3, [r3, #0]
 8013186:	2b00      	cmp	r3, #0
 8013188:	d000      	beq.n	801318c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801318a:	e7b8      	b.n	80130fe <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801318c:	683b      	ldr	r3, [r7, #0]
 801318e:	607b      	str	r3, [r7, #4]
 8013190:	e002      	b.n	8013198 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8013192:	687b      	ldr	r3, [r7, #4]
 8013194:	68db      	ldr	r3, [r3, #12]
 8013196:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8013198:	687b      	ldr	r3, [r7, #4]
 801319a:	2b00      	cmp	r3, #0
 801319c:	d1b3      	bne.n	8013106 <tcp_fasttmr+0x1a>
    }
  }
}
 801319e:	bf00      	nop
 80131a0:	bf00      	nop
 80131a2:	3708      	adds	r7, #8
 80131a4:	46bd      	mov	sp, r7
 80131a6:	bd80      	pop	{r7, pc}
 80131a8:	20006996 	.word	0x20006996
 80131ac:	2000dd18 	.word	0x2000dd18
 80131b0:	2000dd14 	.word	0x2000dd14

080131b4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80131b4:	b590      	push	{r4, r7, lr}
 80131b6:	b085      	sub	sp, #20
 80131b8:	af00      	add	r7, sp, #0
 80131ba:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	2b00      	cmp	r3, #0
 80131c0:	d109      	bne.n	80131d6 <tcp_process_refused_data+0x22>
 80131c2:	4b37      	ldr	r3, [pc, #220]	; (80132a0 <tcp_process_refused_data+0xec>)
 80131c4:	f240 6209 	movw	r2, #1545	; 0x609
 80131c8:	4936      	ldr	r1, [pc, #216]	; (80132a4 <tcp_process_refused_data+0xf0>)
 80131ca:	4837      	ldr	r0, [pc, #220]	; (80132a8 <tcp_process_refused_data+0xf4>)
 80131cc:	f008 fc2c 	bl	801ba28 <iprintf>
 80131d0:	f06f 030f 	mvn.w	r3, #15
 80131d4:	e060      	b.n	8013298 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80131da:	7b5b      	ldrb	r3, [r3, #13]
 80131dc:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80131e2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	2200      	movs	r2, #0
 80131e8:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d00b      	beq.n	801320c <tcp_process_refused_data+0x58>
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80131fa:	687b      	ldr	r3, [r7, #4]
 80131fc:	6918      	ldr	r0, [r3, #16]
 80131fe:	2300      	movs	r3, #0
 8013200:	68ba      	ldr	r2, [r7, #8]
 8013202:	6879      	ldr	r1, [r7, #4]
 8013204:	47a0      	blx	r4
 8013206:	4603      	mov	r3, r0
 8013208:	73fb      	strb	r3, [r7, #15]
 801320a:	e007      	b.n	801321c <tcp_process_refused_data+0x68>
 801320c:	2300      	movs	r3, #0
 801320e:	68ba      	ldr	r2, [r7, #8]
 8013210:	6879      	ldr	r1, [r7, #4]
 8013212:	2000      	movs	r0, #0
 8013214:	f000 f8a4 	bl	8013360 <tcp_recv_null>
 8013218:	4603      	mov	r3, r0
 801321a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801321c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d12a      	bne.n	801327a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8013224:	7bbb      	ldrb	r3, [r7, #14]
 8013226:	f003 0320 	and.w	r3, r3, #32
 801322a:	2b00      	cmp	r3, #0
 801322c:	d033      	beq.n	8013296 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8013232:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8013236:	d005      	beq.n	8013244 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801323c:	3301      	adds	r3, #1
 801323e:	b29a      	uxth	r2, r3
 8013240:	687b      	ldr	r3, [r7, #4]
 8013242:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801324a:	2b00      	cmp	r3, #0
 801324c:	d00b      	beq.n	8013266 <tcp_process_refused_data+0xb2>
 801324e:	687b      	ldr	r3, [r7, #4]
 8013250:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	6918      	ldr	r0, [r3, #16]
 8013258:	2300      	movs	r3, #0
 801325a:	2200      	movs	r2, #0
 801325c:	6879      	ldr	r1, [r7, #4]
 801325e:	47a0      	blx	r4
 8013260:	4603      	mov	r3, r0
 8013262:	73fb      	strb	r3, [r7, #15]
 8013264:	e001      	b.n	801326a <tcp_process_refused_data+0xb6>
 8013266:	2300      	movs	r3, #0
 8013268:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801326a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801326e:	f113 0f0d 	cmn.w	r3, #13
 8013272:	d110      	bne.n	8013296 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8013274:	f06f 030c 	mvn.w	r3, #12
 8013278:	e00e      	b.n	8013298 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801327a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801327e:	f113 0f0d 	cmn.w	r3, #13
 8013282:	d102      	bne.n	801328a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8013284:	f06f 030c 	mvn.w	r3, #12
 8013288:	e006      	b.n	8013298 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801328a:	687b      	ldr	r3, [r7, #4]
 801328c:	68ba      	ldr	r2, [r7, #8]
 801328e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8013290:	f06f 0304 	mvn.w	r3, #4
 8013294:	e000      	b.n	8013298 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8013296:	2300      	movs	r3, #0
}
 8013298:	4618      	mov	r0, r3
 801329a:	3714      	adds	r7, #20
 801329c:	46bd      	mov	sp, r7
 801329e:	bd90      	pop	{r4, r7, pc}
 80132a0:	0801e250 	.word	0x0801e250
 80132a4:	0801e760 	.word	0x0801e760
 80132a8:	0801e294 	.word	0x0801e294

080132ac <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80132ac:	b580      	push	{r7, lr}
 80132ae:	b084      	sub	sp, #16
 80132b0:	af00      	add	r7, sp, #0
 80132b2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80132b4:	e007      	b.n	80132c6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	681b      	ldr	r3, [r3, #0]
 80132ba:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80132bc:	6878      	ldr	r0, [r7, #4]
 80132be:	f000 f80a 	bl	80132d6 <tcp_seg_free>
    seg = next;
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	2b00      	cmp	r3, #0
 80132ca:	d1f4      	bne.n	80132b6 <tcp_segs_free+0xa>
  }
}
 80132cc:	bf00      	nop
 80132ce:	bf00      	nop
 80132d0:	3710      	adds	r7, #16
 80132d2:	46bd      	mov	sp, r7
 80132d4:	bd80      	pop	{r7, pc}

080132d6 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80132d6:	b580      	push	{r7, lr}
 80132d8:	b082      	sub	sp, #8
 80132da:	af00      	add	r7, sp, #0
 80132dc:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	2b00      	cmp	r3, #0
 80132e2:	d00c      	beq.n	80132fe <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80132e4:	687b      	ldr	r3, [r7, #4]
 80132e6:	685b      	ldr	r3, [r3, #4]
 80132e8:	2b00      	cmp	r3, #0
 80132ea:	d004      	beq.n	80132f6 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80132ec:	687b      	ldr	r3, [r7, #4]
 80132ee:	685b      	ldr	r3, [r3, #4]
 80132f0:	4618      	mov	r0, r3
 80132f2:	f7fe fc27 	bl	8011b44 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80132f6:	6879      	ldr	r1, [r7, #4]
 80132f8:	2003      	movs	r0, #3
 80132fa:	f7fd fde3 	bl	8010ec4 <memp_free>
  }
}
 80132fe:	bf00      	nop
 8013300:	3708      	adds	r7, #8
 8013302:	46bd      	mov	sp, r7
 8013304:	bd80      	pop	{r7, pc}
	...

08013308 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8013308:	b580      	push	{r7, lr}
 801330a:	b084      	sub	sp, #16
 801330c:	af00      	add	r7, sp, #0
 801330e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	2b00      	cmp	r3, #0
 8013314:	d106      	bne.n	8013324 <tcp_seg_copy+0x1c>
 8013316:	4b0f      	ldr	r3, [pc, #60]	; (8013354 <tcp_seg_copy+0x4c>)
 8013318:	f240 6282 	movw	r2, #1666	; 0x682
 801331c:	490e      	ldr	r1, [pc, #56]	; (8013358 <tcp_seg_copy+0x50>)
 801331e:	480f      	ldr	r0, [pc, #60]	; (801335c <tcp_seg_copy+0x54>)
 8013320:	f008 fb82 	bl	801ba28 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8013324:	2003      	movs	r0, #3
 8013326:	f7fd fd7b 	bl	8010e20 <memp_malloc>
 801332a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801332c:	68fb      	ldr	r3, [r7, #12]
 801332e:	2b00      	cmp	r3, #0
 8013330:	d101      	bne.n	8013336 <tcp_seg_copy+0x2e>
    return NULL;
 8013332:	2300      	movs	r3, #0
 8013334:	e00a      	b.n	801334c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8013336:	2210      	movs	r2, #16
 8013338:	6879      	ldr	r1, [r7, #4]
 801333a:	68f8      	ldr	r0, [r7, #12]
 801333c:	f008 fa9a 	bl	801b874 <memcpy>
  pbuf_ref(cseg->p);
 8013340:	68fb      	ldr	r3, [r7, #12]
 8013342:	685b      	ldr	r3, [r3, #4]
 8013344:	4618      	mov	r0, r3
 8013346:	f7fe fca3 	bl	8011c90 <pbuf_ref>
  return cseg;
 801334a:	68fb      	ldr	r3, [r7, #12]
}
 801334c:	4618      	mov	r0, r3
 801334e:	3710      	adds	r7, #16
 8013350:	46bd      	mov	sp, r7
 8013352:	bd80      	pop	{r7, pc}
 8013354:	0801e250 	.word	0x0801e250
 8013358:	0801e7a4 	.word	0x0801e7a4
 801335c:	0801e294 	.word	0x0801e294

08013360 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8013360:	b580      	push	{r7, lr}
 8013362:	b084      	sub	sp, #16
 8013364:	af00      	add	r7, sp, #0
 8013366:	60f8      	str	r0, [r7, #12]
 8013368:	60b9      	str	r1, [r7, #8]
 801336a:	607a      	str	r2, [r7, #4]
 801336c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801336e:	68bb      	ldr	r3, [r7, #8]
 8013370:	2b00      	cmp	r3, #0
 8013372:	d109      	bne.n	8013388 <tcp_recv_null+0x28>
 8013374:	4b12      	ldr	r3, [pc, #72]	; (80133c0 <tcp_recv_null+0x60>)
 8013376:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801337a:	4912      	ldr	r1, [pc, #72]	; (80133c4 <tcp_recv_null+0x64>)
 801337c:	4812      	ldr	r0, [pc, #72]	; (80133c8 <tcp_recv_null+0x68>)
 801337e:	f008 fb53 	bl	801ba28 <iprintf>
 8013382:	f06f 030f 	mvn.w	r3, #15
 8013386:	e016      	b.n	80133b6 <tcp_recv_null+0x56>

  if (p != NULL) {
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	2b00      	cmp	r3, #0
 801338c:	d009      	beq.n	80133a2 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	891b      	ldrh	r3, [r3, #8]
 8013392:	4619      	mov	r1, r3
 8013394:	68b8      	ldr	r0, [r7, #8]
 8013396:	f7ff fad3 	bl	8012940 <tcp_recved>
    pbuf_free(p);
 801339a:	6878      	ldr	r0, [r7, #4]
 801339c:	f7fe fbd2 	bl	8011b44 <pbuf_free>
 80133a0:	e008      	b.n	80133b4 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80133a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80133a6:	2b00      	cmp	r3, #0
 80133a8:	d104      	bne.n	80133b4 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80133aa:	68b8      	ldr	r0, [r7, #8]
 80133ac:	f7ff f884 	bl	80124b8 <tcp_close>
 80133b0:	4603      	mov	r3, r0
 80133b2:	e000      	b.n	80133b6 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80133b4:	2300      	movs	r3, #0
}
 80133b6:	4618      	mov	r0, r3
 80133b8:	3710      	adds	r7, #16
 80133ba:	46bd      	mov	sp, r7
 80133bc:	bd80      	pop	{r7, pc}
 80133be:	bf00      	nop
 80133c0:	0801e250 	.word	0x0801e250
 80133c4:	0801e7c0 	.word	0x0801e7c0
 80133c8:	0801e294 	.word	0x0801e294

080133cc <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80133cc:	b580      	push	{r7, lr}
 80133ce:	b086      	sub	sp, #24
 80133d0:	af00      	add	r7, sp, #0
 80133d2:	4603      	mov	r3, r0
 80133d4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80133d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80133da:	2b00      	cmp	r3, #0
 80133dc:	db01      	blt.n	80133e2 <tcp_kill_prio+0x16>
 80133de:	79fb      	ldrb	r3, [r7, #7]
 80133e0:	e000      	b.n	80133e4 <tcp_kill_prio+0x18>
 80133e2:	237f      	movs	r3, #127	; 0x7f
 80133e4:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 80133e6:	7afb      	ldrb	r3, [r7, #11]
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d034      	beq.n	8013456 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 80133ec:	7afb      	ldrb	r3, [r7, #11]
 80133ee:	3b01      	subs	r3, #1
 80133f0:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 80133f2:	2300      	movs	r3, #0
 80133f4:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80133f6:	2300      	movs	r3, #0
 80133f8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80133fa:	4b19      	ldr	r3, [pc, #100]	; (8013460 <tcp_kill_prio+0x94>)
 80133fc:	681b      	ldr	r3, [r3, #0]
 80133fe:	617b      	str	r3, [r7, #20]
 8013400:	e01f      	b.n	8013442 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 8013402:	697b      	ldr	r3, [r7, #20]
 8013404:	7d5b      	ldrb	r3, [r3, #21]
 8013406:	7afa      	ldrb	r2, [r7, #11]
 8013408:	429a      	cmp	r2, r3
 801340a:	d80c      	bhi.n	8013426 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801340c:	697b      	ldr	r3, [r7, #20]
 801340e:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8013410:	7afa      	ldrb	r2, [r7, #11]
 8013412:	429a      	cmp	r2, r3
 8013414:	d112      	bne.n	801343c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8013416:	4b13      	ldr	r3, [pc, #76]	; (8013464 <tcp_kill_prio+0x98>)
 8013418:	681a      	ldr	r2, [r3, #0]
 801341a:	697b      	ldr	r3, [r7, #20]
 801341c:	6a1b      	ldr	r3, [r3, #32]
 801341e:	1ad3      	subs	r3, r2, r3
 8013420:	68fa      	ldr	r2, [r7, #12]
 8013422:	429a      	cmp	r2, r3
 8013424:	d80a      	bhi.n	801343c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8013426:	4b0f      	ldr	r3, [pc, #60]	; (8013464 <tcp_kill_prio+0x98>)
 8013428:	681a      	ldr	r2, [r3, #0]
 801342a:	697b      	ldr	r3, [r7, #20]
 801342c:	6a1b      	ldr	r3, [r3, #32]
 801342e:	1ad3      	subs	r3, r2, r3
 8013430:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8013432:	697b      	ldr	r3, [r7, #20]
 8013434:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8013436:	697b      	ldr	r3, [r7, #20]
 8013438:	7d5b      	ldrb	r3, [r3, #21]
 801343a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801343c:	697b      	ldr	r3, [r7, #20]
 801343e:	68db      	ldr	r3, [r3, #12]
 8013440:	617b      	str	r3, [r7, #20]
 8013442:	697b      	ldr	r3, [r7, #20]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d1dc      	bne.n	8013402 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8013448:	693b      	ldr	r3, [r7, #16]
 801344a:	2b00      	cmp	r3, #0
 801344c:	d004      	beq.n	8013458 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801344e:	6938      	ldr	r0, [r7, #16]
 8013450:	f7ff f978 	bl	8012744 <tcp_abort>
 8013454:	e000      	b.n	8013458 <tcp_kill_prio+0x8c>
    return;
 8013456:	bf00      	nop
  }
}
 8013458:	3718      	adds	r7, #24
 801345a:	46bd      	mov	sp, r7
 801345c:	bd80      	pop	{r7, pc}
 801345e:	bf00      	nop
 8013460:	2000dd18 	.word	0x2000dd18
 8013464:	2000dd1c 	.word	0x2000dd1c

08013468 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8013468:	b580      	push	{r7, lr}
 801346a:	b086      	sub	sp, #24
 801346c:	af00      	add	r7, sp, #0
 801346e:	4603      	mov	r3, r0
 8013470:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8013472:	79fb      	ldrb	r3, [r7, #7]
 8013474:	2b08      	cmp	r3, #8
 8013476:	d009      	beq.n	801348c <tcp_kill_state+0x24>
 8013478:	79fb      	ldrb	r3, [r7, #7]
 801347a:	2b09      	cmp	r3, #9
 801347c:	d006      	beq.n	801348c <tcp_kill_state+0x24>
 801347e:	4b1a      	ldr	r3, [pc, #104]	; (80134e8 <tcp_kill_state+0x80>)
 8013480:	f240 62dd 	movw	r2, #1757	; 0x6dd
 8013484:	4919      	ldr	r1, [pc, #100]	; (80134ec <tcp_kill_state+0x84>)
 8013486:	481a      	ldr	r0, [pc, #104]	; (80134f0 <tcp_kill_state+0x88>)
 8013488:	f008 face 	bl	801ba28 <iprintf>

  inactivity = 0;
 801348c:	2300      	movs	r3, #0
 801348e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8013490:	2300      	movs	r3, #0
 8013492:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013494:	4b17      	ldr	r3, [pc, #92]	; (80134f4 <tcp_kill_state+0x8c>)
 8013496:	681b      	ldr	r3, [r3, #0]
 8013498:	617b      	str	r3, [r7, #20]
 801349a:	e017      	b.n	80134cc <tcp_kill_state+0x64>
    if (pcb->state == state) {
 801349c:	697b      	ldr	r3, [r7, #20]
 801349e:	7d1b      	ldrb	r3, [r3, #20]
 80134a0:	79fa      	ldrb	r2, [r7, #7]
 80134a2:	429a      	cmp	r2, r3
 80134a4:	d10f      	bne.n	80134c6 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80134a6:	4b14      	ldr	r3, [pc, #80]	; (80134f8 <tcp_kill_state+0x90>)
 80134a8:	681a      	ldr	r2, [r3, #0]
 80134aa:	697b      	ldr	r3, [r7, #20]
 80134ac:	6a1b      	ldr	r3, [r3, #32]
 80134ae:	1ad3      	subs	r3, r2, r3
 80134b0:	68fa      	ldr	r2, [r7, #12]
 80134b2:	429a      	cmp	r2, r3
 80134b4:	d807      	bhi.n	80134c6 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80134b6:	4b10      	ldr	r3, [pc, #64]	; (80134f8 <tcp_kill_state+0x90>)
 80134b8:	681a      	ldr	r2, [r3, #0]
 80134ba:	697b      	ldr	r3, [r7, #20]
 80134bc:	6a1b      	ldr	r3, [r3, #32]
 80134be:	1ad3      	subs	r3, r2, r3
 80134c0:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80134c2:	697b      	ldr	r3, [r7, #20]
 80134c4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80134c6:	697b      	ldr	r3, [r7, #20]
 80134c8:	68db      	ldr	r3, [r3, #12]
 80134ca:	617b      	str	r3, [r7, #20]
 80134cc:	697b      	ldr	r3, [r7, #20]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d1e4      	bne.n	801349c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80134d2:	693b      	ldr	r3, [r7, #16]
 80134d4:	2b00      	cmp	r3, #0
 80134d6:	d003      	beq.n	80134e0 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80134d8:	2100      	movs	r1, #0
 80134da:	6938      	ldr	r0, [r7, #16]
 80134dc:	f7ff f874 	bl	80125c8 <tcp_abandon>
  }
}
 80134e0:	bf00      	nop
 80134e2:	3718      	adds	r7, #24
 80134e4:	46bd      	mov	sp, r7
 80134e6:	bd80      	pop	{r7, pc}
 80134e8:	0801e250 	.word	0x0801e250
 80134ec:	0801e7dc 	.word	0x0801e7dc
 80134f0:	0801e294 	.word	0x0801e294
 80134f4:	2000dd18 	.word	0x2000dd18
 80134f8:	2000dd1c 	.word	0x2000dd1c

080134fc <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 80134fc:	b580      	push	{r7, lr}
 80134fe:	b084      	sub	sp, #16
 8013500:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 8013502:	2300      	movs	r3, #0
 8013504:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 8013506:	2300      	movs	r3, #0
 8013508:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801350a:	4b12      	ldr	r3, [pc, #72]	; (8013554 <tcp_kill_timewait+0x58>)
 801350c:	681b      	ldr	r3, [r3, #0]
 801350e:	60fb      	str	r3, [r7, #12]
 8013510:	e012      	b.n	8013538 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8013512:	4b11      	ldr	r3, [pc, #68]	; (8013558 <tcp_kill_timewait+0x5c>)
 8013514:	681a      	ldr	r2, [r3, #0]
 8013516:	68fb      	ldr	r3, [r7, #12]
 8013518:	6a1b      	ldr	r3, [r3, #32]
 801351a:	1ad3      	subs	r3, r2, r3
 801351c:	687a      	ldr	r2, [r7, #4]
 801351e:	429a      	cmp	r2, r3
 8013520:	d807      	bhi.n	8013532 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8013522:	4b0d      	ldr	r3, [pc, #52]	; (8013558 <tcp_kill_timewait+0x5c>)
 8013524:	681a      	ldr	r2, [r3, #0]
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	6a1b      	ldr	r3, [r3, #32]
 801352a:	1ad3      	subs	r3, r2, r3
 801352c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801352e:	68fb      	ldr	r3, [r7, #12]
 8013530:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013532:	68fb      	ldr	r3, [r7, #12]
 8013534:	68db      	ldr	r3, [r3, #12]
 8013536:	60fb      	str	r3, [r7, #12]
 8013538:	68fb      	ldr	r3, [r7, #12]
 801353a:	2b00      	cmp	r3, #0
 801353c:	d1e9      	bne.n	8013512 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801353e:	68bb      	ldr	r3, [r7, #8]
 8013540:	2b00      	cmp	r3, #0
 8013542:	d002      	beq.n	801354a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8013544:	68b8      	ldr	r0, [r7, #8]
 8013546:	f7ff f8fd 	bl	8012744 <tcp_abort>
  }
}
 801354a:	bf00      	nop
 801354c:	3710      	adds	r7, #16
 801354e:	46bd      	mov	sp, r7
 8013550:	bd80      	pop	{r7, pc}
 8013552:	bf00      	nop
 8013554:	2000dd28 	.word	0x2000dd28
 8013558:	2000dd1c 	.word	0x2000dd1c

0801355c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 801355c:	b580      	push	{r7, lr}
 801355e:	b082      	sub	sp, #8
 8013560:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8013562:	4b10      	ldr	r3, [pc, #64]	; (80135a4 <tcp_handle_closepend+0x48>)
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8013568:	e014      	b.n	8013594 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 801356a:	687b      	ldr	r3, [r7, #4]
 801356c:	68db      	ldr	r3, [r3, #12]
 801356e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	8b5b      	ldrh	r3, [r3, #26]
 8013574:	f003 0308 	and.w	r3, r3, #8
 8013578:	2b00      	cmp	r3, #0
 801357a:	d009      	beq.n	8013590 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	8b5b      	ldrh	r3, [r3, #26]
 8013580:	f023 0308 	bic.w	r3, r3, #8
 8013584:	b29a      	uxth	r2, r3
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 801358a:	6878      	ldr	r0, [r7, #4]
 801358c:	f7fe ff2a 	bl	80123e4 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8013590:	683b      	ldr	r3, [r7, #0]
 8013592:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8013594:	687b      	ldr	r3, [r7, #4]
 8013596:	2b00      	cmp	r3, #0
 8013598:	d1e7      	bne.n	801356a <tcp_handle_closepend+0xe>
  }
}
 801359a:	bf00      	nop
 801359c:	bf00      	nop
 801359e:	3708      	adds	r7, #8
 80135a0:	46bd      	mov	sp, r7
 80135a2:	bd80      	pop	{r7, pc}
 80135a4:	2000dd18 	.word	0x2000dd18

080135a8 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80135a8:	b580      	push	{r7, lr}
 80135aa:	b084      	sub	sp, #16
 80135ac:	af00      	add	r7, sp, #0
 80135ae:	4603      	mov	r3, r0
 80135b0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80135b2:	2001      	movs	r0, #1
 80135b4:	f7fd fc34 	bl	8010e20 <memp_malloc>
 80135b8:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	2b00      	cmp	r3, #0
 80135be:	d126      	bne.n	801360e <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80135c0:	f7ff ffcc 	bl	801355c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80135c4:	f7ff ff9a 	bl	80134fc <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80135c8:	2001      	movs	r0, #1
 80135ca:	f7fd fc29 	bl	8010e20 <memp_malloc>
 80135ce:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80135d0:	68fb      	ldr	r3, [r7, #12]
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d11b      	bne.n	801360e <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80135d6:	2009      	movs	r0, #9
 80135d8:	f7ff ff46 	bl	8013468 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80135dc:	2001      	movs	r0, #1
 80135de:	f7fd fc1f 	bl	8010e20 <memp_malloc>
 80135e2:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80135e4:	68fb      	ldr	r3, [r7, #12]
 80135e6:	2b00      	cmp	r3, #0
 80135e8:	d111      	bne.n	801360e <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80135ea:	2008      	movs	r0, #8
 80135ec:	f7ff ff3c 	bl	8013468 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80135f0:	2001      	movs	r0, #1
 80135f2:	f7fd fc15 	bl	8010e20 <memp_malloc>
 80135f6:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80135f8:	68fb      	ldr	r3, [r7, #12]
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d107      	bne.n	801360e <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80135fe:	79fb      	ldrb	r3, [r7, #7]
 8013600:	4618      	mov	r0, r3
 8013602:	f7ff fee3 	bl	80133cc <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8013606:	2001      	movs	r0, #1
 8013608:	f7fd fc0a 	bl	8010e20 <memp_malloc>
 801360c:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	2b00      	cmp	r3, #0
 8013612:	d03f      	beq.n	8013694 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 8013614:	229c      	movs	r2, #156	; 0x9c
 8013616:	2100      	movs	r1, #0
 8013618:	68f8      	ldr	r0, [r7, #12]
 801361a:	f008 f953 	bl	801b8c4 <memset>
    pcb->prio = prio;
 801361e:	68fb      	ldr	r3, [r7, #12]
 8013620:	79fa      	ldrb	r2, [r7, #7]
 8013622:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8013624:	68fb      	ldr	r3, [r7, #12]
 8013626:	f44f 6286 	mov.w	r2, #1072	; 0x430
 801362a:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801362e:	68fb      	ldr	r3, [r7, #12]
 8013630:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8013634:	855a      	strh	r2, [r3, #42]	; 0x2a
 8013636:	68fb      	ldr	r3, [r7, #12]
 8013638:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801363a:	68fb      	ldr	r3, [r7, #12]
 801363c:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 801363e:	68fb      	ldr	r3, [r7, #12]
 8013640:	22ff      	movs	r2, #255	; 0xff
 8013642:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8013644:	68fb      	ldr	r3, [r7, #12]
 8013646:	f44f 7206 	mov.w	r2, #536	; 0x218
 801364a:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801364c:	68fb      	ldr	r3, [r7, #12]
 801364e:	2206      	movs	r2, #6
 8013650:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8013654:	68fb      	ldr	r3, [r7, #12]
 8013656:	2206      	movs	r2, #6
 8013658:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 801365a:	68fb      	ldr	r3, [r7, #12]
 801365c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8013660:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 8013662:	68fb      	ldr	r3, [r7, #12]
 8013664:	2201      	movs	r2, #1
 8013666:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 801366a:	4b0d      	ldr	r3, [pc, #52]	; (80136a0 <tcp_alloc+0xf8>)
 801366c:	681a      	ldr	r2, [r3, #0]
 801366e:	68fb      	ldr	r3, [r7, #12]
 8013670:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8013672:	4b0c      	ldr	r3, [pc, #48]	; (80136a4 <tcp_alloc+0xfc>)
 8013674:	781a      	ldrb	r2, [r3, #0]
 8013676:	68fb      	ldr	r3, [r7, #12]
 8013678:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801367a:	68fb      	ldr	r3, [r7, #12]
 801367c:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8013680:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8013684:	68fb      	ldr	r3, [r7, #12]
 8013686:	4a08      	ldr	r2, [pc, #32]	; (80136a8 <tcp_alloc+0x100>)
 8013688:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801368c:	68fb      	ldr	r3, [r7, #12]
 801368e:	4a07      	ldr	r2, [pc, #28]	; (80136ac <tcp_alloc+0x104>)
 8013690:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8013694:	68fb      	ldr	r3, [r7, #12]
}
 8013696:	4618      	mov	r0, r3
 8013698:	3710      	adds	r7, #16
 801369a:	46bd      	mov	sp, r7
 801369c:	bd80      	pop	{r7, pc}
 801369e:	bf00      	nop
 80136a0:	2000dd1c 	.word	0x2000dd1c
 80136a4:	20006996 	.word	0x20006996
 80136a8:	08013361 	.word	0x08013361
 80136ac:	006ddd00 	.word	0x006ddd00

080136b0 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 80136b0:	b580      	push	{r7, lr}
 80136b2:	b084      	sub	sp, #16
 80136b4:	af00      	add	r7, sp, #0
 80136b6:	4603      	mov	r3, r0
 80136b8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 80136ba:	2040      	movs	r0, #64	; 0x40
 80136bc:	f7ff ff74 	bl	80135a8 <tcp_alloc>
 80136c0:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80136c2:	68fb      	ldr	r3, [r7, #12]
}
 80136c4:	4618      	mov	r0, r3
 80136c6:	3710      	adds	r7, #16
 80136c8:	46bd      	mov	sp, r7
 80136ca:	bd80      	pop	{r7, pc}

080136cc <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 80136cc:	b480      	push	{r7}
 80136ce:	b083      	sub	sp, #12
 80136d0:	af00      	add	r7, sp, #0
 80136d2:	6078      	str	r0, [r7, #4]
 80136d4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 80136d6:	687b      	ldr	r3, [r7, #4]
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d002      	beq.n	80136e2 <tcp_arg+0x16>
    pcb->callback_arg = arg;
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	683a      	ldr	r2, [r7, #0]
 80136e0:	611a      	str	r2, [r3, #16]
  }
}
 80136e2:	bf00      	nop
 80136e4:	370c      	adds	r7, #12
 80136e6:	46bd      	mov	sp, r7
 80136e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136ec:	4770      	bx	lr
	...

080136f0 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 80136f0:	b580      	push	{r7, lr}
 80136f2:	b082      	sub	sp, #8
 80136f4:	af00      	add	r7, sp, #0
 80136f6:	6078      	str	r0, [r7, #4]
 80136f8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	2b00      	cmp	r3, #0
 80136fe:	d00e      	beq.n	801371e <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	7d1b      	ldrb	r3, [r3, #20]
 8013704:	2b01      	cmp	r3, #1
 8013706:	d106      	bne.n	8013716 <tcp_recv+0x26>
 8013708:	4b07      	ldr	r3, [pc, #28]	; (8013728 <tcp_recv+0x38>)
 801370a:	f240 72df 	movw	r2, #2015	; 0x7df
 801370e:	4907      	ldr	r1, [pc, #28]	; (801372c <tcp_recv+0x3c>)
 8013710:	4807      	ldr	r0, [pc, #28]	; (8013730 <tcp_recv+0x40>)
 8013712:	f008 f989 	bl	801ba28 <iprintf>
    pcb->recv = recv;
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	683a      	ldr	r2, [r7, #0]
 801371a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 801371e:	bf00      	nop
 8013720:	3708      	adds	r7, #8
 8013722:	46bd      	mov	sp, r7
 8013724:	bd80      	pop	{r7, pc}
 8013726:	bf00      	nop
 8013728:	0801e250 	.word	0x0801e250
 801372c:	0801e7ec 	.word	0x0801e7ec
 8013730:	0801e294 	.word	0x0801e294

08013734 <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 8013734:	b580      	push	{r7, lr}
 8013736:	b082      	sub	sp, #8
 8013738:	af00      	add	r7, sp, #0
 801373a:	6078      	str	r0, [r7, #4]
 801373c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	2b00      	cmp	r3, #0
 8013742:	d00e      	beq.n	8013762 <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	7d1b      	ldrb	r3, [r3, #20]
 8013748:	2b01      	cmp	r3, #1
 801374a:	d106      	bne.n	801375a <tcp_sent+0x26>
 801374c:	4b07      	ldr	r3, [pc, #28]	; (801376c <tcp_sent+0x38>)
 801374e:	f240 72f3 	movw	r2, #2035	; 0x7f3
 8013752:	4907      	ldr	r1, [pc, #28]	; (8013770 <tcp_sent+0x3c>)
 8013754:	4807      	ldr	r0, [pc, #28]	; (8013774 <tcp_sent+0x40>)
 8013756:	f008 f967 	bl	801ba28 <iprintf>
    pcb->sent = sent;
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	683a      	ldr	r2, [r7, #0]
 801375e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 8013762:	bf00      	nop
 8013764:	3708      	adds	r7, #8
 8013766:	46bd      	mov	sp, r7
 8013768:	bd80      	pop	{r7, pc}
 801376a:	bf00      	nop
 801376c:	0801e250 	.word	0x0801e250
 8013770:	0801e814 	.word	0x0801e814
 8013774:	0801e294 	.word	0x0801e294

08013778 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8013778:	b580      	push	{r7, lr}
 801377a:	b082      	sub	sp, #8
 801377c:	af00      	add	r7, sp, #0
 801377e:	6078      	str	r0, [r7, #4]
 8013780:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	2b00      	cmp	r3, #0
 8013786:	d00e      	beq.n	80137a6 <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8013788:	687b      	ldr	r3, [r7, #4]
 801378a:	7d1b      	ldrb	r3, [r3, #20]
 801378c:	2b01      	cmp	r3, #1
 801378e:	d106      	bne.n	801379e <tcp_err+0x26>
 8013790:	4b07      	ldr	r3, [pc, #28]	; (80137b0 <tcp_err+0x38>)
 8013792:	f640 020d 	movw	r2, #2061	; 0x80d
 8013796:	4907      	ldr	r1, [pc, #28]	; (80137b4 <tcp_err+0x3c>)
 8013798:	4807      	ldr	r0, [pc, #28]	; (80137b8 <tcp_err+0x40>)
 801379a:	f008 f945 	bl	801ba28 <iprintf>
    pcb->errf = err;
 801379e:	687b      	ldr	r3, [r7, #4]
 80137a0:	683a      	ldr	r2, [r7, #0]
 80137a2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 80137a6:	bf00      	nop
 80137a8:	3708      	adds	r7, #8
 80137aa:	46bd      	mov	sp, r7
 80137ac:	bd80      	pop	{r7, pc}
 80137ae:	bf00      	nop
 80137b0:	0801e250 	.word	0x0801e250
 80137b4:	0801e83c 	.word	0x0801e83c
 80137b8:	0801e294 	.word	0x0801e294

080137bc <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 80137bc:	b480      	push	{r7}
 80137be:	b085      	sub	sp, #20
 80137c0:	af00      	add	r7, sp, #0
 80137c2:	6078      	str	r0, [r7, #4]
 80137c4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 80137c6:	687b      	ldr	r3, [r7, #4]
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d008      	beq.n	80137de <tcp_accept+0x22>
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	7d1b      	ldrb	r3, [r3, #20]
 80137d0:	2b01      	cmp	r3, #1
 80137d2:	d104      	bne.n	80137de <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 80137d8:	68fb      	ldr	r3, [r7, #12]
 80137da:	683a      	ldr	r2, [r7, #0]
 80137dc:	619a      	str	r2, [r3, #24]
  }
}
 80137de:	bf00      	nop
 80137e0:	3714      	adds	r7, #20
 80137e2:	46bd      	mov	sp, r7
 80137e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137e8:	4770      	bx	lr
	...

080137ec <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 80137ec:	b580      	push	{r7, lr}
 80137ee:	b084      	sub	sp, #16
 80137f0:	af00      	add	r7, sp, #0
 80137f2:	60f8      	str	r0, [r7, #12]
 80137f4:	60b9      	str	r1, [r7, #8]
 80137f6:	4613      	mov	r3, r2
 80137f8:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	2b00      	cmp	r3, #0
 80137fe:	d107      	bne.n	8013810 <tcp_poll+0x24>
 8013800:	4b0e      	ldr	r3, [pc, #56]	; (801383c <tcp_poll+0x50>)
 8013802:	f640 023d 	movw	r2, #2109	; 0x83d
 8013806:	490e      	ldr	r1, [pc, #56]	; (8013840 <tcp_poll+0x54>)
 8013808:	480e      	ldr	r0, [pc, #56]	; (8013844 <tcp_poll+0x58>)
 801380a:	f008 f90d 	bl	801ba28 <iprintf>
 801380e:	e011      	b.n	8013834 <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8013810:	68fb      	ldr	r3, [r7, #12]
 8013812:	7d1b      	ldrb	r3, [r3, #20]
 8013814:	2b01      	cmp	r3, #1
 8013816:	d106      	bne.n	8013826 <tcp_poll+0x3a>
 8013818:	4b08      	ldr	r3, [pc, #32]	; (801383c <tcp_poll+0x50>)
 801381a:	f640 023e 	movw	r2, #2110	; 0x83e
 801381e:	490a      	ldr	r1, [pc, #40]	; (8013848 <tcp_poll+0x5c>)
 8013820:	4808      	ldr	r0, [pc, #32]	; (8013844 <tcp_poll+0x58>)
 8013822:	f008 f901 	bl	801ba28 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8013826:	68fb      	ldr	r3, [r7, #12]
 8013828:	68ba      	ldr	r2, [r7, #8]
 801382a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	79fa      	ldrb	r2, [r7, #7]
 8013832:	775a      	strb	r2, [r3, #29]
}
 8013834:	3710      	adds	r7, #16
 8013836:	46bd      	mov	sp, r7
 8013838:	bd80      	pop	{r7, pc}
 801383a:	bf00      	nop
 801383c:	0801e250 	.word	0x0801e250
 8013840:	0801e864 	.word	0x0801e864
 8013844:	0801e294 	.word	0x0801e294
 8013848:	0801e87c 	.word	0x0801e87c

0801384c <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 801384c:	b580      	push	{r7, lr}
 801384e:	b082      	sub	sp, #8
 8013850:	af00      	add	r7, sp, #0
 8013852:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	2b00      	cmp	r3, #0
 8013858:	d107      	bne.n	801386a <tcp_pcb_purge+0x1e>
 801385a:	4b21      	ldr	r3, [pc, #132]	; (80138e0 <tcp_pcb_purge+0x94>)
 801385c:	f640 0251 	movw	r2, #2129	; 0x851
 8013860:	4920      	ldr	r1, [pc, #128]	; (80138e4 <tcp_pcb_purge+0x98>)
 8013862:	4821      	ldr	r0, [pc, #132]	; (80138e8 <tcp_pcb_purge+0x9c>)
 8013864:	f008 f8e0 	bl	801ba28 <iprintf>
 8013868:	e037      	b.n	80138da <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	7d1b      	ldrb	r3, [r3, #20]
 801386e:	2b00      	cmp	r3, #0
 8013870:	d033      	beq.n	80138da <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8013876:	2b0a      	cmp	r3, #10
 8013878:	d02f      	beq.n	80138da <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 801387e:	2b01      	cmp	r3, #1
 8013880:	d02b      	beq.n	80138da <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8013886:	2b00      	cmp	r3, #0
 8013888:	d007      	beq.n	801389a <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801388e:	4618      	mov	r0, r3
 8013890:	f7fe f958 	bl	8011b44 <pbuf_free>
      pcb->refused_data = NULL;
 8013894:	687b      	ldr	r3, [r7, #4]
 8013896:	2200      	movs	r2, #0
 8013898:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d002      	beq.n	80138a8 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80138a2:	6878      	ldr	r0, [r7, #4]
 80138a4:	f000 f986 	bl	8013bb4 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80138ae:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80138b4:	4618      	mov	r0, r3
 80138b6:	f7ff fcf9 	bl	80132ac <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80138ba:	687b      	ldr	r3, [r7, #4]
 80138bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80138be:	4618      	mov	r0, r3
 80138c0:	f7ff fcf4 	bl	80132ac <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	2200      	movs	r2, #0
 80138c8:	66da      	str	r2, [r3, #108]	; 0x6c
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	2200      	movs	r2, #0
 80138d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 80138da:	3708      	adds	r7, #8
 80138dc:	46bd      	mov	sp, r7
 80138de:	bd80      	pop	{r7, pc}
 80138e0:	0801e250 	.word	0x0801e250
 80138e4:	0801e89c 	.word	0x0801e89c
 80138e8:	0801e294 	.word	0x0801e294

080138ec <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 80138ec:	b580      	push	{r7, lr}
 80138ee:	b084      	sub	sp, #16
 80138f0:	af00      	add	r7, sp, #0
 80138f2:	6078      	str	r0, [r7, #4]
 80138f4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 80138f6:	683b      	ldr	r3, [r7, #0]
 80138f8:	2b00      	cmp	r3, #0
 80138fa:	d106      	bne.n	801390a <tcp_pcb_remove+0x1e>
 80138fc:	4b3e      	ldr	r3, [pc, #248]	; (80139f8 <tcp_pcb_remove+0x10c>)
 80138fe:	f640 0283 	movw	r2, #2179	; 0x883
 8013902:	493e      	ldr	r1, [pc, #248]	; (80139fc <tcp_pcb_remove+0x110>)
 8013904:	483e      	ldr	r0, [pc, #248]	; (8013a00 <tcp_pcb_remove+0x114>)
 8013906:	f008 f88f 	bl	801ba28 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801390a:	687b      	ldr	r3, [r7, #4]
 801390c:	2b00      	cmp	r3, #0
 801390e:	d106      	bne.n	801391e <tcp_pcb_remove+0x32>
 8013910:	4b39      	ldr	r3, [pc, #228]	; (80139f8 <tcp_pcb_remove+0x10c>)
 8013912:	f640 0284 	movw	r2, #2180	; 0x884
 8013916:	493b      	ldr	r1, [pc, #236]	; (8013a04 <tcp_pcb_remove+0x118>)
 8013918:	4839      	ldr	r0, [pc, #228]	; (8013a00 <tcp_pcb_remove+0x114>)
 801391a:	f008 f885 	bl	801ba28 <iprintf>

  TCP_RMV(pcblist, pcb);
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	681b      	ldr	r3, [r3, #0]
 8013922:	683a      	ldr	r2, [r7, #0]
 8013924:	429a      	cmp	r2, r3
 8013926:	d105      	bne.n	8013934 <tcp_pcb_remove+0x48>
 8013928:	687b      	ldr	r3, [r7, #4]
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	68da      	ldr	r2, [r3, #12]
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	601a      	str	r2, [r3, #0]
 8013932:	e013      	b.n	801395c <tcp_pcb_remove+0x70>
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	681b      	ldr	r3, [r3, #0]
 8013938:	60fb      	str	r3, [r7, #12]
 801393a:	e00c      	b.n	8013956 <tcp_pcb_remove+0x6a>
 801393c:	68fb      	ldr	r3, [r7, #12]
 801393e:	68db      	ldr	r3, [r3, #12]
 8013940:	683a      	ldr	r2, [r7, #0]
 8013942:	429a      	cmp	r2, r3
 8013944:	d104      	bne.n	8013950 <tcp_pcb_remove+0x64>
 8013946:	683b      	ldr	r3, [r7, #0]
 8013948:	68da      	ldr	r2, [r3, #12]
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	60da      	str	r2, [r3, #12]
 801394e:	e005      	b.n	801395c <tcp_pcb_remove+0x70>
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	68db      	ldr	r3, [r3, #12]
 8013954:	60fb      	str	r3, [r7, #12]
 8013956:	68fb      	ldr	r3, [r7, #12]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d1ef      	bne.n	801393c <tcp_pcb_remove+0x50>
 801395c:	683b      	ldr	r3, [r7, #0]
 801395e:	2200      	movs	r2, #0
 8013960:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8013962:	6838      	ldr	r0, [r7, #0]
 8013964:	f7ff ff72 	bl	801384c <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8013968:	683b      	ldr	r3, [r7, #0]
 801396a:	7d1b      	ldrb	r3, [r3, #20]
 801396c:	2b0a      	cmp	r3, #10
 801396e:	d013      	beq.n	8013998 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8013970:	683b      	ldr	r3, [r7, #0]
 8013972:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8013974:	2b01      	cmp	r3, #1
 8013976:	d00f      	beq.n	8013998 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8013978:	683b      	ldr	r3, [r7, #0]
 801397a:	8b5b      	ldrh	r3, [r3, #26]
 801397c:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8013980:	2b00      	cmp	r3, #0
 8013982:	d009      	beq.n	8013998 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8013984:	683b      	ldr	r3, [r7, #0]
 8013986:	8b5b      	ldrh	r3, [r3, #26]
 8013988:	f043 0302 	orr.w	r3, r3, #2
 801398c:	b29a      	uxth	r2, r3
 801398e:	683b      	ldr	r3, [r7, #0]
 8013990:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8013992:	6838      	ldr	r0, [r7, #0]
 8013994:	f003 fbc2 	bl	801711c <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8013998:	683b      	ldr	r3, [r7, #0]
 801399a:	7d1b      	ldrb	r3, [r3, #20]
 801399c:	2b01      	cmp	r3, #1
 801399e:	d020      	beq.n	80139e2 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80139a0:	683b      	ldr	r3, [r7, #0]
 80139a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80139a4:	2b00      	cmp	r3, #0
 80139a6:	d006      	beq.n	80139b6 <tcp_pcb_remove+0xca>
 80139a8:	4b13      	ldr	r3, [pc, #76]	; (80139f8 <tcp_pcb_remove+0x10c>)
 80139aa:	f640 0293 	movw	r2, #2195	; 0x893
 80139ae:	4916      	ldr	r1, [pc, #88]	; (8013a08 <tcp_pcb_remove+0x11c>)
 80139b0:	4813      	ldr	r0, [pc, #76]	; (8013a00 <tcp_pcb_remove+0x114>)
 80139b2:	f008 f839 	bl	801ba28 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80139b6:	683b      	ldr	r3, [r7, #0]
 80139b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d006      	beq.n	80139cc <tcp_pcb_remove+0xe0>
 80139be:	4b0e      	ldr	r3, [pc, #56]	; (80139f8 <tcp_pcb_remove+0x10c>)
 80139c0:	f640 0294 	movw	r2, #2196	; 0x894
 80139c4:	4911      	ldr	r1, [pc, #68]	; (8013a0c <tcp_pcb_remove+0x120>)
 80139c6:	480e      	ldr	r0, [pc, #56]	; (8013a00 <tcp_pcb_remove+0x114>)
 80139c8:	f008 f82e 	bl	801ba28 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 80139cc:	683b      	ldr	r3, [r7, #0]
 80139ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	d006      	beq.n	80139e2 <tcp_pcb_remove+0xf6>
 80139d4:	4b08      	ldr	r3, [pc, #32]	; (80139f8 <tcp_pcb_remove+0x10c>)
 80139d6:	f640 0296 	movw	r2, #2198	; 0x896
 80139da:	490d      	ldr	r1, [pc, #52]	; (8013a10 <tcp_pcb_remove+0x124>)
 80139dc:	4808      	ldr	r0, [pc, #32]	; (8013a00 <tcp_pcb_remove+0x114>)
 80139de:	f008 f823 	bl	801ba28 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 80139e2:	683b      	ldr	r3, [r7, #0]
 80139e4:	2200      	movs	r2, #0
 80139e6:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 80139e8:	683b      	ldr	r3, [r7, #0]
 80139ea:	2200      	movs	r2, #0
 80139ec:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 80139ee:	bf00      	nop
 80139f0:	3710      	adds	r7, #16
 80139f2:	46bd      	mov	sp, r7
 80139f4:	bd80      	pop	{r7, pc}
 80139f6:	bf00      	nop
 80139f8:	0801e250 	.word	0x0801e250
 80139fc:	0801e8b8 	.word	0x0801e8b8
 8013a00:	0801e294 	.word	0x0801e294
 8013a04:	0801e8d4 	.word	0x0801e8d4
 8013a08:	0801e8f4 	.word	0x0801e8f4
 8013a0c:	0801e90c 	.word	0x0801e90c
 8013a10:	0801e928 	.word	0x0801e928

08013a14 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8013a14:	b580      	push	{r7, lr}
 8013a16:	b082      	sub	sp, #8
 8013a18:	af00      	add	r7, sp, #0
 8013a1a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8013a1c:	687b      	ldr	r3, [r7, #4]
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d106      	bne.n	8013a30 <tcp_next_iss+0x1c>
 8013a22:	4b0a      	ldr	r3, [pc, #40]	; (8013a4c <tcp_next_iss+0x38>)
 8013a24:	f640 02af 	movw	r2, #2223	; 0x8af
 8013a28:	4909      	ldr	r1, [pc, #36]	; (8013a50 <tcp_next_iss+0x3c>)
 8013a2a:	480a      	ldr	r0, [pc, #40]	; (8013a54 <tcp_next_iss+0x40>)
 8013a2c:	f007 fffc 	bl	801ba28 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8013a30:	4b09      	ldr	r3, [pc, #36]	; (8013a58 <tcp_next_iss+0x44>)
 8013a32:	681a      	ldr	r2, [r3, #0]
 8013a34:	4b09      	ldr	r3, [pc, #36]	; (8013a5c <tcp_next_iss+0x48>)
 8013a36:	681b      	ldr	r3, [r3, #0]
 8013a38:	4413      	add	r3, r2
 8013a3a:	4a07      	ldr	r2, [pc, #28]	; (8013a58 <tcp_next_iss+0x44>)
 8013a3c:	6013      	str	r3, [r2, #0]
  return iss;
 8013a3e:	4b06      	ldr	r3, [pc, #24]	; (8013a58 <tcp_next_iss+0x44>)
 8013a40:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8013a42:	4618      	mov	r0, r3
 8013a44:	3708      	adds	r7, #8
 8013a46:	46bd      	mov	sp, r7
 8013a48:	bd80      	pop	{r7, pc}
 8013a4a:	bf00      	nop
 8013a4c:	0801e250 	.word	0x0801e250
 8013a50:	0801e940 	.word	0x0801e940
 8013a54:	0801e294 	.word	0x0801e294
 8013a58:	200000a8 	.word	0x200000a8
 8013a5c:	2000dd1c 	.word	0x2000dd1c

08013a60 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8013a60:	b580      	push	{r7, lr}
 8013a62:	b086      	sub	sp, #24
 8013a64:	af00      	add	r7, sp, #0
 8013a66:	4603      	mov	r3, r0
 8013a68:	60b9      	str	r1, [r7, #8]
 8013a6a:	607a      	str	r2, [r7, #4]
 8013a6c:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	2b00      	cmp	r3, #0
 8013a72:	d106      	bne.n	8013a82 <tcp_eff_send_mss_netif+0x22>
 8013a74:	4b14      	ldr	r3, [pc, #80]	; (8013ac8 <tcp_eff_send_mss_netif+0x68>)
 8013a76:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8013a7a:	4914      	ldr	r1, [pc, #80]	; (8013acc <tcp_eff_send_mss_netif+0x6c>)
 8013a7c:	4814      	ldr	r0, [pc, #80]	; (8013ad0 <tcp_eff_send_mss_netif+0x70>)
 8013a7e:	f007 ffd3 	bl	801ba28 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8013a82:	68bb      	ldr	r3, [r7, #8]
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	d101      	bne.n	8013a8c <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8013a88:	89fb      	ldrh	r3, [r7, #14]
 8013a8a:	e019      	b.n	8013ac0 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8013a8c:	68bb      	ldr	r3, [r7, #8]
 8013a8e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8013a90:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8013a92:	8afb      	ldrh	r3, [r7, #22]
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	d012      	beq.n	8013abe <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8013a98:	2328      	movs	r3, #40	; 0x28
 8013a9a:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8013a9c:	8afa      	ldrh	r2, [r7, #22]
 8013a9e:	8abb      	ldrh	r3, [r7, #20]
 8013aa0:	429a      	cmp	r2, r3
 8013aa2:	d904      	bls.n	8013aae <tcp_eff_send_mss_netif+0x4e>
 8013aa4:	8afa      	ldrh	r2, [r7, #22]
 8013aa6:	8abb      	ldrh	r3, [r7, #20]
 8013aa8:	1ad3      	subs	r3, r2, r3
 8013aaa:	b29b      	uxth	r3, r3
 8013aac:	e000      	b.n	8013ab0 <tcp_eff_send_mss_netif+0x50>
 8013aae:	2300      	movs	r3, #0
 8013ab0:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8013ab2:	8a7a      	ldrh	r2, [r7, #18]
 8013ab4:	89fb      	ldrh	r3, [r7, #14]
 8013ab6:	4293      	cmp	r3, r2
 8013ab8:	bf28      	it	cs
 8013aba:	4613      	movcs	r3, r2
 8013abc:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8013abe:	89fb      	ldrh	r3, [r7, #14]
}
 8013ac0:	4618      	mov	r0, r3
 8013ac2:	3718      	adds	r7, #24
 8013ac4:	46bd      	mov	sp, r7
 8013ac6:	bd80      	pop	{r7, pc}
 8013ac8:	0801e250 	.word	0x0801e250
 8013acc:	0801e95c 	.word	0x0801e95c
 8013ad0:	0801e294 	.word	0x0801e294

08013ad4 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	b084      	sub	sp, #16
 8013ad8:	af00      	add	r7, sp, #0
 8013ada:	6078      	str	r0, [r7, #4]
 8013adc:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8013ade:	683b      	ldr	r3, [r7, #0]
 8013ae0:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	2b00      	cmp	r3, #0
 8013ae6:	d119      	bne.n	8013b1c <tcp_netif_ip_addr_changed_pcblist+0x48>
 8013ae8:	4b10      	ldr	r3, [pc, #64]	; (8013b2c <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8013aea:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8013aee:	4910      	ldr	r1, [pc, #64]	; (8013b30 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8013af0:	4810      	ldr	r0, [pc, #64]	; (8013b34 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8013af2:	f007 ff99 	bl	801ba28 <iprintf>

  while (pcb != NULL) {
 8013af6:	e011      	b.n	8013b1c <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8013af8:	68fb      	ldr	r3, [r7, #12]
 8013afa:	681a      	ldr	r2, [r3, #0]
 8013afc:	687b      	ldr	r3, [r7, #4]
 8013afe:	681b      	ldr	r3, [r3, #0]
 8013b00:	429a      	cmp	r2, r3
 8013b02:	d108      	bne.n	8013b16 <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8013b04:	68fb      	ldr	r3, [r7, #12]
 8013b06:	68db      	ldr	r3, [r3, #12]
 8013b08:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8013b0a:	68f8      	ldr	r0, [r7, #12]
 8013b0c:	f7fe fe1a 	bl	8012744 <tcp_abort>
      pcb = next;
 8013b10:	68bb      	ldr	r3, [r7, #8]
 8013b12:	60fb      	str	r3, [r7, #12]
 8013b14:	e002      	b.n	8013b1c <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8013b16:	68fb      	ldr	r3, [r7, #12]
 8013b18:	68db      	ldr	r3, [r3, #12]
 8013b1a:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8013b1c:	68fb      	ldr	r3, [r7, #12]
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d1ea      	bne.n	8013af8 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8013b22:	bf00      	nop
 8013b24:	bf00      	nop
 8013b26:	3710      	adds	r7, #16
 8013b28:	46bd      	mov	sp, r7
 8013b2a:	bd80      	pop	{r7, pc}
 8013b2c:	0801e250 	.word	0x0801e250
 8013b30:	0801e984 	.word	0x0801e984
 8013b34:	0801e294 	.word	0x0801e294

08013b38 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013b38:	b580      	push	{r7, lr}
 8013b3a:	b084      	sub	sp, #16
 8013b3c:	af00      	add	r7, sp, #0
 8013b3e:	6078      	str	r0, [r7, #4]
 8013b40:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d02a      	beq.n	8013b9e <tcp_netif_ip_addr_changed+0x66>
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	681b      	ldr	r3, [r3, #0]
 8013b4c:	2b00      	cmp	r3, #0
 8013b4e:	d026      	beq.n	8013b9e <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8013b50:	4b15      	ldr	r3, [pc, #84]	; (8013ba8 <tcp_netif_ip_addr_changed+0x70>)
 8013b52:	681b      	ldr	r3, [r3, #0]
 8013b54:	4619      	mov	r1, r3
 8013b56:	6878      	ldr	r0, [r7, #4]
 8013b58:	f7ff ffbc 	bl	8013ad4 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8013b5c:	4b13      	ldr	r3, [pc, #76]	; (8013bac <tcp_netif_ip_addr_changed+0x74>)
 8013b5e:	681b      	ldr	r3, [r3, #0]
 8013b60:	4619      	mov	r1, r3
 8013b62:	6878      	ldr	r0, [r7, #4]
 8013b64:	f7ff ffb6 	bl	8013ad4 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8013b68:	683b      	ldr	r3, [r7, #0]
 8013b6a:	2b00      	cmp	r3, #0
 8013b6c:	d017      	beq.n	8013b9e <tcp_netif_ip_addr_changed+0x66>
 8013b6e:	683b      	ldr	r3, [r7, #0]
 8013b70:	681b      	ldr	r3, [r3, #0]
 8013b72:	2b00      	cmp	r3, #0
 8013b74:	d013      	beq.n	8013b9e <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013b76:	4b0e      	ldr	r3, [pc, #56]	; (8013bb0 <tcp_netif_ip_addr_changed+0x78>)
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	60fb      	str	r3, [r7, #12]
 8013b7c:	e00c      	b.n	8013b98 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8013b7e:	68fb      	ldr	r3, [r7, #12]
 8013b80:	681a      	ldr	r2, [r3, #0]
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	681b      	ldr	r3, [r3, #0]
 8013b86:	429a      	cmp	r2, r3
 8013b88:	d103      	bne.n	8013b92 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8013b8a:	683b      	ldr	r3, [r7, #0]
 8013b8c:	681a      	ldr	r2, [r3, #0]
 8013b8e:	68fb      	ldr	r3, [r7, #12]
 8013b90:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013b92:	68fb      	ldr	r3, [r7, #12]
 8013b94:	68db      	ldr	r3, [r3, #12]
 8013b96:	60fb      	str	r3, [r7, #12]
 8013b98:	68fb      	ldr	r3, [r7, #12]
 8013b9a:	2b00      	cmp	r3, #0
 8013b9c:	d1ef      	bne.n	8013b7e <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8013b9e:	bf00      	nop
 8013ba0:	3710      	adds	r7, #16
 8013ba2:	46bd      	mov	sp, r7
 8013ba4:	bd80      	pop	{r7, pc}
 8013ba6:	bf00      	nop
 8013ba8:	2000dd18 	.word	0x2000dd18
 8013bac:	2000dd24 	.word	0x2000dd24
 8013bb0:	2000dd20 	.word	0x2000dd20

08013bb4 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8013bb4:	b580      	push	{r7, lr}
 8013bb6:	b082      	sub	sp, #8
 8013bb8:	af00      	add	r7, sp, #0
 8013bba:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013bc0:	2b00      	cmp	r3, #0
 8013bc2:	d007      	beq.n	8013bd4 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8013bc4:	687b      	ldr	r3, [r7, #4]
 8013bc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013bc8:	4618      	mov	r0, r3
 8013bca:	f7ff fb6f 	bl	80132ac <tcp_segs_free>
    pcb->ooseq = NULL;
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	2200      	movs	r2, #0
 8013bd2:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8013bd4:	bf00      	nop
 8013bd6:	3708      	adds	r7, #8
 8013bd8:	46bd      	mov	sp, r7
 8013bda:	bd80      	pop	{r7, pc}

08013bdc <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8013bdc:	b590      	push	{r4, r7, lr}
 8013bde:	b08d      	sub	sp, #52	; 0x34
 8013be0:	af04      	add	r7, sp, #16
 8013be2:	6078      	str	r0, [r7, #4]
 8013be4:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	2b00      	cmp	r3, #0
 8013bea:	d105      	bne.n	8013bf8 <tcp_input+0x1c>
 8013bec:	4b9b      	ldr	r3, [pc, #620]	; (8013e5c <tcp_input+0x280>)
 8013bee:	2283      	movs	r2, #131	; 0x83
 8013bf0:	499b      	ldr	r1, [pc, #620]	; (8013e60 <tcp_input+0x284>)
 8013bf2:	489c      	ldr	r0, [pc, #624]	; (8013e64 <tcp_input+0x288>)
 8013bf4:	f007 ff18 	bl	801ba28 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	685b      	ldr	r3, [r3, #4]
 8013bfc:	4a9a      	ldr	r2, [pc, #616]	; (8013e68 <tcp_input+0x28c>)
 8013bfe:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	895b      	ldrh	r3, [r3, #10]
 8013c04:	2b13      	cmp	r3, #19
 8013c06:	f240 83c4 	bls.w	8014392 <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8013c0a:	4b98      	ldr	r3, [pc, #608]	; (8013e6c <tcp_input+0x290>)
 8013c0c:	695b      	ldr	r3, [r3, #20]
 8013c0e:	4a97      	ldr	r2, [pc, #604]	; (8013e6c <tcp_input+0x290>)
 8013c10:	6812      	ldr	r2, [r2, #0]
 8013c12:	4611      	mov	r1, r2
 8013c14:	4618      	mov	r0, r3
 8013c16:	f006 fbcb 	bl	801a3b0 <ip4_addr_isbroadcast_u32>
 8013c1a:	4603      	mov	r3, r0
 8013c1c:	2b00      	cmp	r3, #0
 8013c1e:	f040 83ba 	bne.w	8014396 <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8013c22:	4b92      	ldr	r3, [pc, #584]	; (8013e6c <tcp_input+0x290>)
 8013c24:	695b      	ldr	r3, [r3, #20]
 8013c26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8013c2a:	2be0      	cmp	r3, #224	; 0xe0
 8013c2c:	f000 83b3 	beq.w	8014396 <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8013c30:	4b8d      	ldr	r3, [pc, #564]	; (8013e68 <tcp_input+0x28c>)
 8013c32:	681b      	ldr	r3, [r3, #0]
 8013c34:	899b      	ldrh	r3, [r3, #12]
 8013c36:	b29b      	uxth	r3, r3
 8013c38:	4618      	mov	r0, r3
 8013c3a:	f7fc fc3b 	bl	80104b4 <lwip_htons>
 8013c3e:	4603      	mov	r3, r0
 8013c40:	0b1b      	lsrs	r3, r3, #12
 8013c42:	b29b      	uxth	r3, r3
 8013c44:	b2db      	uxtb	r3, r3
 8013c46:	009b      	lsls	r3, r3, #2
 8013c48:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8013c4a:	7cbb      	ldrb	r3, [r7, #18]
 8013c4c:	2b13      	cmp	r3, #19
 8013c4e:	f240 83a4 	bls.w	801439a <tcp_input+0x7be>
 8013c52:	7cbb      	ldrb	r3, [r7, #18]
 8013c54:	b29a      	uxth	r2, r3
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	891b      	ldrh	r3, [r3, #8]
 8013c5a:	429a      	cmp	r2, r3
 8013c5c:	f200 839d 	bhi.w	801439a <tcp_input+0x7be>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8013c60:	7cbb      	ldrb	r3, [r7, #18]
 8013c62:	b29b      	uxth	r3, r3
 8013c64:	3b14      	subs	r3, #20
 8013c66:	b29a      	uxth	r2, r3
 8013c68:	4b81      	ldr	r3, [pc, #516]	; (8013e70 <tcp_input+0x294>)
 8013c6a:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8013c6c:	4b81      	ldr	r3, [pc, #516]	; (8013e74 <tcp_input+0x298>)
 8013c6e:	2200      	movs	r2, #0
 8013c70:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	895a      	ldrh	r2, [r3, #10]
 8013c76:	7cbb      	ldrb	r3, [r7, #18]
 8013c78:	b29b      	uxth	r3, r3
 8013c7a:	429a      	cmp	r2, r3
 8013c7c:	d309      	bcc.n	8013c92 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8013c7e:	4b7c      	ldr	r3, [pc, #496]	; (8013e70 <tcp_input+0x294>)
 8013c80:	881a      	ldrh	r2, [r3, #0]
 8013c82:	4b7d      	ldr	r3, [pc, #500]	; (8013e78 <tcp_input+0x29c>)
 8013c84:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8013c86:	7cbb      	ldrb	r3, [r7, #18]
 8013c88:	4619      	mov	r1, r3
 8013c8a:	6878      	ldr	r0, [r7, #4]
 8013c8c:	f7fd fed4 	bl	8011a38 <pbuf_remove_header>
 8013c90:	e04e      	b.n	8013d30 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8013c92:	687b      	ldr	r3, [r7, #4]
 8013c94:	681b      	ldr	r3, [r3, #0]
 8013c96:	2b00      	cmp	r3, #0
 8013c98:	d105      	bne.n	8013ca6 <tcp_input+0xca>
 8013c9a:	4b70      	ldr	r3, [pc, #448]	; (8013e5c <tcp_input+0x280>)
 8013c9c:	22c2      	movs	r2, #194	; 0xc2
 8013c9e:	4977      	ldr	r1, [pc, #476]	; (8013e7c <tcp_input+0x2a0>)
 8013ca0:	4870      	ldr	r0, [pc, #448]	; (8013e64 <tcp_input+0x288>)
 8013ca2:	f007 fec1 	bl	801ba28 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8013ca6:	2114      	movs	r1, #20
 8013ca8:	6878      	ldr	r0, [r7, #4]
 8013caa:	f7fd fec5 	bl	8011a38 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	895a      	ldrh	r2, [r3, #10]
 8013cb2:	4b71      	ldr	r3, [pc, #452]	; (8013e78 <tcp_input+0x29c>)
 8013cb4:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8013cb6:	4b6e      	ldr	r3, [pc, #440]	; (8013e70 <tcp_input+0x294>)
 8013cb8:	881a      	ldrh	r2, [r3, #0]
 8013cba:	4b6f      	ldr	r3, [pc, #444]	; (8013e78 <tcp_input+0x29c>)
 8013cbc:	881b      	ldrh	r3, [r3, #0]
 8013cbe:	1ad3      	subs	r3, r2, r3
 8013cc0:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8013cc2:	4b6d      	ldr	r3, [pc, #436]	; (8013e78 <tcp_input+0x29c>)
 8013cc4:	881b      	ldrh	r3, [r3, #0]
 8013cc6:	4619      	mov	r1, r3
 8013cc8:	6878      	ldr	r0, [r7, #4]
 8013cca:	f7fd feb5 	bl	8011a38 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	681b      	ldr	r3, [r3, #0]
 8013cd2:	895b      	ldrh	r3, [r3, #10]
 8013cd4:	8a3a      	ldrh	r2, [r7, #16]
 8013cd6:	429a      	cmp	r2, r3
 8013cd8:	f200 8361 	bhi.w	801439e <tcp_input+0x7c2>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8013cdc:	687b      	ldr	r3, [r7, #4]
 8013cde:	681b      	ldr	r3, [r3, #0]
 8013ce0:	685b      	ldr	r3, [r3, #4]
 8013ce2:	4a64      	ldr	r2, [pc, #400]	; (8013e74 <tcp_input+0x298>)
 8013ce4:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	681b      	ldr	r3, [r3, #0]
 8013cea:	8a3a      	ldrh	r2, [r7, #16]
 8013cec:	4611      	mov	r1, r2
 8013cee:	4618      	mov	r0, r3
 8013cf0:	f7fd fea2 	bl	8011a38 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	891a      	ldrh	r2, [r3, #8]
 8013cf8:	8a3b      	ldrh	r3, [r7, #16]
 8013cfa:	1ad3      	subs	r3, r2, r3
 8013cfc:	b29a      	uxth	r2, r3
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	895b      	ldrh	r3, [r3, #10]
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d005      	beq.n	8013d16 <tcp_input+0x13a>
 8013d0a:	4b54      	ldr	r3, [pc, #336]	; (8013e5c <tcp_input+0x280>)
 8013d0c:	22df      	movs	r2, #223	; 0xdf
 8013d0e:	495c      	ldr	r1, [pc, #368]	; (8013e80 <tcp_input+0x2a4>)
 8013d10:	4854      	ldr	r0, [pc, #336]	; (8013e64 <tcp_input+0x288>)
 8013d12:	f007 fe89 	bl	801ba28 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	891a      	ldrh	r2, [r3, #8]
 8013d1a:	687b      	ldr	r3, [r7, #4]
 8013d1c:	681b      	ldr	r3, [r3, #0]
 8013d1e:	891b      	ldrh	r3, [r3, #8]
 8013d20:	429a      	cmp	r2, r3
 8013d22:	d005      	beq.n	8013d30 <tcp_input+0x154>
 8013d24:	4b4d      	ldr	r3, [pc, #308]	; (8013e5c <tcp_input+0x280>)
 8013d26:	22e0      	movs	r2, #224	; 0xe0
 8013d28:	4956      	ldr	r1, [pc, #344]	; (8013e84 <tcp_input+0x2a8>)
 8013d2a:	484e      	ldr	r0, [pc, #312]	; (8013e64 <tcp_input+0x288>)
 8013d2c:	f007 fe7c 	bl	801ba28 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8013d30:	4b4d      	ldr	r3, [pc, #308]	; (8013e68 <tcp_input+0x28c>)
 8013d32:	681b      	ldr	r3, [r3, #0]
 8013d34:	881b      	ldrh	r3, [r3, #0]
 8013d36:	b29b      	uxth	r3, r3
 8013d38:	4a4b      	ldr	r2, [pc, #300]	; (8013e68 <tcp_input+0x28c>)
 8013d3a:	6814      	ldr	r4, [r2, #0]
 8013d3c:	4618      	mov	r0, r3
 8013d3e:	f7fc fbb9 	bl	80104b4 <lwip_htons>
 8013d42:	4603      	mov	r3, r0
 8013d44:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8013d46:	4b48      	ldr	r3, [pc, #288]	; (8013e68 <tcp_input+0x28c>)
 8013d48:	681b      	ldr	r3, [r3, #0]
 8013d4a:	885b      	ldrh	r3, [r3, #2]
 8013d4c:	b29b      	uxth	r3, r3
 8013d4e:	4a46      	ldr	r2, [pc, #280]	; (8013e68 <tcp_input+0x28c>)
 8013d50:	6814      	ldr	r4, [r2, #0]
 8013d52:	4618      	mov	r0, r3
 8013d54:	f7fc fbae 	bl	80104b4 <lwip_htons>
 8013d58:	4603      	mov	r3, r0
 8013d5a:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8013d5c:	4b42      	ldr	r3, [pc, #264]	; (8013e68 <tcp_input+0x28c>)
 8013d5e:	681b      	ldr	r3, [r3, #0]
 8013d60:	685b      	ldr	r3, [r3, #4]
 8013d62:	4a41      	ldr	r2, [pc, #260]	; (8013e68 <tcp_input+0x28c>)
 8013d64:	6814      	ldr	r4, [r2, #0]
 8013d66:	4618      	mov	r0, r3
 8013d68:	f7fc fbb9 	bl	80104de <lwip_htonl>
 8013d6c:	4603      	mov	r3, r0
 8013d6e:	6063      	str	r3, [r4, #4]
 8013d70:	6863      	ldr	r3, [r4, #4]
 8013d72:	4a45      	ldr	r2, [pc, #276]	; (8013e88 <tcp_input+0x2ac>)
 8013d74:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8013d76:	4b3c      	ldr	r3, [pc, #240]	; (8013e68 <tcp_input+0x28c>)
 8013d78:	681b      	ldr	r3, [r3, #0]
 8013d7a:	689b      	ldr	r3, [r3, #8]
 8013d7c:	4a3a      	ldr	r2, [pc, #232]	; (8013e68 <tcp_input+0x28c>)
 8013d7e:	6814      	ldr	r4, [r2, #0]
 8013d80:	4618      	mov	r0, r3
 8013d82:	f7fc fbac 	bl	80104de <lwip_htonl>
 8013d86:	4603      	mov	r3, r0
 8013d88:	60a3      	str	r3, [r4, #8]
 8013d8a:	68a3      	ldr	r3, [r4, #8]
 8013d8c:	4a3f      	ldr	r2, [pc, #252]	; (8013e8c <tcp_input+0x2b0>)
 8013d8e:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8013d90:	4b35      	ldr	r3, [pc, #212]	; (8013e68 <tcp_input+0x28c>)
 8013d92:	681b      	ldr	r3, [r3, #0]
 8013d94:	89db      	ldrh	r3, [r3, #14]
 8013d96:	b29b      	uxth	r3, r3
 8013d98:	4a33      	ldr	r2, [pc, #204]	; (8013e68 <tcp_input+0x28c>)
 8013d9a:	6814      	ldr	r4, [r2, #0]
 8013d9c:	4618      	mov	r0, r3
 8013d9e:	f7fc fb89 	bl	80104b4 <lwip_htons>
 8013da2:	4603      	mov	r3, r0
 8013da4:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8013da6:	4b30      	ldr	r3, [pc, #192]	; (8013e68 <tcp_input+0x28c>)
 8013da8:	681b      	ldr	r3, [r3, #0]
 8013daa:	899b      	ldrh	r3, [r3, #12]
 8013dac:	b29b      	uxth	r3, r3
 8013dae:	4618      	mov	r0, r3
 8013db0:	f7fc fb80 	bl	80104b4 <lwip_htons>
 8013db4:	4603      	mov	r3, r0
 8013db6:	b2db      	uxtb	r3, r3
 8013db8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013dbc:	b2da      	uxtb	r2, r3
 8013dbe:	4b34      	ldr	r3, [pc, #208]	; (8013e90 <tcp_input+0x2b4>)
 8013dc0:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8013dc2:	687b      	ldr	r3, [r7, #4]
 8013dc4:	891a      	ldrh	r2, [r3, #8]
 8013dc6:	4b33      	ldr	r3, [pc, #204]	; (8013e94 <tcp_input+0x2b8>)
 8013dc8:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8013dca:	4b31      	ldr	r3, [pc, #196]	; (8013e90 <tcp_input+0x2b4>)
 8013dcc:	781b      	ldrb	r3, [r3, #0]
 8013dce:	f003 0303 	and.w	r3, r3, #3
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d00c      	beq.n	8013df0 <tcp_input+0x214>
    tcplen++;
 8013dd6:	4b2f      	ldr	r3, [pc, #188]	; (8013e94 <tcp_input+0x2b8>)
 8013dd8:	881b      	ldrh	r3, [r3, #0]
 8013dda:	3301      	adds	r3, #1
 8013ddc:	b29a      	uxth	r2, r3
 8013dde:	4b2d      	ldr	r3, [pc, #180]	; (8013e94 <tcp_input+0x2b8>)
 8013de0:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	891a      	ldrh	r2, [r3, #8]
 8013de6:	4b2b      	ldr	r3, [pc, #172]	; (8013e94 <tcp_input+0x2b8>)
 8013de8:	881b      	ldrh	r3, [r3, #0]
 8013dea:	429a      	cmp	r2, r3
 8013dec:	f200 82d9 	bhi.w	80143a2 <tcp_input+0x7c6>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8013df0:	2300      	movs	r3, #0
 8013df2:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013df4:	4b28      	ldr	r3, [pc, #160]	; (8013e98 <tcp_input+0x2bc>)
 8013df6:	681b      	ldr	r3, [r3, #0]
 8013df8:	61fb      	str	r3, [r7, #28]
 8013dfa:	e09d      	b.n	8013f38 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8013dfc:	69fb      	ldr	r3, [r7, #28]
 8013dfe:	7d1b      	ldrb	r3, [r3, #20]
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	d105      	bne.n	8013e10 <tcp_input+0x234>
 8013e04:	4b15      	ldr	r3, [pc, #84]	; (8013e5c <tcp_input+0x280>)
 8013e06:	22fb      	movs	r2, #251	; 0xfb
 8013e08:	4924      	ldr	r1, [pc, #144]	; (8013e9c <tcp_input+0x2c0>)
 8013e0a:	4816      	ldr	r0, [pc, #88]	; (8013e64 <tcp_input+0x288>)
 8013e0c:	f007 fe0c 	bl	801ba28 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8013e10:	69fb      	ldr	r3, [r7, #28]
 8013e12:	7d1b      	ldrb	r3, [r3, #20]
 8013e14:	2b0a      	cmp	r3, #10
 8013e16:	d105      	bne.n	8013e24 <tcp_input+0x248>
 8013e18:	4b10      	ldr	r3, [pc, #64]	; (8013e5c <tcp_input+0x280>)
 8013e1a:	22fc      	movs	r2, #252	; 0xfc
 8013e1c:	4920      	ldr	r1, [pc, #128]	; (8013ea0 <tcp_input+0x2c4>)
 8013e1e:	4811      	ldr	r0, [pc, #68]	; (8013e64 <tcp_input+0x288>)
 8013e20:	f007 fe02 	bl	801ba28 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8013e24:	69fb      	ldr	r3, [r7, #28]
 8013e26:	7d1b      	ldrb	r3, [r3, #20]
 8013e28:	2b01      	cmp	r3, #1
 8013e2a:	d105      	bne.n	8013e38 <tcp_input+0x25c>
 8013e2c:	4b0b      	ldr	r3, [pc, #44]	; (8013e5c <tcp_input+0x280>)
 8013e2e:	22fd      	movs	r2, #253	; 0xfd
 8013e30:	491c      	ldr	r1, [pc, #112]	; (8013ea4 <tcp_input+0x2c8>)
 8013e32:	480c      	ldr	r0, [pc, #48]	; (8013e64 <tcp_input+0x288>)
 8013e34:	f007 fdf8 	bl	801ba28 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013e38:	69fb      	ldr	r3, [r7, #28]
 8013e3a:	7a1b      	ldrb	r3, [r3, #8]
 8013e3c:	2b00      	cmp	r3, #0
 8013e3e:	d033      	beq.n	8013ea8 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013e40:	69fb      	ldr	r3, [r7, #28]
 8013e42:	7a1a      	ldrb	r2, [r3, #8]
 8013e44:	4b09      	ldr	r3, [pc, #36]	; (8013e6c <tcp_input+0x290>)
 8013e46:	685b      	ldr	r3, [r3, #4]
 8013e48:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013e4c:	3301      	adds	r3, #1
 8013e4e:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013e50:	429a      	cmp	r2, r3
 8013e52:	d029      	beq.n	8013ea8 <tcp_input+0x2cc>
      prev = pcb;
 8013e54:	69fb      	ldr	r3, [r7, #28]
 8013e56:	61bb      	str	r3, [r7, #24]
      continue;
 8013e58:	e06b      	b.n	8013f32 <tcp_input+0x356>
 8013e5a:	bf00      	nop
 8013e5c:	0801e9b8 	.word	0x0801e9b8
 8013e60:	0801e9ec 	.word	0x0801e9ec
 8013e64:	0801ea04 	.word	0x0801ea04
 8013e68:	200069a8 	.word	0x200069a8
 8013e6c:	2000a604 	.word	0x2000a604
 8013e70:	200069ac 	.word	0x200069ac
 8013e74:	200069b0 	.word	0x200069b0
 8013e78:	200069ae 	.word	0x200069ae
 8013e7c:	0801ea2c 	.word	0x0801ea2c
 8013e80:	0801ea3c 	.word	0x0801ea3c
 8013e84:	0801ea48 	.word	0x0801ea48
 8013e88:	200069b8 	.word	0x200069b8
 8013e8c:	200069bc 	.word	0x200069bc
 8013e90:	200069c4 	.word	0x200069c4
 8013e94:	200069c2 	.word	0x200069c2
 8013e98:	2000dd18 	.word	0x2000dd18
 8013e9c:	0801ea68 	.word	0x0801ea68
 8013ea0:	0801ea90 	.word	0x0801ea90
 8013ea4:	0801eabc 	.word	0x0801eabc
    }

    if (pcb->remote_port == tcphdr->src &&
 8013ea8:	69fb      	ldr	r3, [r7, #28]
 8013eaa:	8b1a      	ldrh	r2, [r3, #24]
 8013eac:	4b94      	ldr	r3, [pc, #592]	; (8014100 <tcp_input+0x524>)
 8013eae:	681b      	ldr	r3, [r3, #0]
 8013eb0:	881b      	ldrh	r3, [r3, #0]
 8013eb2:	b29b      	uxth	r3, r3
 8013eb4:	429a      	cmp	r2, r3
 8013eb6:	d13a      	bne.n	8013f2e <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8013eb8:	69fb      	ldr	r3, [r7, #28]
 8013eba:	8ada      	ldrh	r2, [r3, #22]
 8013ebc:	4b90      	ldr	r3, [pc, #576]	; (8014100 <tcp_input+0x524>)
 8013ebe:	681b      	ldr	r3, [r3, #0]
 8013ec0:	885b      	ldrh	r3, [r3, #2]
 8013ec2:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8013ec4:	429a      	cmp	r2, r3
 8013ec6:	d132      	bne.n	8013f2e <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013ec8:	69fb      	ldr	r3, [r7, #28]
 8013eca:	685a      	ldr	r2, [r3, #4]
 8013ecc:	4b8d      	ldr	r3, [pc, #564]	; (8014104 <tcp_input+0x528>)
 8013ece:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8013ed0:	429a      	cmp	r2, r3
 8013ed2:	d12c      	bne.n	8013f2e <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013ed4:	69fb      	ldr	r3, [r7, #28]
 8013ed6:	681a      	ldr	r2, [r3, #0]
 8013ed8:	4b8a      	ldr	r3, [pc, #552]	; (8014104 <tcp_input+0x528>)
 8013eda:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013edc:	429a      	cmp	r2, r3
 8013ede:	d126      	bne.n	8013f2e <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8013ee0:	69fb      	ldr	r3, [r7, #28]
 8013ee2:	68db      	ldr	r3, [r3, #12]
 8013ee4:	69fa      	ldr	r2, [r7, #28]
 8013ee6:	429a      	cmp	r2, r3
 8013ee8:	d106      	bne.n	8013ef8 <tcp_input+0x31c>
 8013eea:	4b87      	ldr	r3, [pc, #540]	; (8014108 <tcp_input+0x52c>)
 8013eec:	f240 120d 	movw	r2, #269	; 0x10d
 8013ef0:	4986      	ldr	r1, [pc, #536]	; (801410c <tcp_input+0x530>)
 8013ef2:	4887      	ldr	r0, [pc, #540]	; (8014110 <tcp_input+0x534>)
 8013ef4:	f007 fd98 	bl	801ba28 <iprintf>
      if (prev != NULL) {
 8013ef8:	69bb      	ldr	r3, [r7, #24]
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d00a      	beq.n	8013f14 <tcp_input+0x338>
        prev->next = pcb->next;
 8013efe:	69fb      	ldr	r3, [r7, #28]
 8013f00:	68da      	ldr	r2, [r3, #12]
 8013f02:	69bb      	ldr	r3, [r7, #24]
 8013f04:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8013f06:	4b83      	ldr	r3, [pc, #524]	; (8014114 <tcp_input+0x538>)
 8013f08:	681a      	ldr	r2, [r3, #0]
 8013f0a:	69fb      	ldr	r3, [r7, #28]
 8013f0c:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8013f0e:	4a81      	ldr	r2, [pc, #516]	; (8014114 <tcp_input+0x538>)
 8013f10:	69fb      	ldr	r3, [r7, #28]
 8013f12:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8013f14:	69fb      	ldr	r3, [r7, #28]
 8013f16:	68db      	ldr	r3, [r3, #12]
 8013f18:	69fa      	ldr	r2, [r7, #28]
 8013f1a:	429a      	cmp	r2, r3
 8013f1c:	d111      	bne.n	8013f42 <tcp_input+0x366>
 8013f1e:	4b7a      	ldr	r3, [pc, #488]	; (8014108 <tcp_input+0x52c>)
 8013f20:	f240 1215 	movw	r2, #277	; 0x115
 8013f24:	497c      	ldr	r1, [pc, #496]	; (8014118 <tcp_input+0x53c>)
 8013f26:	487a      	ldr	r0, [pc, #488]	; (8014110 <tcp_input+0x534>)
 8013f28:	f007 fd7e 	bl	801ba28 <iprintf>
      break;
 8013f2c:	e009      	b.n	8013f42 <tcp_input+0x366>
    }
    prev = pcb;
 8013f2e:	69fb      	ldr	r3, [r7, #28]
 8013f30:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8013f32:	69fb      	ldr	r3, [r7, #28]
 8013f34:	68db      	ldr	r3, [r3, #12]
 8013f36:	61fb      	str	r3, [r7, #28]
 8013f38:	69fb      	ldr	r3, [r7, #28]
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	f47f af5e 	bne.w	8013dfc <tcp_input+0x220>
 8013f40:	e000      	b.n	8013f44 <tcp_input+0x368>
      break;
 8013f42:	bf00      	nop
  }

  if (pcb == NULL) {
 8013f44:	69fb      	ldr	r3, [r7, #28]
 8013f46:	2b00      	cmp	r3, #0
 8013f48:	f040 8095 	bne.w	8014076 <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013f4c:	4b73      	ldr	r3, [pc, #460]	; (801411c <tcp_input+0x540>)
 8013f4e:	681b      	ldr	r3, [r3, #0]
 8013f50:	61fb      	str	r3, [r7, #28]
 8013f52:	e03f      	b.n	8013fd4 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8013f54:	69fb      	ldr	r3, [r7, #28]
 8013f56:	7d1b      	ldrb	r3, [r3, #20]
 8013f58:	2b0a      	cmp	r3, #10
 8013f5a:	d006      	beq.n	8013f6a <tcp_input+0x38e>
 8013f5c:	4b6a      	ldr	r3, [pc, #424]	; (8014108 <tcp_input+0x52c>)
 8013f5e:	f240 121f 	movw	r2, #287	; 0x11f
 8013f62:	496f      	ldr	r1, [pc, #444]	; (8014120 <tcp_input+0x544>)
 8013f64:	486a      	ldr	r0, [pc, #424]	; (8014110 <tcp_input+0x534>)
 8013f66:	f007 fd5f 	bl	801ba28 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013f6a:	69fb      	ldr	r3, [r7, #28]
 8013f6c:	7a1b      	ldrb	r3, [r3, #8]
 8013f6e:	2b00      	cmp	r3, #0
 8013f70:	d009      	beq.n	8013f86 <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013f72:	69fb      	ldr	r3, [r7, #28]
 8013f74:	7a1a      	ldrb	r2, [r3, #8]
 8013f76:	4b63      	ldr	r3, [pc, #396]	; (8014104 <tcp_input+0x528>)
 8013f78:	685b      	ldr	r3, [r3, #4]
 8013f7a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013f7e:	3301      	adds	r3, #1
 8013f80:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8013f82:	429a      	cmp	r2, r3
 8013f84:	d122      	bne.n	8013fcc <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8013f86:	69fb      	ldr	r3, [r7, #28]
 8013f88:	8b1a      	ldrh	r2, [r3, #24]
 8013f8a:	4b5d      	ldr	r3, [pc, #372]	; (8014100 <tcp_input+0x524>)
 8013f8c:	681b      	ldr	r3, [r3, #0]
 8013f8e:	881b      	ldrh	r3, [r3, #0]
 8013f90:	b29b      	uxth	r3, r3
 8013f92:	429a      	cmp	r2, r3
 8013f94:	d11b      	bne.n	8013fce <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8013f96:	69fb      	ldr	r3, [r7, #28]
 8013f98:	8ada      	ldrh	r2, [r3, #22]
 8013f9a:	4b59      	ldr	r3, [pc, #356]	; (8014100 <tcp_input+0x524>)
 8013f9c:	681b      	ldr	r3, [r3, #0]
 8013f9e:	885b      	ldrh	r3, [r3, #2]
 8013fa0:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8013fa2:	429a      	cmp	r2, r3
 8013fa4:	d113      	bne.n	8013fce <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013fa6:	69fb      	ldr	r3, [r7, #28]
 8013fa8:	685a      	ldr	r2, [r3, #4]
 8013faa:	4b56      	ldr	r3, [pc, #344]	; (8014104 <tcp_input+0x528>)
 8013fac:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8013fae:	429a      	cmp	r2, r3
 8013fb0:	d10d      	bne.n	8013fce <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8013fb2:	69fb      	ldr	r3, [r7, #28]
 8013fb4:	681a      	ldr	r2, [r3, #0]
 8013fb6:	4b53      	ldr	r3, [pc, #332]	; (8014104 <tcp_input+0x528>)
 8013fb8:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8013fba:	429a      	cmp	r2, r3
 8013fbc:	d107      	bne.n	8013fce <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8013fbe:	69f8      	ldr	r0, [r7, #28]
 8013fc0:	f000 fb54 	bl	801466c <tcp_timewait_input>
        }
        pbuf_free(p);
 8013fc4:	6878      	ldr	r0, [r7, #4]
 8013fc6:	f7fd fdbd 	bl	8011b44 <pbuf_free>
        return;
 8013fca:	e1f0      	b.n	80143ae <tcp_input+0x7d2>
        continue;
 8013fcc:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8013fce:	69fb      	ldr	r3, [r7, #28]
 8013fd0:	68db      	ldr	r3, [r3, #12]
 8013fd2:	61fb      	str	r3, [r7, #28]
 8013fd4:	69fb      	ldr	r3, [r7, #28]
 8013fd6:	2b00      	cmp	r3, #0
 8013fd8:	d1bc      	bne.n	8013f54 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8013fda:	2300      	movs	r3, #0
 8013fdc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8013fde:	4b51      	ldr	r3, [pc, #324]	; (8014124 <tcp_input+0x548>)
 8013fe0:	681b      	ldr	r3, [r3, #0]
 8013fe2:	617b      	str	r3, [r7, #20]
 8013fe4:	e02a      	b.n	801403c <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013fe6:	697b      	ldr	r3, [r7, #20]
 8013fe8:	7a1b      	ldrb	r3, [r3, #8]
 8013fea:	2b00      	cmp	r3, #0
 8013fec:	d00c      	beq.n	8014008 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8013fee:	697b      	ldr	r3, [r7, #20]
 8013ff0:	7a1a      	ldrb	r2, [r3, #8]
 8013ff2:	4b44      	ldr	r3, [pc, #272]	; (8014104 <tcp_input+0x528>)
 8013ff4:	685b      	ldr	r3, [r3, #4]
 8013ff6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013ffa:	3301      	adds	r3, #1
 8013ffc:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8013ffe:	429a      	cmp	r2, r3
 8014000:	d002      	beq.n	8014008 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8014002:	697b      	ldr	r3, [r7, #20]
 8014004:	61bb      	str	r3, [r7, #24]
        continue;
 8014006:	e016      	b.n	8014036 <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8014008:	697b      	ldr	r3, [r7, #20]
 801400a:	8ada      	ldrh	r2, [r3, #22]
 801400c:	4b3c      	ldr	r3, [pc, #240]	; (8014100 <tcp_input+0x524>)
 801400e:	681b      	ldr	r3, [r3, #0]
 8014010:	885b      	ldrh	r3, [r3, #2]
 8014012:	b29b      	uxth	r3, r3
 8014014:	429a      	cmp	r2, r3
 8014016:	d10c      	bne.n	8014032 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8014018:	697b      	ldr	r3, [r7, #20]
 801401a:	681a      	ldr	r2, [r3, #0]
 801401c:	4b39      	ldr	r3, [pc, #228]	; (8014104 <tcp_input+0x528>)
 801401e:	695b      	ldr	r3, [r3, #20]
 8014020:	429a      	cmp	r2, r3
 8014022:	d00f      	beq.n	8014044 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8014024:	697b      	ldr	r3, [r7, #20]
 8014026:	2b00      	cmp	r3, #0
 8014028:	d00d      	beq.n	8014046 <tcp_input+0x46a>
 801402a:	697b      	ldr	r3, [r7, #20]
 801402c:	681b      	ldr	r3, [r3, #0]
 801402e:	2b00      	cmp	r3, #0
 8014030:	d009      	beq.n	8014046 <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8014032:	697b      	ldr	r3, [r7, #20]
 8014034:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8014036:	697b      	ldr	r3, [r7, #20]
 8014038:	68db      	ldr	r3, [r3, #12]
 801403a:	617b      	str	r3, [r7, #20]
 801403c:	697b      	ldr	r3, [r7, #20]
 801403e:	2b00      	cmp	r3, #0
 8014040:	d1d1      	bne.n	8013fe6 <tcp_input+0x40a>
 8014042:	e000      	b.n	8014046 <tcp_input+0x46a>
            break;
 8014044:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8014046:	697b      	ldr	r3, [r7, #20]
 8014048:	2b00      	cmp	r3, #0
 801404a:	d014      	beq.n	8014076 <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 801404c:	69bb      	ldr	r3, [r7, #24]
 801404e:	2b00      	cmp	r3, #0
 8014050:	d00a      	beq.n	8014068 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8014052:	697b      	ldr	r3, [r7, #20]
 8014054:	68da      	ldr	r2, [r3, #12]
 8014056:	69bb      	ldr	r3, [r7, #24]
 8014058:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 801405a:	4b32      	ldr	r3, [pc, #200]	; (8014124 <tcp_input+0x548>)
 801405c:	681a      	ldr	r2, [r3, #0]
 801405e:	697b      	ldr	r3, [r7, #20]
 8014060:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8014062:	4a30      	ldr	r2, [pc, #192]	; (8014124 <tcp_input+0x548>)
 8014064:	697b      	ldr	r3, [r7, #20]
 8014066:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8014068:	6978      	ldr	r0, [r7, #20]
 801406a:	f000 fa01 	bl	8014470 <tcp_listen_input>
      }
      pbuf_free(p);
 801406e:	6878      	ldr	r0, [r7, #4]
 8014070:	f7fd fd68 	bl	8011b44 <pbuf_free>
      return;
 8014074:	e19b      	b.n	80143ae <tcp_input+0x7d2>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8014076:	69fb      	ldr	r3, [r7, #28]
 8014078:	2b00      	cmp	r3, #0
 801407a:	f000 8160 	beq.w	801433e <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 801407e:	4b2a      	ldr	r3, [pc, #168]	; (8014128 <tcp_input+0x54c>)
 8014080:	2200      	movs	r2, #0
 8014082:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	891a      	ldrh	r2, [r3, #8]
 8014088:	4b27      	ldr	r3, [pc, #156]	; (8014128 <tcp_input+0x54c>)
 801408a:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 801408c:	4a26      	ldr	r2, [pc, #152]	; (8014128 <tcp_input+0x54c>)
 801408e:	687b      	ldr	r3, [r7, #4]
 8014090:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8014092:	4b1b      	ldr	r3, [pc, #108]	; (8014100 <tcp_input+0x524>)
 8014094:	681b      	ldr	r3, [r3, #0]
 8014096:	4a24      	ldr	r2, [pc, #144]	; (8014128 <tcp_input+0x54c>)
 8014098:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 801409a:	4b24      	ldr	r3, [pc, #144]	; (801412c <tcp_input+0x550>)
 801409c:	2200      	movs	r2, #0
 801409e:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80140a0:	4b23      	ldr	r3, [pc, #140]	; (8014130 <tcp_input+0x554>)
 80140a2:	2200      	movs	r2, #0
 80140a4:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80140a6:	4b23      	ldr	r3, [pc, #140]	; (8014134 <tcp_input+0x558>)
 80140a8:	2200      	movs	r2, #0
 80140aa:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80140ac:	4b22      	ldr	r3, [pc, #136]	; (8014138 <tcp_input+0x55c>)
 80140ae:	781b      	ldrb	r3, [r3, #0]
 80140b0:	f003 0308 	and.w	r3, r3, #8
 80140b4:	2b00      	cmp	r3, #0
 80140b6:	d006      	beq.n	80140c6 <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	7b5b      	ldrb	r3, [r3, #13]
 80140bc:	f043 0301 	orr.w	r3, r3, #1
 80140c0:	b2da      	uxtb	r2, r3
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80140c6:	69fb      	ldr	r3, [r7, #28]
 80140c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d038      	beq.n	8014140 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80140ce:	69f8      	ldr	r0, [r7, #28]
 80140d0:	f7ff f870 	bl	80131b4 <tcp_process_refused_data>
 80140d4:	4603      	mov	r3, r0
 80140d6:	f113 0f0d 	cmn.w	r3, #13
 80140da:	d007      	beq.n	80140ec <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80140dc:	69fb      	ldr	r3, [r7, #28]
 80140de:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 80140e0:	2b00      	cmp	r3, #0
 80140e2:	d02d      	beq.n	8014140 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 80140e4:	4b15      	ldr	r3, [pc, #84]	; (801413c <tcp_input+0x560>)
 80140e6:	881b      	ldrh	r3, [r3, #0]
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	d029      	beq.n	8014140 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 80140ec:	69fb      	ldr	r3, [r7, #28]
 80140ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80140f0:	2b00      	cmp	r3, #0
 80140f2:	f040 8104 	bne.w	80142fe <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 80140f6:	69f8      	ldr	r0, [r7, #28]
 80140f8:	f003 fe16 	bl	8017d28 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 80140fc:	e0ff      	b.n	80142fe <tcp_input+0x722>
 80140fe:	bf00      	nop
 8014100:	200069a8 	.word	0x200069a8
 8014104:	2000a604 	.word	0x2000a604
 8014108:	0801e9b8 	.word	0x0801e9b8
 801410c:	0801eae4 	.word	0x0801eae4
 8014110:	0801ea04 	.word	0x0801ea04
 8014114:	2000dd18 	.word	0x2000dd18
 8014118:	0801eb10 	.word	0x0801eb10
 801411c:	2000dd28 	.word	0x2000dd28
 8014120:	0801eb3c 	.word	0x0801eb3c
 8014124:	2000dd20 	.word	0x2000dd20
 8014128:	20006998 	.word	0x20006998
 801412c:	200069c8 	.word	0x200069c8
 8014130:	200069c5 	.word	0x200069c5
 8014134:	200069c0 	.word	0x200069c0
 8014138:	200069c4 	.word	0x200069c4
 801413c:	200069c2 	.word	0x200069c2
      }
    }
    tcp_input_pcb = pcb;
 8014140:	4a9c      	ldr	r2, [pc, #624]	; (80143b4 <tcp_input+0x7d8>)
 8014142:	69fb      	ldr	r3, [r7, #28]
 8014144:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8014146:	69f8      	ldr	r0, [r7, #28]
 8014148:	f000 fb0a 	bl	8014760 <tcp_process>
 801414c:	4603      	mov	r3, r0
 801414e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8014150:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014154:	f113 0f0d 	cmn.w	r3, #13
 8014158:	f000 80d3 	beq.w	8014302 <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 801415c:	4b96      	ldr	r3, [pc, #600]	; (80143b8 <tcp_input+0x7dc>)
 801415e:	781b      	ldrb	r3, [r3, #0]
 8014160:	f003 0308 	and.w	r3, r3, #8
 8014164:	2b00      	cmp	r3, #0
 8014166:	d015      	beq.n	8014194 <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8014168:	69fb      	ldr	r3, [r7, #28]
 801416a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801416e:	2b00      	cmp	r3, #0
 8014170:	d008      	beq.n	8014184 <tcp_input+0x5a8>
 8014172:	69fb      	ldr	r3, [r7, #28]
 8014174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014178:	69fa      	ldr	r2, [r7, #28]
 801417a:	6912      	ldr	r2, [r2, #16]
 801417c:	f06f 010d 	mvn.w	r1, #13
 8014180:	4610      	mov	r0, r2
 8014182:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8014184:	69f9      	ldr	r1, [r7, #28]
 8014186:	488d      	ldr	r0, [pc, #564]	; (80143bc <tcp_input+0x7e0>)
 8014188:	f7ff fbb0 	bl	80138ec <tcp_pcb_remove>
        tcp_free(pcb);
 801418c:	69f8      	ldr	r0, [r7, #28]
 801418e:	f7fd ff95 	bl	80120bc <tcp_free>
 8014192:	e0c1      	b.n	8014318 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 8014194:	2300      	movs	r3, #0
 8014196:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8014198:	4b89      	ldr	r3, [pc, #548]	; (80143c0 <tcp_input+0x7e4>)
 801419a:	881b      	ldrh	r3, [r3, #0]
 801419c:	2b00      	cmp	r3, #0
 801419e:	d01d      	beq.n	80141dc <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80141a0:	4b87      	ldr	r3, [pc, #540]	; (80143c0 <tcp_input+0x7e4>)
 80141a2:	881b      	ldrh	r3, [r3, #0]
 80141a4:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80141a6:	69fb      	ldr	r3, [r7, #28]
 80141a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d00a      	beq.n	80141c6 <tcp_input+0x5ea>
 80141b0:	69fb      	ldr	r3, [r7, #28]
 80141b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80141b6:	69fa      	ldr	r2, [r7, #28]
 80141b8:	6910      	ldr	r0, [r2, #16]
 80141ba:	89fa      	ldrh	r2, [r7, #14]
 80141bc:	69f9      	ldr	r1, [r7, #28]
 80141be:	4798      	blx	r3
 80141c0:	4603      	mov	r3, r0
 80141c2:	74fb      	strb	r3, [r7, #19]
 80141c4:	e001      	b.n	80141ca <tcp_input+0x5ee>
 80141c6:	2300      	movs	r3, #0
 80141c8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80141ca:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80141ce:	f113 0f0d 	cmn.w	r3, #13
 80141d2:	f000 8098 	beq.w	8014306 <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 80141d6:	4b7a      	ldr	r3, [pc, #488]	; (80143c0 <tcp_input+0x7e4>)
 80141d8:	2200      	movs	r2, #0
 80141da:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 80141dc:	69f8      	ldr	r0, [r7, #28]
 80141de:	f000 f907 	bl	80143f0 <tcp_input_delayed_close>
 80141e2:	4603      	mov	r3, r0
 80141e4:	2b00      	cmp	r3, #0
 80141e6:	f040 8090 	bne.w	801430a <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 80141ea:	4b76      	ldr	r3, [pc, #472]	; (80143c4 <tcp_input+0x7e8>)
 80141ec:	681b      	ldr	r3, [r3, #0]
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	d041      	beq.n	8014276 <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 80141f2:	69fb      	ldr	r3, [r7, #28]
 80141f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d006      	beq.n	8014208 <tcp_input+0x62c>
 80141fa:	4b73      	ldr	r3, [pc, #460]	; (80143c8 <tcp_input+0x7ec>)
 80141fc:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8014200:	4972      	ldr	r1, [pc, #456]	; (80143cc <tcp_input+0x7f0>)
 8014202:	4873      	ldr	r0, [pc, #460]	; (80143d0 <tcp_input+0x7f4>)
 8014204:	f007 fc10 	bl	801ba28 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8014208:	69fb      	ldr	r3, [r7, #28]
 801420a:	8b5b      	ldrh	r3, [r3, #26]
 801420c:	f003 0310 	and.w	r3, r3, #16
 8014210:	2b00      	cmp	r3, #0
 8014212:	d008      	beq.n	8014226 <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8014214:	4b6b      	ldr	r3, [pc, #428]	; (80143c4 <tcp_input+0x7e8>)
 8014216:	681b      	ldr	r3, [r3, #0]
 8014218:	4618      	mov	r0, r3
 801421a:	f7fd fc93 	bl	8011b44 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 801421e:	69f8      	ldr	r0, [r7, #28]
 8014220:	f7fe fa90 	bl	8012744 <tcp_abort>
            goto aborted;
 8014224:	e078      	b.n	8014318 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8014226:	69fb      	ldr	r3, [r7, #28]
 8014228:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801422c:	2b00      	cmp	r3, #0
 801422e:	d00c      	beq.n	801424a <tcp_input+0x66e>
 8014230:	69fb      	ldr	r3, [r7, #28]
 8014232:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8014236:	69fb      	ldr	r3, [r7, #28]
 8014238:	6918      	ldr	r0, [r3, #16]
 801423a:	4b62      	ldr	r3, [pc, #392]	; (80143c4 <tcp_input+0x7e8>)
 801423c:	681a      	ldr	r2, [r3, #0]
 801423e:	2300      	movs	r3, #0
 8014240:	69f9      	ldr	r1, [r7, #28]
 8014242:	47a0      	blx	r4
 8014244:	4603      	mov	r3, r0
 8014246:	74fb      	strb	r3, [r7, #19]
 8014248:	e008      	b.n	801425c <tcp_input+0x680>
 801424a:	4b5e      	ldr	r3, [pc, #376]	; (80143c4 <tcp_input+0x7e8>)
 801424c:	681a      	ldr	r2, [r3, #0]
 801424e:	2300      	movs	r3, #0
 8014250:	69f9      	ldr	r1, [r7, #28]
 8014252:	2000      	movs	r0, #0
 8014254:	f7ff f884 	bl	8013360 <tcp_recv_null>
 8014258:	4603      	mov	r3, r0
 801425a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 801425c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8014260:	f113 0f0d 	cmn.w	r3, #13
 8014264:	d053      	beq.n	801430e <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8014266:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801426a:	2b00      	cmp	r3, #0
 801426c:	d003      	beq.n	8014276 <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 801426e:	4b55      	ldr	r3, [pc, #340]	; (80143c4 <tcp_input+0x7e8>)
 8014270:	681a      	ldr	r2, [r3, #0]
 8014272:	69fb      	ldr	r3, [r7, #28]
 8014274:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8014276:	4b50      	ldr	r3, [pc, #320]	; (80143b8 <tcp_input+0x7dc>)
 8014278:	781b      	ldrb	r3, [r3, #0]
 801427a:	f003 0320 	and.w	r3, r3, #32
 801427e:	2b00      	cmp	r3, #0
 8014280:	d030      	beq.n	80142e4 <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 8014282:	69fb      	ldr	r3, [r7, #28]
 8014284:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014286:	2b00      	cmp	r3, #0
 8014288:	d009      	beq.n	801429e <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 801428a:	69fb      	ldr	r3, [r7, #28]
 801428c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801428e:	7b5a      	ldrb	r2, [r3, #13]
 8014290:	69fb      	ldr	r3, [r7, #28]
 8014292:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8014294:	f042 0220 	orr.w	r2, r2, #32
 8014298:	b2d2      	uxtb	r2, r2
 801429a:	735a      	strb	r2, [r3, #13]
 801429c:	e022      	b.n	80142e4 <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801429e:	69fb      	ldr	r3, [r7, #28]
 80142a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80142a2:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80142a6:	d005      	beq.n	80142b4 <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 80142a8:	69fb      	ldr	r3, [r7, #28]
 80142aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80142ac:	3301      	adds	r3, #1
 80142ae:	b29a      	uxth	r2, r3
 80142b0:	69fb      	ldr	r3, [r7, #28]
 80142b2:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80142b4:	69fb      	ldr	r3, [r7, #28]
 80142b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80142ba:	2b00      	cmp	r3, #0
 80142bc:	d00b      	beq.n	80142d6 <tcp_input+0x6fa>
 80142be:	69fb      	ldr	r3, [r7, #28]
 80142c0:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80142c4:	69fb      	ldr	r3, [r7, #28]
 80142c6:	6918      	ldr	r0, [r3, #16]
 80142c8:	2300      	movs	r3, #0
 80142ca:	2200      	movs	r2, #0
 80142cc:	69f9      	ldr	r1, [r7, #28]
 80142ce:	47a0      	blx	r4
 80142d0:	4603      	mov	r3, r0
 80142d2:	74fb      	strb	r3, [r7, #19]
 80142d4:	e001      	b.n	80142da <tcp_input+0x6fe>
 80142d6:	2300      	movs	r3, #0
 80142d8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 80142da:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80142de:	f113 0f0d 	cmn.w	r3, #13
 80142e2:	d016      	beq.n	8014312 <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 80142e4:	4b33      	ldr	r3, [pc, #204]	; (80143b4 <tcp_input+0x7d8>)
 80142e6:	2200      	movs	r2, #0
 80142e8:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 80142ea:	69f8      	ldr	r0, [r7, #28]
 80142ec:	f000 f880 	bl	80143f0 <tcp_input_delayed_close>
 80142f0:	4603      	mov	r3, r0
 80142f2:	2b00      	cmp	r3, #0
 80142f4:	d10f      	bne.n	8014316 <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 80142f6:	69f8      	ldr	r0, [r7, #28]
 80142f8:	f002 ff10 	bl	801711c <tcp_output>
 80142fc:	e00c      	b.n	8014318 <tcp_input+0x73c>
        goto aborted;
 80142fe:	bf00      	nop
 8014300:	e00a      	b.n	8014318 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8014302:	bf00      	nop
 8014304:	e008      	b.n	8014318 <tcp_input+0x73c>
              goto aborted;
 8014306:	bf00      	nop
 8014308:	e006      	b.n	8014318 <tcp_input+0x73c>
          goto aborted;
 801430a:	bf00      	nop
 801430c:	e004      	b.n	8014318 <tcp_input+0x73c>
            goto aborted;
 801430e:	bf00      	nop
 8014310:	e002      	b.n	8014318 <tcp_input+0x73c>
              goto aborted;
 8014312:	bf00      	nop
 8014314:	e000      	b.n	8014318 <tcp_input+0x73c>
          goto aborted;
 8014316:	bf00      	nop
    tcp_input_pcb = NULL;
 8014318:	4b26      	ldr	r3, [pc, #152]	; (80143b4 <tcp_input+0x7d8>)
 801431a:	2200      	movs	r2, #0
 801431c:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 801431e:	4b29      	ldr	r3, [pc, #164]	; (80143c4 <tcp_input+0x7e8>)
 8014320:	2200      	movs	r2, #0
 8014322:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8014324:	4b2b      	ldr	r3, [pc, #172]	; (80143d4 <tcp_input+0x7f8>)
 8014326:	685b      	ldr	r3, [r3, #4]
 8014328:	2b00      	cmp	r3, #0
 801432a:	d03f      	beq.n	80143ac <tcp_input+0x7d0>
      pbuf_free(inseg.p);
 801432c:	4b29      	ldr	r3, [pc, #164]	; (80143d4 <tcp_input+0x7f8>)
 801432e:	685b      	ldr	r3, [r3, #4]
 8014330:	4618      	mov	r0, r3
 8014332:	f7fd fc07 	bl	8011b44 <pbuf_free>
      inseg.p = NULL;
 8014336:	4b27      	ldr	r3, [pc, #156]	; (80143d4 <tcp_input+0x7f8>)
 8014338:	2200      	movs	r2, #0
 801433a:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 801433c:	e036      	b.n	80143ac <tcp_input+0x7d0>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 801433e:	4b26      	ldr	r3, [pc, #152]	; (80143d8 <tcp_input+0x7fc>)
 8014340:	681b      	ldr	r3, [r3, #0]
 8014342:	899b      	ldrh	r3, [r3, #12]
 8014344:	b29b      	uxth	r3, r3
 8014346:	4618      	mov	r0, r3
 8014348:	f7fc f8b4 	bl	80104b4 <lwip_htons>
 801434c:	4603      	mov	r3, r0
 801434e:	b2db      	uxtb	r3, r3
 8014350:	f003 0304 	and.w	r3, r3, #4
 8014354:	2b00      	cmp	r3, #0
 8014356:	d118      	bne.n	801438a <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014358:	4b20      	ldr	r3, [pc, #128]	; (80143dc <tcp_input+0x800>)
 801435a:	6819      	ldr	r1, [r3, #0]
 801435c:	4b20      	ldr	r3, [pc, #128]	; (80143e0 <tcp_input+0x804>)
 801435e:	881b      	ldrh	r3, [r3, #0]
 8014360:	461a      	mov	r2, r3
 8014362:	4b20      	ldr	r3, [pc, #128]	; (80143e4 <tcp_input+0x808>)
 8014364:	681b      	ldr	r3, [r3, #0]
 8014366:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014368:	4b1b      	ldr	r3, [pc, #108]	; (80143d8 <tcp_input+0x7fc>)
 801436a:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 801436c:	885b      	ldrh	r3, [r3, #2]
 801436e:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014370:	4a19      	ldr	r2, [pc, #100]	; (80143d8 <tcp_input+0x7fc>)
 8014372:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014374:	8812      	ldrh	r2, [r2, #0]
 8014376:	b292      	uxth	r2, r2
 8014378:	9202      	str	r2, [sp, #8]
 801437a:	9301      	str	r3, [sp, #4]
 801437c:	4b1a      	ldr	r3, [pc, #104]	; (80143e8 <tcp_input+0x80c>)
 801437e:	9300      	str	r3, [sp, #0]
 8014380:	4b1a      	ldr	r3, [pc, #104]	; (80143ec <tcp_input+0x810>)
 8014382:	4602      	mov	r2, r0
 8014384:	2000      	movs	r0, #0
 8014386:	f003 fc7d 	bl	8017c84 <tcp_rst>
    pbuf_free(p);
 801438a:	6878      	ldr	r0, [r7, #4]
 801438c:	f7fd fbda 	bl	8011b44 <pbuf_free>
  return;
 8014390:	e00c      	b.n	80143ac <tcp_input+0x7d0>
    goto dropped;
 8014392:	bf00      	nop
 8014394:	e006      	b.n	80143a4 <tcp_input+0x7c8>
    goto dropped;
 8014396:	bf00      	nop
 8014398:	e004      	b.n	80143a4 <tcp_input+0x7c8>
    goto dropped;
 801439a:	bf00      	nop
 801439c:	e002      	b.n	80143a4 <tcp_input+0x7c8>
      goto dropped;
 801439e:	bf00      	nop
 80143a0:	e000      	b.n	80143a4 <tcp_input+0x7c8>
      goto dropped;
 80143a2:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80143a4:	6878      	ldr	r0, [r7, #4]
 80143a6:	f7fd fbcd 	bl	8011b44 <pbuf_free>
 80143aa:	e000      	b.n	80143ae <tcp_input+0x7d2>
  return;
 80143ac:	bf00      	nop
}
 80143ae:	3724      	adds	r7, #36	; 0x24
 80143b0:	46bd      	mov	sp, r7
 80143b2:	bd90      	pop	{r4, r7, pc}
 80143b4:	2000dd2c 	.word	0x2000dd2c
 80143b8:	200069c5 	.word	0x200069c5
 80143bc:	2000dd18 	.word	0x2000dd18
 80143c0:	200069c0 	.word	0x200069c0
 80143c4:	200069c8 	.word	0x200069c8
 80143c8:	0801e9b8 	.word	0x0801e9b8
 80143cc:	0801eb6c 	.word	0x0801eb6c
 80143d0:	0801ea04 	.word	0x0801ea04
 80143d4:	20006998 	.word	0x20006998
 80143d8:	200069a8 	.word	0x200069a8
 80143dc:	200069bc 	.word	0x200069bc
 80143e0:	200069c2 	.word	0x200069c2
 80143e4:	200069b8 	.word	0x200069b8
 80143e8:	2000a614 	.word	0x2000a614
 80143ec:	2000a618 	.word	0x2000a618

080143f0 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 80143f0:	b580      	push	{r7, lr}
 80143f2:	b082      	sub	sp, #8
 80143f4:	af00      	add	r7, sp, #0
 80143f6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 80143f8:	687b      	ldr	r3, [r7, #4]
 80143fa:	2b00      	cmp	r3, #0
 80143fc:	d106      	bne.n	801440c <tcp_input_delayed_close+0x1c>
 80143fe:	4b17      	ldr	r3, [pc, #92]	; (801445c <tcp_input_delayed_close+0x6c>)
 8014400:	f240 225a 	movw	r2, #602	; 0x25a
 8014404:	4916      	ldr	r1, [pc, #88]	; (8014460 <tcp_input_delayed_close+0x70>)
 8014406:	4817      	ldr	r0, [pc, #92]	; (8014464 <tcp_input_delayed_close+0x74>)
 8014408:	f007 fb0e 	bl	801ba28 <iprintf>

  if (recv_flags & TF_CLOSED) {
 801440c:	4b16      	ldr	r3, [pc, #88]	; (8014468 <tcp_input_delayed_close+0x78>)
 801440e:	781b      	ldrb	r3, [r3, #0]
 8014410:	f003 0310 	and.w	r3, r3, #16
 8014414:	2b00      	cmp	r3, #0
 8014416:	d01c      	beq.n	8014452 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	8b5b      	ldrh	r3, [r3, #26]
 801441c:	f003 0310 	and.w	r3, r3, #16
 8014420:	2b00      	cmp	r3, #0
 8014422:	d10d      	bne.n	8014440 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8014424:	687b      	ldr	r3, [r7, #4]
 8014426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801442a:	2b00      	cmp	r3, #0
 801442c:	d008      	beq.n	8014440 <tcp_input_delayed_close+0x50>
 801442e:	687b      	ldr	r3, [r7, #4]
 8014430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014434:	687a      	ldr	r2, [r7, #4]
 8014436:	6912      	ldr	r2, [r2, #16]
 8014438:	f06f 010e 	mvn.w	r1, #14
 801443c:	4610      	mov	r0, r2
 801443e:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8014440:	6879      	ldr	r1, [r7, #4]
 8014442:	480a      	ldr	r0, [pc, #40]	; (801446c <tcp_input_delayed_close+0x7c>)
 8014444:	f7ff fa52 	bl	80138ec <tcp_pcb_remove>
    tcp_free(pcb);
 8014448:	6878      	ldr	r0, [r7, #4]
 801444a:	f7fd fe37 	bl	80120bc <tcp_free>
    return 1;
 801444e:	2301      	movs	r3, #1
 8014450:	e000      	b.n	8014454 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8014452:	2300      	movs	r3, #0
}
 8014454:	4618      	mov	r0, r3
 8014456:	3708      	adds	r7, #8
 8014458:	46bd      	mov	sp, r7
 801445a:	bd80      	pop	{r7, pc}
 801445c:	0801e9b8 	.word	0x0801e9b8
 8014460:	0801eb88 	.word	0x0801eb88
 8014464:	0801ea04 	.word	0x0801ea04
 8014468:	200069c5 	.word	0x200069c5
 801446c:	2000dd18 	.word	0x2000dd18

08014470 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 8014470:	b590      	push	{r4, r7, lr}
 8014472:	b08b      	sub	sp, #44	; 0x2c
 8014474:	af04      	add	r7, sp, #16
 8014476:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 8014478:	4b6f      	ldr	r3, [pc, #444]	; (8014638 <tcp_listen_input+0x1c8>)
 801447a:	781b      	ldrb	r3, [r3, #0]
 801447c:	f003 0304 	and.w	r3, r3, #4
 8014480:	2b00      	cmp	r3, #0
 8014482:	f040 80d2 	bne.w	801462a <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	2b00      	cmp	r3, #0
 801448a:	d106      	bne.n	801449a <tcp_listen_input+0x2a>
 801448c:	4b6b      	ldr	r3, [pc, #428]	; (801463c <tcp_listen_input+0x1cc>)
 801448e:	f240 2281 	movw	r2, #641	; 0x281
 8014492:	496b      	ldr	r1, [pc, #428]	; (8014640 <tcp_listen_input+0x1d0>)
 8014494:	486b      	ldr	r0, [pc, #428]	; (8014644 <tcp_listen_input+0x1d4>)
 8014496:	f007 fac7 	bl	801ba28 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 801449a:	4b67      	ldr	r3, [pc, #412]	; (8014638 <tcp_listen_input+0x1c8>)
 801449c:	781b      	ldrb	r3, [r3, #0]
 801449e:	f003 0310 	and.w	r3, r3, #16
 80144a2:	2b00      	cmp	r3, #0
 80144a4:	d019      	beq.n	80144da <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80144a6:	4b68      	ldr	r3, [pc, #416]	; (8014648 <tcp_listen_input+0x1d8>)
 80144a8:	6819      	ldr	r1, [r3, #0]
 80144aa:	4b68      	ldr	r3, [pc, #416]	; (801464c <tcp_listen_input+0x1dc>)
 80144ac:	881b      	ldrh	r3, [r3, #0]
 80144ae:	461a      	mov	r2, r3
 80144b0:	4b67      	ldr	r3, [pc, #412]	; (8014650 <tcp_listen_input+0x1e0>)
 80144b2:	681b      	ldr	r3, [r3, #0]
 80144b4:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80144b6:	4b67      	ldr	r3, [pc, #412]	; (8014654 <tcp_listen_input+0x1e4>)
 80144b8:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80144ba:	885b      	ldrh	r3, [r3, #2]
 80144bc:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80144be:	4a65      	ldr	r2, [pc, #404]	; (8014654 <tcp_listen_input+0x1e4>)
 80144c0:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80144c2:	8812      	ldrh	r2, [r2, #0]
 80144c4:	b292      	uxth	r2, r2
 80144c6:	9202      	str	r2, [sp, #8]
 80144c8:	9301      	str	r3, [sp, #4]
 80144ca:	4b63      	ldr	r3, [pc, #396]	; (8014658 <tcp_listen_input+0x1e8>)
 80144cc:	9300      	str	r3, [sp, #0]
 80144ce:	4b63      	ldr	r3, [pc, #396]	; (801465c <tcp_listen_input+0x1ec>)
 80144d0:	4602      	mov	r2, r0
 80144d2:	6878      	ldr	r0, [r7, #4]
 80144d4:	f003 fbd6 	bl	8017c84 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 80144d8:	e0a9      	b.n	801462e <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 80144da:	4b57      	ldr	r3, [pc, #348]	; (8014638 <tcp_listen_input+0x1c8>)
 80144dc:	781b      	ldrb	r3, [r3, #0]
 80144de:	f003 0302 	and.w	r3, r3, #2
 80144e2:	2b00      	cmp	r3, #0
 80144e4:	f000 80a3 	beq.w	801462e <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 80144e8:	687b      	ldr	r3, [r7, #4]
 80144ea:	7d5b      	ldrb	r3, [r3, #21]
 80144ec:	4618      	mov	r0, r3
 80144ee:	f7ff f85b 	bl	80135a8 <tcp_alloc>
 80144f2:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 80144f4:	697b      	ldr	r3, [r7, #20]
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d111      	bne.n	801451e <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	699b      	ldr	r3, [r3, #24]
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d00a      	beq.n	8014518 <tcp_listen_input+0xa8>
 8014502:	687b      	ldr	r3, [r7, #4]
 8014504:	699b      	ldr	r3, [r3, #24]
 8014506:	687a      	ldr	r2, [r7, #4]
 8014508:	6910      	ldr	r0, [r2, #16]
 801450a:	f04f 32ff 	mov.w	r2, #4294967295
 801450e:	2100      	movs	r1, #0
 8014510:	4798      	blx	r3
 8014512:	4603      	mov	r3, r0
 8014514:	73bb      	strb	r3, [r7, #14]
      return;
 8014516:	e08b      	b.n	8014630 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8014518:	23f0      	movs	r3, #240	; 0xf0
 801451a:	73bb      	strb	r3, [r7, #14]
      return;
 801451c:	e088      	b.n	8014630 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 801451e:	4b50      	ldr	r3, [pc, #320]	; (8014660 <tcp_listen_input+0x1f0>)
 8014520:	695a      	ldr	r2, [r3, #20]
 8014522:	697b      	ldr	r3, [r7, #20]
 8014524:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 8014526:	4b4e      	ldr	r3, [pc, #312]	; (8014660 <tcp_listen_input+0x1f0>)
 8014528:	691a      	ldr	r2, [r3, #16]
 801452a:	697b      	ldr	r3, [r7, #20]
 801452c:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	8ada      	ldrh	r2, [r3, #22]
 8014532:	697b      	ldr	r3, [r7, #20]
 8014534:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 8014536:	4b47      	ldr	r3, [pc, #284]	; (8014654 <tcp_listen_input+0x1e4>)
 8014538:	681b      	ldr	r3, [r3, #0]
 801453a:	881b      	ldrh	r3, [r3, #0]
 801453c:	b29a      	uxth	r2, r3
 801453e:	697b      	ldr	r3, [r7, #20]
 8014540:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8014542:	697b      	ldr	r3, [r7, #20]
 8014544:	2203      	movs	r2, #3
 8014546:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8014548:	4b41      	ldr	r3, [pc, #260]	; (8014650 <tcp_listen_input+0x1e0>)
 801454a:	681b      	ldr	r3, [r3, #0]
 801454c:	1c5a      	adds	r2, r3, #1
 801454e:	697b      	ldr	r3, [r7, #20]
 8014550:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8014552:	697b      	ldr	r3, [r7, #20]
 8014554:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014556:	697b      	ldr	r3, [r7, #20]
 8014558:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 801455a:	6978      	ldr	r0, [r7, #20]
 801455c:	f7ff fa5a 	bl	8013a14 <tcp_next_iss>
 8014560:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8014562:	697b      	ldr	r3, [r7, #20]
 8014564:	693a      	ldr	r2, [r7, #16]
 8014566:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 8014568:	697b      	ldr	r3, [r7, #20]
 801456a:	693a      	ldr	r2, [r7, #16]
 801456c:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 801456e:	697b      	ldr	r3, [r7, #20]
 8014570:	693a      	ldr	r2, [r7, #16]
 8014572:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 8014574:	697b      	ldr	r3, [r7, #20]
 8014576:	693a      	ldr	r2, [r7, #16]
 8014578:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 801457a:	4b35      	ldr	r3, [pc, #212]	; (8014650 <tcp_listen_input+0x1e0>)
 801457c:	681b      	ldr	r3, [r3, #0]
 801457e:	1e5a      	subs	r2, r3, #1
 8014580:	697b      	ldr	r3, [r7, #20]
 8014582:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	691a      	ldr	r2, [r3, #16]
 8014588:	697b      	ldr	r3, [r7, #20]
 801458a:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 801458c:	697b      	ldr	r3, [r7, #20]
 801458e:	687a      	ldr	r2, [r7, #4]
 8014590:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8014592:	687b      	ldr	r3, [r7, #4]
 8014594:	7a5b      	ldrb	r3, [r3, #9]
 8014596:	f003 030c 	and.w	r3, r3, #12
 801459a:	b2da      	uxtb	r2, r3
 801459c:	697b      	ldr	r3, [r7, #20]
 801459e:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80145a0:	687b      	ldr	r3, [r7, #4]
 80145a2:	7a1a      	ldrb	r2, [r3, #8]
 80145a4:	697b      	ldr	r3, [r7, #20]
 80145a6:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80145a8:	4b2e      	ldr	r3, [pc, #184]	; (8014664 <tcp_listen_input+0x1f4>)
 80145aa:	681a      	ldr	r2, [r3, #0]
 80145ac:	697b      	ldr	r3, [r7, #20]
 80145ae:	60da      	str	r2, [r3, #12]
 80145b0:	4a2c      	ldr	r2, [pc, #176]	; (8014664 <tcp_listen_input+0x1f4>)
 80145b2:	697b      	ldr	r3, [r7, #20]
 80145b4:	6013      	str	r3, [r2, #0]
 80145b6:	f003 fd27 	bl	8018008 <tcp_timer_needed>
 80145ba:	4b2b      	ldr	r3, [pc, #172]	; (8014668 <tcp_listen_input+0x1f8>)
 80145bc:	2201      	movs	r2, #1
 80145be:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80145c0:	6978      	ldr	r0, [r7, #20]
 80145c2:	f001 fd8d 	bl	80160e0 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80145c6:	4b23      	ldr	r3, [pc, #140]	; (8014654 <tcp_listen_input+0x1e4>)
 80145c8:	681b      	ldr	r3, [r3, #0]
 80145ca:	89db      	ldrh	r3, [r3, #14]
 80145cc:	b29a      	uxth	r2, r3
 80145ce:	697b      	ldr	r3, [r7, #20]
 80145d0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 80145d4:	697b      	ldr	r3, [r7, #20]
 80145d6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80145da:	697b      	ldr	r3, [r7, #20]
 80145dc:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 80145e0:	697b      	ldr	r3, [r7, #20]
 80145e2:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 80145e4:	697b      	ldr	r3, [r7, #20]
 80145e6:	3304      	adds	r3, #4
 80145e8:	4618      	mov	r0, r3
 80145ea:	f005 fc4b 	bl	8019e84 <ip4_route>
 80145ee:	4601      	mov	r1, r0
 80145f0:	697b      	ldr	r3, [r7, #20]
 80145f2:	3304      	adds	r3, #4
 80145f4:	461a      	mov	r2, r3
 80145f6:	4620      	mov	r0, r4
 80145f8:	f7ff fa32 	bl	8013a60 <tcp_eff_send_mss_netif>
 80145fc:	4603      	mov	r3, r0
 80145fe:	461a      	mov	r2, r3
 8014600:	697b      	ldr	r3, [r7, #20]
 8014602:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8014604:	2112      	movs	r1, #18
 8014606:	6978      	ldr	r0, [r7, #20]
 8014608:	f002 fc9a 	bl	8016f40 <tcp_enqueue_flags>
 801460c:	4603      	mov	r3, r0
 801460e:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8014610:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014614:	2b00      	cmp	r3, #0
 8014616:	d004      	beq.n	8014622 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8014618:	2100      	movs	r1, #0
 801461a:	6978      	ldr	r0, [r7, #20]
 801461c:	f7fd ffd4 	bl	80125c8 <tcp_abandon>
      return;
 8014620:	e006      	b.n	8014630 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 8014622:	6978      	ldr	r0, [r7, #20]
 8014624:	f002 fd7a 	bl	801711c <tcp_output>
  return;
 8014628:	e001      	b.n	801462e <tcp_listen_input+0x1be>
    return;
 801462a:	bf00      	nop
 801462c:	e000      	b.n	8014630 <tcp_listen_input+0x1c0>
  return;
 801462e:	bf00      	nop
}
 8014630:	371c      	adds	r7, #28
 8014632:	46bd      	mov	sp, r7
 8014634:	bd90      	pop	{r4, r7, pc}
 8014636:	bf00      	nop
 8014638:	200069c4 	.word	0x200069c4
 801463c:	0801e9b8 	.word	0x0801e9b8
 8014640:	0801ebb0 	.word	0x0801ebb0
 8014644:	0801ea04 	.word	0x0801ea04
 8014648:	200069bc 	.word	0x200069bc
 801464c:	200069c2 	.word	0x200069c2
 8014650:	200069b8 	.word	0x200069b8
 8014654:	200069a8 	.word	0x200069a8
 8014658:	2000a614 	.word	0x2000a614
 801465c:	2000a618 	.word	0x2000a618
 8014660:	2000a604 	.word	0x2000a604
 8014664:	2000dd18 	.word	0x2000dd18
 8014668:	2000dd14 	.word	0x2000dd14

0801466c <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 801466c:	b580      	push	{r7, lr}
 801466e:	b086      	sub	sp, #24
 8014670:	af04      	add	r7, sp, #16
 8014672:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 8014674:	4b2f      	ldr	r3, [pc, #188]	; (8014734 <tcp_timewait_input+0xc8>)
 8014676:	781b      	ldrb	r3, [r3, #0]
 8014678:	f003 0304 	and.w	r3, r3, #4
 801467c:	2b00      	cmp	r3, #0
 801467e:	d153      	bne.n	8014728 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8014680:	687b      	ldr	r3, [r7, #4]
 8014682:	2b00      	cmp	r3, #0
 8014684:	d106      	bne.n	8014694 <tcp_timewait_input+0x28>
 8014686:	4b2c      	ldr	r3, [pc, #176]	; (8014738 <tcp_timewait_input+0xcc>)
 8014688:	f240 22ee 	movw	r2, #750	; 0x2ee
 801468c:	492b      	ldr	r1, [pc, #172]	; (801473c <tcp_timewait_input+0xd0>)
 801468e:	482c      	ldr	r0, [pc, #176]	; (8014740 <tcp_timewait_input+0xd4>)
 8014690:	f007 f9ca 	bl	801ba28 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8014694:	4b27      	ldr	r3, [pc, #156]	; (8014734 <tcp_timewait_input+0xc8>)
 8014696:	781b      	ldrb	r3, [r3, #0]
 8014698:	f003 0302 	and.w	r3, r3, #2
 801469c:	2b00      	cmp	r3, #0
 801469e:	d02a      	beq.n	80146f6 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80146a0:	4b28      	ldr	r3, [pc, #160]	; (8014744 <tcp_timewait_input+0xd8>)
 80146a2:	681a      	ldr	r2, [r3, #0]
 80146a4:	687b      	ldr	r3, [r7, #4]
 80146a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146a8:	1ad3      	subs	r3, r2, r3
 80146aa:	2b00      	cmp	r3, #0
 80146ac:	db2d      	blt.n	801470a <tcp_timewait_input+0x9e>
 80146ae:	4b25      	ldr	r3, [pc, #148]	; (8014744 <tcp_timewait_input+0xd8>)
 80146b0:	681a      	ldr	r2, [r3, #0]
 80146b2:	687b      	ldr	r3, [r7, #4]
 80146b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80146b6:	6879      	ldr	r1, [r7, #4]
 80146b8:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80146ba:	440b      	add	r3, r1
 80146bc:	1ad3      	subs	r3, r2, r3
 80146be:	2b00      	cmp	r3, #0
 80146c0:	dc23      	bgt.n	801470a <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80146c2:	4b21      	ldr	r3, [pc, #132]	; (8014748 <tcp_timewait_input+0xdc>)
 80146c4:	6819      	ldr	r1, [r3, #0]
 80146c6:	4b21      	ldr	r3, [pc, #132]	; (801474c <tcp_timewait_input+0xe0>)
 80146c8:	881b      	ldrh	r3, [r3, #0]
 80146ca:	461a      	mov	r2, r3
 80146cc:	4b1d      	ldr	r3, [pc, #116]	; (8014744 <tcp_timewait_input+0xd8>)
 80146ce:	681b      	ldr	r3, [r3, #0]
 80146d0:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80146d2:	4b1f      	ldr	r3, [pc, #124]	; (8014750 <tcp_timewait_input+0xe4>)
 80146d4:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80146d6:	885b      	ldrh	r3, [r3, #2]
 80146d8:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80146da:	4a1d      	ldr	r2, [pc, #116]	; (8014750 <tcp_timewait_input+0xe4>)
 80146dc:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80146de:	8812      	ldrh	r2, [r2, #0]
 80146e0:	b292      	uxth	r2, r2
 80146e2:	9202      	str	r2, [sp, #8]
 80146e4:	9301      	str	r3, [sp, #4]
 80146e6:	4b1b      	ldr	r3, [pc, #108]	; (8014754 <tcp_timewait_input+0xe8>)
 80146e8:	9300      	str	r3, [sp, #0]
 80146ea:	4b1b      	ldr	r3, [pc, #108]	; (8014758 <tcp_timewait_input+0xec>)
 80146ec:	4602      	mov	r2, r0
 80146ee:	6878      	ldr	r0, [r7, #4]
 80146f0:	f003 fac8 	bl	8017c84 <tcp_rst>
      return;
 80146f4:	e01b      	b.n	801472e <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 80146f6:	4b0f      	ldr	r3, [pc, #60]	; (8014734 <tcp_timewait_input+0xc8>)
 80146f8:	781b      	ldrb	r3, [r3, #0]
 80146fa:	f003 0301 	and.w	r3, r3, #1
 80146fe:	2b00      	cmp	r3, #0
 8014700:	d003      	beq.n	801470a <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8014702:	4b16      	ldr	r3, [pc, #88]	; (801475c <tcp_timewait_input+0xf0>)
 8014704:	681a      	ldr	r2, [r3, #0]
 8014706:	687b      	ldr	r3, [r7, #4]
 8014708:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801470a:	4b10      	ldr	r3, [pc, #64]	; (801474c <tcp_timewait_input+0xe0>)
 801470c:	881b      	ldrh	r3, [r3, #0]
 801470e:	2b00      	cmp	r3, #0
 8014710:	d00c      	beq.n	801472c <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	8b5b      	ldrh	r3, [r3, #26]
 8014716:	f043 0302 	orr.w	r3, r3, #2
 801471a:	b29a      	uxth	r2, r3
 801471c:	687b      	ldr	r3, [r7, #4]
 801471e:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014720:	6878      	ldr	r0, [r7, #4]
 8014722:	f002 fcfb 	bl	801711c <tcp_output>
  }
  return;
 8014726:	e001      	b.n	801472c <tcp_timewait_input+0xc0>
    return;
 8014728:	bf00      	nop
 801472a:	e000      	b.n	801472e <tcp_timewait_input+0xc2>
  return;
 801472c:	bf00      	nop
}
 801472e:	3708      	adds	r7, #8
 8014730:	46bd      	mov	sp, r7
 8014732:	bd80      	pop	{r7, pc}
 8014734:	200069c4 	.word	0x200069c4
 8014738:	0801e9b8 	.word	0x0801e9b8
 801473c:	0801ebd0 	.word	0x0801ebd0
 8014740:	0801ea04 	.word	0x0801ea04
 8014744:	200069b8 	.word	0x200069b8
 8014748:	200069bc 	.word	0x200069bc
 801474c:	200069c2 	.word	0x200069c2
 8014750:	200069a8 	.word	0x200069a8
 8014754:	2000a614 	.word	0x2000a614
 8014758:	2000a618 	.word	0x2000a618
 801475c:	2000dd1c 	.word	0x2000dd1c

08014760 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8014760:	b590      	push	{r4, r7, lr}
 8014762:	b08d      	sub	sp, #52	; 0x34
 8014764:	af04      	add	r7, sp, #16
 8014766:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 8014768:	2300      	movs	r3, #0
 801476a:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 801476c:	2300      	movs	r3, #0
 801476e:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 8014770:	687b      	ldr	r3, [r7, #4]
 8014772:	2b00      	cmp	r3, #0
 8014774:	d106      	bne.n	8014784 <tcp_process+0x24>
 8014776:	4ba5      	ldr	r3, [pc, #660]	; (8014a0c <tcp_process+0x2ac>)
 8014778:	f44f 7247 	mov.w	r2, #796	; 0x31c
 801477c:	49a4      	ldr	r1, [pc, #656]	; (8014a10 <tcp_process+0x2b0>)
 801477e:	48a5      	ldr	r0, [pc, #660]	; (8014a14 <tcp_process+0x2b4>)
 8014780:	f007 f952 	bl	801ba28 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 8014784:	4ba4      	ldr	r3, [pc, #656]	; (8014a18 <tcp_process+0x2b8>)
 8014786:	781b      	ldrb	r3, [r3, #0]
 8014788:	f003 0304 	and.w	r3, r3, #4
 801478c:	2b00      	cmp	r3, #0
 801478e:	d04e      	beq.n	801482e <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8014790:	687b      	ldr	r3, [r7, #4]
 8014792:	7d1b      	ldrb	r3, [r3, #20]
 8014794:	2b02      	cmp	r3, #2
 8014796:	d108      	bne.n	80147aa <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8014798:	687b      	ldr	r3, [r7, #4]
 801479a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801479c:	4b9f      	ldr	r3, [pc, #636]	; (8014a1c <tcp_process+0x2bc>)
 801479e:	681b      	ldr	r3, [r3, #0]
 80147a0:	429a      	cmp	r2, r3
 80147a2:	d123      	bne.n	80147ec <tcp_process+0x8c>
        acceptable = 1;
 80147a4:	2301      	movs	r3, #1
 80147a6:	76fb      	strb	r3, [r7, #27]
 80147a8:	e020      	b.n	80147ec <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80147aa:	687b      	ldr	r3, [r7, #4]
 80147ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80147ae:	4b9c      	ldr	r3, [pc, #624]	; (8014a20 <tcp_process+0x2c0>)
 80147b0:	681b      	ldr	r3, [r3, #0]
 80147b2:	429a      	cmp	r2, r3
 80147b4:	d102      	bne.n	80147bc <tcp_process+0x5c>
        acceptable = 1;
 80147b6:	2301      	movs	r3, #1
 80147b8:	76fb      	strb	r3, [r7, #27]
 80147ba:	e017      	b.n	80147ec <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80147bc:	4b98      	ldr	r3, [pc, #608]	; (8014a20 <tcp_process+0x2c0>)
 80147be:	681a      	ldr	r2, [r3, #0]
 80147c0:	687b      	ldr	r3, [r7, #4]
 80147c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80147c4:	1ad3      	subs	r3, r2, r3
 80147c6:	2b00      	cmp	r3, #0
 80147c8:	db10      	blt.n	80147ec <tcp_process+0x8c>
 80147ca:	4b95      	ldr	r3, [pc, #596]	; (8014a20 <tcp_process+0x2c0>)
 80147cc:	681a      	ldr	r2, [r3, #0]
 80147ce:	687b      	ldr	r3, [r7, #4]
 80147d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80147d2:	6879      	ldr	r1, [r7, #4]
 80147d4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80147d6:	440b      	add	r3, r1
 80147d8:	1ad3      	subs	r3, r2, r3
 80147da:	2b00      	cmp	r3, #0
 80147dc:	dc06      	bgt.n	80147ec <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 80147de:	687b      	ldr	r3, [r7, #4]
 80147e0:	8b5b      	ldrh	r3, [r3, #26]
 80147e2:	f043 0302 	orr.w	r3, r3, #2
 80147e6:	b29a      	uxth	r2, r3
 80147e8:	687b      	ldr	r3, [r7, #4]
 80147ea:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 80147ec:	7efb      	ldrb	r3, [r7, #27]
 80147ee:	2b00      	cmp	r3, #0
 80147f0:	d01b      	beq.n	801482a <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	7d1b      	ldrb	r3, [r3, #20]
 80147f6:	2b00      	cmp	r3, #0
 80147f8:	d106      	bne.n	8014808 <tcp_process+0xa8>
 80147fa:	4b84      	ldr	r3, [pc, #528]	; (8014a0c <tcp_process+0x2ac>)
 80147fc:	f44f 724e 	mov.w	r2, #824	; 0x338
 8014800:	4988      	ldr	r1, [pc, #544]	; (8014a24 <tcp_process+0x2c4>)
 8014802:	4884      	ldr	r0, [pc, #528]	; (8014a14 <tcp_process+0x2b4>)
 8014804:	f007 f910 	bl	801ba28 <iprintf>
      recv_flags |= TF_RESET;
 8014808:	4b87      	ldr	r3, [pc, #540]	; (8014a28 <tcp_process+0x2c8>)
 801480a:	781b      	ldrb	r3, [r3, #0]
 801480c:	f043 0308 	orr.w	r3, r3, #8
 8014810:	b2da      	uxtb	r2, r3
 8014812:	4b85      	ldr	r3, [pc, #532]	; (8014a28 <tcp_process+0x2c8>)
 8014814:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	8b5b      	ldrh	r3, [r3, #26]
 801481a:	f023 0301 	bic.w	r3, r3, #1
 801481e:	b29a      	uxth	r2, r3
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8014824:	f06f 030d 	mvn.w	r3, #13
 8014828:	e37a      	b.n	8014f20 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 801482a:	2300      	movs	r3, #0
 801482c:	e378      	b.n	8014f20 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 801482e:	4b7a      	ldr	r3, [pc, #488]	; (8014a18 <tcp_process+0x2b8>)
 8014830:	781b      	ldrb	r3, [r3, #0]
 8014832:	f003 0302 	and.w	r3, r3, #2
 8014836:	2b00      	cmp	r3, #0
 8014838:	d010      	beq.n	801485c <tcp_process+0xfc>
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	7d1b      	ldrb	r3, [r3, #20]
 801483e:	2b02      	cmp	r3, #2
 8014840:	d00c      	beq.n	801485c <tcp_process+0xfc>
 8014842:	687b      	ldr	r3, [r7, #4]
 8014844:	7d1b      	ldrb	r3, [r3, #20]
 8014846:	2b03      	cmp	r3, #3
 8014848:	d008      	beq.n	801485c <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 801484a:	687b      	ldr	r3, [r7, #4]
 801484c:	8b5b      	ldrh	r3, [r3, #26]
 801484e:	f043 0302 	orr.w	r3, r3, #2
 8014852:	b29a      	uxth	r2, r3
 8014854:	687b      	ldr	r3, [r7, #4]
 8014856:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8014858:	2300      	movs	r3, #0
 801485a:	e361      	b.n	8014f20 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 801485c:	687b      	ldr	r3, [r7, #4]
 801485e:	8b5b      	ldrh	r3, [r3, #26]
 8014860:	f003 0310 	and.w	r3, r3, #16
 8014864:	2b00      	cmp	r3, #0
 8014866:	d103      	bne.n	8014870 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8014868:	4b70      	ldr	r3, [pc, #448]	; (8014a2c <tcp_process+0x2cc>)
 801486a:	681a      	ldr	r2, [r3, #0]
 801486c:	687b      	ldr	r3, [r7, #4]
 801486e:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8014870:	687b      	ldr	r3, [r7, #4]
 8014872:	2200      	movs	r2, #0
 8014874:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	2200      	movs	r2, #0
 801487c:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8014880:	6878      	ldr	r0, [r7, #4]
 8014882:	f001 fc2d 	bl	80160e0 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8014886:	687b      	ldr	r3, [r7, #4]
 8014888:	7d1b      	ldrb	r3, [r3, #20]
 801488a:	3b02      	subs	r3, #2
 801488c:	2b07      	cmp	r3, #7
 801488e:	f200 8337 	bhi.w	8014f00 <tcp_process+0x7a0>
 8014892:	a201      	add	r2, pc, #4	; (adr r2, 8014898 <tcp_process+0x138>)
 8014894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014898:	080148b9 	.word	0x080148b9
 801489c:	08014ae9 	.word	0x08014ae9
 80148a0:	08014c61 	.word	0x08014c61
 80148a4:	08014c8b 	.word	0x08014c8b
 80148a8:	08014daf 	.word	0x08014daf
 80148ac:	08014c61 	.word	0x08014c61
 80148b0:	08014e3b 	.word	0x08014e3b
 80148b4:	08014ecb 	.word	0x08014ecb
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 80148b8:	4b57      	ldr	r3, [pc, #348]	; (8014a18 <tcp_process+0x2b8>)
 80148ba:	781b      	ldrb	r3, [r3, #0]
 80148bc:	f003 0310 	and.w	r3, r3, #16
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	f000 80e4 	beq.w	8014a8e <tcp_process+0x32e>
 80148c6:	4b54      	ldr	r3, [pc, #336]	; (8014a18 <tcp_process+0x2b8>)
 80148c8:	781b      	ldrb	r3, [r3, #0]
 80148ca:	f003 0302 	and.w	r3, r3, #2
 80148ce:	2b00      	cmp	r3, #0
 80148d0:	f000 80dd 	beq.w	8014a8e <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80148d8:	1c5a      	adds	r2, r3, #1
 80148da:	4b50      	ldr	r3, [pc, #320]	; (8014a1c <tcp_process+0x2bc>)
 80148dc:	681b      	ldr	r3, [r3, #0]
 80148de:	429a      	cmp	r2, r3
 80148e0:	f040 80d5 	bne.w	8014a8e <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 80148e4:	4b4e      	ldr	r3, [pc, #312]	; (8014a20 <tcp_process+0x2c0>)
 80148e6:	681b      	ldr	r3, [r3, #0]
 80148e8:	1c5a      	adds	r2, r3, #1
 80148ea:	687b      	ldr	r3, [r7, #4]
 80148ec:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80148f2:	687b      	ldr	r3, [r7, #4]
 80148f4:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 80148f6:	4b49      	ldr	r3, [pc, #292]	; (8014a1c <tcp_process+0x2bc>)
 80148f8:	681a      	ldr	r2, [r3, #0]
 80148fa:	687b      	ldr	r3, [r7, #4]
 80148fc:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 80148fe:	4b4c      	ldr	r3, [pc, #304]	; (8014a30 <tcp_process+0x2d0>)
 8014900:	681b      	ldr	r3, [r3, #0]
 8014902:	89db      	ldrh	r3, [r3, #14]
 8014904:	b29a      	uxth	r2, r3
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 801490c:	687b      	ldr	r3, [r7, #4]
 801490e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8014912:	687b      	ldr	r3, [r7, #4]
 8014914:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8014918:	4b41      	ldr	r3, [pc, #260]	; (8014a20 <tcp_process+0x2c0>)
 801491a:	681b      	ldr	r3, [r3, #0]
 801491c:	1e5a      	subs	r2, r3, #1
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	2204      	movs	r2, #4
 8014926:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8014928:	687b      	ldr	r3, [r7, #4]
 801492a:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	3304      	adds	r3, #4
 8014930:	4618      	mov	r0, r3
 8014932:	f005 faa7 	bl	8019e84 <ip4_route>
 8014936:	4601      	mov	r1, r0
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	3304      	adds	r3, #4
 801493c:	461a      	mov	r2, r3
 801493e:	4620      	mov	r0, r4
 8014940:	f7ff f88e 	bl	8013a60 <tcp_eff_send_mss_netif>
 8014944:	4603      	mov	r3, r0
 8014946:	461a      	mov	r2, r3
 8014948:	687b      	ldr	r3, [r7, #4]
 801494a:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 801494c:	687b      	ldr	r3, [r7, #4]
 801494e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014950:	009a      	lsls	r2, r3, #2
 8014952:	687b      	ldr	r3, [r7, #4]
 8014954:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014956:	005b      	lsls	r3, r3, #1
 8014958:	f241 111c 	movw	r1, #4380	; 0x111c
 801495c:	428b      	cmp	r3, r1
 801495e:	bf38      	it	cc
 8014960:	460b      	movcc	r3, r1
 8014962:	429a      	cmp	r2, r3
 8014964:	d204      	bcs.n	8014970 <tcp_process+0x210>
 8014966:	687b      	ldr	r3, [r7, #4]
 8014968:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801496a:	009b      	lsls	r3, r3, #2
 801496c:	b29b      	uxth	r3, r3
 801496e:	e00d      	b.n	801498c <tcp_process+0x22c>
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014974:	005b      	lsls	r3, r3, #1
 8014976:	f241 121c 	movw	r2, #4380	; 0x111c
 801497a:	4293      	cmp	r3, r2
 801497c:	d904      	bls.n	8014988 <tcp_process+0x228>
 801497e:	687b      	ldr	r3, [r7, #4]
 8014980:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014982:	005b      	lsls	r3, r3, #1
 8014984:	b29b      	uxth	r3, r3
 8014986:	e001      	b.n	801498c <tcp_process+0x22c>
 8014988:	f241 131c 	movw	r3, #4380	; 0x111c
 801498c:	687a      	ldr	r2, [r7, #4]
 801498e:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8014998:	2b00      	cmp	r3, #0
 801499a:	d106      	bne.n	80149aa <tcp_process+0x24a>
 801499c:	4b1b      	ldr	r3, [pc, #108]	; (8014a0c <tcp_process+0x2ac>)
 801499e:	f44f 725b 	mov.w	r2, #876	; 0x36c
 80149a2:	4924      	ldr	r1, [pc, #144]	; (8014a34 <tcp_process+0x2d4>)
 80149a4:	481b      	ldr	r0, [pc, #108]	; (8014a14 <tcp_process+0x2b4>)
 80149a6:	f007 f83f 	bl	801ba28 <iprintf>
        --pcb->snd_queuelen;
 80149aa:	687b      	ldr	r3, [r7, #4]
 80149ac:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80149b0:	3b01      	subs	r3, #1
 80149b2:	b29a      	uxth	r2, r3
 80149b4:	687b      	ldr	r3, [r7, #4]
 80149b6:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 80149ba:	687b      	ldr	r3, [r7, #4]
 80149bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80149be:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 80149c0:	69fb      	ldr	r3, [r7, #28]
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	d111      	bne.n	80149ea <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 80149c6:	687b      	ldr	r3, [r7, #4]
 80149c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80149ca:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 80149cc:	69fb      	ldr	r3, [r7, #28]
 80149ce:	2b00      	cmp	r3, #0
 80149d0:	d106      	bne.n	80149e0 <tcp_process+0x280>
 80149d2:	4b0e      	ldr	r3, [pc, #56]	; (8014a0c <tcp_process+0x2ac>)
 80149d4:	f44f 725d 	mov.w	r2, #884	; 0x374
 80149d8:	4917      	ldr	r1, [pc, #92]	; (8014a38 <tcp_process+0x2d8>)
 80149da:	480e      	ldr	r0, [pc, #56]	; (8014a14 <tcp_process+0x2b4>)
 80149dc:	f007 f824 	bl	801ba28 <iprintf>
          pcb->unsent = rseg->next;
 80149e0:	69fb      	ldr	r3, [r7, #28]
 80149e2:	681a      	ldr	r2, [r3, #0]
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	66da      	str	r2, [r3, #108]	; 0x6c
 80149e8:	e003      	b.n	80149f2 <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 80149ea:	69fb      	ldr	r3, [r7, #28]
 80149ec:	681a      	ldr	r2, [r3, #0]
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 80149f2:	69f8      	ldr	r0, [r7, #28]
 80149f4:	f7fe fc6f 	bl	80132d6 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80149fc:	2b00      	cmp	r3, #0
 80149fe:	d11d      	bne.n	8014a3c <tcp_process+0x2dc>
          pcb->rtime = -1;
 8014a00:	687b      	ldr	r3, [r7, #4]
 8014a02:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014a06:	861a      	strh	r2, [r3, #48]	; 0x30
 8014a08:	e01f      	b.n	8014a4a <tcp_process+0x2ea>
 8014a0a:	bf00      	nop
 8014a0c:	0801e9b8 	.word	0x0801e9b8
 8014a10:	0801ebf0 	.word	0x0801ebf0
 8014a14:	0801ea04 	.word	0x0801ea04
 8014a18:	200069c4 	.word	0x200069c4
 8014a1c:	200069bc 	.word	0x200069bc
 8014a20:	200069b8 	.word	0x200069b8
 8014a24:	0801ec0c 	.word	0x0801ec0c
 8014a28:	200069c5 	.word	0x200069c5
 8014a2c:	2000dd1c 	.word	0x2000dd1c
 8014a30:	200069a8 	.word	0x200069a8
 8014a34:	0801ec2c 	.word	0x0801ec2c
 8014a38:	0801ec44 	.word	0x0801ec44
        } else {
          pcb->rtime = 0;
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	2200      	movs	r2, #0
 8014a40:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	2200      	movs	r2, #0
 8014a46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8014a4a:	687b      	ldr	r3, [r7, #4]
 8014a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014a50:	2b00      	cmp	r3, #0
 8014a52:	d00a      	beq.n	8014a6a <tcp_process+0x30a>
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8014a5a:	687a      	ldr	r2, [r7, #4]
 8014a5c:	6910      	ldr	r0, [r2, #16]
 8014a5e:	2200      	movs	r2, #0
 8014a60:	6879      	ldr	r1, [r7, #4]
 8014a62:	4798      	blx	r3
 8014a64:	4603      	mov	r3, r0
 8014a66:	76bb      	strb	r3, [r7, #26]
 8014a68:	e001      	b.n	8014a6e <tcp_process+0x30e>
 8014a6a:	2300      	movs	r3, #0
 8014a6c:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8014a6e:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014a72:	f113 0f0d 	cmn.w	r3, #13
 8014a76:	d102      	bne.n	8014a7e <tcp_process+0x31e>
          return ERR_ABRT;
 8014a78:	f06f 030c 	mvn.w	r3, #12
 8014a7c:	e250      	b.n	8014f20 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	8b5b      	ldrh	r3, [r3, #26]
 8014a82:	f043 0302 	orr.w	r3, r3, #2
 8014a86:	b29a      	uxth	r2, r3
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8014a8c:	e23a      	b.n	8014f04 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8014a8e:	4b9d      	ldr	r3, [pc, #628]	; (8014d04 <tcp_process+0x5a4>)
 8014a90:	781b      	ldrb	r3, [r3, #0]
 8014a92:	f003 0310 	and.w	r3, r3, #16
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	f000 8234 	beq.w	8014f04 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014a9c:	4b9a      	ldr	r3, [pc, #616]	; (8014d08 <tcp_process+0x5a8>)
 8014a9e:	6819      	ldr	r1, [r3, #0]
 8014aa0:	4b9a      	ldr	r3, [pc, #616]	; (8014d0c <tcp_process+0x5ac>)
 8014aa2:	881b      	ldrh	r3, [r3, #0]
 8014aa4:	461a      	mov	r2, r3
 8014aa6:	4b9a      	ldr	r3, [pc, #616]	; (8014d10 <tcp_process+0x5b0>)
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014aac:	4b99      	ldr	r3, [pc, #612]	; (8014d14 <tcp_process+0x5b4>)
 8014aae:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014ab0:	885b      	ldrh	r3, [r3, #2]
 8014ab2:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014ab4:	4a97      	ldr	r2, [pc, #604]	; (8014d14 <tcp_process+0x5b4>)
 8014ab6:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014ab8:	8812      	ldrh	r2, [r2, #0]
 8014aba:	b292      	uxth	r2, r2
 8014abc:	9202      	str	r2, [sp, #8]
 8014abe:	9301      	str	r3, [sp, #4]
 8014ac0:	4b95      	ldr	r3, [pc, #596]	; (8014d18 <tcp_process+0x5b8>)
 8014ac2:	9300      	str	r3, [sp, #0]
 8014ac4:	4b95      	ldr	r3, [pc, #596]	; (8014d1c <tcp_process+0x5bc>)
 8014ac6:	4602      	mov	r2, r0
 8014ac8:	6878      	ldr	r0, [r7, #4]
 8014aca:	f003 f8db 	bl	8017c84 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014ad4:	2b05      	cmp	r3, #5
 8014ad6:	f200 8215 	bhi.w	8014f04 <tcp_process+0x7a4>
          pcb->rtime = 0;
 8014ada:	687b      	ldr	r3, [r7, #4]
 8014adc:	2200      	movs	r2, #0
 8014ade:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8014ae0:	6878      	ldr	r0, [r7, #4]
 8014ae2:	f002 fea5 	bl	8017830 <tcp_rexmit_rto>
      break;
 8014ae6:	e20d      	b.n	8014f04 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8014ae8:	4b86      	ldr	r3, [pc, #536]	; (8014d04 <tcp_process+0x5a4>)
 8014aea:	781b      	ldrb	r3, [r3, #0]
 8014aec:	f003 0310 	and.w	r3, r3, #16
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	f000 80a1 	beq.w	8014c38 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8014af6:	4b84      	ldr	r3, [pc, #528]	; (8014d08 <tcp_process+0x5a8>)
 8014af8:	681a      	ldr	r2, [r3, #0]
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014afe:	1ad3      	subs	r3, r2, r3
 8014b00:	3b01      	subs	r3, #1
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	db7e      	blt.n	8014c04 <tcp_process+0x4a4>
 8014b06:	4b80      	ldr	r3, [pc, #512]	; (8014d08 <tcp_process+0x5a8>)
 8014b08:	681a      	ldr	r2, [r3, #0]
 8014b0a:	687b      	ldr	r3, [r7, #4]
 8014b0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8014b0e:	1ad3      	subs	r3, r2, r3
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	dc77      	bgt.n	8014c04 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8014b14:	687b      	ldr	r3, [r7, #4]
 8014b16:	2204      	movs	r2, #4
 8014b18:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8014b1a:	687b      	ldr	r3, [r7, #4]
 8014b1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014b1e:	2b00      	cmp	r3, #0
 8014b20:	d102      	bne.n	8014b28 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8014b22:	23fa      	movs	r3, #250	; 0xfa
 8014b24:	76bb      	strb	r3, [r7, #26]
 8014b26:	e01d      	b.n	8014b64 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014b2c:	699b      	ldr	r3, [r3, #24]
 8014b2e:	2b00      	cmp	r3, #0
 8014b30:	d106      	bne.n	8014b40 <tcp_process+0x3e0>
 8014b32:	4b7b      	ldr	r3, [pc, #492]	; (8014d20 <tcp_process+0x5c0>)
 8014b34:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8014b38:	497a      	ldr	r1, [pc, #488]	; (8014d24 <tcp_process+0x5c4>)
 8014b3a:	487b      	ldr	r0, [pc, #492]	; (8014d28 <tcp_process+0x5c8>)
 8014b3c:	f006 ff74 	bl	801ba28 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014b44:	699b      	ldr	r3, [r3, #24]
 8014b46:	2b00      	cmp	r3, #0
 8014b48:	d00a      	beq.n	8014b60 <tcp_process+0x400>
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8014b4e:	699b      	ldr	r3, [r3, #24]
 8014b50:	687a      	ldr	r2, [r7, #4]
 8014b52:	6910      	ldr	r0, [r2, #16]
 8014b54:	2200      	movs	r2, #0
 8014b56:	6879      	ldr	r1, [r7, #4]
 8014b58:	4798      	blx	r3
 8014b5a:	4603      	mov	r3, r0
 8014b5c:	76bb      	strb	r3, [r7, #26]
 8014b5e:	e001      	b.n	8014b64 <tcp_process+0x404>
 8014b60:	23f0      	movs	r3, #240	; 0xf0
 8014b62:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8014b64:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d00a      	beq.n	8014b82 <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8014b6c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8014b70:	f113 0f0d 	cmn.w	r3, #13
 8014b74:	d002      	beq.n	8014b7c <tcp_process+0x41c>
              tcp_abort(pcb);
 8014b76:	6878      	ldr	r0, [r7, #4]
 8014b78:	f7fd fde4 	bl	8012744 <tcp_abort>
            }
            return ERR_ABRT;
 8014b7c:	f06f 030c 	mvn.w	r3, #12
 8014b80:	e1ce      	b.n	8014f20 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8014b82:	6878      	ldr	r0, [r7, #4]
 8014b84:	f000 fae0 	bl	8015148 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8014b88:	4b68      	ldr	r3, [pc, #416]	; (8014d2c <tcp_process+0x5cc>)
 8014b8a:	881b      	ldrh	r3, [r3, #0]
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	d005      	beq.n	8014b9c <tcp_process+0x43c>
            recv_acked--;
 8014b90:	4b66      	ldr	r3, [pc, #408]	; (8014d2c <tcp_process+0x5cc>)
 8014b92:	881b      	ldrh	r3, [r3, #0]
 8014b94:	3b01      	subs	r3, #1
 8014b96:	b29a      	uxth	r2, r3
 8014b98:	4b64      	ldr	r3, [pc, #400]	; (8014d2c <tcp_process+0x5cc>)
 8014b9a:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8014b9c:	687b      	ldr	r3, [r7, #4]
 8014b9e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014ba0:	009a      	lsls	r2, r3, #2
 8014ba2:	687b      	ldr	r3, [r7, #4]
 8014ba4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014ba6:	005b      	lsls	r3, r3, #1
 8014ba8:	f241 111c 	movw	r1, #4380	; 0x111c
 8014bac:	428b      	cmp	r3, r1
 8014bae:	bf38      	it	cc
 8014bb0:	460b      	movcc	r3, r1
 8014bb2:	429a      	cmp	r2, r3
 8014bb4:	d204      	bcs.n	8014bc0 <tcp_process+0x460>
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014bba:	009b      	lsls	r3, r3, #2
 8014bbc:	b29b      	uxth	r3, r3
 8014bbe:	e00d      	b.n	8014bdc <tcp_process+0x47c>
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014bc4:	005b      	lsls	r3, r3, #1
 8014bc6:	f241 121c 	movw	r2, #4380	; 0x111c
 8014bca:	4293      	cmp	r3, r2
 8014bcc:	d904      	bls.n	8014bd8 <tcp_process+0x478>
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014bd2:	005b      	lsls	r3, r3, #1
 8014bd4:	b29b      	uxth	r3, r3
 8014bd6:	e001      	b.n	8014bdc <tcp_process+0x47c>
 8014bd8:	f241 131c 	movw	r3, #4380	; 0x111c
 8014bdc:	687a      	ldr	r2, [r7, #4]
 8014bde:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8014be2:	4b53      	ldr	r3, [pc, #332]	; (8014d30 <tcp_process+0x5d0>)
 8014be4:	781b      	ldrb	r3, [r3, #0]
 8014be6:	f003 0320 	and.w	r3, r3, #32
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d037      	beq.n	8014c5e <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	8b5b      	ldrh	r3, [r3, #26]
 8014bf2:	f043 0302 	orr.w	r3, r3, #2
 8014bf6:	b29a      	uxth	r2, r3
 8014bf8:	687b      	ldr	r3, [r7, #4]
 8014bfa:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8014bfc:	687b      	ldr	r3, [r7, #4]
 8014bfe:	2207      	movs	r2, #7
 8014c00:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8014c02:	e02c      	b.n	8014c5e <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014c04:	4b40      	ldr	r3, [pc, #256]	; (8014d08 <tcp_process+0x5a8>)
 8014c06:	6819      	ldr	r1, [r3, #0]
 8014c08:	4b40      	ldr	r3, [pc, #256]	; (8014d0c <tcp_process+0x5ac>)
 8014c0a:	881b      	ldrh	r3, [r3, #0]
 8014c0c:	461a      	mov	r2, r3
 8014c0e:	4b40      	ldr	r3, [pc, #256]	; (8014d10 <tcp_process+0x5b0>)
 8014c10:	681b      	ldr	r3, [r3, #0]
 8014c12:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014c14:	4b3f      	ldr	r3, [pc, #252]	; (8014d14 <tcp_process+0x5b4>)
 8014c16:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014c18:	885b      	ldrh	r3, [r3, #2]
 8014c1a:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8014c1c:	4a3d      	ldr	r2, [pc, #244]	; (8014d14 <tcp_process+0x5b4>)
 8014c1e:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8014c20:	8812      	ldrh	r2, [r2, #0]
 8014c22:	b292      	uxth	r2, r2
 8014c24:	9202      	str	r2, [sp, #8]
 8014c26:	9301      	str	r3, [sp, #4]
 8014c28:	4b3b      	ldr	r3, [pc, #236]	; (8014d18 <tcp_process+0x5b8>)
 8014c2a:	9300      	str	r3, [sp, #0]
 8014c2c:	4b3b      	ldr	r3, [pc, #236]	; (8014d1c <tcp_process+0x5bc>)
 8014c2e:	4602      	mov	r2, r0
 8014c30:	6878      	ldr	r0, [r7, #4]
 8014c32:	f003 f827 	bl	8017c84 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8014c36:	e167      	b.n	8014f08 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8014c38:	4b32      	ldr	r3, [pc, #200]	; (8014d04 <tcp_process+0x5a4>)
 8014c3a:	781b      	ldrb	r3, [r3, #0]
 8014c3c:	f003 0302 	and.w	r3, r3, #2
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	f000 8161 	beq.w	8014f08 <tcp_process+0x7a8>
 8014c46:	687b      	ldr	r3, [r7, #4]
 8014c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c4a:	1e5a      	subs	r2, r3, #1
 8014c4c:	4b30      	ldr	r3, [pc, #192]	; (8014d10 <tcp_process+0x5b0>)
 8014c4e:	681b      	ldr	r3, [r3, #0]
 8014c50:	429a      	cmp	r2, r3
 8014c52:	f040 8159 	bne.w	8014f08 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8014c56:	6878      	ldr	r0, [r7, #4]
 8014c58:	f002 fe0c 	bl	8017874 <tcp_rexmit>
      break;
 8014c5c:	e154      	b.n	8014f08 <tcp_process+0x7a8>
 8014c5e:	e153      	b.n	8014f08 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8014c60:	6878      	ldr	r0, [r7, #4]
 8014c62:	f000 fa71 	bl	8015148 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8014c66:	4b32      	ldr	r3, [pc, #200]	; (8014d30 <tcp_process+0x5d0>)
 8014c68:	781b      	ldrb	r3, [r3, #0]
 8014c6a:	f003 0320 	and.w	r3, r3, #32
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	f000 814c 	beq.w	8014f0c <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	8b5b      	ldrh	r3, [r3, #26]
 8014c78:	f043 0302 	orr.w	r3, r3, #2
 8014c7c:	b29a      	uxth	r2, r3
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8014c82:	687b      	ldr	r3, [r7, #4]
 8014c84:	2207      	movs	r2, #7
 8014c86:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014c88:	e140      	b.n	8014f0c <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8014c8a:	6878      	ldr	r0, [r7, #4]
 8014c8c:	f000 fa5c 	bl	8015148 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8014c90:	4b27      	ldr	r3, [pc, #156]	; (8014d30 <tcp_process+0x5d0>)
 8014c92:	781b      	ldrb	r3, [r3, #0]
 8014c94:	f003 0320 	and.w	r3, r3, #32
 8014c98:	2b00      	cmp	r3, #0
 8014c9a:	d071      	beq.n	8014d80 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014c9c:	4b19      	ldr	r3, [pc, #100]	; (8014d04 <tcp_process+0x5a4>)
 8014c9e:	781b      	ldrb	r3, [r3, #0]
 8014ca0:	f003 0310 	and.w	r3, r3, #16
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d060      	beq.n	8014d6a <tcp_process+0x60a>
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014cac:	4b16      	ldr	r3, [pc, #88]	; (8014d08 <tcp_process+0x5a8>)
 8014cae:	681b      	ldr	r3, [r3, #0]
 8014cb0:	429a      	cmp	r2, r3
 8014cb2:	d15a      	bne.n	8014d6a <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8014cb4:	687b      	ldr	r3, [r7, #4]
 8014cb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d156      	bne.n	8014d6a <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	8b5b      	ldrh	r3, [r3, #26]
 8014cc0:	f043 0302 	orr.w	r3, r3, #2
 8014cc4:	b29a      	uxth	r2, r3
 8014cc6:	687b      	ldr	r3, [r7, #4]
 8014cc8:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8014cca:	6878      	ldr	r0, [r7, #4]
 8014ccc:	f7fe fdbe 	bl	801384c <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8014cd0:	4b18      	ldr	r3, [pc, #96]	; (8014d34 <tcp_process+0x5d4>)
 8014cd2:	681b      	ldr	r3, [r3, #0]
 8014cd4:	687a      	ldr	r2, [r7, #4]
 8014cd6:	429a      	cmp	r2, r3
 8014cd8:	d105      	bne.n	8014ce6 <tcp_process+0x586>
 8014cda:	4b16      	ldr	r3, [pc, #88]	; (8014d34 <tcp_process+0x5d4>)
 8014cdc:	681b      	ldr	r3, [r3, #0]
 8014cde:	68db      	ldr	r3, [r3, #12]
 8014ce0:	4a14      	ldr	r2, [pc, #80]	; (8014d34 <tcp_process+0x5d4>)
 8014ce2:	6013      	str	r3, [r2, #0]
 8014ce4:	e02e      	b.n	8014d44 <tcp_process+0x5e4>
 8014ce6:	4b13      	ldr	r3, [pc, #76]	; (8014d34 <tcp_process+0x5d4>)
 8014ce8:	681b      	ldr	r3, [r3, #0]
 8014cea:	617b      	str	r3, [r7, #20]
 8014cec:	e027      	b.n	8014d3e <tcp_process+0x5de>
 8014cee:	697b      	ldr	r3, [r7, #20]
 8014cf0:	68db      	ldr	r3, [r3, #12]
 8014cf2:	687a      	ldr	r2, [r7, #4]
 8014cf4:	429a      	cmp	r2, r3
 8014cf6:	d11f      	bne.n	8014d38 <tcp_process+0x5d8>
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	68da      	ldr	r2, [r3, #12]
 8014cfc:	697b      	ldr	r3, [r7, #20]
 8014cfe:	60da      	str	r2, [r3, #12]
 8014d00:	e020      	b.n	8014d44 <tcp_process+0x5e4>
 8014d02:	bf00      	nop
 8014d04:	200069c4 	.word	0x200069c4
 8014d08:	200069bc 	.word	0x200069bc
 8014d0c:	200069c2 	.word	0x200069c2
 8014d10:	200069b8 	.word	0x200069b8
 8014d14:	200069a8 	.word	0x200069a8
 8014d18:	2000a614 	.word	0x2000a614
 8014d1c:	2000a618 	.word	0x2000a618
 8014d20:	0801e9b8 	.word	0x0801e9b8
 8014d24:	0801ec58 	.word	0x0801ec58
 8014d28:	0801ea04 	.word	0x0801ea04
 8014d2c:	200069c0 	.word	0x200069c0
 8014d30:	200069c5 	.word	0x200069c5
 8014d34:	2000dd18 	.word	0x2000dd18
 8014d38:	697b      	ldr	r3, [r7, #20]
 8014d3a:	68db      	ldr	r3, [r3, #12]
 8014d3c:	617b      	str	r3, [r7, #20]
 8014d3e:	697b      	ldr	r3, [r7, #20]
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d1d4      	bne.n	8014cee <tcp_process+0x58e>
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	2200      	movs	r2, #0
 8014d48:	60da      	str	r2, [r3, #12]
 8014d4a:	4b77      	ldr	r3, [pc, #476]	; (8014f28 <tcp_process+0x7c8>)
 8014d4c:	2201      	movs	r2, #1
 8014d4e:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	220a      	movs	r2, #10
 8014d54:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8014d56:	4b75      	ldr	r3, [pc, #468]	; (8014f2c <tcp_process+0x7cc>)
 8014d58:	681a      	ldr	r2, [r3, #0]
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	60da      	str	r2, [r3, #12]
 8014d5e:	4a73      	ldr	r2, [pc, #460]	; (8014f2c <tcp_process+0x7cc>)
 8014d60:	687b      	ldr	r3, [r7, #4]
 8014d62:	6013      	str	r3, [r2, #0]
 8014d64:	f003 f950 	bl	8018008 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8014d68:	e0d2      	b.n	8014f10 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8014d6a:	687b      	ldr	r3, [r7, #4]
 8014d6c:	8b5b      	ldrh	r3, [r3, #26]
 8014d6e:	f043 0302 	orr.w	r3, r3, #2
 8014d72:	b29a      	uxth	r2, r3
 8014d74:	687b      	ldr	r3, [r7, #4]
 8014d76:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8014d78:	687b      	ldr	r3, [r7, #4]
 8014d7a:	2208      	movs	r2, #8
 8014d7c:	751a      	strb	r2, [r3, #20]
      break;
 8014d7e:	e0c7      	b.n	8014f10 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014d80:	4b6b      	ldr	r3, [pc, #428]	; (8014f30 <tcp_process+0x7d0>)
 8014d82:	781b      	ldrb	r3, [r3, #0]
 8014d84:	f003 0310 	and.w	r3, r3, #16
 8014d88:	2b00      	cmp	r3, #0
 8014d8a:	f000 80c1 	beq.w	8014f10 <tcp_process+0x7b0>
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014d92:	4b68      	ldr	r3, [pc, #416]	; (8014f34 <tcp_process+0x7d4>)
 8014d94:	681b      	ldr	r3, [r3, #0]
 8014d96:	429a      	cmp	r2, r3
 8014d98:	f040 80ba 	bne.w	8014f10 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8014d9c:	687b      	ldr	r3, [r7, #4]
 8014d9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	f040 80b5 	bne.w	8014f10 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	2206      	movs	r2, #6
 8014daa:	751a      	strb	r2, [r3, #20]
      break;
 8014dac:	e0b0      	b.n	8014f10 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8014dae:	6878      	ldr	r0, [r7, #4]
 8014db0:	f000 f9ca 	bl	8015148 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8014db4:	4b60      	ldr	r3, [pc, #384]	; (8014f38 <tcp_process+0x7d8>)
 8014db6:	781b      	ldrb	r3, [r3, #0]
 8014db8:	f003 0320 	and.w	r3, r3, #32
 8014dbc:	2b00      	cmp	r3, #0
 8014dbe:	f000 80a9 	beq.w	8014f14 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	8b5b      	ldrh	r3, [r3, #26]
 8014dc6:	f043 0302 	orr.w	r3, r3, #2
 8014dca:	b29a      	uxth	r2, r3
 8014dcc:	687b      	ldr	r3, [r7, #4]
 8014dce:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8014dd0:	6878      	ldr	r0, [r7, #4]
 8014dd2:	f7fe fd3b 	bl	801384c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8014dd6:	4b59      	ldr	r3, [pc, #356]	; (8014f3c <tcp_process+0x7dc>)
 8014dd8:	681b      	ldr	r3, [r3, #0]
 8014dda:	687a      	ldr	r2, [r7, #4]
 8014ddc:	429a      	cmp	r2, r3
 8014dde:	d105      	bne.n	8014dec <tcp_process+0x68c>
 8014de0:	4b56      	ldr	r3, [pc, #344]	; (8014f3c <tcp_process+0x7dc>)
 8014de2:	681b      	ldr	r3, [r3, #0]
 8014de4:	68db      	ldr	r3, [r3, #12]
 8014de6:	4a55      	ldr	r2, [pc, #340]	; (8014f3c <tcp_process+0x7dc>)
 8014de8:	6013      	str	r3, [r2, #0]
 8014dea:	e013      	b.n	8014e14 <tcp_process+0x6b4>
 8014dec:	4b53      	ldr	r3, [pc, #332]	; (8014f3c <tcp_process+0x7dc>)
 8014dee:	681b      	ldr	r3, [r3, #0]
 8014df0:	613b      	str	r3, [r7, #16]
 8014df2:	e00c      	b.n	8014e0e <tcp_process+0x6ae>
 8014df4:	693b      	ldr	r3, [r7, #16]
 8014df6:	68db      	ldr	r3, [r3, #12]
 8014df8:	687a      	ldr	r2, [r7, #4]
 8014dfa:	429a      	cmp	r2, r3
 8014dfc:	d104      	bne.n	8014e08 <tcp_process+0x6a8>
 8014dfe:	687b      	ldr	r3, [r7, #4]
 8014e00:	68da      	ldr	r2, [r3, #12]
 8014e02:	693b      	ldr	r3, [r7, #16]
 8014e04:	60da      	str	r2, [r3, #12]
 8014e06:	e005      	b.n	8014e14 <tcp_process+0x6b4>
 8014e08:	693b      	ldr	r3, [r7, #16]
 8014e0a:	68db      	ldr	r3, [r3, #12]
 8014e0c:	613b      	str	r3, [r7, #16]
 8014e0e:	693b      	ldr	r3, [r7, #16]
 8014e10:	2b00      	cmp	r3, #0
 8014e12:	d1ef      	bne.n	8014df4 <tcp_process+0x694>
 8014e14:	687b      	ldr	r3, [r7, #4]
 8014e16:	2200      	movs	r2, #0
 8014e18:	60da      	str	r2, [r3, #12]
 8014e1a:	4b43      	ldr	r3, [pc, #268]	; (8014f28 <tcp_process+0x7c8>)
 8014e1c:	2201      	movs	r2, #1
 8014e1e:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	220a      	movs	r2, #10
 8014e24:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8014e26:	4b41      	ldr	r3, [pc, #260]	; (8014f2c <tcp_process+0x7cc>)
 8014e28:	681a      	ldr	r2, [r3, #0]
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	60da      	str	r2, [r3, #12]
 8014e2e:	4a3f      	ldr	r2, [pc, #252]	; (8014f2c <tcp_process+0x7cc>)
 8014e30:	687b      	ldr	r3, [r7, #4]
 8014e32:	6013      	str	r3, [r2, #0]
 8014e34:	f003 f8e8 	bl	8018008 <tcp_timer_needed>
      }
      break;
 8014e38:	e06c      	b.n	8014f14 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8014e3a:	6878      	ldr	r0, [r7, #4]
 8014e3c:	f000 f984 	bl	8015148 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8014e40:	4b3b      	ldr	r3, [pc, #236]	; (8014f30 <tcp_process+0x7d0>)
 8014e42:	781b      	ldrb	r3, [r3, #0]
 8014e44:	f003 0310 	and.w	r3, r3, #16
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	d065      	beq.n	8014f18 <tcp_process+0x7b8>
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014e50:	4b38      	ldr	r3, [pc, #224]	; (8014f34 <tcp_process+0x7d4>)
 8014e52:	681b      	ldr	r3, [r3, #0]
 8014e54:	429a      	cmp	r2, r3
 8014e56:	d15f      	bne.n	8014f18 <tcp_process+0x7b8>
 8014e58:	687b      	ldr	r3, [r7, #4]
 8014e5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014e5c:	2b00      	cmp	r3, #0
 8014e5e:	d15b      	bne.n	8014f18 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8014e60:	6878      	ldr	r0, [r7, #4]
 8014e62:	f7fe fcf3 	bl	801384c <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8014e66:	4b35      	ldr	r3, [pc, #212]	; (8014f3c <tcp_process+0x7dc>)
 8014e68:	681b      	ldr	r3, [r3, #0]
 8014e6a:	687a      	ldr	r2, [r7, #4]
 8014e6c:	429a      	cmp	r2, r3
 8014e6e:	d105      	bne.n	8014e7c <tcp_process+0x71c>
 8014e70:	4b32      	ldr	r3, [pc, #200]	; (8014f3c <tcp_process+0x7dc>)
 8014e72:	681b      	ldr	r3, [r3, #0]
 8014e74:	68db      	ldr	r3, [r3, #12]
 8014e76:	4a31      	ldr	r2, [pc, #196]	; (8014f3c <tcp_process+0x7dc>)
 8014e78:	6013      	str	r3, [r2, #0]
 8014e7a:	e013      	b.n	8014ea4 <tcp_process+0x744>
 8014e7c:	4b2f      	ldr	r3, [pc, #188]	; (8014f3c <tcp_process+0x7dc>)
 8014e7e:	681b      	ldr	r3, [r3, #0]
 8014e80:	60fb      	str	r3, [r7, #12]
 8014e82:	e00c      	b.n	8014e9e <tcp_process+0x73e>
 8014e84:	68fb      	ldr	r3, [r7, #12]
 8014e86:	68db      	ldr	r3, [r3, #12]
 8014e88:	687a      	ldr	r2, [r7, #4]
 8014e8a:	429a      	cmp	r2, r3
 8014e8c:	d104      	bne.n	8014e98 <tcp_process+0x738>
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	68da      	ldr	r2, [r3, #12]
 8014e92:	68fb      	ldr	r3, [r7, #12]
 8014e94:	60da      	str	r2, [r3, #12]
 8014e96:	e005      	b.n	8014ea4 <tcp_process+0x744>
 8014e98:	68fb      	ldr	r3, [r7, #12]
 8014e9a:	68db      	ldr	r3, [r3, #12]
 8014e9c:	60fb      	str	r3, [r7, #12]
 8014e9e:	68fb      	ldr	r3, [r7, #12]
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	d1ef      	bne.n	8014e84 <tcp_process+0x724>
 8014ea4:	687b      	ldr	r3, [r7, #4]
 8014ea6:	2200      	movs	r2, #0
 8014ea8:	60da      	str	r2, [r3, #12]
 8014eaa:	4b1f      	ldr	r3, [pc, #124]	; (8014f28 <tcp_process+0x7c8>)
 8014eac:	2201      	movs	r2, #1
 8014eae:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	220a      	movs	r2, #10
 8014eb4:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8014eb6:	4b1d      	ldr	r3, [pc, #116]	; (8014f2c <tcp_process+0x7cc>)
 8014eb8:	681a      	ldr	r2, [r3, #0]
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	60da      	str	r2, [r3, #12]
 8014ebe:	4a1b      	ldr	r2, [pc, #108]	; (8014f2c <tcp_process+0x7cc>)
 8014ec0:	687b      	ldr	r3, [r7, #4]
 8014ec2:	6013      	str	r3, [r2, #0]
 8014ec4:	f003 f8a0 	bl	8018008 <tcp_timer_needed>
      }
      break;
 8014ec8:	e026      	b.n	8014f18 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8014eca:	6878      	ldr	r0, [r7, #4]
 8014ecc:	f000 f93c 	bl	8015148 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8014ed0:	4b17      	ldr	r3, [pc, #92]	; (8014f30 <tcp_process+0x7d0>)
 8014ed2:	781b      	ldrb	r3, [r3, #0]
 8014ed4:	f003 0310 	and.w	r3, r3, #16
 8014ed8:	2b00      	cmp	r3, #0
 8014eda:	d01f      	beq.n	8014f1c <tcp_process+0x7bc>
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8014ee0:	4b14      	ldr	r3, [pc, #80]	; (8014f34 <tcp_process+0x7d4>)
 8014ee2:	681b      	ldr	r3, [r3, #0]
 8014ee4:	429a      	cmp	r2, r3
 8014ee6:	d119      	bne.n	8014f1c <tcp_process+0x7bc>
 8014ee8:	687b      	ldr	r3, [r7, #4]
 8014eea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d115      	bne.n	8014f1c <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8014ef0:	4b11      	ldr	r3, [pc, #68]	; (8014f38 <tcp_process+0x7d8>)
 8014ef2:	781b      	ldrb	r3, [r3, #0]
 8014ef4:	f043 0310 	orr.w	r3, r3, #16
 8014ef8:	b2da      	uxtb	r2, r3
 8014efa:	4b0f      	ldr	r3, [pc, #60]	; (8014f38 <tcp_process+0x7d8>)
 8014efc:	701a      	strb	r2, [r3, #0]
      }
      break;
 8014efe:	e00d      	b.n	8014f1c <tcp_process+0x7bc>
    default:
      break;
 8014f00:	bf00      	nop
 8014f02:	e00c      	b.n	8014f1e <tcp_process+0x7be>
      break;
 8014f04:	bf00      	nop
 8014f06:	e00a      	b.n	8014f1e <tcp_process+0x7be>
      break;
 8014f08:	bf00      	nop
 8014f0a:	e008      	b.n	8014f1e <tcp_process+0x7be>
      break;
 8014f0c:	bf00      	nop
 8014f0e:	e006      	b.n	8014f1e <tcp_process+0x7be>
      break;
 8014f10:	bf00      	nop
 8014f12:	e004      	b.n	8014f1e <tcp_process+0x7be>
      break;
 8014f14:	bf00      	nop
 8014f16:	e002      	b.n	8014f1e <tcp_process+0x7be>
      break;
 8014f18:	bf00      	nop
 8014f1a:	e000      	b.n	8014f1e <tcp_process+0x7be>
      break;
 8014f1c:	bf00      	nop
  }
  return ERR_OK;
 8014f1e:	2300      	movs	r3, #0
}
 8014f20:	4618      	mov	r0, r3
 8014f22:	3724      	adds	r7, #36	; 0x24
 8014f24:	46bd      	mov	sp, r7
 8014f26:	bd90      	pop	{r4, r7, pc}
 8014f28:	2000dd14 	.word	0x2000dd14
 8014f2c:	2000dd28 	.word	0x2000dd28
 8014f30:	200069c4 	.word	0x200069c4
 8014f34:	200069bc 	.word	0x200069bc
 8014f38:	200069c5 	.word	0x200069c5
 8014f3c:	2000dd18 	.word	0x2000dd18

08014f40 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8014f40:	b590      	push	{r4, r7, lr}
 8014f42:	b085      	sub	sp, #20
 8014f44:	af00      	add	r7, sp, #0
 8014f46:	6078      	str	r0, [r7, #4]
 8014f48:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8014f4a:	687b      	ldr	r3, [r7, #4]
 8014f4c:	2b00      	cmp	r3, #0
 8014f4e:	d106      	bne.n	8014f5e <tcp_oos_insert_segment+0x1e>
 8014f50:	4b3b      	ldr	r3, [pc, #236]	; (8015040 <tcp_oos_insert_segment+0x100>)
 8014f52:	f240 421f 	movw	r2, #1055	; 0x41f
 8014f56:	493b      	ldr	r1, [pc, #236]	; (8015044 <tcp_oos_insert_segment+0x104>)
 8014f58:	483b      	ldr	r0, [pc, #236]	; (8015048 <tcp_oos_insert_segment+0x108>)
 8014f5a:	f006 fd65 	bl	801ba28 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	68db      	ldr	r3, [r3, #12]
 8014f62:	899b      	ldrh	r3, [r3, #12]
 8014f64:	b29b      	uxth	r3, r3
 8014f66:	4618      	mov	r0, r3
 8014f68:	f7fb faa4 	bl	80104b4 <lwip_htons>
 8014f6c:	4603      	mov	r3, r0
 8014f6e:	b2db      	uxtb	r3, r3
 8014f70:	f003 0301 	and.w	r3, r3, #1
 8014f74:	2b00      	cmp	r3, #0
 8014f76:	d028      	beq.n	8014fca <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8014f78:	6838      	ldr	r0, [r7, #0]
 8014f7a:	f7fe f997 	bl	80132ac <tcp_segs_free>
    next = NULL;
 8014f7e:	2300      	movs	r3, #0
 8014f80:	603b      	str	r3, [r7, #0]
 8014f82:	e056      	b.n	8015032 <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8014f84:	683b      	ldr	r3, [r7, #0]
 8014f86:	68db      	ldr	r3, [r3, #12]
 8014f88:	899b      	ldrh	r3, [r3, #12]
 8014f8a:	b29b      	uxth	r3, r3
 8014f8c:	4618      	mov	r0, r3
 8014f8e:	f7fb fa91 	bl	80104b4 <lwip_htons>
 8014f92:	4603      	mov	r3, r0
 8014f94:	b2db      	uxtb	r3, r3
 8014f96:	f003 0301 	and.w	r3, r3, #1
 8014f9a:	2b00      	cmp	r3, #0
 8014f9c:	d00d      	beq.n	8014fba <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8014f9e:	687b      	ldr	r3, [r7, #4]
 8014fa0:	68db      	ldr	r3, [r3, #12]
 8014fa2:	899b      	ldrh	r3, [r3, #12]
 8014fa4:	b29c      	uxth	r4, r3
 8014fa6:	2001      	movs	r0, #1
 8014fa8:	f7fb fa84 	bl	80104b4 <lwip_htons>
 8014fac:	4603      	mov	r3, r0
 8014fae:	461a      	mov	r2, r3
 8014fb0:	687b      	ldr	r3, [r7, #4]
 8014fb2:	68db      	ldr	r3, [r3, #12]
 8014fb4:	4322      	orrs	r2, r4
 8014fb6:	b292      	uxth	r2, r2
 8014fb8:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8014fba:	683b      	ldr	r3, [r7, #0]
 8014fbc:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8014fbe:	683b      	ldr	r3, [r7, #0]
 8014fc0:	681b      	ldr	r3, [r3, #0]
 8014fc2:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8014fc4:	68f8      	ldr	r0, [r7, #12]
 8014fc6:	f7fe f986 	bl	80132d6 <tcp_seg_free>
    while (next &&
 8014fca:	683b      	ldr	r3, [r7, #0]
 8014fcc:	2b00      	cmp	r3, #0
 8014fce:	d00e      	beq.n	8014fee <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8014fd0:	687b      	ldr	r3, [r7, #4]
 8014fd2:	891b      	ldrh	r3, [r3, #8]
 8014fd4:	461a      	mov	r2, r3
 8014fd6:	4b1d      	ldr	r3, [pc, #116]	; (801504c <tcp_oos_insert_segment+0x10c>)
 8014fd8:	681b      	ldr	r3, [r3, #0]
 8014fda:	441a      	add	r2, r3
 8014fdc:	683b      	ldr	r3, [r7, #0]
 8014fde:	68db      	ldr	r3, [r3, #12]
 8014fe0:	685b      	ldr	r3, [r3, #4]
 8014fe2:	6839      	ldr	r1, [r7, #0]
 8014fe4:	8909      	ldrh	r1, [r1, #8]
 8014fe6:	440b      	add	r3, r1
 8014fe8:	1ad3      	subs	r3, r2, r3
    while (next &&
 8014fea:	2b00      	cmp	r3, #0
 8014fec:	daca      	bge.n	8014f84 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8014fee:	683b      	ldr	r3, [r7, #0]
 8014ff0:	2b00      	cmp	r3, #0
 8014ff2:	d01e      	beq.n	8015032 <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8014ff4:	687b      	ldr	r3, [r7, #4]
 8014ff6:	891b      	ldrh	r3, [r3, #8]
 8014ff8:	461a      	mov	r2, r3
 8014ffa:	4b14      	ldr	r3, [pc, #80]	; (801504c <tcp_oos_insert_segment+0x10c>)
 8014ffc:	681b      	ldr	r3, [r3, #0]
 8014ffe:	441a      	add	r2, r3
 8015000:	683b      	ldr	r3, [r7, #0]
 8015002:	68db      	ldr	r3, [r3, #12]
 8015004:	685b      	ldr	r3, [r3, #4]
 8015006:	1ad3      	subs	r3, r2, r3
    if (next &&
 8015008:	2b00      	cmp	r3, #0
 801500a:	dd12      	ble.n	8015032 <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 801500c:	683b      	ldr	r3, [r7, #0]
 801500e:	68db      	ldr	r3, [r3, #12]
 8015010:	685b      	ldr	r3, [r3, #4]
 8015012:	b29a      	uxth	r2, r3
 8015014:	4b0d      	ldr	r3, [pc, #52]	; (801504c <tcp_oos_insert_segment+0x10c>)
 8015016:	681b      	ldr	r3, [r3, #0]
 8015018:	b29b      	uxth	r3, r3
 801501a:	1ad3      	subs	r3, r2, r3
 801501c:	b29a      	uxth	r2, r3
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	685a      	ldr	r2, [r3, #4]
 8015026:	687b      	ldr	r3, [r7, #4]
 8015028:	891b      	ldrh	r3, [r3, #8]
 801502a:	4619      	mov	r1, r3
 801502c:	4610      	mov	r0, r2
 801502e:	f7fc fc03 	bl	8011838 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	683a      	ldr	r2, [r7, #0]
 8015036:	601a      	str	r2, [r3, #0]
}
 8015038:	bf00      	nop
 801503a:	3714      	adds	r7, #20
 801503c:	46bd      	mov	sp, r7
 801503e:	bd90      	pop	{r4, r7, pc}
 8015040:	0801e9b8 	.word	0x0801e9b8
 8015044:	0801ec78 	.word	0x0801ec78
 8015048:	0801ea04 	.word	0x0801ea04
 801504c:	200069b8 	.word	0x200069b8

08015050 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8015050:	b5b0      	push	{r4, r5, r7, lr}
 8015052:	b086      	sub	sp, #24
 8015054:	af00      	add	r7, sp, #0
 8015056:	60f8      	str	r0, [r7, #12]
 8015058:	60b9      	str	r1, [r7, #8]
 801505a:	607a      	str	r2, [r7, #4]
 801505c:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 801505e:	e03e      	b.n	80150de <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8015060:	68bb      	ldr	r3, [r7, #8]
 8015062:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8015064:	68bb      	ldr	r3, [r7, #8]
 8015066:	681b      	ldr	r3, [r3, #0]
 8015068:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 801506a:	697b      	ldr	r3, [r7, #20]
 801506c:	685b      	ldr	r3, [r3, #4]
 801506e:	4618      	mov	r0, r3
 8015070:	f7fc fdf6 	bl	8011c60 <pbuf_clen>
 8015074:	4603      	mov	r3, r0
 8015076:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8015078:	68fb      	ldr	r3, [r7, #12]
 801507a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801507e:	8a7a      	ldrh	r2, [r7, #18]
 8015080:	429a      	cmp	r2, r3
 8015082:	d906      	bls.n	8015092 <tcp_free_acked_segments+0x42>
 8015084:	4b2a      	ldr	r3, [pc, #168]	; (8015130 <tcp_free_acked_segments+0xe0>)
 8015086:	f240 4257 	movw	r2, #1111	; 0x457
 801508a:	492a      	ldr	r1, [pc, #168]	; (8015134 <tcp_free_acked_segments+0xe4>)
 801508c:	482a      	ldr	r0, [pc, #168]	; (8015138 <tcp_free_acked_segments+0xe8>)
 801508e:	f006 fccb 	bl	801ba28 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8015092:	68fb      	ldr	r3, [r7, #12]
 8015094:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8015098:	8a7b      	ldrh	r3, [r7, #18]
 801509a:	1ad3      	subs	r3, r2, r3
 801509c:	b29a      	uxth	r2, r3
 801509e:	68fb      	ldr	r3, [r7, #12]
 80150a0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80150a4:	697b      	ldr	r3, [r7, #20]
 80150a6:	891a      	ldrh	r2, [r3, #8]
 80150a8:	4b24      	ldr	r3, [pc, #144]	; (801513c <tcp_free_acked_segments+0xec>)
 80150aa:	881b      	ldrh	r3, [r3, #0]
 80150ac:	4413      	add	r3, r2
 80150ae:	b29a      	uxth	r2, r3
 80150b0:	4b22      	ldr	r3, [pc, #136]	; (801513c <tcp_free_acked_segments+0xec>)
 80150b2:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80150b4:	6978      	ldr	r0, [r7, #20]
 80150b6:	f7fe f90e 	bl	80132d6 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80150ba:	68fb      	ldr	r3, [r7, #12]
 80150bc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d00c      	beq.n	80150de <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80150c4:	68bb      	ldr	r3, [r7, #8]
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d109      	bne.n	80150de <tcp_free_acked_segments+0x8e>
 80150ca:	683b      	ldr	r3, [r7, #0]
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	d106      	bne.n	80150de <tcp_free_acked_segments+0x8e>
 80150d0:	4b17      	ldr	r3, [pc, #92]	; (8015130 <tcp_free_acked_segments+0xe0>)
 80150d2:	f240 4261 	movw	r2, #1121	; 0x461
 80150d6:	491a      	ldr	r1, [pc, #104]	; (8015140 <tcp_free_acked_segments+0xf0>)
 80150d8:	4817      	ldr	r0, [pc, #92]	; (8015138 <tcp_free_acked_segments+0xe8>)
 80150da:	f006 fca5 	bl	801ba28 <iprintf>
  while (seg_list != NULL &&
 80150de:	68bb      	ldr	r3, [r7, #8]
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	d020      	beq.n	8015126 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 80150e4:	68bb      	ldr	r3, [r7, #8]
 80150e6:	68db      	ldr	r3, [r3, #12]
 80150e8:	685b      	ldr	r3, [r3, #4]
 80150ea:	4618      	mov	r0, r3
 80150ec:	f7fb f9f7 	bl	80104de <lwip_htonl>
 80150f0:	4604      	mov	r4, r0
 80150f2:	68bb      	ldr	r3, [r7, #8]
 80150f4:	891b      	ldrh	r3, [r3, #8]
 80150f6:	461d      	mov	r5, r3
 80150f8:	68bb      	ldr	r3, [r7, #8]
 80150fa:	68db      	ldr	r3, [r3, #12]
 80150fc:	899b      	ldrh	r3, [r3, #12]
 80150fe:	b29b      	uxth	r3, r3
 8015100:	4618      	mov	r0, r3
 8015102:	f7fb f9d7 	bl	80104b4 <lwip_htons>
 8015106:	4603      	mov	r3, r0
 8015108:	b2db      	uxtb	r3, r3
 801510a:	f003 0303 	and.w	r3, r3, #3
 801510e:	2b00      	cmp	r3, #0
 8015110:	d001      	beq.n	8015116 <tcp_free_acked_segments+0xc6>
 8015112:	2301      	movs	r3, #1
 8015114:	e000      	b.n	8015118 <tcp_free_acked_segments+0xc8>
 8015116:	2300      	movs	r3, #0
 8015118:	442b      	add	r3, r5
 801511a:	18e2      	adds	r2, r4, r3
 801511c:	4b09      	ldr	r3, [pc, #36]	; (8015144 <tcp_free_acked_segments+0xf4>)
 801511e:	681b      	ldr	r3, [r3, #0]
 8015120:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8015122:	2b00      	cmp	r3, #0
 8015124:	dd9c      	ble.n	8015060 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8015126:	68bb      	ldr	r3, [r7, #8]
}
 8015128:	4618      	mov	r0, r3
 801512a:	3718      	adds	r7, #24
 801512c:	46bd      	mov	sp, r7
 801512e:	bdb0      	pop	{r4, r5, r7, pc}
 8015130:	0801e9b8 	.word	0x0801e9b8
 8015134:	0801eca0 	.word	0x0801eca0
 8015138:	0801ea04 	.word	0x0801ea04
 801513c:	200069c0 	.word	0x200069c0
 8015140:	0801ecc8 	.word	0x0801ecc8
 8015144:	200069bc 	.word	0x200069bc

08015148 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8015148:	b5b0      	push	{r4, r5, r7, lr}
 801514a:	b094      	sub	sp, #80	; 0x50
 801514c:	af00      	add	r7, sp, #0
 801514e:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8015150:	2300      	movs	r3, #0
 8015152:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8015154:	687b      	ldr	r3, [r7, #4]
 8015156:	2b00      	cmp	r3, #0
 8015158:	d106      	bne.n	8015168 <tcp_receive+0x20>
 801515a:	4ba6      	ldr	r3, [pc, #664]	; (80153f4 <tcp_receive+0x2ac>)
 801515c:	f240 427b 	movw	r2, #1147	; 0x47b
 8015160:	49a5      	ldr	r1, [pc, #660]	; (80153f8 <tcp_receive+0x2b0>)
 8015162:	48a6      	ldr	r0, [pc, #664]	; (80153fc <tcp_receive+0x2b4>)
 8015164:	f006 fc60 	bl	801ba28 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	7d1b      	ldrb	r3, [r3, #20]
 801516c:	2b03      	cmp	r3, #3
 801516e:	d806      	bhi.n	801517e <tcp_receive+0x36>
 8015170:	4ba0      	ldr	r3, [pc, #640]	; (80153f4 <tcp_receive+0x2ac>)
 8015172:	f240 427c 	movw	r2, #1148	; 0x47c
 8015176:	49a2      	ldr	r1, [pc, #648]	; (8015400 <tcp_receive+0x2b8>)
 8015178:	48a0      	ldr	r0, [pc, #640]	; (80153fc <tcp_receive+0x2b4>)
 801517a:	f006 fc55 	bl	801ba28 <iprintf>

  if (flags & TCP_ACK) {
 801517e:	4ba1      	ldr	r3, [pc, #644]	; (8015404 <tcp_receive+0x2bc>)
 8015180:	781b      	ldrb	r3, [r3, #0]
 8015182:	f003 0310 	and.w	r3, r3, #16
 8015186:	2b00      	cmp	r3, #0
 8015188:	f000 8263 	beq.w	8015652 <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 801518c:	687b      	ldr	r3, [r7, #4]
 801518e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015192:	461a      	mov	r2, r3
 8015194:	687b      	ldr	r3, [r7, #4]
 8015196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015198:	4413      	add	r3, r2
 801519a:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801519c:	687b      	ldr	r3, [r7, #4]
 801519e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80151a0:	4b99      	ldr	r3, [pc, #612]	; (8015408 <tcp_receive+0x2c0>)
 80151a2:	681b      	ldr	r3, [r3, #0]
 80151a4:	1ad3      	subs	r3, r2, r3
 80151a6:	2b00      	cmp	r3, #0
 80151a8:	db1b      	blt.n	80151e2 <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80151ae:	4b96      	ldr	r3, [pc, #600]	; (8015408 <tcp_receive+0x2c0>)
 80151b0:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80151b2:	429a      	cmp	r2, r3
 80151b4:	d106      	bne.n	80151c4 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80151ba:	4b94      	ldr	r3, [pc, #592]	; (801540c <tcp_receive+0x2c4>)
 80151bc:	681b      	ldr	r3, [r3, #0]
 80151be:	1ad3      	subs	r3, r2, r3
 80151c0:	2b00      	cmp	r3, #0
 80151c2:	db0e      	blt.n	80151e2 <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80151c8:	4b90      	ldr	r3, [pc, #576]	; (801540c <tcp_receive+0x2c4>)
 80151ca:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80151cc:	429a      	cmp	r2, r3
 80151ce:	d125      	bne.n	801521c <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80151d0:	4b8f      	ldr	r3, [pc, #572]	; (8015410 <tcp_receive+0x2c8>)
 80151d2:	681b      	ldr	r3, [r3, #0]
 80151d4:	89db      	ldrh	r3, [r3, #14]
 80151d6:	b29a      	uxth	r2, r3
 80151d8:	687b      	ldr	r3, [r7, #4]
 80151da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80151de:	429a      	cmp	r2, r3
 80151e0:	d91c      	bls.n	801521c <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 80151e2:	4b8b      	ldr	r3, [pc, #556]	; (8015410 <tcp_receive+0x2c8>)
 80151e4:	681b      	ldr	r3, [r3, #0]
 80151e6:	89db      	ldrh	r3, [r3, #14]
 80151e8:	b29a      	uxth	r2, r3
 80151ea:	687b      	ldr	r3, [r7, #4]
 80151ec:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 80151f6:	687b      	ldr	r3, [r7, #4]
 80151f8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80151fc:	429a      	cmp	r2, r3
 80151fe:	d205      	bcs.n	801520c <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015206:	687b      	ldr	r3, [r7, #4]
 8015208:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 801520c:	4b7e      	ldr	r3, [pc, #504]	; (8015408 <tcp_receive+0x2c0>)
 801520e:	681a      	ldr	r2, [r3, #0]
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 8015214:	4b7d      	ldr	r3, [pc, #500]	; (801540c <tcp_receive+0x2c4>)
 8015216:	681a      	ldr	r2, [r3, #0]
 8015218:	687b      	ldr	r3, [r7, #4]
 801521a:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 801521c:	4b7b      	ldr	r3, [pc, #492]	; (801540c <tcp_receive+0x2c4>)
 801521e:	681a      	ldr	r2, [r3, #0]
 8015220:	687b      	ldr	r3, [r7, #4]
 8015222:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015224:	1ad3      	subs	r3, r2, r3
 8015226:	2b00      	cmp	r3, #0
 8015228:	dc58      	bgt.n	80152dc <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 801522a:	4b7a      	ldr	r3, [pc, #488]	; (8015414 <tcp_receive+0x2cc>)
 801522c:	881b      	ldrh	r3, [r3, #0]
 801522e:	2b00      	cmp	r3, #0
 8015230:	d14b      	bne.n	80152ca <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8015232:	687b      	ldr	r3, [r7, #4]
 8015234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015236:	687a      	ldr	r2, [r7, #4]
 8015238:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 801523c:	4413      	add	r3, r2
 801523e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015240:	429a      	cmp	r2, r3
 8015242:	d142      	bne.n	80152ca <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801524a:	2b00      	cmp	r3, #0
 801524c:	db3d      	blt.n	80152ca <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8015252:	4b6e      	ldr	r3, [pc, #440]	; (801540c <tcp_receive+0x2c4>)
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	429a      	cmp	r2, r3
 8015258:	d137      	bne.n	80152ca <tcp_receive+0x182>
              found_dupack = 1;
 801525a:	2301      	movs	r3, #1
 801525c:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 801525e:	687b      	ldr	r3, [r7, #4]
 8015260:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8015264:	2bff      	cmp	r3, #255	; 0xff
 8015266:	d007      	beq.n	8015278 <tcp_receive+0x130>
                ++pcb->dupacks;
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801526e:	3301      	adds	r3, #1
 8015270:	b2da      	uxtb	r2, r3
 8015272:	687b      	ldr	r3, [r7, #4]
 8015274:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801527e:	2b03      	cmp	r3, #3
 8015280:	d91b      	bls.n	80152ba <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8015282:	687b      	ldr	r3, [r7, #4]
 8015284:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801528c:	4413      	add	r3, r2
 801528e:	b29a      	uxth	r2, r3
 8015290:	687b      	ldr	r3, [r7, #4]
 8015292:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015296:	429a      	cmp	r2, r3
 8015298:	d30a      	bcc.n	80152b0 <tcp_receive+0x168>
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80152a4:	4413      	add	r3, r2
 80152a6:	b29a      	uxth	r2, r3
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80152ae:	e004      	b.n	80152ba <tcp_receive+0x172>
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80152b6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 80152ba:	687b      	ldr	r3, [r7, #4]
 80152bc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80152c0:	2b02      	cmp	r3, #2
 80152c2:	d902      	bls.n	80152ca <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80152c4:	6878      	ldr	r0, [r7, #4]
 80152c6:	f002 fb41 	bl	801794c <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 80152ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80152cc:	2b00      	cmp	r3, #0
 80152ce:	f040 8160 	bne.w	8015592 <tcp_receive+0x44a>
        pcb->dupacks = 0;
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	2200      	movs	r2, #0
 80152d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80152da:	e15a      	b.n	8015592 <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80152dc:	4b4b      	ldr	r3, [pc, #300]	; (801540c <tcp_receive+0x2c4>)
 80152de:	681a      	ldr	r2, [r3, #0]
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80152e4:	1ad3      	subs	r3, r2, r3
 80152e6:	3b01      	subs	r3, #1
 80152e8:	2b00      	cmp	r3, #0
 80152ea:	f2c0 814d 	blt.w	8015588 <tcp_receive+0x440>
 80152ee:	4b47      	ldr	r3, [pc, #284]	; (801540c <tcp_receive+0x2c4>)
 80152f0:	681a      	ldr	r2, [r3, #0]
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80152f6:	1ad3      	subs	r3, r2, r3
 80152f8:	2b00      	cmp	r3, #0
 80152fa:	f300 8145 	bgt.w	8015588 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 80152fe:	687b      	ldr	r3, [r7, #4]
 8015300:	8b5b      	ldrh	r3, [r3, #26]
 8015302:	f003 0304 	and.w	r3, r3, #4
 8015306:	2b00      	cmp	r3, #0
 8015308:	d010      	beq.n	801532c <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 801530a:	687b      	ldr	r3, [r7, #4]
 801530c:	8b5b      	ldrh	r3, [r3, #26]
 801530e:	f023 0304 	bic.w	r3, r3, #4
 8015312:	b29a      	uxth	r2, r3
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8015318:	687b      	ldr	r3, [r7, #4]
 801531a:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801531e:	687b      	ldr	r3, [r7, #4]
 8015320:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	2200      	movs	r2, #0
 8015328:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 801532c:	687b      	ldr	r3, [r7, #4]
 801532e:	2200      	movs	r2, #0
 8015330:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801533a:	10db      	asrs	r3, r3, #3
 801533c:	b21b      	sxth	r3, r3
 801533e:	b29a      	uxth	r2, r3
 8015340:	687b      	ldr	r3, [r7, #4]
 8015342:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015346:	b29b      	uxth	r3, r3
 8015348:	4413      	add	r3, r2
 801534a:	b29b      	uxth	r3, r3
 801534c:	b21a      	sxth	r2, r3
 801534e:	687b      	ldr	r3, [r7, #4]
 8015350:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8015354:	4b2d      	ldr	r3, [pc, #180]	; (801540c <tcp_receive+0x2c4>)
 8015356:	681b      	ldr	r3, [r3, #0]
 8015358:	b29a      	uxth	r2, r3
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801535e:	b29b      	uxth	r3, r3
 8015360:	1ad3      	subs	r3, r2, r3
 8015362:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	2200      	movs	r2, #0
 8015368:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 801536c:	4b27      	ldr	r3, [pc, #156]	; (801540c <tcp_receive+0x2c4>)
 801536e:	681a      	ldr	r2, [r3, #0]
 8015370:	687b      	ldr	r3, [r7, #4]
 8015372:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	7d1b      	ldrb	r3, [r3, #20]
 8015378:	2b03      	cmp	r3, #3
 801537a:	f240 8096 	bls.w	80154aa <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 801537e:	687b      	ldr	r3, [r7, #4]
 8015380:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801538a:	429a      	cmp	r2, r3
 801538c:	d244      	bcs.n	8015418 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	8b5b      	ldrh	r3, [r3, #26]
 8015392:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015396:	2b00      	cmp	r3, #0
 8015398:	d001      	beq.n	801539e <tcp_receive+0x256>
 801539a:	2301      	movs	r3, #1
 801539c:	e000      	b.n	80153a0 <tcp_receive+0x258>
 801539e:	2302      	movs	r3, #2
 80153a0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80153a4:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80153a8:	b29a      	uxth	r2, r3
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80153ae:	fb12 f303 	smulbb	r3, r2, r3
 80153b2:	b29b      	uxth	r3, r3
 80153b4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80153b6:	4293      	cmp	r3, r2
 80153b8:	bf28      	it	cs
 80153ba:	4613      	movcs	r3, r2
 80153bc:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80153be:	687b      	ldr	r3, [r7, #4]
 80153c0:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80153c4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80153c6:	4413      	add	r3, r2
 80153c8:	b29a      	uxth	r2, r3
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80153d0:	429a      	cmp	r2, r3
 80153d2:	d309      	bcc.n	80153e8 <tcp_receive+0x2a0>
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80153da:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80153dc:	4413      	add	r3, r2
 80153de:	b29a      	uxth	r2, r3
 80153e0:	687b      	ldr	r3, [r7, #4]
 80153e2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80153e6:	e060      	b.n	80154aa <tcp_receive+0x362>
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80153ee:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80153f2:	e05a      	b.n	80154aa <tcp_receive+0x362>
 80153f4:	0801e9b8 	.word	0x0801e9b8
 80153f8:	0801ece8 	.word	0x0801ece8
 80153fc:	0801ea04 	.word	0x0801ea04
 8015400:	0801ed04 	.word	0x0801ed04
 8015404:	200069c4 	.word	0x200069c4
 8015408:	200069b8 	.word	0x200069b8
 801540c:	200069bc 	.word	0x200069bc
 8015410:	200069a8 	.word	0x200069a8
 8015414:	200069c2 	.word	0x200069c2
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801541e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8015420:	4413      	add	r3, r2
 8015422:	b29a      	uxth	r2, r3
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801542a:	429a      	cmp	r2, r3
 801542c:	d309      	bcc.n	8015442 <tcp_receive+0x2fa>
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8015434:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8015436:	4413      	add	r3, r2
 8015438:	b29a      	uxth	r2, r3
 801543a:	687b      	ldr	r3, [r7, #4]
 801543c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8015440:	e004      	b.n	801544c <tcp_receive+0x304>
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015448:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801544c:	687b      	ldr	r3, [r7, #4]
 801544e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8015452:	687b      	ldr	r3, [r7, #4]
 8015454:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015458:	429a      	cmp	r2, r3
 801545a:	d326      	bcc.n	80154aa <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8015462:	687b      	ldr	r3, [r7, #4]
 8015464:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015468:	1ad3      	subs	r3, r2, r3
 801546a:	b29a      	uxth	r2, r3
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 8015472:	687b      	ldr	r3, [r7, #4]
 8015474:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015478:	687b      	ldr	r3, [r7, #4]
 801547a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801547c:	4413      	add	r3, r2
 801547e:	b29a      	uxth	r2, r3
 8015480:	687b      	ldr	r3, [r7, #4]
 8015482:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015486:	429a      	cmp	r2, r3
 8015488:	d30a      	bcc.n	80154a0 <tcp_receive+0x358>
 801548a:	687b      	ldr	r3, [r7, #4]
 801548c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015494:	4413      	add	r3, r2
 8015496:	b29a      	uxth	r2, r3
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801549e:	e004      	b.n	80154aa <tcp_receive+0x362>
 80154a0:	687b      	ldr	r3, [r7, #4]
 80154a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80154a6:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80154aa:	687b      	ldr	r3, [r7, #4]
 80154ac:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80154ae:	687b      	ldr	r3, [r7, #4]
 80154b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154b2:	4a98      	ldr	r2, [pc, #608]	; (8015714 <tcp_receive+0x5cc>)
 80154b4:	6878      	ldr	r0, [r7, #4]
 80154b6:	f7ff fdcb 	bl	8015050 <tcp_free_acked_segments>
 80154ba:	4602      	mov	r2, r0
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80154c8:	4a93      	ldr	r2, [pc, #588]	; (8015718 <tcp_receive+0x5d0>)
 80154ca:	6878      	ldr	r0, [r7, #4]
 80154cc:	f7ff fdc0 	bl	8015050 <tcp_free_acked_segments>
 80154d0:	4602      	mov	r2, r0
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 80154d6:	687b      	ldr	r3, [r7, #4]
 80154d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80154da:	2b00      	cmp	r3, #0
 80154dc:	d104      	bne.n	80154e8 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80154e4:	861a      	strh	r2, [r3, #48]	; 0x30
 80154e6:	e002      	b.n	80154ee <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	2200      	movs	r2, #0
 80154ec:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	2200      	movs	r2, #0
 80154f2:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 80154f4:	687b      	ldr	r3, [r7, #4]
 80154f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80154f8:	2b00      	cmp	r3, #0
 80154fa:	d103      	bne.n	8015504 <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 80154fc:	687b      	ldr	r3, [r7, #4]
 80154fe:	2200      	movs	r2, #0
 8015500:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8015504:	687b      	ldr	r3, [r7, #4]
 8015506:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 801550a:	4b84      	ldr	r3, [pc, #528]	; (801571c <tcp_receive+0x5d4>)
 801550c:	881b      	ldrh	r3, [r3, #0]
 801550e:	4413      	add	r3, r2
 8015510:	b29a      	uxth	r2, r3
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8015518:	687b      	ldr	r3, [r7, #4]
 801551a:	8b5b      	ldrh	r3, [r3, #26]
 801551c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8015520:	2b00      	cmp	r3, #0
 8015522:	d035      	beq.n	8015590 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8015524:	687b      	ldr	r3, [r7, #4]
 8015526:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015528:	2b00      	cmp	r3, #0
 801552a:	d118      	bne.n	801555e <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015530:	2b00      	cmp	r3, #0
 8015532:	d00c      	beq.n	801554e <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8015538:	687b      	ldr	r3, [r7, #4]
 801553a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801553c:	68db      	ldr	r3, [r3, #12]
 801553e:	685b      	ldr	r3, [r3, #4]
 8015540:	4618      	mov	r0, r3
 8015542:	f7fa ffcc 	bl	80104de <lwip_htonl>
 8015546:	4603      	mov	r3, r0
 8015548:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 801554a:	2b00      	cmp	r3, #0
 801554c:	dc20      	bgt.n	8015590 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	8b5b      	ldrh	r3, [r3, #26]
 8015552:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8015556:	b29a      	uxth	r2, r3
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801555c:	e018      	b.n	8015590 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015566:	68db      	ldr	r3, [r3, #12]
 8015568:	685b      	ldr	r3, [r3, #4]
 801556a:	4618      	mov	r0, r3
 801556c:	f7fa ffb7 	bl	80104de <lwip_htonl>
 8015570:	4603      	mov	r3, r0
 8015572:	1ae3      	subs	r3, r4, r3
 8015574:	2b00      	cmp	r3, #0
 8015576:	dc0b      	bgt.n	8015590 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	8b5b      	ldrh	r3, [r3, #26]
 801557c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8015580:	b29a      	uxth	r2, r3
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015586:	e003      	b.n	8015590 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8015588:	6878      	ldr	r0, [r7, #4]
 801558a:	f002 fbcd 	bl	8017d28 <tcp_send_empty_ack>
 801558e:	e000      	b.n	8015592 <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8015590:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8015592:	687b      	ldr	r3, [r7, #4]
 8015594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015596:	2b00      	cmp	r3, #0
 8015598:	d05b      	beq.n	8015652 <tcp_receive+0x50a>
 801559a:	687b      	ldr	r3, [r7, #4]
 801559c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801559e:	4b60      	ldr	r3, [pc, #384]	; (8015720 <tcp_receive+0x5d8>)
 80155a0:	681b      	ldr	r3, [r3, #0]
 80155a2:	1ad3      	subs	r3, r2, r3
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	da54      	bge.n	8015652 <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80155a8:	4b5e      	ldr	r3, [pc, #376]	; (8015724 <tcp_receive+0x5dc>)
 80155aa:	681b      	ldr	r3, [r3, #0]
 80155ac:	b29a      	uxth	r2, r3
 80155ae:	687b      	ldr	r3, [r7, #4]
 80155b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80155b2:	b29b      	uxth	r3, r3
 80155b4:	1ad3      	subs	r3, r2, r3
 80155b6:	b29b      	uxth	r3, r3
 80155b8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80155bc:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80155c0:	687b      	ldr	r3, [r7, #4]
 80155c2:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80155c6:	10db      	asrs	r3, r3, #3
 80155c8:	b21b      	sxth	r3, r3
 80155ca:	b29b      	uxth	r3, r3
 80155cc:	1ad3      	subs	r3, r2, r3
 80155ce:	b29b      	uxth	r3, r3
 80155d0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80155d4:	687b      	ldr	r3, [r7, #4]
 80155d6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80155da:	b29a      	uxth	r2, r3
 80155dc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80155e0:	4413      	add	r3, r2
 80155e2:	b29b      	uxth	r3, r3
 80155e4:	b21a      	sxth	r2, r3
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 80155ea:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 80155ee:	2b00      	cmp	r3, #0
 80155f0:	da05      	bge.n	80155fe <tcp_receive+0x4b6>
        m = (s16_t) - m;
 80155f2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80155f6:	425b      	negs	r3, r3
 80155f8:	b29b      	uxth	r3, r3
 80155fa:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80155fe:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8015602:	687b      	ldr	r3, [r7, #4]
 8015604:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015608:	109b      	asrs	r3, r3, #2
 801560a:	b21b      	sxth	r3, r3
 801560c:	b29b      	uxth	r3, r3
 801560e:	1ad3      	subs	r3, r2, r3
 8015610:	b29b      	uxth	r3, r3
 8015612:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8015616:	687b      	ldr	r3, [r7, #4]
 8015618:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801561c:	b29a      	uxth	r2, r3
 801561e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8015622:	4413      	add	r3, r2
 8015624:	b29b      	uxth	r3, r3
 8015626:	b21a      	sxth	r2, r3
 8015628:	687b      	ldr	r3, [r7, #4]
 801562a:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8015632:	10db      	asrs	r3, r3, #3
 8015634:	b21b      	sxth	r3, r3
 8015636:	b29a      	uxth	r2, r3
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801563e:	b29b      	uxth	r3, r3
 8015640:	4413      	add	r3, r2
 8015642:	b29b      	uxth	r3, r3
 8015644:	b21a      	sxth	r2, r3
 8015646:	687b      	ldr	r3, [r7, #4]
 8015648:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	2200      	movs	r2, #0
 8015650:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8015652:	4b35      	ldr	r3, [pc, #212]	; (8015728 <tcp_receive+0x5e0>)
 8015654:	881b      	ldrh	r3, [r3, #0]
 8015656:	2b00      	cmp	r3, #0
 8015658:	f000 84e1 	beq.w	801601e <tcp_receive+0xed6>
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	7d1b      	ldrb	r3, [r3, #20]
 8015660:	2b06      	cmp	r3, #6
 8015662:	f200 84dc 	bhi.w	801601e <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801566a:	4b30      	ldr	r3, [pc, #192]	; (801572c <tcp_receive+0x5e4>)
 801566c:	681b      	ldr	r3, [r3, #0]
 801566e:	1ad3      	subs	r3, r2, r3
 8015670:	3b01      	subs	r3, #1
 8015672:	2b00      	cmp	r3, #0
 8015674:	f2c0 808e 	blt.w	8015794 <tcp_receive+0x64c>
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801567c:	4b2a      	ldr	r3, [pc, #168]	; (8015728 <tcp_receive+0x5e0>)
 801567e:	881b      	ldrh	r3, [r3, #0]
 8015680:	4619      	mov	r1, r3
 8015682:	4b2a      	ldr	r3, [pc, #168]	; (801572c <tcp_receive+0x5e4>)
 8015684:	681b      	ldr	r3, [r3, #0]
 8015686:	440b      	add	r3, r1
 8015688:	1ad3      	subs	r3, r2, r3
 801568a:	3301      	adds	r3, #1
 801568c:	2b00      	cmp	r3, #0
 801568e:	f300 8081 	bgt.w	8015794 <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8015692:	4b27      	ldr	r3, [pc, #156]	; (8015730 <tcp_receive+0x5e8>)
 8015694:	685b      	ldr	r3, [r3, #4]
 8015696:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801569c:	4b23      	ldr	r3, [pc, #140]	; (801572c <tcp_receive+0x5e4>)
 801569e:	681b      	ldr	r3, [r3, #0]
 80156a0:	1ad3      	subs	r3, r2, r3
 80156a2:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80156a4:	4b22      	ldr	r3, [pc, #136]	; (8015730 <tcp_receive+0x5e8>)
 80156a6:	685b      	ldr	r3, [r3, #4]
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d106      	bne.n	80156ba <tcp_receive+0x572>
 80156ac:	4b21      	ldr	r3, [pc, #132]	; (8015734 <tcp_receive+0x5ec>)
 80156ae:	f240 5294 	movw	r2, #1428	; 0x594
 80156b2:	4921      	ldr	r1, [pc, #132]	; (8015738 <tcp_receive+0x5f0>)
 80156b4:	4821      	ldr	r0, [pc, #132]	; (801573c <tcp_receive+0x5f4>)
 80156b6:	f006 f9b7 	bl	801ba28 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80156ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80156bc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80156c0:	4293      	cmp	r3, r2
 80156c2:	d906      	bls.n	80156d2 <tcp_receive+0x58a>
 80156c4:	4b1b      	ldr	r3, [pc, #108]	; (8015734 <tcp_receive+0x5ec>)
 80156c6:	f240 5295 	movw	r2, #1429	; 0x595
 80156ca:	491d      	ldr	r1, [pc, #116]	; (8015740 <tcp_receive+0x5f8>)
 80156cc:	481b      	ldr	r0, [pc, #108]	; (801573c <tcp_receive+0x5f4>)
 80156ce:	f006 f9ab 	bl	801ba28 <iprintf>
      off = (u16_t)off32;
 80156d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80156d4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80156d8:	4b15      	ldr	r3, [pc, #84]	; (8015730 <tcp_receive+0x5e8>)
 80156da:	685b      	ldr	r3, [r3, #4]
 80156dc:	891b      	ldrh	r3, [r3, #8]
 80156de:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80156e2:	429a      	cmp	r2, r3
 80156e4:	d906      	bls.n	80156f4 <tcp_receive+0x5ac>
 80156e6:	4b13      	ldr	r3, [pc, #76]	; (8015734 <tcp_receive+0x5ec>)
 80156e8:	f240 5297 	movw	r2, #1431	; 0x597
 80156ec:	4915      	ldr	r1, [pc, #84]	; (8015744 <tcp_receive+0x5fc>)
 80156ee:	4813      	ldr	r0, [pc, #76]	; (801573c <tcp_receive+0x5f4>)
 80156f0:	f006 f99a 	bl	801ba28 <iprintf>
      inseg.len -= off;
 80156f4:	4b0e      	ldr	r3, [pc, #56]	; (8015730 <tcp_receive+0x5e8>)
 80156f6:	891a      	ldrh	r2, [r3, #8]
 80156f8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80156fc:	1ad3      	subs	r3, r2, r3
 80156fe:	b29a      	uxth	r2, r3
 8015700:	4b0b      	ldr	r3, [pc, #44]	; (8015730 <tcp_receive+0x5e8>)
 8015702:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8015704:	4b0a      	ldr	r3, [pc, #40]	; (8015730 <tcp_receive+0x5e8>)
 8015706:	685b      	ldr	r3, [r3, #4]
 8015708:	891a      	ldrh	r2, [r3, #8]
 801570a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801570e:	1ad3      	subs	r3, r2, r3
 8015710:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 8015712:	e029      	b.n	8015768 <tcp_receive+0x620>
 8015714:	0801ed20 	.word	0x0801ed20
 8015718:	0801ed28 	.word	0x0801ed28
 801571c:	200069c0 	.word	0x200069c0
 8015720:	200069bc 	.word	0x200069bc
 8015724:	2000dd1c 	.word	0x2000dd1c
 8015728:	200069c2 	.word	0x200069c2
 801572c:	200069b8 	.word	0x200069b8
 8015730:	20006998 	.word	0x20006998
 8015734:	0801e9b8 	.word	0x0801e9b8
 8015738:	0801ed30 	.word	0x0801ed30
 801573c:	0801ea04 	.word	0x0801ea04
 8015740:	0801ed40 	.word	0x0801ed40
 8015744:	0801ed50 	.word	0x0801ed50
        off -= p->len;
 8015748:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801574a:	895b      	ldrh	r3, [r3, #10]
 801574c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015750:	1ad3      	subs	r3, r2, r3
 8015752:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8015756:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015758:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801575a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801575c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801575e:	2200      	movs	r2, #0
 8015760:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8015762:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8015764:	681b      	ldr	r3, [r3, #0]
 8015766:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 8015768:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801576a:	895b      	ldrh	r3, [r3, #10]
 801576c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8015770:	429a      	cmp	r2, r3
 8015772:	d8e9      	bhi.n	8015748 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8015774:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8015778:	4619      	mov	r1, r3
 801577a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 801577c:	f7fc f95c 	bl	8011a38 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8015780:	687b      	ldr	r3, [r7, #4]
 8015782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015784:	4a91      	ldr	r2, [pc, #580]	; (80159cc <tcp_receive+0x884>)
 8015786:	6013      	str	r3, [r2, #0]
 8015788:	4b91      	ldr	r3, [pc, #580]	; (80159d0 <tcp_receive+0x888>)
 801578a:	68db      	ldr	r3, [r3, #12]
 801578c:	4a8f      	ldr	r2, [pc, #572]	; (80159cc <tcp_receive+0x884>)
 801578e:	6812      	ldr	r2, [r2, #0]
 8015790:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8015792:	e00d      	b.n	80157b0 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8015794:	4b8d      	ldr	r3, [pc, #564]	; (80159cc <tcp_receive+0x884>)
 8015796:	681a      	ldr	r2, [r3, #0]
 8015798:	687b      	ldr	r3, [r7, #4]
 801579a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801579c:	1ad3      	subs	r3, r2, r3
 801579e:	2b00      	cmp	r3, #0
 80157a0:	da06      	bge.n	80157b0 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80157a2:	687b      	ldr	r3, [r7, #4]
 80157a4:	8b5b      	ldrh	r3, [r3, #26]
 80157a6:	f043 0302 	orr.w	r3, r3, #2
 80157aa:	b29a      	uxth	r2, r3
 80157ac:	687b      	ldr	r3, [r7, #4]
 80157ae:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80157b0:	4b86      	ldr	r3, [pc, #536]	; (80159cc <tcp_receive+0x884>)
 80157b2:	681a      	ldr	r2, [r3, #0]
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80157b8:	1ad3      	subs	r3, r2, r3
 80157ba:	2b00      	cmp	r3, #0
 80157bc:	f2c0 842a 	blt.w	8016014 <tcp_receive+0xecc>
 80157c0:	4b82      	ldr	r3, [pc, #520]	; (80159cc <tcp_receive+0x884>)
 80157c2:	681a      	ldr	r2, [r3, #0]
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80157c8:	6879      	ldr	r1, [r7, #4]
 80157ca:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80157cc:	440b      	add	r3, r1
 80157ce:	1ad3      	subs	r3, r2, r3
 80157d0:	3301      	adds	r3, #1
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	f300 841e 	bgt.w	8016014 <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80157d8:	687b      	ldr	r3, [r7, #4]
 80157da:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80157dc:	4b7b      	ldr	r3, [pc, #492]	; (80159cc <tcp_receive+0x884>)
 80157de:	681b      	ldr	r3, [r3, #0]
 80157e0:	429a      	cmp	r2, r3
 80157e2:	f040 829a 	bne.w	8015d1a <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80157e6:	4b7a      	ldr	r3, [pc, #488]	; (80159d0 <tcp_receive+0x888>)
 80157e8:	891c      	ldrh	r4, [r3, #8]
 80157ea:	4b79      	ldr	r3, [pc, #484]	; (80159d0 <tcp_receive+0x888>)
 80157ec:	68db      	ldr	r3, [r3, #12]
 80157ee:	899b      	ldrh	r3, [r3, #12]
 80157f0:	b29b      	uxth	r3, r3
 80157f2:	4618      	mov	r0, r3
 80157f4:	f7fa fe5e 	bl	80104b4 <lwip_htons>
 80157f8:	4603      	mov	r3, r0
 80157fa:	b2db      	uxtb	r3, r3
 80157fc:	f003 0303 	and.w	r3, r3, #3
 8015800:	2b00      	cmp	r3, #0
 8015802:	d001      	beq.n	8015808 <tcp_receive+0x6c0>
 8015804:	2301      	movs	r3, #1
 8015806:	e000      	b.n	801580a <tcp_receive+0x6c2>
 8015808:	2300      	movs	r3, #0
 801580a:	4423      	add	r3, r4
 801580c:	b29a      	uxth	r2, r3
 801580e:	4b71      	ldr	r3, [pc, #452]	; (80159d4 <tcp_receive+0x88c>)
 8015810:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015816:	4b6f      	ldr	r3, [pc, #444]	; (80159d4 <tcp_receive+0x88c>)
 8015818:	881b      	ldrh	r3, [r3, #0]
 801581a:	429a      	cmp	r2, r3
 801581c:	d275      	bcs.n	801590a <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801581e:	4b6c      	ldr	r3, [pc, #432]	; (80159d0 <tcp_receive+0x888>)
 8015820:	68db      	ldr	r3, [r3, #12]
 8015822:	899b      	ldrh	r3, [r3, #12]
 8015824:	b29b      	uxth	r3, r3
 8015826:	4618      	mov	r0, r3
 8015828:	f7fa fe44 	bl	80104b4 <lwip_htons>
 801582c:	4603      	mov	r3, r0
 801582e:	b2db      	uxtb	r3, r3
 8015830:	f003 0301 	and.w	r3, r3, #1
 8015834:	2b00      	cmp	r3, #0
 8015836:	d01f      	beq.n	8015878 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8015838:	4b65      	ldr	r3, [pc, #404]	; (80159d0 <tcp_receive+0x888>)
 801583a:	68db      	ldr	r3, [r3, #12]
 801583c:	899b      	ldrh	r3, [r3, #12]
 801583e:	b29b      	uxth	r3, r3
 8015840:	b21b      	sxth	r3, r3
 8015842:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8015846:	b21c      	sxth	r4, r3
 8015848:	4b61      	ldr	r3, [pc, #388]	; (80159d0 <tcp_receive+0x888>)
 801584a:	68db      	ldr	r3, [r3, #12]
 801584c:	899b      	ldrh	r3, [r3, #12]
 801584e:	b29b      	uxth	r3, r3
 8015850:	4618      	mov	r0, r3
 8015852:	f7fa fe2f 	bl	80104b4 <lwip_htons>
 8015856:	4603      	mov	r3, r0
 8015858:	b2db      	uxtb	r3, r3
 801585a:	b29b      	uxth	r3, r3
 801585c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8015860:	b29b      	uxth	r3, r3
 8015862:	4618      	mov	r0, r3
 8015864:	f7fa fe26 	bl	80104b4 <lwip_htons>
 8015868:	4603      	mov	r3, r0
 801586a:	b21b      	sxth	r3, r3
 801586c:	4323      	orrs	r3, r4
 801586e:	b21a      	sxth	r2, r3
 8015870:	4b57      	ldr	r3, [pc, #348]	; (80159d0 <tcp_receive+0x888>)
 8015872:	68db      	ldr	r3, [r3, #12]
 8015874:	b292      	uxth	r2, r2
 8015876:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8015878:	687b      	ldr	r3, [r7, #4]
 801587a:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801587c:	4b54      	ldr	r3, [pc, #336]	; (80159d0 <tcp_receive+0x888>)
 801587e:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8015880:	4b53      	ldr	r3, [pc, #332]	; (80159d0 <tcp_receive+0x888>)
 8015882:	68db      	ldr	r3, [r3, #12]
 8015884:	899b      	ldrh	r3, [r3, #12]
 8015886:	b29b      	uxth	r3, r3
 8015888:	4618      	mov	r0, r3
 801588a:	f7fa fe13 	bl	80104b4 <lwip_htons>
 801588e:	4603      	mov	r3, r0
 8015890:	b2db      	uxtb	r3, r3
 8015892:	f003 0302 	and.w	r3, r3, #2
 8015896:	2b00      	cmp	r3, #0
 8015898:	d005      	beq.n	80158a6 <tcp_receive+0x75e>
            inseg.len -= 1;
 801589a:	4b4d      	ldr	r3, [pc, #308]	; (80159d0 <tcp_receive+0x888>)
 801589c:	891b      	ldrh	r3, [r3, #8]
 801589e:	3b01      	subs	r3, #1
 80158a0:	b29a      	uxth	r2, r3
 80158a2:	4b4b      	ldr	r3, [pc, #300]	; (80159d0 <tcp_receive+0x888>)
 80158a4:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80158a6:	4b4a      	ldr	r3, [pc, #296]	; (80159d0 <tcp_receive+0x888>)
 80158a8:	685b      	ldr	r3, [r3, #4]
 80158aa:	4a49      	ldr	r2, [pc, #292]	; (80159d0 <tcp_receive+0x888>)
 80158ac:	8912      	ldrh	r2, [r2, #8]
 80158ae:	4611      	mov	r1, r2
 80158b0:	4618      	mov	r0, r3
 80158b2:	f7fb ffc1 	bl	8011838 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80158b6:	4b46      	ldr	r3, [pc, #280]	; (80159d0 <tcp_receive+0x888>)
 80158b8:	891c      	ldrh	r4, [r3, #8]
 80158ba:	4b45      	ldr	r3, [pc, #276]	; (80159d0 <tcp_receive+0x888>)
 80158bc:	68db      	ldr	r3, [r3, #12]
 80158be:	899b      	ldrh	r3, [r3, #12]
 80158c0:	b29b      	uxth	r3, r3
 80158c2:	4618      	mov	r0, r3
 80158c4:	f7fa fdf6 	bl	80104b4 <lwip_htons>
 80158c8:	4603      	mov	r3, r0
 80158ca:	b2db      	uxtb	r3, r3
 80158cc:	f003 0303 	and.w	r3, r3, #3
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d001      	beq.n	80158d8 <tcp_receive+0x790>
 80158d4:	2301      	movs	r3, #1
 80158d6:	e000      	b.n	80158da <tcp_receive+0x792>
 80158d8:	2300      	movs	r3, #0
 80158da:	4423      	add	r3, r4
 80158dc:	b29a      	uxth	r2, r3
 80158de:	4b3d      	ldr	r3, [pc, #244]	; (80159d4 <tcp_receive+0x88c>)
 80158e0:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80158e2:	4b3c      	ldr	r3, [pc, #240]	; (80159d4 <tcp_receive+0x88c>)
 80158e4:	881b      	ldrh	r3, [r3, #0]
 80158e6:	461a      	mov	r2, r3
 80158e8:	4b38      	ldr	r3, [pc, #224]	; (80159cc <tcp_receive+0x884>)
 80158ea:	681b      	ldr	r3, [r3, #0]
 80158ec:	441a      	add	r2, r3
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80158f2:	6879      	ldr	r1, [r7, #4]
 80158f4:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80158f6:	440b      	add	r3, r1
 80158f8:	429a      	cmp	r2, r3
 80158fa:	d006      	beq.n	801590a <tcp_receive+0x7c2>
 80158fc:	4b36      	ldr	r3, [pc, #216]	; (80159d8 <tcp_receive+0x890>)
 80158fe:	f240 52cb 	movw	r2, #1483	; 0x5cb
 8015902:	4936      	ldr	r1, [pc, #216]	; (80159dc <tcp_receive+0x894>)
 8015904:	4836      	ldr	r0, [pc, #216]	; (80159e0 <tcp_receive+0x898>)
 8015906:	f006 f88f 	bl	801ba28 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801590e:	2b00      	cmp	r3, #0
 8015910:	f000 80e7 	beq.w	8015ae2 <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015914:	4b2e      	ldr	r3, [pc, #184]	; (80159d0 <tcp_receive+0x888>)
 8015916:	68db      	ldr	r3, [r3, #12]
 8015918:	899b      	ldrh	r3, [r3, #12]
 801591a:	b29b      	uxth	r3, r3
 801591c:	4618      	mov	r0, r3
 801591e:	f7fa fdc9 	bl	80104b4 <lwip_htons>
 8015922:	4603      	mov	r3, r0
 8015924:	b2db      	uxtb	r3, r3
 8015926:	f003 0301 	and.w	r3, r3, #1
 801592a:	2b00      	cmp	r3, #0
 801592c:	d010      	beq.n	8015950 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801592e:	e00a      	b.n	8015946 <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8015930:	687b      	ldr	r3, [r7, #4]
 8015932:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015934:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8015936:	687b      	ldr	r3, [r7, #4]
 8015938:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801593a:	681a      	ldr	r2, [r3, #0]
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8015940:	68f8      	ldr	r0, [r7, #12]
 8015942:	f7fd fcc8 	bl	80132d6 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8015946:	687b      	ldr	r3, [r7, #4]
 8015948:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801594a:	2b00      	cmp	r3, #0
 801594c:	d1f0      	bne.n	8015930 <tcp_receive+0x7e8>
 801594e:	e0c8      	b.n	8015ae2 <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8015950:	687b      	ldr	r3, [r7, #4]
 8015952:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015954:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8015956:	e052      	b.n	80159fe <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8015958:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801595a:	68db      	ldr	r3, [r3, #12]
 801595c:	899b      	ldrh	r3, [r3, #12]
 801595e:	b29b      	uxth	r3, r3
 8015960:	4618      	mov	r0, r3
 8015962:	f7fa fda7 	bl	80104b4 <lwip_htons>
 8015966:	4603      	mov	r3, r0
 8015968:	b2db      	uxtb	r3, r3
 801596a:	f003 0301 	and.w	r3, r3, #1
 801596e:	2b00      	cmp	r3, #0
 8015970:	d03d      	beq.n	80159ee <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8015972:	4b17      	ldr	r3, [pc, #92]	; (80159d0 <tcp_receive+0x888>)
 8015974:	68db      	ldr	r3, [r3, #12]
 8015976:	899b      	ldrh	r3, [r3, #12]
 8015978:	b29b      	uxth	r3, r3
 801597a:	4618      	mov	r0, r3
 801597c:	f7fa fd9a 	bl	80104b4 <lwip_htons>
 8015980:	4603      	mov	r3, r0
 8015982:	b2db      	uxtb	r3, r3
 8015984:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8015988:	2b00      	cmp	r3, #0
 801598a:	d130      	bne.n	80159ee <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801598c:	4b10      	ldr	r3, [pc, #64]	; (80159d0 <tcp_receive+0x888>)
 801598e:	68db      	ldr	r3, [r3, #12]
 8015990:	899b      	ldrh	r3, [r3, #12]
 8015992:	b29c      	uxth	r4, r3
 8015994:	2001      	movs	r0, #1
 8015996:	f7fa fd8d 	bl	80104b4 <lwip_htons>
 801599a:	4603      	mov	r3, r0
 801599c:	461a      	mov	r2, r3
 801599e:	4b0c      	ldr	r3, [pc, #48]	; (80159d0 <tcp_receive+0x888>)
 80159a0:	68db      	ldr	r3, [r3, #12]
 80159a2:	4322      	orrs	r2, r4
 80159a4:	b292      	uxth	r2, r2
 80159a6:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80159a8:	4b09      	ldr	r3, [pc, #36]	; (80159d0 <tcp_receive+0x888>)
 80159aa:	891c      	ldrh	r4, [r3, #8]
 80159ac:	4b08      	ldr	r3, [pc, #32]	; (80159d0 <tcp_receive+0x888>)
 80159ae:	68db      	ldr	r3, [r3, #12]
 80159b0:	899b      	ldrh	r3, [r3, #12]
 80159b2:	b29b      	uxth	r3, r3
 80159b4:	4618      	mov	r0, r3
 80159b6:	f7fa fd7d 	bl	80104b4 <lwip_htons>
 80159ba:	4603      	mov	r3, r0
 80159bc:	b2db      	uxtb	r3, r3
 80159be:	f003 0303 	and.w	r3, r3, #3
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	d00e      	beq.n	80159e4 <tcp_receive+0x89c>
 80159c6:	2301      	movs	r3, #1
 80159c8:	e00d      	b.n	80159e6 <tcp_receive+0x89e>
 80159ca:	bf00      	nop
 80159cc:	200069b8 	.word	0x200069b8
 80159d0:	20006998 	.word	0x20006998
 80159d4:	200069c2 	.word	0x200069c2
 80159d8:	0801e9b8 	.word	0x0801e9b8
 80159dc:	0801ed60 	.word	0x0801ed60
 80159e0:	0801ea04 	.word	0x0801ea04
 80159e4:	2300      	movs	r3, #0
 80159e6:	4423      	add	r3, r4
 80159e8:	b29a      	uxth	r2, r3
 80159ea:	4b98      	ldr	r3, [pc, #608]	; (8015c4c <tcp_receive+0xb04>)
 80159ec:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80159ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80159f0:	613b      	str	r3, [r7, #16]
              next = next->next;
 80159f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80159f4:	681b      	ldr	r3, [r3, #0]
 80159f6:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 80159f8:	6938      	ldr	r0, [r7, #16]
 80159fa:	f7fd fc6c 	bl	80132d6 <tcp_seg_free>
            while (next &&
 80159fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a00:	2b00      	cmp	r3, #0
 8015a02:	d00e      	beq.n	8015a22 <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8015a04:	4b91      	ldr	r3, [pc, #580]	; (8015c4c <tcp_receive+0xb04>)
 8015a06:	881b      	ldrh	r3, [r3, #0]
 8015a08:	461a      	mov	r2, r3
 8015a0a:	4b91      	ldr	r3, [pc, #580]	; (8015c50 <tcp_receive+0xb08>)
 8015a0c:	681b      	ldr	r3, [r3, #0]
 8015a0e:	441a      	add	r2, r3
 8015a10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a12:	68db      	ldr	r3, [r3, #12]
 8015a14:	685b      	ldr	r3, [r3, #4]
 8015a16:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8015a18:	8909      	ldrh	r1, [r1, #8]
 8015a1a:	440b      	add	r3, r1
 8015a1c:	1ad3      	subs	r3, r2, r3
            while (next &&
 8015a1e:	2b00      	cmp	r3, #0
 8015a20:	da9a      	bge.n	8015958 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8015a22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	d059      	beq.n	8015adc <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8015a28:	4b88      	ldr	r3, [pc, #544]	; (8015c4c <tcp_receive+0xb04>)
 8015a2a:	881b      	ldrh	r3, [r3, #0]
 8015a2c:	461a      	mov	r2, r3
 8015a2e:	4b88      	ldr	r3, [pc, #544]	; (8015c50 <tcp_receive+0xb08>)
 8015a30:	681b      	ldr	r3, [r3, #0]
 8015a32:	441a      	add	r2, r3
 8015a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a36:	68db      	ldr	r3, [r3, #12]
 8015a38:	685b      	ldr	r3, [r3, #4]
 8015a3a:	1ad3      	subs	r3, r2, r3
            if (next &&
 8015a3c:	2b00      	cmp	r3, #0
 8015a3e:	dd4d      	ble.n	8015adc <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8015a40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015a42:	68db      	ldr	r3, [r3, #12]
 8015a44:	685b      	ldr	r3, [r3, #4]
 8015a46:	b29a      	uxth	r2, r3
 8015a48:	4b81      	ldr	r3, [pc, #516]	; (8015c50 <tcp_receive+0xb08>)
 8015a4a:	681b      	ldr	r3, [r3, #0]
 8015a4c:	b29b      	uxth	r3, r3
 8015a4e:	1ad3      	subs	r3, r2, r3
 8015a50:	b29a      	uxth	r2, r3
 8015a52:	4b80      	ldr	r3, [pc, #512]	; (8015c54 <tcp_receive+0xb0c>)
 8015a54:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8015a56:	4b7f      	ldr	r3, [pc, #508]	; (8015c54 <tcp_receive+0xb0c>)
 8015a58:	68db      	ldr	r3, [r3, #12]
 8015a5a:	899b      	ldrh	r3, [r3, #12]
 8015a5c:	b29b      	uxth	r3, r3
 8015a5e:	4618      	mov	r0, r3
 8015a60:	f7fa fd28 	bl	80104b4 <lwip_htons>
 8015a64:	4603      	mov	r3, r0
 8015a66:	b2db      	uxtb	r3, r3
 8015a68:	f003 0302 	and.w	r3, r3, #2
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	d005      	beq.n	8015a7c <tcp_receive+0x934>
                inseg.len -= 1;
 8015a70:	4b78      	ldr	r3, [pc, #480]	; (8015c54 <tcp_receive+0xb0c>)
 8015a72:	891b      	ldrh	r3, [r3, #8]
 8015a74:	3b01      	subs	r3, #1
 8015a76:	b29a      	uxth	r2, r3
 8015a78:	4b76      	ldr	r3, [pc, #472]	; (8015c54 <tcp_receive+0xb0c>)
 8015a7a:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8015a7c:	4b75      	ldr	r3, [pc, #468]	; (8015c54 <tcp_receive+0xb0c>)
 8015a7e:	685b      	ldr	r3, [r3, #4]
 8015a80:	4a74      	ldr	r2, [pc, #464]	; (8015c54 <tcp_receive+0xb0c>)
 8015a82:	8912      	ldrh	r2, [r2, #8]
 8015a84:	4611      	mov	r1, r2
 8015a86:	4618      	mov	r0, r3
 8015a88:	f7fb fed6 	bl	8011838 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8015a8c:	4b71      	ldr	r3, [pc, #452]	; (8015c54 <tcp_receive+0xb0c>)
 8015a8e:	891c      	ldrh	r4, [r3, #8]
 8015a90:	4b70      	ldr	r3, [pc, #448]	; (8015c54 <tcp_receive+0xb0c>)
 8015a92:	68db      	ldr	r3, [r3, #12]
 8015a94:	899b      	ldrh	r3, [r3, #12]
 8015a96:	b29b      	uxth	r3, r3
 8015a98:	4618      	mov	r0, r3
 8015a9a:	f7fa fd0b 	bl	80104b4 <lwip_htons>
 8015a9e:	4603      	mov	r3, r0
 8015aa0:	b2db      	uxtb	r3, r3
 8015aa2:	f003 0303 	and.w	r3, r3, #3
 8015aa6:	2b00      	cmp	r3, #0
 8015aa8:	d001      	beq.n	8015aae <tcp_receive+0x966>
 8015aaa:	2301      	movs	r3, #1
 8015aac:	e000      	b.n	8015ab0 <tcp_receive+0x968>
 8015aae:	2300      	movs	r3, #0
 8015ab0:	4423      	add	r3, r4
 8015ab2:	b29a      	uxth	r2, r3
 8015ab4:	4b65      	ldr	r3, [pc, #404]	; (8015c4c <tcp_receive+0xb04>)
 8015ab6:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8015ab8:	4b64      	ldr	r3, [pc, #400]	; (8015c4c <tcp_receive+0xb04>)
 8015aba:	881b      	ldrh	r3, [r3, #0]
 8015abc:	461a      	mov	r2, r3
 8015abe:	4b64      	ldr	r3, [pc, #400]	; (8015c50 <tcp_receive+0xb08>)
 8015ac0:	681b      	ldr	r3, [r3, #0]
 8015ac2:	441a      	add	r2, r3
 8015ac4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8015ac6:	68db      	ldr	r3, [r3, #12]
 8015ac8:	685b      	ldr	r3, [r3, #4]
 8015aca:	429a      	cmp	r2, r3
 8015acc:	d006      	beq.n	8015adc <tcp_receive+0x994>
 8015ace:	4b62      	ldr	r3, [pc, #392]	; (8015c58 <tcp_receive+0xb10>)
 8015ad0:	f240 52fc 	movw	r2, #1532	; 0x5fc
 8015ad4:	4961      	ldr	r1, [pc, #388]	; (8015c5c <tcp_receive+0xb14>)
 8015ad6:	4862      	ldr	r0, [pc, #392]	; (8015c60 <tcp_receive+0xb18>)
 8015ad8:	f005 ffa6 	bl	801ba28 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8015ae0:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8015ae2:	4b5a      	ldr	r3, [pc, #360]	; (8015c4c <tcp_receive+0xb04>)
 8015ae4:	881b      	ldrh	r3, [r3, #0]
 8015ae6:	461a      	mov	r2, r3
 8015ae8:	4b59      	ldr	r3, [pc, #356]	; (8015c50 <tcp_receive+0xb08>)
 8015aea:	681b      	ldr	r3, [r3, #0]
 8015aec:	441a      	add	r2, r3
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015af6:	4b55      	ldr	r3, [pc, #340]	; (8015c4c <tcp_receive+0xb04>)
 8015af8:	881b      	ldrh	r3, [r3, #0]
 8015afa:	429a      	cmp	r2, r3
 8015afc:	d206      	bcs.n	8015b0c <tcp_receive+0x9c4>
 8015afe:	4b56      	ldr	r3, [pc, #344]	; (8015c58 <tcp_receive+0xb10>)
 8015b00:	f240 6207 	movw	r2, #1543	; 0x607
 8015b04:	4957      	ldr	r1, [pc, #348]	; (8015c64 <tcp_receive+0xb1c>)
 8015b06:	4856      	ldr	r0, [pc, #344]	; (8015c60 <tcp_receive+0xb18>)
 8015b08:	f005 ff8e 	bl	801ba28 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8015b0c:	687b      	ldr	r3, [r7, #4]
 8015b0e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015b10:	4b4e      	ldr	r3, [pc, #312]	; (8015c4c <tcp_receive+0xb04>)
 8015b12:	881b      	ldrh	r3, [r3, #0]
 8015b14:	1ad3      	subs	r3, r2, r3
 8015b16:	b29a      	uxth	r2, r3
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8015b1c:	6878      	ldr	r0, [r7, #4]
 8015b1e:	f7fc feb5 	bl	801288c <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8015b22:	4b4c      	ldr	r3, [pc, #304]	; (8015c54 <tcp_receive+0xb0c>)
 8015b24:	685b      	ldr	r3, [r3, #4]
 8015b26:	891b      	ldrh	r3, [r3, #8]
 8015b28:	2b00      	cmp	r3, #0
 8015b2a:	d006      	beq.n	8015b3a <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8015b2c:	4b49      	ldr	r3, [pc, #292]	; (8015c54 <tcp_receive+0xb0c>)
 8015b2e:	685b      	ldr	r3, [r3, #4]
 8015b30:	4a4d      	ldr	r2, [pc, #308]	; (8015c68 <tcp_receive+0xb20>)
 8015b32:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8015b34:	4b47      	ldr	r3, [pc, #284]	; (8015c54 <tcp_receive+0xb0c>)
 8015b36:	2200      	movs	r2, #0
 8015b38:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8015b3a:	4b46      	ldr	r3, [pc, #280]	; (8015c54 <tcp_receive+0xb0c>)
 8015b3c:	68db      	ldr	r3, [r3, #12]
 8015b3e:	899b      	ldrh	r3, [r3, #12]
 8015b40:	b29b      	uxth	r3, r3
 8015b42:	4618      	mov	r0, r3
 8015b44:	f7fa fcb6 	bl	80104b4 <lwip_htons>
 8015b48:	4603      	mov	r3, r0
 8015b4a:	b2db      	uxtb	r3, r3
 8015b4c:	f003 0301 	and.w	r3, r3, #1
 8015b50:	2b00      	cmp	r3, #0
 8015b52:	f000 80b8 	beq.w	8015cc6 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8015b56:	4b45      	ldr	r3, [pc, #276]	; (8015c6c <tcp_receive+0xb24>)
 8015b58:	781b      	ldrb	r3, [r3, #0]
 8015b5a:	f043 0320 	orr.w	r3, r3, #32
 8015b5e:	b2da      	uxtb	r2, r3
 8015b60:	4b42      	ldr	r3, [pc, #264]	; (8015c6c <tcp_receive+0xb24>)
 8015b62:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8015b64:	e0af      	b.n	8015cc6 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8015b66:	687b      	ldr	r3, [r7, #4]
 8015b68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015b6a:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8015b6c:	687b      	ldr	r3, [r7, #4]
 8015b6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015b70:	68db      	ldr	r3, [r3, #12]
 8015b72:	685b      	ldr	r3, [r3, #4]
 8015b74:	4a36      	ldr	r2, [pc, #216]	; (8015c50 <tcp_receive+0xb08>)
 8015b76:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8015b78:	68bb      	ldr	r3, [r7, #8]
 8015b7a:	891b      	ldrh	r3, [r3, #8]
 8015b7c:	461c      	mov	r4, r3
 8015b7e:	68bb      	ldr	r3, [r7, #8]
 8015b80:	68db      	ldr	r3, [r3, #12]
 8015b82:	899b      	ldrh	r3, [r3, #12]
 8015b84:	b29b      	uxth	r3, r3
 8015b86:	4618      	mov	r0, r3
 8015b88:	f7fa fc94 	bl	80104b4 <lwip_htons>
 8015b8c:	4603      	mov	r3, r0
 8015b8e:	b2db      	uxtb	r3, r3
 8015b90:	f003 0303 	and.w	r3, r3, #3
 8015b94:	2b00      	cmp	r3, #0
 8015b96:	d001      	beq.n	8015b9c <tcp_receive+0xa54>
 8015b98:	2301      	movs	r3, #1
 8015b9a:	e000      	b.n	8015b9e <tcp_receive+0xa56>
 8015b9c:	2300      	movs	r3, #0
 8015b9e:	191a      	adds	r2, r3, r4
 8015ba0:	687b      	ldr	r3, [r7, #4]
 8015ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015ba4:	441a      	add	r2, r3
 8015ba6:	687b      	ldr	r3, [r7, #4]
 8015ba8:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8015baa:	687b      	ldr	r3, [r7, #4]
 8015bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015bae:	461c      	mov	r4, r3
 8015bb0:	68bb      	ldr	r3, [r7, #8]
 8015bb2:	891b      	ldrh	r3, [r3, #8]
 8015bb4:	461d      	mov	r5, r3
 8015bb6:	68bb      	ldr	r3, [r7, #8]
 8015bb8:	68db      	ldr	r3, [r3, #12]
 8015bba:	899b      	ldrh	r3, [r3, #12]
 8015bbc:	b29b      	uxth	r3, r3
 8015bbe:	4618      	mov	r0, r3
 8015bc0:	f7fa fc78 	bl	80104b4 <lwip_htons>
 8015bc4:	4603      	mov	r3, r0
 8015bc6:	b2db      	uxtb	r3, r3
 8015bc8:	f003 0303 	and.w	r3, r3, #3
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d001      	beq.n	8015bd4 <tcp_receive+0xa8c>
 8015bd0:	2301      	movs	r3, #1
 8015bd2:	e000      	b.n	8015bd6 <tcp_receive+0xa8e>
 8015bd4:	2300      	movs	r3, #0
 8015bd6:	442b      	add	r3, r5
 8015bd8:	429c      	cmp	r4, r3
 8015bda:	d206      	bcs.n	8015bea <tcp_receive+0xaa2>
 8015bdc:	4b1e      	ldr	r3, [pc, #120]	; (8015c58 <tcp_receive+0xb10>)
 8015bde:	f240 622b 	movw	r2, #1579	; 0x62b
 8015be2:	4923      	ldr	r1, [pc, #140]	; (8015c70 <tcp_receive+0xb28>)
 8015be4:	481e      	ldr	r0, [pc, #120]	; (8015c60 <tcp_receive+0xb18>)
 8015be6:	f005 ff1f 	bl	801ba28 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8015bea:	68bb      	ldr	r3, [r7, #8]
 8015bec:	891b      	ldrh	r3, [r3, #8]
 8015bee:	461c      	mov	r4, r3
 8015bf0:	68bb      	ldr	r3, [r7, #8]
 8015bf2:	68db      	ldr	r3, [r3, #12]
 8015bf4:	899b      	ldrh	r3, [r3, #12]
 8015bf6:	b29b      	uxth	r3, r3
 8015bf8:	4618      	mov	r0, r3
 8015bfa:	f7fa fc5b 	bl	80104b4 <lwip_htons>
 8015bfe:	4603      	mov	r3, r0
 8015c00:	b2db      	uxtb	r3, r3
 8015c02:	f003 0303 	and.w	r3, r3, #3
 8015c06:	2b00      	cmp	r3, #0
 8015c08:	d001      	beq.n	8015c0e <tcp_receive+0xac6>
 8015c0a:	2301      	movs	r3, #1
 8015c0c:	e000      	b.n	8015c10 <tcp_receive+0xac8>
 8015c0e:	2300      	movs	r3, #0
 8015c10:	1919      	adds	r1, r3, r4
 8015c12:	687b      	ldr	r3, [r7, #4]
 8015c14:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015c16:	b28b      	uxth	r3, r1
 8015c18:	1ad3      	subs	r3, r2, r3
 8015c1a:	b29a      	uxth	r2, r3
 8015c1c:	687b      	ldr	r3, [r7, #4]
 8015c1e:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8015c20:	6878      	ldr	r0, [r7, #4]
 8015c22:	f7fc fe33 	bl	801288c <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8015c26:	68bb      	ldr	r3, [r7, #8]
 8015c28:	685b      	ldr	r3, [r3, #4]
 8015c2a:	891b      	ldrh	r3, [r3, #8]
 8015c2c:	2b00      	cmp	r3, #0
 8015c2e:	d028      	beq.n	8015c82 <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8015c30:	4b0d      	ldr	r3, [pc, #52]	; (8015c68 <tcp_receive+0xb20>)
 8015c32:	681b      	ldr	r3, [r3, #0]
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	d01d      	beq.n	8015c74 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8015c38:	4b0b      	ldr	r3, [pc, #44]	; (8015c68 <tcp_receive+0xb20>)
 8015c3a:	681a      	ldr	r2, [r3, #0]
 8015c3c:	68bb      	ldr	r3, [r7, #8]
 8015c3e:	685b      	ldr	r3, [r3, #4]
 8015c40:	4619      	mov	r1, r3
 8015c42:	4610      	mov	r0, r2
 8015c44:	f7fc f84c 	bl	8011ce0 <pbuf_cat>
 8015c48:	e018      	b.n	8015c7c <tcp_receive+0xb34>
 8015c4a:	bf00      	nop
 8015c4c:	200069c2 	.word	0x200069c2
 8015c50:	200069b8 	.word	0x200069b8
 8015c54:	20006998 	.word	0x20006998
 8015c58:	0801e9b8 	.word	0x0801e9b8
 8015c5c:	0801ed98 	.word	0x0801ed98
 8015c60:	0801ea04 	.word	0x0801ea04
 8015c64:	0801edd4 	.word	0x0801edd4
 8015c68:	200069c8 	.word	0x200069c8
 8015c6c:	200069c5 	.word	0x200069c5
 8015c70:	0801edf4 	.word	0x0801edf4
            } else {
              recv_data = cseg->p;
 8015c74:	68bb      	ldr	r3, [r7, #8]
 8015c76:	685b      	ldr	r3, [r3, #4]
 8015c78:	4a70      	ldr	r2, [pc, #448]	; (8015e3c <tcp_receive+0xcf4>)
 8015c7a:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8015c7c:	68bb      	ldr	r3, [r7, #8]
 8015c7e:	2200      	movs	r2, #0
 8015c80:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8015c82:	68bb      	ldr	r3, [r7, #8]
 8015c84:	68db      	ldr	r3, [r3, #12]
 8015c86:	899b      	ldrh	r3, [r3, #12]
 8015c88:	b29b      	uxth	r3, r3
 8015c8a:	4618      	mov	r0, r3
 8015c8c:	f7fa fc12 	bl	80104b4 <lwip_htons>
 8015c90:	4603      	mov	r3, r0
 8015c92:	b2db      	uxtb	r3, r3
 8015c94:	f003 0301 	and.w	r3, r3, #1
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d00d      	beq.n	8015cb8 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8015c9c:	4b68      	ldr	r3, [pc, #416]	; (8015e40 <tcp_receive+0xcf8>)
 8015c9e:	781b      	ldrb	r3, [r3, #0]
 8015ca0:	f043 0320 	orr.w	r3, r3, #32
 8015ca4:	b2da      	uxtb	r2, r3
 8015ca6:	4b66      	ldr	r3, [pc, #408]	; (8015e40 <tcp_receive+0xcf8>)
 8015ca8:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	7d1b      	ldrb	r3, [r3, #20]
 8015cae:	2b04      	cmp	r3, #4
 8015cb0:	d102      	bne.n	8015cb8 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8015cb2:	687b      	ldr	r3, [r7, #4]
 8015cb4:	2207      	movs	r2, #7
 8015cb6:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8015cb8:	68bb      	ldr	r3, [r7, #8]
 8015cba:	681a      	ldr	r2, [r3, #0]
 8015cbc:	687b      	ldr	r3, [r7, #4]
 8015cbe:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8015cc0:	68b8      	ldr	r0, [r7, #8]
 8015cc2:	f7fd fb08 	bl	80132d6 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8015cc6:	687b      	ldr	r3, [r7, #4]
 8015cc8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015cca:	2b00      	cmp	r3, #0
 8015ccc:	d008      	beq.n	8015ce0 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8015cce:	687b      	ldr	r3, [r7, #4]
 8015cd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015cd2:	68db      	ldr	r3, [r3, #12]
 8015cd4:	685a      	ldr	r2, [r3, #4]
 8015cd6:	687b      	ldr	r3, [r7, #4]
 8015cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8015cda:	429a      	cmp	r2, r3
 8015cdc:	f43f af43 	beq.w	8015b66 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	8b5b      	ldrh	r3, [r3, #26]
 8015ce4:	f003 0301 	and.w	r3, r3, #1
 8015ce8:	2b00      	cmp	r3, #0
 8015cea:	d00e      	beq.n	8015d0a <tcp_receive+0xbc2>
 8015cec:	687b      	ldr	r3, [r7, #4]
 8015cee:	8b5b      	ldrh	r3, [r3, #26]
 8015cf0:	f023 0301 	bic.w	r3, r3, #1
 8015cf4:	b29a      	uxth	r2, r3
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	835a      	strh	r2, [r3, #26]
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	8b5b      	ldrh	r3, [r3, #26]
 8015cfe:	f043 0302 	orr.w	r3, r3, #2
 8015d02:	b29a      	uxth	r2, r3
 8015d04:	687b      	ldr	r3, [r7, #4]
 8015d06:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8015d08:	e188      	b.n	801601c <tcp_receive+0xed4>
        tcp_ack(pcb);
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	8b5b      	ldrh	r3, [r3, #26]
 8015d0e:	f043 0301 	orr.w	r3, r3, #1
 8015d12:	b29a      	uxth	r2, r3
 8015d14:	687b      	ldr	r3, [r7, #4]
 8015d16:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8015d18:	e180      	b.n	801601c <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8015d1a:	687b      	ldr	r3, [r7, #4]
 8015d1c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d106      	bne.n	8015d30 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8015d22:	4848      	ldr	r0, [pc, #288]	; (8015e44 <tcp_receive+0xcfc>)
 8015d24:	f7fd faf0 	bl	8013308 <tcp_seg_copy>
 8015d28:	4602      	mov	r2, r0
 8015d2a:	687b      	ldr	r3, [r7, #4]
 8015d2c:	675a      	str	r2, [r3, #116]	; 0x74
 8015d2e:	e16d      	b.n	801600c <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8015d30:	2300      	movs	r3, #0
 8015d32:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015d38:	63bb      	str	r3, [r7, #56]	; 0x38
 8015d3a:	e157      	b.n	8015fec <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8015d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015d3e:	68db      	ldr	r3, [r3, #12]
 8015d40:	685a      	ldr	r2, [r3, #4]
 8015d42:	4b41      	ldr	r3, [pc, #260]	; (8015e48 <tcp_receive+0xd00>)
 8015d44:	681b      	ldr	r3, [r3, #0]
 8015d46:	429a      	cmp	r2, r3
 8015d48:	d11d      	bne.n	8015d86 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8015d4a:	4b3e      	ldr	r3, [pc, #248]	; (8015e44 <tcp_receive+0xcfc>)
 8015d4c:	891a      	ldrh	r2, [r3, #8]
 8015d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015d50:	891b      	ldrh	r3, [r3, #8]
 8015d52:	429a      	cmp	r2, r3
 8015d54:	f240 814f 	bls.w	8015ff6 <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015d58:	483a      	ldr	r0, [pc, #232]	; (8015e44 <tcp_receive+0xcfc>)
 8015d5a:	f7fd fad5 	bl	8013308 <tcp_seg_copy>
 8015d5e:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8015d60:	697b      	ldr	r3, [r7, #20]
 8015d62:	2b00      	cmp	r3, #0
 8015d64:	f000 8149 	beq.w	8015ffa <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8015d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d003      	beq.n	8015d76 <tcp_receive+0xc2e>
                    prev->next = cseg;
 8015d6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015d70:	697a      	ldr	r2, [r7, #20]
 8015d72:	601a      	str	r2, [r3, #0]
 8015d74:	e002      	b.n	8015d7c <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	697a      	ldr	r2, [r7, #20]
 8015d7a:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8015d7c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015d7e:	6978      	ldr	r0, [r7, #20]
 8015d80:	f7ff f8de 	bl	8014f40 <tcp_oos_insert_segment>
                }
                break;
 8015d84:	e139      	b.n	8015ffa <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8015d86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015d88:	2b00      	cmp	r3, #0
 8015d8a:	d117      	bne.n	8015dbc <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8015d8c:	4b2e      	ldr	r3, [pc, #184]	; (8015e48 <tcp_receive+0xd00>)
 8015d8e:	681a      	ldr	r2, [r3, #0]
 8015d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015d92:	68db      	ldr	r3, [r3, #12]
 8015d94:	685b      	ldr	r3, [r3, #4]
 8015d96:	1ad3      	subs	r3, r2, r3
 8015d98:	2b00      	cmp	r3, #0
 8015d9a:	da57      	bge.n	8015e4c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015d9c:	4829      	ldr	r0, [pc, #164]	; (8015e44 <tcp_receive+0xcfc>)
 8015d9e:	f7fd fab3 	bl	8013308 <tcp_seg_copy>
 8015da2:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8015da4:	69bb      	ldr	r3, [r7, #24]
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	f000 8129 	beq.w	8015ffe <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	69ba      	ldr	r2, [r7, #24]
 8015db0:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8015db2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015db4:	69b8      	ldr	r0, [r7, #24]
 8015db6:	f7ff f8c3 	bl	8014f40 <tcp_oos_insert_segment>
                  }
                  break;
 8015dba:	e120      	b.n	8015ffe <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8015dbc:	4b22      	ldr	r3, [pc, #136]	; (8015e48 <tcp_receive+0xd00>)
 8015dbe:	681a      	ldr	r2, [r3, #0]
 8015dc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015dc2:	68db      	ldr	r3, [r3, #12]
 8015dc4:	685b      	ldr	r3, [r3, #4]
 8015dc6:	1ad3      	subs	r3, r2, r3
 8015dc8:	3b01      	subs	r3, #1
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	db3e      	blt.n	8015e4c <tcp_receive+0xd04>
 8015dce:	4b1e      	ldr	r3, [pc, #120]	; (8015e48 <tcp_receive+0xd00>)
 8015dd0:	681a      	ldr	r2, [r3, #0]
 8015dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015dd4:	68db      	ldr	r3, [r3, #12]
 8015dd6:	685b      	ldr	r3, [r3, #4]
 8015dd8:	1ad3      	subs	r3, r2, r3
 8015dda:	3301      	adds	r3, #1
 8015ddc:	2b00      	cmp	r3, #0
 8015dde:	dc35      	bgt.n	8015e4c <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8015de0:	4818      	ldr	r0, [pc, #96]	; (8015e44 <tcp_receive+0xcfc>)
 8015de2:	f7fd fa91 	bl	8013308 <tcp_seg_copy>
 8015de6:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8015de8:	69fb      	ldr	r3, [r7, #28]
 8015dea:	2b00      	cmp	r3, #0
 8015dec:	f000 8109 	beq.w	8016002 <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8015df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015df2:	68db      	ldr	r3, [r3, #12]
 8015df4:	685b      	ldr	r3, [r3, #4]
 8015df6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8015df8:	8912      	ldrh	r2, [r2, #8]
 8015dfa:	441a      	add	r2, r3
 8015dfc:	4b12      	ldr	r3, [pc, #72]	; (8015e48 <tcp_receive+0xd00>)
 8015dfe:	681b      	ldr	r3, [r3, #0]
 8015e00:	1ad3      	subs	r3, r2, r3
 8015e02:	2b00      	cmp	r3, #0
 8015e04:	dd12      	ble.n	8015e2c <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8015e06:	4b10      	ldr	r3, [pc, #64]	; (8015e48 <tcp_receive+0xd00>)
 8015e08:	681b      	ldr	r3, [r3, #0]
 8015e0a:	b29a      	uxth	r2, r3
 8015e0c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015e0e:	68db      	ldr	r3, [r3, #12]
 8015e10:	685b      	ldr	r3, [r3, #4]
 8015e12:	b29b      	uxth	r3, r3
 8015e14:	1ad3      	subs	r3, r2, r3
 8015e16:	b29a      	uxth	r2, r3
 8015e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015e1a:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8015e1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015e1e:	685a      	ldr	r2, [r3, #4]
 8015e20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015e22:	891b      	ldrh	r3, [r3, #8]
 8015e24:	4619      	mov	r1, r3
 8015e26:	4610      	mov	r0, r2
 8015e28:	f7fb fd06 	bl	8011838 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8015e2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015e2e:	69fa      	ldr	r2, [r7, #28]
 8015e30:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8015e32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015e34:	69f8      	ldr	r0, [r7, #28]
 8015e36:	f7ff f883 	bl	8014f40 <tcp_oos_insert_segment>
                  }
                  break;
 8015e3a:	e0e2      	b.n	8016002 <tcp_receive+0xeba>
 8015e3c:	200069c8 	.word	0x200069c8
 8015e40:	200069c5 	.word	0x200069c5
 8015e44:	20006998 	.word	0x20006998
 8015e48:	200069b8 	.word	0x200069b8
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8015e4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015e4e:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8015e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015e52:	681b      	ldr	r3, [r3, #0]
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	f040 80c6 	bne.w	8015fe6 <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8015e5a:	4b80      	ldr	r3, [pc, #512]	; (801605c <tcp_receive+0xf14>)
 8015e5c:	681a      	ldr	r2, [r3, #0]
 8015e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015e60:	68db      	ldr	r3, [r3, #12]
 8015e62:	685b      	ldr	r3, [r3, #4]
 8015e64:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	f340 80bd 	ble.w	8015fe6 <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8015e6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015e6e:	68db      	ldr	r3, [r3, #12]
 8015e70:	899b      	ldrh	r3, [r3, #12]
 8015e72:	b29b      	uxth	r3, r3
 8015e74:	4618      	mov	r0, r3
 8015e76:	f7fa fb1d 	bl	80104b4 <lwip_htons>
 8015e7a:	4603      	mov	r3, r0
 8015e7c:	b2db      	uxtb	r3, r3
 8015e7e:	f003 0301 	and.w	r3, r3, #1
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	f040 80bf 	bne.w	8016006 <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8015e88:	4875      	ldr	r0, [pc, #468]	; (8016060 <tcp_receive+0xf18>)
 8015e8a:	f7fd fa3d 	bl	8013308 <tcp_seg_copy>
 8015e8e:	4602      	mov	r2, r0
 8015e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015e92:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8015e94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015e96:	681b      	ldr	r3, [r3, #0]
 8015e98:	2b00      	cmp	r3, #0
 8015e9a:	f000 80b6 	beq.w	801600a <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8015e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ea0:	68db      	ldr	r3, [r3, #12]
 8015ea2:	685b      	ldr	r3, [r3, #4]
 8015ea4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8015ea6:	8912      	ldrh	r2, [r2, #8]
 8015ea8:	441a      	add	r2, r3
 8015eaa:	4b6c      	ldr	r3, [pc, #432]	; (801605c <tcp_receive+0xf14>)
 8015eac:	681b      	ldr	r3, [r3, #0]
 8015eae:	1ad3      	subs	r3, r2, r3
 8015eb0:	2b00      	cmp	r3, #0
 8015eb2:	dd12      	ble.n	8015eda <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8015eb4:	4b69      	ldr	r3, [pc, #420]	; (801605c <tcp_receive+0xf14>)
 8015eb6:	681b      	ldr	r3, [r3, #0]
 8015eb8:	b29a      	uxth	r2, r3
 8015eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ebc:	68db      	ldr	r3, [r3, #12]
 8015ebe:	685b      	ldr	r3, [r3, #4]
 8015ec0:	b29b      	uxth	r3, r3
 8015ec2:	1ad3      	subs	r3, r2, r3
 8015ec4:	b29a      	uxth	r2, r3
 8015ec6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ec8:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8015eca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ecc:	685a      	ldr	r2, [r3, #4]
 8015ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015ed0:	891b      	ldrh	r3, [r3, #8]
 8015ed2:	4619      	mov	r1, r3
 8015ed4:	4610      	mov	r0, r2
 8015ed6:	f7fb fcaf 	bl	8011838 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8015eda:	4b62      	ldr	r3, [pc, #392]	; (8016064 <tcp_receive+0xf1c>)
 8015edc:	881b      	ldrh	r3, [r3, #0]
 8015ede:	461a      	mov	r2, r3
 8015ee0:	4b5e      	ldr	r3, [pc, #376]	; (801605c <tcp_receive+0xf14>)
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	441a      	add	r2, r3
 8015ee6:	687b      	ldr	r3, [r7, #4]
 8015ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015eea:	6879      	ldr	r1, [r7, #4]
 8015eec:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015eee:	440b      	add	r3, r1
 8015ef0:	1ad3      	subs	r3, r2, r3
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	f340 8089 	ble.w	801600a <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8015ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015efa:	681b      	ldr	r3, [r3, #0]
 8015efc:	68db      	ldr	r3, [r3, #12]
 8015efe:	899b      	ldrh	r3, [r3, #12]
 8015f00:	b29b      	uxth	r3, r3
 8015f02:	4618      	mov	r0, r3
 8015f04:	f7fa fad6 	bl	80104b4 <lwip_htons>
 8015f08:	4603      	mov	r3, r0
 8015f0a:	b2db      	uxtb	r3, r3
 8015f0c:	f003 0301 	and.w	r3, r3, #1
 8015f10:	2b00      	cmp	r3, #0
 8015f12:	d022      	beq.n	8015f5a <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8015f14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015f16:	681b      	ldr	r3, [r3, #0]
 8015f18:	68db      	ldr	r3, [r3, #12]
 8015f1a:	899b      	ldrh	r3, [r3, #12]
 8015f1c:	b29b      	uxth	r3, r3
 8015f1e:	b21b      	sxth	r3, r3
 8015f20:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8015f24:	b21c      	sxth	r4, r3
 8015f26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015f28:	681b      	ldr	r3, [r3, #0]
 8015f2a:	68db      	ldr	r3, [r3, #12]
 8015f2c:	899b      	ldrh	r3, [r3, #12]
 8015f2e:	b29b      	uxth	r3, r3
 8015f30:	4618      	mov	r0, r3
 8015f32:	f7fa fabf 	bl	80104b4 <lwip_htons>
 8015f36:	4603      	mov	r3, r0
 8015f38:	b2db      	uxtb	r3, r3
 8015f3a:	b29b      	uxth	r3, r3
 8015f3c:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8015f40:	b29b      	uxth	r3, r3
 8015f42:	4618      	mov	r0, r3
 8015f44:	f7fa fab6 	bl	80104b4 <lwip_htons>
 8015f48:	4603      	mov	r3, r0
 8015f4a:	b21b      	sxth	r3, r3
 8015f4c:	4323      	orrs	r3, r4
 8015f4e:	b21a      	sxth	r2, r3
 8015f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015f52:	681b      	ldr	r3, [r3, #0]
 8015f54:	68db      	ldr	r3, [r3, #12]
 8015f56:	b292      	uxth	r2, r2
 8015f58:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8015f5a:	687b      	ldr	r3, [r7, #4]
 8015f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015f5e:	b29a      	uxth	r2, r3
 8015f60:	687b      	ldr	r3, [r7, #4]
 8015f62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015f64:	4413      	add	r3, r2
 8015f66:	b299      	uxth	r1, r3
 8015f68:	4b3c      	ldr	r3, [pc, #240]	; (801605c <tcp_receive+0xf14>)
 8015f6a:	681b      	ldr	r3, [r3, #0]
 8015f6c:	b29a      	uxth	r2, r3
 8015f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015f70:	681b      	ldr	r3, [r3, #0]
 8015f72:	1a8a      	subs	r2, r1, r2
 8015f74:	b292      	uxth	r2, r2
 8015f76:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8015f78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015f7a:	681b      	ldr	r3, [r3, #0]
 8015f7c:	685a      	ldr	r2, [r3, #4]
 8015f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	891b      	ldrh	r3, [r3, #8]
 8015f84:	4619      	mov	r1, r3
 8015f86:	4610      	mov	r0, r2
 8015f88:	f7fb fc56 	bl	8011838 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8015f8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015f8e:	681b      	ldr	r3, [r3, #0]
 8015f90:	891c      	ldrh	r4, [r3, #8]
 8015f92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015f94:	681b      	ldr	r3, [r3, #0]
 8015f96:	68db      	ldr	r3, [r3, #12]
 8015f98:	899b      	ldrh	r3, [r3, #12]
 8015f9a:	b29b      	uxth	r3, r3
 8015f9c:	4618      	mov	r0, r3
 8015f9e:	f7fa fa89 	bl	80104b4 <lwip_htons>
 8015fa2:	4603      	mov	r3, r0
 8015fa4:	b2db      	uxtb	r3, r3
 8015fa6:	f003 0303 	and.w	r3, r3, #3
 8015faa:	2b00      	cmp	r3, #0
 8015fac:	d001      	beq.n	8015fb2 <tcp_receive+0xe6a>
 8015fae:	2301      	movs	r3, #1
 8015fb0:	e000      	b.n	8015fb4 <tcp_receive+0xe6c>
 8015fb2:	2300      	movs	r3, #0
 8015fb4:	4423      	add	r3, r4
 8015fb6:	b29a      	uxth	r2, r3
 8015fb8:	4b2a      	ldr	r3, [pc, #168]	; (8016064 <tcp_receive+0xf1c>)
 8015fba:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8015fbc:	4b29      	ldr	r3, [pc, #164]	; (8016064 <tcp_receive+0xf1c>)
 8015fbe:	881b      	ldrh	r3, [r3, #0]
 8015fc0:	461a      	mov	r2, r3
 8015fc2:	4b26      	ldr	r3, [pc, #152]	; (801605c <tcp_receive+0xf14>)
 8015fc4:	681b      	ldr	r3, [r3, #0]
 8015fc6:	441a      	add	r2, r3
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015fcc:	6879      	ldr	r1, [r7, #4]
 8015fce:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8015fd0:	440b      	add	r3, r1
 8015fd2:	429a      	cmp	r2, r3
 8015fd4:	d019      	beq.n	801600a <tcp_receive+0xec2>
 8015fd6:	4b24      	ldr	r3, [pc, #144]	; (8016068 <tcp_receive+0xf20>)
 8015fd8:	f44f 62df 	mov.w	r2, #1784	; 0x6f8
 8015fdc:	4923      	ldr	r1, [pc, #140]	; (801606c <tcp_receive+0xf24>)
 8015fde:	4824      	ldr	r0, [pc, #144]	; (8016070 <tcp_receive+0xf28>)
 8015fe0:	f005 fd22 	bl	801ba28 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8015fe4:	e011      	b.n	801600a <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8015fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015fe8:	681b      	ldr	r3, [r3, #0]
 8015fea:	63bb      	str	r3, [r7, #56]	; 0x38
 8015fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015fee:	2b00      	cmp	r3, #0
 8015ff0:	f47f aea4 	bne.w	8015d3c <tcp_receive+0xbf4>
 8015ff4:	e00a      	b.n	801600c <tcp_receive+0xec4>
                break;
 8015ff6:	bf00      	nop
 8015ff8:	e008      	b.n	801600c <tcp_receive+0xec4>
                break;
 8015ffa:	bf00      	nop
 8015ffc:	e006      	b.n	801600c <tcp_receive+0xec4>
                  break;
 8015ffe:	bf00      	nop
 8016000:	e004      	b.n	801600c <tcp_receive+0xec4>
                  break;
 8016002:	bf00      	nop
 8016004:	e002      	b.n	801600c <tcp_receive+0xec4>
                  break;
 8016006:	bf00      	nop
 8016008:	e000      	b.n	801600c <tcp_receive+0xec4>
                break;
 801600a:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801600c:	6878      	ldr	r0, [r7, #4]
 801600e:	f001 fe8b 	bl	8017d28 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8016012:	e003      	b.n	801601c <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8016014:	6878      	ldr	r0, [r7, #4]
 8016016:	f001 fe87 	bl	8017d28 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801601a:	e01a      	b.n	8016052 <tcp_receive+0xf0a>
 801601c:	e019      	b.n	8016052 <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801601e:	4b0f      	ldr	r3, [pc, #60]	; (801605c <tcp_receive+0xf14>)
 8016020:	681a      	ldr	r2, [r3, #0]
 8016022:	687b      	ldr	r3, [r7, #4]
 8016024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016026:	1ad3      	subs	r3, r2, r3
 8016028:	2b00      	cmp	r3, #0
 801602a:	db0a      	blt.n	8016042 <tcp_receive+0xefa>
 801602c:	4b0b      	ldr	r3, [pc, #44]	; (801605c <tcp_receive+0xf14>)
 801602e:	681a      	ldr	r2, [r3, #0]
 8016030:	687b      	ldr	r3, [r7, #4]
 8016032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016034:	6879      	ldr	r1, [r7, #4]
 8016036:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8016038:	440b      	add	r3, r1
 801603a:	1ad3      	subs	r3, r2, r3
 801603c:	3301      	adds	r3, #1
 801603e:	2b00      	cmp	r3, #0
 8016040:	dd07      	ble.n	8016052 <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 8016042:	687b      	ldr	r3, [r7, #4]
 8016044:	8b5b      	ldrh	r3, [r3, #26]
 8016046:	f043 0302 	orr.w	r3, r3, #2
 801604a:	b29a      	uxth	r2, r3
 801604c:	687b      	ldr	r3, [r7, #4]
 801604e:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8016050:	e7ff      	b.n	8016052 <tcp_receive+0xf0a>
 8016052:	bf00      	nop
 8016054:	3750      	adds	r7, #80	; 0x50
 8016056:	46bd      	mov	sp, r7
 8016058:	bdb0      	pop	{r4, r5, r7, pc}
 801605a:	bf00      	nop
 801605c:	200069b8 	.word	0x200069b8
 8016060:	20006998 	.word	0x20006998
 8016064:	200069c2 	.word	0x200069c2
 8016068:	0801e9b8 	.word	0x0801e9b8
 801606c:	0801ed60 	.word	0x0801ed60
 8016070:	0801ea04 	.word	0x0801ea04

08016074 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8016074:	b480      	push	{r7}
 8016076:	b083      	sub	sp, #12
 8016078:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801607a:	4b15      	ldr	r3, [pc, #84]	; (80160d0 <tcp_get_next_optbyte+0x5c>)
 801607c:	881b      	ldrh	r3, [r3, #0]
 801607e:	1c5a      	adds	r2, r3, #1
 8016080:	b291      	uxth	r1, r2
 8016082:	4a13      	ldr	r2, [pc, #76]	; (80160d0 <tcp_get_next_optbyte+0x5c>)
 8016084:	8011      	strh	r1, [r2, #0]
 8016086:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8016088:	4b12      	ldr	r3, [pc, #72]	; (80160d4 <tcp_get_next_optbyte+0x60>)
 801608a:	681b      	ldr	r3, [r3, #0]
 801608c:	2b00      	cmp	r3, #0
 801608e:	d004      	beq.n	801609a <tcp_get_next_optbyte+0x26>
 8016090:	4b11      	ldr	r3, [pc, #68]	; (80160d8 <tcp_get_next_optbyte+0x64>)
 8016092:	881b      	ldrh	r3, [r3, #0]
 8016094:	88fa      	ldrh	r2, [r7, #6]
 8016096:	429a      	cmp	r2, r3
 8016098:	d208      	bcs.n	80160ac <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801609a:	4b10      	ldr	r3, [pc, #64]	; (80160dc <tcp_get_next_optbyte+0x68>)
 801609c:	681b      	ldr	r3, [r3, #0]
 801609e:	3314      	adds	r3, #20
 80160a0:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80160a2:	88fb      	ldrh	r3, [r7, #6]
 80160a4:	683a      	ldr	r2, [r7, #0]
 80160a6:	4413      	add	r3, r2
 80160a8:	781b      	ldrb	r3, [r3, #0]
 80160aa:	e00b      	b.n	80160c4 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80160ac:	88fb      	ldrh	r3, [r7, #6]
 80160ae:	b2da      	uxtb	r2, r3
 80160b0:	4b09      	ldr	r3, [pc, #36]	; (80160d8 <tcp_get_next_optbyte+0x64>)
 80160b2:	881b      	ldrh	r3, [r3, #0]
 80160b4:	b2db      	uxtb	r3, r3
 80160b6:	1ad3      	subs	r3, r2, r3
 80160b8:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80160ba:	4b06      	ldr	r3, [pc, #24]	; (80160d4 <tcp_get_next_optbyte+0x60>)
 80160bc:	681a      	ldr	r2, [r3, #0]
 80160be:	797b      	ldrb	r3, [r7, #5]
 80160c0:	4413      	add	r3, r2
 80160c2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80160c4:	4618      	mov	r0, r3
 80160c6:	370c      	adds	r7, #12
 80160c8:	46bd      	mov	sp, r7
 80160ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160ce:	4770      	bx	lr
 80160d0:	200069b4 	.word	0x200069b4
 80160d4:	200069b0 	.word	0x200069b0
 80160d8:	200069ae 	.word	0x200069ae
 80160dc:	200069a8 	.word	0x200069a8

080160e0 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80160e0:	b580      	push	{r7, lr}
 80160e2:	b084      	sub	sp, #16
 80160e4:	af00      	add	r7, sp, #0
 80160e6:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	2b00      	cmp	r3, #0
 80160ec:	d106      	bne.n	80160fc <tcp_parseopt+0x1c>
 80160ee:	4b32      	ldr	r3, [pc, #200]	; (80161b8 <tcp_parseopt+0xd8>)
 80160f0:	f240 727d 	movw	r2, #1917	; 0x77d
 80160f4:	4931      	ldr	r1, [pc, #196]	; (80161bc <tcp_parseopt+0xdc>)
 80160f6:	4832      	ldr	r0, [pc, #200]	; (80161c0 <tcp_parseopt+0xe0>)
 80160f8:	f005 fc96 	bl	801ba28 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80160fc:	4b31      	ldr	r3, [pc, #196]	; (80161c4 <tcp_parseopt+0xe4>)
 80160fe:	881b      	ldrh	r3, [r3, #0]
 8016100:	2b00      	cmp	r3, #0
 8016102:	d055      	beq.n	80161b0 <tcp_parseopt+0xd0>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8016104:	4b30      	ldr	r3, [pc, #192]	; (80161c8 <tcp_parseopt+0xe8>)
 8016106:	2200      	movs	r2, #0
 8016108:	801a      	strh	r2, [r3, #0]
 801610a:	e045      	b.n	8016198 <tcp_parseopt+0xb8>
      u8_t opt = tcp_get_next_optbyte();
 801610c:	f7ff ffb2 	bl	8016074 <tcp_get_next_optbyte>
 8016110:	4603      	mov	r3, r0
 8016112:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8016114:	7bfb      	ldrb	r3, [r7, #15]
 8016116:	2b02      	cmp	r3, #2
 8016118:	d006      	beq.n	8016128 <tcp_parseopt+0x48>
 801611a:	2b02      	cmp	r3, #2
 801611c:	dc2b      	bgt.n	8016176 <tcp_parseopt+0x96>
 801611e:	2b00      	cmp	r3, #0
 8016120:	d041      	beq.n	80161a6 <tcp_parseopt+0xc6>
 8016122:	2b01      	cmp	r3, #1
 8016124:	d127      	bne.n	8016176 <tcp_parseopt+0x96>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: EOL\n"));
          return;
        case LWIP_TCP_OPT_NOP:
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
 8016126:	e037      	b.n	8016198 <tcp_parseopt+0xb8>
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8016128:	f7ff ffa4 	bl	8016074 <tcp_get_next_optbyte>
 801612c:	4603      	mov	r3, r0
 801612e:	2b04      	cmp	r3, #4
 8016130:	d13b      	bne.n	80161aa <tcp_parseopt+0xca>
 8016132:	4b25      	ldr	r3, [pc, #148]	; (80161c8 <tcp_parseopt+0xe8>)
 8016134:	881b      	ldrh	r3, [r3, #0]
 8016136:	3301      	adds	r3, #1
 8016138:	4a22      	ldr	r2, [pc, #136]	; (80161c4 <tcp_parseopt+0xe4>)
 801613a:	8812      	ldrh	r2, [r2, #0]
 801613c:	4293      	cmp	r3, r2
 801613e:	da34      	bge.n	80161aa <tcp_parseopt+0xca>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8016140:	f7ff ff98 	bl	8016074 <tcp_get_next_optbyte>
 8016144:	4603      	mov	r3, r0
 8016146:	b29b      	uxth	r3, r3
 8016148:	021b      	lsls	r3, r3, #8
 801614a:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801614c:	f7ff ff92 	bl	8016074 <tcp_get_next_optbyte>
 8016150:	4603      	mov	r3, r0
 8016152:	b29a      	uxth	r2, r3
 8016154:	89bb      	ldrh	r3, [r7, #12]
 8016156:	4313      	orrs	r3, r2
 8016158:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801615a:	89bb      	ldrh	r3, [r7, #12]
 801615c:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8016160:	d804      	bhi.n	801616c <tcp_parseopt+0x8c>
 8016162:	89bb      	ldrh	r3, [r7, #12]
 8016164:	2b00      	cmp	r3, #0
 8016166:	d001      	beq.n	801616c <tcp_parseopt+0x8c>
 8016168:	89ba      	ldrh	r2, [r7, #12]
 801616a:	e001      	b.n	8016170 <tcp_parseopt+0x90>
 801616c:	f44f 7206 	mov.w	r2, #536	; 0x218
 8016170:	687b      	ldr	r3, [r7, #4]
 8016172:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 8016174:	e010      	b.n	8016198 <tcp_parseopt+0xb8>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8016176:	f7ff ff7d 	bl	8016074 <tcp_get_next_optbyte>
 801617a:	4603      	mov	r3, r0
 801617c:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801617e:	7afb      	ldrb	r3, [r7, #11]
 8016180:	2b01      	cmp	r3, #1
 8016182:	d914      	bls.n	80161ae <tcp_parseopt+0xce>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8016184:	7afb      	ldrb	r3, [r7, #11]
 8016186:	b29a      	uxth	r2, r3
 8016188:	4b0f      	ldr	r3, [pc, #60]	; (80161c8 <tcp_parseopt+0xe8>)
 801618a:	881b      	ldrh	r3, [r3, #0]
 801618c:	4413      	add	r3, r2
 801618e:	b29b      	uxth	r3, r3
 8016190:	3b02      	subs	r3, #2
 8016192:	b29a      	uxth	r2, r3
 8016194:	4b0c      	ldr	r3, [pc, #48]	; (80161c8 <tcp_parseopt+0xe8>)
 8016196:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8016198:	4b0b      	ldr	r3, [pc, #44]	; (80161c8 <tcp_parseopt+0xe8>)
 801619a:	881a      	ldrh	r2, [r3, #0]
 801619c:	4b09      	ldr	r3, [pc, #36]	; (80161c4 <tcp_parseopt+0xe4>)
 801619e:	881b      	ldrh	r3, [r3, #0]
 80161a0:	429a      	cmp	r2, r3
 80161a2:	d3b3      	bcc.n	801610c <tcp_parseopt+0x2c>
 80161a4:	e004      	b.n	80161b0 <tcp_parseopt+0xd0>
          return;
 80161a6:	bf00      	nop
 80161a8:	e002      	b.n	80161b0 <tcp_parseopt+0xd0>
            return;
 80161aa:	bf00      	nop
 80161ac:	e000      	b.n	80161b0 <tcp_parseopt+0xd0>
            return;
 80161ae:	bf00      	nop
      }
    }
  }
}
 80161b0:	3710      	adds	r7, #16
 80161b2:	46bd      	mov	sp, r7
 80161b4:	bd80      	pop	{r7, pc}
 80161b6:	bf00      	nop
 80161b8:	0801e9b8 	.word	0x0801e9b8
 80161bc:	0801ee1c 	.word	0x0801ee1c
 80161c0:	0801ea04 	.word	0x0801ea04
 80161c4:	200069ac 	.word	0x200069ac
 80161c8:	200069b4 	.word	0x200069b4

080161cc <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80161cc:	b480      	push	{r7}
 80161ce:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80161d0:	4b05      	ldr	r3, [pc, #20]	; (80161e8 <tcp_trigger_input_pcb_close+0x1c>)
 80161d2:	781b      	ldrb	r3, [r3, #0]
 80161d4:	f043 0310 	orr.w	r3, r3, #16
 80161d8:	b2da      	uxtb	r2, r3
 80161da:	4b03      	ldr	r3, [pc, #12]	; (80161e8 <tcp_trigger_input_pcb_close+0x1c>)
 80161dc:	701a      	strb	r2, [r3, #0]
}
 80161de:	bf00      	nop
 80161e0:	46bd      	mov	sp, r7
 80161e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161e6:	4770      	bx	lr
 80161e8:	200069c5 	.word	0x200069c5

080161ec <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80161ec:	b580      	push	{r7, lr}
 80161ee:	b084      	sub	sp, #16
 80161f0:	af00      	add	r7, sp, #0
 80161f2:	60f8      	str	r0, [r7, #12]
 80161f4:	60b9      	str	r1, [r7, #8]
 80161f6:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80161f8:	68fb      	ldr	r3, [r7, #12]
 80161fa:	2b00      	cmp	r3, #0
 80161fc:	d00a      	beq.n	8016214 <tcp_route+0x28>
 80161fe:	68fb      	ldr	r3, [r7, #12]
 8016200:	7a1b      	ldrb	r3, [r3, #8]
 8016202:	2b00      	cmp	r3, #0
 8016204:	d006      	beq.n	8016214 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8016206:	68fb      	ldr	r3, [r7, #12]
 8016208:	7a1b      	ldrb	r3, [r3, #8]
 801620a:	4618      	mov	r0, r3
 801620c:	f7fb f90c 	bl	8011428 <netif_get_by_index>
 8016210:	4603      	mov	r3, r0
 8016212:	e003      	b.n	801621c <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8016214:	6878      	ldr	r0, [r7, #4]
 8016216:	f003 fe35 	bl	8019e84 <ip4_route>
 801621a:	4603      	mov	r3, r0
  }
}
 801621c:	4618      	mov	r0, r3
 801621e:	3710      	adds	r7, #16
 8016220:	46bd      	mov	sp, r7
 8016222:	bd80      	pop	{r7, pc}

08016224 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8016224:	b590      	push	{r4, r7, lr}
 8016226:	b087      	sub	sp, #28
 8016228:	af00      	add	r7, sp, #0
 801622a:	60f8      	str	r0, [r7, #12]
 801622c:	60b9      	str	r1, [r7, #8]
 801622e:	603b      	str	r3, [r7, #0]
 8016230:	4613      	mov	r3, r2
 8016232:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8016234:	68fb      	ldr	r3, [r7, #12]
 8016236:	2b00      	cmp	r3, #0
 8016238:	d105      	bne.n	8016246 <tcp_create_segment+0x22>
 801623a:	4b44      	ldr	r3, [pc, #272]	; (801634c <tcp_create_segment+0x128>)
 801623c:	22a3      	movs	r2, #163	; 0xa3
 801623e:	4944      	ldr	r1, [pc, #272]	; (8016350 <tcp_create_segment+0x12c>)
 8016240:	4844      	ldr	r0, [pc, #272]	; (8016354 <tcp_create_segment+0x130>)
 8016242:	f005 fbf1 	bl	801ba28 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8016246:	68bb      	ldr	r3, [r7, #8]
 8016248:	2b00      	cmp	r3, #0
 801624a:	d105      	bne.n	8016258 <tcp_create_segment+0x34>
 801624c:	4b3f      	ldr	r3, [pc, #252]	; (801634c <tcp_create_segment+0x128>)
 801624e:	22a4      	movs	r2, #164	; 0xa4
 8016250:	4941      	ldr	r1, [pc, #260]	; (8016358 <tcp_create_segment+0x134>)
 8016252:	4840      	ldr	r0, [pc, #256]	; (8016354 <tcp_create_segment+0x130>)
 8016254:	f005 fbe8 	bl	801ba28 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016258:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801625c:	009b      	lsls	r3, r3, #2
 801625e:	b2db      	uxtb	r3, r3
 8016260:	f003 0304 	and.w	r3, r3, #4
 8016264:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8016266:	2003      	movs	r0, #3
 8016268:	f7fa fdda 	bl	8010e20 <memp_malloc>
 801626c:	6138      	str	r0, [r7, #16]
 801626e:	693b      	ldr	r3, [r7, #16]
 8016270:	2b00      	cmp	r3, #0
 8016272:	d104      	bne.n	801627e <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8016274:	68b8      	ldr	r0, [r7, #8]
 8016276:	f7fb fc65 	bl	8011b44 <pbuf_free>
    return NULL;
 801627a:	2300      	movs	r3, #0
 801627c:	e061      	b.n	8016342 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 801627e:	693b      	ldr	r3, [r7, #16]
 8016280:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8016284:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8016286:	693b      	ldr	r3, [r7, #16]
 8016288:	2200      	movs	r2, #0
 801628a:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801628c:	693b      	ldr	r3, [r7, #16]
 801628e:	68ba      	ldr	r2, [r7, #8]
 8016290:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8016292:	68bb      	ldr	r3, [r7, #8]
 8016294:	891a      	ldrh	r2, [r3, #8]
 8016296:	7dfb      	ldrb	r3, [r7, #23]
 8016298:	b29b      	uxth	r3, r3
 801629a:	429a      	cmp	r2, r3
 801629c:	d205      	bcs.n	80162aa <tcp_create_segment+0x86>
 801629e:	4b2b      	ldr	r3, [pc, #172]	; (801634c <tcp_create_segment+0x128>)
 80162a0:	22b0      	movs	r2, #176	; 0xb0
 80162a2:	492e      	ldr	r1, [pc, #184]	; (801635c <tcp_create_segment+0x138>)
 80162a4:	482b      	ldr	r0, [pc, #172]	; (8016354 <tcp_create_segment+0x130>)
 80162a6:	f005 fbbf 	bl	801ba28 <iprintf>
  seg->len = p->tot_len - optlen;
 80162aa:	68bb      	ldr	r3, [r7, #8]
 80162ac:	891a      	ldrh	r2, [r3, #8]
 80162ae:	7dfb      	ldrb	r3, [r7, #23]
 80162b0:	b29b      	uxth	r3, r3
 80162b2:	1ad3      	subs	r3, r2, r3
 80162b4:	b29a      	uxth	r2, r3
 80162b6:	693b      	ldr	r3, [r7, #16]
 80162b8:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80162ba:	2114      	movs	r1, #20
 80162bc:	68b8      	ldr	r0, [r7, #8]
 80162be:	f7fb fbab 	bl	8011a18 <pbuf_add_header>
 80162c2:	4603      	mov	r3, r0
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	d004      	beq.n	80162d2 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80162c8:	6938      	ldr	r0, [r7, #16]
 80162ca:	f7fd f804 	bl	80132d6 <tcp_seg_free>
    return NULL;
 80162ce:	2300      	movs	r3, #0
 80162d0:	e037      	b.n	8016342 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80162d2:	693b      	ldr	r3, [r7, #16]
 80162d4:	685b      	ldr	r3, [r3, #4]
 80162d6:	685a      	ldr	r2, [r3, #4]
 80162d8:	693b      	ldr	r3, [r7, #16]
 80162da:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80162dc:	68fb      	ldr	r3, [r7, #12]
 80162de:	8ada      	ldrh	r2, [r3, #22]
 80162e0:	693b      	ldr	r3, [r7, #16]
 80162e2:	68dc      	ldr	r4, [r3, #12]
 80162e4:	4610      	mov	r0, r2
 80162e6:	f7fa f8e5 	bl	80104b4 <lwip_htons>
 80162ea:	4603      	mov	r3, r0
 80162ec:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80162ee:	68fb      	ldr	r3, [r7, #12]
 80162f0:	8b1a      	ldrh	r2, [r3, #24]
 80162f2:	693b      	ldr	r3, [r7, #16]
 80162f4:	68dc      	ldr	r4, [r3, #12]
 80162f6:	4610      	mov	r0, r2
 80162f8:	f7fa f8dc 	bl	80104b4 <lwip_htons>
 80162fc:	4603      	mov	r3, r0
 80162fe:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8016300:	693b      	ldr	r3, [r7, #16]
 8016302:	68dc      	ldr	r4, [r3, #12]
 8016304:	6838      	ldr	r0, [r7, #0]
 8016306:	f7fa f8ea 	bl	80104de <lwip_htonl>
 801630a:	4603      	mov	r3, r0
 801630c:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801630e:	7dfb      	ldrb	r3, [r7, #23]
 8016310:	089b      	lsrs	r3, r3, #2
 8016312:	b2db      	uxtb	r3, r3
 8016314:	b29b      	uxth	r3, r3
 8016316:	3305      	adds	r3, #5
 8016318:	b29b      	uxth	r3, r3
 801631a:	031b      	lsls	r3, r3, #12
 801631c:	b29a      	uxth	r2, r3
 801631e:	79fb      	ldrb	r3, [r7, #7]
 8016320:	b29b      	uxth	r3, r3
 8016322:	4313      	orrs	r3, r2
 8016324:	b29a      	uxth	r2, r3
 8016326:	693b      	ldr	r3, [r7, #16]
 8016328:	68dc      	ldr	r4, [r3, #12]
 801632a:	4610      	mov	r0, r2
 801632c:	f7fa f8c2 	bl	80104b4 <lwip_htons>
 8016330:	4603      	mov	r3, r0
 8016332:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8016334:	693b      	ldr	r3, [r7, #16]
 8016336:	68db      	ldr	r3, [r3, #12]
 8016338:	2200      	movs	r2, #0
 801633a:	749a      	strb	r2, [r3, #18]
 801633c:	2200      	movs	r2, #0
 801633e:	74da      	strb	r2, [r3, #19]
  return seg;
 8016340:	693b      	ldr	r3, [r7, #16]
}
 8016342:	4618      	mov	r0, r3
 8016344:	371c      	adds	r7, #28
 8016346:	46bd      	mov	sp, r7
 8016348:	bd90      	pop	{r4, r7, pc}
 801634a:	bf00      	nop
 801634c:	0801ee38 	.word	0x0801ee38
 8016350:	0801ee6c 	.word	0x0801ee6c
 8016354:	0801ee8c 	.word	0x0801ee8c
 8016358:	0801eeb4 	.word	0x0801eeb4
 801635c:	0801eed8 	.word	0x0801eed8

08016360 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8016360:	b580      	push	{r7, lr}
 8016362:	b086      	sub	sp, #24
 8016364:	af00      	add	r7, sp, #0
 8016366:	607b      	str	r3, [r7, #4]
 8016368:	4603      	mov	r3, r0
 801636a:	73fb      	strb	r3, [r7, #15]
 801636c:	460b      	mov	r3, r1
 801636e:	81bb      	strh	r3, [r7, #12]
 8016370:	4613      	mov	r3, r2
 8016372:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 8016374:	89bb      	ldrh	r3, [r7, #12]
 8016376:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 8016378:	687b      	ldr	r3, [r7, #4]
 801637a:	2b00      	cmp	r3, #0
 801637c:	d105      	bne.n	801638a <tcp_pbuf_prealloc+0x2a>
 801637e:	4b30      	ldr	r3, [pc, #192]	; (8016440 <tcp_pbuf_prealloc+0xe0>)
 8016380:	22e8      	movs	r2, #232	; 0xe8
 8016382:	4930      	ldr	r1, [pc, #192]	; (8016444 <tcp_pbuf_prealloc+0xe4>)
 8016384:	4830      	ldr	r0, [pc, #192]	; (8016448 <tcp_pbuf_prealloc+0xe8>)
 8016386:	f005 fb4f 	bl	801ba28 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801638a:	6a3b      	ldr	r3, [r7, #32]
 801638c:	2b00      	cmp	r3, #0
 801638e:	d105      	bne.n	801639c <tcp_pbuf_prealloc+0x3c>
 8016390:	4b2b      	ldr	r3, [pc, #172]	; (8016440 <tcp_pbuf_prealloc+0xe0>)
 8016392:	22e9      	movs	r2, #233	; 0xe9
 8016394:	492d      	ldr	r1, [pc, #180]	; (801644c <tcp_pbuf_prealloc+0xec>)
 8016396:	482c      	ldr	r0, [pc, #176]	; (8016448 <tcp_pbuf_prealloc+0xe8>)
 8016398:	f005 fb46 	bl	801ba28 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 801639c:	89ba      	ldrh	r2, [r7, #12]
 801639e:	897b      	ldrh	r3, [r7, #10]
 80163a0:	429a      	cmp	r2, r3
 80163a2:	d221      	bcs.n	80163e8 <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80163a4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80163a8:	f003 0302 	and.w	r3, r3, #2
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	d111      	bne.n	80163d4 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80163b0:	6a3b      	ldr	r3, [r7, #32]
 80163b2:	8b5b      	ldrh	r3, [r3, #26]
 80163b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80163b8:	2b00      	cmp	r3, #0
 80163ba:	d115      	bne.n	80163e8 <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80163bc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d007      	beq.n	80163d4 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80163c4:	6a3b      	ldr	r3, [r7, #32]
 80163c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 80163c8:	2b00      	cmp	r3, #0
 80163ca:	d103      	bne.n	80163d4 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 80163cc:	6a3b      	ldr	r3, [r7, #32]
 80163ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	d009      	beq.n	80163e8 <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 80163d4:	89bb      	ldrh	r3, [r7, #12]
 80163d6:	f203 231b 	addw	r3, r3, #539	; 0x21b
 80163da:	f023 0203 	bic.w	r2, r3, #3
 80163de:	897b      	ldrh	r3, [r7, #10]
 80163e0:	4293      	cmp	r3, r2
 80163e2:	bf28      	it	cs
 80163e4:	4613      	movcs	r3, r2
 80163e6:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 80163e8:	8af9      	ldrh	r1, [r7, #22]
 80163ea:	7bfb      	ldrb	r3, [r7, #15]
 80163ec:	f44f 7220 	mov.w	r2, #640	; 0x280
 80163f0:	4618      	mov	r0, r3
 80163f2:	f7fb f8c3 	bl	801157c <pbuf_alloc>
 80163f6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 80163f8:	693b      	ldr	r3, [r7, #16]
 80163fa:	2b00      	cmp	r3, #0
 80163fc:	d101      	bne.n	8016402 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 80163fe:	2300      	movs	r3, #0
 8016400:	e019      	b.n	8016436 <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8016402:	693b      	ldr	r3, [r7, #16]
 8016404:	681b      	ldr	r3, [r3, #0]
 8016406:	2b00      	cmp	r3, #0
 8016408:	d006      	beq.n	8016418 <tcp_pbuf_prealloc+0xb8>
 801640a:	4b0d      	ldr	r3, [pc, #52]	; (8016440 <tcp_pbuf_prealloc+0xe0>)
 801640c:	f240 120b 	movw	r2, #267	; 0x10b
 8016410:	490f      	ldr	r1, [pc, #60]	; (8016450 <tcp_pbuf_prealloc+0xf0>)
 8016412:	480d      	ldr	r0, [pc, #52]	; (8016448 <tcp_pbuf_prealloc+0xe8>)
 8016414:	f005 fb08 	bl	801ba28 <iprintf>
  *oversize = p->len - length;
 8016418:	693b      	ldr	r3, [r7, #16]
 801641a:	895a      	ldrh	r2, [r3, #10]
 801641c:	89bb      	ldrh	r3, [r7, #12]
 801641e:	1ad3      	subs	r3, r2, r3
 8016420:	b29a      	uxth	r2, r3
 8016422:	687b      	ldr	r3, [r7, #4]
 8016424:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 8016426:	693b      	ldr	r3, [r7, #16]
 8016428:	89ba      	ldrh	r2, [r7, #12]
 801642a:	811a      	strh	r2, [r3, #8]
 801642c:	693b      	ldr	r3, [r7, #16]
 801642e:	891a      	ldrh	r2, [r3, #8]
 8016430:	693b      	ldr	r3, [r7, #16]
 8016432:	815a      	strh	r2, [r3, #10]
  return p;
 8016434:	693b      	ldr	r3, [r7, #16]
}
 8016436:	4618      	mov	r0, r3
 8016438:	3718      	adds	r7, #24
 801643a:	46bd      	mov	sp, r7
 801643c:	bd80      	pop	{r7, pc}
 801643e:	bf00      	nop
 8016440:	0801ee38 	.word	0x0801ee38
 8016444:	0801eef0 	.word	0x0801eef0
 8016448:	0801ee8c 	.word	0x0801ee8c
 801644c:	0801ef14 	.word	0x0801ef14
 8016450:	0801ef34 	.word	0x0801ef34

08016454 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8016454:	b580      	push	{r7, lr}
 8016456:	b082      	sub	sp, #8
 8016458:	af00      	add	r7, sp, #0
 801645a:	6078      	str	r0, [r7, #4]
 801645c:	460b      	mov	r3, r1
 801645e:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8016460:	687b      	ldr	r3, [r7, #4]
 8016462:	2b00      	cmp	r3, #0
 8016464:	d106      	bne.n	8016474 <tcp_write_checks+0x20>
 8016466:	4b33      	ldr	r3, [pc, #204]	; (8016534 <tcp_write_checks+0xe0>)
 8016468:	f240 1233 	movw	r2, #307	; 0x133
 801646c:	4932      	ldr	r1, [pc, #200]	; (8016538 <tcp_write_checks+0xe4>)
 801646e:	4833      	ldr	r0, [pc, #204]	; (801653c <tcp_write_checks+0xe8>)
 8016470:	f005 fada 	bl	801ba28 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	7d1b      	ldrb	r3, [r3, #20]
 8016478:	2b04      	cmp	r3, #4
 801647a:	d00e      	beq.n	801649a <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8016480:	2b07      	cmp	r3, #7
 8016482:	d00a      	beq.n	801649a <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8016484:	687b      	ldr	r3, [r7, #4]
 8016486:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 8016488:	2b02      	cmp	r3, #2
 801648a:	d006      	beq.n	801649a <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8016490:	2b03      	cmp	r3, #3
 8016492:	d002      	beq.n	801649a <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8016494:	f06f 030a 	mvn.w	r3, #10
 8016498:	e048      	b.n	801652c <tcp_write_checks+0xd8>
  } else if (len == 0) {
 801649a:	887b      	ldrh	r3, [r7, #2]
 801649c:	2b00      	cmp	r3, #0
 801649e:	d101      	bne.n	80164a4 <tcp_write_checks+0x50>
    return ERR_OK;
 80164a0:	2300      	movs	r3, #0
 80164a2:	e043      	b.n	801652c <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80164aa:	887a      	ldrh	r2, [r7, #2]
 80164ac:	429a      	cmp	r2, r3
 80164ae:	d909      	bls.n	80164c4 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	8b5b      	ldrh	r3, [r3, #26]
 80164b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80164b8:	b29a      	uxth	r2, r3
 80164ba:	687b      	ldr	r3, [r7, #4]
 80164bc:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80164be:	f04f 33ff 	mov.w	r3, #4294967295
 80164c2:	e033      	b.n	801652c <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80164ca:	2b08      	cmp	r3, #8
 80164cc:	d909      	bls.n	80164e2 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	8b5b      	ldrh	r3, [r3, #26]
 80164d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80164d6:	b29a      	uxth	r2, r3
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80164dc:	f04f 33ff 	mov.w	r3, #4294967295
 80164e0:	e024      	b.n	801652c <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 80164e2:	687b      	ldr	r3, [r7, #4]
 80164e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80164e8:	2b00      	cmp	r3, #0
 80164ea:	d00f      	beq.n	801650c <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	d11a      	bne.n	801652a <tcp_write_checks+0xd6>
 80164f4:	687b      	ldr	r3, [r7, #4]
 80164f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	d116      	bne.n	801652a <tcp_write_checks+0xd6>
 80164fc:	4b0d      	ldr	r3, [pc, #52]	; (8016534 <tcp_write_checks+0xe0>)
 80164fe:	f240 1255 	movw	r2, #341	; 0x155
 8016502:	490f      	ldr	r1, [pc, #60]	; (8016540 <tcp_write_checks+0xec>)
 8016504:	480d      	ldr	r0, [pc, #52]	; (801653c <tcp_write_checks+0xe8>)
 8016506:	f005 fa8f 	bl	801ba28 <iprintf>
 801650a:	e00e      	b.n	801652a <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016510:	2b00      	cmp	r3, #0
 8016512:	d103      	bne.n	801651c <tcp_write_checks+0xc8>
 8016514:	687b      	ldr	r3, [r7, #4]
 8016516:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016518:	2b00      	cmp	r3, #0
 801651a:	d006      	beq.n	801652a <tcp_write_checks+0xd6>
 801651c:	4b05      	ldr	r3, [pc, #20]	; (8016534 <tcp_write_checks+0xe0>)
 801651e:	f44f 72ac 	mov.w	r2, #344	; 0x158
 8016522:	4908      	ldr	r1, [pc, #32]	; (8016544 <tcp_write_checks+0xf0>)
 8016524:	4805      	ldr	r0, [pc, #20]	; (801653c <tcp_write_checks+0xe8>)
 8016526:	f005 fa7f 	bl	801ba28 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801652a:	2300      	movs	r3, #0
}
 801652c:	4618      	mov	r0, r3
 801652e:	3708      	adds	r7, #8
 8016530:	46bd      	mov	sp, r7
 8016532:	bd80      	pop	{r7, pc}
 8016534:	0801ee38 	.word	0x0801ee38
 8016538:	0801ef48 	.word	0x0801ef48
 801653c:	0801ee8c 	.word	0x0801ee8c
 8016540:	0801ef68 	.word	0x0801ef68
 8016544:	0801efa4 	.word	0x0801efa4

08016548 <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 8016548:	b590      	push	{r4, r7, lr}
 801654a:	b09b      	sub	sp, #108	; 0x6c
 801654c:	af04      	add	r7, sp, #16
 801654e:	60f8      	str	r0, [r7, #12]
 8016550:	60b9      	str	r1, [r7, #8]
 8016552:	4611      	mov	r1, r2
 8016554:	461a      	mov	r2, r3
 8016556:	460b      	mov	r3, r1
 8016558:	80fb      	strh	r3, [r7, #6]
 801655a:	4613      	mov	r3, r2
 801655c:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 801655e:	2300      	movs	r3, #0
 8016560:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8016562:	2300      	movs	r3, #0
 8016564:	653b      	str	r3, [r7, #80]	; 0x50
 8016566:	2300      	movs	r3, #0
 8016568:	64fb      	str	r3, [r7, #76]	; 0x4c
 801656a:	2300      	movs	r3, #0
 801656c:	64bb      	str	r3, [r7, #72]	; 0x48
 801656e:	2300      	movs	r3, #0
 8016570:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 8016572:	2300      	movs	r3, #0
 8016574:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 8016578:	2300      	movs	r3, #0
 801657a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 801657e:	2300      	movs	r3, #0
 8016580:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8016582:	2300      	movs	r3, #0
 8016584:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 8016586:	2300      	movs	r3, #0
 8016588:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801658a:	68fb      	ldr	r3, [r7, #12]
 801658c:	2b00      	cmp	r3, #0
 801658e:	d109      	bne.n	80165a4 <tcp_write+0x5c>
 8016590:	4ba4      	ldr	r3, [pc, #656]	; (8016824 <tcp_write+0x2dc>)
 8016592:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 8016596:	49a4      	ldr	r1, [pc, #656]	; (8016828 <tcp_write+0x2e0>)
 8016598:	48a4      	ldr	r0, [pc, #656]	; (801682c <tcp_write+0x2e4>)
 801659a:	f005 fa45 	bl	801ba28 <iprintf>
 801659e:	f06f 030f 	mvn.w	r3, #15
 80165a2:	e32a      	b.n	8016bfa <tcp_write+0x6b2>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80165a4:	68fb      	ldr	r3, [r7, #12]
 80165a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80165aa:	085b      	lsrs	r3, r3, #1
 80165ac:	b29a      	uxth	r2, r3
 80165ae:	68fb      	ldr	r3, [r7, #12]
 80165b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165b2:	4293      	cmp	r3, r2
 80165b4:	bf28      	it	cs
 80165b6:	4613      	movcs	r3, r2
 80165b8:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80165ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80165bc:	2b00      	cmp	r3, #0
 80165be:	d102      	bne.n	80165c6 <tcp_write+0x7e>
 80165c0:	68fb      	ldr	r3, [r7, #12]
 80165c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80165c4:	e000      	b.n	80165c8 <tcp_write+0x80>
 80165c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80165c8:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80165ca:	68bb      	ldr	r3, [r7, #8]
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d109      	bne.n	80165e4 <tcp_write+0x9c>
 80165d0:	4b94      	ldr	r3, [pc, #592]	; (8016824 <tcp_write+0x2dc>)
 80165d2:	f240 12ad 	movw	r2, #429	; 0x1ad
 80165d6:	4996      	ldr	r1, [pc, #600]	; (8016830 <tcp_write+0x2e8>)
 80165d8:	4894      	ldr	r0, [pc, #592]	; (801682c <tcp_write+0x2e4>)
 80165da:	f005 fa25 	bl	801ba28 <iprintf>
 80165de:	f06f 030f 	mvn.w	r3, #15
 80165e2:	e30a      	b.n	8016bfa <tcp_write+0x6b2>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 80165e4:	88fb      	ldrh	r3, [r7, #6]
 80165e6:	4619      	mov	r1, r3
 80165e8:	68f8      	ldr	r0, [r7, #12]
 80165ea:	f7ff ff33 	bl	8016454 <tcp_write_checks>
 80165ee:	4603      	mov	r3, r0
 80165f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 80165f4:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80165f8:	2b00      	cmp	r3, #0
 80165fa:	d002      	beq.n	8016602 <tcp_write+0xba>
    return err;
 80165fc:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8016600:	e2fb      	b.n	8016bfa <tcp_write+0x6b2>
  }
  queuelen = pcb->snd_queuelen;
 8016602:	68fb      	ldr	r3, [r7, #12]
 8016604:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016608:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801660c:	2300      	movs	r3, #0
 801660e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8016612:	68fb      	ldr	r3, [r7, #12]
 8016614:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016616:	2b00      	cmp	r3, #0
 8016618:	f000 80f6 	beq.w	8016808 <tcp_write+0x2c0>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801661c:	68fb      	ldr	r3, [r7, #12]
 801661e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016620:	653b      	str	r3, [r7, #80]	; 0x50
 8016622:	e002      	b.n	801662a <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8016624:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016626:	681b      	ldr	r3, [r3, #0]
 8016628:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801662a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801662c:	681b      	ldr	r3, [r3, #0]
 801662e:	2b00      	cmp	r3, #0
 8016630:	d1f8      	bne.n	8016624 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8016632:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016634:	7a9b      	ldrb	r3, [r3, #10]
 8016636:	009b      	lsls	r3, r3, #2
 8016638:	b29b      	uxth	r3, r3
 801663a:	f003 0304 	and.w	r3, r3, #4
 801663e:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8016640:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016642:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016644:	891b      	ldrh	r3, [r3, #8]
 8016646:	4619      	mov	r1, r3
 8016648:	8c3b      	ldrh	r3, [r7, #32]
 801664a:	440b      	add	r3, r1
 801664c:	429a      	cmp	r2, r3
 801664e:	da06      	bge.n	801665e <tcp_write+0x116>
 8016650:	4b74      	ldr	r3, [pc, #464]	; (8016824 <tcp_write+0x2dc>)
 8016652:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8016656:	4977      	ldr	r1, [pc, #476]	; (8016834 <tcp_write+0x2ec>)
 8016658:	4874      	ldr	r0, [pc, #464]	; (801682c <tcp_write+0x2e4>)
 801665a:	f005 f9e5 	bl	801ba28 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 801665e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016660:	891a      	ldrh	r2, [r3, #8]
 8016662:	8c3b      	ldrh	r3, [r7, #32]
 8016664:	4413      	add	r3, r2
 8016666:	b29b      	uxth	r3, r3
 8016668:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801666a:	1ad3      	subs	r3, r2, r3
 801666c:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 801666e:	68fb      	ldr	r3, [r7, #12]
 8016670:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8016674:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 8016676:	8a7b      	ldrh	r3, [r7, #18]
 8016678:	2b00      	cmp	r3, #0
 801667a:	d026      	beq.n	80166ca <tcp_write+0x182>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 801667c:	8a7b      	ldrh	r3, [r7, #18]
 801667e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8016680:	429a      	cmp	r2, r3
 8016682:	d206      	bcs.n	8016692 <tcp_write+0x14a>
 8016684:	4b67      	ldr	r3, [pc, #412]	; (8016824 <tcp_write+0x2dc>)
 8016686:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801668a:	496b      	ldr	r1, [pc, #428]	; (8016838 <tcp_write+0x2f0>)
 801668c:	4867      	ldr	r0, [pc, #412]	; (801682c <tcp_write+0x2e4>)
 801668e:	f005 f9cb 	bl	801ba28 <iprintf>
      seg = last_unsent;
 8016692:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016694:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 8016696:	8a7b      	ldrh	r3, [r7, #18]
 8016698:	88fa      	ldrh	r2, [r7, #6]
 801669a:	4293      	cmp	r3, r2
 801669c:	bf28      	it	cs
 801669e:	4613      	movcs	r3, r2
 80166a0:	b29b      	uxth	r3, r3
 80166a2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80166a4:	4293      	cmp	r3, r2
 80166a6:	bf28      	it	cs
 80166a8:	4613      	movcs	r3, r2
 80166aa:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 80166ac:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80166b0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80166b2:	4413      	add	r3, r2
 80166b4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80166b8:	8a7a      	ldrh	r2, [r7, #18]
 80166ba:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80166bc:	1ad3      	subs	r3, r2, r3
 80166be:	b29b      	uxth	r3, r3
 80166c0:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80166c2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80166c4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80166c6:	1ad3      	subs	r3, r2, r3
 80166c8:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 80166ca:	8a7b      	ldrh	r3, [r7, #18]
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d00b      	beq.n	80166e8 <tcp_write+0x1a0>
 80166d0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80166d4:	88fb      	ldrh	r3, [r7, #6]
 80166d6:	429a      	cmp	r2, r3
 80166d8:	d006      	beq.n	80166e8 <tcp_write+0x1a0>
 80166da:	4b52      	ldr	r3, [pc, #328]	; (8016824 <tcp_write+0x2dc>)
 80166dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80166e0:	4956      	ldr	r1, [pc, #344]	; (801683c <tcp_write+0x2f4>)
 80166e2:	4852      	ldr	r0, [pc, #328]	; (801682c <tcp_write+0x2e4>)
 80166e4:	f005 f9a0 	bl	801ba28 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 80166e8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80166ec:	88fb      	ldrh	r3, [r7, #6]
 80166ee:	429a      	cmp	r2, r3
 80166f0:	f080 8167 	bcs.w	80169c2 <tcp_write+0x47a>
 80166f4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	f000 8163 	beq.w	80169c2 <tcp_write+0x47a>
 80166fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80166fe:	891b      	ldrh	r3, [r3, #8]
 8016700:	2b00      	cmp	r3, #0
 8016702:	f000 815e 	beq.w	80169c2 <tcp_write+0x47a>
      u16_t seglen = LWIP_MIN(space, len - pos);
 8016706:	88fa      	ldrh	r2, [r7, #6]
 8016708:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801670c:	1ad2      	subs	r2, r2, r3
 801670e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8016710:	4293      	cmp	r3, r2
 8016712:	bfa8      	it	ge
 8016714:	4613      	movge	r3, r2
 8016716:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 8016718:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801671a:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 801671c:	797b      	ldrb	r3, [r7, #5]
 801671e:	f003 0301 	and.w	r3, r3, #1
 8016722:	2b00      	cmp	r3, #0
 8016724:	d027      	beq.n	8016776 <tcp_write+0x22e>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 8016726:	f107 0012 	add.w	r0, r7, #18
 801672a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801672c:	8bf9      	ldrh	r1, [r7, #30]
 801672e:	2301      	movs	r3, #1
 8016730:	9302      	str	r3, [sp, #8]
 8016732:	797b      	ldrb	r3, [r7, #5]
 8016734:	9301      	str	r3, [sp, #4]
 8016736:	68fb      	ldr	r3, [r7, #12]
 8016738:	9300      	str	r3, [sp, #0]
 801673a:	4603      	mov	r3, r0
 801673c:	2000      	movs	r0, #0
 801673e:	f7ff fe0f 	bl	8016360 <tcp_pbuf_prealloc>
 8016742:	6578      	str	r0, [r7, #84]	; 0x54
 8016744:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016746:	2b00      	cmp	r3, #0
 8016748:	f000 8225 	beq.w	8016b96 <tcp_write+0x64e>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 801674c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801674e:	6858      	ldr	r0, [r3, #4]
 8016750:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016754:	68ba      	ldr	r2, [r7, #8]
 8016756:	4413      	add	r3, r2
 8016758:	8bfa      	ldrh	r2, [r7, #30]
 801675a:	4619      	mov	r1, r3
 801675c:	f005 f88a 	bl	801b874 <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8016760:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8016762:	f7fb fa7d 	bl	8011c60 <pbuf_clen>
 8016766:	4603      	mov	r3, r0
 8016768:	461a      	mov	r2, r3
 801676a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801676e:	4413      	add	r3, r2
 8016770:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8016774:	e041      	b.n	80167fa <tcp_write+0x2b2>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 8016776:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016778:	685b      	ldr	r3, [r3, #4]
 801677a:	637b      	str	r3, [r7, #52]	; 0x34
 801677c:	e002      	b.n	8016784 <tcp_write+0x23c>
 801677e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016780:	681b      	ldr	r3, [r3, #0]
 8016782:	637b      	str	r3, [r7, #52]	; 0x34
 8016784:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016786:	681b      	ldr	r3, [r3, #0]
 8016788:	2b00      	cmp	r3, #0
 801678a:	d1f8      	bne.n	801677e <tcp_write+0x236>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 801678c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801678e:	7b1b      	ldrb	r3, [r3, #12]
 8016790:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8016794:	2b00      	cmp	r3, #0
 8016796:	d115      	bne.n	80167c4 <tcp_write+0x27c>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 8016798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801679a:	685b      	ldr	r3, [r3, #4]
 801679c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801679e:	8952      	ldrh	r2, [r2, #10]
 80167a0:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80167a2:	68ba      	ldr	r2, [r7, #8]
 80167a4:	429a      	cmp	r2, r3
 80167a6:	d10d      	bne.n	80167c4 <tcp_write+0x27c>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80167a8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80167ac:	2b00      	cmp	r3, #0
 80167ae:	d006      	beq.n	80167be <tcp_write+0x276>
 80167b0:	4b1c      	ldr	r3, [pc, #112]	; (8016824 <tcp_write+0x2dc>)
 80167b2:	f240 2231 	movw	r2, #561	; 0x231
 80167b6:	4922      	ldr	r1, [pc, #136]	; (8016840 <tcp_write+0x2f8>)
 80167b8:	481c      	ldr	r0, [pc, #112]	; (801682c <tcp_write+0x2e4>)
 80167ba:	f005 f935 	bl	801ba28 <iprintf>
          extendlen = seglen;
 80167be:	8bfb      	ldrh	r3, [r7, #30]
 80167c0:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80167c2:	e01a      	b.n	80167fa <tcp_write+0x2b2>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80167c4:	8bfb      	ldrh	r3, [r7, #30]
 80167c6:	2201      	movs	r2, #1
 80167c8:	4619      	mov	r1, r3
 80167ca:	2000      	movs	r0, #0
 80167cc:	f7fa fed6 	bl	801157c <pbuf_alloc>
 80167d0:	6578      	str	r0, [r7, #84]	; 0x54
 80167d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80167d4:	2b00      	cmp	r3, #0
 80167d6:	f000 81e0 	beq.w	8016b9a <tcp_write+0x652>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 80167da:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80167de:	68ba      	ldr	r2, [r7, #8]
 80167e0:	441a      	add	r2, r3
 80167e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80167e4:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 80167e6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80167e8:	f7fb fa3a 	bl	8011c60 <pbuf_clen>
 80167ec:	4603      	mov	r3, r0
 80167ee:	461a      	mov	r2, r3
 80167f0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80167f4:	4413      	add	r3, r2
 80167f6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 80167fa:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80167fe:	8bfb      	ldrh	r3, [r7, #30]
 8016800:	4413      	add	r3, r2
 8016802:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8016806:	e0dc      	b.n	80169c2 <tcp_write+0x47a>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8016808:	68fb      	ldr	r3, [r7, #12]
 801680a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801680e:	2b00      	cmp	r3, #0
 8016810:	f000 80d7 	beq.w	80169c2 <tcp_write+0x47a>
 8016814:	4b03      	ldr	r3, [pc, #12]	; (8016824 <tcp_write+0x2dc>)
 8016816:	f240 224a 	movw	r2, #586	; 0x24a
 801681a:	490a      	ldr	r1, [pc, #40]	; (8016844 <tcp_write+0x2fc>)
 801681c:	4803      	ldr	r0, [pc, #12]	; (801682c <tcp_write+0x2e4>)
 801681e:	f005 f903 	bl	801ba28 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8016822:	e0ce      	b.n	80169c2 <tcp_write+0x47a>
 8016824:	0801ee38 	.word	0x0801ee38
 8016828:	0801efd8 	.word	0x0801efd8
 801682c:	0801ee8c 	.word	0x0801ee8c
 8016830:	0801eff0 	.word	0x0801eff0
 8016834:	0801f024 	.word	0x0801f024
 8016838:	0801f03c 	.word	0x0801f03c
 801683c:	0801f05c 	.word	0x0801f05c
 8016840:	0801f07c 	.word	0x0801f07c
 8016844:	0801f0a8 	.word	0x0801f0a8
    struct pbuf *p;
    u16_t left = len - pos;
 8016848:	88fa      	ldrh	r2, [r7, #6]
 801684a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801684e:	1ad3      	subs	r3, r2, r3
 8016850:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8016852:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016856:	b29b      	uxth	r3, r3
 8016858:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801685a:	1ad3      	subs	r3, r2, r3
 801685c:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 801685e:	8b7a      	ldrh	r2, [r7, #26]
 8016860:	8bbb      	ldrh	r3, [r7, #28]
 8016862:	4293      	cmp	r3, r2
 8016864:	bf28      	it	cs
 8016866:	4613      	movcs	r3, r2
 8016868:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 801686a:	797b      	ldrb	r3, [r7, #5]
 801686c:	f003 0301 	and.w	r3, r3, #1
 8016870:	2b00      	cmp	r3, #0
 8016872:	d036      	beq.n	80168e2 <tcp_write+0x39a>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8016874:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8016878:	b29a      	uxth	r2, r3
 801687a:	8b3b      	ldrh	r3, [r7, #24]
 801687c:	4413      	add	r3, r2
 801687e:	b299      	uxth	r1, r3
 8016880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016882:	2b00      	cmp	r3, #0
 8016884:	bf0c      	ite	eq
 8016886:	2301      	moveq	r3, #1
 8016888:	2300      	movne	r3, #0
 801688a:	b2db      	uxtb	r3, r3
 801688c:	f107 0012 	add.w	r0, r7, #18
 8016890:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8016892:	9302      	str	r3, [sp, #8]
 8016894:	797b      	ldrb	r3, [r7, #5]
 8016896:	9301      	str	r3, [sp, #4]
 8016898:	68fb      	ldr	r3, [r7, #12]
 801689a:	9300      	str	r3, [sp, #0]
 801689c:	4603      	mov	r3, r0
 801689e:	2036      	movs	r0, #54	; 0x36
 80168a0:	f7ff fd5e 	bl	8016360 <tcp_pbuf_prealloc>
 80168a4:	6338      	str	r0, [r7, #48]	; 0x30
 80168a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168a8:	2b00      	cmp	r3, #0
 80168aa:	f000 8178 	beq.w	8016b9e <tcp_write+0x656>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 80168ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168b0:	895b      	ldrh	r3, [r3, #10]
 80168b2:	8b3a      	ldrh	r2, [r7, #24]
 80168b4:	429a      	cmp	r2, r3
 80168b6:	d906      	bls.n	80168c6 <tcp_write+0x37e>
 80168b8:	4b8c      	ldr	r3, [pc, #560]	; (8016aec <tcp_write+0x5a4>)
 80168ba:	f240 2266 	movw	r2, #614	; 0x266
 80168be:	498c      	ldr	r1, [pc, #560]	; (8016af0 <tcp_write+0x5a8>)
 80168c0:	488c      	ldr	r0, [pc, #560]	; (8016af4 <tcp_write+0x5ac>)
 80168c2:	f005 f8b1 	bl	801ba28 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 80168c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80168c8:	685a      	ldr	r2, [r3, #4]
 80168ca:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80168ce:	18d0      	adds	r0, r2, r3
 80168d0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80168d4:	68ba      	ldr	r2, [r7, #8]
 80168d6:	4413      	add	r3, r2
 80168d8:	8b3a      	ldrh	r2, [r7, #24]
 80168da:	4619      	mov	r1, r3
 80168dc:	f004 ffca 	bl	801b874 <memcpy>
 80168e0:	e02f      	b.n	8016942 <tcp_write+0x3fa>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 80168e2:	8a7b      	ldrh	r3, [r7, #18]
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	d006      	beq.n	80168f6 <tcp_write+0x3ae>
 80168e8:	4b80      	ldr	r3, [pc, #512]	; (8016aec <tcp_write+0x5a4>)
 80168ea:	f240 2271 	movw	r2, #625	; 0x271
 80168ee:	4982      	ldr	r1, [pc, #520]	; (8016af8 <tcp_write+0x5b0>)
 80168f0:	4880      	ldr	r0, [pc, #512]	; (8016af4 <tcp_write+0x5ac>)
 80168f2:	f005 f899 	bl	801ba28 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 80168f6:	8b3b      	ldrh	r3, [r7, #24]
 80168f8:	2201      	movs	r2, #1
 80168fa:	4619      	mov	r1, r3
 80168fc:	2036      	movs	r0, #54	; 0x36
 80168fe:	f7fa fe3d 	bl	801157c <pbuf_alloc>
 8016902:	6178      	str	r0, [r7, #20]
 8016904:	697b      	ldr	r3, [r7, #20]
 8016906:	2b00      	cmp	r3, #0
 8016908:	f000 814b 	beq.w	8016ba2 <tcp_write+0x65a>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 801690c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8016910:	68ba      	ldr	r2, [r7, #8]
 8016912:	441a      	add	r2, r3
 8016914:	697b      	ldr	r3, [r7, #20]
 8016916:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8016918:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 801691c:	b29b      	uxth	r3, r3
 801691e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016922:	4619      	mov	r1, r3
 8016924:	2036      	movs	r0, #54	; 0x36
 8016926:	f7fa fe29 	bl	801157c <pbuf_alloc>
 801692a:	6338      	str	r0, [r7, #48]	; 0x30
 801692c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801692e:	2b00      	cmp	r3, #0
 8016930:	d103      	bne.n	801693a <tcp_write+0x3f2>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8016932:	6978      	ldr	r0, [r7, #20]
 8016934:	f7fb f906 	bl	8011b44 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8016938:	e136      	b.n	8016ba8 <tcp_write+0x660>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 801693a:	6979      	ldr	r1, [r7, #20]
 801693c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801693e:	f7fb f9cf 	bl	8011ce0 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8016942:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016944:	f7fb f98c 	bl	8011c60 <pbuf_clen>
 8016948:	4603      	mov	r3, r0
 801694a:	461a      	mov	r2, r3
 801694c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8016950:	4413      	add	r3, r2
 8016952:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8016956:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801695a:	2b09      	cmp	r3, #9
 801695c:	d903      	bls.n	8016966 <tcp_write+0x41e>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 801695e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016960:	f7fb f8f0 	bl	8011b44 <pbuf_free>
      goto memerr;
 8016964:	e120      	b.n	8016ba8 <tcp_write+0x660>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8016966:	68fb      	ldr	r3, [r7, #12]
 8016968:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801696a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801696e:	441a      	add	r2, r3
 8016970:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016974:	9300      	str	r3, [sp, #0]
 8016976:	4613      	mov	r3, r2
 8016978:	2200      	movs	r2, #0
 801697a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801697c:	68f8      	ldr	r0, [r7, #12]
 801697e:	f7ff fc51 	bl	8016224 <tcp_create_segment>
 8016982:	64f8      	str	r0, [r7, #76]	; 0x4c
 8016984:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016986:	2b00      	cmp	r3, #0
 8016988:	f000 810d 	beq.w	8016ba6 <tcp_write+0x65e>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 801698c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801698e:	2b00      	cmp	r3, #0
 8016990:	d102      	bne.n	8016998 <tcp_write+0x450>
      queue = seg;
 8016992:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016994:	647b      	str	r3, [r7, #68]	; 0x44
 8016996:	e00c      	b.n	80169b2 <tcp_write+0x46a>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8016998:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801699a:	2b00      	cmp	r3, #0
 801699c:	d106      	bne.n	80169ac <tcp_write+0x464>
 801699e:	4b53      	ldr	r3, [pc, #332]	; (8016aec <tcp_write+0x5a4>)
 80169a0:	f240 22ab 	movw	r2, #683	; 0x2ab
 80169a4:	4955      	ldr	r1, [pc, #340]	; (8016afc <tcp_write+0x5b4>)
 80169a6:	4853      	ldr	r0, [pc, #332]	; (8016af4 <tcp_write+0x5ac>)
 80169a8:	f005 f83e 	bl	801ba28 <iprintf>
      prev_seg->next = seg;
 80169ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80169ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80169b0:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 80169b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80169b4:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 80169b6:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80169ba:	8b3b      	ldrh	r3, [r7, #24]
 80169bc:	4413      	add	r3, r2
 80169be:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 80169c2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80169c6:	88fb      	ldrh	r3, [r7, #6]
 80169c8:	429a      	cmp	r2, r3
 80169ca:	f4ff af3d 	bcc.w	8016848 <tcp_write+0x300>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 80169ce:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80169d0:	2b00      	cmp	r3, #0
 80169d2:	d02c      	beq.n	8016a2e <tcp_write+0x4e6>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 80169d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80169d6:	685b      	ldr	r3, [r3, #4]
 80169d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80169da:	e01e      	b.n	8016a1a <tcp_write+0x4d2>
      p->tot_len += oversize_used;
 80169dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169de:	891a      	ldrh	r2, [r3, #8]
 80169e0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80169e2:	4413      	add	r3, r2
 80169e4:	b29a      	uxth	r2, r3
 80169e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169e8:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 80169ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169ec:	681b      	ldr	r3, [r3, #0]
 80169ee:	2b00      	cmp	r3, #0
 80169f0:	d110      	bne.n	8016a14 <tcp_write+0x4cc>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 80169f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80169f4:	685b      	ldr	r3, [r3, #4]
 80169f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80169f8:	8952      	ldrh	r2, [r2, #10]
 80169fa:	4413      	add	r3, r2
 80169fc:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 80169fe:	68b9      	ldr	r1, [r7, #8]
 8016a00:	4618      	mov	r0, r3
 8016a02:	f004 ff37 	bl	801b874 <memcpy>
        p->len += oversize_used;
 8016a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a08:	895a      	ldrh	r2, [r3, #10]
 8016a0a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016a0c:	4413      	add	r3, r2
 8016a0e:	b29a      	uxth	r2, r3
 8016a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a12:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8016a14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a16:	681b      	ldr	r3, [r3, #0]
 8016a18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a1c:	2b00      	cmp	r3, #0
 8016a1e:	d1dd      	bne.n	80169dc <tcp_write+0x494>
      }
    }
    last_unsent->len += oversize_used;
 8016a20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a22:	891a      	ldrh	r2, [r3, #8]
 8016a24:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8016a26:	4413      	add	r3, r2
 8016a28:	b29a      	uxth	r2, r3
 8016a2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a2c:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8016a2e:	8a7a      	ldrh	r2, [r7, #18]
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8016a36:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	d018      	beq.n	8016a6e <tcp_write+0x526>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8016a3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a3e:	2b00      	cmp	r3, #0
 8016a40:	d106      	bne.n	8016a50 <tcp_write+0x508>
 8016a42:	4b2a      	ldr	r3, [pc, #168]	; (8016aec <tcp_write+0x5a4>)
 8016a44:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 8016a48:	492d      	ldr	r1, [pc, #180]	; (8016b00 <tcp_write+0x5b8>)
 8016a4a:	482a      	ldr	r0, [pc, #168]	; (8016af4 <tcp_write+0x5ac>)
 8016a4c:	f004 ffec 	bl	801ba28 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8016a50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a52:	685b      	ldr	r3, [r3, #4]
 8016a54:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8016a56:	4618      	mov	r0, r3
 8016a58:	f7fb f942 	bl	8011ce0 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8016a5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a5e:	891a      	ldrh	r2, [r3, #8]
 8016a60:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016a62:	891b      	ldrh	r3, [r3, #8]
 8016a64:	4413      	add	r3, r2
 8016a66:	b29a      	uxth	r2, r3
 8016a68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a6a:	811a      	strh	r2, [r3, #8]
 8016a6c:	e037      	b.n	8016ade <tcp_write+0x596>
  } else if (extendlen > 0) {
 8016a6e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016a70:	2b00      	cmp	r3, #0
 8016a72:	d034      	beq.n	8016ade <tcp_write+0x596>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8016a74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a76:	2b00      	cmp	r3, #0
 8016a78:	d003      	beq.n	8016a82 <tcp_write+0x53a>
 8016a7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a7c:	685b      	ldr	r3, [r3, #4]
 8016a7e:	2b00      	cmp	r3, #0
 8016a80:	d106      	bne.n	8016a90 <tcp_write+0x548>
 8016a82:	4b1a      	ldr	r3, [pc, #104]	; (8016aec <tcp_write+0x5a4>)
 8016a84:	f240 22e6 	movw	r2, #742	; 0x2e6
 8016a88:	491e      	ldr	r1, [pc, #120]	; (8016b04 <tcp_write+0x5bc>)
 8016a8a:	481a      	ldr	r0, [pc, #104]	; (8016af4 <tcp_write+0x5ac>)
 8016a8c:	f004 ffcc 	bl	801ba28 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8016a90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016a92:	685b      	ldr	r3, [r3, #4]
 8016a94:	62bb      	str	r3, [r7, #40]	; 0x28
 8016a96:	e009      	b.n	8016aac <tcp_write+0x564>
      p->tot_len += extendlen;
 8016a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a9a:	891a      	ldrh	r2, [r3, #8]
 8016a9c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016a9e:	4413      	add	r3, r2
 8016aa0:	b29a      	uxth	r2, r3
 8016aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016aa4:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8016aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	62bb      	str	r3, [r7, #40]	; 0x28
 8016aac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016aae:	681b      	ldr	r3, [r3, #0]
 8016ab0:	2b00      	cmp	r3, #0
 8016ab2:	d1f1      	bne.n	8016a98 <tcp_write+0x550>
    }
    p->tot_len += extendlen;
 8016ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ab6:	891a      	ldrh	r2, [r3, #8]
 8016ab8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016aba:	4413      	add	r3, r2
 8016abc:	b29a      	uxth	r2, r3
 8016abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ac0:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8016ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ac4:	895a      	ldrh	r2, [r3, #10]
 8016ac6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016ac8:	4413      	add	r3, r2
 8016aca:	b29a      	uxth	r2, r3
 8016acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ace:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8016ad0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016ad2:	891a      	ldrh	r2, [r3, #8]
 8016ad4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8016ad6:	4413      	add	r3, r2
 8016ad8:	b29a      	uxth	r2, r3
 8016ada:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016adc:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8016ade:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016ae0:	2b00      	cmp	r3, #0
 8016ae2:	d111      	bne.n	8016b08 <tcp_write+0x5c0>
    pcb->unsent = queue;
 8016ae4:	68fb      	ldr	r3, [r7, #12]
 8016ae6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016ae8:	66da      	str	r2, [r3, #108]	; 0x6c
 8016aea:	e010      	b.n	8016b0e <tcp_write+0x5c6>
 8016aec:	0801ee38 	.word	0x0801ee38
 8016af0:	0801f0d8 	.word	0x0801f0d8
 8016af4:	0801ee8c 	.word	0x0801ee8c
 8016af8:	0801f118 	.word	0x0801f118
 8016afc:	0801f128 	.word	0x0801f128
 8016b00:	0801f13c 	.word	0x0801f13c
 8016b04:	0801f174 	.word	0x0801f174
  } else {
    last_unsent->next = queue;
 8016b08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8016b0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8016b0c:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8016b0e:	68fb      	ldr	r3, [r7, #12]
 8016b10:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8016b12:	88fb      	ldrh	r3, [r7, #6]
 8016b14:	441a      	add	r2, r3
 8016b16:	68fb      	ldr	r3, [r7, #12]
 8016b18:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8016b1a:	68fb      	ldr	r3, [r7, #12]
 8016b1c:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8016b20:	88fb      	ldrh	r3, [r7, #6]
 8016b22:	1ad3      	subs	r3, r2, r3
 8016b24:	b29a      	uxth	r2, r3
 8016b26:	68fb      	ldr	r3, [r7, #12]
 8016b28:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8016b2c:	68fb      	ldr	r3, [r7, #12]
 8016b2e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8016b32:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8016b36:	68fb      	ldr	r3, [r7, #12]
 8016b38:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016b3c:	2b00      	cmp	r3, #0
 8016b3e:	d00e      	beq.n	8016b5e <tcp_write+0x616>
    LWIP_ASSERT("tcp_write: valid queue length",
 8016b40:	68fb      	ldr	r3, [r7, #12]
 8016b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d10a      	bne.n	8016b5e <tcp_write+0x616>
 8016b48:	68fb      	ldr	r3, [r7, #12]
 8016b4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016b4c:	2b00      	cmp	r3, #0
 8016b4e:	d106      	bne.n	8016b5e <tcp_write+0x616>
 8016b50:	4b2c      	ldr	r3, [pc, #176]	; (8016c04 <tcp_write+0x6bc>)
 8016b52:	f240 3212 	movw	r2, #786	; 0x312
 8016b56:	492c      	ldr	r1, [pc, #176]	; (8016c08 <tcp_write+0x6c0>)
 8016b58:	482c      	ldr	r0, [pc, #176]	; (8016c0c <tcp_write+0x6c4>)
 8016b5a:	f004 ff65 	bl	801ba28 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8016b5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b60:	2b00      	cmp	r3, #0
 8016b62:	d016      	beq.n	8016b92 <tcp_write+0x64a>
 8016b64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b66:	68db      	ldr	r3, [r3, #12]
 8016b68:	2b00      	cmp	r3, #0
 8016b6a:	d012      	beq.n	8016b92 <tcp_write+0x64a>
 8016b6c:	797b      	ldrb	r3, [r7, #5]
 8016b6e:	f003 0302 	and.w	r3, r3, #2
 8016b72:	2b00      	cmp	r3, #0
 8016b74:	d10d      	bne.n	8016b92 <tcp_write+0x64a>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8016b76:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b78:	68db      	ldr	r3, [r3, #12]
 8016b7a:	899b      	ldrh	r3, [r3, #12]
 8016b7c:	b29c      	uxth	r4, r3
 8016b7e:	2008      	movs	r0, #8
 8016b80:	f7f9 fc98 	bl	80104b4 <lwip_htons>
 8016b84:	4603      	mov	r3, r0
 8016b86:	461a      	mov	r2, r3
 8016b88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016b8a:	68db      	ldr	r3, [r3, #12]
 8016b8c:	4322      	orrs	r2, r4
 8016b8e:	b292      	uxth	r2, r2
 8016b90:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8016b92:	2300      	movs	r3, #0
 8016b94:	e031      	b.n	8016bfa <tcp_write+0x6b2>
          goto memerr;
 8016b96:	bf00      	nop
 8016b98:	e006      	b.n	8016ba8 <tcp_write+0x660>
            goto memerr;
 8016b9a:	bf00      	nop
 8016b9c:	e004      	b.n	8016ba8 <tcp_write+0x660>
        goto memerr;
 8016b9e:	bf00      	nop
 8016ba0:	e002      	b.n	8016ba8 <tcp_write+0x660>
        goto memerr;
 8016ba2:	bf00      	nop
 8016ba4:	e000      	b.n	8016ba8 <tcp_write+0x660>
      goto memerr;
 8016ba6:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016ba8:	68fb      	ldr	r3, [r7, #12]
 8016baa:	8b5b      	ldrh	r3, [r3, #26]
 8016bac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016bb0:	b29a      	uxth	r2, r3
 8016bb2:	68fb      	ldr	r3, [r7, #12]
 8016bb4:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8016bb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d002      	beq.n	8016bc2 <tcp_write+0x67a>
    pbuf_free(concat_p);
 8016bbc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8016bbe:	f7fa ffc1 	bl	8011b44 <pbuf_free>
  }
  if (queue != NULL) {
 8016bc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8016bc4:	2b00      	cmp	r3, #0
 8016bc6:	d002      	beq.n	8016bce <tcp_write+0x686>
    tcp_segs_free(queue);
 8016bc8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8016bca:	f7fc fb6f 	bl	80132ac <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8016bce:	68fb      	ldr	r3, [r7, #12]
 8016bd0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016bd4:	2b00      	cmp	r3, #0
 8016bd6:	d00e      	beq.n	8016bf6 <tcp_write+0x6ae>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8016bd8:	68fb      	ldr	r3, [r7, #12]
 8016bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016bdc:	2b00      	cmp	r3, #0
 8016bde:	d10a      	bne.n	8016bf6 <tcp_write+0x6ae>
 8016be0:	68fb      	ldr	r3, [r7, #12]
 8016be2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016be4:	2b00      	cmp	r3, #0
 8016be6:	d106      	bne.n	8016bf6 <tcp_write+0x6ae>
 8016be8:	4b06      	ldr	r3, [pc, #24]	; (8016c04 <tcp_write+0x6bc>)
 8016bea:	f240 3227 	movw	r2, #807	; 0x327
 8016bee:	4906      	ldr	r1, [pc, #24]	; (8016c08 <tcp_write+0x6c0>)
 8016bf0:	4806      	ldr	r0, [pc, #24]	; (8016c0c <tcp_write+0x6c4>)
 8016bf2:	f004 ff19 	bl	801ba28 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8016bf6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016bfa:	4618      	mov	r0, r3
 8016bfc:	375c      	adds	r7, #92	; 0x5c
 8016bfe:	46bd      	mov	sp, r7
 8016c00:	bd90      	pop	{r4, r7, pc}
 8016c02:	bf00      	nop
 8016c04:	0801ee38 	.word	0x0801ee38
 8016c08:	0801f1ac 	.word	0x0801f1ac
 8016c0c:	0801ee8c 	.word	0x0801ee8c

08016c10 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8016c10:	b590      	push	{r4, r7, lr}
 8016c12:	b08b      	sub	sp, #44	; 0x2c
 8016c14:	af02      	add	r7, sp, #8
 8016c16:	6078      	str	r0, [r7, #4]
 8016c18:	460b      	mov	r3, r1
 8016c1a:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8016c1c:	2300      	movs	r3, #0
 8016c1e:	61fb      	str	r3, [r7, #28]
 8016c20:	2300      	movs	r3, #0
 8016c22:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8016c24:	2300      	movs	r3, #0
 8016c26:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8016c28:	687b      	ldr	r3, [r7, #4]
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	d106      	bne.n	8016c3c <tcp_split_unsent_seg+0x2c>
 8016c2e:	4b95      	ldr	r3, [pc, #596]	; (8016e84 <tcp_split_unsent_seg+0x274>)
 8016c30:	f240 324b 	movw	r2, #843	; 0x34b
 8016c34:	4994      	ldr	r1, [pc, #592]	; (8016e88 <tcp_split_unsent_seg+0x278>)
 8016c36:	4895      	ldr	r0, [pc, #596]	; (8016e8c <tcp_split_unsent_seg+0x27c>)
 8016c38:	f004 fef6 	bl	801ba28 <iprintf>

  useg = pcb->unsent;
 8016c3c:	687b      	ldr	r3, [r7, #4]
 8016c3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016c40:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8016c42:	697b      	ldr	r3, [r7, #20]
 8016c44:	2b00      	cmp	r3, #0
 8016c46:	d102      	bne.n	8016c4e <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8016c48:	f04f 33ff 	mov.w	r3, #4294967295
 8016c4c:	e116      	b.n	8016e7c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8016c4e:	887b      	ldrh	r3, [r7, #2]
 8016c50:	2b00      	cmp	r3, #0
 8016c52:	d109      	bne.n	8016c68 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8016c54:	4b8b      	ldr	r3, [pc, #556]	; (8016e84 <tcp_split_unsent_seg+0x274>)
 8016c56:	f240 3253 	movw	r2, #851	; 0x353
 8016c5a:	498d      	ldr	r1, [pc, #564]	; (8016e90 <tcp_split_unsent_seg+0x280>)
 8016c5c:	488b      	ldr	r0, [pc, #556]	; (8016e8c <tcp_split_unsent_seg+0x27c>)
 8016c5e:	f004 fee3 	bl	801ba28 <iprintf>
    return ERR_VAL;
 8016c62:	f06f 0305 	mvn.w	r3, #5
 8016c66:	e109      	b.n	8016e7c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8016c68:	697b      	ldr	r3, [r7, #20]
 8016c6a:	891b      	ldrh	r3, [r3, #8]
 8016c6c:	887a      	ldrh	r2, [r7, #2]
 8016c6e:	429a      	cmp	r2, r3
 8016c70:	d301      	bcc.n	8016c76 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8016c72:	2300      	movs	r3, #0
 8016c74:	e102      	b.n	8016e7c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8016c76:	687b      	ldr	r3, [r7, #4]
 8016c78:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016c7a:	887a      	ldrh	r2, [r7, #2]
 8016c7c:	429a      	cmp	r2, r3
 8016c7e:	d906      	bls.n	8016c8e <tcp_split_unsent_seg+0x7e>
 8016c80:	4b80      	ldr	r3, [pc, #512]	; (8016e84 <tcp_split_unsent_seg+0x274>)
 8016c82:	f240 325b 	movw	r2, #859	; 0x35b
 8016c86:	4983      	ldr	r1, [pc, #524]	; (8016e94 <tcp_split_unsent_seg+0x284>)
 8016c88:	4880      	ldr	r0, [pc, #512]	; (8016e8c <tcp_split_unsent_seg+0x27c>)
 8016c8a:	f004 fecd 	bl	801ba28 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8016c8e:	697b      	ldr	r3, [r7, #20]
 8016c90:	891b      	ldrh	r3, [r3, #8]
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	d106      	bne.n	8016ca4 <tcp_split_unsent_seg+0x94>
 8016c96:	4b7b      	ldr	r3, [pc, #492]	; (8016e84 <tcp_split_unsent_seg+0x274>)
 8016c98:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8016c9c:	497e      	ldr	r1, [pc, #504]	; (8016e98 <tcp_split_unsent_seg+0x288>)
 8016c9e:	487b      	ldr	r0, [pc, #492]	; (8016e8c <tcp_split_unsent_seg+0x27c>)
 8016ca0:	f004 fec2 	bl	801ba28 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8016ca4:	697b      	ldr	r3, [r7, #20]
 8016ca6:	7a9b      	ldrb	r3, [r3, #10]
 8016ca8:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8016caa:	7bfb      	ldrb	r3, [r7, #15]
 8016cac:	009b      	lsls	r3, r3, #2
 8016cae:	b2db      	uxtb	r3, r3
 8016cb0:	f003 0304 	and.w	r3, r3, #4
 8016cb4:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8016cb6:	697b      	ldr	r3, [r7, #20]
 8016cb8:	891a      	ldrh	r2, [r3, #8]
 8016cba:	887b      	ldrh	r3, [r7, #2]
 8016cbc:	1ad3      	subs	r3, r2, r3
 8016cbe:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8016cc0:	7bbb      	ldrb	r3, [r7, #14]
 8016cc2:	b29a      	uxth	r2, r3
 8016cc4:	89bb      	ldrh	r3, [r7, #12]
 8016cc6:	4413      	add	r3, r2
 8016cc8:	b29b      	uxth	r3, r3
 8016cca:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016cce:	4619      	mov	r1, r3
 8016cd0:	2036      	movs	r0, #54	; 0x36
 8016cd2:	f7fa fc53 	bl	801157c <pbuf_alloc>
 8016cd6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8016cd8:	693b      	ldr	r3, [r7, #16]
 8016cda:	2b00      	cmp	r3, #0
 8016cdc:	f000 80b7 	beq.w	8016e4e <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8016ce0:	697b      	ldr	r3, [r7, #20]
 8016ce2:	685b      	ldr	r3, [r3, #4]
 8016ce4:	891a      	ldrh	r2, [r3, #8]
 8016ce6:	697b      	ldr	r3, [r7, #20]
 8016ce8:	891b      	ldrh	r3, [r3, #8]
 8016cea:	1ad3      	subs	r3, r2, r3
 8016cec:	b29a      	uxth	r2, r3
 8016cee:	887b      	ldrh	r3, [r7, #2]
 8016cf0:	4413      	add	r3, r2
 8016cf2:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8016cf4:	697b      	ldr	r3, [r7, #20]
 8016cf6:	6858      	ldr	r0, [r3, #4]
 8016cf8:	693b      	ldr	r3, [r7, #16]
 8016cfa:	685a      	ldr	r2, [r3, #4]
 8016cfc:	7bbb      	ldrb	r3, [r7, #14]
 8016cfe:	18d1      	adds	r1, r2, r3
 8016d00:	897b      	ldrh	r3, [r7, #10]
 8016d02:	89ba      	ldrh	r2, [r7, #12]
 8016d04:	f7fb f924 	bl	8011f50 <pbuf_copy_partial>
 8016d08:	4603      	mov	r3, r0
 8016d0a:	461a      	mov	r2, r3
 8016d0c:	89bb      	ldrh	r3, [r7, #12]
 8016d0e:	4293      	cmp	r3, r2
 8016d10:	f040 809f 	bne.w	8016e52 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8016d14:	697b      	ldr	r3, [r7, #20]
 8016d16:	68db      	ldr	r3, [r3, #12]
 8016d18:	899b      	ldrh	r3, [r3, #12]
 8016d1a:	b29b      	uxth	r3, r3
 8016d1c:	4618      	mov	r0, r3
 8016d1e:	f7f9 fbc9 	bl	80104b4 <lwip_htons>
 8016d22:	4603      	mov	r3, r0
 8016d24:	b2db      	uxtb	r3, r3
 8016d26:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016d2a:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8016d2c:	2300      	movs	r3, #0
 8016d2e:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8016d30:	7efb      	ldrb	r3, [r7, #27]
 8016d32:	f003 0308 	and.w	r3, r3, #8
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	d007      	beq.n	8016d4a <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8016d3a:	7efb      	ldrb	r3, [r7, #27]
 8016d3c:	f023 0308 	bic.w	r3, r3, #8
 8016d40:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8016d42:	7ebb      	ldrb	r3, [r7, #26]
 8016d44:	f043 0308 	orr.w	r3, r3, #8
 8016d48:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8016d4a:	7efb      	ldrb	r3, [r7, #27]
 8016d4c:	f003 0301 	and.w	r3, r3, #1
 8016d50:	2b00      	cmp	r3, #0
 8016d52:	d007      	beq.n	8016d64 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8016d54:	7efb      	ldrb	r3, [r7, #27]
 8016d56:	f023 0301 	bic.w	r3, r3, #1
 8016d5a:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8016d5c:	7ebb      	ldrb	r3, [r7, #26]
 8016d5e:	f043 0301 	orr.w	r3, r3, #1
 8016d62:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8016d64:	697b      	ldr	r3, [r7, #20]
 8016d66:	68db      	ldr	r3, [r3, #12]
 8016d68:	685b      	ldr	r3, [r3, #4]
 8016d6a:	4618      	mov	r0, r3
 8016d6c:	f7f9 fbb7 	bl	80104de <lwip_htonl>
 8016d70:	4602      	mov	r2, r0
 8016d72:	887b      	ldrh	r3, [r7, #2]
 8016d74:	18d1      	adds	r1, r2, r3
 8016d76:	7eba      	ldrb	r2, [r7, #26]
 8016d78:	7bfb      	ldrb	r3, [r7, #15]
 8016d7a:	9300      	str	r3, [sp, #0]
 8016d7c:	460b      	mov	r3, r1
 8016d7e:	6939      	ldr	r1, [r7, #16]
 8016d80:	6878      	ldr	r0, [r7, #4]
 8016d82:	f7ff fa4f 	bl	8016224 <tcp_create_segment>
 8016d86:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8016d88:	69fb      	ldr	r3, [r7, #28]
 8016d8a:	2b00      	cmp	r3, #0
 8016d8c:	d063      	beq.n	8016e56 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8016d8e:	697b      	ldr	r3, [r7, #20]
 8016d90:	685b      	ldr	r3, [r3, #4]
 8016d92:	4618      	mov	r0, r3
 8016d94:	f7fa ff64 	bl	8011c60 <pbuf_clen>
 8016d98:	4603      	mov	r3, r0
 8016d9a:	461a      	mov	r2, r3
 8016d9c:	687b      	ldr	r3, [r7, #4]
 8016d9e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016da2:	1a9b      	subs	r3, r3, r2
 8016da4:	b29a      	uxth	r2, r3
 8016da6:	687b      	ldr	r3, [r7, #4]
 8016da8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8016dac:	697b      	ldr	r3, [r7, #20]
 8016dae:	6858      	ldr	r0, [r3, #4]
 8016db0:	697b      	ldr	r3, [r7, #20]
 8016db2:	685b      	ldr	r3, [r3, #4]
 8016db4:	891a      	ldrh	r2, [r3, #8]
 8016db6:	89bb      	ldrh	r3, [r7, #12]
 8016db8:	1ad3      	subs	r3, r2, r3
 8016dba:	b29b      	uxth	r3, r3
 8016dbc:	4619      	mov	r1, r3
 8016dbe:	f7fa fd3b 	bl	8011838 <pbuf_realloc>
  useg->len -= remainder;
 8016dc2:	697b      	ldr	r3, [r7, #20]
 8016dc4:	891a      	ldrh	r2, [r3, #8]
 8016dc6:	89bb      	ldrh	r3, [r7, #12]
 8016dc8:	1ad3      	subs	r3, r2, r3
 8016dca:	b29a      	uxth	r2, r3
 8016dcc:	697b      	ldr	r3, [r7, #20]
 8016dce:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8016dd0:	697b      	ldr	r3, [r7, #20]
 8016dd2:	68db      	ldr	r3, [r3, #12]
 8016dd4:	899b      	ldrh	r3, [r3, #12]
 8016dd6:	b29c      	uxth	r4, r3
 8016dd8:	7efb      	ldrb	r3, [r7, #27]
 8016dda:	b29b      	uxth	r3, r3
 8016ddc:	4618      	mov	r0, r3
 8016dde:	f7f9 fb69 	bl	80104b4 <lwip_htons>
 8016de2:	4603      	mov	r3, r0
 8016de4:	461a      	mov	r2, r3
 8016de6:	697b      	ldr	r3, [r7, #20]
 8016de8:	68db      	ldr	r3, [r3, #12]
 8016dea:	4322      	orrs	r2, r4
 8016dec:	b292      	uxth	r2, r2
 8016dee:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8016df0:	697b      	ldr	r3, [r7, #20]
 8016df2:	685b      	ldr	r3, [r3, #4]
 8016df4:	4618      	mov	r0, r3
 8016df6:	f7fa ff33 	bl	8011c60 <pbuf_clen>
 8016dfa:	4603      	mov	r3, r0
 8016dfc:	461a      	mov	r2, r3
 8016dfe:	687b      	ldr	r3, [r7, #4]
 8016e00:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016e04:	4413      	add	r3, r2
 8016e06:	b29a      	uxth	r2, r3
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8016e0e:	69fb      	ldr	r3, [r7, #28]
 8016e10:	685b      	ldr	r3, [r3, #4]
 8016e12:	4618      	mov	r0, r3
 8016e14:	f7fa ff24 	bl	8011c60 <pbuf_clen>
 8016e18:	4603      	mov	r3, r0
 8016e1a:	461a      	mov	r2, r3
 8016e1c:	687b      	ldr	r3, [r7, #4]
 8016e1e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016e22:	4413      	add	r3, r2
 8016e24:	b29a      	uxth	r2, r3
 8016e26:	687b      	ldr	r3, [r7, #4]
 8016e28:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8016e2c:	697b      	ldr	r3, [r7, #20]
 8016e2e:	681a      	ldr	r2, [r3, #0]
 8016e30:	69fb      	ldr	r3, [r7, #28]
 8016e32:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8016e34:	697b      	ldr	r3, [r7, #20]
 8016e36:	69fa      	ldr	r2, [r7, #28]
 8016e38:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8016e3a:	69fb      	ldr	r3, [r7, #28]
 8016e3c:	681b      	ldr	r3, [r3, #0]
 8016e3e:	2b00      	cmp	r3, #0
 8016e40:	d103      	bne.n	8016e4a <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8016e42:	687b      	ldr	r3, [r7, #4]
 8016e44:	2200      	movs	r2, #0
 8016e46:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8016e4a:	2300      	movs	r3, #0
 8016e4c:	e016      	b.n	8016e7c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8016e4e:	bf00      	nop
 8016e50:	e002      	b.n	8016e58 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8016e52:	bf00      	nop
 8016e54:	e000      	b.n	8016e58 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8016e56:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8016e58:	69fb      	ldr	r3, [r7, #28]
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	d006      	beq.n	8016e6c <tcp_split_unsent_seg+0x25c>
 8016e5e:	4b09      	ldr	r3, [pc, #36]	; (8016e84 <tcp_split_unsent_seg+0x274>)
 8016e60:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8016e64:	490d      	ldr	r1, [pc, #52]	; (8016e9c <tcp_split_unsent_seg+0x28c>)
 8016e66:	4809      	ldr	r0, [pc, #36]	; (8016e8c <tcp_split_unsent_seg+0x27c>)
 8016e68:	f004 fdde 	bl	801ba28 <iprintf>
  if (p != NULL) {
 8016e6c:	693b      	ldr	r3, [r7, #16]
 8016e6e:	2b00      	cmp	r3, #0
 8016e70:	d002      	beq.n	8016e78 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8016e72:	6938      	ldr	r0, [r7, #16]
 8016e74:	f7fa fe66 	bl	8011b44 <pbuf_free>
  }

  return ERR_MEM;
 8016e78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8016e7c:	4618      	mov	r0, r3
 8016e7e:	3724      	adds	r7, #36	; 0x24
 8016e80:	46bd      	mov	sp, r7
 8016e82:	bd90      	pop	{r4, r7, pc}
 8016e84:	0801ee38 	.word	0x0801ee38
 8016e88:	0801f1cc 	.word	0x0801f1cc
 8016e8c:	0801ee8c 	.word	0x0801ee8c
 8016e90:	0801f1f0 	.word	0x0801f1f0
 8016e94:	0801f214 	.word	0x0801f214
 8016e98:	0801f224 	.word	0x0801f224
 8016e9c:	0801f234 	.word	0x0801f234

08016ea0 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8016ea0:	b590      	push	{r4, r7, lr}
 8016ea2:	b085      	sub	sp, #20
 8016ea4:	af00      	add	r7, sp, #0
 8016ea6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8016ea8:	687b      	ldr	r3, [r7, #4]
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	d106      	bne.n	8016ebc <tcp_send_fin+0x1c>
 8016eae:	4b21      	ldr	r3, [pc, #132]	; (8016f34 <tcp_send_fin+0x94>)
 8016eb0:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8016eb4:	4920      	ldr	r1, [pc, #128]	; (8016f38 <tcp_send_fin+0x98>)
 8016eb6:	4821      	ldr	r0, [pc, #132]	; (8016f3c <tcp_send_fin+0x9c>)
 8016eb8:	f004 fdb6 	bl	801ba28 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8016ebc:	687b      	ldr	r3, [r7, #4]
 8016ebe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ec0:	2b00      	cmp	r3, #0
 8016ec2:	d02e      	beq.n	8016f22 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016ec4:	687b      	ldr	r3, [r7, #4]
 8016ec6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016ec8:	60fb      	str	r3, [r7, #12]
 8016eca:	e002      	b.n	8016ed2 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8016ecc:	68fb      	ldr	r3, [r7, #12]
 8016ece:	681b      	ldr	r3, [r3, #0]
 8016ed0:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8016ed2:	68fb      	ldr	r3, [r7, #12]
 8016ed4:	681b      	ldr	r3, [r3, #0]
 8016ed6:	2b00      	cmp	r3, #0
 8016ed8:	d1f8      	bne.n	8016ecc <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8016eda:	68fb      	ldr	r3, [r7, #12]
 8016edc:	68db      	ldr	r3, [r3, #12]
 8016ede:	899b      	ldrh	r3, [r3, #12]
 8016ee0:	b29b      	uxth	r3, r3
 8016ee2:	4618      	mov	r0, r3
 8016ee4:	f7f9 fae6 	bl	80104b4 <lwip_htons>
 8016ee8:	4603      	mov	r3, r0
 8016eea:	b2db      	uxtb	r3, r3
 8016eec:	f003 0307 	and.w	r3, r3, #7
 8016ef0:	2b00      	cmp	r3, #0
 8016ef2:	d116      	bne.n	8016f22 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8016ef4:	68fb      	ldr	r3, [r7, #12]
 8016ef6:	68db      	ldr	r3, [r3, #12]
 8016ef8:	899b      	ldrh	r3, [r3, #12]
 8016efa:	b29c      	uxth	r4, r3
 8016efc:	2001      	movs	r0, #1
 8016efe:	f7f9 fad9 	bl	80104b4 <lwip_htons>
 8016f02:	4603      	mov	r3, r0
 8016f04:	461a      	mov	r2, r3
 8016f06:	68fb      	ldr	r3, [r7, #12]
 8016f08:	68db      	ldr	r3, [r3, #12]
 8016f0a:	4322      	orrs	r2, r4
 8016f0c:	b292      	uxth	r2, r2
 8016f0e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8016f10:	687b      	ldr	r3, [r7, #4]
 8016f12:	8b5b      	ldrh	r3, [r3, #26]
 8016f14:	f043 0320 	orr.w	r3, r3, #32
 8016f18:	b29a      	uxth	r2, r3
 8016f1a:	687b      	ldr	r3, [r7, #4]
 8016f1c:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8016f1e:	2300      	movs	r3, #0
 8016f20:	e004      	b.n	8016f2c <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8016f22:	2101      	movs	r1, #1
 8016f24:	6878      	ldr	r0, [r7, #4]
 8016f26:	f000 f80b 	bl	8016f40 <tcp_enqueue_flags>
 8016f2a:	4603      	mov	r3, r0
}
 8016f2c:	4618      	mov	r0, r3
 8016f2e:	3714      	adds	r7, #20
 8016f30:	46bd      	mov	sp, r7
 8016f32:	bd90      	pop	{r4, r7, pc}
 8016f34:	0801ee38 	.word	0x0801ee38
 8016f38:	0801f240 	.word	0x0801f240
 8016f3c:	0801ee8c 	.word	0x0801ee8c

08016f40 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8016f40:	b580      	push	{r7, lr}
 8016f42:	b08a      	sub	sp, #40	; 0x28
 8016f44:	af02      	add	r7, sp, #8
 8016f46:	6078      	str	r0, [r7, #4]
 8016f48:	460b      	mov	r3, r1
 8016f4a:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8016f4c:	2300      	movs	r3, #0
 8016f4e:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8016f50:	2300      	movs	r3, #0
 8016f52:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8016f54:	78fb      	ldrb	r3, [r7, #3]
 8016f56:	f003 0303 	and.w	r3, r3, #3
 8016f5a:	2b00      	cmp	r3, #0
 8016f5c:	d106      	bne.n	8016f6c <tcp_enqueue_flags+0x2c>
 8016f5e:	4b67      	ldr	r3, [pc, #412]	; (80170fc <tcp_enqueue_flags+0x1bc>)
 8016f60:	f240 4211 	movw	r2, #1041	; 0x411
 8016f64:	4966      	ldr	r1, [pc, #408]	; (8017100 <tcp_enqueue_flags+0x1c0>)
 8016f66:	4867      	ldr	r0, [pc, #412]	; (8017104 <tcp_enqueue_flags+0x1c4>)
 8016f68:	f004 fd5e 	bl	801ba28 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	2b00      	cmp	r3, #0
 8016f70:	d106      	bne.n	8016f80 <tcp_enqueue_flags+0x40>
 8016f72:	4b62      	ldr	r3, [pc, #392]	; (80170fc <tcp_enqueue_flags+0x1bc>)
 8016f74:	f240 4213 	movw	r2, #1043	; 0x413
 8016f78:	4963      	ldr	r1, [pc, #396]	; (8017108 <tcp_enqueue_flags+0x1c8>)
 8016f7a:	4862      	ldr	r0, [pc, #392]	; (8017104 <tcp_enqueue_flags+0x1c4>)
 8016f7c:	f004 fd54 	bl	801ba28 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8016f80:	78fb      	ldrb	r3, [r7, #3]
 8016f82:	f003 0302 	and.w	r3, r3, #2
 8016f86:	2b00      	cmp	r3, #0
 8016f88:	d001      	beq.n	8016f8e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8016f8a:	2301      	movs	r3, #1
 8016f8c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8016f8e:	7ffb      	ldrb	r3, [r7, #31]
 8016f90:	009b      	lsls	r3, r3, #2
 8016f92:	b2db      	uxtb	r3, r3
 8016f94:	f003 0304 	and.w	r3, r3, #4
 8016f98:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8016f9a:	7dfb      	ldrb	r3, [r7, #23]
 8016f9c:	b29b      	uxth	r3, r3
 8016f9e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8016fa2:	4619      	mov	r1, r3
 8016fa4:	2036      	movs	r0, #54	; 0x36
 8016fa6:	f7fa fae9 	bl	801157c <pbuf_alloc>
 8016faa:	6138      	str	r0, [r7, #16]
 8016fac:	693b      	ldr	r3, [r7, #16]
 8016fae:	2b00      	cmp	r3, #0
 8016fb0:	d109      	bne.n	8016fc6 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	8b5b      	ldrh	r3, [r3, #26]
 8016fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016fba:	b29a      	uxth	r2, r3
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8016fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8016fc4:	e095      	b.n	80170f2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8016fc6:	693b      	ldr	r3, [r7, #16]
 8016fc8:	895a      	ldrh	r2, [r3, #10]
 8016fca:	7dfb      	ldrb	r3, [r7, #23]
 8016fcc:	b29b      	uxth	r3, r3
 8016fce:	429a      	cmp	r2, r3
 8016fd0:	d206      	bcs.n	8016fe0 <tcp_enqueue_flags+0xa0>
 8016fd2:	4b4a      	ldr	r3, [pc, #296]	; (80170fc <tcp_enqueue_flags+0x1bc>)
 8016fd4:	f240 4239 	movw	r2, #1081	; 0x439
 8016fd8:	494c      	ldr	r1, [pc, #304]	; (801710c <tcp_enqueue_flags+0x1cc>)
 8016fda:	484a      	ldr	r0, [pc, #296]	; (8017104 <tcp_enqueue_flags+0x1c4>)
 8016fdc:	f004 fd24 	bl	801ba28 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8016fe4:	78fa      	ldrb	r2, [r7, #3]
 8016fe6:	7ffb      	ldrb	r3, [r7, #31]
 8016fe8:	9300      	str	r3, [sp, #0]
 8016fea:	460b      	mov	r3, r1
 8016fec:	6939      	ldr	r1, [r7, #16]
 8016fee:	6878      	ldr	r0, [r7, #4]
 8016ff0:	f7ff f918 	bl	8016224 <tcp_create_segment>
 8016ff4:	60f8      	str	r0, [r7, #12]
 8016ff6:	68fb      	ldr	r3, [r7, #12]
 8016ff8:	2b00      	cmp	r3, #0
 8016ffa:	d109      	bne.n	8017010 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	8b5b      	ldrh	r3, [r3, #26]
 8017000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017004:	b29a      	uxth	r2, r3
 8017006:	687b      	ldr	r3, [r7, #4]
 8017008:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801700a:	f04f 33ff 	mov.w	r3, #4294967295
 801700e:	e070      	b.n	80170f2 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8017010:	68fb      	ldr	r3, [r7, #12]
 8017012:	68db      	ldr	r3, [r3, #12]
 8017014:	f003 0303 	and.w	r3, r3, #3
 8017018:	2b00      	cmp	r3, #0
 801701a:	d006      	beq.n	801702a <tcp_enqueue_flags+0xea>
 801701c:	4b37      	ldr	r3, [pc, #220]	; (80170fc <tcp_enqueue_flags+0x1bc>)
 801701e:	f240 4242 	movw	r2, #1090	; 0x442
 8017022:	493b      	ldr	r1, [pc, #236]	; (8017110 <tcp_enqueue_flags+0x1d0>)
 8017024:	4837      	ldr	r0, [pc, #220]	; (8017104 <tcp_enqueue_flags+0x1c4>)
 8017026:	f004 fcff 	bl	801ba28 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801702a:	68fb      	ldr	r3, [r7, #12]
 801702c:	891b      	ldrh	r3, [r3, #8]
 801702e:	2b00      	cmp	r3, #0
 8017030:	d006      	beq.n	8017040 <tcp_enqueue_flags+0x100>
 8017032:	4b32      	ldr	r3, [pc, #200]	; (80170fc <tcp_enqueue_flags+0x1bc>)
 8017034:	f240 4243 	movw	r2, #1091	; 0x443
 8017038:	4936      	ldr	r1, [pc, #216]	; (8017114 <tcp_enqueue_flags+0x1d4>)
 801703a:	4832      	ldr	r0, [pc, #200]	; (8017104 <tcp_enqueue_flags+0x1c4>)
 801703c:	f004 fcf4 	bl	801ba28 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8017040:	687b      	ldr	r3, [r7, #4]
 8017042:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017044:	2b00      	cmp	r3, #0
 8017046:	d103      	bne.n	8017050 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	68fa      	ldr	r2, [r7, #12]
 801704c:	66da      	str	r2, [r3, #108]	; 0x6c
 801704e:	e00d      	b.n	801706c <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8017050:	687b      	ldr	r3, [r7, #4]
 8017052:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017054:	61bb      	str	r3, [r7, #24]
 8017056:	e002      	b.n	801705e <tcp_enqueue_flags+0x11e>
 8017058:	69bb      	ldr	r3, [r7, #24]
 801705a:	681b      	ldr	r3, [r3, #0]
 801705c:	61bb      	str	r3, [r7, #24]
 801705e:	69bb      	ldr	r3, [r7, #24]
 8017060:	681b      	ldr	r3, [r3, #0]
 8017062:	2b00      	cmp	r3, #0
 8017064:	d1f8      	bne.n	8017058 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8017066:	69bb      	ldr	r3, [r7, #24]
 8017068:	68fa      	ldr	r2, [r7, #12]
 801706a:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801706c:	687b      	ldr	r3, [r7, #4]
 801706e:	2200      	movs	r2, #0
 8017070:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8017074:	78fb      	ldrb	r3, [r7, #3]
 8017076:	f003 0302 	and.w	r3, r3, #2
 801707a:	2b00      	cmp	r3, #0
 801707c:	d104      	bne.n	8017088 <tcp_enqueue_flags+0x148>
 801707e:	78fb      	ldrb	r3, [r7, #3]
 8017080:	f003 0301 	and.w	r3, r3, #1
 8017084:	2b00      	cmp	r3, #0
 8017086:	d004      	beq.n	8017092 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8017088:	687b      	ldr	r3, [r7, #4]
 801708a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801708c:	1c5a      	adds	r2, r3, #1
 801708e:	687b      	ldr	r3, [r7, #4]
 8017090:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8017092:	78fb      	ldrb	r3, [r7, #3]
 8017094:	f003 0301 	and.w	r3, r3, #1
 8017098:	2b00      	cmp	r3, #0
 801709a:	d006      	beq.n	80170aa <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801709c:	687b      	ldr	r3, [r7, #4]
 801709e:	8b5b      	ldrh	r3, [r3, #26]
 80170a0:	f043 0320 	orr.w	r3, r3, #32
 80170a4:	b29a      	uxth	r2, r3
 80170a6:	687b      	ldr	r3, [r7, #4]
 80170a8:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80170aa:	68fb      	ldr	r3, [r7, #12]
 80170ac:	685b      	ldr	r3, [r3, #4]
 80170ae:	4618      	mov	r0, r3
 80170b0:	f7fa fdd6 	bl	8011c60 <pbuf_clen>
 80170b4:	4603      	mov	r3, r0
 80170b6:	461a      	mov	r2, r3
 80170b8:	687b      	ldr	r3, [r7, #4]
 80170ba:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80170be:	4413      	add	r3, r2
 80170c0:	b29a      	uxth	r2, r3
 80170c2:	687b      	ldr	r3, [r7, #4]
 80170c4:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 80170c8:	687b      	ldr	r3, [r7, #4]
 80170ca:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80170ce:	2b00      	cmp	r3, #0
 80170d0:	d00e      	beq.n	80170f0 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 80170d2:	687b      	ldr	r3, [r7, #4]
 80170d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80170d6:	2b00      	cmp	r3, #0
 80170d8:	d10a      	bne.n	80170f0 <tcp_enqueue_flags+0x1b0>
 80170da:	687b      	ldr	r3, [r7, #4]
 80170dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80170de:	2b00      	cmp	r3, #0
 80170e0:	d106      	bne.n	80170f0 <tcp_enqueue_flags+0x1b0>
 80170e2:	4b06      	ldr	r3, [pc, #24]	; (80170fc <tcp_enqueue_flags+0x1bc>)
 80170e4:	f240 4265 	movw	r2, #1125	; 0x465
 80170e8:	490b      	ldr	r1, [pc, #44]	; (8017118 <tcp_enqueue_flags+0x1d8>)
 80170ea:	4806      	ldr	r0, [pc, #24]	; (8017104 <tcp_enqueue_flags+0x1c4>)
 80170ec:	f004 fc9c 	bl	801ba28 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 80170f0:	2300      	movs	r3, #0
}
 80170f2:	4618      	mov	r0, r3
 80170f4:	3720      	adds	r7, #32
 80170f6:	46bd      	mov	sp, r7
 80170f8:	bd80      	pop	{r7, pc}
 80170fa:	bf00      	nop
 80170fc:	0801ee38 	.word	0x0801ee38
 8017100:	0801f25c 	.word	0x0801f25c
 8017104:	0801ee8c 	.word	0x0801ee8c
 8017108:	0801f2b4 	.word	0x0801f2b4
 801710c:	0801f2d4 	.word	0x0801f2d4
 8017110:	0801f310 	.word	0x0801f310
 8017114:	0801f328 	.word	0x0801f328
 8017118:	0801f354 	.word	0x0801f354

0801711c <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801711c:	b5b0      	push	{r4, r5, r7, lr}
 801711e:	b08a      	sub	sp, #40	; 0x28
 8017120:	af00      	add	r7, sp, #0
 8017122:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8017124:	687b      	ldr	r3, [r7, #4]
 8017126:	2b00      	cmp	r3, #0
 8017128:	d106      	bne.n	8017138 <tcp_output+0x1c>
 801712a:	4b9e      	ldr	r3, [pc, #632]	; (80173a4 <tcp_output+0x288>)
 801712c:	f240 42e1 	movw	r2, #1249	; 0x4e1
 8017130:	499d      	ldr	r1, [pc, #628]	; (80173a8 <tcp_output+0x28c>)
 8017132:	489e      	ldr	r0, [pc, #632]	; (80173ac <tcp_output+0x290>)
 8017134:	f004 fc78 	bl	801ba28 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	7d1b      	ldrb	r3, [r3, #20]
 801713c:	2b01      	cmp	r3, #1
 801713e:	d106      	bne.n	801714e <tcp_output+0x32>
 8017140:	4b98      	ldr	r3, [pc, #608]	; (80173a4 <tcp_output+0x288>)
 8017142:	f240 42e3 	movw	r2, #1251	; 0x4e3
 8017146:	499a      	ldr	r1, [pc, #616]	; (80173b0 <tcp_output+0x294>)
 8017148:	4898      	ldr	r0, [pc, #608]	; (80173ac <tcp_output+0x290>)
 801714a:	f004 fc6d 	bl	801ba28 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801714e:	4b99      	ldr	r3, [pc, #612]	; (80173b4 <tcp_output+0x298>)
 8017150:	681b      	ldr	r3, [r3, #0]
 8017152:	687a      	ldr	r2, [r7, #4]
 8017154:	429a      	cmp	r2, r3
 8017156:	d101      	bne.n	801715c <tcp_output+0x40>
    return ERR_OK;
 8017158:	2300      	movs	r3, #0
 801715a:	e1ce      	b.n	80174fa <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801715c:	687b      	ldr	r3, [r7, #4]
 801715e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017168:	4293      	cmp	r3, r2
 801716a:	bf28      	it	cs
 801716c:	4613      	movcs	r3, r2
 801716e:	b29b      	uxth	r3, r3
 8017170:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8017172:	687b      	ldr	r3, [r7, #4]
 8017174:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017176:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 8017178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801717a:	2b00      	cmp	r3, #0
 801717c:	d10b      	bne.n	8017196 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801717e:	687b      	ldr	r3, [r7, #4]
 8017180:	8b5b      	ldrh	r3, [r3, #26]
 8017182:	f003 0302 	and.w	r3, r3, #2
 8017186:	2b00      	cmp	r3, #0
 8017188:	f000 81aa 	beq.w	80174e0 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801718c:	6878      	ldr	r0, [r7, #4]
 801718e:	f000 fdcb 	bl	8017d28 <tcp_send_empty_ack>
 8017192:	4603      	mov	r3, r0
 8017194:	e1b1      	b.n	80174fa <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8017196:	6879      	ldr	r1, [r7, #4]
 8017198:	687b      	ldr	r3, [r7, #4]
 801719a:	3304      	adds	r3, #4
 801719c:	461a      	mov	r2, r3
 801719e:	6878      	ldr	r0, [r7, #4]
 80171a0:	f7ff f824 	bl	80161ec <tcp_route>
 80171a4:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80171a6:	697b      	ldr	r3, [r7, #20]
 80171a8:	2b00      	cmp	r3, #0
 80171aa:	d102      	bne.n	80171b2 <tcp_output+0x96>
    return ERR_RTE;
 80171ac:	f06f 0303 	mvn.w	r3, #3
 80171b0:	e1a3      	b.n	80174fa <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80171b2:	687b      	ldr	r3, [r7, #4]
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	d003      	beq.n	80171c0 <tcp_output+0xa4>
 80171b8:	687b      	ldr	r3, [r7, #4]
 80171ba:	681b      	ldr	r3, [r3, #0]
 80171bc:	2b00      	cmp	r3, #0
 80171be:	d111      	bne.n	80171e4 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 80171c0:	697b      	ldr	r3, [r7, #20]
 80171c2:	2b00      	cmp	r3, #0
 80171c4:	d002      	beq.n	80171cc <tcp_output+0xb0>
 80171c6:	697b      	ldr	r3, [r7, #20]
 80171c8:	3304      	adds	r3, #4
 80171ca:	e000      	b.n	80171ce <tcp_output+0xb2>
 80171cc:	2300      	movs	r3, #0
 80171ce:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 80171d0:	693b      	ldr	r3, [r7, #16]
 80171d2:	2b00      	cmp	r3, #0
 80171d4:	d102      	bne.n	80171dc <tcp_output+0xc0>
      return ERR_RTE;
 80171d6:	f06f 0303 	mvn.w	r3, #3
 80171da:	e18e      	b.n	80174fa <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 80171dc:	693b      	ldr	r3, [r7, #16]
 80171de:	681a      	ldr	r2, [r3, #0]
 80171e0:	687b      	ldr	r3, [r7, #4]
 80171e2:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 80171e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80171e6:	68db      	ldr	r3, [r3, #12]
 80171e8:	685b      	ldr	r3, [r3, #4]
 80171ea:	4618      	mov	r0, r3
 80171ec:	f7f9 f977 	bl	80104de <lwip_htonl>
 80171f0:	4602      	mov	r2, r0
 80171f2:	687b      	ldr	r3, [r7, #4]
 80171f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80171f6:	1ad3      	subs	r3, r2, r3
 80171f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80171fa:	8912      	ldrh	r2, [r2, #8]
 80171fc:	4413      	add	r3, r2
 80171fe:	69ba      	ldr	r2, [r7, #24]
 8017200:	429a      	cmp	r2, r3
 8017202:	d227      	bcs.n	8017254 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801720a:	461a      	mov	r2, r3
 801720c:	69bb      	ldr	r3, [r7, #24]
 801720e:	4293      	cmp	r3, r2
 8017210:	d114      	bne.n	801723c <tcp_output+0x120>
 8017212:	687b      	ldr	r3, [r7, #4]
 8017214:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017216:	2b00      	cmp	r3, #0
 8017218:	d110      	bne.n	801723c <tcp_output+0x120>
 801721a:	687b      	ldr	r3, [r7, #4]
 801721c:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8017220:	2b00      	cmp	r3, #0
 8017222:	d10b      	bne.n	801723c <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8017224:	687b      	ldr	r3, [r7, #4]
 8017226:	2200      	movs	r2, #0
 8017228:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801722c:	687b      	ldr	r3, [r7, #4]
 801722e:	2201      	movs	r2, #1
 8017230:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 8017234:	687b      	ldr	r3, [r7, #4]
 8017236:	2200      	movs	r2, #0
 8017238:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801723c:	687b      	ldr	r3, [r7, #4]
 801723e:	8b5b      	ldrh	r3, [r3, #26]
 8017240:	f003 0302 	and.w	r3, r3, #2
 8017244:	2b00      	cmp	r3, #0
 8017246:	f000 814d 	beq.w	80174e4 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801724a:	6878      	ldr	r0, [r7, #4]
 801724c:	f000 fd6c 	bl	8017d28 <tcp_send_empty_ack>
 8017250:	4603      	mov	r3, r0
 8017252:	e152      	b.n	80174fa <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8017254:	687b      	ldr	r3, [r7, #4]
 8017256:	2200      	movs	r2, #0
 8017258:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801725c:	687b      	ldr	r3, [r7, #4]
 801725e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017260:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8017262:	6a3b      	ldr	r3, [r7, #32]
 8017264:	2b00      	cmp	r3, #0
 8017266:	f000 811c 	beq.w	80174a2 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801726a:	e002      	b.n	8017272 <tcp_output+0x156>
 801726c:	6a3b      	ldr	r3, [r7, #32]
 801726e:	681b      	ldr	r3, [r3, #0]
 8017270:	623b      	str	r3, [r7, #32]
 8017272:	6a3b      	ldr	r3, [r7, #32]
 8017274:	681b      	ldr	r3, [r3, #0]
 8017276:	2b00      	cmp	r3, #0
 8017278:	d1f8      	bne.n	801726c <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801727a:	e112      	b.n	80174a2 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801727c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801727e:	68db      	ldr	r3, [r3, #12]
 8017280:	899b      	ldrh	r3, [r3, #12]
 8017282:	b29b      	uxth	r3, r3
 8017284:	4618      	mov	r0, r3
 8017286:	f7f9 f915 	bl	80104b4 <lwip_htons>
 801728a:	4603      	mov	r3, r0
 801728c:	b2db      	uxtb	r3, r3
 801728e:	f003 0304 	and.w	r3, r3, #4
 8017292:	2b00      	cmp	r3, #0
 8017294:	d006      	beq.n	80172a4 <tcp_output+0x188>
 8017296:	4b43      	ldr	r3, [pc, #268]	; (80173a4 <tcp_output+0x288>)
 8017298:	f240 5236 	movw	r2, #1334	; 0x536
 801729c:	4946      	ldr	r1, [pc, #280]	; (80173b8 <tcp_output+0x29c>)
 801729e:	4843      	ldr	r0, [pc, #268]	; (80173ac <tcp_output+0x290>)
 80172a0:	f004 fbc2 	bl	801ba28 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80172a8:	2b00      	cmp	r3, #0
 80172aa:	d01f      	beq.n	80172ec <tcp_output+0x1d0>
 80172ac:	687b      	ldr	r3, [r7, #4]
 80172ae:	8b5b      	ldrh	r3, [r3, #26]
 80172b0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 80172b4:	2b00      	cmp	r3, #0
 80172b6:	d119      	bne.n	80172ec <tcp_output+0x1d0>
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80172bc:	2b00      	cmp	r3, #0
 80172be:	d00b      	beq.n	80172d8 <tcp_output+0x1bc>
 80172c0:	687b      	ldr	r3, [r7, #4]
 80172c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80172c4:	681b      	ldr	r3, [r3, #0]
 80172c6:	2b00      	cmp	r3, #0
 80172c8:	d110      	bne.n	80172ec <tcp_output+0x1d0>
 80172ca:	687b      	ldr	r3, [r7, #4]
 80172cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80172ce:	891a      	ldrh	r2, [r3, #8]
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80172d4:	429a      	cmp	r2, r3
 80172d6:	d209      	bcs.n	80172ec <tcp_output+0x1d0>
 80172d8:	687b      	ldr	r3, [r7, #4]
 80172da:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80172de:	2b00      	cmp	r3, #0
 80172e0:	d004      	beq.n	80172ec <tcp_output+0x1d0>
 80172e2:	687b      	ldr	r3, [r7, #4]
 80172e4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80172e8:	2b08      	cmp	r3, #8
 80172ea:	d901      	bls.n	80172f0 <tcp_output+0x1d4>
 80172ec:	2301      	movs	r3, #1
 80172ee:	e000      	b.n	80172f2 <tcp_output+0x1d6>
 80172f0:	2300      	movs	r3, #0
 80172f2:	2b00      	cmp	r3, #0
 80172f4:	d106      	bne.n	8017304 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 80172f6:	687b      	ldr	r3, [r7, #4]
 80172f8:	8b5b      	ldrh	r3, [r3, #26]
 80172fa:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80172fe:	2b00      	cmp	r3, #0
 8017300:	f000 80e4 	beq.w	80174cc <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8017304:	687b      	ldr	r3, [r7, #4]
 8017306:	7d1b      	ldrb	r3, [r3, #20]
 8017308:	2b02      	cmp	r3, #2
 801730a:	d00d      	beq.n	8017328 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801730c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801730e:	68db      	ldr	r3, [r3, #12]
 8017310:	899b      	ldrh	r3, [r3, #12]
 8017312:	b29c      	uxth	r4, r3
 8017314:	2010      	movs	r0, #16
 8017316:	f7f9 f8cd 	bl	80104b4 <lwip_htons>
 801731a:	4603      	mov	r3, r0
 801731c:	461a      	mov	r2, r3
 801731e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017320:	68db      	ldr	r3, [r3, #12]
 8017322:	4322      	orrs	r2, r4
 8017324:	b292      	uxth	r2, r2
 8017326:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 8017328:	697a      	ldr	r2, [r7, #20]
 801732a:	6879      	ldr	r1, [r7, #4]
 801732c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801732e:	f000 f909 	bl	8017544 <tcp_output_segment>
 8017332:	4603      	mov	r3, r0
 8017334:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8017336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801733a:	2b00      	cmp	r3, #0
 801733c:	d009      	beq.n	8017352 <tcp_output+0x236>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	8b5b      	ldrh	r3, [r3, #26]
 8017342:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017346:	b29a      	uxth	r2, r3
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	835a      	strh	r2, [r3, #26]
      return err;
 801734c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017350:	e0d3      	b.n	80174fa <tcp_output+0x3de>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8017352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017354:	681a      	ldr	r2, [r3, #0]
 8017356:	687b      	ldr	r3, [r7, #4]
 8017358:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801735a:	687b      	ldr	r3, [r7, #4]
 801735c:	7d1b      	ldrb	r3, [r3, #20]
 801735e:	2b02      	cmp	r3, #2
 8017360:	d006      	beq.n	8017370 <tcp_output+0x254>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	8b5b      	ldrh	r3, [r3, #26]
 8017366:	f023 0303 	bic.w	r3, r3, #3
 801736a:	b29a      	uxth	r2, r3
 801736c:	687b      	ldr	r3, [r7, #4]
 801736e:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8017370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017372:	68db      	ldr	r3, [r3, #12]
 8017374:	685b      	ldr	r3, [r3, #4]
 8017376:	4618      	mov	r0, r3
 8017378:	f7f9 f8b1 	bl	80104de <lwip_htonl>
 801737c:	4604      	mov	r4, r0
 801737e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017380:	891b      	ldrh	r3, [r3, #8]
 8017382:	461d      	mov	r5, r3
 8017384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017386:	68db      	ldr	r3, [r3, #12]
 8017388:	899b      	ldrh	r3, [r3, #12]
 801738a:	b29b      	uxth	r3, r3
 801738c:	4618      	mov	r0, r3
 801738e:	f7f9 f891 	bl	80104b4 <lwip_htons>
 8017392:	4603      	mov	r3, r0
 8017394:	b2db      	uxtb	r3, r3
 8017396:	f003 0303 	and.w	r3, r3, #3
 801739a:	2b00      	cmp	r3, #0
 801739c:	d00e      	beq.n	80173bc <tcp_output+0x2a0>
 801739e:	2301      	movs	r3, #1
 80173a0:	e00d      	b.n	80173be <tcp_output+0x2a2>
 80173a2:	bf00      	nop
 80173a4:	0801ee38 	.word	0x0801ee38
 80173a8:	0801f37c 	.word	0x0801f37c
 80173ac:	0801ee8c 	.word	0x0801ee8c
 80173b0:	0801f394 	.word	0x0801f394
 80173b4:	2000dd2c 	.word	0x2000dd2c
 80173b8:	0801f3bc 	.word	0x0801f3bc
 80173bc:	2300      	movs	r3, #0
 80173be:	442b      	add	r3, r5
 80173c0:	4423      	add	r3, r4
 80173c2:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80173c4:	687b      	ldr	r3, [r7, #4]
 80173c6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80173c8:	68bb      	ldr	r3, [r7, #8]
 80173ca:	1ad3      	subs	r3, r2, r3
 80173cc:	2b00      	cmp	r3, #0
 80173ce:	da02      	bge.n	80173d6 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80173d0:	687b      	ldr	r3, [r7, #4]
 80173d2:	68ba      	ldr	r2, [r7, #8]
 80173d4:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80173d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173d8:	891b      	ldrh	r3, [r3, #8]
 80173da:	461c      	mov	r4, r3
 80173dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173de:	68db      	ldr	r3, [r3, #12]
 80173e0:	899b      	ldrh	r3, [r3, #12]
 80173e2:	b29b      	uxth	r3, r3
 80173e4:	4618      	mov	r0, r3
 80173e6:	f7f9 f865 	bl	80104b4 <lwip_htons>
 80173ea:	4603      	mov	r3, r0
 80173ec:	b2db      	uxtb	r3, r3
 80173ee:	f003 0303 	and.w	r3, r3, #3
 80173f2:	2b00      	cmp	r3, #0
 80173f4:	d001      	beq.n	80173fa <tcp_output+0x2de>
 80173f6:	2301      	movs	r3, #1
 80173f8:	e000      	b.n	80173fc <tcp_output+0x2e0>
 80173fa:	2300      	movs	r3, #0
 80173fc:	4423      	add	r3, r4
 80173fe:	2b00      	cmp	r3, #0
 8017400:	d049      	beq.n	8017496 <tcp_output+0x37a>
      seg->next = NULL;
 8017402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017404:	2200      	movs	r2, #0
 8017406:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8017408:	687b      	ldr	r3, [r7, #4]
 801740a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801740c:	2b00      	cmp	r3, #0
 801740e:	d105      	bne.n	801741c <tcp_output+0x300>
        pcb->unacked = seg;
 8017410:	687b      	ldr	r3, [r7, #4]
 8017412:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017414:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 8017416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017418:	623b      	str	r3, [r7, #32]
 801741a:	e03f      	b.n	801749c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801741c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801741e:	68db      	ldr	r3, [r3, #12]
 8017420:	685b      	ldr	r3, [r3, #4]
 8017422:	4618      	mov	r0, r3
 8017424:	f7f9 f85b 	bl	80104de <lwip_htonl>
 8017428:	4604      	mov	r4, r0
 801742a:	6a3b      	ldr	r3, [r7, #32]
 801742c:	68db      	ldr	r3, [r3, #12]
 801742e:	685b      	ldr	r3, [r3, #4]
 8017430:	4618      	mov	r0, r3
 8017432:	f7f9 f854 	bl	80104de <lwip_htonl>
 8017436:	4603      	mov	r3, r0
 8017438:	1ae3      	subs	r3, r4, r3
 801743a:	2b00      	cmp	r3, #0
 801743c:	da24      	bge.n	8017488 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801743e:	687b      	ldr	r3, [r7, #4]
 8017440:	3370      	adds	r3, #112	; 0x70
 8017442:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8017444:	e002      	b.n	801744c <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 8017446:	69fb      	ldr	r3, [r7, #28]
 8017448:	681b      	ldr	r3, [r3, #0]
 801744a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801744c:	69fb      	ldr	r3, [r7, #28]
 801744e:	681b      	ldr	r3, [r3, #0]
 8017450:	2b00      	cmp	r3, #0
 8017452:	d011      	beq.n	8017478 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8017454:	69fb      	ldr	r3, [r7, #28]
 8017456:	681b      	ldr	r3, [r3, #0]
 8017458:	68db      	ldr	r3, [r3, #12]
 801745a:	685b      	ldr	r3, [r3, #4]
 801745c:	4618      	mov	r0, r3
 801745e:	f7f9 f83e 	bl	80104de <lwip_htonl>
 8017462:	4604      	mov	r4, r0
 8017464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017466:	68db      	ldr	r3, [r3, #12]
 8017468:	685b      	ldr	r3, [r3, #4]
 801746a:	4618      	mov	r0, r3
 801746c:	f7f9 f837 	bl	80104de <lwip_htonl>
 8017470:	4603      	mov	r3, r0
 8017472:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8017474:	2b00      	cmp	r3, #0
 8017476:	dbe6      	blt.n	8017446 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 8017478:	69fb      	ldr	r3, [r7, #28]
 801747a:	681a      	ldr	r2, [r3, #0]
 801747c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801747e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8017480:	69fb      	ldr	r3, [r7, #28]
 8017482:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8017484:	601a      	str	r2, [r3, #0]
 8017486:	e009      	b.n	801749c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8017488:	6a3b      	ldr	r3, [r7, #32]
 801748a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801748c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801748e:	6a3b      	ldr	r3, [r7, #32]
 8017490:	681b      	ldr	r3, [r3, #0]
 8017492:	623b      	str	r3, [r7, #32]
 8017494:	e002      	b.n	801749c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8017496:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8017498:	f7fb ff1d 	bl	80132d6 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801749c:	687b      	ldr	r3, [r7, #4]
 801749e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80174a0:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 80174a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80174a4:	2b00      	cmp	r3, #0
 80174a6:	d012      	beq.n	80174ce <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80174a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80174aa:	68db      	ldr	r3, [r3, #12]
 80174ac:	685b      	ldr	r3, [r3, #4]
 80174ae:	4618      	mov	r0, r3
 80174b0:	f7f9 f815 	bl	80104de <lwip_htonl>
 80174b4:	4602      	mov	r2, r0
 80174b6:	687b      	ldr	r3, [r7, #4]
 80174b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80174ba:	1ad3      	subs	r3, r2, r3
 80174bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80174be:	8912      	ldrh	r2, [r2, #8]
 80174c0:	4413      	add	r3, r2
  while (seg != NULL &&
 80174c2:	69ba      	ldr	r2, [r7, #24]
 80174c4:	429a      	cmp	r2, r3
 80174c6:	f4bf aed9 	bcs.w	801727c <tcp_output+0x160>
 80174ca:	e000      	b.n	80174ce <tcp_output+0x3b2>
      break;
 80174cc:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80174ce:	687b      	ldr	r3, [r7, #4]
 80174d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80174d2:	2b00      	cmp	r3, #0
 80174d4:	d108      	bne.n	80174e8 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	2200      	movs	r2, #0
 80174da:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 80174de:	e004      	b.n	80174ea <tcp_output+0x3ce>
    goto output_done;
 80174e0:	bf00      	nop
 80174e2:	e002      	b.n	80174ea <tcp_output+0x3ce>
    goto output_done;
 80174e4:	bf00      	nop
 80174e6:	e000      	b.n	80174ea <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 80174e8:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	8b5b      	ldrh	r3, [r3, #26]
 80174ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80174f2:	b29a      	uxth	r2, r3
 80174f4:	687b      	ldr	r3, [r7, #4]
 80174f6:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 80174f8:	2300      	movs	r3, #0
}
 80174fa:	4618      	mov	r0, r3
 80174fc:	3728      	adds	r7, #40	; 0x28
 80174fe:	46bd      	mov	sp, r7
 8017500:	bdb0      	pop	{r4, r5, r7, pc}
 8017502:	bf00      	nop

08017504 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8017504:	b580      	push	{r7, lr}
 8017506:	b082      	sub	sp, #8
 8017508:	af00      	add	r7, sp, #0
 801750a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	2b00      	cmp	r3, #0
 8017510:	d106      	bne.n	8017520 <tcp_output_segment_busy+0x1c>
 8017512:	4b09      	ldr	r3, [pc, #36]	; (8017538 <tcp_output_segment_busy+0x34>)
 8017514:	f240 529a 	movw	r2, #1434	; 0x59a
 8017518:	4908      	ldr	r1, [pc, #32]	; (801753c <tcp_output_segment_busy+0x38>)
 801751a:	4809      	ldr	r0, [pc, #36]	; (8017540 <tcp_output_segment_busy+0x3c>)
 801751c:	f004 fa84 	bl	801ba28 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8017520:	687b      	ldr	r3, [r7, #4]
 8017522:	685b      	ldr	r3, [r3, #4]
 8017524:	7b9b      	ldrb	r3, [r3, #14]
 8017526:	2b01      	cmp	r3, #1
 8017528:	d001      	beq.n	801752e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801752a:	2301      	movs	r3, #1
 801752c:	e000      	b.n	8017530 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801752e:	2300      	movs	r3, #0
}
 8017530:	4618      	mov	r0, r3
 8017532:	3708      	adds	r7, #8
 8017534:	46bd      	mov	sp, r7
 8017536:	bd80      	pop	{r7, pc}
 8017538:	0801ee38 	.word	0x0801ee38
 801753c:	0801f3d4 	.word	0x0801f3d4
 8017540:	0801ee8c 	.word	0x0801ee8c

08017544 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8017544:	b5b0      	push	{r4, r5, r7, lr}
 8017546:	b08c      	sub	sp, #48	; 0x30
 8017548:	af04      	add	r7, sp, #16
 801754a:	60f8      	str	r0, [r7, #12]
 801754c:	60b9      	str	r1, [r7, #8]
 801754e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8017550:	68fb      	ldr	r3, [r7, #12]
 8017552:	2b00      	cmp	r3, #0
 8017554:	d106      	bne.n	8017564 <tcp_output_segment+0x20>
 8017556:	4b63      	ldr	r3, [pc, #396]	; (80176e4 <tcp_output_segment+0x1a0>)
 8017558:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801755c:	4962      	ldr	r1, [pc, #392]	; (80176e8 <tcp_output_segment+0x1a4>)
 801755e:	4863      	ldr	r0, [pc, #396]	; (80176ec <tcp_output_segment+0x1a8>)
 8017560:	f004 fa62 	bl	801ba28 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8017564:	68bb      	ldr	r3, [r7, #8]
 8017566:	2b00      	cmp	r3, #0
 8017568:	d106      	bne.n	8017578 <tcp_output_segment+0x34>
 801756a:	4b5e      	ldr	r3, [pc, #376]	; (80176e4 <tcp_output_segment+0x1a0>)
 801756c:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8017570:	495f      	ldr	r1, [pc, #380]	; (80176f0 <tcp_output_segment+0x1ac>)
 8017572:	485e      	ldr	r0, [pc, #376]	; (80176ec <tcp_output_segment+0x1a8>)
 8017574:	f004 fa58 	bl	801ba28 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8017578:	687b      	ldr	r3, [r7, #4]
 801757a:	2b00      	cmp	r3, #0
 801757c:	d106      	bne.n	801758c <tcp_output_segment+0x48>
 801757e:	4b59      	ldr	r3, [pc, #356]	; (80176e4 <tcp_output_segment+0x1a0>)
 8017580:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8017584:	495b      	ldr	r1, [pc, #364]	; (80176f4 <tcp_output_segment+0x1b0>)
 8017586:	4859      	ldr	r0, [pc, #356]	; (80176ec <tcp_output_segment+0x1a8>)
 8017588:	f004 fa4e 	bl	801ba28 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801758c:	68f8      	ldr	r0, [r7, #12]
 801758e:	f7ff ffb9 	bl	8017504 <tcp_output_segment_busy>
 8017592:	4603      	mov	r3, r0
 8017594:	2b00      	cmp	r3, #0
 8017596:	d001      	beq.n	801759c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8017598:	2300      	movs	r3, #0
 801759a:	e09f      	b.n	80176dc <tcp_output_segment+0x198>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801759c:	68bb      	ldr	r3, [r7, #8]
 801759e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80175a0:	68fb      	ldr	r3, [r7, #12]
 80175a2:	68dc      	ldr	r4, [r3, #12]
 80175a4:	4610      	mov	r0, r2
 80175a6:	f7f8 ff9a 	bl	80104de <lwip_htonl>
 80175aa:	4603      	mov	r3, r0
 80175ac:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80175ae:	68bb      	ldr	r3, [r7, #8]
 80175b0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80175b2:	68fb      	ldr	r3, [r7, #12]
 80175b4:	68dc      	ldr	r4, [r3, #12]
 80175b6:	4610      	mov	r0, r2
 80175b8:	f7f8 ff7c 	bl	80104b4 <lwip_htons>
 80175bc:	4603      	mov	r3, r0
 80175be:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80175c0:	68bb      	ldr	r3, [r7, #8]
 80175c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80175c4:	68ba      	ldr	r2, [r7, #8]
 80175c6:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 80175c8:	441a      	add	r2, r3
 80175ca:	68bb      	ldr	r3, [r7, #8]
 80175cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80175ce:	68fb      	ldr	r3, [r7, #12]
 80175d0:	68db      	ldr	r3, [r3, #12]
 80175d2:	3314      	adds	r3, #20
 80175d4:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80175d6:	68fb      	ldr	r3, [r7, #12]
 80175d8:	7a9b      	ldrb	r3, [r3, #10]
 80175da:	f003 0301 	and.w	r3, r3, #1
 80175de:	2b00      	cmp	r3, #0
 80175e0:	d015      	beq.n	801760e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 80175e2:	68bb      	ldr	r3, [r7, #8]
 80175e4:	3304      	adds	r3, #4
 80175e6:	461a      	mov	r2, r3
 80175e8:	6879      	ldr	r1, [r7, #4]
 80175ea:	f44f 7006 	mov.w	r0, #536	; 0x218
 80175ee:	f7fc fa37 	bl	8013a60 <tcp_eff_send_mss_netif>
 80175f2:	4603      	mov	r3, r0
 80175f4:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 80175f6:	8b7b      	ldrh	r3, [r7, #26]
 80175f8:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 80175fc:	4618      	mov	r0, r3
 80175fe:	f7f8 ff6e 	bl	80104de <lwip_htonl>
 8017602:	4602      	mov	r2, r0
 8017604:	69fb      	ldr	r3, [r7, #28]
 8017606:	601a      	str	r2, [r3, #0]
    opts += 1;
 8017608:	69fb      	ldr	r3, [r7, #28]
 801760a:	3304      	adds	r3, #4
 801760c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801760e:	68bb      	ldr	r3, [r7, #8]
 8017610:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8017614:	2b00      	cmp	r3, #0
 8017616:	da02      	bge.n	801761e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 8017618:	68bb      	ldr	r3, [r7, #8]
 801761a:	2200      	movs	r2, #0
 801761c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801761e:	68bb      	ldr	r3, [r7, #8]
 8017620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017622:	2b00      	cmp	r3, #0
 8017624:	d10c      	bne.n	8017640 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 8017626:	4b34      	ldr	r3, [pc, #208]	; (80176f8 <tcp_output_segment+0x1b4>)
 8017628:	681a      	ldr	r2, [r3, #0]
 801762a:	68bb      	ldr	r3, [r7, #8]
 801762c:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801762e:	68fb      	ldr	r3, [r7, #12]
 8017630:	68db      	ldr	r3, [r3, #12]
 8017632:	685b      	ldr	r3, [r3, #4]
 8017634:	4618      	mov	r0, r3
 8017636:	f7f8 ff52 	bl	80104de <lwip_htonl>
 801763a:	4602      	mov	r2, r0
 801763c:	68bb      	ldr	r3, [r7, #8]
 801763e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8017640:	68fb      	ldr	r3, [r7, #12]
 8017642:	68da      	ldr	r2, [r3, #12]
 8017644:	68fb      	ldr	r3, [r7, #12]
 8017646:	685b      	ldr	r3, [r3, #4]
 8017648:	685b      	ldr	r3, [r3, #4]
 801764a:	1ad3      	subs	r3, r2, r3
 801764c:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801764e:	68fb      	ldr	r3, [r7, #12]
 8017650:	685b      	ldr	r3, [r3, #4]
 8017652:	8959      	ldrh	r1, [r3, #10]
 8017654:	68fb      	ldr	r3, [r7, #12]
 8017656:	685b      	ldr	r3, [r3, #4]
 8017658:	8b3a      	ldrh	r2, [r7, #24]
 801765a:	1a8a      	subs	r2, r1, r2
 801765c:	b292      	uxth	r2, r2
 801765e:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8017660:	68fb      	ldr	r3, [r7, #12]
 8017662:	685b      	ldr	r3, [r3, #4]
 8017664:	8919      	ldrh	r1, [r3, #8]
 8017666:	68fb      	ldr	r3, [r7, #12]
 8017668:	685b      	ldr	r3, [r3, #4]
 801766a:	8b3a      	ldrh	r2, [r7, #24]
 801766c:	1a8a      	subs	r2, r1, r2
 801766e:	b292      	uxth	r2, r2
 8017670:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8017672:	68fb      	ldr	r3, [r7, #12]
 8017674:	685b      	ldr	r3, [r3, #4]
 8017676:	68fa      	ldr	r2, [r7, #12]
 8017678:	68d2      	ldr	r2, [r2, #12]
 801767a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801767c:	68fb      	ldr	r3, [r7, #12]
 801767e:	68db      	ldr	r3, [r3, #12]
 8017680:	2200      	movs	r2, #0
 8017682:	741a      	strb	r2, [r3, #16]
 8017684:	2200      	movs	r2, #0
 8017686:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 8017688:	68fb      	ldr	r3, [r7, #12]
 801768a:	68db      	ldr	r3, [r3, #12]
 801768c:	f103 0214 	add.w	r2, r3, #20
 8017690:	68fb      	ldr	r3, [r7, #12]
 8017692:	7a9b      	ldrb	r3, [r3, #10]
 8017694:	009b      	lsls	r3, r3, #2
 8017696:	f003 0304 	and.w	r3, r3, #4
 801769a:	4413      	add	r3, r2
 801769c:	69fa      	ldr	r2, [r7, #28]
 801769e:	429a      	cmp	r2, r3
 80176a0:	d006      	beq.n	80176b0 <tcp_output_segment+0x16c>
 80176a2:	4b10      	ldr	r3, [pc, #64]	; (80176e4 <tcp_output_segment+0x1a0>)
 80176a4:	f240 621c 	movw	r2, #1564	; 0x61c
 80176a8:	4914      	ldr	r1, [pc, #80]	; (80176fc <tcp_output_segment+0x1b8>)
 80176aa:	4810      	ldr	r0, [pc, #64]	; (80176ec <tcp_output_segment+0x1a8>)
 80176ac:	f004 f9bc 	bl	801ba28 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80176b0:	68fb      	ldr	r3, [r7, #12]
 80176b2:	6858      	ldr	r0, [r3, #4]
 80176b4:	68b9      	ldr	r1, [r7, #8]
 80176b6:	68bb      	ldr	r3, [r7, #8]
 80176b8:	1d1c      	adds	r4, r3, #4
 80176ba:	68bb      	ldr	r3, [r7, #8]
 80176bc:	7add      	ldrb	r5, [r3, #11]
 80176be:	68bb      	ldr	r3, [r7, #8]
 80176c0:	7a9b      	ldrb	r3, [r3, #10]
 80176c2:	687a      	ldr	r2, [r7, #4]
 80176c4:	9202      	str	r2, [sp, #8]
 80176c6:	2206      	movs	r2, #6
 80176c8:	9201      	str	r2, [sp, #4]
 80176ca:	9300      	str	r3, [sp, #0]
 80176cc:	462b      	mov	r3, r5
 80176ce:	4622      	mov	r2, r4
 80176d0:	f002 fd96 	bl	801a200 <ip4_output_if>
 80176d4:	4603      	mov	r3, r0
 80176d6:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 80176d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80176dc:	4618      	mov	r0, r3
 80176de:	3720      	adds	r7, #32
 80176e0:	46bd      	mov	sp, r7
 80176e2:	bdb0      	pop	{r4, r5, r7, pc}
 80176e4:	0801ee38 	.word	0x0801ee38
 80176e8:	0801f3fc 	.word	0x0801f3fc
 80176ec:	0801ee8c 	.word	0x0801ee8c
 80176f0:	0801f41c 	.word	0x0801f41c
 80176f4:	0801f43c 	.word	0x0801f43c
 80176f8:	2000dd1c 	.word	0x2000dd1c
 80176fc:	0801f460 	.word	0x0801f460

08017700 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8017700:	b5b0      	push	{r4, r5, r7, lr}
 8017702:	b084      	sub	sp, #16
 8017704:	af00      	add	r7, sp, #0
 8017706:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8017708:	687b      	ldr	r3, [r7, #4]
 801770a:	2b00      	cmp	r3, #0
 801770c:	d106      	bne.n	801771c <tcp_rexmit_rto_prepare+0x1c>
 801770e:	4b31      	ldr	r3, [pc, #196]	; (80177d4 <tcp_rexmit_rto_prepare+0xd4>)
 8017710:	f240 6263 	movw	r2, #1635	; 0x663
 8017714:	4930      	ldr	r1, [pc, #192]	; (80177d8 <tcp_rexmit_rto_prepare+0xd8>)
 8017716:	4831      	ldr	r0, [pc, #196]	; (80177dc <tcp_rexmit_rto_prepare+0xdc>)
 8017718:	f004 f986 	bl	801ba28 <iprintf>

  if (pcb->unacked == NULL) {
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017720:	2b00      	cmp	r3, #0
 8017722:	d102      	bne.n	801772a <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 8017724:	f06f 0305 	mvn.w	r3, #5
 8017728:	e050      	b.n	80177cc <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801772a:	687b      	ldr	r3, [r7, #4]
 801772c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801772e:	60fb      	str	r3, [r7, #12]
 8017730:	e00b      	b.n	801774a <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 8017732:	68f8      	ldr	r0, [r7, #12]
 8017734:	f7ff fee6 	bl	8017504 <tcp_output_segment_busy>
 8017738:	4603      	mov	r3, r0
 801773a:	2b00      	cmp	r3, #0
 801773c:	d002      	beq.n	8017744 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801773e:	f06f 0305 	mvn.w	r3, #5
 8017742:	e043      	b.n	80177cc <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8017744:	68fb      	ldr	r3, [r7, #12]
 8017746:	681b      	ldr	r3, [r3, #0]
 8017748:	60fb      	str	r3, [r7, #12]
 801774a:	68fb      	ldr	r3, [r7, #12]
 801774c:	681b      	ldr	r3, [r3, #0]
 801774e:	2b00      	cmp	r3, #0
 8017750:	d1ef      	bne.n	8017732 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 8017752:	68f8      	ldr	r0, [r7, #12]
 8017754:	f7ff fed6 	bl	8017504 <tcp_output_segment_busy>
 8017758:	4603      	mov	r3, r0
 801775a:	2b00      	cmp	r3, #0
 801775c:	d002      	beq.n	8017764 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801775e:	f06f 0305 	mvn.w	r3, #5
 8017762:	e033      	b.n	80177cc <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 8017764:	687b      	ldr	r3, [r7, #4]
 8017766:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8017768:	68fb      	ldr	r3, [r7, #12]
 801776a:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801776c:	687b      	ldr	r3, [r7, #4]
 801776e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8017770:	687b      	ldr	r3, [r7, #4]
 8017772:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8017774:	687b      	ldr	r3, [r7, #4]
 8017776:	2200      	movs	r2, #0
 8017778:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801777a:	687b      	ldr	r3, [r7, #4]
 801777c:	8b5b      	ldrh	r3, [r3, #26]
 801777e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8017782:	b29a      	uxth	r2, r3
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8017788:	68fb      	ldr	r3, [r7, #12]
 801778a:	68db      	ldr	r3, [r3, #12]
 801778c:	685b      	ldr	r3, [r3, #4]
 801778e:	4618      	mov	r0, r3
 8017790:	f7f8 fea5 	bl	80104de <lwip_htonl>
 8017794:	4604      	mov	r4, r0
 8017796:	68fb      	ldr	r3, [r7, #12]
 8017798:	891b      	ldrh	r3, [r3, #8]
 801779a:	461d      	mov	r5, r3
 801779c:	68fb      	ldr	r3, [r7, #12]
 801779e:	68db      	ldr	r3, [r3, #12]
 80177a0:	899b      	ldrh	r3, [r3, #12]
 80177a2:	b29b      	uxth	r3, r3
 80177a4:	4618      	mov	r0, r3
 80177a6:	f7f8 fe85 	bl	80104b4 <lwip_htons>
 80177aa:	4603      	mov	r3, r0
 80177ac:	b2db      	uxtb	r3, r3
 80177ae:	f003 0303 	and.w	r3, r3, #3
 80177b2:	2b00      	cmp	r3, #0
 80177b4:	d001      	beq.n	80177ba <tcp_rexmit_rto_prepare+0xba>
 80177b6:	2301      	movs	r3, #1
 80177b8:	e000      	b.n	80177bc <tcp_rexmit_rto_prepare+0xbc>
 80177ba:	2300      	movs	r3, #0
 80177bc:	442b      	add	r3, r5
 80177be:	18e2      	adds	r2, r4, r3
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80177c4:	687b      	ldr	r3, [r7, #4]
 80177c6:	2200      	movs	r2, #0
 80177c8:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 80177ca:	2300      	movs	r3, #0
}
 80177cc:	4618      	mov	r0, r3
 80177ce:	3710      	adds	r7, #16
 80177d0:	46bd      	mov	sp, r7
 80177d2:	bdb0      	pop	{r4, r5, r7, pc}
 80177d4:	0801ee38 	.word	0x0801ee38
 80177d8:	0801f474 	.word	0x0801f474
 80177dc:	0801ee8c 	.word	0x0801ee8c

080177e0 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 80177e0:	b580      	push	{r7, lr}
 80177e2:	b082      	sub	sp, #8
 80177e4:	af00      	add	r7, sp, #0
 80177e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 80177e8:	687b      	ldr	r3, [r7, #4]
 80177ea:	2b00      	cmp	r3, #0
 80177ec:	d106      	bne.n	80177fc <tcp_rexmit_rto_commit+0x1c>
 80177ee:	4b0d      	ldr	r3, [pc, #52]	; (8017824 <tcp_rexmit_rto_commit+0x44>)
 80177f0:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80177f4:	490c      	ldr	r1, [pc, #48]	; (8017828 <tcp_rexmit_rto_commit+0x48>)
 80177f6:	480d      	ldr	r0, [pc, #52]	; (801782c <tcp_rexmit_rto_commit+0x4c>)
 80177f8:	f004 f916 	bl	801ba28 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 80177fc:	687b      	ldr	r3, [r7, #4]
 80177fe:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017802:	2bff      	cmp	r3, #255	; 0xff
 8017804:	d007      	beq.n	8017816 <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8017806:	687b      	ldr	r3, [r7, #4]
 8017808:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801780c:	3301      	adds	r3, #1
 801780e:	b2da      	uxtb	r2, r3
 8017810:	687b      	ldr	r3, [r7, #4]
 8017812:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8017816:	6878      	ldr	r0, [r7, #4]
 8017818:	f7ff fc80 	bl	801711c <tcp_output>
}
 801781c:	bf00      	nop
 801781e:	3708      	adds	r7, #8
 8017820:	46bd      	mov	sp, r7
 8017822:	bd80      	pop	{r7, pc}
 8017824:	0801ee38 	.word	0x0801ee38
 8017828:	0801f498 	.word	0x0801f498
 801782c:	0801ee8c 	.word	0x0801ee8c

08017830 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8017830:	b580      	push	{r7, lr}
 8017832:	b082      	sub	sp, #8
 8017834:	af00      	add	r7, sp, #0
 8017836:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8017838:	687b      	ldr	r3, [r7, #4]
 801783a:	2b00      	cmp	r3, #0
 801783c:	d106      	bne.n	801784c <tcp_rexmit_rto+0x1c>
 801783e:	4b0a      	ldr	r3, [pc, #40]	; (8017868 <tcp_rexmit_rto+0x38>)
 8017840:	f240 62ad 	movw	r2, #1709	; 0x6ad
 8017844:	4909      	ldr	r1, [pc, #36]	; (801786c <tcp_rexmit_rto+0x3c>)
 8017846:	480a      	ldr	r0, [pc, #40]	; (8017870 <tcp_rexmit_rto+0x40>)
 8017848:	f004 f8ee 	bl	801ba28 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801784c:	6878      	ldr	r0, [r7, #4]
 801784e:	f7ff ff57 	bl	8017700 <tcp_rexmit_rto_prepare>
 8017852:	4603      	mov	r3, r0
 8017854:	2b00      	cmp	r3, #0
 8017856:	d102      	bne.n	801785e <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8017858:	6878      	ldr	r0, [r7, #4]
 801785a:	f7ff ffc1 	bl	80177e0 <tcp_rexmit_rto_commit>
  }
}
 801785e:	bf00      	nop
 8017860:	3708      	adds	r7, #8
 8017862:	46bd      	mov	sp, r7
 8017864:	bd80      	pop	{r7, pc}
 8017866:	bf00      	nop
 8017868:	0801ee38 	.word	0x0801ee38
 801786c:	0801f4bc 	.word	0x0801f4bc
 8017870:	0801ee8c 	.word	0x0801ee8c

08017874 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8017874:	b590      	push	{r4, r7, lr}
 8017876:	b085      	sub	sp, #20
 8017878:	af00      	add	r7, sp, #0
 801787a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801787c:	687b      	ldr	r3, [r7, #4]
 801787e:	2b00      	cmp	r3, #0
 8017880:	d106      	bne.n	8017890 <tcp_rexmit+0x1c>
 8017882:	4b2f      	ldr	r3, [pc, #188]	; (8017940 <tcp_rexmit+0xcc>)
 8017884:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8017888:	492e      	ldr	r1, [pc, #184]	; (8017944 <tcp_rexmit+0xd0>)
 801788a:	482f      	ldr	r0, [pc, #188]	; (8017948 <tcp_rexmit+0xd4>)
 801788c:	f004 f8cc 	bl	801ba28 <iprintf>

  if (pcb->unacked == NULL) {
 8017890:	687b      	ldr	r3, [r7, #4]
 8017892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017894:	2b00      	cmp	r3, #0
 8017896:	d102      	bne.n	801789e <tcp_rexmit+0x2a>
    return ERR_VAL;
 8017898:	f06f 0305 	mvn.w	r3, #5
 801789c:	e04c      	b.n	8017938 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801789e:	687b      	ldr	r3, [r7, #4]
 80178a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80178a2:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80178a4:	68b8      	ldr	r0, [r7, #8]
 80178a6:	f7ff fe2d 	bl	8017504 <tcp_output_segment_busy>
 80178aa:	4603      	mov	r3, r0
 80178ac:	2b00      	cmp	r3, #0
 80178ae:	d002      	beq.n	80178b6 <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80178b0:	f06f 0305 	mvn.w	r3, #5
 80178b4:	e040      	b.n	8017938 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80178b6:	68bb      	ldr	r3, [r7, #8]
 80178b8:	681a      	ldr	r2, [r3, #0]
 80178ba:	687b      	ldr	r3, [r7, #4]
 80178bc:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 80178be:	687b      	ldr	r3, [r7, #4]
 80178c0:	336c      	adds	r3, #108	; 0x6c
 80178c2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80178c4:	e002      	b.n	80178cc <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80178c6:	68fb      	ldr	r3, [r7, #12]
 80178c8:	681b      	ldr	r3, [r3, #0]
 80178ca:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80178cc:	68fb      	ldr	r3, [r7, #12]
 80178ce:	681b      	ldr	r3, [r3, #0]
 80178d0:	2b00      	cmp	r3, #0
 80178d2:	d011      	beq.n	80178f8 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80178d4:	68fb      	ldr	r3, [r7, #12]
 80178d6:	681b      	ldr	r3, [r3, #0]
 80178d8:	68db      	ldr	r3, [r3, #12]
 80178da:	685b      	ldr	r3, [r3, #4]
 80178dc:	4618      	mov	r0, r3
 80178de:	f7f8 fdfe 	bl	80104de <lwip_htonl>
 80178e2:	4604      	mov	r4, r0
 80178e4:	68bb      	ldr	r3, [r7, #8]
 80178e6:	68db      	ldr	r3, [r3, #12]
 80178e8:	685b      	ldr	r3, [r3, #4]
 80178ea:	4618      	mov	r0, r3
 80178ec:	f7f8 fdf7 	bl	80104de <lwip_htonl>
 80178f0:	4603      	mov	r3, r0
 80178f2:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 80178f4:	2b00      	cmp	r3, #0
 80178f6:	dbe6      	blt.n	80178c6 <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 80178f8:	68fb      	ldr	r3, [r7, #12]
 80178fa:	681a      	ldr	r2, [r3, #0]
 80178fc:	68bb      	ldr	r3, [r7, #8]
 80178fe:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8017900:	68fb      	ldr	r3, [r7, #12]
 8017902:	68ba      	ldr	r2, [r7, #8]
 8017904:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8017906:	68bb      	ldr	r3, [r7, #8]
 8017908:	681b      	ldr	r3, [r3, #0]
 801790a:	2b00      	cmp	r3, #0
 801790c:	d103      	bne.n	8017916 <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	2200      	movs	r2, #0
 8017912:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8017916:	687b      	ldr	r3, [r7, #4]
 8017918:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801791c:	2bff      	cmp	r3, #255	; 0xff
 801791e:	d007      	beq.n	8017930 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8017920:	687b      	ldr	r3, [r7, #4]
 8017922:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017926:	3301      	adds	r3, #1
 8017928:	b2da      	uxtb	r2, r3
 801792a:	687b      	ldr	r3, [r7, #4]
 801792c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8017930:	687b      	ldr	r3, [r7, #4]
 8017932:	2200      	movs	r2, #0
 8017934:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8017936:	2300      	movs	r3, #0
}
 8017938:	4618      	mov	r0, r3
 801793a:	3714      	adds	r7, #20
 801793c:	46bd      	mov	sp, r7
 801793e:	bd90      	pop	{r4, r7, pc}
 8017940:	0801ee38 	.word	0x0801ee38
 8017944:	0801f4d8 	.word	0x0801f4d8
 8017948:	0801ee8c 	.word	0x0801ee8c

0801794c <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801794c:	b580      	push	{r7, lr}
 801794e:	b082      	sub	sp, #8
 8017950:	af00      	add	r7, sp, #0
 8017952:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8017954:	687b      	ldr	r3, [r7, #4]
 8017956:	2b00      	cmp	r3, #0
 8017958:	d106      	bne.n	8017968 <tcp_rexmit_fast+0x1c>
 801795a:	4b2a      	ldr	r3, [pc, #168]	; (8017a04 <tcp_rexmit_fast+0xb8>)
 801795c:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8017960:	4929      	ldr	r1, [pc, #164]	; (8017a08 <tcp_rexmit_fast+0xbc>)
 8017962:	482a      	ldr	r0, [pc, #168]	; (8017a0c <tcp_rexmit_fast+0xc0>)
 8017964:	f004 f860 	bl	801ba28 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801796c:	2b00      	cmp	r3, #0
 801796e:	d044      	beq.n	80179fa <tcp_rexmit_fast+0xae>
 8017970:	687b      	ldr	r3, [r7, #4]
 8017972:	8b5b      	ldrh	r3, [r3, #26]
 8017974:	f003 0304 	and.w	r3, r3, #4
 8017978:	2b00      	cmp	r3, #0
 801797a:	d13e      	bne.n	80179fa <tcp_rexmit_fast+0xae>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801797c:	6878      	ldr	r0, [r7, #4]
 801797e:	f7ff ff79 	bl	8017874 <tcp_rexmit>
 8017982:	4603      	mov	r3, r0
 8017984:	2b00      	cmp	r3, #0
 8017986:	d138      	bne.n	80179fa <tcp_rexmit_fast+0xae>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8017988:	687b      	ldr	r3, [r7, #4]
 801798a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801798e:	687b      	ldr	r3, [r7, #4]
 8017990:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017994:	4293      	cmp	r3, r2
 8017996:	bf28      	it	cs
 8017998:	4613      	movcs	r3, r2
 801799a:	b29b      	uxth	r3, r3
 801799c:	0fda      	lsrs	r2, r3, #31
 801799e:	4413      	add	r3, r2
 80179a0:	105b      	asrs	r3, r3, #1
 80179a2:	b29a      	uxth	r2, r3
 80179a4:	687b      	ldr	r3, [r7, #4]
 80179a6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80179aa:	687b      	ldr	r3, [r7, #4]
 80179ac:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80179b0:	461a      	mov	r2, r3
 80179b2:	687b      	ldr	r3, [r7, #4]
 80179b4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80179b6:	005b      	lsls	r3, r3, #1
 80179b8:	429a      	cmp	r2, r3
 80179ba:	d206      	bcs.n	80179ca <tcp_rexmit_fast+0x7e>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80179bc:	687b      	ldr	r3, [r7, #4]
 80179be:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80179c0:	005b      	lsls	r3, r3, #1
 80179c2:	b29a      	uxth	r2, r3
 80179c4:	687b      	ldr	r3, [r7, #4]
 80179c6:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80179d0:	687b      	ldr	r3, [r7, #4]
 80179d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80179d4:	4619      	mov	r1, r3
 80179d6:	0049      	lsls	r1, r1, #1
 80179d8:	440b      	add	r3, r1
 80179da:	b29b      	uxth	r3, r3
 80179dc:	4413      	add	r3, r2
 80179de:	b29a      	uxth	r2, r3
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 80179e6:	687b      	ldr	r3, [r7, #4]
 80179e8:	8b5b      	ldrh	r3, [r3, #26]
 80179ea:	f043 0304 	orr.w	r3, r3, #4
 80179ee:	b29a      	uxth	r2, r3
 80179f0:	687b      	ldr	r3, [r7, #4]
 80179f2:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 80179f4:	687b      	ldr	r3, [r7, #4]
 80179f6:	2200      	movs	r2, #0
 80179f8:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 80179fa:	bf00      	nop
 80179fc:	3708      	adds	r7, #8
 80179fe:	46bd      	mov	sp, r7
 8017a00:	bd80      	pop	{r7, pc}
 8017a02:	bf00      	nop
 8017a04:	0801ee38 	.word	0x0801ee38
 8017a08:	0801f4f0 	.word	0x0801f4f0
 8017a0c:	0801ee8c 	.word	0x0801ee8c

08017a10 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8017a10:	b580      	push	{r7, lr}
 8017a12:	b086      	sub	sp, #24
 8017a14:	af00      	add	r7, sp, #0
 8017a16:	60f8      	str	r0, [r7, #12]
 8017a18:	607b      	str	r3, [r7, #4]
 8017a1a:	460b      	mov	r3, r1
 8017a1c:	817b      	strh	r3, [r7, #10]
 8017a1e:	4613      	mov	r3, r2
 8017a20:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8017a22:	897a      	ldrh	r2, [r7, #10]
 8017a24:	893b      	ldrh	r3, [r7, #8]
 8017a26:	4413      	add	r3, r2
 8017a28:	b29b      	uxth	r3, r3
 8017a2a:	3314      	adds	r3, #20
 8017a2c:	b29b      	uxth	r3, r3
 8017a2e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8017a32:	4619      	mov	r1, r3
 8017a34:	2022      	movs	r0, #34	; 0x22
 8017a36:	f7f9 fda1 	bl	801157c <pbuf_alloc>
 8017a3a:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8017a3c:	697b      	ldr	r3, [r7, #20]
 8017a3e:	2b00      	cmp	r3, #0
 8017a40:	d04d      	beq.n	8017ade <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8017a42:	897b      	ldrh	r3, [r7, #10]
 8017a44:	3313      	adds	r3, #19
 8017a46:	697a      	ldr	r2, [r7, #20]
 8017a48:	8952      	ldrh	r2, [r2, #10]
 8017a4a:	4293      	cmp	r3, r2
 8017a4c:	db06      	blt.n	8017a5c <tcp_output_alloc_header_common+0x4c>
 8017a4e:	4b26      	ldr	r3, [pc, #152]	; (8017ae8 <tcp_output_alloc_header_common+0xd8>)
 8017a50:	f240 7223 	movw	r2, #1827	; 0x723
 8017a54:	4925      	ldr	r1, [pc, #148]	; (8017aec <tcp_output_alloc_header_common+0xdc>)
 8017a56:	4826      	ldr	r0, [pc, #152]	; (8017af0 <tcp_output_alloc_header_common+0xe0>)
 8017a58:	f003 ffe6 	bl	801ba28 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8017a5c:	697b      	ldr	r3, [r7, #20]
 8017a5e:	685b      	ldr	r3, [r3, #4]
 8017a60:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8017a62:	8c3b      	ldrh	r3, [r7, #32]
 8017a64:	4618      	mov	r0, r3
 8017a66:	f7f8 fd25 	bl	80104b4 <lwip_htons>
 8017a6a:	4603      	mov	r3, r0
 8017a6c:	461a      	mov	r2, r3
 8017a6e:	693b      	ldr	r3, [r7, #16]
 8017a70:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8017a72:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8017a74:	4618      	mov	r0, r3
 8017a76:	f7f8 fd1d 	bl	80104b4 <lwip_htons>
 8017a7a:	4603      	mov	r3, r0
 8017a7c:	461a      	mov	r2, r3
 8017a7e:	693b      	ldr	r3, [r7, #16]
 8017a80:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8017a82:	693b      	ldr	r3, [r7, #16]
 8017a84:	687a      	ldr	r2, [r7, #4]
 8017a86:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8017a88:	68f8      	ldr	r0, [r7, #12]
 8017a8a:	f7f8 fd28 	bl	80104de <lwip_htonl>
 8017a8e:	4602      	mov	r2, r0
 8017a90:	693b      	ldr	r3, [r7, #16]
 8017a92:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8017a94:	897b      	ldrh	r3, [r7, #10]
 8017a96:	089b      	lsrs	r3, r3, #2
 8017a98:	b29b      	uxth	r3, r3
 8017a9a:	3305      	adds	r3, #5
 8017a9c:	b29b      	uxth	r3, r3
 8017a9e:	031b      	lsls	r3, r3, #12
 8017aa0:	b29a      	uxth	r2, r3
 8017aa2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8017aa6:	b29b      	uxth	r3, r3
 8017aa8:	4313      	orrs	r3, r2
 8017aaa:	b29b      	uxth	r3, r3
 8017aac:	4618      	mov	r0, r3
 8017aae:	f7f8 fd01 	bl	80104b4 <lwip_htons>
 8017ab2:	4603      	mov	r3, r0
 8017ab4:	461a      	mov	r2, r3
 8017ab6:	693b      	ldr	r3, [r7, #16]
 8017ab8:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8017aba:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8017abc:	4618      	mov	r0, r3
 8017abe:	f7f8 fcf9 	bl	80104b4 <lwip_htons>
 8017ac2:	4603      	mov	r3, r0
 8017ac4:	461a      	mov	r2, r3
 8017ac6:	693b      	ldr	r3, [r7, #16]
 8017ac8:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8017aca:	693b      	ldr	r3, [r7, #16]
 8017acc:	2200      	movs	r2, #0
 8017ace:	741a      	strb	r2, [r3, #16]
 8017ad0:	2200      	movs	r2, #0
 8017ad2:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8017ad4:	693b      	ldr	r3, [r7, #16]
 8017ad6:	2200      	movs	r2, #0
 8017ad8:	749a      	strb	r2, [r3, #18]
 8017ada:	2200      	movs	r2, #0
 8017adc:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8017ade:	697b      	ldr	r3, [r7, #20]
}
 8017ae0:	4618      	mov	r0, r3
 8017ae2:	3718      	adds	r7, #24
 8017ae4:	46bd      	mov	sp, r7
 8017ae6:	bd80      	pop	{r7, pc}
 8017ae8:	0801ee38 	.word	0x0801ee38
 8017aec:	0801f510 	.word	0x0801f510
 8017af0:	0801ee8c 	.word	0x0801ee8c

08017af4 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8017af4:	b5b0      	push	{r4, r5, r7, lr}
 8017af6:	b08a      	sub	sp, #40	; 0x28
 8017af8:	af04      	add	r7, sp, #16
 8017afa:	60f8      	str	r0, [r7, #12]
 8017afc:	607b      	str	r3, [r7, #4]
 8017afe:	460b      	mov	r3, r1
 8017b00:	817b      	strh	r3, [r7, #10]
 8017b02:	4613      	mov	r3, r2
 8017b04:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8017b06:	68fb      	ldr	r3, [r7, #12]
 8017b08:	2b00      	cmp	r3, #0
 8017b0a:	d106      	bne.n	8017b1a <tcp_output_alloc_header+0x26>
 8017b0c:	4b15      	ldr	r3, [pc, #84]	; (8017b64 <tcp_output_alloc_header+0x70>)
 8017b0e:	f240 7242 	movw	r2, #1858	; 0x742
 8017b12:	4915      	ldr	r1, [pc, #84]	; (8017b68 <tcp_output_alloc_header+0x74>)
 8017b14:	4815      	ldr	r0, [pc, #84]	; (8017b6c <tcp_output_alloc_header+0x78>)
 8017b16:	f003 ff87 	bl	801ba28 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8017b1a:	68fb      	ldr	r3, [r7, #12]
 8017b1c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8017b1e:	68fb      	ldr	r3, [r7, #12]
 8017b20:	8adb      	ldrh	r3, [r3, #22]
 8017b22:	68fa      	ldr	r2, [r7, #12]
 8017b24:	8b12      	ldrh	r2, [r2, #24]
 8017b26:	68f9      	ldr	r1, [r7, #12]
 8017b28:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8017b2a:	893d      	ldrh	r5, [r7, #8]
 8017b2c:	897c      	ldrh	r4, [r7, #10]
 8017b2e:	9103      	str	r1, [sp, #12]
 8017b30:	2110      	movs	r1, #16
 8017b32:	9102      	str	r1, [sp, #8]
 8017b34:	9201      	str	r2, [sp, #4]
 8017b36:	9300      	str	r3, [sp, #0]
 8017b38:	687b      	ldr	r3, [r7, #4]
 8017b3a:	462a      	mov	r2, r5
 8017b3c:	4621      	mov	r1, r4
 8017b3e:	f7ff ff67 	bl	8017a10 <tcp_output_alloc_header_common>
 8017b42:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8017b44:	697b      	ldr	r3, [r7, #20]
 8017b46:	2b00      	cmp	r3, #0
 8017b48:	d006      	beq.n	8017b58 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8017b4a:	68fb      	ldr	r3, [r7, #12]
 8017b4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017b4e:	68fa      	ldr	r2, [r7, #12]
 8017b50:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8017b52:	441a      	add	r2, r3
 8017b54:	68fb      	ldr	r3, [r7, #12]
 8017b56:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8017b58:	697b      	ldr	r3, [r7, #20]
}
 8017b5a:	4618      	mov	r0, r3
 8017b5c:	3718      	adds	r7, #24
 8017b5e:	46bd      	mov	sp, r7
 8017b60:	bdb0      	pop	{r4, r5, r7, pc}
 8017b62:	bf00      	nop
 8017b64:	0801ee38 	.word	0x0801ee38
 8017b68:	0801f540 	.word	0x0801f540
 8017b6c:	0801ee8c 	.word	0x0801ee8c

08017b70 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8017b70:	b580      	push	{r7, lr}
 8017b72:	b088      	sub	sp, #32
 8017b74:	af00      	add	r7, sp, #0
 8017b76:	60f8      	str	r0, [r7, #12]
 8017b78:	60b9      	str	r1, [r7, #8]
 8017b7a:	4611      	mov	r1, r2
 8017b7c:	461a      	mov	r2, r3
 8017b7e:	460b      	mov	r3, r1
 8017b80:	71fb      	strb	r3, [r7, #7]
 8017b82:	4613      	mov	r3, r2
 8017b84:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8017b86:	2300      	movs	r3, #0
 8017b88:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8017b8a:	68bb      	ldr	r3, [r7, #8]
 8017b8c:	2b00      	cmp	r3, #0
 8017b8e:	d106      	bne.n	8017b9e <tcp_output_fill_options+0x2e>
 8017b90:	4b13      	ldr	r3, [pc, #76]	; (8017be0 <tcp_output_fill_options+0x70>)
 8017b92:	f240 7256 	movw	r2, #1878	; 0x756
 8017b96:	4913      	ldr	r1, [pc, #76]	; (8017be4 <tcp_output_fill_options+0x74>)
 8017b98:	4813      	ldr	r0, [pc, #76]	; (8017be8 <tcp_output_fill_options+0x78>)
 8017b9a:	f003 ff45 	bl	801ba28 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8017b9e:	68bb      	ldr	r3, [r7, #8]
 8017ba0:	685b      	ldr	r3, [r3, #4]
 8017ba2:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8017ba4:	69bb      	ldr	r3, [r7, #24]
 8017ba6:	3314      	adds	r3, #20
 8017ba8:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8017baa:	69bb      	ldr	r3, [r7, #24]
 8017bac:	f103 0214 	add.w	r2, r3, #20
 8017bb0:	8bfb      	ldrh	r3, [r7, #30]
 8017bb2:	009b      	lsls	r3, r3, #2
 8017bb4:	4619      	mov	r1, r3
 8017bb6:	79fb      	ldrb	r3, [r7, #7]
 8017bb8:	009b      	lsls	r3, r3, #2
 8017bba:	f003 0304 	and.w	r3, r3, #4
 8017bbe:	440b      	add	r3, r1
 8017bc0:	4413      	add	r3, r2
 8017bc2:	697a      	ldr	r2, [r7, #20]
 8017bc4:	429a      	cmp	r2, r3
 8017bc6:	d006      	beq.n	8017bd6 <tcp_output_fill_options+0x66>
 8017bc8:	4b05      	ldr	r3, [pc, #20]	; (8017be0 <tcp_output_fill_options+0x70>)
 8017bca:	f240 7275 	movw	r2, #1909	; 0x775
 8017bce:	4907      	ldr	r1, [pc, #28]	; (8017bec <tcp_output_fill_options+0x7c>)
 8017bd0:	4805      	ldr	r0, [pc, #20]	; (8017be8 <tcp_output_fill_options+0x78>)
 8017bd2:	f003 ff29 	bl	801ba28 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8017bd6:	bf00      	nop
 8017bd8:	3720      	adds	r7, #32
 8017bda:	46bd      	mov	sp, r7
 8017bdc:	bd80      	pop	{r7, pc}
 8017bde:	bf00      	nop
 8017be0:	0801ee38 	.word	0x0801ee38
 8017be4:	0801f568 	.word	0x0801f568
 8017be8:	0801ee8c 	.word	0x0801ee8c
 8017bec:	0801f460 	.word	0x0801f460

08017bf0 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8017bf0:	b580      	push	{r7, lr}
 8017bf2:	b08a      	sub	sp, #40	; 0x28
 8017bf4:	af04      	add	r7, sp, #16
 8017bf6:	60f8      	str	r0, [r7, #12]
 8017bf8:	60b9      	str	r1, [r7, #8]
 8017bfa:	607a      	str	r2, [r7, #4]
 8017bfc:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8017bfe:	68bb      	ldr	r3, [r7, #8]
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	d106      	bne.n	8017c12 <tcp_output_control_segment+0x22>
 8017c04:	4b1c      	ldr	r3, [pc, #112]	; (8017c78 <tcp_output_control_segment+0x88>)
 8017c06:	f240 7287 	movw	r2, #1927	; 0x787
 8017c0a:	491c      	ldr	r1, [pc, #112]	; (8017c7c <tcp_output_control_segment+0x8c>)
 8017c0c:	481c      	ldr	r0, [pc, #112]	; (8017c80 <tcp_output_control_segment+0x90>)
 8017c0e:	f003 ff0b 	bl	801ba28 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8017c12:	683a      	ldr	r2, [r7, #0]
 8017c14:	6879      	ldr	r1, [r7, #4]
 8017c16:	68f8      	ldr	r0, [r7, #12]
 8017c18:	f7fe fae8 	bl	80161ec <tcp_route>
 8017c1c:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8017c1e:	693b      	ldr	r3, [r7, #16]
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	d102      	bne.n	8017c2a <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8017c24:	23fc      	movs	r3, #252	; 0xfc
 8017c26:	75fb      	strb	r3, [r7, #23]
 8017c28:	e01c      	b.n	8017c64 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8017c2a:	68fb      	ldr	r3, [r7, #12]
 8017c2c:	2b00      	cmp	r3, #0
 8017c2e:	d006      	beq.n	8017c3e <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8017c30:	68fb      	ldr	r3, [r7, #12]
 8017c32:	7adb      	ldrb	r3, [r3, #11]
 8017c34:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8017c36:	68fb      	ldr	r3, [r7, #12]
 8017c38:	7a9b      	ldrb	r3, [r3, #10]
 8017c3a:	757b      	strb	r3, [r7, #21]
 8017c3c:	e003      	b.n	8017c46 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8017c3e:	23ff      	movs	r3, #255	; 0xff
 8017c40:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8017c42:	2300      	movs	r3, #0
 8017c44:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8017c46:	7dba      	ldrb	r2, [r7, #22]
 8017c48:	693b      	ldr	r3, [r7, #16]
 8017c4a:	9302      	str	r3, [sp, #8]
 8017c4c:	2306      	movs	r3, #6
 8017c4e:	9301      	str	r3, [sp, #4]
 8017c50:	7d7b      	ldrb	r3, [r7, #21]
 8017c52:	9300      	str	r3, [sp, #0]
 8017c54:	4613      	mov	r3, r2
 8017c56:	683a      	ldr	r2, [r7, #0]
 8017c58:	6879      	ldr	r1, [r7, #4]
 8017c5a:	68b8      	ldr	r0, [r7, #8]
 8017c5c:	f002 fad0 	bl	801a200 <ip4_output_if>
 8017c60:	4603      	mov	r3, r0
 8017c62:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8017c64:	68b8      	ldr	r0, [r7, #8]
 8017c66:	f7f9 ff6d 	bl	8011b44 <pbuf_free>
  return err;
 8017c6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017c6e:	4618      	mov	r0, r3
 8017c70:	3718      	adds	r7, #24
 8017c72:	46bd      	mov	sp, r7
 8017c74:	bd80      	pop	{r7, pc}
 8017c76:	bf00      	nop
 8017c78:	0801ee38 	.word	0x0801ee38
 8017c7c:	0801f590 	.word	0x0801f590
 8017c80:	0801ee8c 	.word	0x0801ee8c

08017c84 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8017c84:	b590      	push	{r4, r7, lr}
 8017c86:	b08b      	sub	sp, #44	; 0x2c
 8017c88:	af04      	add	r7, sp, #16
 8017c8a:	60f8      	str	r0, [r7, #12]
 8017c8c:	60b9      	str	r1, [r7, #8]
 8017c8e:	607a      	str	r2, [r7, #4]
 8017c90:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8017c92:	683b      	ldr	r3, [r7, #0]
 8017c94:	2b00      	cmp	r3, #0
 8017c96:	d106      	bne.n	8017ca6 <tcp_rst+0x22>
 8017c98:	4b1f      	ldr	r3, [pc, #124]	; (8017d18 <tcp_rst+0x94>)
 8017c9a:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8017c9e:	491f      	ldr	r1, [pc, #124]	; (8017d1c <tcp_rst+0x98>)
 8017ca0:	481f      	ldr	r0, [pc, #124]	; (8017d20 <tcp_rst+0x9c>)
 8017ca2:	f003 fec1 	bl	801ba28 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8017ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017ca8:	2b00      	cmp	r3, #0
 8017caa:	d106      	bne.n	8017cba <tcp_rst+0x36>
 8017cac:	4b1a      	ldr	r3, [pc, #104]	; (8017d18 <tcp_rst+0x94>)
 8017cae:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8017cb2:	491c      	ldr	r1, [pc, #112]	; (8017d24 <tcp_rst+0xa0>)
 8017cb4:	481a      	ldr	r0, [pc, #104]	; (8017d20 <tcp_rst+0x9c>)
 8017cb6:	f003 feb7 	bl	801ba28 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017cba:	2300      	movs	r3, #0
 8017cbc:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8017cbe:	f246 0308 	movw	r3, #24584	; 0x6008
 8017cc2:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8017cc4:	7dfb      	ldrb	r3, [r7, #23]
 8017cc6:	b29c      	uxth	r4, r3
 8017cc8:	68b8      	ldr	r0, [r7, #8]
 8017cca:	f7f8 fc08 	bl	80104de <lwip_htonl>
 8017cce:	4602      	mov	r2, r0
 8017cd0:	8abb      	ldrh	r3, [r7, #20]
 8017cd2:	9303      	str	r3, [sp, #12]
 8017cd4:	2314      	movs	r3, #20
 8017cd6:	9302      	str	r3, [sp, #8]
 8017cd8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8017cda:	9301      	str	r3, [sp, #4]
 8017cdc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8017cde:	9300      	str	r3, [sp, #0]
 8017ce0:	4613      	mov	r3, r2
 8017ce2:	2200      	movs	r2, #0
 8017ce4:	4621      	mov	r1, r4
 8017ce6:	6878      	ldr	r0, [r7, #4]
 8017ce8:	f7ff fe92 	bl	8017a10 <tcp_output_alloc_header_common>
 8017cec:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8017cee:	693b      	ldr	r3, [r7, #16]
 8017cf0:	2b00      	cmp	r3, #0
 8017cf2:	d00c      	beq.n	8017d0e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017cf4:	7dfb      	ldrb	r3, [r7, #23]
 8017cf6:	2200      	movs	r2, #0
 8017cf8:	6939      	ldr	r1, [r7, #16]
 8017cfa:	68f8      	ldr	r0, [r7, #12]
 8017cfc:	f7ff ff38 	bl	8017b70 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8017d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017d02:	683a      	ldr	r2, [r7, #0]
 8017d04:	6939      	ldr	r1, [r7, #16]
 8017d06:	68f8      	ldr	r0, [r7, #12]
 8017d08:	f7ff ff72 	bl	8017bf0 <tcp_output_control_segment>
 8017d0c:	e000      	b.n	8017d10 <tcp_rst+0x8c>
    return;
 8017d0e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8017d10:	371c      	adds	r7, #28
 8017d12:	46bd      	mov	sp, r7
 8017d14:	bd90      	pop	{r4, r7, pc}
 8017d16:	bf00      	nop
 8017d18:	0801ee38 	.word	0x0801ee38
 8017d1c:	0801f5bc 	.word	0x0801f5bc
 8017d20:	0801ee8c 	.word	0x0801ee8c
 8017d24:	0801f5d8 	.word	0x0801f5d8

08017d28 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8017d28:	b590      	push	{r4, r7, lr}
 8017d2a:	b087      	sub	sp, #28
 8017d2c:	af00      	add	r7, sp, #0
 8017d2e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8017d30:	2300      	movs	r3, #0
 8017d32:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8017d34:	2300      	movs	r3, #0
 8017d36:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	d106      	bne.n	8017d4c <tcp_send_empty_ack+0x24>
 8017d3e:	4b28      	ldr	r3, [pc, #160]	; (8017de0 <tcp_send_empty_ack+0xb8>)
 8017d40:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8017d44:	4927      	ldr	r1, [pc, #156]	; (8017de4 <tcp_send_empty_ack+0xbc>)
 8017d46:	4828      	ldr	r0, [pc, #160]	; (8017de8 <tcp_send_empty_ack+0xc0>)
 8017d48:	f003 fe6e 	bl	801ba28 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8017d4c:	7dfb      	ldrb	r3, [r7, #23]
 8017d4e:	009b      	lsls	r3, r3, #2
 8017d50:	b2db      	uxtb	r3, r3
 8017d52:	f003 0304 	and.w	r3, r3, #4
 8017d56:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8017d58:	7d7b      	ldrb	r3, [r7, #21]
 8017d5a:	b29c      	uxth	r4, r3
 8017d5c:	687b      	ldr	r3, [r7, #4]
 8017d5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017d60:	4618      	mov	r0, r3
 8017d62:	f7f8 fbbc 	bl	80104de <lwip_htonl>
 8017d66:	4603      	mov	r3, r0
 8017d68:	2200      	movs	r2, #0
 8017d6a:	4621      	mov	r1, r4
 8017d6c:	6878      	ldr	r0, [r7, #4]
 8017d6e:	f7ff fec1 	bl	8017af4 <tcp_output_alloc_header>
 8017d72:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017d74:	693b      	ldr	r3, [r7, #16]
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d109      	bne.n	8017d8e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017d7a:	687b      	ldr	r3, [r7, #4]
 8017d7c:	8b5b      	ldrh	r3, [r3, #26]
 8017d7e:	f043 0303 	orr.w	r3, r3, #3
 8017d82:	b29a      	uxth	r2, r3
 8017d84:	687b      	ldr	r3, [r7, #4]
 8017d86:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8017d88:	f06f 0301 	mvn.w	r3, #1
 8017d8c:	e023      	b.n	8017dd6 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8017d8e:	7dbb      	ldrb	r3, [r7, #22]
 8017d90:	7dfa      	ldrb	r2, [r7, #23]
 8017d92:	6939      	ldr	r1, [r7, #16]
 8017d94:	6878      	ldr	r0, [r7, #4]
 8017d96:	f7ff feeb 	bl	8017b70 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017d9a:	687a      	ldr	r2, [r7, #4]
 8017d9c:	687b      	ldr	r3, [r7, #4]
 8017d9e:	3304      	adds	r3, #4
 8017da0:	6939      	ldr	r1, [r7, #16]
 8017da2:	6878      	ldr	r0, [r7, #4]
 8017da4:	f7ff ff24 	bl	8017bf0 <tcp_output_control_segment>
 8017da8:	4603      	mov	r3, r0
 8017daa:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8017dac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d007      	beq.n	8017dc4 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017db4:	687b      	ldr	r3, [r7, #4]
 8017db6:	8b5b      	ldrh	r3, [r3, #26]
 8017db8:	f043 0303 	orr.w	r3, r3, #3
 8017dbc:	b29a      	uxth	r2, r3
 8017dbe:	687b      	ldr	r3, [r7, #4]
 8017dc0:	835a      	strh	r2, [r3, #26]
 8017dc2:	e006      	b.n	8017dd2 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017dc4:	687b      	ldr	r3, [r7, #4]
 8017dc6:	8b5b      	ldrh	r3, [r3, #26]
 8017dc8:	f023 0303 	bic.w	r3, r3, #3
 8017dcc:	b29a      	uxth	r2, r3
 8017dce:	687b      	ldr	r3, [r7, #4]
 8017dd0:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8017dd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017dd6:	4618      	mov	r0, r3
 8017dd8:	371c      	adds	r7, #28
 8017dda:	46bd      	mov	sp, r7
 8017ddc:	bd90      	pop	{r4, r7, pc}
 8017dde:	bf00      	nop
 8017de0:	0801ee38 	.word	0x0801ee38
 8017de4:	0801f5f4 	.word	0x0801f5f4
 8017de8:	0801ee8c 	.word	0x0801ee8c

08017dec <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8017dec:	b590      	push	{r4, r7, lr}
 8017dee:	b087      	sub	sp, #28
 8017df0:	af00      	add	r7, sp, #0
 8017df2:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017df4:	2300      	movs	r3, #0
 8017df6:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8017df8:	687b      	ldr	r3, [r7, #4]
 8017dfa:	2b00      	cmp	r3, #0
 8017dfc:	d106      	bne.n	8017e0c <tcp_keepalive+0x20>
 8017dfe:	4b18      	ldr	r3, [pc, #96]	; (8017e60 <tcp_keepalive+0x74>)
 8017e00:	f640 0224 	movw	r2, #2084	; 0x824
 8017e04:	4917      	ldr	r1, [pc, #92]	; (8017e64 <tcp_keepalive+0x78>)
 8017e06:	4818      	ldr	r0, [pc, #96]	; (8017e68 <tcp_keepalive+0x7c>)
 8017e08:	f003 fe0e 	bl	801ba28 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8017e0c:	7dfb      	ldrb	r3, [r7, #23]
 8017e0e:	b29c      	uxth	r4, r3
 8017e10:	687b      	ldr	r3, [r7, #4]
 8017e12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017e14:	3b01      	subs	r3, #1
 8017e16:	4618      	mov	r0, r3
 8017e18:	f7f8 fb61 	bl	80104de <lwip_htonl>
 8017e1c:	4603      	mov	r3, r0
 8017e1e:	2200      	movs	r2, #0
 8017e20:	4621      	mov	r1, r4
 8017e22:	6878      	ldr	r0, [r7, #4]
 8017e24:	f7ff fe66 	bl	8017af4 <tcp_output_alloc_header>
 8017e28:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8017e2a:	693b      	ldr	r3, [r7, #16]
 8017e2c:	2b00      	cmp	r3, #0
 8017e2e:	d102      	bne.n	8017e36 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8017e30:	f04f 33ff 	mov.w	r3, #4294967295
 8017e34:	e010      	b.n	8017e58 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017e36:	7dfb      	ldrb	r3, [r7, #23]
 8017e38:	2200      	movs	r2, #0
 8017e3a:	6939      	ldr	r1, [r7, #16]
 8017e3c:	6878      	ldr	r0, [r7, #4]
 8017e3e:	f7ff fe97 	bl	8017b70 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017e42:	687a      	ldr	r2, [r7, #4]
 8017e44:	687b      	ldr	r3, [r7, #4]
 8017e46:	3304      	adds	r3, #4
 8017e48:	6939      	ldr	r1, [r7, #16]
 8017e4a:	6878      	ldr	r0, [r7, #4]
 8017e4c:	f7ff fed0 	bl	8017bf0 <tcp_output_control_segment>
 8017e50:	4603      	mov	r3, r0
 8017e52:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8017e54:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017e58:	4618      	mov	r0, r3
 8017e5a:	371c      	adds	r7, #28
 8017e5c:	46bd      	mov	sp, r7
 8017e5e:	bd90      	pop	{r4, r7, pc}
 8017e60:	0801ee38 	.word	0x0801ee38
 8017e64:	0801f614 	.word	0x0801f614
 8017e68:	0801ee8c 	.word	0x0801ee8c

08017e6c <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8017e6c:	b590      	push	{r4, r7, lr}
 8017e6e:	b08b      	sub	sp, #44	; 0x2c
 8017e70:	af00      	add	r7, sp, #0
 8017e72:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8017e74:	2300      	movs	r3, #0
 8017e76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8017e7a:	687b      	ldr	r3, [r7, #4]
 8017e7c:	2b00      	cmp	r3, #0
 8017e7e:	d106      	bne.n	8017e8e <tcp_zero_window_probe+0x22>
 8017e80:	4b4c      	ldr	r3, [pc, #304]	; (8017fb4 <tcp_zero_window_probe+0x148>)
 8017e82:	f640 024f 	movw	r2, #2127	; 0x84f
 8017e86:	494c      	ldr	r1, [pc, #304]	; (8017fb8 <tcp_zero_window_probe+0x14c>)
 8017e88:	484c      	ldr	r0, [pc, #304]	; (8017fbc <tcp_zero_window_probe+0x150>)
 8017e8a:	f003 fdcd 	bl	801ba28 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8017e8e:	687b      	ldr	r3, [r7, #4]
 8017e90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017e92:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8017e94:	6a3b      	ldr	r3, [r7, #32]
 8017e96:	2b00      	cmp	r3, #0
 8017e98:	d101      	bne.n	8017e9e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8017e9a:	2300      	movs	r3, #0
 8017e9c:	e086      	b.n	8017fac <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8017e9e:	687b      	ldr	r3, [r7, #4]
 8017ea0:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8017ea4:	2bff      	cmp	r3, #255	; 0xff
 8017ea6:	d007      	beq.n	8017eb8 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8017ea8:	687b      	ldr	r3, [r7, #4]
 8017eaa:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8017eae:	3301      	adds	r3, #1
 8017eb0:	b2da      	uxtb	r2, r3
 8017eb2:	687b      	ldr	r3, [r7, #4]
 8017eb4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8017eb8:	6a3b      	ldr	r3, [r7, #32]
 8017eba:	68db      	ldr	r3, [r3, #12]
 8017ebc:	899b      	ldrh	r3, [r3, #12]
 8017ebe:	b29b      	uxth	r3, r3
 8017ec0:	4618      	mov	r0, r3
 8017ec2:	f7f8 faf7 	bl	80104b4 <lwip_htons>
 8017ec6:	4603      	mov	r3, r0
 8017ec8:	b2db      	uxtb	r3, r3
 8017eca:	f003 0301 	and.w	r3, r3, #1
 8017ece:	2b00      	cmp	r3, #0
 8017ed0:	d005      	beq.n	8017ede <tcp_zero_window_probe+0x72>
 8017ed2:	6a3b      	ldr	r3, [r7, #32]
 8017ed4:	891b      	ldrh	r3, [r3, #8]
 8017ed6:	2b00      	cmp	r3, #0
 8017ed8:	d101      	bne.n	8017ede <tcp_zero_window_probe+0x72>
 8017eda:	2301      	movs	r3, #1
 8017edc:	e000      	b.n	8017ee0 <tcp_zero_window_probe+0x74>
 8017ede:	2300      	movs	r3, #0
 8017ee0:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8017ee2:	7ffb      	ldrb	r3, [r7, #31]
 8017ee4:	2b00      	cmp	r3, #0
 8017ee6:	bf0c      	ite	eq
 8017ee8:	2301      	moveq	r3, #1
 8017eea:	2300      	movne	r3, #0
 8017eec:	b2db      	uxtb	r3, r3
 8017eee:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8017ef0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017ef4:	b299      	uxth	r1, r3
 8017ef6:	6a3b      	ldr	r3, [r7, #32]
 8017ef8:	68db      	ldr	r3, [r3, #12]
 8017efa:	685b      	ldr	r3, [r3, #4]
 8017efc:	8bba      	ldrh	r2, [r7, #28]
 8017efe:	6878      	ldr	r0, [r7, #4]
 8017f00:	f7ff fdf8 	bl	8017af4 <tcp_output_alloc_header>
 8017f04:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8017f06:	69bb      	ldr	r3, [r7, #24]
 8017f08:	2b00      	cmp	r3, #0
 8017f0a:	d102      	bne.n	8017f12 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8017f0c:	f04f 33ff 	mov.w	r3, #4294967295
 8017f10:	e04c      	b.n	8017fac <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8017f12:	69bb      	ldr	r3, [r7, #24]
 8017f14:	685b      	ldr	r3, [r3, #4]
 8017f16:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8017f18:	7ffb      	ldrb	r3, [r7, #31]
 8017f1a:	2b00      	cmp	r3, #0
 8017f1c:	d011      	beq.n	8017f42 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8017f1e:	697b      	ldr	r3, [r7, #20]
 8017f20:	899b      	ldrh	r3, [r3, #12]
 8017f22:	b29b      	uxth	r3, r3
 8017f24:	b21b      	sxth	r3, r3
 8017f26:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8017f2a:	b21c      	sxth	r4, r3
 8017f2c:	2011      	movs	r0, #17
 8017f2e:	f7f8 fac1 	bl	80104b4 <lwip_htons>
 8017f32:	4603      	mov	r3, r0
 8017f34:	b21b      	sxth	r3, r3
 8017f36:	4323      	orrs	r3, r4
 8017f38:	b21b      	sxth	r3, r3
 8017f3a:	b29a      	uxth	r2, r3
 8017f3c:	697b      	ldr	r3, [r7, #20]
 8017f3e:	819a      	strh	r2, [r3, #12]
 8017f40:	e010      	b.n	8017f64 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8017f42:	69bb      	ldr	r3, [r7, #24]
 8017f44:	685b      	ldr	r3, [r3, #4]
 8017f46:	3314      	adds	r3, #20
 8017f48:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8017f4a:	6a3b      	ldr	r3, [r7, #32]
 8017f4c:	6858      	ldr	r0, [r3, #4]
 8017f4e:	6a3b      	ldr	r3, [r7, #32]
 8017f50:	685b      	ldr	r3, [r3, #4]
 8017f52:	891a      	ldrh	r2, [r3, #8]
 8017f54:	6a3b      	ldr	r3, [r7, #32]
 8017f56:	891b      	ldrh	r3, [r3, #8]
 8017f58:	1ad3      	subs	r3, r2, r3
 8017f5a:	b29b      	uxth	r3, r3
 8017f5c:	2201      	movs	r2, #1
 8017f5e:	6939      	ldr	r1, [r7, #16]
 8017f60:	f7f9 fff6 	bl	8011f50 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8017f64:	6a3b      	ldr	r3, [r7, #32]
 8017f66:	68db      	ldr	r3, [r3, #12]
 8017f68:	685b      	ldr	r3, [r3, #4]
 8017f6a:	4618      	mov	r0, r3
 8017f6c:	f7f8 fab7 	bl	80104de <lwip_htonl>
 8017f70:	4603      	mov	r3, r0
 8017f72:	3301      	adds	r3, #1
 8017f74:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8017f76:	687b      	ldr	r3, [r7, #4]
 8017f78:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017f7a:	68fb      	ldr	r3, [r7, #12]
 8017f7c:	1ad3      	subs	r3, r2, r3
 8017f7e:	2b00      	cmp	r3, #0
 8017f80:	da02      	bge.n	8017f88 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8017f82:	687b      	ldr	r3, [r7, #4]
 8017f84:	68fa      	ldr	r2, [r7, #12]
 8017f86:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8017f88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017f8c:	2200      	movs	r2, #0
 8017f8e:	69b9      	ldr	r1, [r7, #24]
 8017f90:	6878      	ldr	r0, [r7, #4]
 8017f92:	f7ff fded 	bl	8017b70 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8017f96:	687a      	ldr	r2, [r7, #4]
 8017f98:	687b      	ldr	r3, [r7, #4]
 8017f9a:	3304      	adds	r3, #4
 8017f9c:	69b9      	ldr	r1, [r7, #24]
 8017f9e:	6878      	ldr	r0, [r7, #4]
 8017fa0:	f7ff fe26 	bl	8017bf0 <tcp_output_control_segment>
 8017fa4:	4603      	mov	r3, r0
 8017fa6:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8017fa8:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8017fac:	4618      	mov	r0, r3
 8017fae:	372c      	adds	r7, #44	; 0x2c
 8017fb0:	46bd      	mov	sp, r7
 8017fb2:	bd90      	pop	{r4, r7, pc}
 8017fb4:	0801ee38 	.word	0x0801ee38
 8017fb8:	0801f630 	.word	0x0801f630
 8017fbc:	0801ee8c 	.word	0x0801ee8c

08017fc0 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8017fc0:	b580      	push	{r7, lr}
 8017fc2:	b082      	sub	sp, #8
 8017fc4:	af00      	add	r7, sp, #0
 8017fc6:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8017fc8:	f7fa f8b0 	bl	801212c <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8017fcc:	4b0a      	ldr	r3, [pc, #40]	; (8017ff8 <tcpip_tcp_timer+0x38>)
 8017fce:	681b      	ldr	r3, [r3, #0]
 8017fd0:	2b00      	cmp	r3, #0
 8017fd2:	d103      	bne.n	8017fdc <tcpip_tcp_timer+0x1c>
 8017fd4:	4b09      	ldr	r3, [pc, #36]	; (8017ffc <tcpip_tcp_timer+0x3c>)
 8017fd6:	681b      	ldr	r3, [r3, #0]
 8017fd8:	2b00      	cmp	r3, #0
 8017fda:	d005      	beq.n	8017fe8 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8017fdc:	2200      	movs	r2, #0
 8017fde:	4908      	ldr	r1, [pc, #32]	; (8018000 <tcpip_tcp_timer+0x40>)
 8017fe0:	20fa      	movs	r0, #250	; 0xfa
 8017fe2:	f000 f8f3 	bl	80181cc <sys_timeout>
 8017fe6:	e003      	b.n	8017ff0 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8017fe8:	4b06      	ldr	r3, [pc, #24]	; (8018004 <tcpip_tcp_timer+0x44>)
 8017fea:	2200      	movs	r2, #0
 8017fec:	601a      	str	r2, [r3, #0]
  }
}
 8017fee:	bf00      	nop
 8017ff0:	bf00      	nop
 8017ff2:	3708      	adds	r7, #8
 8017ff4:	46bd      	mov	sp, r7
 8017ff6:	bd80      	pop	{r7, pc}
 8017ff8:	2000dd18 	.word	0x2000dd18
 8017ffc:	2000dd28 	.word	0x2000dd28
 8018000:	08017fc1 	.word	0x08017fc1
 8018004:	200069d4 	.word	0x200069d4

08018008 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8018008:	b580      	push	{r7, lr}
 801800a:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801800c:	4b0a      	ldr	r3, [pc, #40]	; (8018038 <tcp_timer_needed+0x30>)
 801800e:	681b      	ldr	r3, [r3, #0]
 8018010:	2b00      	cmp	r3, #0
 8018012:	d10f      	bne.n	8018034 <tcp_timer_needed+0x2c>
 8018014:	4b09      	ldr	r3, [pc, #36]	; (801803c <tcp_timer_needed+0x34>)
 8018016:	681b      	ldr	r3, [r3, #0]
 8018018:	2b00      	cmp	r3, #0
 801801a:	d103      	bne.n	8018024 <tcp_timer_needed+0x1c>
 801801c:	4b08      	ldr	r3, [pc, #32]	; (8018040 <tcp_timer_needed+0x38>)
 801801e:	681b      	ldr	r3, [r3, #0]
 8018020:	2b00      	cmp	r3, #0
 8018022:	d007      	beq.n	8018034 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8018024:	4b04      	ldr	r3, [pc, #16]	; (8018038 <tcp_timer_needed+0x30>)
 8018026:	2201      	movs	r2, #1
 8018028:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801802a:	2200      	movs	r2, #0
 801802c:	4905      	ldr	r1, [pc, #20]	; (8018044 <tcp_timer_needed+0x3c>)
 801802e:	20fa      	movs	r0, #250	; 0xfa
 8018030:	f000 f8cc 	bl	80181cc <sys_timeout>
  }
}
 8018034:	bf00      	nop
 8018036:	bd80      	pop	{r7, pc}
 8018038:	200069d4 	.word	0x200069d4
 801803c:	2000dd18 	.word	0x2000dd18
 8018040:	2000dd28 	.word	0x2000dd28
 8018044:	08017fc1 	.word	0x08017fc1

08018048 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8018048:	b580      	push	{r7, lr}
 801804a:	b086      	sub	sp, #24
 801804c:	af00      	add	r7, sp, #0
 801804e:	60f8      	str	r0, [r7, #12]
 8018050:	60b9      	str	r1, [r7, #8]
 8018052:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8018054:	200a      	movs	r0, #10
 8018056:	f7f8 fee3 	bl	8010e20 <memp_malloc>
 801805a:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801805c:	693b      	ldr	r3, [r7, #16]
 801805e:	2b00      	cmp	r3, #0
 8018060:	d109      	bne.n	8018076 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8018062:	693b      	ldr	r3, [r7, #16]
 8018064:	2b00      	cmp	r3, #0
 8018066:	d151      	bne.n	801810c <sys_timeout_abs+0xc4>
 8018068:	4b2a      	ldr	r3, [pc, #168]	; (8018114 <sys_timeout_abs+0xcc>)
 801806a:	22be      	movs	r2, #190	; 0xbe
 801806c:	492a      	ldr	r1, [pc, #168]	; (8018118 <sys_timeout_abs+0xd0>)
 801806e:	482b      	ldr	r0, [pc, #172]	; (801811c <sys_timeout_abs+0xd4>)
 8018070:	f003 fcda 	bl	801ba28 <iprintf>
    return;
 8018074:	e04a      	b.n	801810c <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8018076:	693b      	ldr	r3, [r7, #16]
 8018078:	2200      	movs	r2, #0
 801807a:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801807c:	693b      	ldr	r3, [r7, #16]
 801807e:	68ba      	ldr	r2, [r7, #8]
 8018080:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8018082:	693b      	ldr	r3, [r7, #16]
 8018084:	687a      	ldr	r2, [r7, #4]
 8018086:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8018088:	693b      	ldr	r3, [r7, #16]
 801808a:	68fa      	ldr	r2, [r7, #12]
 801808c:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801808e:	4b24      	ldr	r3, [pc, #144]	; (8018120 <sys_timeout_abs+0xd8>)
 8018090:	681b      	ldr	r3, [r3, #0]
 8018092:	2b00      	cmp	r3, #0
 8018094:	d103      	bne.n	801809e <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8018096:	4a22      	ldr	r2, [pc, #136]	; (8018120 <sys_timeout_abs+0xd8>)
 8018098:	693b      	ldr	r3, [r7, #16]
 801809a:	6013      	str	r3, [r2, #0]
    return;
 801809c:	e037      	b.n	801810e <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801809e:	693b      	ldr	r3, [r7, #16]
 80180a0:	685a      	ldr	r2, [r3, #4]
 80180a2:	4b1f      	ldr	r3, [pc, #124]	; (8018120 <sys_timeout_abs+0xd8>)
 80180a4:	681b      	ldr	r3, [r3, #0]
 80180a6:	685b      	ldr	r3, [r3, #4]
 80180a8:	1ad3      	subs	r3, r2, r3
 80180aa:	0fdb      	lsrs	r3, r3, #31
 80180ac:	f003 0301 	and.w	r3, r3, #1
 80180b0:	b2db      	uxtb	r3, r3
 80180b2:	2b00      	cmp	r3, #0
 80180b4:	d007      	beq.n	80180c6 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80180b6:	4b1a      	ldr	r3, [pc, #104]	; (8018120 <sys_timeout_abs+0xd8>)
 80180b8:	681a      	ldr	r2, [r3, #0]
 80180ba:	693b      	ldr	r3, [r7, #16]
 80180bc:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80180be:	4a18      	ldr	r2, [pc, #96]	; (8018120 <sys_timeout_abs+0xd8>)
 80180c0:	693b      	ldr	r3, [r7, #16]
 80180c2:	6013      	str	r3, [r2, #0]
 80180c4:	e023      	b.n	801810e <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80180c6:	4b16      	ldr	r3, [pc, #88]	; (8018120 <sys_timeout_abs+0xd8>)
 80180c8:	681b      	ldr	r3, [r3, #0]
 80180ca:	617b      	str	r3, [r7, #20]
 80180cc:	e01a      	b.n	8018104 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 80180ce:	697b      	ldr	r3, [r7, #20]
 80180d0:	681b      	ldr	r3, [r3, #0]
 80180d2:	2b00      	cmp	r3, #0
 80180d4:	d00b      	beq.n	80180ee <sys_timeout_abs+0xa6>
 80180d6:	693b      	ldr	r3, [r7, #16]
 80180d8:	685a      	ldr	r2, [r3, #4]
 80180da:	697b      	ldr	r3, [r7, #20]
 80180dc:	681b      	ldr	r3, [r3, #0]
 80180de:	685b      	ldr	r3, [r3, #4]
 80180e0:	1ad3      	subs	r3, r2, r3
 80180e2:	0fdb      	lsrs	r3, r3, #31
 80180e4:	f003 0301 	and.w	r3, r3, #1
 80180e8:	b2db      	uxtb	r3, r3
 80180ea:	2b00      	cmp	r3, #0
 80180ec:	d007      	beq.n	80180fe <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 80180ee:	697b      	ldr	r3, [r7, #20]
 80180f0:	681a      	ldr	r2, [r3, #0]
 80180f2:	693b      	ldr	r3, [r7, #16]
 80180f4:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 80180f6:	697b      	ldr	r3, [r7, #20]
 80180f8:	693a      	ldr	r2, [r7, #16]
 80180fa:	601a      	str	r2, [r3, #0]
        break;
 80180fc:	e007      	b.n	801810e <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 80180fe:	697b      	ldr	r3, [r7, #20]
 8018100:	681b      	ldr	r3, [r3, #0]
 8018102:	617b      	str	r3, [r7, #20]
 8018104:	697b      	ldr	r3, [r7, #20]
 8018106:	2b00      	cmp	r3, #0
 8018108:	d1e1      	bne.n	80180ce <sys_timeout_abs+0x86>
 801810a:	e000      	b.n	801810e <sys_timeout_abs+0xc6>
    return;
 801810c:	bf00      	nop
      }
    }
  }
}
 801810e:	3718      	adds	r7, #24
 8018110:	46bd      	mov	sp, r7
 8018112:	bd80      	pop	{r7, pc}
 8018114:	0801f654 	.word	0x0801f654
 8018118:	0801f688 	.word	0x0801f688
 801811c:	0801f6c8 	.word	0x0801f6c8
 8018120:	200069cc 	.word	0x200069cc

08018124 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8018124:	b580      	push	{r7, lr}
 8018126:	b086      	sub	sp, #24
 8018128:	af00      	add	r7, sp, #0
 801812a:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801812c:	687b      	ldr	r3, [r7, #4]
 801812e:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8018130:	697b      	ldr	r3, [r7, #20]
 8018132:	685b      	ldr	r3, [r3, #4]
 8018134:	4798      	blx	r3

  now = sys_now();
 8018136:	f7f2 fe99 	bl	800ae6c <sys_now>
 801813a:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801813c:	697b      	ldr	r3, [r7, #20]
 801813e:	681a      	ldr	r2, [r3, #0]
 8018140:	4b0f      	ldr	r3, [pc, #60]	; (8018180 <lwip_cyclic_timer+0x5c>)
 8018142:	681b      	ldr	r3, [r3, #0]
 8018144:	4413      	add	r3, r2
 8018146:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8018148:	68fa      	ldr	r2, [r7, #12]
 801814a:	693b      	ldr	r3, [r7, #16]
 801814c:	1ad3      	subs	r3, r2, r3
 801814e:	0fdb      	lsrs	r3, r3, #31
 8018150:	f003 0301 	and.w	r3, r3, #1
 8018154:	b2db      	uxtb	r3, r3
 8018156:	2b00      	cmp	r3, #0
 8018158:	d009      	beq.n	801816e <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801815a:	697b      	ldr	r3, [r7, #20]
 801815c:	681a      	ldr	r2, [r3, #0]
 801815e:	693b      	ldr	r3, [r7, #16]
 8018160:	4413      	add	r3, r2
 8018162:	687a      	ldr	r2, [r7, #4]
 8018164:	4907      	ldr	r1, [pc, #28]	; (8018184 <lwip_cyclic_timer+0x60>)
 8018166:	4618      	mov	r0, r3
 8018168:	f7ff ff6e 	bl	8018048 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801816c:	e004      	b.n	8018178 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801816e:	687a      	ldr	r2, [r7, #4]
 8018170:	4904      	ldr	r1, [pc, #16]	; (8018184 <lwip_cyclic_timer+0x60>)
 8018172:	68f8      	ldr	r0, [r7, #12]
 8018174:	f7ff ff68 	bl	8018048 <sys_timeout_abs>
}
 8018178:	bf00      	nop
 801817a:	3718      	adds	r7, #24
 801817c:	46bd      	mov	sp, r7
 801817e:	bd80      	pop	{r7, pc}
 8018180:	200069d0 	.word	0x200069d0
 8018184:	08018125 	.word	0x08018125

08018188 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8018188:	b580      	push	{r7, lr}
 801818a:	b082      	sub	sp, #8
 801818c:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801818e:	2301      	movs	r3, #1
 8018190:	607b      	str	r3, [r7, #4]
 8018192:	e00e      	b.n	80181b2 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8018194:	4a0b      	ldr	r2, [pc, #44]	; (80181c4 <sys_timeouts_init+0x3c>)
 8018196:	687b      	ldr	r3, [r7, #4]
 8018198:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801819c:	687b      	ldr	r3, [r7, #4]
 801819e:	00db      	lsls	r3, r3, #3
 80181a0:	4a08      	ldr	r2, [pc, #32]	; (80181c4 <sys_timeouts_init+0x3c>)
 80181a2:	4413      	add	r3, r2
 80181a4:	461a      	mov	r2, r3
 80181a6:	4908      	ldr	r1, [pc, #32]	; (80181c8 <sys_timeouts_init+0x40>)
 80181a8:	f000 f810 	bl	80181cc <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80181ac:	687b      	ldr	r3, [r7, #4]
 80181ae:	3301      	adds	r3, #1
 80181b0:	607b      	str	r3, [r7, #4]
 80181b2:	687b      	ldr	r3, [r7, #4]
 80181b4:	2b02      	cmp	r3, #2
 80181b6:	d9ed      	bls.n	8018194 <sys_timeouts_init+0xc>
  }
}
 80181b8:	bf00      	nop
 80181ba:	bf00      	nop
 80181bc:	3708      	adds	r7, #8
 80181be:	46bd      	mov	sp, r7
 80181c0:	bd80      	pop	{r7, pc}
 80181c2:	bf00      	nop
 80181c4:	08020280 	.word	0x08020280
 80181c8:	08018125 	.word	0x08018125

080181cc <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 80181cc:	b580      	push	{r7, lr}
 80181ce:	b086      	sub	sp, #24
 80181d0:	af00      	add	r7, sp, #0
 80181d2:	60f8      	str	r0, [r7, #12]
 80181d4:	60b9      	str	r1, [r7, #8]
 80181d6:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 80181d8:	68fb      	ldr	r3, [r7, #12]
 80181da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80181de:	d306      	bcc.n	80181ee <sys_timeout+0x22>
 80181e0:	4b0a      	ldr	r3, [pc, #40]	; (801820c <sys_timeout+0x40>)
 80181e2:	f240 1229 	movw	r2, #297	; 0x129
 80181e6:	490a      	ldr	r1, [pc, #40]	; (8018210 <sys_timeout+0x44>)
 80181e8:	480a      	ldr	r0, [pc, #40]	; (8018214 <sys_timeout+0x48>)
 80181ea:	f003 fc1d 	bl	801ba28 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 80181ee:	f7f2 fe3d 	bl	800ae6c <sys_now>
 80181f2:	4602      	mov	r2, r0
 80181f4:	68fb      	ldr	r3, [r7, #12]
 80181f6:	4413      	add	r3, r2
 80181f8:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 80181fa:	687a      	ldr	r2, [r7, #4]
 80181fc:	68b9      	ldr	r1, [r7, #8]
 80181fe:	6978      	ldr	r0, [r7, #20]
 8018200:	f7ff ff22 	bl	8018048 <sys_timeout_abs>
#endif
}
 8018204:	bf00      	nop
 8018206:	3718      	adds	r7, #24
 8018208:	46bd      	mov	sp, r7
 801820a:	bd80      	pop	{r7, pc}
 801820c:	0801f654 	.word	0x0801f654
 8018210:	0801f6f0 	.word	0x0801f6f0
 8018214:	0801f6c8 	.word	0x0801f6c8

08018218 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 8018218:	b580      	push	{r7, lr}
 801821a:	b084      	sub	sp, #16
 801821c:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801821e:	f7f2 fe25 	bl	800ae6c <sys_now>
 8018222:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8018224:	4b17      	ldr	r3, [pc, #92]	; (8018284 <sys_check_timeouts+0x6c>)
 8018226:	681b      	ldr	r3, [r3, #0]
 8018228:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801822a:	68bb      	ldr	r3, [r7, #8]
 801822c:	2b00      	cmp	r3, #0
 801822e:	d022      	beq.n	8018276 <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8018230:	68bb      	ldr	r3, [r7, #8]
 8018232:	685b      	ldr	r3, [r3, #4]
 8018234:	68fa      	ldr	r2, [r7, #12]
 8018236:	1ad3      	subs	r3, r2, r3
 8018238:	0fdb      	lsrs	r3, r3, #31
 801823a:	f003 0301 	and.w	r3, r3, #1
 801823e:	b2db      	uxtb	r3, r3
 8018240:	2b00      	cmp	r3, #0
 8018242:	d11a      	bne.n	801827a <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8018244:	68bb      	ldr	r3, [r7, #8]
 8018246:	681b      	ldr	r3, [r3, #0]
 8018248:	4a0e      	ldr	r2, [pc, #56]	; (8018284 <sys_check_timeouts+0x6c>)
 801824a:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801824c:	68bb      	ldr	r3, [r7, #8]
 801824e:	689b      	ldr	r3, [r3, #8]
 8018250:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8018252:	68bb      	ldr	r3, [r7, #8]
 8018254:	68db      	ldr	r3, [r3, #12]
 8018256:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 8018258:	68bb      	ldr	r3, [r7, #8]
 801825a:	685b      	ldr	r3, [r3, #4]
 801825c:	4a0a      	ldr	r2, [pc, #40]	; (8018288 <sys_check_timeouts+0x70>)
 801825e:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8018260:	68b9      	ldr	r1, [r7, #8]
 8018262:	200a      	movs	r0, #10
 8018264:	f7f8 fe2e 	bl	8010ec4 <memp_free>
    if (handler != NULL) {
 8018268:	687b      	ldr	r3, [r7, #4]
 801826a:	2b00      	cmp	r3, #0
 801826c:	d0da      	beq.n	8018224 <sys_check_timeouts+0xc>
      handler(arg);
 801826e:	687b      	ldr	r3, [r7, #4]
 8018270:	6838      	ldr	r0, [r7, #0]
 8018272:	4798      	blx	r3
  do {
 8018274:	e7d6      	b.n	8018224 <sys_check_timeouts+0xc>
      return;
 8018276:	bf00      	nop
 8018278:	e000      	b.n	801827c <sys_check_timeouts+0x64>
      return;
 801827a:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801827c:	3710      	adds	r7, #16
 801827e:	46bd      	mov	sp, r7
 8018280:	bd80      	pop	{r7, pc}
 8018282:	bf00      	nop
 8018284:	200069cc 	.word	0x200069cc
 8018288:	200069d0 	.word	0x200069d0

0801828c <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801828c:	b580      	push	{r7, lr}
 801828e:	b082      	sub	sp, #8
 8018290:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 8018292:	4b16      	ldr	r3, [pc, #88]	; (80182ec <sys_timeouts_sleeptime+0x60>)
 8018294:	681b      	ldr	r3, [r3, #0]
 8018296:	2b00      	cmp	r3, #0
 8018298:	d102      	bne.n	80182a0 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801829a:	f04f 33ff 	mov.w	r3, #4294967295
 801829e:	e020      	b.n	80182e2 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80182a0:	f7f2 fde4 	bl	800ae6c <sys_now>
 80182a4:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80182a6:	4b11      	ldr	r3, [pc, #68]	; (80182ec <sys_timeouts_sleeptime+0x60>)
 80182a8:	681b      	ldr	r3, [r3, #0]
 80182aa:	685a      	ldr	r2, [r3, #4]
 80182ac:	687b      	ldr	r3, [r7, #4]
 80182ae:	1ad3      	subs	r3, r2, r3
 80182b0:	0fdb      	lsrs	r3, r3, #31
 80182b2:	f003 0301 	and.w	r3, r3, #1
 80182b6:	b2db      	uxtb	r3, r3
 80182b8:	2b00      	cmp	r3, #0
 80182ba:	d001      	beq.n	80182c0 <sys_timeouts_sleeptime+0x34>
    return 0;
 80182bc:	2300      	movs	r3, #0
 80182be:	e010      	b.n	80182e2 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80182c0:	4b0a      	ldr	r3, [pc, #40]	; (80182ec <sys_timeouts_sleeptime+0x60>)
 80182c2:	681b      	ldr	r3, [r3, #0]
 80182c4:	685a      	ldr	r2, [r3, #4]
 80182c6:	687b      	ldr	r3, [r7, #4]
 80182c8:	1ad3      	subs	r3, r2, r3
 80182ca:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80182cc:	683b      	ldr	r3, [r7, #0]
 80182ce:	2b00      	cmp	r3, #0
 80182d0:	da06      	bge.n	80182e0 <sys_timeouts_sleeptime+0x54>
 80182d2:	4b07      	ldr	r3, [pc, #28]	; (80182f0 <sys_timeouts_sleeptime+0x64>)
 80182d4:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 80182d8:	4906      	ldr	r1, [pc, #24]	; (80182f4 <sys_timeouts_sleeptime+0x68>)
 80182da:	4807      	ldr	r0, [pc, #28]	; (80182f8 <sys_timeouts_sleeptime+0x6c>)
 80182dc:	f003 fba4 	bl	801ba28 <iprintf>
    return ret;
 80182e0:	683b      	ldr	r3, [r7, #0]
  }
}
 80182e2:	4618      	mov	r0, r3
 80182e4:	3708      	adds	r7, #8
 80182e6:	46bd      	mov	sp, r7
 80182e8:	bd80      	pop	{r7, pc}
 80182ea:	bf00      	nop
 80182ec:	200069cc 	.word	0x200069cc
 80182f0:	0801f654 	.word	0x0801f654
 80182f4:	0801f728 	.word	0x0801f728
 80182f8:	0801f6c8 	.word	0x0801f6c8

080182fc <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80182fc:	b580      	push	{r7, lr}
 80182fe:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8018300:	f003 fbaa 	bl	801ba58 <rand>
 8018304:	4603      	mov	r3, r0
 8018306:	b29b      	uxth	r3, r3
 8018308:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801830c:	b29b      	uxth	r3, r3
 801830e:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8018312:	b29a      	uxth	r2, r3
 8018314:	4b01      	ldr	r3, [pc, #4]	; (801831c <udp_init+0x20>)
 8018316:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8018318:	bf00      	nop
 801831a:	bd80      	pop	{r7, pc}
 801831c:	200000ac 	.word	0x200000ac

08018320 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8018320:	b480      	push	{r7}
 8018322:	b083      	sub	sp, #12
 8018324:	af00      	add	r7, sp, #0
  u16_t n = 0;
 8018326:	2300      	movs	r3, #0
 8018328:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801832a:	4b17      	ldr	r3, [pc, #92]	; (8018388 <udp_new_port+0x68>)
 801832c:	881b      	ldrh	r3, [r3, #0]
 801832e:	1c5a      	adds	r2, r3, #1
 8018330:	b291      	uxth	r1, r2
 8018332:	4a15      	ldr	r2, [pc, #84]	; (8018388 <udp_new_port+0x68>)
 8018334:	8011      	strh	r1, [r2, #0]
 8018336:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801833a:	4293      	cmp	r3, r2
 801833c:	d103      	bne.n	8018346 <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 801833e:	4b12      	ldr	r3, [pc, #72]	; (8018388 <udp_new_port+0x68>)
 8018340:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8018344:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8018346:	4b11      	ldr	r3, [pc, #68]	; (801838c <udp_new_port+0x6c>)
 8018348:	681b      	ldr	r3, [r3, #0]
 801834a:	603b      	str	r3, [r7, #0]
 801834c:	e011      	b.n	8018372 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 801834e:	683b      	ldr	r3, [r7, #0]
 8018350:	8a5a      	ldrh	r2, [r3, #18]
 8018352:	4b0d      	ldr	r3, [pc, #52]	; (8018388 <udp_new_port+0x68>)
 8018354:	881b      	ldrh	r3, [r3, #0]
 8018356:	429a      	cmp	r2, r3
 8018358:	d108      	bne.n	801836c <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801835a:	88fb      	ldrh	r3, [r7, #6]
 801835c:	3301      	adds	r3, #1
 801835e:	80fb      	strh	r3, [r7, #6]
 8018360:	88fb      	ldrh	r3, [r7, #6]
 8018362:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8018366:	d3e0      	bcc.n	801832a <udp_new_port+0xa>
        return 0;
 8018368:	2300      	movs	r3, #0
 801836a:	e007      	b.n	801837c <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801836c:	683b      	ldr	r3, [r7, #0]
 801836e:	68db      	ldr	r3, [r3, #12]
 8018370:	603b      	str	r3, [r7, #0]
 8018372:	683b      	ldr	r3, [r7, #0]
 8018374:	2b00      	cmp	r3, #0
 8018376:	d1ea      	bne.n	801834e <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 8018378:	4b03      	ldr	r3, [pc, #12]	; (8018388 <udp_new_port+0x68>)
 801837a:	881b      	ldrh	r3, [r3, #0]
}
 801837c:	4618      	mov	r0, r3
 801837e:	370c      	adds	r7, #12
 8018380:	46bd      	mov	sp, r7
 8018382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018386:	4770      	bx	lr
 8018388:	200000ac 	.word	0x200000ac
 801838c:	2000dd30 	.word	0x2000dd30

08018390 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8018390:	b580      	push	{r7, lr}
 8018392:	b084      	sub	sp, #16
 8018394:	af00      	add	r7, sp, #0
 8018396:	60f8      	str	r0, [r7, #12]
 8018398:	60b9      	str	r1, [r7, #8]
 801839a:	4613      	mov	r3, r2
 801839c:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801839e:	68fb      	ldr	r3, [r7, #12]
 80183a0:	2b00      	cmp	r3, #0
 80183a2:	d105      	bne.n	80183b0 <udp_input_local_match+0x20>
 80183a4:	4b27      	ldr	r3, [pc, #156]	; (8018444 <udp_input_local_match+0xb4>)
 80183a6:	2287      	movs	r2, #135	; 0x87
 80183a8:	4927      	ldr	r1, [pc, #156]	; (8018448 <udp_input_local_match+0xb8>)
 80183aa:	4828      	ldr	r0, [pc, #160]	; (801844c <udp_input_local_match+0xbc>)
 80183ac:	f003 fb3c 	bl	801ba28 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 80183b0:	68bb      	ldr	r3, [r7, #8]
 80183b2:	2b00      	cmp	r3, #0
 80183b4:	d105      	bne.n	80183c2 <udp_input_local_match+0x32>
 80183b6:	4b23      	ldr	r3, [pc, #140]	; (8018444 <udp_input_local_match+0xb4>)
 80183b8:	2288      	movs	r2, #136	; 0x88
 80183ba:	4925      	ldr	r1, [pc, #148]	; (8018450 <udp_input_local_match+0xc0>)
 80183bc:	4823      	ldr	r0, [pc, #140]	; (801844c <udp_input_local_match+0xbc>)
 80183be:	f003 fb33 	bl	801ba28 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80183c2:	68fb      	ldr	r3, [r7, #12]
 80183c4:	7a1b      	ldrb	r3, [r3, #8]
 80183c6:	2b00      	cmp	r3, #0
 80183c8:	d00b      	beq.n	80183e2 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80183ca:	68fb      	ldr	r3, [r7, #12]
 80183cc:	7a1a      	ldrb	r2, [r3, #8]
 80183ce:	4b21      	ldr	r3, [pc, #132]	; (8018454 <udp_input_local_match+0xc4>)
 80183d0:	685b      	ldr	r3, [r3, #4]
 80183d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80183d6:	3301      	adds	r3, #1
 80183d8:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80183da:	429a      	cmp	r2, r3
 80183dc:	d001      	beq.n	80183e2 <udp_input_local_match+0x52>
    return 0;
 80183de:	2300      	movs	r3, #0
 80183e0:	e02b      	b.n	801843a <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80183e2:	79fb      	ldrb	r3, [r7, #7]
 80183e4:	2b00      	cmp	r3, #0
 80183e6:	d018      	beq.n	801841a <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80183e8:	68fb      	ldr	r3, [r7, #12]
 80183ea:	2b00      	cmp	r3, #0
 80183ec:	d013      	beq.n	8018416 <udp_input_local_match+0x86>
 80183ee:	68fb      	ldr	r3, [r7, #12]
 80183f0:	681b      	ldr	r3, [r3, #0]
 80183f2:	2b00      	cmp	r3, #0
 80183f4:	d00f      	beq.n	8018416 <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80183f6:	4b17      	ldr	r3, [pc, #92]	; (8018454 <udp_input_local_match+0xc4>)
 80183f8:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80183fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80183fe:	d00a      	beq.n	8018416 <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 8018400:	68fb      	ldr	r3, [r7, #12]
 8018402:	681a      	ldr	r2, [r3, #0]
 8018404:	4b13      	ldr	r3, [pc, #76]	; (8018454 <udp_input_local_match+0xc4>)
 8018406:	695b      	ldr	r3, [r3, #20]
 8018408:	405a      	eors	r2, r3
 801840a:	68bb      	ldr	r3, [r7, #8]
 801840c:	3308      	adds	r3, #8
 801840e:	681b      	ldr	r3, [r3, #0]
 8018410:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 8018412:	2b00      	cmp	r3, #0
 8018414:	d110      	bne.n	8018438 <udp_input_local_match+0xa8>
          return 1;
 8018416:	2301      	movs	r3, #1
 8018418:	e00f      	b.n	801843a <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801841a:	68fb      	ldr	r3, [r7, #12]
 801841c:	2b00      	cmp	r3, #0
 801841e:	d009      	beq.n	8018434 <udp_input_local_match+0xa4>
 8018420:	68fb      	ldr	r3, [r7, #12]
 8018422:	681b      	ldr	r3, [r3, #0]
 8018424:	2b00      	cmp	r3, #0
 8018426:	d005      	beq.n	8018434 <udp_input_local_match+0xa4>
 8018428:	68fb      	ldr	r3, [r7, #12]
 801842a:	681a      	ldr	r2, [r3, #0]
 801842c:	4b09      	ldr	r3, [pc, #36]	; (8018454 <udp_input_local_match+0xc4>)
 801842e:	695b      	ldr	r3, [r3, #20]
 8018430:	429a      	cmp	r2, r3
 8018432:	d101      	bne.n	8018438 <udp_input_local_match+0xa8>
        return 1;
 8018434:	2301      	movs	r3, #1
 8018436:	e000      	b.n	801843a <udp_input_local_match+0xaa>
      }
  }

  return 0;
 8018438:	2300      	movs	r3, #0
}
 801843a:	4618      	mov	r0, r3
 801843c:	3710      	adds	r7, #16
 801843e:	46bd      	mov	sp, r7
 8018440:	bd80      	pop	{r7, pc}
 8018442:	bf00      	nop
 8018444:	0801f73c 	.word	0x0801f73c
 8018448:	0801f76c 	.word	0x0801f76c
 801844c:	0801f790 	.word	0x0801f790
 8018450:	0801f7b8 	.word	0x0801f7b8
 8018454:	2000a604 	.word	0x2000a604

08018458 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8018458:	b590      	push	{r4, r7, lr}
 801845a:	b08d      	sub	sp, #52	; 0x34
 801845c:	af02      	add	r7, sp, #8
 801845e:	6078      	str	r0, [r7, #4]
 8018460:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8018462:	2300      	movs	r3, #0
 8018464:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 8018466:	687b      	ldr	r3, [r7, #4]
 8018468:	2b00      	cmp	r3, #0
 801846a:	d105      	bne.n	8018478 <udp_input+0x20>
 801846c:	4b7c      	ldr	r3, [pc, #496]	; (8018660 <udp_input+0x208>)
 801846e:	22cf      	movs	r2, #207	; 0xcf
 8018470:	497c      	ldr	r1, [pc, #496]	; (8018664 <udp_input+0x20c>)
 8018472:	487d      	ldr	r0, [pc, #500]	; (8018668 <udp_input+0x210>)
 8018474:	f003 fad8 	bl	801ba28 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 8018478:	683b      	ldr	r3, [r7, #0]
 801847a:	2b00      	cmp	r3, #0
 801847c:	d105      	bne.n	801848a <udp_input+0x32>
 801847e:	4b78      	ldr	r3, [pc, #480]	; (8018660 <udp_input+0x208>)
 8018480:	22d0      	movs	r2, #208	; 0xd0
 8018482:	497a      	ldr	r1, [pc, #488]	; (801866c <udp_input+0x214>)
 8018484:	4878      	ldr	r0, [pc, #480]	; (8018668 <udp_input+0x210>)
 8018486:	f003 facf 	bl	801ba28 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801848a:	687b      	ldr	r3, [r7, #4]
 801848c:	895b      	ldrh	r3, [r3, #10]
 801848e:	2b07      	cmp	r3, #7
 8018490:	d803      	bhi.n	801849a <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8018492:	6878      	ldr	r0, [r7, #4]
 8018494:	f7f9 fb56 	bl	8011b44 <pbuf_free>
    goto end;
 8018498:	e0de      	b.n	8018658 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801849a:	687b      	ldr	r3, [r7, #4]
 801849c:	685b      	ldr	r3, [r3, #4]
 801849e:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 80184a0:	4b73      	ldr	r3, [pc, #460]	; (8018670 <udp_input+0x218>)
 80184a2:	695b      	ldr	r3, [r3, #20]
 80184a4:	4a72      	ldr	r2, [pc, #456]	; (8018670 <udp_input+0x218>)
 80184a6:	6812      	ldr	r2, [r2, #0]
 80184a8:	4611      	mov	r1, r2
 80184aa:	4618      	mov	r0, r3
 80184ac:	f001 ff80 	bl	801a3b0 <ip4_addr_isbroadcast_u32>
 80184b0:	4603      	mov	r3, r0
 80184b2:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 80184b4:	697b      	ldr	r3, [r7, #20]
 80184b6:	881b      	ldrh	r3, [r3, #0]
 80184b8:	b29b      	uxth	r3, r3
 80184ba:	4618      	mov	r0, r3
 80184bc:	f7f7 fffa 	bl	80104b4 <lwip_htons>
 80184c0:	4603      	mov	r3, r0
 80184c2:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80184c4:	697b      	ldr	r3, [r7, #20]
 80184c6:	885b      	ldrh	r3, [r3, #2]
 80184c8:	b29b      	uxth	r3, r3
 80184ca:	4618      	mov	r0, r3
 80184cc:	f7f7 fff2 	bl	80104b4 <lwip_htons>
 80184d0:	4603      	mov	r3, r0
 80184d2:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80184d4:	2300      	movs	r3, #0
 80184d6:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 80184d8:	2300      	movs	r3, #0
 80184da:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80184dc:	2300      	movs	r3, #0
 80184de:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80184e0:	4b64      	ldr	r3, [pc, #400]	; (8018674 <udp_input+0x21c>)
 80184e2:	681b      	ldr	r3, [r3, #0]
 80184e4:	627b      	str	r3, [r7, #36]	; 0x24
 80184e6:	e054      	b.n	8018592 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80184e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80184ea:	8a5b      	ldrh	r3, [r3, #18]
 80184ec:	89fa      	ldrh	r2, [r7, #14]
 80184ee:	429a      	cmp	r2, r3
 80184f0:	d14a      	bne.n	8018588 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80184f2:	7cfb      	ldrb	r3, [r7, #19]
 80184f4:	461a      	mov	r2, r3
 80184f6:	6839      	ldr	r1, [r7, #0]
 80184f8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80184fa:	f7ff ff49 	bl	8018390 <udp_input_local_match>
 80184fe:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8018500:	2b00      	cmp	r3, #0
 8018502:	d041      	beq.n	8018588 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 8018504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018506:	7c1b      	ldrb	r3, [r3, #16]
 8018508:	f003 0304 	and.w	r3, r3, #4
 801850c:	2b00      	cmp	r3, #0
 801850e:	d11d      	bne.n	801854c <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 8018510:	69fb      	ldr	r3, [r7, #28]
 8018512:	2b00      	cmp	r3, #0
 8018514:	d102      	bne.n	801851c <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 8018516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018518:	61fb      	str	r3, [r7, #28]
 801851a:	e017      	b.n	801854c <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801851c:	7cfb      	ldrb	r3, [r7, #19]
 801851e:	2b00      	cmp	r3, #0
 8018520:	d014      	beq.n	801854c <udp_input+0xf4>
 8018522:	4b53      	ldr	r3, [pc, #332]	; (8018670 <udp_input+0x218>)
 8018524:	695b      	ldr	r3, [r3, #20]
 8018526:	f1b3 3fff 	cmp.w	r3, #4294967295
 801852a:	d10f      	bne.n	801854c <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801852c:	69fb      	ldr	r3, [r7, #28]
 801852e:	681a      	ldr	r2, [r3, #0]
 8018530:	683b      	ldr	r3, [r7, #0]
 8018532:	3304      	adds	r3, #4
 8018534:	681b      	ldr	r3, [r3, #0]
 8018536:	429a      	cmp	r2, r3
 8018538:	d008      	beq.n	801854c <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801853a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801853c:	681a      	ldr	r2, [r3, #0]
 801853e:	683b      	ldr	r3, [r7, #0]
 8018540:	3304      	adds	r3, #4
 8018542:	681b      	ldr	r3, [r3, #0]
 8018544:	429a      	cmp	r2, r3
 8018546:	d101      	bne.n	801854c <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 8018548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801854a:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801854c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801854e:	8a9b      	ldrh	r3, [r3, #20]
 8018550:	8a3a      	ldrh	r2, [r7, #16]
 8018552:	429a      	cmp	r2, r3
 8018554:	d118      	bne.n	8018588 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 8018556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018558:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801855a:	2b00      	cmp	r3, #0
 801855c:	d005      	beq.n	801856a <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801855e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018560:	685a      	ldr	r2, [r3, #4]
 8018562:	4b43      	ldr	r3, [pc, #268]	; (8018670 <udp_input+0x218>)
 8018564:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 8018566:	429a      	cmp	r2, r3
 8018568:	d10e      	bne.n	8018588 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801856a:	6a3b      	ldr	r3, [r7, #32]
 801856c:	2b00      	cmp	r3, #0
 801856e:	d014      	beq.n	801859a <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8018570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018572:	68da      	ldr	r2, [r3, #12]
 8018574:	6a3b      	ldr	r3, [r7, #32]
 8018576:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 8018578:	4b3e      	ldr	r3, [pc, #248]	; (8018674 <udp_input+0x21c>)
 801857a:	681a      	ldr	r2, [r3, #0]
 801857c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801857e:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8018580:	4a3c      	ldr	r2, [pc, #240]	; (8018674 <udp_input+0x21c>)
 8018582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018584:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 8018586:	e008      	b.n	801859a <udp_input+0x142>
      }
    }

    prev = pcb;
 8018588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801858a:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801858c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801858e:	68db      	ldr	r3, [r3, #12]
 8018590:	627b      	str	r3, [r7, #36]	; 0x24
 8018592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018594:	2b00      	cmp	r3, #0
 8018596:	d1a7      	bne.n	80184e8 <udp_input+0x90>
 8018598:	e000      	b.n	801859c <udp_input+0x144>
        break;
 801859a:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801859c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801859e:	2b00      	cmp	r3, #0
 80185a0:	d101      	bne.n	80185a6 <udp_input+0x14e>
    pcb = uncon_pcb;
 80185a2:	69fb      	ldr	r3, [r7, #28]
 80185a4:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80185a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185a8:	2b00      	cmp	r3, #0
 80185aa:	d002      	beq.n	80185b2 <udp_input+0x15a>
    for_us = 1;
 80185ac:	2301      	movs	r3, #1
 80185ae:	76fb      	strb	r3, [r7, #27]
 80185b0:	e00a      	b.n	80185c8 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 80185b2:	683b      	ldr	r3, [r7, #0]
 80185b4:	3304      	adds	r3, #4
 80185b6:	681a      	ldr	r2, [r3, #0]
 80185b8:	4b2d      	ldr	r3, [pc, #180]	; (8018670 <udp_input+0x218>)
 80185ba:	695b      	ldr	r3, [r3, #20]
 80185bc:	429a      	cmp	r2, r3
 80185be:	bf0c      	ite	eq
 80185c0:	2301      	moveq	r3, #1
 80185c2:	2300      	movne	r3, #0
 80185c4:	b2db      	uxtb	r3, r3
 80185c6:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80185c8:	7efb      	ldrb	r3, [r7, #27]
 80185ca:	2b00      	cmp	r3, #0
 80185cc:	d041      	beq.n	8018652 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80185ce:	2108      	movs	r1, #8
 80185d0:	6878      	ldr	r0, [r7, #4]
 80185d2:	f7f9 fa31 	bl	8011a38 <pbuf_remove_header>
 80185d6:	4603      	mov	r3, r0
 80185d8:	2b00      	cmp	r3, #0
 80185da:	d00a      	beq.n	80185f2 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80185dc:	4b20      	ldr	r3, [pc, #128]	; (8018660 <udp_input+0x208>)
 80185de:	f44f 72b8 	mov.w	r2, #368	; 0x170
 80185e2:	4925      	ldr	r1, [pc, #148]	; (8018678 <udp_input+0x220>)
 80185e4:	4820      	ldr	r0, [pc, #128]	; (8018668 <udp_input+0x210>)
 80185e6:	f003 fa1f 	bl	801ba28 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80185ea:	6878      	ldr	r0, [r7, #4]
 80185ec:	f7f9 faaa 	bl	8011b44 <pbuf_free>
      goto end;
 80185f0:	e032      	b.n	8018658 <udp_input+0x200>
    }

    if (pcb != NULL) {
 80185f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185f4:	2b00      	cmp	r3, #0
 80185f6:	d012      	beq.n	801861e <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80185f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80185fa:	699b      	ldr	r3, [r3, #24]
 80185fc:	2b00      	cmp	r3, #0
 80185fe:	d00a      	beq.n	8018616 <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8018600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018602:	699c      	ldr	r4, [r3, #24]
 8018604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018606:	69d8      	ldr	r0, [r3, #28]
 8018608:	8a3b      	ldrh	r3, [r7, #16]
 801860a:	9300      	str	r3, [sp, #0]
 801860c:	4b1b      	ldr	r3, [pc, #108]	; (801867c <udp_input+0x224>)
 801860e:	687a      	ldr	r2, [r7, #4]
 8018610:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8018612:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 8018614:	e021      	b.n	801865a <udp_input+0x202>
        pbuf_free(p);
 8018616:	6878      	ldr	r0, [r7, #4]
 8018618:	f7f9 fa94 	bl	8011b44 <pbuf_free>
        goto end;
 801861c:	e01c      	b.n	8018658 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801861e:	7cfb      	ldrb	r3, [r7, #19]
 8018620:	2b00      	cmp	r3, #0
 8018622:	d112      	bne.n	801864a <udp_input+0x1f2>
 8018624:	4b12      	ldr	r3, [pc, #72]	; (8018670 <udp_input+0x218>)
 8018626:	695b      	ldr	r3, [r3, #20]
 8018628:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801862c:	2be0      	cmp	r3, #224	; 0xe0
 801862e:	d00c      	beq.n	801864a <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8018630:	4b0f      	ldr	r3, [pc, #60]	; (8018670 <udp_input+0x218>)
 8018632:	899b      	ldrh	r3, [r3, #12]
 8018634:	3308      	adds	r3, #8
 8018636:	b29b      	uxth	r3, r3
 8018638:	b21b      	sxth	r3, r3
 801863a:	4619      	mov	r1, r3
 801863c:	6878      	ldr	r0, [r7, #4]
 801863e:	f7f9 fa6e 	bl	8011b1e <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8018642:	2103      	movs	r1, #3
 8018644:	6878      	ldr	r0, [r7, #4]
 8018646:	f001 fb93 	bl	8019d70 <icmp_dest_unreach>
      pbuf_free(p);
 801864a:	6878      	ldr	r0, [r7, #4]
 801864c:	f7f9 fa7a 	bl	8011b44 <pbuf_free>
  return;
 8018650:	e003      	b.n	801865a <udp_input+0x202>
    pbuf_free(p);
 8018652:	6878      	ldr	r0, [r7, #4]
 8018654:	f7f9 fa76 	bl	8011b44 <pbuf_free>
  return;
 8018658:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801865a:	372c      	adds	r7, #44	; 0x2c
 801865c:	46bd      	mov	sp, r7
 801865e:	bd90      	pop	{r4, r7, pc}
 8018660:	0801f73c 	.word	0x0801f73c
 8018664:	0801f7e0 	.word	0x0801f7e0
 8018668:	0801f790 	.word	0x0801f790
 801866c:	0801f7f8 	.word	0x0801f7f8
 8018670:	2000a604 	.word	0x2000a604
 8018674:	2000dd30 	.word	0x2000dd30
 8018678:	0801f814 	.word	0x0801f814
 801867c:	2000a614 	.word	0x2000a614

08018680 <udp_send>:
 *
 * @see udp_disconnect() udp_sendto()
 */
err_t
udp_send(struct udp_pcb *pcb, struct pbuf *p)
{
 8018680:	b580      	push	{r7, lr}
 8018682:	b082      	sub	sp, #8
 8018684:	af00      	add	r7, sp, #0
 8018686:	6078      	str	r0, [r7, #4]
 8018688:	6039      	str	r1, [r7, #0]
  LWIP_ERROR("udp_send: invalid pcb", pcb != NULL, return ERR_ARG);
 801868a:	687b      	ldr	r3, [r7, #4]
 801868c:	2b00      	cmp	r3, #0
 801868e:	d109      	bne.n	80186a4 <udp_send+0x24>
 8018690:	4b11      	ldr	r3, [pc, #68]	; (80186d8 <udp_send+0x58>)
 8018692:	f240 12d5 	movw	r2, #469	; 0x1d5
 8018696:	4911      	ldr	r1, [pc, #68]	; (80186dc <udp_send+0x5c>)
 8018698:	4811      	ldr	r0, [pc, #68]	; (80186e0 <udp_send+0x60>)
 801869a:	f003 f9c5 	bl	801ba28 <iprintf>
 801869e:	f06f 030f 	mvn.w	r3, #15
 80186a2:	e015      	b.n	80186d0 <udp_send+0x50>
  LWIP_ERROR("udp_send: invalid pbuf", p != NULL, return ERR_ARG);
 80186a4:	683b      	ldr	r3, [r7, #0]
 80186a6:	2b00      	cmp	r3, #0
 80186a8:	d109      	bne.n	80186be <udp_send+0x3e>
 80186aa:	4b0b      	ldr	r3, [pc, #44]	; (80186d8 <udp_send+0x58>)
 80186ac:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 80186b0:	490c      	ldr	r1, [pc, #48]	; (80186e4 <udp_send+0x64>)
 80186b2:	480b      	ldr	r0, [pc, #44]	; (80186e0 <udp_send+0x60>)
 80186b4:	f003 f9b8 	bl	801ba28 <iprintf>
 80186b8:	f06f 030f 	mvn.w	r3, #15
 80186bc:	e008      	b.n	80186d0 <udp_send+0x50>
  if (IP_IS_ANY_TYPE_VAL(pcb->remote_ip)) {
    return ERR_VAL;
  }

  /* send to the packet using remote ip and port stored in the pcb */
  return udp_sendto(pcb, p, &pcb->remote_ip, pcb->remote_port);
 80186be:	687b      	ldr	r3, [r7, #4]
 80186c0:	1d1a      	adds	r2, r3, #4
 80186c2:	687b      	ldr	r3, [r7, #4]
 80186c4:	8a9b      	ldrh	r3, [r3, #20]
 80186c6:	6839      	ldr	r1, [r7, #0]
 80186c8:	6878      	ldr	r0, [r7, #4]
 80186ca:	f000 f80d 	bl	80186e8 <udp_sendto>
 80186ce:	4603      	mov	r3, r0
}
 80186d0:	4618      	mov	r0, r3
 80186d2:	3708      	adds	r7, #8
 80186d4:	46bd      	mov	sp, r7
 80186d6:	bd80      	pop	{r7, pc}
 80186d8:	0801f73c 	.word	0x0801f73c
 80186dc:	0801f830 	.word	0x0801f830
 80186e0:	0801f790 	.word	0x0801f790
 80186e4:	0801f848 	.word	0x0801f848

080186e8 <udp_sendto>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto(struct udp_pcb *pcb, struct pbuf *p,
           const ip_addr_t *dst_ip, u16_t dst_port)
{
 80186e8:	b580      	push	{r7, lr}
 80186ea:	b088      	sub	sp, #32
 80186ec:	af02      	add	r7, sp, #8
 80186ee:	60f8      	str	r0, [r7, #12]
 80186f0:	60b9      	str	r1, [r7, #8]
 80186f2:	607a      	str	r2, [r7, #4]
 80186f4:	807b      	strh	r3, [r7, #2]
                  u16_t dst_port, u8_t have_chksum, u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  struct netif *netif;

  LWIP_ERROR("udp_sendto: invalid pcb", pcb != NULL, return ERR_ARG);
 80186f6:	68fb      	ldr	r3, [r7, #12]
 80186f8:	2b00      	cmp	r3, #0
 80186fa:	d109      	bne.n	8018710 <udp_sendto+0x28>
 80186fc:	4b23      	ldr	r3, [pc, #140]	; (801878c <udp_sendto+0xa4>)
 80186fe:	f44f 7206 	mov.w	r2, #536	; 0x218
 8018702:	4923      	ldr	r1, [pc, #140]	; (8018790 <udp_sendto+0xa8>)
 8018704:	4823      	ldr	r0, [pc, #140]	; (8018794 <udp_sendto+0xac>)
 8018706:	f003 f98f 	bl	801ba28 <iprintf>
 801870a:	f06f 030f 	mvn.w	r3, #15
 801870e:	e038      	b.n	8018782 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid pbuf", p != NULL, return ERR_ARG);
 8018710:	68bb      	ldr	r3, [r7, #8]
 8018712:	2b00      	cmp	r3, #0
 8018714:	d109      	bne.n	801872a <udp_sendto+0x42>
 8018716:	4b1d      	ldr	r3, [pc, #116]	; (801878c <udp_sendto+0xa4>)
 8018718:	f240 2219 	movw	r2, #537	; 0x219
 801871c:	491e      	ldr	r1, [pc, #120]	; (8018798 <udp_sendto+0xb0>)
 801871e:	481d      	ldr	r0, [pc, #116]	; (8018794 <udp_sendto+0xac>)
 8018720:	f003 f982 	bl	801ba28 <iprintf>
 8018724:	f06f 030f 	mvn.w	r3, #15
 8018728:	e02b      	b.n	8018782 <udp_sendto+0x9a>
  LWIP_ERROR("udp_sendto: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 801872a:	687b      	ldr	r3, [r7, #4]
 801872c:	2b00      	cmp	r3, #0
 801872e:	d109      	bne.n	8018744 <udp_sendto+0x5c>
 8018730:	4b16      	ldr	r3, [pc, #88]	; (801878c <udp_sendto+0xa4>)
 8018732:	f240 221a 	movw	r2, #538	; 0x21a
 8018736:	4919      	ldr	r1, [pc, #100]	; (801879c <udp_sendto+0xb4>)
 8018738:	4816      	ldr	r0, [pc, #88]	; (8018794 <udp_sendto+0xac>)
 801873a:	f003 f975 	bl	801ba28 <iprintf>
 801873e:	f06f 030f 	mvn.w	r3, #15
 8018742:	e01e      	b.n	8018782 <udp_sendto+0x9a>
    return ERR_VAL;
  }

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send\n"));

  if (pcb->netif_idx != NETIF_NO_INDEX) {
 8018744:	68fb      	ldr	r3, [r7, #12]
 8018746:	7a1b      	ldrb	r3, [r3, #8]
 8018748:	2b00      	cmp	r3, #0
 801874a:	d006      	beq.n	801875a <udp_sendto+0x72>
    netif = netif_get_by_index(pcb->netif_idx);
 801874c:	68fb      	ldr	r3, [r7, #12]
 801874e:	7a1b      	ldrb	r3, [r3, #8]
 8018750:	4618      	mov	r0, r3
 8018752:	f7f8 fe69 	bl	8011428 <netif_get_by_index>
 8018756:	6178      	str	r0, [r7, #20]
 8018758:	e003      	b.n	8018762 <udp_sendto+0x7a>

    if (netif == NULL)
#endif /* LWIP_MULTICAST_TX_OPTIONS */
    {
      /* find the outgoing network interface for this packet */
      netif = ip_route(&pcb->local_ip, dst_ip);
 801875a:	6878      	ldr	r0, [r7, #4]
 801875c:	f001 fb92 	bl	8019e84 <ip4_route>
 8018760:	6178      	str	r0, [r7, #20]
    }
  }

  /* no outgoing network interface could be found? */
  if (netif == NULL) {
 8018762:	697b      	ldr	r3, [r7, #20]
 8018764:	2b00      	cmp	r3, #0
 8018766:	d102      	bne.n	801876e <udp_sendto+0x86>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: No route to "));
    ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, dst_ip);
    LWIP_DEBUGF(UDP_DEBUG, ("\n"));
    UDP_STATS_INC(udp.rterr);
    return ERR_RTE;
 8018768:	f06f 0303 	mvn.w	r3, #3
 801876c:	e009      	b.n	8018782 <udp_sendto+0x9a>
  }
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if(pcb, p, dst_ip, dst_port, netif);
 801876e:	887a      	ldrh	r2, [r7, #2]
 8018770:	697b      	ldr	r3, [r7, #20]
 8018772:	9300      	str	r3, [sp, #0]
 8018774:	4613      	mov	r3, r2
 8018776:	687a      	ldr	r2, [r7, #4]
 8018778:	68b9      	ldr	r1, [r7, #8]
 801877a:	68f8      	ldr	r0, [r7, #12]
 801877c:	f000 f810 	bl	80187a0 <udp_sendto_if>
 8018780:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8018782:	4618      	mov	r0, r3
 8018784:	3718      	adds	r7, #24
 8018786:	46bd      	mov	sp, r7
 8018788:	bd80      	pop	{r7, pc}
 801878a:	bf00      	nop
 801878c:	0801f73c 	.word	0x0801f73c
 8018790:	0801f860 	.word	0x0801f860
 8018794:	0801f790 	.word	0x0801f790
 8018798:	0801f878 	.word	0x0801f878
 801879c:	0801f894 	.word	0x0801f894

080187a0 <udp_sendto_if>:
 * @see udp_disconnect() udp_send()
 */
err_t
udp_sendto_if(struct udp_pcb *pcb, struct pbuf *p,
              const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif)
{
 80187a0:	b580      	push	{r7, lr}
 80187a2:	b088      	sub	sp, #32
 80187a4:	af02      	add	r7, sp, #8
 80187a6:	60f8      	str	r0, [r7, #12]
 80187a8:	60b9      	str	r1, [r7, #8]
 80187aa:	607a      	str	r2, [r7, #4]
 80187ac:	807b      	strh	r3, [r7, #2]
                     u16_t chksum)
{
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  const ip_addr_t *src_ip;

  LWIP_ERROR("udp_sendto_if: invalid pcb", pcb != NULL, return ERR_ARG);
 80187ae:	68fb      	ldr	r3, [r7, #12]
 80187b0:	2b00      	cmp	r3, #0
 80187b2:	d109      	bne.n	80187c8 <udp_sendto_if+0x28>
 80187b4:	4b2e      	ldr	r3, [pc, #184]	; (8018870 <udp_sendto_if+0xd0>)
 80187b6:	f44f 7220 	mov.w	r2, #640	; 0x280
 80187ba:	492e      	ldr	r1, [pc, #184]	; (8018874 <udp_sendto_if+0xd4>)
 80187bc:	482e      	ldr	r0, [pc, #184]	; (8018878 <udp_sendto_if+0xd8>)
 80187be:	f003 f933 	bl	801ba28 <iprintf>
 80187c2:	f06f 030f 	mvn.w	r3, #15
 80187c6:	e04f      	b.n	8018868 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid pbuf", p != NULL, return ERR_ARG);
 80187c8:	68bb      	ldr	r3, [r7, #8]
 80187ca:	2b00      	cmp	r3, #0
 80187cc:	d109      	bne.n	80187e2 <udp_sendto_if+0x42>
 80187ce:	4b28      	ldr	r3, [pc, #160]	; (8018870 <udp_sendto_if+0xd0>)
 80187d0:	f240 2281 	movw	r2, #641	; 0x281
 80187d4:	4929      	ldr	r1, [pc, #164]	; (801887c <udp_sendto_if+0xdc>)
 80187d6:	4828      	ldr	r0, [pc, #160]	; (8018878 <udp_sendto_if+0xd8>)
 80187d8:	f003 f926 	bl	801ba28 <iprintf>
 80187dc:	f06f 030f 	mvn.w	r3, #15
 80187e0:	e042      	b.n	8018868 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	2b00      	cmp	r3, #0
 80187e6:	d109      	bne.n	80187fc <udp_sendto_if+0x5c>
 80187e8:	4b21      	ldr	r3, [pc, #132]	; (8018870 <udp_sendto_if+0xd0>)
 80187ea:	f240 2282 	movw	r2, #642	; 0x282
 80187ee:	4924      	ldr	r1, [pc, #144]	; (8018880 <udp_sendto_if+0xe0>)
 80187f0:	4821      	ldr	r0, [pc, #132]	; (8018878 <udp_sendto_if+0xd8>)
 80187f2:	f003 f919 	bl	801ba28 <iprintf>
 80187f6:	f06f 030f 	mvn.w	r3, #15
 80187fa:	e035      	b.n	8018868 <udp_sendto_if+0xc8>
  LWIP_ERROR("udp_sendto_if: invalid netif", netif != NULL, return ERR_ARG);
 80187fc:	6a3b      	ldr	r3, [r7, #32]
 80187fe:	2b00      	cmp	r3, #0
 8018800:	d109      	bne.n	8018816 <udp_sendto_if+0x76>
 8018802:	4b1b      	ldr	r3, [pc, #108]	; (8018870 <udp_sendto_if+0xd0>)
 8018804:	f240 2283 	movw	r2, #643	; 0x283
 8018808:	491e      	ldr	r1, [pc, #120]	; (8018884 <udp_sendto_if+0xe4>)
 801880a:	481b      	ldr	r0, [pc, #108]	; (8018878 <udp_sendto_if+0xd8>)
 801880c:	f003 f90c 	bl	801ba28 <iprintf>
 8018810:	f06f 030f 	mvn.w	r3, #15
 8018814:	e028      	b.n	8018868 <udp_sendto_if+0xc8>
#endif /* LWIP_IPV6 */
#if LWIP_IPV4 && LWIP_IPV6
  else
#endif /* LWIP_IPV4 && LWIP_IPV6 */
#if LWIP_IPV4
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 8018816:	68fb      	ldr	r3, [r7, #12]
 8018818:	2b00      	cmp	r3, #0
 801881a:	d009      	beq.n	8018830 <udp_sendto_if+0x90>
 801881c:	68fb      	ldr	r3, [r7, #12]
 801881e:	681b      	ldr	r3, [r3, #0]
 8018820:	2b00      	cmp	r3, #0
 8018822:	d005      	beq.n	8018830 <udp_sendto_if+0x90>
        ip4_addr_ismulticast(ip_2_ip4(&pcb->local_ip))) {
 8018824:	68fb      	ldr	r3, [r7, #12]
 8018826:	681b      	ldr	r3, [r3, #0]
 8018828:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801882c:	2be0      	cmp	r3, #224	; 0xe0
 801882e:	d103      	bne.n	8018838 <udp_sendto_if+0x98>
      /* if the local_ip is any or multicast
       * use the outgoing network interface IP address as source address */
      src_ip = netif_ip_addr4(netif);
 8018830:	6a3b      	ldr	r3, [r7, #32]
 8018832:	3304      	adds	r3, #4
 8018834:	617b      	str	r3, [r7, #20]
 8018836:	e00b      	b.n	8018850 <udp_sendto_if+0xb0>
    } else {
      /* check if UDP PCB local IP address is correct
       * this could be an old address if netif->ip_addr has changed */
      if (!ip4_addr_cmp(ip_2_ip4(&(pcb->local_ip)), netif_ip4_addr(netif))) {
 8018838:	68fb      	ldr	r3, [r7, #12]
 801883a:	681a      	ldr	r2, [r3, #0]
 801883c:	6a3b      	ldr	r3, [r7, #32]
 801883e:	3304      	adds	r3, #4
 8018840:	681b      	ldr	r3, [r3, #0]
 8018842:	429a      	cmp	r2, r3
 8018844:	d002      	beq.n	801884c <udp_sendto_if+0xac>
        /* local_ip doesn't match, drop the packet */
        return ERR_RTE;
 8018846:	f06f 0303 	mvn.w	r3, #3
 801884a:	e00d      	b.n	8018868 <udp_sendto_if+0xc8>
      }
      /* use UDP PCB local IP address as source address */
      src_ip = &pcb->local_ip;
 801884c:	68fb      	ldr	r3, [r7, #12]
 801884e:	617b      	str	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
#if LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP
  return udp_sendto_if_src_chksum(pcb, p, dst_ip, dst_port, netif, have_chksum, chksum, src_ip);
#else /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
  return udp_sendto_if_src(pcb, p, dst_ip, dst_port, netif, src_ip);
 8018850:	887a      	ldrh	r2, [r7, #2]
 8018852:	697b      	ldr	r3, [r7, #20]
 8018854:	9301      	str	r3, [sp, #4]
 8018856:	6a3b      	ldr	r3, [r7, #32]
 8018858:	9300      	str	r3, [sp, #0]
 801885a:	4613      	mov	r3, r2
 801885c:	687a      	ldr	r2, [r7, #4]
 801885e:	68b9      	ldr	r1, [r7, #8]
 8018860:	68f8      	ldr	r0, [r7, #12]
 8018862:	f000 f811 	bl	8018888 <udp_sendto_if_src>
 8018866:	4603      	mov	r3, r0
#endif /* LWIP_CHECKSUM_ON_COPY && CHECKSUM_GEN_UDP */
}
 8018868:	4618      	mov	r0, r3
 801886a:	3718      	adds	r7, #24
 801886c:	46bd      	mov	sp, r7
 801886e:	bd80      	pop	{r7, pc}
 8018870:	0801f73c 	.word	0x0801f73c
 8018874:	0801f8b0 	.word	0x0801f8b0
 8018878:	0801f790 	.word	0x0801f790
 801887c:	0801f8cc 	.word	0x0801f8cc
 8018880:	0801f8e8 	.word	0x0801f8e8
 8018884:	0801f908 	.word	0x0801f908

08018888 <udp_sendto_if_src>:
/** @ingroup udp_raw
 * Same as @ref udp_sendto_if, but with source address */
err_t
udp_sendto_if_src(struct udp_pcb *pcb, struct pbuf *p,
                  const ip_addr_t *dst_ip, u16_t dst_port, struct netif *netif, const ip_addr_t *src_ip)
{
 8018888:	b580      	push	{r7, lr}
 801888a:	b08c      	sub	sp, #48	; 0x30
 801888c:	af04      	add	r7, sp, #16
 801888e:	60f8      	str	r0, [r7, #12]
 8018890:	60b9      	str	r1, [r7, #8]
 8018892:	607a      	str	r2, [r7, #4]
 8018894:	807b      	strh	r3, [r7, #2]
  u8_t ip_proto;
  u8_t ttl;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_sendto_if_src: invalid pcb", pcb != NULL, return ERR_ARG);
 8018896:	68fb      	ldr	r3, [r7, #12]
 8018898:	2b00      	cmp	r3, #0
 801889a:	d109      	bne.n	80188b0 <udp_sendto_if_src+0x28>
 801889c:	4b65      	ldr	r3, [pc, #404]	; (8018a34 <udp_sendto_if_src+0x1ac>)
 801889e:	f240 22d1 	movw	r2, #721	; 0x2d1
 80188a2:	4965      	ldr	r1, [pc, #404]	; (8018a38 <udp_sendto_if_src+0x1b0>)
 80188a4:	4865      	ldr	r0, [pc, #404]	; (8018a3c <udp_sendto_if_src+0x1b4>)
 80188a6:	f003 f8bf 	bl	801ba28 <iprintf>
 80188aa:	f06f 030f 	mvn.w	r3, #15
 80188ae:	e0bc      	b.n	8018a2a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid pbuf", p != NULL, return ERR_ARG);
 80188b0:	68bb      	ldr	r3, [r7, #8]
 80188b2:	2b00      	cmp	r3, #0
 80188b4:	d109      	bne.n	80188ca <udp_sendto_if_src+0x42>
 80188b6:	4b5f      	ldr	r3, [pc, #380]	; (8018a34 <udp_sendto_if_src+0x1ac>)
 80188b8:	f240 22d2 	movw	r2, #722	; 0x2d2
 80188bc:	4960      	ldr	r1, [pc, #384]	; (8018a40 <udp_sendto_if_src+0x1b8>)
 80188be:	485f      	ldr	r0, [pc, #380]	; (8018a3c <udp_sendto_if_src+0x1b4>)
 80188c0:	f003 f8b2 	bl	801ba28 <iprintf>
 80188c4:	f06f 030f 	mvn.w	r3, #15
 80188c8:	e0af      	b.n	8018a2a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid dst_ip", dst_ip != NULL, return ERR_ARG);
 80188ca:	687b      	ldr	r3, [r7, #4]
 80188cc:	2b00      	cmp	r3, #0
 80188ce:	d109      	bne.n	80188e4 <udp_sendto_if_src+0x5c>
 80188d0:	4b58      	ldr	r3, [pc, #352]	; (8018a34 <udp_sendto_if_src+0x1ac>)
 80188d2:	f240 22d3 	movw	r2, #723	; 0x2d3
 80188d6:	495b      	ldr	r1, [pc, #364]	; (8018a44 <udp_sendto_if_src+0x1bc>)
 80188d8:	4858      	ldr	r0, [pc, #352]	; (8018a3c <udp_sendto_if_src+0x1b4>)
 80188da:	f003 f8a5 	bl	801ba28 <iprintf>
 80188de:	f06f 030f 	mvn.w	r3, #15
 80188e2:	e0a2      	b.n	8018a2a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid src_ip", src_ip != NULL, return ERR_ARG);
 80188e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80188e6:	2b00      	cmp	r3, #0
 80188e8:	d109      	bne.n	80188fe <udp_sendto_if_src+0x76>
 80188ea:	4b52      	ldr	r3, [pc, #328]	; (8018a34 <udp_sendto_if_src+0x1ac>)
 80188ec:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 80188f0:	4955      	ldr	r1, [pc, #340]	; (8018a48 <udp_sendto_if_src+0x1c0>)
 80188f2:	4852      	ldr	r0, [pc, #328]	; (8018a3c <udp_sendto_if_src+0x1b4>)
 80188f4:	f003 f898 	bl	801ba28 <iprintf>
 80188f8:	f06f 030f 	mvn.w	r3, #15
 80188fc:	e095      	b.n	8018a2a <udp_sendto_if_src+0x1a2>
  LWIP_ERROR("udp_sendto_if_src: invalid netif", netif != NULL, return ERR_ARG);
 80188fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018900:	2b00      	cmp	r3, #0
 8018902:	d109      	bne.n	8018918 <udp_sendto_if_src+0x90>
 8018904:	4b4b      	ldr	r3, [pc, #300]	; (8018a34 <udp_sendto_if_src+0x1ac>)
 8018906:	f240 22d5 	movw	r2, #725	; 0x2d5
 801890a:	4950      	ldr	r1, [pc, #320]	; (8018a4c <udp_sendto_if_src+0x1c4>)
 801890c:	484b      	ldr	r0, [pc, #300]	; (8018a3c <udp_sendto_if_src+0x1b4>)
 801890e:	f003 f88b 	bl	801ba28 <iprintf>
 8018912:	f06f 030f 	mvn.w	r3, #15
 8018916:	e088      	b.n	8018a2a <udp_sendto_if_src+0x1a2>
    return ERR_VAL;
  }
#endif /* LWIP_IPV4 && IP_SOF_BROADCAST */

  /* if the PCB is not yet bound to a port, bind it here */
  if (pcb->local_port == 0) {
 8018918:	68fb      	ldr	r3, [r7, #12]
 801891a:	8a5b      	ldrh	r3, [r3, #18]
 801891c:	2b00      	cmp	r3, #0
 801891e:	d10f      	bne.n	8018940 <udp_sendto_if_src+0xb8>
    LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_send: not yet bound to a port, binding now\n"));
    err = udp_bind(pcb, &pcb->local_ip, pcb->local_port);
 8018920:	68f9      	ldr	r1, [r7, #12]
 8018922:	68fb      	ldr	r3, [r7, #12]
 8018924:	8a5b      	ldrh	r3, [r3, #18]
 8018926:	461a      	mov	r2, r3
 8018928:	68f8      	ldr	r0, [r7, #12]
 801892a:	f000 f893 	bl	8018a54 <udp_bind>
 801892e:	4603      	mov	r3, r0
 8018930:	76fb      	strb	r3, [r7, #27]
    if (err != ERR_OK) {
 8018932:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8018936:	2b00      	cmp	r3, #0
 8018938:	d002      	beq.n	8018940 <udp_sendto_if_src+0xb8>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: forced port bind failed\n"));
      return err;
 801893a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 801893e:	e074      	b.n	8018a2a <udp_sendto_if_src+0x1a2>
    }
  }

  /* packet too large to add a UDP header without causing an overflow? */
  if ((u16_t)(p->tot_len + UDP_HLEN) < p->tot_len) {
 8018940:	68bb      	ldr	r3, [r7, #8]
 8018942:	891b      	ldrh	r3, [r3, #8]
 8018944:	f64f 72f7 	movw	r2, #65527	; 0xfff7
 8018948:	4293      	cmp	r3, r2
 801894a:	d902      	bls.n	8018952 <udp_sendto_if_src+0xca>
    return ERR_MEM;
 801894c:	f04f 33ff 	mov.w	r3, #4294967295
 8018950:	e06b      	b.n	8018a2a <udp_sendto_if_src+0x1a2>
  }
  /* not enough space to add an UDP header to first pbuf in given p chain? */
  if (pbuf_add_header(p, UDP_HLEN)) {
 8018952:	2108      	movs	r1, #8
 8018954:	68b8      	ldr	r0, [r7, #8]
 8018956:	f7f9 f85f 	bl	8011a18 <pbuf_add_header>
 801895a:	4603      	mov	r3, r0
 801895c:	2b00      	cmp	r3, #0
 801895e:	d015      	beq.n	801898c <udp_sendto_if_src+0x104>
    /* allocate header in a separate new pbuf */
    q = pbuf_alloc(PBUF_IP, UDP_HLEN, PBUF_RAM);
 8018960:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018964:	2108      	movs	r1, #8
 8018966:	2022      	movs	r0, #34	; 0x22
 8018968:	f7f8 fe08 	bl	801157c <pbuf_alloc>
 801896c:	61f8      	str	r0, [r7, #28]
    /* new header pbuf could not be allocated? */
    if (q == NULL) {
 801896e:	69fb      	ldr	r3, [r7, #28]
 8018970:	2b00      	cmp	r3, #0
 8018972:	d102      	bne.n	801897a <udp_sendto_if_src+0xf2>
      LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("udp_send: could not allocate header\n"));
      return ERR_MEM;
 8018974:	f04f 33ff 	mov.w	r3, #4294967295
 8018978:	e057      	b.n	8018a2a <udp_sendto_if_src+0x1a2>
    }
    if (p->tot_len != 0) {
 801897a:	68bb      	ldr	r3, [r7, #8]
 801897c:	891b      	ldrh	r3, [r3, #8]
 801897e:	2b00      	cmp	r3, #0
 8018980:	d006      	beq.n	8018990 <udp_sendto_if_src+0x108>
      /* chain header q in front of given pbuf p (only if p contains data) */
      pbuf_chain(q, p);
 8018982:	68b9      	ldr	r1, [r7, #8]
 8018984:	69f8      	ldr	r0, [r7, #28]
 8018986:	f7f9 fa01 	bl	8011d8c <pbuf_chain>
 801898a:	e001      	b.n	8018990 <udp_sendto_if_src+0x108>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_send: added header pbuf %p before given pbuf %p\n", (void *)q, (void *)p));
  } else {
    /* adding space for header within p succeeded */
    /* first pbuf q equals given pbuf */
    q = p;
 801898c:	68bb      	ldr	r3, [r7, #8]
 801898e:	61fb      	str	r3, [r7, #28]
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: added header in given pbuf %p\n", (void *)p));
  }
  LWIP_ASSERT("check that first pbuf can hold struct udp_hdr",
 8018990:	69fb      	ldr	r3, [r7, #28]
 8018992:	895b      	ldrh	r3, [r3, #10]
 8018994:	2b07      	cmp	r3, #7
 8018996:	d806      	bhi.n	80189a6 <udp_sendto_if_src+0x11e>
 8018998:	4b26      	ldr	r3, [pc, #152]	; (8018a34 <udp_sendto_if_src+0x1ac>)
 801899a:	f240 320d 	movw	r2, #781	; 0x30d
 801899e:	492c      	ldr	r1, [pc, #176]	; (8018a50 <udp_sendto_if_src+0x1c8>)
 80189a0:	4826      	ldr	r0, [pc, #152]	; (8018a3c <udp_sendto_if_src+0x1b4>)
 80189a2:	f003 f841 	bl	801ba28 <iprintf>
              (q->len >= sizeof(struct udp_hdr)));
  /* q now represents the packet to be sent */
  udphdr = (struct udp_hdr *)q->payload;
 80189a6:	69fb      	ldr	r3, [r7, #28]
 80189a8:	685b      	ldr	r3, [r3, #4]
 80189aa:	617b      	str	r3, [r7, #20]
  udphdr->src = lwip_htons(pcb->local_port);
 80189ac:	68fb      	ldr	r3, [r7, #12]
 80189ae:	8a5b      	ldrh	r3, [r3, #18]
 80189b0:	4618      	mov	r0, r3
 80189b2:	f7f7 fd7f 	bl	80104b4 <lwip_htons>
 80189b6:	4603      	mov	r3, r0
 80189b8:	461a      	mov	r2, r3
 80189ba:	697b      	ldr	r3, [r7, #20]
 80189bc:	801a      	strh	r2, [r3, #0]
  udphdr->dest = lwip_htons(dst_port);
 80189be:	887b      	ldrh	r3, [r7, #2]
 80189c0:	4618      	mov	r0, r3
 80189c2:	f7f7 fd77 	bl	80104b4 <lwip_htons>
 80189c6:	4603      	mov	r3, r0
 80189c8:	461a      	mov	r2, r3
 80189ca:	697b      	ldr	r3, [r7, #20]
 80189cc:	805a      	strh	r2, [r3, #2]
  /* in UDP, 0 checksum means 'no checksum' */
  udphdr->chksum = 0x0000;
 80189ce:	697b      	ldr	r3, [r7, #20]
 80189d0:	2200      	movs	r2, #0
 80189d2:	719a      	strb	r2, [r3, #6]
 80189d4:	2200      	movs	r2, #0
 80189d6:	71da      	strb	r2, [r3, #7]
    ip_proto = IP_PROTO_UDPLITE;
  } else
#endif /* LWIP_UDPLITE */
  {      /* UDP */
    LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP packet length %"U16_F"\n", q->tot_len));
    udphdr->len = lwip_htons(q->tot_len);
 80189d8:	69fb      	ldr	r3, [r7, #28]
 80189da:	891b      	ldrh	r3, [r3, #8]
 80189dc:	4618      	mov	r0, r3
 80189de:	f7f7 fd69 	bl	80104b4 <lwip_htons>
 80189e2:	4603      	mov	r3, r0
 80189e4:	461a      	mov	r2, r3
 80189e6:	697b      	ldr	r3, [r7, #20]
 80189e8:	809a      	strh	r2, [r3, #4]
        }
        udphdr->chksum = udpchksum;
      }
    }
#endif /* CHECKSUM_GEN_UDP */
    ip_proto = IP_PROTO_UDP;
 80189ea:	2311      	movs	r3, #17
 80189ec:	74fb      	strb	r3, [r7, #19]

  /* Determine TTL to use */
#if LWIP_MULTICAST_TX_OPTIONS
  ttl = (ip_addr_ismulticast(dst_ip) ? udp_get_multicast_ttl(pcb) : pcb->ttl);
#else /* LWIP_MULTICAST_TX_OPTIONS */
  ttl = pcb->ttl;
 80189ee:	68fb      	ldr	r3, [r7, #12]
 80189f0:	7adb      	ldrb	r3, [r3, #11]
 80189f2:	74bb      	strb	r3, [r7, #18]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: UDP checksum 0x%04"X16_F"\n", udphdr->chksum));
  LWIP_DEBUGF(UDP_DEBUG, ("udp_send: ip_output_if (,,,,0x%02"X16_F",)\n", (u16_t)ip_proto));
  /* output to IP */
  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if_src(q, src_ip, dst_ip, ttl, pcb->tos, ip_proto, netif);
 80189f4:	68fb      	ldr	r3, [r7, #12]
 80189f6:	7a9b      	ldrb	r3, [r3, #10]
 80189f8:	7cb9      	ldrb	r1, [r7, #18]
 80189fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80189fc:	9202      	str	r2, [sp, #8]
 80189fe:	7cfa      	ldrb	r2, [r7, #19]
 8018a00:	9201      	str	r2, [sp, #4]
 8018a02:	9300      	str	r3, [sp, #0]
 8018a04:	460b      	mov	r3, r1
 8018a06:	687a      	ldr	r2, [r7, #4]
 8018a08:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8018a0a:	69f8      	ldr	r0, [r7, #28]
 8018a0c:	f001 fc22 	bl	801a254 <ip4_output_if_src>
 8018a10:	4603      	mov	r3, r0
 8018a12:	76fb      	strb	r3, [r7, #27]

  /* @todo: must this be increased even if error occurred? */
  MIB2_STATS_INC(mib2.udpoutdatagrams);

  /* did we chain a separate header pbuf earlier? */
  if (q != p) {
 8018a14:	69fa      	ldr	r2, [r7, #28]
 8018a16:	68bb      	ldr	r3, [r7, #8]
 8018a18:	429a      	cmp	r2, r3
 8018a1a:	d004      	beq.n	8018a26 <udp_sendto_if_src+0x19e>
    /* free the header pbuf */
    pbuf_free(q);
 8018a1c:	69f8      	ldr	r0, [r7, #28]
 8018a1e:	f7f9 f891 	bl	8011b44 <pbuf_free>
    q = NULL;
 8018a22:	2300      	movs	r3, #0
 8018a24:	61fb      	str	r3, [r7, #28]
    /* p is still referenced by the caller, and will live on */
  }

  UDP_STATS_INC(udp.xmit);
  return err;
 8018a26:	f997 301b 	ldrsb.w	r3, [r7, #27]
}
 8018a2a:	4618      	mov	r0, r3
 8018a2c:	3720      	adds	r7, #32
 8018a2e:	46bd      	mov	sp, r7
 8018a30:	bd80      	pop	{r7, pc}
 8018a32:	bf00      	nop
 8018a34:	0801f73c 	.word	0x0801f73c
 8018a38:	0801f928 	.word	0x0801f928
 8018a3c:	0801f790 	.word	0x0801f790
 8018a40:	0801f948 	.word	0x0801f948
 8018a44:	0801f968 	.word	0x0801f968
 8018a48:	0801f98c 	.word	0x0801f98c
 8018a4c:	0801f9b0 	.word	0x0801f9b0
 8018a50:	0801f9d4 	.word	0x0801f9d4

08018a54 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8018a54:	b580      	push	{r7, lr}
 8018a56:	b086      	sub	sp, #24
 8018a58:	af00      	add	r7, sp, #0
 8018a5a:	60f8      	str	r0, [r7, #12]
 8018a5c:	60b9      	str	r1, [r7, #8]
 8018a5e:	4613      	mov	r3, r2
 8018a60:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8018a62:	68bb      	ldr	r3, [r7, #8]
 8018a64:	2b00      	cmp	r3, #0
 8018a66:	d101      	bne.n	8018a6c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8018a68:	4b39      	ldr	r3, [pc, #228]	; (8018b50 <udp_bind+0xfc>)
 8018a6a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8018a6c:	68fb      	ldr	r3, [r7, #12]
 8018a6e:	2b00      	cmp	r3, #0
 8018a70:	d109      	bne.n	8018a86 <udp_bind+0x32>
 8018a72:	4b38      	ldr	r3, [pc, #224]	; (8018b54 <udp_bind+0x100>)
 8018a74:	f240 32b7 	movw	r2, #951	; 0x3b7
 8018a78:	4937      	ldr	r1, [pc, #220]	; (8018b58 <udp_bind+0x104>)
 8018a7a:	4838      	ldr	r0, [pc, #224]	; (8018b5c <udp_bind+0x108>)
 8018a7c:	f002 ffd4 	bl	801ba28 <iprintf>
 8018a80:	f06f 030f 	mvn.w	r3, #15
 8018a84:	e060      	b.n	8018b48 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8018a86:	2300      	movs	r3, #0
 8018a88:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8018a8a:	4b35      	ldr	r3, [pc, #212]	; (8018b60 <udp_bind+0x10c>)
 8018a8c:	681b      	ldr	r3, [r3, #0]
 8018a8e:	617b      	str	r3, [r7, #20]
 8018a90:	e009      	b.n	8018aa6 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 8018a92:	68fa      	ldr	r2, [r7, #12]
 8018a94:	697b      	ldr	r3, [r7, #20]
 8018a96:	429a      	cmp	r2, r3
 8018a98:	d102      	bne.n	8018aa0 <udp_bind+0x4c>
      rebind = 1;
 8018a9a:	2301      	movs	r3, #1
 8018a9c:	74fb      	strb	r3, [r7, #19]
      break;
 8018a9e:	e005      	b.n	8018aac <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8018aa0:	697b      	ldr	r3, [r7, #20]
 8018aa2:	68db      	ldr	r3, [r3, #12]
 8018aa4:	617b      	str	r3, [r7, #20]
 8018aa6:	697b      	ldr	r3, [r7, #20]
 8018aa8:	2b00      	cmp	r3, #0
 8018aaa:	d1f2      	bne.n	8018a92 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 8018aac:	88fb      	ldrh	r3, [r7, #6]
 8018aae:	2b00      	cmp	r3, #0
 8018ab0:	d109      	bne.n	8018ac6 <udp_bind+0x72>
    port = udp_new_port();
 8018ab2:	f7ff fc35 	bl	8018320 <udp_new_port>
 8018ab6:	4603      	mov	r3, r0
 8018ab8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8018aba:	88fb      	ldrh	r3, [r7, #6]
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d12c      	bne.n	8018b1a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 8018ac0:	f06f 0307 	mvn.w	r3, #7
 8018ac4:	e040      	b.n	8018b48 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8018ac6:	4b26      	ldr	r3, [pc, #152]	; (8018b60 <udp_bind+0x10c>)
 8018ac8:	681b      	ldr	r3, [r3, #0]
 8018aca:	617b      	str	r3, [r7, #20]
 8018acc:	e022      	b.n	8018b14 <udp_bind+0xc0>
      if (pcb != ipcb) {
 8018ace:	68fa      	ldr	r2, [r7, #12]
 8018ad0:	697b      	ldr	r3, [r7, #20]
 8018ad2:	429a      	cmp	r2, r3
 8018ad4:	d01b      	beq.n	8018b0e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 8018ad6:	697b      	ldr	r3, [r7, #20]
 8018ad8:	8a5b      	ldrh	r3, [r3, #18]
 8018ada:	88fa      	ldrh	r2, [r7, #6]
 8018adc:	429a      	cmp	r2, r3
 8018ade:	d116      	bne.n	8018b0e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018ae0:	697b      	ldr	r3, [r7, #20]
 8018ae2:	681a      	ldr	r2, [r3, #0]
 8018ae4:	68bb      	ldr	r3, [r7, #8]
 8018ae6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 8018ae8:	429a      	cmp	r2, r3
 8018aea:	d00d      	beq.n	8018b08 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018aec:	68bb      	ldr	r3, [r7, #8]
 8018aee:	2b00      	cmp	r3, #0
 8018af0:	d00a      	beq.n	8018b08 <udp_bind+0xb4>
 8018af2:	68bb      	ldr	r3, [r7, #8]
 8018af4:	681b      	ldr	r3, [r3, #0]
 8018af6:	2b00      	cmp	r3, #0
 8018af8:	d006      	beq.n	8018b08 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8018afa:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 8018afc:	2b00      	cmp	r3, #0
 8018afe:	d003      	beq.n	8018b08 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8018b00:	697b      	ldr	r3, [r7, #20]
 8018b02:	681b      	ldr	r3, [r3, #0]
 8018b04:	2b00      	cmp	r3, #0
 8018b06:	d102      	bne.n	8018b0e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8018b08:	f06f 0307 	mvn.w	r3, #7
 8018b0c:	e01c      	b.n	8018b48 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 8018b0e:	697b      	ldr	r3, [r7, #20]
 8018b10:	68db      	ldr	r3, [r3, #12]
 8018b12:	617b      	str	r3, [r7, #20]
 8018b14:	697b      	ldr	r3, [r7, #20]
 8018b16:	2b00      	cmp	r3, #0
 8018b18:	d1d9      	bne.n	8018ace <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 8018b1a:	68bb      	ldr	r3, [r7, #8]
 8018b1c:	2b00      	cmp	r3, #0
 8018b1e:	d002      	beq.n	8018b26 <udp_bind+0xd2>
 8018b20:	68bb      	ldr	r3, [r7, #8]
 8018b22:	681b      	ldr	r3, [r3, #0]
 8018b24:	e000      	b.n	8018b28 <udp_bind+0xd4>
 8018b26:	2300      	movs	r3, #0
 8018b28:	68fa      	ldr	r2, [r7, #12]
 8018b2a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 8018b2c:	68fb      	ldr	r3, [r7, #12]
 8018b2e:	88fa      	ldrh	r2, [r7, #6]
 8018b30:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8018b32:	7cfb      	ldrb	r3, [r7, #19]
 8018b34:	2b00      	cmp	r3, #0
 8018b36:	d106      	bne.n	8018b46 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8018b38:	4b09      	ldr	r3, [pc, #36]	; (8018b60 <udp_bind+0x10c>)
 8018b3a:	681a      	ldr	r2, [r3, #0]
 8018b3c:	68fb      	ldr	r3, [r7, #12]
 8018b3e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8018b40:	4a07      	ldr	r2, [pc, #28]	; (8018b60 <udp_bind+0x10c>)
 8018b42:	68fb      	ldr	r3, [r7, #12]
 8018b44:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8018b46:	2300      	movs	r3, #0
}
 8018b48:	4618      	mov	r0, r3
 8018b4a:	3718      	adds	r7, #24
 8018b4c:	46bd      	mov	sp, r7
 8018b4e:	bd80      	pop	{r7, pc}
 8018b50:	08020298 	.word	0x08020298
 8018b54:	0801f73c 	.word	0x0801f73c
 8018b58:	0801fa04 	.word	0x0801fa04
 8018b5c:	0801f790 	.word	0x0801f790
 8018b60:	2000dd30 	.word	0x2000dd30

08018b64 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8018b64:	b580      	push	{r7, lr}
 8018b66:	b084      	sub	sp, #16
 8018b68:	af00      	add	r7, sp, #0
 8018b6a:	60f8      	str	r0, [r7, #12]
 8018b6c:	60b9      	str	r1, [r7, #8]
 8018b6e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8018b70:	68fb      	ldr	r3, [r7, #12]
 8018b72:	2b00      	cmp	r3, #0
 8018b74:	d107      	bne.n	8018b86 <udp_recv+0x22>
 8018b76:	4b08      	ldr	r3, [pc, #32]	; (8018b98 <udp_recv+0x34>)
 8018b78:	f240 428a 	movw	r2, #1162	; 0x48a
 8018b7c:	4907      	ldr	r1, [pc, #28]	; (8018b9c <udp_recv+0x38>)
 8018b7e:	4808      	ldr	r0, [pc, #32]	; (8018ba0 <udp_recv+0x3c>)
 8018b80:	f002 ff52 	bl	801ba28 <iprintf>
 8018b84:	e005      	b.n	8018b92 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8018b86:	68fb      	ldr	r3, [r7, #12]
 8018b88:	68ba      	ldr	r2, [r7, #8]
 8018b8a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 8018b8c:	68fb      	ldr	r3, [r7, #12]
 8018b8e:	687a      	ldr	r2, [r7, #4]
 8018b90:	61da      	str	r2, [r3, #28]
}
 8018b92:	3710      	adds	r7, #16
 8018b94:	46bd      	mov	sp, r7
 8018b96:	bd80      	pop	{r7, pc}
 8018b98:	0801f73c 	.word	0x0801f73c
 8018b9c:	0801fa70 	.word	0x0801fa70
 8018ba0:	0801f790 	.word	0x0801f790

08018ba4 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 8018ba4:	b580      	push	{r7, lr}
 8018ba6:	b084      	sub	sp, #16
 8018ba8:	af00      	add	r7, sp, #0
 8018baa:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 8018bac:	687b      	ldr	r3, [r7, #4]
 8018bae:	2b00      	cmp	r3, #0
 8018bb0:	d107      	bne.n	8018bc2 <udp_remove+0x1e>
 8018bb2:	4b19      	ldr	r3, [pc, #100]	; (8018c18 <udp_remove+0x74>)
 8018bb4:	f240 42a1 	movw	r2, #1185	; 0x4a1
 8018bb8:	4918      	ldr	r1, [pc, #96]	; (8018c1c <udp_remove+0x78>)
 8018bba:	4819      	ldr	r0, [pc, #100]	; (8018c20 <udp_remove+0x7c>)
 8018bbc:	f002 ff34 	bl	801ba28 <iprintf>
 8018bc0:	e026      	b.n	8018c10 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 8018bc2:	4b18      	ldr	r3, [pc, #96]	; (8018c24 <udp_remove+0x80>)
 8018bc4:	681b      	ldr	r3, [r3, #0]
 8018bc6:	687a      	ldr	r2, [r7, #4]
 8018bc8:	429a      	cmp	r2, r3
 8018bca:	d105      	bne.n	8018bd8 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 8018bcc:	4b15      	ldr	r3, [pc, #84]	; (8018c24 <udp_remove+0x80>)
 8018bce:	681b      	ldr	r3, [r3, #0]
 8018bd0:	68db      	ldr	r3, [r3, #12]
 8018bd2:	4a14      	ldr	r2, [pc, #80]	; (8018c24 <udp_remove+0x80>)
 8018bd4:	6013      	str	r3, [r2, #0]
 8018bd6:	e017      	b.n	8018c08 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8018bd8:	4b12      	ldr	r3, [pc, #72]	; (8018c24 <udp_remove+0x80>)
 8018bda:	681b      	ldr	r3, [r3, #0]
 8018bdc:	60fb      	str	r3, [r7, #12]
 8018bde:	e010      	b.n	8018c02 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 8018be0:	68fb      	ldr	r3, [r7, #12]
 8018be2:	68db      	ldr	r3, [r3, #12]
 8018be4:	2b00      	cmp	r3, #0
 8018be6:	d009      	beq.n	8018bfc <udp_remove+0x58>
 8018be8:	68fb      	ldr	r3, [r7, #12]
 8018bea:	68db      	ldr	r3, [r3, #12]
 8018bec:	687a      	ldr	r2, [r7, #4]
 8018bee:	429a      	cmp	r2, r3
 8018bf0:	d104      	bne.n	8018bfc <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8018bf2:	687b      	ldr	r3, [r7, #4]
 8018bf4:	68da      	ldr	r2, [r3, #12]
 8018bf6:	68fb      	ldr	r3, [r7, #12]
 8018bf8:	60da      	str	r2, [r3, #12]
        break;
 8018bfa:	e005      	b.n	8018c08 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8018bfc:	68fb      	ldr	r3, [r7, #12]
 8018bfe:	68db      	ldr	r3, [r3, #12]
 8018c00:	60fb      	str	r3, [r7, #12]
 8018c02:	68fb      	ldr	r3, [r7, #12]
 8018c04:	2b00      	cmp	r3, #0
 8018c06:	d1eb      	bne.n	8018be0 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8018c08:	6879      	ldr	r1, [r7, #4]
 8018c0a:	2000      	movs	r0, #0
 8018c0c:	f7f8 f95a 	bl	8010ec4 <memp_free>
}
 8018c10:	3710      	adds	r7, #16
 8018c12:	46bd      	mov	sp, r7
 8018c14:	bd80      	pop	{r7, pc}
 8018c16:	bf00      	nop
 8018c18:	0801f73c 	.word	0x0801f73c
 8018c1c:	0801fa88 	.word	0x0801fa88
 8018c20:	0801f790 	.word	0x0801f790
 8018c24:	2000dd30 	.word	0x2000dd30

08018c28 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8018c28:	b580      	push	{r7, lr}
 8018c2a:	b082      	sub	sp, #8
 8018c2c:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8018c2e:	2000      	movs	r0, #0
 8018c30:	f7f8 f8f6 	bl	8010e20 <memp_malloc>
 8018c34:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8018c36:	687b      	ldr	r3, [r7, #4]
 8018c38:	2b00      	cmp	r3, #0
 8018c3a:	d007      	beq.n	8018c4c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8018c3c:	2220      	movs	r2, #32
 8018c3e:	2100      	movs	r1, #0
 8018c40:	6878      	ldr	r0, [r7, #4]
 8018c42:	f002 fe3f 	bl	801b8c4 <memset>
    pcb->ttl = UDP_TTL;
 8018c46:	687b      	ldr	r3, [r7, #4]
 8018c48:	22ff      	movs	r2, #255	; 0xff
 8018c4a:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8018c4c:	687b      	ldr	r3, [r7, #4]
}
 8018c4e:	4618      	mov	r0, r3
 8018c50:	3708      	adds	r7, #8
 8018c52:	46bd      	mov	sp, r7
 8018c54:	bd80      	pop	{r7, pc}

08018c56 <udp_new_ip_type>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new_ip_type(u8_t type)
{
 8018c56:	b580      	push	{r7, lr}
 8018c58:	b084      	sub	sp, #16
 8018c5a:	af00      	add	r7, sp, #0
 8018c5c:	4603      	mov	r3, r0
 8018c5e:	71fb      	strb	r3, [r7, #7]
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = udp_new();
 8018c60:	f7ff ffe2 	bl	8018c28 <udp_new>
 8018c64:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 8018c66:	68fb      	ldr	r3, [r7, #12]
}
 8018c68:	4618      	mov	r0, r3
 8018c6a:	3710      	adds	r7, #16
 8018c6c:	46bd      	mov	sp, r7
 8018c6e:	bd80      	pop	{r7, pc}

08018c70 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8018c70:	b480      	push	{r7}
 8018c72:	b085      	sub	sp, #20
 8018c74:	af00      	add	r7, sp, #0
 8018c76:	6078      	str	r0, [r7, #4]
 8018c78:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8018c7a:	687b      	ldr	r3, [r7, #4]
 8018c7c:	2b00      	cmp	r3, #0
 8018c7e:	d01e      	beq.n	8018cbe <udp_netif_ip_addr_changed+0x4e>
 8018c80:	687b      	ldr	r3, [r7, #4]
 8018c82:	681b      	ldr	r3, [r3, #0]
 8018c84:	2b00      	cmp	r3, #0
 8018c86:	d01a      	beq.n	8018cbe <udp_netif_ip_addr_changed+0x4e>
 8018c88:	683b      	ldr	r3, [r7, #0]
 8018c8a:	2b00      	cmp	r3, #0
 8018c8c:	d017      	beq.n	8018cbe <udp_netif_ip_addr_changed+0x4e>
 8018c8e:	683b      	ldr	r3, [r7, #0]
 8018c90:	681b      	ldr	r3, [r3, #0]
 8018c92:	2b00      	cmp	r3, #0
 8018c94:	d013      	beq.n	8018cbe <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8018c96:	4b0d      	ldr	r3, [pc, #52]	; (8018ccc <udp_netif_ip_addr_changed+0x5c>)
 8018c98:	681b      	ldr	r3, [r3, #0]
 8018c9a:	60fb      	str	r3, [r7, #12]
 8018c9c:	e00c      	b.n	8018cb8 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8018c9e:	68fb      	ldr	r3, [r7, #12]
 8018ca0:	681a      	ldr	r2, [r3, #0]
 8018ca2:	687b      	ldr	r3, [r7, #4]
 8018ca4:	681b      	ldr	r3, [r3, #0]
 8018ca6:	429a      	cmp	r2, r3
 8018ca8:	d103      	bne.n	8018cb2 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8018caa:	683b      	ldr	r3, [r7, #0]
 8018cac:	681a      	ldr	r2, [r3, #0]
 8018cae:	68fb      	ldr	r3, [r7, #12]
 8018cb0:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8018cb2:	68fb      	ldr	r3, [r7, #12]
 8018cb4:	68db      	ldr	r3, [r3, #12]
 8018cb6:	60fb      	str	r3, [r7, #12]
 8018cb8:	68fb      	ldr	r3, [r7, #12]
 8018cba:	2b00      	cmp	r3, #0
 8018cbc:	d1ef      	bne.n	8018c9e <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8018cbe:	bf00      	nop
 8018cc0:	3714      	adds	r7, #20
 8018cc2:	46bd      	mov	sp, r7
 8018cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cc8:	4770      	bx	lr
 8018cca:	bf00      	nop
 8018ccc:	2000dd30 	.word	0x2000dd30

08018cd0 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8018cd0:	b580      	push	{r7, lr}
 8018cd2:	b082      	sub	sp, #8
 8018cd4:	af00      	add	r7, sp, #0
 8018cd6:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8018cd8:	4915      	ldr	r1, [pc, #84]	; (8018d30 <etharp_free_entry+0x60>)
 8018cda:	687a      	ldr	r2, [r7, #4]
 8018cdc:	4613      	mov	r3, r2
 8018cde:	005b      	lsls	r3, r3, #1
 8018ce0:	4413      	add	r3, r2
 8018ce2:	00db      	lsls	r3, r3, #3
 8018ce4:	440b      	add	r3, r1
 8018ce6:	681b      	ldr	r3, [r3, #0]
 8018ce8:	2b00      	cmp	r3, #0
 8018cea:	d013      	beq.n	8018d14 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8018cec:	4910      	ldr	r1, [pc, #64]	; (8018d30 <etharp_free_entry+0x60>)
 8018cee:	687a      	ldr	r2, [r7, #4]
 8018cf0:	4613      	mov	r3, r2
 8018cf2:	005b      	lsls	r3, r3, #1
 8018cf4:	4413      	add	r3, r2
 8018cf6:	00db      	lsls	r3, r3, #3
 8018cf8:	440b      	add	r3, r1
 8018cfa:	681b      	ldr	r3, [r3, #0]
 8018cfc:	4618      	mov	r0, r3
 8018cfe:	f7f8 ff21 	bl	8011b44 <pbuf_free>
    arp_table[i].q = NULL;
 8018d02:	490b      	ldr	r1, [pc, #44]	; (8018d30 <etharp_free_entry+0x60>)
 8018d04:	687a      	ldr	r2, [r7, #4]
 8018d06:	4613      	mov	r3, r2
 8018d08:	005b      	lsls	r3, r3, #1
 8018d0a:	4413      	add	r3, r2
 8018d0c:	00db      	lsls	r3, r3, #3
 8018d0e:	440b      	add	r3, r1
 8018d10:	2200      	movs	r2, #0
 8018d12:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8018d14:	4906      	ldr	r1, [pc, #24]	; (8018d30 <etharp_free_entry+0x60>)
 8018d16:	687a      	ldr	r2, [r7, #4]
 8018d18:	4613      	mov	r3, r2
 8018d1a:	005b      	lsls	r3, r3, #1
 8018d1c:	4413      	add	r3, r2
 8018d1e:	00db      	lsls	r3, r3, #3
 8018d20:	440b      	add	r3, r1
 8018d22:	3314      	adds	r3, #20
 8018d24:	2200      	movs	r2, #0
 8018d26:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8018d28:	bf00      	nop
 8018d2a:	3708      	adds	r7, #8
 8018d2c:	46bd      	mov	sp, r7
 8018d2e:	bd80      	pop	{r7, pc}
 8018d30:	200069d8 	.word	0x200069d8

08018d34 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8018d34:	b580      	push	{r7, lr}
 8018d36:	b082      	sub	sp, #8
 8018d38:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018d3a:	2300      	movs	r3, #0
 8018d3c:	607b      	str	r3, [r7, #4]
 8018d3e:	e096      	b.n	8018e6e <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8018d40:	494f      	ldr	r1, [pc, #316]	; (8018e80 <etharp_tmr+0x14c>)
 8018d42:	687a      	ldr	r2, [r7, #4]
 8018d44:	4613      	mov	r3, r2
 8018d46:	005b      	lsls	r3, r3, #1
 8018d48:	4413      	add	r3, r2
 8018d4a:	00db      	lsls	r3, r3, #3
 8018d4c:	440b      	add	r3, r1
 8018d4e:	3314      	adds	r3, #20
 8018d50:	781b      	ldrb	r3, [r3, #0]
 8018d52:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8018d54:	78fb      	ldrb	r3, [r7, #3]
 8018d56:	2b00      	cmp	r3, #0
 8018d58:	f000 8086 	beq.w	8018e68 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8018d5c:	4948      	ldr	r1, [pc, #288]	; (8018e80 <etharp_tmr+0x14c>)
 8018d5e:	687a      	ldr	r2, [r7, #4]
 8018d60:	4613      	mov	r3, r2
 8018d62:	005b      	lsls	r3, r3, #1
 8018d64:	4413      	add	r3, r2
 8018d66:	00db      	lsls	r3, r3, #3
 8018d68:	440b      	add	r3, r1
 8018d6a:	3312      	adds	r3, #18
 8018d6c:	881b      	ldrh	r3, [r3, #0]
 8018d6e:	3301      	adds	r3, #1
 8018d70:	b298      	uxth	r0, r3
 8018d72:	4943      	ldr	r1, [pc, #268]	; (8018e80 <etharp_tmr+0x14c>)
 8018d74:	687a      	ldr	r2, [r7, #4]
 8018d76:	4613      	mov	r3, r2
 8018d78:	005b      	lsls	r3, r3, #1
 8018d7a:	4413      	add	r3, r2
 8018d7c:	00db      	lsls	r3, r3, #3
 8018d7e:	440b      	add	r3, r1
 8018d80:	3312      	adds	r3, #18
 8018d82:	4602      	mov	r2, r0
 8018d84:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8018d86:	493e      	ldr	r1, [pc, #248]	; (8018e80 <etharp_tmr+0x14c>)
 8018d88:	687a      	ldr	r2, [r7, #4]
 8018d8a:	4613      	mov	r3, r2
 8018d8c:	005b      	lsls	r3, r3, #1
 8018d8e:	4413      	add	r3, r2
 8018d90:	00db      	lsls	r3, r3, #3
 8018d92:	440b      	add	r3, r1
 8018d94:	3312      	adds	r3, #18
 8018d96:	881b      	ldrh	r3, [r3, #0]
 8018d98:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8018d9c:	d215      	bcs.n	8018dca <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8018d9e:	4938      	ldr	r1, [pc, #224]	; (8018e80 <etharp_tmr+0x14c>)
 8018da0:	687a      	ldr	r2, [r7, #4]
 8018da2:	4613      	mov	r3, r2
 8018da4:	005b      	lsls	r3, r3, #1
 8018da6:	4413      	add	r3, r2
 8018da8:	00db      	lsls	r3, r3, #3
 8018daa:	440b      	add	r3, r1
 8018dac:	3314      	adds	r3, #20
 8018dae:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8018db0:	2b01      	cmp	r3, #1
 8018db2:	d10e      	bne.n	8018dd2 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8018db4:	4932      	ldr	r1, [pc, #200]	; (8018e80 <etharp_tmr+0x14c>)
 8018db6:	687a      	ldr	r2, [r7, #4]
 8018db8:	4613      	mov	r3, r2
 8018dba:	005b      	lsls	r3, r3, #1
 8018dbc:	4413      	add	r3, r2
 8018dbe:	00db      	lsls	r3, r3, #3
 8018dc0:	440b      	add	r3, r1
 8018dc2:	3312      	adds	r3, #18
 8018dc4:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8018dc6:	2b04      	cmp	r3, #4
 8018dc8:	d903      	bls.n	8018dd2 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8018dca:	6878      	ldr	r0, [r7, #4]
 8018dcc:	f7ff ff80 	bl	8018cd0 <etharp_free_entry>
 8018dd0:	e04a      	b.n	8018e68 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8018dd2:	492b      	ldr	r1, [pc, #172]	; (8018e80 <etharp_tmr+0x14c>)
 8018dd4:	687a      	ldr	r2, [r7, #4]
 8018dd6:	4613      	mov	r3, r2
 8018dd8:	005b      	lsls	r3, r3, #1
 8018dda:	4413      	add	r3, r2
 8018ddc:	00db      	lsls	r3, r3, #3
 8018dde:	440b      	add	r3, r1
 8018de0:	3314      	adds	r3, #20
 8018de2:	781b      	ldrb	r3, [r3, #0]
 8018de4:	2b03      	cmp	r3, #3
 8018de6:	d10a      	bne.n	8018dfe <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8018de8:	4925      	ldr	r1, [pc, #148]	; (8018e80 <etharp_tmr+0x14c>)
 8018dea:	687a      	ldr	r2, [r7, #4]
 8018dec:	4613      	mov	r3, r2
 8018dee:	005b      	lsls	r3, r3, #1
 8018df0:	4413      	add	r3, r2
 8018df2:	00db      	lsls	r3, r3, #3
 8018df4:	440b      	add	r3, r1
 8018df6:	3314      	adds	r3, #20
 8018df8:	2204      	movs	r2, #4
 8018dfa:	701a      	strb	r2, [r3, #0]
 8018dfc:	e034      	b.n	8018e68 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8018dfe:	4920      	ldr	r1, [pc, #128]	; (8018e80 <etharp_tmr+0x14c>)
 8018e00:	687a      	ldr	r2, [r7, #4]
 8018e02:	4613      	mov	r3, r2
 8018e04:	005b      	lsls	r3, r3, #1
 8018e06:	4413      	add	r3, r2
 8018e08:	00db      	lsls	r3, r3, #3
 8018e0a:	440b      	add	r3, r1
 8018e0c:	3314      	adds	r3, #20
 8018e0e:	781b      	ldrb	r3, [r3, #0]
 8018e10:	2b04      	cmp	r3, #4
 8018e12:	d10a      	bne.n	8018e2a <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8018e14:	491a      	ldr	r1, [pc, #104]	; (8018e80 <etharp_tmr+0x14c>)
 8018e16:	687a      	ldr	r2, [r7, #4]
 8018e18:	4613      	mov	r3, r2
 8018e1a:	005b      	lsls	r3, r3, #1
 8018e1c:	4413      	add	r3, r2
 8018e1e:	00db      	lsls	r3, r3, #3
 8018e20:	440b      	add	r3, r1
 8018e22:	3314      	adds	r3, #20
 8018e24:	2202      	movs	r2, #2
 8018e26:	701a      	strb	r2, [r3, #0]
 8018e28:	e01e      	b.n	8018e68 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8018e2a:	4915      	ldr	r1, [pc, #84]	; (8018e80 <etharp_tmr+0x14c>)
 8018e2c:	687a      	ldr	r2, [r7, #4]
 8018e2e:	4613      	mov	r3, r2
 8018e30:	005b      	lsls	r3, r3, #1
 8018e32:	4413      	add	r3, r2
 8018e34:	00db      	lsls	r3, r3, #3
 8018e36:	440b      	add	r3, r1
 8018e38:	3314      	adds	r3, #20
 8018e3a:	781b      	ldrb	r3, [r3, #0]
 8018e3c:	2b01      	cmp	r3, #1
 8018e3e:	d113      	bne.n	8018e68 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8018e40:	490f      	ldr	r1, [pc, #60]	; (8018e80 <etharp_tmr+0x14c>)
 8018e42:	687a      	ldr	r2, [r7, #4]
 8018e44:	4613      	mov	r3, r2
 8018e46:	005b      	lsls	r3, r3, #1
 8018e48:	4413      	add	r3, r2
 8018e4a:	00db      	lsls	r3, r3, #3
 8018e4c:	440b      	add	r3, r1
 8018e4e:	3308      	adds	r3, #8
 8018e50:	6818      	ldr	r0, [r3, #0]
 8018e52:	687a      	ldr	r2, [r7, #4]
 8018e54:	4613      	mov	r3, r2
 8018e56:	005b      	lsls	r3, r3, #1
 8018e58:	4413      	add	r3, r2
 8018e5a:	00db      	lsls	r3, r3, #3
 8018e5c:	4a08      	ldr	r2, [pc, #32]	; (8018e80 <etharp_tmr+0x14c>)
 8018e5e:	4413      	add	r3, r2
 8018e60:	3304      	adds	r3, #4
 8018e62:	4619      	mov	r1, r3
 8018e64:	f000 fe6e 	bl	8019b44 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018e68:	687b      	ldr	r3, [r7, #4]
 8018e6a:	3301      	adds	r3, #1
 8018e6c:	607b      	str	r3, [r7, #4]
 8018e6e:	687b      	ldr	r3, [r7, #4]
 8018e70:	2b09      	cmp	r3, #9
 8018e72:	f77f af65 	ble.w	8018d40 <etharp_tmr+0xc>
      }
    }
  }
}
 8018e76:	bf00      	nop
 8018e78:	bf00      	nop
 8018e7a:	3708      	adds	r7, #8
 8018e7c:	46bd      	mov	sp, r7
 8018e7e:	bd80      	pop	{r7, pc}
 8018e80:	200069d8 	.word	0x200069d8

08018e84 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8018e84:	b580      	push	{r7, lr}
 8018e86:	b08a      	sub	sp, #40	; 0x28
 8018e88:	af00      	add	r7, sp, #0
 8018e8a:	60f8      	str	r0, [r7, #12]
 8018e8c:	460b      	mov	r3, r1
 8018e8e:	607a      	str	r2, [r7, #4]
 8018e90:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8018e92:	230a      	movs	r3, #10
 8018e94:	84fb      	strh	r3, [r7, #38]	; 0x26
 8018e96:	230a      	movs	r3, #10
 8018e98:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8018e9a:	230a      	movs	r3, #10
 8018e9c:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 8018e9e:	2300      	movs	r3, #0
 8018ea0:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8018ea2:	230a      	movs	r3, #10
 8018ea4:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8018ea6:	2300      	movs	r3, #0
 8018ea8:	83bb      	strh	r3, [r7, #28]
 8018eaa:	2300      	movs	r3, #0
 8018eac:	837b      	strh	r3, [r7, #26]
 8018eae:	2300      	movs	r3, #0
 8018eb0:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8018eb2:	2300      	movs	r3, #0
 8018eb4:	843b      	strh	r3, [r7, #32]
 8018eb6:	e0ae      	b.n	8019016 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8018eb8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018ebc:	49a6      	ldr	r1, [pc, #664]	; (8019158 <etharp_find_entry+0x2d4>)
 8018ebe:	4613      	mov	r3, r2
 8018ec0:	005b      	lsls	r3, r3, #1
 8018ec2:	4413      	add	r3, r2
 8018ec4:	00db      	lsls	r3, r3, #3
 8018ec6:	440b      	add	r3, r1
 8018ec8:	3314      	adds	r3, #20
 8018eca:	781b      	ldrb	r3, [r3, #0]
 8018ecc:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8018ece:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8018ed2:	2b0a      	cmp	r3, #10
 8018ed4:	d105      	bne.n	8018ee2 <etharp_find_entry+0x5e>
 8018ed6:	7dfb      	ldrb	r3, [r7, #23]
 8018ed8:	2b00      	cmp	r3, #0
 8018eda:	d102      	bne.n	8018ee2 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8018edc:	8c3b      	ldrh	r3, [r7, #32]
 8018ede:	847b      	strh	r3, [r7, #34]	; 0x22
 8018ee0:	e095      	b.n	801900e <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8018ee2:	7dfb      	ldrb	r3, [r7, #23]
 8018ee4:	2b00      	cmp	r3, #0
 8018ee6:	f000 8092 	beq.w	801900e <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8018eea:	7dfb      	ldrb	r3, [r7, #23]
 8018eec:	2b01      	cmp	r3, #1
 8018eee:	d009      	beq.n	8018f04 <etharp_find_entry+0x80>
 8018ef0:	7dfb      	ldrb	r3, [r7, #23]
 8018ef2:	2b01      	cmp	r3, #1
 8018ef4:	d806      	bhi.n	8018f04 <etharp_find_entry+0x80>
 8018ef6:	4b99      	ldr	r3, [pc, #612]	; (801915c <etharp_find_entry+0x2d8>)
 8018ef8:	f240 1223 	movw	r2, #291	; 0x123
 8018efc:	4998      	ldr	r1, [pc, #608]	; (8019160 <etharp_find_entry+0x2dc>)
 8018efe:	4899      	ldr	r0, [pc, #612]	; (8019164 <etharp_find_entry+0x2e0>)
 8018f00:	f002 fd92 	bl	801ba28 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8018f04:	68fb      	ldr	r3, [r7, #12]
 8018f06:	2b00      	cmp	r3, #0
 8018f08:	d020      	beq.n	8018f4c <etharp_find_entry+0xc8>
 8018f0a:	68fb      	ldr	r3, [r7, #12]
 8018f0c:	6819      	ldr	r1, [r3, #0]
 8018f0e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f12:	4891      	ldr	r0, [pc, #580]	; (8019158 <etharp_find_entry+0x2d4>)
 8018f14:	4613      	mov	r3, r2
 8018f16:	005b      	lsls	r3, r3, #1
 8018f18:	4413      	add	r3, r2
 8018f1a:	00db      	lsls	r3, r3, #3
 8018f1c:	4403      	add	r3, r0
 8018f1e:	3304      	adds	r3, #4
 8018f20:	681b      	ldr	r3, [r3, #0]
 8018f22:	4299      	cmp	r1, r3
 8018f24:	d112      	bne.n	8018f4c <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8018f26:	687b      	ldr	r3, [r7, #4]
 8018f28:	2b00      	cmp	r3, #0
 8018f2a:	d00c      	beq.n	8018f46 <etharp_find_entry+0xc2>
 8018f2c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f30:	4989      	ldr	r1, [pc, #548]	; (8019158 <etharp_find_entry+0x2d4>)
 8018f32:	4613      	mov	r3, r2
 8018f34:	005b      	lsls	r3, r3, #1
 8018f36:	4413      	add	r3, r2
 8018f38:	00db      	lsls	r3, r3, #3
 8018f3a:	440b      	add	r3, r1
 8018f3c:	3308      	adds	r3, #8
 8018f3e:	681b      	ldr	r3, [r3, #0]
 8018f40:	687a      	ldr	r2, [r7, #4]
 8018f42:	429a      	cmp	r2, r3
 8018f44:	d102      	bne.n	8018f4c <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8018f46:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8018f4a:	e100      	b.n	801914e <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8018f4c:	7dfb      	ldrb	r3, [r7, #23]
 8018f4e:	2b01      	cmp	r3, #1
 8018f50:	d140      	bne.n	8018fd4 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8018f52:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f56:	4980      	ldr	r1, [pc, #512]	; (8019158 <etharp_find_entry+0x2d4>)
 8018f58:	4613      	mov	r3, r2
 8018f5a:	005b      	lsls	r3, r3, #1
 8018f5c:	4413      	add	r3, r2
 8018f5e:	00db      	lsls	r3, r3, #3
 8018f60:	440b      	add	r3, r1
 8018f62:	681b      	ldr	r3, [r3, #0]
 8018f64:	2b00      	cmp	r3, #0
 8018f66:	d01a      	beq.n	8018f9e <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8018f68:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f6c:	497a      	ldr	r1, [pc, #488]	; (8019158 <etharp_find_entry+0x2d4>)
 8018f6e:	4613      	mov	r3, r2
 8018f70:	005b      	lsls	r3, r3, #1
 8018f72:	4413      	add	r3, r2
 8018f74:	00db      	lsls	r3, r3, #3
 8018f76:	440b      	add	r3, r1
 8018f78:	3312      	adds	r3, #18
 8018f7a:	881b      	ldrh	r3, [r3, #0]
 8018f7c:	8bba      	ldrh	r2, [r7, #28]
 8018f7e:	429a      	cmp	r2, r3
 8018f80:	d845      	bhi.n	801900e <etharp_find_entry+0x18a>
            old_queue = i;
 8018f82:	8c3b      	ldrh	r3, [r7, #32]
 8018f84:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8018f86:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018f8a:	4973      	ldr	r1, [pc, #460]	; (8019158 <etharp_find_entry+0x2d4>)
 8018f8c:	4613      	mov	r3, r2
 8018f8e:	005b      	lsls	r3, r3, #1
 8018f90:	4413      	add	r3, r2
 8018f92:	00db      	lsls	r3, r3, #3
 8018f94:	440b      	add	r3, r1
 8018f96:	3312      	adds	r3, #18
 8018f98:	881b      	ldrh	r3, [r3, #0]
 8018f9a:	83bb      	strh	r3, [r7, #28]
 8018f9c:	e037      	b.n	801900e <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8018f9e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018fa2:	496d      	ldr	r1, [pc, #436]	; (8019158 <etharp_find_entry+0x2d4>)
 8018fa4:	4613      	mov	r3, r2
 8018fa6:	005b      	lsls	r3, r3, #1
 8018fa8:	4413      	add	r3, r2
 8018faa:	00db      	lsls	r3, r3, #3
 8018fac:	440b      	add	r3, r1
 8018fae:	3312      	adds	r3, #18
 8018fb0:	881b      	ldrh	r3, [r3, #0]
 8018fb2:	8b7a      	ldrh	r2, [r7, #26]
 8018fb4:	429a      	cmp	r2, r3
 8018fb6:	d82a      	bhi.n	801900e <etharp_find_entry+0x18a>
            old_pending = i;
 8018fb8:	8c3b      	ldrh	r3, [r7, #32]
 8018fba:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 8018fbc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018fc0:	4965      	ldr	r1, [pc, #404]	; (8019158 <etharp_find_entry+0x2d4>)
 8018fc2:	4613      	mov	r3, r2
 8018fc4:	005b      	lsls	r3, r3, #1
 8018fc6:	4413      	add	r3, r2
 8018fc8:	00db      	lsls	r3, r3, #3
 8018fca:	440b      	add	r3, r1
 8018fcc:	3312      	adds	r3, #18
 8018fce:	881b      	ldrh	r3, [r3, #0]
 8018fd0:	837b      	strh	r3, [r7, #26]
 8018fd2:	e01c      	b.n	801900e <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8018fd4:	7dfb      	ldrb	r3, [r7, #23]
 8018fd6:	2b01      	cmp	r3, #1
 8018fd8:	d919      	bls.n	801900e <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8018fda:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018fde:	495e      	ldr	r1, [pc, #376]	; (8019158 <etharp_find_entry+0x2d4>)
 8018fe0:	4613      	mov	r3, r2
 8018fe2:	005b      	lsls	r3, r3, #1
 8018fe4:	4413      	add	r3, r2
 8018fe6:	00db      	lsls	r3, r3, #3
 8018fe8:	440b      	add	r3, r1
 8018fea:	3312      	adds	r3, #18
 8018fec:	881b      	ldrh	r3, [r3, #0]
 8018fee:	8b3a      	ldrh	r2, [r7, #24]
 8018ff0:	429a      	cmp	r2, r3
 8018ff2:	d80c      	bhi.n	801900e <etharp_find_entry+0x18a>
            old_stable = i;
 8018ff4:	8c3b      	ldrh	r3, [r7, #32]
 8018ff6:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 8018ff8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8018ffc:	4956      	ldr	r1, [pc, #344]	; (8019158 <etharp_find_entry+0x2d4>)
 8018ffe:	4613      	mov	r3, r2
 8019000:	005b      	lsls	r3, r3, #1
 8019002:	4413      	add	r3, r2
 8019004:	00db      	lsls	r3, r3, #3
 8019006:	440b      	add	r3, r1
 8019008:	3312      	adds	r3, #18
 801900a:	881b      	ldrh	r3, [r3, #0]
 801900c:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801900e:	8c3b      	ldrh	r3, [r7, #32]
 8019010:	3301      	adds	r3, #1
 8019012:	b29b      	uxth	r3, r3
 8019014:	843b      	strh	r3, [r7, #32]
 8019016:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801901a:	2b09      	cmp	r3, #9
 801901c:	f77f af4c 	ble.w	8018eb8 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8019020:	7afb      	ldrb	r3, [r7, #11]
 8019022:	f003 0302 	and.w	r3, r3, #2
 8019026:	2b00      	cmp	r3, #0
 8019028:	d108      	bne.n	801903c <etharp_find_entry+0x1b8>
 801902a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801902e:	2b0a      	cmp	r3, #10
 8019030:	d107      	bne.n	8019042 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8019032:	7afb      	ldrb	r3, [r7, #11]
 8019034:	f003 0301 	and.w	r3, r3, #1
 8019038:	2b00      	cmp	r3, #0
 801903a:	d102      	bne.n	8019042 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801903c:	f04f 33ff 	mov.w	r3, #4294967295
 8019040:	e085      	b.n	801914e <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8019042:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8019046:	2b09      	cmp	r3, #9
 8019048:	dc02      	bgt.n	8019050 <etharp_find_entry+0x1cc>
    i = empty;
 801904a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801904c:	843b      	strh	r3, [r7, #32]
 801904e:	e039      	b.n	80190c4 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8019050:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 8019054:	2b09      	cmp	r3, #9
 8019056:	dc14      	bgt.n	8019082 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8019058:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801905a:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801905c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019060:	493d      	ldr	r1, [pc, #244]	; (8019158 <etharp_find_entry+0x2d4>)
 8019062:	4613      	mov	r3, r2
 8019064:	005b      	lsls	r3, r3, #1
 8019066:	4413      	add	r3, r2
 8019068:	00db      	lsls	r3, r3, #3
 801906a:	440b      	add	r3, r1
 801906c:	681b      	ldr	r3, [r3, #0]
 801906e:	2b00      	cmp	r3, #0
 8019070:	d018      	beq.n	80190a4 <etharp_find_entry+0x220>
 8019072:	4b3a      	ldr	r3, [pc, #232]	; (801915c <etharp_find_entry+0x2d8>)
 8019074:	f240 126d 	movw	r2, #365	; 0x16d
 8019078:	493b      	ldr	r1, [pc, #236]	; (8019168 <etharp_find_entry+0x2e4>)
 801907a:	483a      	ldr	r0, [pc, #232]	; (8019164 <etharp_find_entry+0x2e0>)
 801907c:	f002 fcd4 	bl	801ba28 <iprintf>
 8019080:	e010      	b.n	80190a4 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8019082:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8019086:	2b09      	cmp	r3, #9
 8019088:	dc02      	bgt.n	8019090 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801908a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801908c:	843b      	strh	r3, [r7, #32]
 801908e:	e009      	b.n	80190a4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8019090:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8019094:	2b09      	cmp	r3, #9
 8019096:	dc02      	bgt.n	801909e <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8019098:	8bfb      	ldrh	r3, [r7, #30]
 801909a:	843b      	strh	r3, [r7, #32]
 801909c:	e002      	b.n	80190a4 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801909e:	f04f 33ff 	mov.w	r3, #4294967295
 80190a2:	e054      	b.n	801914e <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80190a4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80190a8:	2b09      	cmp	r3, #9
 80190aa:	dd06      	ble.n	80190ba <etharp_find_entry+0x236>
 80190ac:	4b2b      	ldr	r3, [pc, #172]	; (801915c <etharp_find_entry+0x2d8>)
 80190ae:	f240 127f 	movw	r2, #383	; 0x17f
 80190b2:	492e      	ldr	r1, [pc, #184]	; (801916c <etharp_find_entry+0x2e8>)
 80190b4:	482b      	ldr	r0, [pc, #172]	; (8019164 <etharp_find_entry+0x2e0>)
 80190b6:	f002 fcb7 	bl	801ba28 <iprintf>
    etharp_free_entry(i);
 80190ba:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80190be:	4618      	mov	r0, r3
 80190c0:	f7ff fe06 	bl	8018cd0 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 80190c4:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80190c8:	2b09      	cmp	r3, #9
 80190ca:	dd06      	ble.n	80190da <etharp_find_entry+0x256>
 80190cc:	4b23      	ldr	r3, [pc, #140]	; (801915c <etharp_find_entry+0x2d8>)
 80190ce:	f240 1283 	movw	r2, #387	; 0x183
 80190d2:	4926      	ldr	r1, [pc, #152]	; (801916c <etharp_find_entry+0x2e8>)
 80190d4:	4823      	ldr	r0, [pc, #140]	; (8019164 <etharp_find_entry+0x2e0>)
 80190d6:	f002 fca7 	bl	801ba28 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 80190da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80190de:	491e      	ldr	r1, [pc, #120]	; (8019158 <etharp_find_entry+0x2d4>)
 80190e0:	4613      	mov	r3, r2
 80190e2:	005b      	lsls	r3, r3, #1
 80190e4:	4413      	add	r3, r2
 80190e6:	00db      	lsls	r3, r3, #3
 80190e8:	440b      	add	r3, r1
 80190ea:	3314      	adds	r3, #20
 80190ec:	781b      	ldrb	r3, [r3, #0]
 80190ee:	2b00      	cmp	r3, #0
 80190f0:	d006      	beq.n	8019100 <etharp_find_entry+0x27c>
 80190f2:	4b1a      	ldr	r3, [pc, #104]	; (801915c <etharp_find_entry+0x2d8>)
 80190f4:	f44f 72c2 	mov.w	r2, #388	; 0x184
 80190f8:	491d      	ldr	r1, [pc, #116]	; (8019170 <etharp_find_entry+0x2ec>)
 80190fa:	481a      	ldr	r0, [pc, #104]	; (8019164 <etharp_find_entry+0x2e0>)
 80190fc:	f002 fc94 	bl	801ba28 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8019100:	68fb      	ldr	r3, [r7, #12]
 8019102:	2b00      	cmp	r3, #0
 8019104:	d00b      	beq.n	801911e <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8019106:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801910a:	68fb      	ldr	r3, [r7, #12]
 801910c:	6819      	ldr	r1, [r3, #0]
 801910e:	4812      	ldr	r0, [pc, #72]	; (8019158 <etharp_find_entry+0x2d4>)
 8019110:	4613      	mov	r3, r2
 8019112:	005b      	lsls	r3, r3, #1
 8019114:	4413      	add	r3, r2
 8019116:	00db      	lsls	r3, r3, #3
 8019118:	4403      	add	r3, r0
 801911a:	3304      	adds	r3, #4
 801911c:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801911e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019122:	490d      	ldr	r1, [pc, #52]	; (8019158 <etharp_find_entry+0x2d4>)
 8019124:	4613      	mov	r3, r2
 8019126:	005b      	lsls	r3, r3, #1
 8019128:	4413      	add	r3, r2
 801912a:	00db      	lsls	r3, r3, #3
 801912c:	440b      	add	r3, r1
 801912e:	3312      	adds	r3, #18
 8019130:	2200      	movs	r2, #0
 8019132:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8019134:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8019138:	4907      	ldr	r1, [pc, #28]	; (8019158 <etharp_find_entry+0x2d4>)
 801913a:	4613      	mov	r3, r2
 801913c:	005b      	lsls	r3, r3, #1
 801913e:	4413      	add	r3, r2
 8019140:	00db      	lsls	r3, r3, #3
 8019142:	440b      	add	r3, r1
 8019144:	3308      	adds	r3, #8
 8019146:	687a      	ldr	r2, [r7, #4]
 8019148:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801914a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801914e:	4618      	mov	r0, r3
 8019150:	3728      	adds	r7, #40	; 0x28
 8019152:	46bd      	mov	sp, r7
 8019154:	bd80      	pop	{r7, pc}
 8019156:	bf00      	nop
 8019158:	200069d8 	.word	0x200069d8
 801915c:	0801faa0 	.word	0x0801faa0
 8019160:	0801fad8 	.word	0x0801fad8
 8019164:	0801fb18 	.word	0x0801fb18
 8019168:	0801fb40 	.word	0x0801fb40
 801916c:	0801fb58 	.word	0x0801fb58
 8019170:	0801fb6c 	.word	0x0801fb6c

08019174 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8019174:	b580      	push	{r7, lr}
 8019176:	b088      	sub	sp, #32
 8019178:	af02      	add	r7, sp, #8
 801917a:	60f8      	str	r0, [r7, #12]
 801917c:	60b9      	str	r1, [r7, #8]
 801917e:	607a      	str	r2, [r7, #4]
 8019180:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8019182:	68fb      	ldr	r3, [r7, #12]
 8019184:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8019188:	2b06      	cmp	r3, #6
 801918a:	d006      	beq.n	801919a <etharp_update_arp_entry+0x26>
 801918c:	4b48      	ldr	r3, [pc, #288]	; (80192b0 <etharp_update_arp_entry+0x13c>)
 801918e:	f240 12a9 	movw	r2, #425	; 0x1a9
 8019192:	4948      	ldr	r1, [pc, #288]	; (80192b4 <etharp_update_arp_entry+0x140>)
 8019194:	4848      	ldr	r0, [pc, #288]	; (80192b8 <etharp_update_arp_entry+0x144>)
 8019196:	f002 fc47 	bl	801ba28 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801919a:	68bb      	ldr	r3, [r7, #8]
 801919c:	2b00      	cmp	r3, #0
 801919e:	d012      	beq.n	80191c6 <etharp_update_arp_entry+0x52>
 80191a0:	68bb      	ldr	r3, [r7, #8]
 80191a2:	681b      	ldr	r3, [r3, #0]
 80191a4:	2b00      	cmp	r3, #0
 80191a6:	d00e      	beq.n	80191c6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80191a8:	68bb      	ldr	r3, [r7, #8]
 80191aa:	681b      	ldr	r3, [r3, #0]
 80191ac:	68f9      	ldr	r1, [r7, #12]
 80191ae:	4618      	mov	r0, r3
 80191b0:	f001 f8fe 	bl	801a3b0 <ip4_addr_isbroadcast_u32>
 80191b4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 80191b6:	2b00      	cmp	r3, #0
 80191b8:	d105      	bne.n	80191c6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 80191ba:	68bb      	ldr	r3, [r7, #8]
 80191bc:	681b      	ldr	r3, [r3, #0]
 80191be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 80191c2:	2be0      	cmp	r3, #224	; 0xe0
 80191c4:	d102      	bne.n	80191cc <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80191c6:	f06f 030f 	mvn.w	r3, #15
 80191ca:	e06c      	b.n	80192a6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 80191cc:	78fb      	ldrb	r3, [r7, #3]
 80191ce:	68fa      	ldr	r2, [r7, #12]
 80191d0:	4619      	mov	r1, r3
 80191d2:	68b8      	ldr	r0, [r7, #8]
 80191d4:	f7ff fe56 	bl	8018e84 <etharp_find_entry>
 80191d8:	4603      	mov	r3, r0
 80191da:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80191dc:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80191e0:	2b00      	cmp	r3, #0
 80191e2:	da02      	bge.n	80191ea <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80191e4:	8afb      	ldrh	r3, [r7, #22]
 80191e6:	b25b      	sxtb	r3, r3
 80191e8:	e05d      	b.n	80192a6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80191ea:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80191ee:	4933      	ldr	r1, [pc, #204]	; (80192bc <etharp_update_arp_entry+0x148>)
 80191f0:	4613      	mov	r3, r2
 80191f2:	005b      	lsls	r3, r3, #1
 80191f4:	4413      	add	r3, r2
 80191f6:	00db      	lsls	r3, r3, #3
 80191f8:	440b      	add	r3, r1
 80191fa:	3314      	adds	r3, #20
 80191fc:	2202      	movs	r2, #2
 80191fe:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8019200:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019204:	492d      	ldr	r1, [pc, #180]	; (80192bc <etharp_update_arp_entry+0x148>)
 8019206:	4613      	mov	r3, r2
 8019208:	005b      	lsls	r3, r3, #1
 801920a:	4413      	add	r3, r2
 801920c:	00db      	lsls	r3, r3, #3
 801920e:	440b      	add	r3, r1
 8019210:	3308      	adds	r3, #8
 8019212:	68fa      	ldr	r2, [r7, #12]
 8019214:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 8019216:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801921a:	4613      	mov	r3, r2
 801921c:	005b      	lsls	r3, r3, #1
 801921e:	4413      	add	r3, r2
 8019220:	00db      	lsls	r3, r3, #3
 8019222:	3308      	adds	r3, #8
 8019224:	4a25      	ldr	r2, [pc, #148]	; (80192bc <etharp_update_arp_entry+0x148>)
 8019226:	4413      	add	r3, r2
 8019228:	3304      	adds	r3, #4
 801922a:	2206      	movs	r2, #6
 801922c:	6879      	ldr	r1, [r7, #4]
 801922e:	4618      	mov	r0, r3
 8019230:	f002 fb20 	bl	801b874 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8019234:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019238:	4920      	ldr	r1, [pc, #128]	; (80192bc <etharp_update_arp_entry+0x148>)
 801923a:	4613      	mov	r3, r2
 801923c:	005b      	lsls	r3, r3, #1
 801923e:	4413      	add	r3, r2
 8019240:	00db      	lsls	r3, r3, #3
 8019242:	440b      	add	r3, r1
 8019244:	3312      	adds	r3, #18
 8019246:	2200      	movs	r2, #0
 8019248:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801924a:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801924e:	491b      	ldr	r1, [pc, #108]	; (80192bc <etharp_update_arp_entry+0x148>)
 8019250:	4613      	mov	r3, r2
 8019252:	005b      	lsls	r3, r3, #1
 8019254:	4413      	add	r3, r2
 8019256:	00db      	lsls	r3, r3, #3
 8019258:	440b      	add	r3, r1
 801925a:	681b      	ldr	r3, [r3, #0]
 801925c:	2b00      	cmp	r3, #0
 801925e:	d021      	beq.n	80192a4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8019260:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019264:	4915      	ldr	r1, [pc, #84]	; (80192bc <etharp_update_arp_entry+0x148>)
 8019266:	4613      	mov	r3, r2
 8019268:	005b      	lsls	r3, r3, #1
 801926a:	4413      	add	r3, r2
 801926c:	00db      	lsls	r3, r3, #3
 801926e:	440b      	add	r3, r1
 8019270:	681b      	ldr	r3, [r3, #0]
 8019272:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8019274:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8019278:	4910      	ldr	r1, [pc, #64]	; (80192bc <etharp_update_arp_entry+0x148>)
 801927a:	4613      	mov	r3, r2
 801927c:	005b      	lsls	r3, r3, #1
 801927e:	4413      	add	r3, r2
 8019280:	00db      	lsls	r3, r3, #3
 8019282:	440b      	add	r3, r1
 8019284:	2200      	movs	r2, #0
 8019286:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8019288:	68fb      	ldr	r3, [r7, #12]
 801928a:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801928e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8019292:	9300      	str	r3, [sp, #0]
 8019294:	687b      	ldr	r3, [r7, #4]
 8019296:	6939      	ldr	r1, [r7, #16]
 8019298:	68f8      	ldr	r0, [r7, #12]
 801929a:	f001 ff91 	bl	801b1c0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801929e:	6938      	ldr	r0, [r7, #16]
 80192a0:	f7f8 fc50 	bl	8011b44 <pbuf_free>
  }
  return ERR_OK;
 80192a4:	2300      	movs	r3, #0
}
 80192a6:	4618      	mov	r0, r3
 80192a8:	3718      	adds	r7, #24
 80192aa:	46bd      	mov	sp, r7
 80192ac:	bd80      	pop	{r7, pc}
 80192ae:	bf00      	nop
 80192b0:	0801faa0 	.word	0x0801faa0
 80192b4:	0801fb98 	.word	0x0801fb98
 80192b8:	0801fb18 	.word	0x0801fb18
 80192bc:	200069d8 	.word	0x200069d8

080192c0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80192c0:	b580      	push	{r7, lr}
 80192c2:	b084      	sub	sp, #16
 80192c4:	af00      	add	r7, sp, #0
 80192c6:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80192c8:	2300      	movs	r3, #0
 80192ca:	60fb      	str	r3, [r7, #12]
 80192cc:	e01e      	b.n	801930c <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80192ce:	4913      	ldr	r1, [pc, #76]	; (801931c <etharp_cleanup_netif+0x5c>)
 80192d0:	68fa      	ldr	r2, [r7, #12]
 80192d2:	4613      	mov	r3, r2
 80192d4:	005b      	lsls	r3, r3, #1
 80192d6:	4413      	add	r3, r2
 80192d8:	00db      	lsls	r3, r3, #3
 80192da:	440b      	add	r3, r1
 80192dc:	3314      	adds	r3, #20
 80192de:	781b      	ldrb	r3, [r3, #0]
 80192e0:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80192e2:	7afb      	ldrb	r3, [r7, #11]
 80192e4:	2b00      	cmp	r3, #0
 80192e6:	d00e      	beq.n	8019306 <etharp_cleanup_netif+0x46>
 80192e8:	490c      	ldr	r1, [pc, #48]	; (801931c <etharp_cleanup_netif+0x5c>)
 80192ea:	68fa      	ldr	r2, [r7, #12]
 80192ec:	4613      	mov	r3, r2
 80192ee:	005b      	lsls	r3, r3, #1
 80192f0:	4413      	add	r3, r2
 80192f2:	00db      	lsls	r3, r3, #3
 80192f4:	440b      	add	r3, r1
 80192f6:	3308      	adds	r3, #8
 80192f8:	681b      	ldr	r3, [r3, #0]
 80192fa:	687a      	ldr	r2, [r7, #4]
 80192fc:	429a      	cmp	r2, r3
 80192fe:	d102      	bne.n	8019306 <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8019300:	68f8      	ldr	r0, [r7, #12]
 8019302:	f7ff fce5 	bl	8018cd0 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8019306:	68fb      	ldr	r3, [r7, #12]
 8019308:	3301      	adds	r3, #1
 801930a:	60fb      	str	r3, [r7, #12]
 801930c:	68fb      	ldr	r3, [r7, #12]
 801930e:	2b09      	cmp	r3, #9
 8019310:	dddd      	ble.n	80192ce <etharp_cleanup_netif+0xe>
    }
  }
}
 8019312:	bf00      	nop
 8019314:	bf00      	nop
 8019316:	3710      	adds	r7, #16
 8019318:	46bd      	mov	sp, r7
 801931a:	bd80      	pop	{r7, pc}
 801931c:	200069d8 	.word	0x200069d8

08019320 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8019320:	b5b0      	push	{r4, r5, r7, lr}
 8019322:	b08a      	sub	sp, #40	; 0x28
 8019324:	af04      	add	r7, sp, #16
 8019326:	6078      	str	r0, [r7, #4]
 8019328:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801932a:	683b      	ldr	r3, [r7, #0]
 801932c:	2b00      	cmp	r3, #0
 801932e:	d107      	bne.n	8019340 <etharp_input+0x20>
 8019330:	4b3d      	ldr	r3, [pc, #244]	; (8019428 <etharp_input+0x108>)
 8019332:	f240 228a 	movw	r2, #650	; 0x28a
 8019336:	493d      	ldr	r1, [pc, #244]	; (801942c <etharp_input+0x10c>)
 8019338:	483d      	ldr	r0, [pc, #244]	; (8019430 <etharp_input+0x110>)
 801933a:	f002 fb75 	bl	801ba28 <iprintf>
 801933e:	e06f      	b.n	8019420 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8019340:	687b      	ldr	r3, [r7, #4]
 8019342:	685b      	ldr	r3, [r3, #4]
 8019344:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8019346:	693b      	ldr	r3, [r7, #16]
 8019348:	881b      	ldrh	r3, [r3, #0]
 801934a:	b29b      	uxth	r3, r3
 801934c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8019350:	d10c      	bne.n	801936c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8019352:	693b      	ldr	r3, [r7, #16]
 8019354:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8019356:	2b06      	cmp	r3, #6
 8019358:	d108      	bne.n	801936c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801935a:	693b      	ldr	r3, [r7, #16]
 801935c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801935e:	2b04      	cmp	r3, #4
 8019360:	d104      	bne.n	801936c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8019362:	693b      	ldr	r3, [r7, #16]
 8019364:	885b      	ldrh	r3, [r3, #2]
 8019366:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8019368:	2b08      	cmp	r3, #8
 801936a:	d003      	beq.n	8019374 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801936c:	6878      	ldr	r0, [r7, #4]
 801936e:	f7f8 fbe9 	bl	8011b44 <pbuf_free>
    return;
 8019372:	e055      	b.n	8019420 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8019374:	693b      	ldr	r3, [r7, #16]
 8019376:	330e      	adds	r3, #14
 8019378:	681b      	ldr	r3, [r3, #0]
 801937a:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801937c:	693b      	ldr	r3, [r7, #16]
 801937e:	3318      	adds	r3, #24
 8019380:	681b      	ldr	r3, [r3, #0]
 8019382:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8019384:	683b      	ldr	r3, [r7, #0]
 8019386:	3304      	adds	r3, #4
 8019388:	681b      	ldr	r3, [r3, #0]
 801938a:	2b00      	cmp	r3, #0
 801938c:	d102      	bne.n	8019394 <etharp_input+0x74>
    for_us = 0;
 801938e:	2300      	movs	r3, #0
 8019390:	75fb      	strb	r3, [r7, #23]
 8019392:	e009      	b.n	80193a8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8019394:	68ba      	ldr	r2, [r7, #8]
 8019396:	683b      	ldr	r3, [r7, #0]
 8019398:	3304      	adds	r3, #4
 801939a:	681b      	ldr	r3, [r3, #0]
 801939c:	429a      	cmp	r2, r3
 801939e:	bf0c      	ite	eq
 80193a0:	2301      	moveq	r3, #1
 80193a2:	2300      	movne	r3, #0
 80193a4:	b2db      	uxtb	r3, r3
 80193a6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80193a8:	693b      	ldr	r3, [r7, #16]
 80193aa:	f103 0208 	add.w	r2, r3, #8
 80193ae:	7dfb      	ldrb	r3, [r7, #23]
 80193b0:	2b00      	cmp	r3, #0
 80193b2:	d001      	beq.n	80193b8 <etharp_input+0x98>
 80193b4:	2301      	movs	r3, #1
 80193b6:	e000      	b.n	80193ba <etharp_input+0x9a>
 80193b8:	2302      	movs	r3, #2
 80193ba:	f107 010c 	add.w	r1, r7, #12
 80193be:	6838      	ldr	r0, [r7, #0]
 80193c0:	f7ff fed8 	bl	8019174 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80193c4:	693b      	ldr	r3, [r7, #16]
 80193c6:	88db      	ldrh	r3, [r3, #6]
 80193c8:	b29b      	uxth	r3, r3
 80193ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80193ce:	d003      	beq.n	80193d8 <etharp_input+0xb8>
 80193d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80193d4:	d01e      	beq.n	8019414 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80193d6:	e020      	b.n	801941a <etharp_input+0xfa>
      if (for_us) {
 80193d8:	7dfb      	ldrb	r3, [r7, #23]
 80193da:	2b00      	cmp	r3, #0
 80193dc:	d01c      	beq.n	8019418 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80193de:	683b      	ldr	r3, [r7, #0]
 80193e0:	f103 0026 	add.w	r0, r3, #38	; 0x26
 80193e4:	693b      	ldr	r3, [r7, #16]
 80193e6:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80193ea:	683b      	ldr	r3, [r7, #0]
 80193ec:	f103 0526 	add.w	r5, r3, #38	; 0x26
 80193f0:	683b      	ldr	r3, [r7, #0]
 80193f2:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80193f4:	693a      	ldr	r2, [r7, #16]
 80193f6:	3208      	adds	r2, #8
        etharp_raw(netif,
 80193f8:	2102      	movs	r1, #2
 80193fa:	9103      	str	r1, [sp, #12]
 80193fc:	f107 010c 	add.w	r1, r7, #12
 8019400:	9102      	str	r1, [sp, #8]
 8019402:	9201      	str	r2, [sp, #4]
 8019404:	9300      	str	r3, [sp, #0]
 8019406:	462b      	mov	r3, r5
 8019408:	4622      	mov	r2, r4
 801940a:	4601      	mov	r1, r0
 801940c:	6838      	ldr	r0, [r7, #0]
 801940e:	f000 faeb 	bl	80199e8 <etharp_raw>
      break;
 8019412:	e001      	b.n	8019418 <etharp_input+0xf8>
      break;
 8019414:	bf00      	nop
 8019416:	e000      	b.n	801941a <etharp_input+0xfa>
      break;
 8019418:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801941a:	6878      	ldr	r0, [r7, #4]
 801941c:	f7f8 fb92 	bl	8011b44 <pbuf_free>
}
 8019420:	3718      	adds	r7, #24
 8019422:	46bd      	mov	sp, r7
 8019424:	bdb0      	pop	{r4, r5, r7, pc}
 8019426:	bf00      	nop
 8019428:	0801faa0 	.word	0x0801faa0
 801942c:	0801fbf0 	.word	0x0801fbf0
 8019430:	0801fb18 	.word	0x0801fb18

08019434 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8019434:	b580      	push	{r7, lr}
 8019436:	b086      	sub	sp, #24
 8019438:	af02      	add	r7, sp, #8
 801943a:	60f8      	str	r0, [r7, #12]
 801943c:	60b9      	str	r1, [r7, #8]
 801943e:	4613      	mov	r3, r2
 8019440:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8019442:	79fa      	ldrb	r2, [r7, #7]
 8019444:	4944      	ldr	r1, [pc, #272]	; (8019558 <etharp_output_to_arp_index+0x124>)
 8019446:	4613      	mov	r3, r2
 8019448:	005b      	lsls	r3, r3, #1
 801944a:	4413      	add	r3, r2
 801944c:	00db      	lsls	r3, r3, #3
 801944e:	440b      	add	r3, r1
 8019450:	3314      	adds	r3, #20
 8019452:	781b      	ldrb	r3, [r3, #0]
 8019454:	2b01      	cmp	r3, #1
 8019456:	d806      	bhi.n	8019466 <etharp_output_to_arp_index+0x32>
 8019458:	4b40      	ldr	r3, [pc, #256]	; (801955c <etharp_output_to_arp_index+0x128>)
 801945a:	f240 22ee 	movw	r2, #750	; 0x2ee
 801945e:	4940      	ldr	r1, [pc, #256]	; (8019560 <etharp_output_to_arp_index+0x12c>)
 8019460:	4840      	ldr	r0, [pc, #256]	; (8019564 <etharp_output_to_arp_index+0x130>)
 8019462:	f002 fae1 	bl	801ba28 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8019466:	79fa      	ldrb	r2, [r7, #7]
 8019468:	493b      	ldr	r1, [pc, #236]	; (8019558 <etharp_output_to_arp_index+0x124>)
 801946a:	4613      	mov	r3, r2
 801946c:	005b      	lsls	r3, r3, #1
 801946e:	4413      	add	r3, r2
 8019470:	00db      	lsls	r3, r3, #3
 8019472:	440b      	add	r3, r1
 8019474:	3314      	adds	r3, #20
 8019476:	781b      	ldrb	r3, [r3, #0]
 8019478:	2b02      	cmp	r3, #2
 801947a:	d153      	bne.n	8019524 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801947c:	79fa      	ldrb	r2, [r7, #7]
 801947e:	4936      	ldr	r1, [pc, #216]	; (8019558 <etharp_output_to_arp_index+0x124>)
 8019480:	4613      	mov	r3, r2
 8019482:	005b      	lsls	r3, r3, #1
 8019484:	4413      	add	r3, r2
 8019486:	00db      	lsls	r3, r3, #3
 8019488:	440b      	add	r3, r1
 801948a:	3312      	adds	r3, #18
 801948c:	881b      	ldrh	r3, [r3, #0]
 801948e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8019492:	d919      	bls.n	80194c8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8019494:	79fa      	ldrb	r2, [r7, #7]
 8019496:	4613      	mov	r3, r2
 8019498:	005b      	lsls	r3, r3, #1
 801949a:	4413      	add	r3, r2
 801949c:	00db      	lsls	r3, r3, #3
 801949e:	4a2e      	ldr	r2, [pc, #184]	; (8019558 <etharp_output_to_arp_index+0x124>)
 80194a0:	4413      	add	r3, r2
 80194a2:	3304      	adds	r3, #4
 80194a4:	4619      	mov	r1, r3
 80194a6:	68f8      	ldr	r0, [r7, #12]
 80194a8:	f000 fb4c 	bl	8019b44 <etharp_request>
 80194ac:	4603      	mov	r3, r0
 80194ae:	2b00      	cmp	r3, #0
 80194b0:	d138      	bne.n	8019524 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80194b2:	79fa      	ldrb	r2, [r7, #7]
 80194b4:	4928      	ldr	r1, [pc, #160]	; (8019558 <etharp_output_to_arp_index+0x124>)
 80194b6:	4613      	mov	r3, r2
 80194b8:	005b      	lsls	r3, r3, #1
 80194ba:	4413      	add	r3, r2
 80194bc:	00db      	lsls	r3, r3, #3
 80194be:	440b      	add	r3, r1
 80194c0:	3314      	adds	r3, #20
 80194c2:	2203      	movs	r2, #3
 80194c4:	701a      	strb	r2, [r3, #0]
 80194c6:	e02d      	b.n	8019524 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80194c8:	79fa      	ldrb	r2, [r7, #7]
 80194ca:	4923      	ldr	r1, [pc, #140]	; (8019558 <etharp_output_to_arp_index+0x124>)
 80194cc:	4613      	mov	r3, r2
 80194ce:	005b      	lsls	r3, r3, #1
 80194d0:	4413      	add	r3, r2
 80194d2:	00db      	lsls	r3, r3, #3
 80194d4:	440b      	add	r3, r1
 80194d6:	3312      	adds	r3, #18
 80194d8:	881b      	ldrh	r3, [r3, #0]
 80194da:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80194de:	d321      	bcc.n	8019524 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80194e0:	79fa      	ldrb	r2, [r7, #7]
 80194e2:	4613      	mov	r3, r2
 80194e4:	005b      	lsls	r3, r3, #1
 80194e6:	4413      	add	r3, r2
 80194e8:	00db      	lsls	r3, r3, #3
 80194ea:	4a1b      	ldr	r2, [pc, #108]	; (8019558 <etharp_output_to_arp_index+0x124>)
 80194ec:	4413      	add	r3, r2
 80194ee:	1d19      	adds	r1, r3, #4
 80194f0:	79fa      	ldrb	r2, [r7, #7]
 80194f2:	4613      	mov	r3, r2
 80194f4:	005b      	lsls	r3, r3, #1
 80194f6:	4413      	add	r3, r2
 80194f8:	00db      	lsls	r3, r3, #3
 80194fa:	3308      	adds	r3, #8
 80194fc:	4a16      	ldr	r2, [pc, #88]	; (8019558 <etharp_output_to_arp_index+0x124>)
 80194fe:	4413      	add	r3, r2
 8019500:	3304      	adds	r3, #4
 8019502:	461a      	mov	r2, r3
 8019504:	68f8      	ldr	r0, [r7, #12]
 8019506:	f000 fafb 	bl	8019b00 <etharp_request_dst>
 801950a:	4603      	mov	r3, r0
 801950c:	2b00      	cmp	r3, #0
 801950e:	d109      	bne.n	8019524 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8019510:	79fa      	ldrb	r2, [r7, #7]
 8019512:	4911      	ldr	r1, [pc, #68]	; (8019558 <etharp_output_to_arp_index+0x124>)
 8019514:	4613      	mov	r3, r2
 8019516:	005b      	lsls	r3, r3, #1
 8019518:	4413      	add	r3, r2
 801951a:	00db      	lsls	r3, r3, #3
 801951c:	440b      	add	r3, r1
 801951e:	3314      	adds	r3, #20
 8019520:	2203      	movs	r2, #3
 8019522:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8019524:	68fb      	ldr	r3, [r7, #12]
 8019526:	f103 0126 	add.w	r1, r3, #38	; 0x26
 801952a:	79fa      	ldrb	r2, [r7, #7]
 801952c:	4613      	mov	r3, r2
 801952e:	005b      	lsls	r3, r3, #1
 8019530:	4413      	add	r3, r2
 8019532:	00db      	lsls	r3, r3, #3
 8019534:	3308      	adds	r3, #8
 8019536:	4a08      	ldr	r2, [pc, #32]	; (8019558 <etharp_output_to_arp_index+0x124>)
 8019538:	4413      	add	r3, r2
 801953a:	3304      	adds	r3, #4
 801953c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8019540:	9200      	str	r2, [sp, #0]
 8019542:	460a      	mov	r2, r1
 8019544:	68b9      	ldr	r1, [r7, #8]
 8019546:	68f8      	ldr	r0, [r7, #12]
 8019548:	f001 fe3a 	bl	801b1c0 <ethernet_output>
 801954c:	4603      	mov	r3, r0
}
 801954e:	4618      	mov	r0, r3
 8019550:	3710      	adds	r7, #16
 8019552:	46bd      	mov	sp, r7
 8019554:	bd80      	pop	{r7, pc}
 8019556:	bf00      	nop
 8019558:	200069d8 	.word	0x200069d8
 801955c:	0801faa0 	.word	0x0801faa0
 8019560:	0801fc10 	.word	0x0801fc10
 8019564:	0801fb18 	.word	0x0801fb18

08019568 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8019568:	b580      	push	{r7, lr}
 801956a:	b08a      	sub	sp, #40	; 0x28
 801956c:	af02      	add	r7, sp, #8
 801956e:	60f8      	str	r0, [r7, #12]
 8019570:	60b9      	str	r1, [r7, #8]
 8019572:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8019574:	687b      	ldr	r3, [r7, #4]
 8019576:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8019578:	68fb      	ldr	r3, [r7, #12]
 801957a:	2b00      	cmp	r3, #0
 801957c:	d106      	bne.n	801958c <etharp_output+0x24>
 801957e:	4b73      	ldr	r3, [pc, #460]	; (801974c <etharp_output+0x1e4>)
 8019580:	f240 321e 	movw	r2, #798	; 0x31e
 8019584:	4972      	ldr	r1, [pc, #456]	; (8019750 <etharp_output+0x1e8>)
 8019586:	4873      	ldr	r0, [pc, #460]	; (8019754 <etharp_output+0x1ec>)
 8019588:	f002 fa4e 	bl	801ba28 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801958c:	68bb      	ldr	r3, [r7, #8]
 801958e:	2b00      	cmp	r3, #0
 8019590:	d106      	bne.n	80195a0 <etharp_output+0x38>
 8019592:	4b6e      	ldr	r3, [pc, #440]	; (801974c <etharp_output+0x1e4>)
 8019594:	f240 321f 	movw	r2, #799	; 0x31f
 8019598:	496f      	ldr	r1, [pc, #444]	; (8019758 <etharp_output+0x1f0>)
 801959a:	486e      	ldr	r0, [pc, #440]	; (8019754 <etharp_output+0x1ec>)
 801959c:	f002 fa44 	bl	801ba28 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80195a0:	687b      	ldr	r3, [r7, #4]
 80195a2:	2b00      	cmp	r3, #0
 80195a4:	d106      	bne.n	80195b4 <etharp_output+0x4c>
 80195a6:	4b69      	ldr	r3, [pc, #420]	; (801974c <etharp_output+0x1e4>)
 80195a8:	f44f 7248 	mov.w	r2, #800	; 0x320
 80195ac:	496b      	ldr	r1, [pc, #428]	; (801975c <etharp_output+0x1f4>)
 80195ae:	4869      	ldr	r0, [pc, #420]	; (8019754 <etharp_output+0x1ec>)
 80195b0:	f002 fa3a 	bl	801ba28 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80195b4:	687b      	ldr	r3, [r7, #4]
 80195b6:	681b      	ldr	r3, [r3, #0]
 80195b8:	68f9      	ldr	r1, [r7, #12]
 80195ba:	4618      	mov	r0, r3
 80195bc:	f000 fef8 	bl	801a3b0 <ip4_addr_isbroadcast_u32>
 80195c0:	4603      	mov	r3, r0
 80195c2:	2b00      	cmp	r3, #0
 80195c4:	d002      	beq.n	80195cc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80195c6:	4b66      	ldr	r3, [pc, #408]	; (8019760 <etharp_output+0x1f8>)
 80195c8:	61fb      	str	r3, [r7, #28]
 80195ca:	e0af      	b.n	801972c <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80195cc:	687b      	ldr	r3, [r7, #4]
 80195ce:	681b      	ldr	r3, [r3, #0]
 80195d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80195d4:	2be0      	cmp	r3, #224	; 0xe0
 80195d6:	d118      	bne.n	801960a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80195d8:	2301      	movs	r3, #1
 80195da:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80195dc:	2300      	movs	r3, #0
 80195de:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80195e0:	235e      	movs	r3, #94	; 0x5e
 80195e2:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80195e4:	687b      	ldr	r3, [r7, #4]
 80195e6:	3301      	adds	r3, #1
 80195e8:	781b      	ldrb	r3, [r3, #0]
 80195ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80195ee:	b2db      	uxtb	r3, r3
 80195f0:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80195f2:	687b      	ldr	r3, [r7, #4]
 80195f4:	3302      	adds	r3, #2
 80195f6:	781b      	ldrb	r3, [r3, #0]
 80195f8:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80195fa:	687b      	ldr	r3, [r7, #4]
 80195fc:	3303      	adds	r3, #3
 80195fe:	781b      	ldrb	r3, [r3, #0]
 8019600:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8019602:	f107 0310 	add.w	r3, r7, #16
 8019606:	61fb      	str	r3, [r7, #28]
 8019608:	e090      	b.n	801972c <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801960a:	687b      	ldr	r3, [r7, #4]
 801960c:	681a      	ldr	r2, [r3, #0]
 801960e:	68fb      	ldr	r3, [r7, #12]
 8019610:	3304      	adds	r3, #4
 8019612:	681b      	ldr	r3, [r3, #0]
 8019614:	405a      	eors	r2, r3
 8019616:	68fb      	ldr	r3, [r7, #12]
 8019618:	3308      	adds	r3, #8
 801961a:	681b      	ldr	r3, [r3, #0]
 801961c:	4013      	ands	r3, r2
 801961e:	2b00      	cmp	r3, #0
 8019620:	d012      	beq.n	8019648 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	681b      	ldr	r3, [r3, #0]
 8019626:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8019628:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801962c:	4293      	cmp	r3, r2
 801962e:	d00b      	beq.n	8019648 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8019630:	68fb      	ldr	r3, [r7, #12]
 8019632:	330c      	adds	r3, #12
 8019634:	681b      	ldr	r3, [r3, #0]
 8019636:	2b00      	cmp	r3, #0
 8019638:	d003      	beq.n	8019642 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801963a:	68fb      	ldr	r3, [r7, #12]
 801963c:	330c      	adds	r3, #12
 801963e:	61bb      	str	r3, [r7, #24]
 8019640:	e002      	b.n	8019648 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8019642:	f06f 0303 	mvn.w	r3, #3
 8019646:	e07d      	b.n	8019744 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8019648:	4b46      	ldr	r3, [pc, #280]	; (8019764 <etharp_output+0x1fc>)
 801964a:	781b      	ldrb	r3, [r3, #0]
 801964c:	4619      	mov	r1, r3
 801964e:	4a46      	ldr	r2, [pc, #280]	; (8019768 <etharp_output+0x200>)
 8019650:	460b      	mov	r3, r1
 8019652:	005b      	lsls	r3, r3, #1
 8019654:	440b      	add	r3, r1
 8019656:	00db      	lsls	r3, r3, #3
 8019658:	4413      	add	r3, r2
 801965a:	3314      	adds	r3, #20
 801965c:	781b      	ldrb	r3, [r3, #0]
 801965e:	2b01      	cmp	r3, #1
 8019660:	d925      	bls.n	80196ae <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8019662:	4b40      	ldr	r3, [pc, #256]	; (8019764 <etharp_output+0x1fc>)
 8019664:	781b      	ldrb	r3, [r3, #0]
 8019666:	4619      	mov	r1, r3
 8019668:	4a3f      	ldr	r2, [pc, #252]	; (8019768 <etharp_output+0x200>)
 801966a:	460b      	mov	r3, r1
 801966c:	005b      	lsls	r3, r3, #1
 801966e:	440b      	add	r3, r1
 8019670:	00db      	lsls	r3, r3, #3
 8019672:	4413      	add	r3, r2
 8019674:	3308      	adds	r3, #8
 8019676:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8019678:	68fa      	ldr	r2, [r7, #12]
 801967a:	429a      	cmp	r2, r3
 801967c:	d117      	bne.n	80196ae <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801967e:	69bb      	ldr	r3, [r7, #24]
 8019680:	681a      	ldr	r2, [r3, #0]
 8019682:	4b38      	ldr	r3, [pc, #224]	; (8019764 <etharp_output+0x1fc>)
 8019684:	781b      	ldrb	r3, [r3, #0]
 8019686:	4618      	mov	r0, r3
 8019688:	4937      	ldr	r1, [pc, #220]	; (8019768 <etharp_output+0x200>)
 801968a:	4603      	mov	r3, r0
 801968c:	005b      	lsls	r3, r3, #1
 801968e:	4403      	add	r3, r0
 8019690:	00db      	lsls	r3, r3, #3
 8019692:	440b      	add	r3, r1
 8019694:	3304      	adds	r3, #4
 8019696:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8019698:	429a      	cmp	r2, r3
 801969a:	d108      	bne.n	80196ae <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801969c:	4b31      	ldr	r3, [pc, #196]	; (8019764 <etharp_output+0x1fc>)
 801969e:	781b      	ldrb	r3, [r3, #0]
 80196a0:	461a      	mov	r2, r3
 80196a2:	68b9      	ldr	r1, [r7, #8]
 80196a4:	68f8      	ldr	r0, [r7, #12]
 80196a6:	f7ff fec5 	bl	8019434 <etharp_output_to_arp_index>
 80196aa:	4603      	mov	r3, r0
 80196ac:	e04a      	b.n	8019744 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80196ae:	2300      	movs	r3, #0
 80196b0:	75fb      	strb	r3, [r7, #23]
 80196b2:	e031      	b.n	8019718 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80196b4:	7dfa      	ldrb	r2, [r7, #23]
 80196b6:	492c      	ldr	r1, [pc, #176]	; (8019768 <etharp_output+0x200>)
 80196b8:	4613      	mov	r3, r2
 80196ba:	005b      	lsls	r3, r3, #1
 80196bc:	4413      	add	r3, r2
 80196be:	00db      	lsls	r3, r3, #3
 80196c0:	440b      	add	r3, r1
 80196c2:	3314      	adds	r3, #20
 80196c4:	781b      	ldrb	r3, [r3, #0]
 80196c6:	2b01      	cmp	r3, #1
 80196c8:	d923      	bls.n	8019712 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80196ca:	7dfa      	ldrb	r2, [r7, #23]
 80196cc:	4926      	ldr	r1, [pc, #152]	; (8019768 <etharp_output+0x200>)
 80196ce:	4613      	mov	r3, r2
 80196d0:	005b      	lsls	r3, r3, #1
 80196d2:	4413      	add	r3, r2
 80196d4:	00db      	lsls	r3, r3, #3
 80196d6:	440b      	add	r3, r1
 80196d8:	3308      	adds	r3, #8
 80196da:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80196dc:	68fa      	ldr	r2, [r7, #12]
 80196de:	429a      	cmp	r2, r3
 80196e0:	d117      	bne.n	8019712 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80196e2:	69bb      	ldr	r3, [r7, #24]
 80196e4:	6819      	ldr	r1, [r3, #0]
 80196e6:	7dfa      	ldrb	r2, [r7, #23]
 80196e8:	481f      	ldr	r0, [pc, #124]	; (8019768 <etharp_output+0x200>)
 80196ea:	4613      	mov	r3, r2
 80196ec:	005b      	lsls	r3, r3, #1
 80196ee:	4413      	add	r3, r2
 80196f0:	00db      	lsls	r3, r3, #3
 80196f2:	4403      	add	r3, r0
 80196f4:	3304      	adds	r3, #4
 80196f6:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80196f8:	4299      	cmp	r1, r3
 80196fa:	d10a      	bne.n	8019712 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80196fc:	4a19      	ldr	r2, [pc, #100]	; (8019764 <etharp_output+0x1fc>)
 80196fe:	7dfb      	ldrb	r3, [r7, #23]
 8019700:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8019702:	7dfb      	ldrb	r3, [r7, #23]
 8019704:	461a      	mov	r2, r3
 8019706:	68b9      	ldr	r1, [r7, #8]
 8019708:	68f8      	ldr	r0, [r7, #12]
 801970a:	f7ff fe93 	bl	8019434 <etharp_output_to_arp_index>
 801970e:	4603      	mov	r3, r0
 8019710:	e018      	b.n	8019744 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8019712:	7dfb      	ldrb	r3, [r7, #23]
 8019714:	3301      	adds	r3, #1
 8019716:	75fb      	strb	r3, [r7, #23]
 8019718:	7dfb      	ldrb	r3, [r7, #23]
 801971a:	2b09      	cmp	r3, #9
 801971c:	d9ca      	bls.n	80196b4 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801971e:	68ba      	ldr	r2, [r7, #8]
 8019720:	69b9      	ldr	r1, [r7, #24]
 8019722:	68f8      	ldr	r0, [r7, #12]
 8019724:	f000 f822 	bl	801976c <etharp_query>
 8019728:	4603      	mov	r3, r0
 801972a:	e00b      	b.n	8019744 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801972c:	68fb      	ldr	r3, [r7, #12]
 801972e:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8019732:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8019736:	9300      	str	r3, [sp, #0]
 8019738:	69fb      	ldr	r3, [r7, #28]
 801973a:	68b9      	ldr	r1, [r7, #8]
 801973c:	68f8      	ldr	r0, [r7, #12]
 801973e:	f001 fd3f 	bl	801b1c0 <ethernet_output>
 8019742:	4603      	mov	r3, r0
}
 8019744:	4618      	mov	r0, r3
 8019746:	3720      	adds	r7, #32
 8019748:	46bd      	mov	sp, r7
 801974a:	bd80      	pop	{r7, pc}
 801974c:	0801faa0 	.word	0x0801faa0
 8019750:	0801fbf0 	.word	0x0801fbf0
 8019754:	0801fb18 	.word	0x0801fb18
 8019758:	0801fc40 	.word	0x0801fc40
 801975c:	0801fbe0 	.word	0x0801fbe0
 8019760:	0802029c 	.word	0x0802029c
 8019764:	20006ac8 	.word	0x20006ac8
 8019768:	200069d8 	.word	0x200069d8

0801976c <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801976c:	b580      	push	{r7, lr}
 801976e:	b08c      	sub	sp, #48	; 0x30
 8019770:	af02      	add	r7, sp, #8
 8019772:	60f8      	str	r0, [r7, #12]
 8019774:	60b9      	str	r1, [r7, #8]
 8019776:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8019778:	68fb      	ldr	r3, [r7, #12]
 801977a:	3326      	adds	r3, #38	; 0x26
 801977c:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801977e:	23ff      	movs	r3, #255	; 0xff
 8019780:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 8019784:	2300      	movs	r3, #0
 8019786:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8019788:	68bb      	ldr	r3, [r7, #8]
 801978a:	681b      	ldr	r3, [r3, #0]
 801978c:	68f9      	ldr	r1, [r7, #12]
 801978e:	4618      	mov	r0, r3
 8019790:	f000 fe0e 	bl	801a3b0 <ip4_addr_isbroadcast_u32>
 8019794:	4603      	mov	r3, r0
 8019796:	2b00      	cmp	r3, #0
 8019798:	d10c      	bne.n	80197b4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801979a:	68bb      	ldr	r3, [r7, #8]
 801979c:	681b      	ldr	r3, [r3, #0]
 801979e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80197a2:	2be0      	cmp	r3, #224	; 0xe0
 80197a4:	d006      	beq.n	80197b4 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80197a6:	68bb      	ldr	r3, [r7, #8]
 80197a8:	2b00      	cmp	r3, #0
 80197aa:	d003      	beq.n	80197b4 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80197ac:	68bb      	ldr	r3, [r7, #8]
 80197ae:	681b      	ldr	r3, [r3, #0]
 80197b0:	2b00      	cmp	r3, #0
 80197b2:	d102      	bne.n	80197ba <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80197b4:	f06f 030f 	mvn.w	r3, #15
 80197b8:	e101      	b.n	80199be <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80197ba:	68fa      	ldr	r2, [r7, #12]
 80197bc:	2101      	movs	r1, #1
 80197be:	68b8      	ldr	r0, [r7, #8]
 80197c0:	f7ff fb60 	bl	8018e84 <etharp_find_entry>
 80197c4:	4603      	mov	r3, r0
 80197c6:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80197c8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80197cc:	2b00      	cmp	r3, #0
 80197ce:	da02      	bge.n	80197d6 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80197d0:	8a7b      	ldrh	r3, [r7, #18]
 80197d2:	b25b      	sxtb	r3, r3
 80197d4:	e0f3      	b.n	80199be <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80197d6:	8a7b      	ldrh	r3, [r7, #18]
 80197d8:	2b7e      	cmp	r3, #126	; 0x7e
 80197da:	d906      	bls.n	80197ea <etharp_query+0x7e>
 80197dc:	4b7a      	ldr	r3, [pc, #488]	; (80199c8 <etharp_query+0x25c>)
 80197de:	f240 32c1 	movw	r2, #961	; 0x3c1
 80197e2:	497a      	ldr	r1, [pc, #488]	; (80199cc <etharp_query+0x260>)
 80197e4:	487a      	ldr	r0, [pc, #488]	; (80199d0 <etharp_query+0x264>)
 80197e6:	f002 f91f 	bl	801ba28 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80197ea:	8a7b      	ldrh	r3, [r7, #18]
 80197ec:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80197ee:	7c7a      	ldrb	r2, [r7, #17]
 80197f0:	4978      	ldr	r1, [pc, #480]	; (80199d4 <etharp_query+0x268>)
 80197f2:	4613      	mov	r3, r2
 80197f4:	005b      	lsls	r3, r3, #1
 80197f6:	4413      	add	r3, r2
 80197f8:	00db      	lsls	r3, r3, #3
 80197fa:	440b      	add	r3, r1
 80197fc:	3314      	adds	r3, #20
 80197fe:	781b      	ldrb	r3, [r3, #0]
 8019800:	2b00      	cmp	r3, #0
 8019802:	d115      	bne.n	8019830 <etharp_query+0xc4>
    is_new_entry = 1;
 8019804:	2301      	movs	r3, #1
 8019806:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8019808:	7c7a      	ldrb	r2, [r7, #17]
 801980a:	4972      	ldr	r1, [pc, #456]	; (80199d4 <etharp_query+0x268>)
 801980c:	4613      	mov	r3, r2
 801980e:	005b      	lsls	r3, r3, #1
 8019810:	4413      	add	r3, r2
 8019812:	00db      	lsls	r3, r3, #3
 8019814:	440b      	add	r3, r1
 8019816:	3314      	adds	r3, #20
 8019818:	2201      	movs	r2, #1
 801981a:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801981c:	7c7a      	ldrb	r2, [r7, #17]
 801981e:	496d      	ldr	r1, [pc, #436]	; (80199d4 <etharp_query+0x268>)
 8019820:	4613      	mov	r3, r2
 8019822:	005b      	lsls	r3, r3, #1
 8019824:	4413      	add	r3, r2
 8019826:	00db      	lsls	r3, r3, #3
 8019828:	440b      	add	r3, r1
 801982a:	3308      	adds	r3, #8
 801982c:	68fa      	ldr	r2, [r7, #12]
 801982e:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8019830:	7c7a      	ldrb	r2, [r7, #17]
 8019832:	4968      	ldr	r1, [pc, #416]	; (80199d4 <etharp_query+0x268>)
 8019834:	4613      	mov	r3, r2
 8019836:	005b      	lsls	r3, r3, #1
 8019838:	4413      	add	r3, r2
 801983a:	00db      	lsls	r3, r3, #3
 801983c:	440b      	add	r3, r1
 801983e:	3314      	adds	r3, #20
 8019840:	781b      	ldrb	r3, [r3, #0]
 8019842:	2b01      	cmp	r3, #1
 8019844:	d011      	beq.n	801986a <etharp_query+0xfe>
 8019846:	7c7a      	ldrb	r2, [r7, #17]
 8019848:	4962      	ldr	r1, [pc, #392]	; (80199d4 <etharp_query+0x268>)
 801984a:	4613      	mov	r3, r2
 801984c:	005b      	lsls	r3, r3, #1
 801984e:	4413      	add	r3, r2
 8019850:	00db      	lsls	r3, r3, #3
 8019852:	440b      	add	r3, r1
 8019854:	3314      	adds	r3, #20
 8019856:	781b      	ldrb	r3, [r3, #0]
 8019858:	2b01      	cmp	r3, #1
 801985a:	d806      	bhi.n	801986a <etharp_query+0xfe>
 801985c:	4b5a      	ldr	r3, [pc, #360]	; (80199c8 <etharp_query+0x25c>)
 801985e:	f240 32cd 	movw	r2, #973	; 0x3cd
 8019862:	495d      	ldr	r1, [pc, #372]	; (80199d8 <etharp_query+0x26c>)
 8019864:	485a      	ldr	r0, [pc, #360]	; (80199d0 <etharp_query+0x264>)
 8019866:	f002 f8df 	bl	801ba28 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801986a:	6a3b      	ldr	r3, [r7, #32]
 801986c:	2b00      	cmp	r3, #0
 801986e:	d102      	bne.n	8019876 <etharp_query+0x10a>
 8019870:	687b      	ldr	r3, [r7, #4]
 8019872:	2b00      	cmp	r3, #0
 8019874:	d10c      	bne.n	8019890 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8019876:	68b9      	ldr	r1, [r7, #8]
 8019878:	68f8      	ldr	r0, [r7, #12]
 801987a:	f000 f963 	bl	8019b44 <etharp_request>
 801987e:	4603      	mov	r3, r0
 8019880:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8019884:	687b      	ldr	r3, [r7, #4]
 8019886:	2b00      	cmp	r3, #0
 8019888:	d102      	bne.n	8019890 <etharp_query+0x124>
      return result;
 801988a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801988e:	e096      	b.n	80199be <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8019890:	687b      	ldr	r3, [r7, #4]
 8019892:	2b00      	cmp	r3, #0
 8019894:	d106      	bne.n	80198a4 <etharp_query+0x138>
 8019896:	4b4c      	ldr	r3, [pc, #304]	; (80199c8 <etharp_query+0x25c>)
 8019898:	f240 32e1 	movw	r2, #993	; 0x3e1
 801989c:	494f      	ldr	r1, [pc, #316]	; (80199dc <etharp_query+0x270>)
 801989e:	484c      	ldr	r0, [pc, #304]	; (80199d0 <etharp_query+0x264>)
 80198a0:	f002 f8c2 	bl	801ba28 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 80198a4:	7c7a      	ldrb	r2, [r7, #17]
 80198a6:	494b      	ldr	r1, [pc, #300]	; (80199d4 <etharp_query+0x268>)
 80198a8:	4613      	mov	r3, r2
 80198aa:	005b      	lsls	r3, r3, #1
 80198ac:	4413      	add	r3, r2
 80198ae:	00db      	lsls	r3, r3, #3
 80198b0:	440b      	add	r3, r1
 80198b2:	3314      	adds	r3, #20
 80198b4:	781b      	ldrb	r3, [r3, #0]
 80198b6:	2b01      	cmp	r3, #1
 80198b8:	d917      	bls.n	80198ea <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80198ba:	4a49      	ldr	r2, [pc, #292]	; (80199e0 <etharp_query+0x274>)
 80198bc:	7c7b      	ldrb	r3, [r7, #17]
 80198be:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80198c0:	7c7a      	ldrb	r2, [r7, #17]
 80198c2:	4613      	mov	r3, r2
 80198c4:	005b      	lsls	r3, r3, #1
 80198c6:	4413      	add	r3, r2
 80198c8:	00db      	lsls	r3, r3, #3
 80198ca:	3308      	adds	r3, #8
 80198cc:	4a41      	ldr	r2, [pc, #260]	; (80199d4 <etharp_query+0x268>)
 80198ce:	4413      	add	r3, r2
 80198d0:	3304      	adds	r3, #4
 80198d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80198d6:	9200      	str	r2, [sp, #0]
 80198d8:	697a      	ldr	r2, [r7, #20]
 80198da:	6879      	ldr	r1, [r7, #4]
 80198dc:	68f8      	ldr	r0, [r7, #12]
 80198de:	f001 fc6f 	bl	801b1c0 <ethernet_output>
 80198e2:	4603      	mov	r3, r0
 80198e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80198e8:	e067      	b.n	80199ba <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80198ea:	7c7a      	ldrb	r2, [r7, #17]
 80198ec:	4939      	ldr	r1, [pc, #228]	; (80199d4 <etharp_query+0x268>)
 80198ee:	4613      	mov	r3, r2
 80198f0:	005b      	lsls	r3, r3, #1
 80198f2:	4413      	add	r3, r2
 80198f4:	00db      	lsls	r3, r3, #3
 80198f6:	440b      	add	r3, r1
 80198f8:	3314      	adds	r3, #20
 80198fa:	781b      	ldrb	r3, [r3, #0]
 80198fc:	2b01      	cmp	r3, #1
 80198fe:	d15c      	bne.n	80199ba <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 8019900:	2300      	movs	r3, #0
 8019902:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8019904:	687b      	ldr	r3, [r7, #4]
 8019906:	61fb      	str	r3, [r7, #28]
    while (p) {
 8019908:	e01c      	b.n	8019944 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801990a:	69fb      	ldr	r3, [r7, #28]
 801990c:	895a      	ldrh	r2, [r3, #10]
 801990e:	69fb      	ldr	r3, [r7, #28]
 8019910:	891b      	ldrh	r3, [r3, #8]
 8019912:	429a      	cmp	r2, r3
 8019914:	d10a      	bne.n	801992c <etharp_query+0x1c0>
 8019916:	69fb      	ldr	r3, [r7, #28]
 8019918:	681b      	ldr	r3, [r3, #0]
 801991a:	2b00      	cmp	r3, #0
 801991c:	d006      	beq.n	801992c <etharp_query+0x1c0>
 801991e:	4b2a      	ldr	r3, [pc, #168]	; (80199c8 <etharp_query+0x25c>)
 8019920:	f240 32f1 	movw	r2, #1009	; 0x3f1
 8019924:	492f      	ldr	r1, [pc, #188]	; (80199e4 <etharp_query+0x278>)
 8019926:	482a      	ldr	r0, [pc, #168]	; (80199d0 <etharp_query+0x264>)
 8019928:	f002 f87e 	bl	801ba28 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801992c:	69fb      	ldr	r3, [r7, #28]
 801992e:	7b1b      	ldrb	r3, [r3, #12]
 8019930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019934:	2b00      	cmp	r3, #0
 8019936:	d002      	beq.n	801993e <etharp_query+0x1d2>
        copy_needed = 1;
 8019938:	2301      	movs	r3, #1
 801993a:	61bb      	str	r3, [r7, #24]
        break;
 801993c:	e005      	b.n	801994a <etharp_query+0x1de>
      }
      p = p->next;
 801993e:	69fb      	ldr	r3, [r7, #28]
 8019940:	681b      	ldr	r3, [r3, #0]
 8019942:	61fb      	str	r3, [r7, #28]
    while (p) {
 8019944:	69fb      	ldr	r3, [r7, #28]
 8019946:	2b00      	cmp	r3, #0
 8019948:	d1df      	bne.n	801990a <etharp_query+0x19e>
    }
    if (copy_needed) {
 801994a:	69bb      	ldr	r3, [r7, #24]
 801994c:	2b00      	cmp	r3, #0
 801994e:	d007      	beq.n	8019960 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8019950:	687a      	ldr	r2, [r7, #4]
 8019952:	f44f 7120 	mov.w	r1, #640	; 0x280
 8019956:	200e      	movs	r0, #14
 8019958:	f7f8 fb6c 	bl	8012034 <pbuf_clone>
 801995c:	61f8      	str	r0, [r7, #28]
 801995e:	e004      	b.n	801996a <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8019960:	687b      	ldr	r3, [r7, #4]
 8019962:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8019964:	69f8      	ldr	r0, [r7, #28]
 8019966:	f7f8 f993 	bl	8011c90 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801996a:	69fb      	ldr	r3, [r7, #28]
 801996c:	2b00      	cmp	r3, #0
 801996e:	d021      	beq.n	80199b4 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8019970:	7c7a      	ldrb	r2, [r7, #17]
 8019972:	4918      	ldr	r1, [pc, #96]	; (80199d4 <etharp_query+0x268>)
 8019974:	4613      	mov	r3, r2
 8019976:	005b      	lsls	r3, r3, #1
 8019978:	4413      	add	r3, r2
 801997a:	00db      	lsls	r3, r3, #3
 801997c:	440b      	add	r3, r1
 801997e:	681b      	ldr	r3, [r3, #0]
 8019980:	2b00      	cmp	r3, #0
 8019982:	d00a      	beq.n	801999a <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8019984:	7c7a      	ldrb	r2, [r7, #17]
 8019986:	4913      	ldr	r1, [pc, #76]	; (80199d4 <etharp_query+0x268>)
 8019988:	4613      	mov	r3, r2
 801998a:	005b      	lsls	r3, r3, #1
 801998c:	4413      	add	r3, r2
 801998e:	00db      	lsls	r3, r3, #3
 8019990:	440b      	add	r3, r1
 8019992:	681b      	ldr	r3, [r3, #0]
 8019994:	4618      	mov	r0, r3
 8019996:	f7f8 f8d5 	bl	8011b44 <pbuf_free>
      }
      arp_table[i].q = p;
 801999a:	7c7a      	ldrb	r2, [r7, #17]
 801999c:	490d      	ldr	r1, [pc, #52]	; (80199d4 <etharp_query+0x268>)
 801999e:	4613      	mov	r3, r2
 80199a0:	005b      	lsls	r3, r3, #1
 80199a2:	4413      	add	r3, r2
 80199a4:	00db      	lsls	r3, r3, #3
 80199a6:	440b      	add	r3, r1
 80199a8:	69fa      	ldr	r2, [r7, #28]
 80199aa:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80199ac:	2300      	movs	r3, #0
 80199ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80199b2:	e002      	b.n	80199ba <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80199b4:	23ff      	movs	r3, #255	; 0xff
 80199b6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80199ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80199be:	4618      	mov	r0, r3
 80199c0:	3728      	adds	r7, #40	; 0x28
 80199c2:	46bd      	mov	sp, r7
 80199c4:	bd80      	pop	{r7, pc}
 80199c6:	bf00      	nop
 80199c8:	0801faa0 	.word	0x0801faa0
 80199cc:	0801fc4c 	.word	0x0801fc4c
 80199d0:	0801fb18 	.word	0x0801fb18
 80199d4:	200069d8 	.word	0x200069d8
 80199d8:	0801fc5c 	.word	0x0801fc5c
 80199dc:	0801fc40 	.word	0x0801fc40
 80199e0:	20006ac8 	.word	0x20006ac8
 80199e4:	0801fc84 	.word	0x0801fc84

080199e8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80199e8:	b580      	push	{r7, lr}
 80199ea:	b08a      	sub	sp, #40	; 0x28
 80199ec:	af02      	add	r7, sp, #8
 80199ee:	60f8      	str	r0, [r7, #12]
 80199f0:	60b9      	str	r1, [r7, #8]
 80199f2:	607a      	str	r2, [r7, #4]
 80199f4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80199f6:	2300      	movs	r3, #0
 80199f8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80199fa:	68fb      	ldr	r3, [r7, #12]
 80199fc:	2b00      	cmp	r3, #0
 80199fe:	d106      	bne.n	8019a0e <etharp_raw+0x26>
 8019a00:	4b3a      	ldr	r3, [pc, #232]	; (8019aec <etharp_raw+0x104>)
 8019a02:	f240 4257 	movw	r2, #1111	; 0x457
 8019a06:	493a      	ldr	r1, [pc, #232]	; (8019af0 <etharp_raw+0x108>)
 8019a08:	483a      	ldr	r0, [pc, #232]	; (8019af4 <etharp_raw+0x10c>)
 8019a0a:	f002 f80d 	bl	801ba28 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8019a0e:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019a12:	211c      	movs	r1, #28
 8019a14:	200e      	movs	r0, #14
 8019a16:	f7f7 fdb1 	bl	801157c <pbuf_alloc>
 8019a1a:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8019a1c:	69bb      	ldr	r3, [r7, #24]
 8019a1e:	2b00      	cmp	r3, #0
 8019a20:	d102      	bne.n	8019a28 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8019a22:	f04f 33ff 	mov.w	r3, #4294967295
 8019a26:	e05d      	b.n	8019ae4 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8019a28:	69bb      	ldr	r3, [r7, #24]
 8019a2a:	895b      	ldrh	r3, [r3, #10]
 8019a2c:	2b1b      	cmp	r3, #27
 8019a2e:	d806      	bhi.n	8019a3e <etharp_raw+0x56>
 8019a30:	4b2e      	ldr	r3, [pc, #184]	; (8019aec <etharp_raw+0x104>)
 8019a32:	f240 4262 	movw	r2, #1122	; 0x462
 8019a36:	4930      	ldr	r1, [pc, #192]	; (8019af8 <etharp_raw+0x110>)
 8019a38:	482e      	ldr	r0, [pc, #184]	; (8019af4 <etharp_raw+0x10c>)
 8019a3a:	f001 fff5 	bl	801ba28 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8019a3e:	69bb      	ldr	r3, [r7, #24]
 8019a40:	685b      	ldr	r3, [r3, #4]
 8019a42:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8019a44:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8019a46:	4618      	mov	r0, r3
 8019a48:	f7f6 fd34 	bl	80104b4 <lwip_htons>
 8019a4c:	4603      	mov	r3, r0
 8019a4e:	461a      	mov	r2, r3
 8019a50:	697b      	ldr	r3, [r7, #20]
 8019a52:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8019a54:	68fb      	ldr	r3, [r7, #12]
 8019a56:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8019a5a:	2b06      	cmp	r3, #6
 8019a5c:	d006      	beq.n	8019a6c <etharp_raw+0x84>
 8019a5e:	4b23      	ldr	r3, [pc, #140]	; (8019aec <etharp_raw+0x104>)
 8019a60:	f240 4269 	movw	r2, #1129	; 0x469
 8019a64:	4925      	ldr	r1, [pc, #148]	; (8019afc <etharp_raw+0x114>)
 8019a66:	4823      	ldr	r0, [pc, #140]	; (8019af4 <etharp_raw+0x10c>)
 8019a68:	f001 ffde 	bl	801ba28 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8019a6c:	697b      	ldr	r3, [r7, #20]
 8019a6e:	3308      	adds	r3, #8
 8019a70:	2206      	movs	r2, #6
 8019a72:	6839      	ldr	r1, [r7, #0]
 8019a74:	4618      	mov	r0, r3
 8019a76:	f001 fefd 	bl	801b874 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8019a7a:	697b      	ldr	r3, [r7, #20]
 8019a7c:	3312      	adds	r3, #18
 8019a7e:	2206      	movs	r2, #6
 8019a80:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8019a82:	4618      	mov	r0, r3
 8019a84:	f001 fef6 	bl	801b874 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8019a88:	697b      	ldr	r3, [r7, #20]
 8019a8a:	330e      	adds	r3, #14
 8019a8c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019a8e:	6812      	ldr	r2, [r2, #0]
 8019a90:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8019a92:	697b      	ldr	r3, [r7, #20]
 8019a94:	3318      	adds	r3, #24
 8019a96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8019a98:	6812      	ldr	r2, [r2, #0]
 8019a9a:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8019a9c:	697b      	ldr	r3, [r7, #20]
 8019a9e:	2200      	movs	r2, #0
 8019aa0:	701a      	strb	r2, [r3, #0]
 8019aa2:	2200      	movs	r2, #0
 8019aa4:	f042 0201 	orr.w	r2, r2, #1
 8019aa8:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8019aaa:	697b      	ldr	r3, [r7, #20]
 8019aac:	2200      	movs	r2, #0
 8019aae:	f042 0208 	orr.w	r2, r2, #8
 8019ab2:	709a      	strb	r2, [r3, #2]
 8019ab4:	2200      	movs	r2, #0
 8019ab6:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8019ab8:	697b      	ldr	r3, [r7, #20]
 8019aba:	2206      	movs	r2, #6
 8019abc:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8019abe:	697b      	ldr	r3, [r7, #20]
 8019ac0:	2204      	movs	r2, #4
 8019ac2:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8019ac4:	f640 0306 	movw	r3, #2054	; 0x806
 8019ac8:	9300      	str	r3, [sp, #0]
 8019aca:	687b      	ldr	r3, [r7, #4]
 8019acc:	68ba      	ldr	r2, [r7, #8]
 8019ace:	69b9      	ldr	r1, [r7, #24]
 8019ad0:	68f8      	ldr	r0, [r7, #12]
 8019ad2:	f001 fb75 	bl	801b1c0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8019ad6:	69b8      	ldr	r0, [r7, #24]
 8019ad8:	f7f8 f834 	bl	8011b44 <pbuf_free>
  p = NULL;
 8019adc:	2300      	movs	r3, #0
 8019ade:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8019ae0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8019ae4:	4618      	mov	r0, r3
 8019ae6:	3720      	adds	r7, #32
 8019ae8:	46bd      	mov	sp, r7
 8019aea:	bd80      	pop	{r7, pc}
 8019aec:	0801faa0 	.word	0x0801faa0
 8019af0:	0801fbf0 	.word	0x0801fbf0
 8019af4:	0801fb18 	.word	0x0801fb18
 8019af8:	0801fca0 	.word	0x0801fca0
 8019afc:	0801fcd4 	.word	0x0801fcd4

08019b00 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8019b00:	b580      	push	{r7, lr}
 8019b02:	b088      	sub	sp, #32
 8019b04:	af04      	add	r7, sp, #16
 8019b06:	60f8      	str	r0, [r7, #12]
 8019b08:	60b9      	str	r1, [r7, #8]
 8019b0a:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8019b0c:	68fb      	ldr	r3, [r7, #12]
 8019b0e:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8019b12:	68fb      	ldr	r3, [r7, #12]
 8019b14:	f103 0026 	add.w	r0, r3, #38	; 0x26
 8019b18:	68fb      	ldr	r3, [r7, #12]
 8019b1a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8019b1c:	2201      	movs	r2, #1
 8019b1e:	9203      	str	r2, [sp, #12]
 8019b20:	68ba      	ldr	r2, [r7, #8]
 8019b22:	9202      	str	r2, [sp, #8]
 8019b24:	4a06      	ldr	r2, [pc, #24]	; (8019b40 <etharp_request_dst+0x40>)
 8019b26:	9201      	str	r2, [sp, #4]
 8019b28:	9300      	str	r3, [sp, #0]
 8019b2a:	4603      	mov	r3, r0
 8019b2c:	687a      	ldr	r2, [r7, #4]
 8019b2e:	68f8      	ldr	r0, [r7, #12]
 8019b30:	f7ff ff5a 	bl	80199e8 <etharp_raw>
 8019b34:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8019b36:	4618      	mov	r0, r3
 8019b38:	3710      	adds	r7, #16
 8019b3a:	46bd      	mov	sp, r7
 8019b3c:	bd80      	pop	{r7, pc}
 8019b3e:	bf00      	nop
 8019b40:	080202a4 	.word	0x080202a4

08019b44 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8019b44:	b580      	push	{r7, lr}
 8019b46:	b082      	sub	sp, #8
 8019b48:	af00      	add	r7, sp, #0
 8019b4a:	6078      	str	r0, [r7, #4]
 8019b4c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8019b4e:	4a05      	ldr	r2, [pc, #20]	; (8019b64 <etharp_request+0x20>)
 8019b50:	6839      	ldr	r1, [r7, #0]
 8019b52:	6878      	ldr	r0, [r7, #4]
 8019b54:	f7ff ffd4 	bl	8019b00 <etharp_request_dst>
 8019b58:	4603      	mov	r3, r0
}
 8019b5a:	4618      	mov	r0, r3
 8019b5c:	3708      	adds	r7, #8
 8019b5e:	46bd      	mov	sp, r7
 8019b60:	bd80      	pop	{r7, pc}
 8019b62:	bf00      	nop
 8019b64:	0802029c 	.word	0x0802029c

08019b68 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8019b68:	b580      	push	{r7, lr}
 8019b6a:	b08e      	sub	sp, #56	; 0x38
 8019b6c:	af04      	add	r7, sp, #16
 8019b6e:	6078      	str	r0, [r7, #4]
 8019b70:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8019b72:	4b79      	ldr	r3, [pc, #484]	; (8019d58 <icmp_input+0x1f0>)
 8019b74:	689b      	ldr	r3, [r3, #8]
 8019b76:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8019b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019b7a:	781b      	ldrb	r3, [r3, #0]
 8019b7c:	f003 030f 	and.w	r3, r3, #15
 8019b80:	b2db      	uxtb	r3, r3
 8019b82:	009b      	lsls	r3, r3, #2
 8019b84:	b2db      	uxtb	r3, r3
 8019b86:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8019b88:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019b8a:	2b13      	cmp	r3, #19
 8019b8c:	f240 80cd 	bls.w	8019d2a <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8019b90:	687b      	ldr	r3, [r7, #4]
 8019b92:	895b      	ldrh	r3, [r3, #10]
 8019b94:	2b03      	cmp	r3, #3
 8019b96:	f240 80ca 	bls.w	8019d2e <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8019b9a:	687b      	ldr	r3, [r7, #4]
 8019b9c:	685b      	ldr	r3, [r3, #4]
 8019b9e:	781b      	ldrb	r3, [r3, #0]
 8019ba0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8019ba4:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8019ba8:	2b00      	cmp	r3, #0
 8019baa:	f000 80b7 	beq.w	8019d1c <icmp_input+0x1b4>
 8019bae:	2b08      	cmp	r3, #8
 8019bb0:	f040 80b7 	bne.w	8019d22 <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8019bb4:	4b69      	ldr	r3, [pc, #420]	; (8019d5c <icmp_input+0x1f4>)
 8019bb6:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8019bb8:	4b67      	ldr	r3, [pc, #412]	; (8019d58 <icmp_input+0x1f0>)
 8019bba:	695b      	ldr	r3, [r3, #20]
 8019bbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019bc0:	2be0      	cmp	r3, #224	; 0xe0
 8019bc2:	f000 80bb 	beq.w	8019d3c <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8019bc6:	4b64      	ldr	r3, [pc, #400]	; (8019d58 <icmp_input+0x1f0>)
 8019bc8:	695b      	ldr	r3, [r3, #20]
 8019bca:	4a63      	ldr	r2, [pc, #396]	; (8019d58 <icmp_input+0x1f0>)
 8019bcc:	6812      	ldr	r2, [r2, #0]
 8019bce:	4611      	mov	r1, r2
 8019bd0:	4618      	mov	r0, r3
 8019bd2:	f000 fbed 	bl	801a3b0 <ip4_addr_isbroadcast_u32>
 8019bd6:	4603      	mov	r3, r0
 8019bd8:	2b00      	cmp	r3, #0
 8019bda:	f040 80b1 	bne.w	8019d40 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8019bde:	687b      	ldr	r3, [r7, #4]
 8019be0:	891b      	ldrh	r3, [r3, #8]
 8019be2:	2b07      	cmp	r3, #7
 8019be4:	f240 80a5 	bls.w	8019d32 <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8019be8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019bea:	330e      	adds	r3, #14
 8019bec:	4619      	mov	r1, r3
 8019bee:	6878      	ldr	r0, [r7, #4]
 8019bf0:	f7f7 ff12 	bl	8011a18 <pbuf_add_header>
 8019bf4:	4603      	mov	r3, r0
 8019bf6:	2b00      	cmp	r3, #0
 8019bf8:	d04b      	beq.n	8019c92 <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8019bfa:	687b      	ldr	r3, [r7, #4]
 8019bfc:	891a      	ldrh	r2, [r3, #8]
 8019bfe:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019c00:	4413      	add	r3, r2
 8019c02:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8019c04:	687b      	ldr	r3, [r7, #4]
 8019c06:	891b      	ldrh	r3, [r3, #8]
 8019c08:	8b7a      	ldrh	r2, [r7, #26]
 8019c0a:	429a      	cmp	r2, r3
 8019c0c:	f0c0 809a 	bcc.w	8019d44 <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8019c10:	8b7b      	ldrh	r3, [r7, #26]
 8019c12:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019c16:	4619      	mov	r1, r3
 8019c18:	200e      	movs	r0, #14
 8019c1a:	f7f7 fcaf 	bl	801157c <pbuf_alloc>
 8019c1e:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8019c20:	697b      	ldr	r3, [r7, #20]
 8019c22:	2b00      	cmp	r3, #0
 8019c24:	f000 8090 	beq.w	8019d48 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8019c28:	697b      	ldr	r3, [r7, #20]
 8019c2a:	895b      	ldrh	r3, [r3, #10]
 8019c2c:	461a      	mov	r2, r3
 8019c2e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019c30:	3308      	adds	r3, #8
 8019c32:	429a      	cmp	r2, r3
 8019c34:	d203      	bcs.n	8019c3e <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8019c36:	6978      	ldr	r0, [r7, #20]
 8019c38:	f7f7 ff84 	bl	8011b44 <pbuf_free>
          goto icmperr;
 8019c3c:	e085      	b.n	8019d4a <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8019c3e:	697b      	ldr	r3, [r7, #20]
 8019c40:	685b      	ldr	r3, [r3, #4]
 8019c42:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8019c44:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8019c46:	4618      	mov	r0, r3
 8019c48:	f001 fe14 	bl	801b874 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8019c4c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019c4e:	4619      	mov	r1, r3
 8019c50:	6978      	ldr	r0, [r7, #20]
 8019c52:	f7f7 fef1 	bl	8011a38 <pbuf_remove_header>
 8019c56:	4603      	mov	r3, r0
 8019c58:	2b00      	cmp	r3, #0
 8019c5a:	d009      	beq.n	8019c70 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8019c5c:	4b40      	ldr	r3, [pc, #256]	; (8019d60 <icmp_input+0x1f8>)
 8019c5e:	22b6      	movs	r2, #182	; 0xb6
 8019c60:	4940      	ldr	r1, [pc, #256]	; (8019d64 <icmp_input+0x1fc>)
 8019c62:	4841      	ldr	r0, [pc, #260]	; (8019d68 <icmp_input+0x200>)
 8019c64:	f001 fee0 	bl	801ba28 <iprintf>
          pbuf_free(r);
 8019c68:	6978      	ldr	r0, [r7, #20]
 8019c6a:	f7f7 ff6b 	bl	8011b44 <pbuf_free>
          goto icmperr;
 8019c6e:	e06c      	b.n	8019d4a <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8019c70:	6879      	ldr	r1, [r7, #4]
 8019c72:	6978      	ldr	r0, [r7, #20]
 8019c74:	f7f8 f89a 	bl	8011dac <pbuf_copy>
 8019c78:	4603      	mov	r3, r0
 8019c7a:	2b00      	cmp	r3, #0
 8019c7c:	d003      	beq.n	8019c86 <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8019c7e:	6978      	ldr	r0, [r7, #20]
 8019c80:	f7f7 ff60 	bl	8011b44 <pbuf_free>
          goto icmperr;
 8019c84:	e061      	b.n	8019d4a <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8019c86:	6878      	ldr	r0, [r7, #4]
 8019c88:	f7f7 ff5c 	bl	8011b44 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8019c8c:	697b      	ldr	r3, [r7, #20]
 8019c8e:	607b      	str	r3, [r7, #4]
 8019c90:	e00f      	b.n	8019cb2 <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8019c92:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019c94:	330e      	adds	r3, #14
 8019c96:	4619      	mov	r1, r3
 8019c98:	6878      	ldr	r0, [r7, #4]
 8019c9a:	f7f7 fecd 	bl	8011a38 <pbuf_remove_header>
 8019c9e:	4603      	mov	r3, r0
 8019ca0:	2b00      	cmp	r3, #0
 8019ca2:	d006      	beq.n	8019cb2 <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8019ca4:	4b2e      	ldr	r3, [pc, #184]	; (8019d60 <icmp_input+0x1f8>)
 8019ca6:	22c7      	movs	r2, #199	; 0xc7
 8019ca8:	4930      	ldr	r1, [pc, #192]	; (8019d6c <icmp_input+0x204>)
 8019caa:	482f      	ldr	r0, [pc, #188]	; (8019d68 <icmp_input+0x200>)
 8019cac:	f001 febc 	bl	801ba28 <iprintf>
          goto icmperr;
 8019cb0:	e04b      	b.n	8019d4a <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8019cb2:	687b      	ldr	r3, [r7, #4]
 8019cb4:	685b      	ldr	r3, [r3, #4]
 8019cb6:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8019cb8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8019cba:	4619      	mov	r1, r3
 8019cbc:	6878      	ldr	r0, [r7, #4]
 8019cbe:	f7f7 feab 	bl	8011a18 <pbuf_add_header>
 8019cc2:	4603      	mov	r3, r0
 8019cc4:	2b00      	cmp	r3, #0
 8019cc6:	d12b      	bne.n	8019d20 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8019cc8:	687b      	ldr	r3, [r7, #4]
 8019cca:	685b      	ldr	r3, [r3, #4]
 8019ccc:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8019cce:	69fb      	ldr	r3, [r7, #28]
 8019cd0:	681a      	ldr	r2, [r3, #0]
 8019cd2:	68fb      	ldr	r3, [r7, #12]
 8019cd4:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8019cd6:	4b20      	ldr	r3, [pc, #128]	; (8019d58 <icmp_input+0x1f0>)
 8019cd8:	691a      	ldr	r2, [r3, #16]
 8019cda:	68fb      	ldr	r3, [r7, #12]
 8019cdc:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8019cde:	693b      	ldr	r3, [r7, #16]
 8019ce0:	2200      	movs	r2, #0
 8019ce2:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8019ce4:	693b      	ldr	r3, [r7, #16]
 8019ce6:	2200      	movs	r2, #0
 8019ce8:	709a      	strb	r2, [r3, #2]
 8019cea:	2200      	movs	r2, #0
 8019cec:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8019cee:	68fb      	ldr	r3, [r7, #12]
 8019cf0:	22ff      	movs	r2, #255	; 0xff
 8019cf2:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8019cf4:	68fb      	ldr	r3, [r7, #12]
 8019cf6:	2200      	movs	r2, #0
 8019cf8:	729a      	strb	r2, [r3, #10]
 8019cfa:	2200      	movs	r2, #0
 8019cfc:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8019cfe:	683b      	ldr	r3, [r7, #0]
 8019d00:	9302      	str	r3, [sp, #8]
 8019d02:	2301      	movs	r3, #1
 8019d04:	9301      	str	r3, [sp, #4]
 8019d06:	2300      	movs	r3, #0
 8019d08:	9300      	str	r3, [sp, #0]
 8019d0a:	23ff      	movs	r3, #255	; 0xff
 8019d0c:	2200      	movs	r2, #0
 8019d0e:	69f9      	ldr	r1, [r7, #28]
 8019d10:	6878      	ldr	r0, [r7, #4]
 8019d12:	f000 fa75 	bl	801a200 <ip4_output_if>
 8019d16:	4603      	mov	r3, r0
 8019d18:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8019d1a:	e001      	b.n	8019d20 <icmp_input+0x1b8>
      break;
 8019d1c:	bf00      	nop
 8019d1e:	e000      	b.n	8019d22 <icmp_input+0x1ba>
      break;
 8019d20:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8019d22:	6878      	ldr	r0, [r7, #4]
 8019d24:	f7f7 ff0e 	bl	8011b44 <pbuf_free>
  return;
 8019d28:	e013      	b.n	8019d52 <icmp_input+0x1ea>
    goto lenerr;
 8019d2a:	bf00      	nop
 8019d2c:	e002      	b.n	8019d34 <icmp_input+0x1cc>
    goto lenerr;
 8019d2e:	bf00      	nop
 8019d30:	e000      	b.n	8019d34 <icmp_input+0x1cc>
        goto lenerr;
 8019d32:	bf00      	nop
lenerr:
  pbuf_free(p);
 8019d34:	6878      	ldr	r0, [r7, #4]
 8019d36:	f7f7 ff05 	bl	8011b44 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8019d3a:	e00a      	b.n	8019d52 <icmp_input+0x1ea>
        goto icmperr;
 8019d3c:	bf00      	nop
 8019d3e:	e004      	b.n	8019d4a <icmp_input+0x1e2>
        goto icmperr;
 8019d40:	bf00      	nop
 8019d42:	e002      	b.n	8019d4a <icmp_input+0x1e2>
          goto icmperr;
 8019d44:	bf00      	nop
 8019d46:	e000      	b.n	8019d4a <icmp_input+0x1e2>
          goto icmperr;
 8019d48:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8019d4a:	6878      	ldr	r0, [r7, #4]
 8019d4c:	f7f7 fefa 	bl	8011b44 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8019d50:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8019d52:	3728      	adds	r7, #40	; 0x28
 8019d54:	46bd      	mov	sp, r7
 8019d56:	bd80      	pop	{r7, pc}
 8019d58:	2000a604 	.word	0x2000a604
 8019d5c:	2000a618 	.word	0x2000a618
 8019d60:	0801fd18 	.word	0x0801fd18
 8019d64:	0801fd50 	.word	0x0801fd50
 8019d68:	0801fd88 	.word	0x0801fd88
 8019d6c:	0801fdb0 	.word	0x0801fdb0

08019d70 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8019d70:	b580      	push	{r7, lr}
 8019d72:	b082      	sub	sp, #8
 8019d74:	af00      	add	r7, sp, #0
 8019d76:	6078      	str	r0, [r7, #4]
 8019d78:	460b      	mov	r3, r1
 8019d7a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8019d7c:	78fb      	ldrb	r3, [r7, #3]
 8019d7e:	461a      	mov	r2, r3
 8019d80:	2103      	movs	r1, #3
 8019d82:	6878      	ldr	r0, [r7, #4]
 8019d84:	f000 f814 	bl	8019db0 <icmp_send_response>
}
 8019d88:	bf00      	nop
 8019d8a:	3708      	adds	r7, #8
 8019d8c:	46bd      	mov	sp, r7
 8019d8e:	bd80      	pop	{r7, pc}

08019d90 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8019d90:	b580      	push	{r7, lr}
 8019d92:	b082      	sub	sp, #8
 8019d94:	af00      	add	r7, sp, #0
 8019d96:	6078      	str	r0, [r7, #4]
 8019d98:	460b      	mov	r3, r1
 8019d9a:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8019d9c:	78fb      	ldrb	r3, [r7, #3]
 8019d9e:	461a      	mov	r2, r3
 8019da0:	210b      	movs	r1, #11
 8019da2:	6878      	ldr	r0, [r7, #4]
 8019da4:	f000 f804 	bl	8019db0 <icmp_send_response>
}
 8019da8:	bf00      	nop
 8019daa:	3708      	adds	r7, #8
 8019dac:	46bd      	mov	sp, r7
 8019dae:	bd80      	pop	{r7, pc}

08019db0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8019db0:	b580      	push	{r7, lr}
 8019db2:	b08c      	sub	sp, #48	; 0x30
 8019db4:	af04      	add	r7, sp, #16
 8019db6:	6078      	str	r0, [r7, #4]
 8019db8:	460b      	mov	r3, r1
 8019dba:	70fb      	strb	r3, [r7, #3]
 8019dbc:	4613      	mov	r3, r2
 8019dbe:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8019dc0:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019dc4:	2124      	movs	r1, #36	; 0x24
 8019dc6:	2022      	movs	r0, #34	; 0x22
 8019dc8:	f7f7 fbd8 	bl	801157c <pbuf_alloc>
 8019dcc:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8019dce:	69fb      	ldr	r3, [r7, #28]
 8019dd0:	2b00      	cmp	r3, #0
 8019dd2:	d04c      	beq.n	8019e6e <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8019dd4:	69fb      	ldr	r3, [r7, #28]
 8019dd6:	895b      	ldrh	r3, [r3, #10]
 8019dd8:	2b23      	cmp	r3, #35	; 0x23
 8019dda:	d806      	bhi.n	8019dea <icmp_send_response+0x3a>
 8019ddc:	4b26      	ldr	r3, [pc, #152]	; (8019e78 <icmp_send_response+0xc8>)
 8019dde:	f44f 72b4 	mov.w	r2, #360	; 0x168
 8019de2:	4926      	ldr	r1, [pc, #152]	; (8019e7c <icmp_send_response+0xcc>)
 8019de4:	4826      	ldr	r0, [pc, #152]	; (8019e80 <icmp_send_response+0xd0>)
 8019de6:	f001 fe1f 	bl	801ba28 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8019dea:	687b      	ldr	r3, [r7, #4]
 8019dec:	685b      	ldr	r3, [r3, #4]
 8019dee:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8019df0:	69fb      	ldr	r3, [r7, #28]
 8019df2:	685b      	ldr	r3, [r3, #4]
 8019df4:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8019df6:	697b      	ldr	r3, [r7, #20]
 8019df8:	78fa      	ldrb	r2, [r7, #3]
 8019dfa:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8019dfc:	697b      	ldr	r3, [r7, #20]
 8019dfe:	78ba      	ldrb	r2, [r7, #2]
 8019e00:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8019e02:	697b      	ldr	r3, [r7, #20]
 8019e04:	2200      	movs	r2, #0
 8019e06:	711a      	strb	r2, [r3, #4]
 8019e08:	2200      	movs	r2, #0
 8019e0a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8019e0c:	697b      	ldr	r3, [r7, #20]
 8019e0e:	2200      	movs	r2, #0
 8019e10:	719a      	strb	r2, [r3, #6]
 8019e12:	2200      	movs	r2, #0
 8019e14:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8019e16:	69fb      	ldr	r3, [r7, #28]
 8019e18:	685b      	ldr	r3, [r3, #4]
 8019e1a:	f103 0008 	add.w	r0, r3, #8
 8019e1e:	687b      	ldr	r3, [r7, #4]
 8019e20:	685b      	ldr	r3, [r3, #4]
 8019e22:	221c      	movs	r2, #28
 8019e24:	4619      	mov	r1, r3
 8019e26:	f001 fd25 	bl	801b874 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8019e2a:	69bb      	ldr	r3, [r7, #24]
 8019e2c:	68db      	ldr	r3, [r3, #12]
 8019e2e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8019e30:	f107 030c 	add.w	r3, r7, #12
 8019e34:	4618      	mov	r0, r3
 8019e36:	f000 f825 	bl	8019e84 <ip4_route>
 8019e3a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8019e3c:	693b      	ldr	r3, [r7, #16]
 8019e3e:	2b00      	cmp	r3, #0
 8019e40:	d011      	beq.n	8019e66 <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8019e42:	697b      	ldr	r3, [r7, #20]
 8019e44:	2200      	movs	r2, #0
 8019e46:	709a      	strb	r2, [r3, #2]
 8019e48:	2200      	movs	r2, #0
 8019e4a:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8019e4c:	f107 020c 	add.w	r2, r7, #12
 8019e50:	693b      	ldr	r3, [r7, #16]
 8019e52:	9302      	str	r3, [sp, #8]
 8019e54:	2301      	movs	r3, #1
 8019e56:	9301      	str	r3, [sp, #4]
 8019e58:	2300      	movs	r3, #0
 8019e5a:	9300      	str	r3, [sp, #0]
 8019e5c:	23ff      	movs	r3, #255	; 0xff
 8019e5e:	2100      	movs	r1, #0
 8019e60:	69f8      	ldr	r0, [r7, #28]
 8019e62:	f000 f9cd 	bl	801a200 <ip4_output_if>
  }
  pbuf_free(q);
 8019e66:	69f8      	ldr	r0, [r7, #28]
 8019e68:	f7f7 fe6c 	bl	8011b44 <pbuf_free>
 8019e6c:	e000      	b.n	8019e70 <icmp_send_response+0xc0>
    return;
 8019e6e:	bf00      	nop
}
 8019e70:	3720      	adds	r7, #32
 8019e72:	46bd      	mov	sp, r7
 8019e74:	bd80      	pop	{r7, pc}
 8019e76:	bf00      	nop
 8019e78:	0801fd18 	.word	0x0801fd18
 8019e7c:	0801fde4 	.word	0x0801fde4
 8019e80:	0801fd88 	.word	0x0801fd88

08019e84 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8019e84:	b480      	push	{r7}
 8019e86:	b085      	sub	sp, #20
 8019e88:	af00      	add	r7, sp, #0
 8019e8a:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8019e8c:	4b33      	ldr	r3, [pc, #204]	; (8019f5c <ip4_route+0xd8>)
 8019e8e:	681b      	ldr	r3, [r3, #0]
 8019e90:	60fb      	str	r3, [r7, #12]
 8019e92:	e036      	b.n	8019f02 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8019e94:	68fb      	ldr	r3, [r7, #12]
 8019e96:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019e9a:	f003 0301 	and.w	r3, r3, #1
 8019e9e:	b2db      	uxtb	r3, r3
 8019ea0:	2b00      	cmp	r3, #0
 8019ea2:	d02b      	beq.n	8019efc <ip4_route+0x78>
 8019ea4:	68fb      	ldr	r3, [r7, #12]
 8019ea6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019eaa:	089b      	lsrs	r3, r3, #2
 8019eac:	f003 0301 	and.w	r3, r3, #1
 8019eb0:	b2db      	uxtb	r3, r3
 8019eb2:	2b00      	cmp	r3, #0
 8019eb4:	d022      	beq.n	8019efc <ip4_route+0x78>
 8019eb6:	68fb      	ldr	r3, [r7, #12]
 8019eb8:	3304      	adds	r3, #4
 8019eba:	681b      	ldr	r3, [r3, #0]
 8019ebc:	2b00      	cmp	r3, #0
 8019ebe:	d01d      	beq.n	8019efc <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8019ec0:	687b      	ldr	r3, [r7, #4]
 8019ec2:	681a      	ldr	r2, [r3, #0]
 8019ec4:	68fb      	ldr	r3, [r7, #12]
 8019ec6:	3304      	adds	r3, #4
 8019ec8:	681b      	ldr	r3, [r3, #0]
 8019eca:	405a      	eors	r2, r3
 8019ecc:	68fb      	ldr	r3, [r7, #12]
 8019ece:	3308      	adds	r3, #8
 8019ed0:	681b      	ldr	r3, [r3, #0]
 8019ed2:	4013      	ands	r3, r2
 8019ed4:	2b00      	cmp	r3, #0
 8019ed6:	d101      	bne.n	8019edc <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8019ed8:	68fb      	ldr	r3, [r7, #12]
 8019eda:	e038      	b.n	8019f4e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8019edc:	68fb      	ldr	r3, [r7, #12]
 8019ede:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019ee2:	f003 0302 	and.w	r3, r3, #2
 8019ee6:	2b00      	cmp	r3, #0
 8019ee8:	d108      	bne.n	8019efc <ip4_route+0x78>
 8019eea:	687b      	ldr	r3, [r7, #4]
 8019eec:	681a      	ldr	r2, [r3, #0]
 8019eee:	68fb      	ldr	r3, [r7, #12]
 8019ef0:	330c      	adds	r3, #12
 8019ef2:	681b      	ldr	r3, [r3, #0]
 8019ef4:	429a      	cmp	r2, r3
 8019ef6:	d101      	bne.n	8019efc <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8019ef8:	68fb      	ldr	r3, [r7, #12]
 8019efa:	e028      	b.n	8019f4e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8019efc:	68fb      	ldr	r3, [r7, #12]
 8019efe:	681b      	ldr	r3, [r3, #0]
 8019f00:	60fb      	str	r3, [r7, #12]
 8019f02:	68fb      	ldr	r3, [r7, #12]
 8019f04:	2b00      	cmp	r3, #0
 8019f06:	d1c5      	bne.n	8019e94 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019f08:	4b15      	ldr	r3, [pc, #84]	; (8019f60 <ip4_route+0xdc>)
 8019f0a:	681b      	ldr	r3, [r3, #0]
 8019f0c:	2b00      	cmp	r3, #0
 8019f0e:	d01a      	beq.n	8019f46 <ip4_route+0xc2>
 8019f10:	4b13      	ldr	r3, [pc, #76]	; (8019f60 <ip4_route+0xdc>)
 8019f12:	681b      	ldr	r3, [r3, #0]
 8019f14:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019f18:	f003 0301 	and.w	r3, r3, #1
 8019f1c:	2b00      	cmp	r3, #0
 8019f1e:	d012      	beq.n	8019f46 <ip4_route+0xc2>
 8019f20:	4b0f      	ldr	r3, [pc, #60]	; (8019f60 <ip4_route+0xdc>)
 8019f22:	681b      	ldr	r3, [r3, #0]
 8019f24:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019f28:	f003 0304 	and.w	r3, r3, #4
 8019f2c:	2b00      	cmp	r3, #0
 8019f2e:	d00a      	beq.n	8019f46 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8019f30:	4b0b      	ldr	r3, [pc, #44]	; (8019f60 <ip4_route+0xdc>)
 8019f32:	681b      	ldr	r3, [r3, #0]
 8019f34:	3304      	adds	r3, #4
 8019f36:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8019f38:	2b00      	cmp	r3, #0
 8019f3a:	d004      	beq.n	8019f46 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8019f3c:	687b      	ldr	r3, [r7, #4]
 8019f3e:	681b      	ldr	r3, [r3, #0]
 8019f40:	b2db      	uxtb	r3, r3
 8019f42:	2b7f      	cmp	r3, #127	; 0x7f
 8019f44:	d101      	bne.n	8019f4a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8019f46:	2300      	movs	r3, #0
 8019f48:	e001      	b.n	8019f4e <ip4_route+0xca>
  }

  return netif_default;
 8019f4a:	4b05      	ldr	r3, [pc, #20]	; (8019f60 <ip4_route+0xdc>)
 8019f4c:	681b      	ldr	r3, [r3, #0]
}
 8019f4e:	4618      	mov	r0, r3
 8019f50:	3714      	adds	r7, #20
 8019f52:	46bd      	mov	sp, r7
 8019f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f58:	4770      	bx	lr
 8019f5a:	bf00      	nop
 8019f5c:	2000dd08 	.word	0x2000dd08
 8019f60:	2000dd0c 	.word	0x2000dd0c

08019f64 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8019f64:	b580      	push	{r7, lr}
 8019f66:	b082      	sub	sp, #8
 8019f68:	af00      	add	r7, sp, #0
 8019f6a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8019f6c:	687b      	ldr	r3, [r7, #4]
 8019f6e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8019f72:	f003 0301 	and.w	r3, r3, #1
 8019f76:	b2db      	uxtb	r3, r3
 8019f78:	2b00      	cmp	r3, #0
 8019f7a:	d016      	beq.n	8019faa <ip4_input_accept+0x46>
 8019f7c:	687b      	ldr	r3, [r7, #4]
 8019f7e:	3304      	adds	r3, #4
 8019f80:	681b      	ldr	r3, [r3, #0]
 8019f82:	2b00      	cmp	r3, #0
 8019f84:	d011      	beq.n	8019faa <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8019f86:	4b0b      	ldr	r3, [pc, #44]	; (8019fb4 <ip4_input_accept+0x50>)
 8019f88:	695a      	ldr	r2, [r3, #20]
 8019f8a:	687b      	ldr	r3, [r7, #4]
 8019f8c:	3304      	adds	r3, #4
 8019f8e:	681b      	ldr	r3, [r3, #0]
 8019f90:	429a      	cmp	r2, r3
 8019f92:	d008      	beq.n	8019fa6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8019f94:	4b07      	ldr	r3, [pc, #28]	; (8019fb4 <ip4_input_accept+0x50>)
 8019f96:	695b      	ldr	r3, [r3, #20]
 8019f98:	6879      	ldr	r1, [r7, #4]
 8019f9a:	4618      	mov	r0, r3
 8019f9c:	f000 fa08 	bl	801a3b0 <ip4_addr_isbroadcast_u32>
 8019fa0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8019fa2:	2b00      	cmp	r3, #0
 8019fa4:	d001      	beq.n	8019faa <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8019fa6:	2301      	movs	r3, #1
 8019fa8:	e000      	b.n	8019fac <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8019faa:	2300      	movs	r3, #0
}
 8019fac:	4618      	mov	r0, r3
 8019fae:	3708      	adds	r7, #8
 8019fb0:	46bd      	mov	sp, r7
 8019fb2:	bd80      	pop	{r7, pc}
 8019fb4:	2000a604 	.word	0x2000a604

08019fb8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8019fb8:	b580      	push	{r7, lr}
 8019fba:	b086      	sub	sp, #24
 8019fbc:	af00      	add	r7, sp, #0
 8019fbe:	6078      	str	r0, [r7, #4]
 8019fc0:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8019fc2:	687b      	ldr	r3, [r7, #4]
 8019fc4:	685b      	ldr	r3, [r3, #4]
 8019fc6:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8019fc8:	697b      	ldr	r3, [r7, #20]
 8019fca:	781b      	ldrb	r3, [r3, #0]
 8019fcc:	091b      	lsrs	r3, r3, #4
 8019fce:	b2db      	uxtb	r3, r3
 8019fd0:	2b04      	cmp	r3, #4
 8019fd2:	d004      	beq.n	8019fde <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8019fd4:	6878      	ldr	r0, [r7, #4]
 8019fd6:	f7f7 fdb5 	bl	8011b44 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8019fda:	2300      	movs	r3, #0
 8019fdc:	e107      	b.n	801a1ee <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8019fde:	697b      	ldr	r3, [r7, #20]
 8019fe0:	781b      	ldrb	r3, [r3, #0]
 8019fe2:	f003 030f 	and.w	r3, r3, #15
 8019fe6:	b2db      	uxtb	r3, r3
 8019fe8:	009b      	lsls	r3, r3, #2
 8019fea:	b2db      	uxtb	r3, r3
 8019fec:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8019fee:	697b      	ldr	r3, [r7, #20]
 8019ff0:	885b      	ldrh	r3, [r3, #2]
 8019ff2:	b29b      	uxth	r3, r3
 8019ff4:	4618      	mov	r0, r3
 8019ff6:	f7f6 fa5d 	bl	80104b4 <lwip_htons>
 8019ffa:	4603      	mov	r3, r0
 8019ffc:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8019ffe:	687b      	ldr	r3, [r7, #4]
 801a000:	891b      	ldrh	r3, [r3, #8]
 801a002:	89ba      	ldrh	r2, [r7, #12]
 801a004:	429a      	cmp	r2, r3
 801a006:	d204      	bcs.n	801a012 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801a008:	89bb      	ldrh	r3, [r7, #12]
 801a00a:	4619      	mov	r1, r3
 801a00c:	6878      	ldr	r0, [r7, #4]
 801a00e:	f7f7 fc13 	bl	8011838 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801a012:	687b      	ldr	r3, [r7, #4]
 801a014:	895b      	ldrh	r3, [r3, #10]
 801a016:	89fa      	ldrh	r2, [r7, #14]
 801a018:	429a      	cmp	r2, r3
 801a01a:	d807      	bhi.n	801a02c <ip4_input+0x74>
 801a01c:	687b      	ldr	r3, [r7, #4]
 801a01e:	891b      	ldrh	r3, [r3, #8]
 801a020:	89ba      	ldrh	r2, [r7, #12]
 801a022:	429a      	cmp	r2, r3
 801a024:	d802      	bhi.n	801a02c <ip4_input+0x74>
 801a026:	89fb      	ldrh	r3, [r7, #14]
 801a028:	2b13      	cmp	r3, #19
 801a02a:	d804      	bhi.n	801a036 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801a02c:	6878      	ldr	r0, [r7, #4]
 801a02e:	f7f7 fd89 	bl	8011b44 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801a032:	2300      	movs	r3, #0
 801a034:	e0db      	b.n	801a1ee <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801a036:	697b      	ldr	r3, [r7, #20]
 801a038:	691b      	ldr	r3, [r3, #16]
 801a03a:	4a6f      	ldr	r2, [pc, #444]	; (801a1f8 <ip4_input+0x240>)
 801a03c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801a03e:	697b      	ldr	r3, [r7, #20]
 801a040:	68db      	ldr	r3, [r3, #12]
 801a042:	4a6d      	ldr	r2, [pc, #436]	; (801a1f8 <ip4_input+0x240>)
 801a044:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801a046:	4b6c      	ldr	r3, [pc, #432]	; (801a1f8 <ip4_input+0x240>)
 801a048:	695b      	ldr	r3, [r3, #20]
 801a04a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801a04e:	2be0      	cmp	r3, #224	; 0xe0
 801a050:	d112      	bne.n	801a078 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801a052:	683b      	ldr	r3, [r7, #0]
 801a054:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801a058:	f003 0301 	and.w	r3, r3, #1
 801a05c:	b2db      	uxtb	r3, r3
 801a05e:	2b00      	cmp	r3, #0
 801a060:	d007      	beq.n	801a072 <ip4_input+0xba>
 801a062:	683b      	ldr	r3, [r7, #0]
 801a064:	3304      	adds	r3, #4
 801a066:	681b      	ldr	r3, [r3, #0]
 801a068:	2b00      	cmp	r3, #0
 801a06a:	d002      	beq.n	801a072 <ip4_input+0xba>
      netif = inp;
 801a06c:	683b      	ldr	r3, [r7, #0]
 801a06e:	613b      	str	r3, [r7, #16]
 801a070:	e02a      	b.n	801a0c8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801a072:	2300      	movs	r3, #0
 801a074:	613b      	str	r3, [r7, #16]
 801a076:	e027      	b.n	801a0c8 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801a078:	6838      	ldr	r0, [r7, #0]
 801a07a:	f7ff ff73 	bl	8019f64 <ip4_input_accept>
 801a07e:	4603      	mov	r3, r0
 801a080:	2b00      	cmp	r3, #0
 801a082:	d002      	beq.n	801a08a <ip4_input+0xd2>
      netif = inp;
 801a084:	683b      	ldr	r3, [r7, #0]
 801a086:	613b      	str	r3, [r7, #16]
 801a088:	e01e      	b.n	801a0c8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801a08a:	2300      	movs	r3, #0
 801a08c:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801a08e:	4b5a      	ldr	r3, [pc, #360]	; (801a1f8 <ip4_input+0x240>)
 801a090:	695b      	ldr	r3, [r3, #20]
 801a092:	b2db      	uxtb	r3, r3
 801a094:	2b7f      	cmp	r3, #127	; 0x7f
 801a096:	d017      	beq.n	801a0c8 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801a098:	4b58      	ldr	r3, [pc, #352]	; (801a1fc <ip4_input+0x244>)
 801a09a:	681b      	ldr	r3, [r3, #0]
 801a09c:	613b      	str	r3, [r7, #16]
 801a09e:	e00e      	b.n	801a0be <ip4_input+0x106>
          if (netif == inp) {
 801a0a0:	693a      	ldr	r2, [r7, #16]
 801a0a2:	683b      	ldr	r3, [r7, #0]
 801a0a4:	429a      	cmp	r2, r3
 801a0a6:	d006      	beq.n	801a0b6 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801a0a8:	6938      	ldr	r0, [r7, #16]
 801a0aa:	f7ff ff5b 	bl	8019f64 <ip4_input_accept>
 801a0ae:	4603      	mov	r3, r0
 801a0b0:	2b00      	cmp	r3, #0
 801a0b2:	d108      	bne.n	801a0c6 <ip4_input+0x10e>
 801a0b4:	e000      	b.n	801a0b8 <ip4_input+0x100>
            continue;
 801a0b6:	bf00      	nop
        NETIF_FOREACH(netif) {
 801a0b8:	693b      	ldr	r3, [r7, #16]
 801a0ba:	681b      	ldr	r3, [r3, #0]
 801a0bc:	613b      	str	r3, [r7, #16]
 801a0be:	693b      	ldr	r3, [r7, #16]
 801a0c0:	2b00      	cmp	r3, #0
 801a0c2:	d1ed      	bne.n	801a0a0 <ip4_input+0xe8>
 801a0c4:	e000      	b.n	801a0c8 <ip4_input+0x110>
            break;
 801a0c6:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801a0c8:	4b4b      	ldr	r3, [pc, #300]	; (801a1f8 <ip4_input+0x240>)
 801a0ca:	691b      	ldr	r3, [r3, #16]
 801a0cc:	6839      	ldr	r1, [r7, #0]
 801a0ce:	4618      	mov	r0, r3
 801a0d0:	f000 f96e 	bl	801a3b0 <ip4_addr_isbroadcast_u32>
 801a0d4:	4603      	mov	r3, r0
 801a0d6:	2b00      	cmp	r3, #0
 801a0d8:	d105      	bne.n	801a0e6 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801a0da:	4b47      	ldr	r3, [pc, #284]	; (801a1f8 <ip4_input+0x240>)
 801a0dc:	691b      	ldr	r3, [r3, #16]
 801a0de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801a0e2:	2be0      	cmp	r3, #224	; 0xe0
 801a0e4:	d104      	bne.n	801a0f0 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801a0e6:	6878      	ldr	r0, [r7, #4]
 801a0e8:	f7f7 fd2c 	bl	8011b44 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801a0ec:	2300      	movs	r3, #0
 801a0ee:	e07e      	b.n	801a1ee <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801a0f0:	693b      	ldr	r3, [r7, #16]
 801a0f2:	2b00      	cmp	r3, #0
 801a0f4:	d104      	bne.n	801a100 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801a0f6:	6878      	ldr	r0, [r7, #4]
 801a0f8:	f7f7 fd24 	bl	8011b44 <pbuf_free>
    return ERR_OK;
 801a0fc:	2300      	movs	r3, #0
 801a0fe:	e076      	b.n	801a1ee <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801a100:	697b      	ldr	r3, [r7, #20]
 801a102:	88db      	ldrh	r3, [r3, #6]
 801a104:	b29b      	uxth	r3, r3
 801a106:	461a      	mov	r2, r3
 801a108:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801a10c:	4013      	ands	r3, r2
 801a10e:	2b00      	cmp	r3, #0
 801a110:	d00b      	beq.n	801a12a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801a112:	6878      	ldr	r0, [r7, #4]
 801a114:	f000 fc92 	bl	801aa3c <ip4_reass>
 801a118:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801a11a:	687b      	ldr	r3, [r7, #4]
 801a11c:	2b00      	cmp	r3, #0
 801a11e:	d101      	bne.n	801a124 <ip4_input+0x16c>
      return ERR_OK;
 801a120:	2300      	movs	r3, #0
 801a122:	e064      	b.n	801a1ee <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801a124:	687b      	ldr	r3, [r7, #4]
 801a126:	685b      	ldr	r3, [r3, #4]
 801a128:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801a12a:	4a33      	ldr	r2, [pc, #204]	; (801a1f8 <ip4_input+0x240>)
 801a12c:	693b      	ldr	r3, [r7, #16]
 801a12e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801a130:	4a31      	ldr	r2, [pc, #196]	; (801a1f8 <ip4_input+0x240>)
 801a132:	683b      	ldr	r3, [r7, #0]
 801a134:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801a136:	4a30      	ldr	r2, [pc, #192]	; (801a1f8 <ip4_input+0x240>)
 801a138:	697b      	ldr	r3, [r7, #20]
 801a13a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801a13c:	697b      	ldr	r3, [r7, #20]
 801a13e:	781b      	ldrb	r3, [r3, #0]
 801a140:	f003 030f 	and.w	r3, r3, #15
 801a144:	b2db      	uxtb	r3, r3
 801a146:	009b      	lsls	r3, r3, #2
 801a148:	b2db      	uxtb	r3, r3
 801a14a:	b29a      	uxth	r2, r3
 801a14c:	4b2a      	ldr	r3, [pc, #168]	; (801a1f8 <ip4_input+0x240>)
 801a14e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801a150:	89fb      	ldrh	r3, [r7, #14]
 801a152:	4619      	mov	r1, r3
 801a154:	6878      	ldr	r0, [r7, #4]
 801a156:	f7f7 fc6f 	bl	8011a38 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801a15a:	697b      	ldr	r3, [r7, #20]
 801a15c:	7a5b      	ldrb	r3, [r3, #9]
 801a15e:	2b11      	cmp	r3, #17
 801a160:	d006      	beq.n	801a170 <ip4_input+0x1b8>
 801a162:	2b11      	cmp	r3, #17
 801a164:	dc13      	bgt.n	801a18e <ip4_input+0x1d6>
 801a166:	2b01      	cmp	r3, #1
 801a168:	d00c      	beq.n	801a184 <ip4_input+0x1cc>
 801a16a:	2b06      	cmp	r3, #6
 801a16c:	d005      	beq.n	801a17a <ip4_input+0x1c2>
 801a16e:	e00e      	b.n	801a18e <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801a170:	6839      	ldr	r1, [r7, #0]
 801a172:	6878      	ldr	r0, [r7, #4]
 801a174:	f7fe f970 	bl	8018458 <udp_input>
        break;
 801a178:	e026      	b.n	801a1c8 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801a17a:	6839      	ldr	r1, [r7, #0]
 801a17c:	6878      	ldr	r0, [r7, #4]
 801a17e:	f7f9 fd2d 	bl	8013bdc <tcp_input>
        break;
 801a182:	e021      	b.n	801a1c8 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801a184:	6839      	ldr	r1, [r7, #0]
 801a186:	6878      	ldr	r0, [r7, #4]
 801a188:	f7ff fcee 	bl	8019b68 <icmp_input>
        break;
 801a18c:	e01c      	b.n	801a1c8 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801a18e:	4b1a      	ldr	r3, [pc, #104]	; (801a1f8 <ip4_input+0x240>)
 801a190:	695b      	ldr	r3, [r3, #20]
 801a192:	6939      	ldr	r1, [r7, #16]
 801a194:	4618      	mov	r0, r3
 801a196:	f000 f90b 	bl	801a3b0 <ip4_addr_isbroadcast_u32>
 801a19a:	4603      	mov	r3, r0
 801a19c:	2b00      	cmp	r3, #0
 801a19e:	d10f      	bne.n	801a1c0 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801a1a0:	4b15      	ldr	r3, [pc, #84]	; (801a1f8 <ip4_input+0x240>)
 801a1a2:	695b      	ldr	r3, [r3, #20]
 801a1a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801a1a8:	2be0      	cmp	r3, #224	; 0xe0
 801a1aa:	d009      	beq.n	801a1c0 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801a1ac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801a1b0:	4619      	mov	r1, r3
 801a1b2:	6878      	ldr	r0, [r7, #4]
 801a1b4:	f7f7 fcb3 	bl	8011b1e <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801a1b8:	2102      	movs	r1, #2
 801a1ba:	6878      	ldr	r0, [r7, #4]
 801a1bc:	f7ff fdd8 	bl	8019d70 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801a1c0:	6878      	ldr	r0, [r7, #4]
 801a1c2:	f7f7 fcbf 	bl	8011b44 <pbuf_free>
        break;
 801a1c6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801a1c8:	4b0b      	ldr	r3, [pc, #44]	; (801a1f8 <ip4_input+0x240>)
 801a1ca:	2200      	movs	r2, #0
 801a1cc:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801a1ce:	4b0a      	ldr	r3, [pc, #40]	; (801a1f8 <ip4_input+0x240>)
 801a1d0:	2200      	movs	r2, #0
 801a1d2:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801a1d4:	4b08      	ldr	r3, [pc, #32]	; (801a1f8 <ip4_input+0x240>)
 801a1d6:	2200      	movs	r2, #0
 801a1d8:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801a1da:	4b07      	ldr	r3, [pc, #28]	; (801a1f8 <ip4_input+0x240>)
 801a1dc:	2200      	movs	r2, #0
 801a1de:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801a1e0:	4b05      	ldr	r3, [pc, #20]	; (801a1f8 <ip4_input+0x240>)
 801a1e2:	2200      	movs	r2, #0
 801a1e4:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801a1e6:	4b04      	ldr	r3, [pc, #16]	; (801a1f8 <ip4_input+0x240>)
 801a1e8:	2200      	movs	r2, #0
 801a1ea:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801a1ec:	2300      	movs	r3, #0
}
 801a1ee:	4618      	mov	r0, r3
 801a1f0:	3718      	adds	r7, #24
 801a1f2:	46bd      	mov	sp, r7
 801a1f4:	bd80      	pop	{r7, pc}
 801a1f6:	bf00      	nop
 801a1f8:	2000a604 	.word	0x2000a604
 801a1fc:	2000dd08 	.word	0x2000dd08

0801a200 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801a200:	b580      	push	{r7, lr}
 801a202:	b08a      	sub	sp, #40	; 0x28
 801a204:	af04      	add	r7, sp, #16
 801a206:	60f8      	str	r0, [r7, #12]
 801a208:	60b9      	str	r1, [r7, #8]
 801a20a:	607a      	str	r2, [r7, #4]
 801a20c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801a20e:	68bb      	ldr	r3, [r7, #8]
 801a210:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801a212:	687b      	ldr	r3, [r7, #4]
 801a214:	2b00      	cmp	r3, #0
 801a216:	d009      	beq.n	801a22c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801a218:	68bb      	ldr	r3, [r7, #8]
 801a21a:	2b00      	cmp	r3, #0
 801a21c:	d003      	beq.n	801a226 <ip4_output_if+0x26>
 801a21e:	68bb      	ldr	r3, [r7, #8]
 801a220:	681b      	ldr	r3, [r3, #0]
 801a222:	2b00      	cmp	r3, #0
 801a224:	d102      	bne.n	801a22c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801a226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a228:	3304      	adds	r3, #4
 801a22a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801a22c:	78fa      	ldrb	r2, [r7, #3]
 801a22e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a230:	9302      	str	r3, [sp, #8]
 801a232:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801a236:	9301      	str	r3, [sp, #4]
 801a238:	f897 3020 	ldrb.w	r3, [r7, #32]
 801a23c:	9300      	str	r3, [sp, #0]
 801a23e:	4613      	mov	r3, r2
 801a240:	687a      	ldr	r2, [r7, #4]
 801a242:	6979      	ldr	r1, [r7, #20]
 801a244:	68f8      	ldr	r0, [r7, #12]
 801a246:	f000 f805 	bl	801a254 <ip4_output_if_src>
 801a24a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801a24c:	4618      	mov	r0, r3
 801a24e:	3718      	adds	r7, #24
 801a250:	46bd      	mov	sp, r7
 801a252:	bd80      	pop	{r7, pc}

0801a254 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801a254:	b580      	push	{r7, lr}
 801a256:	b088      	sub	sp, #32
 801a258:	af00      	add	r7, sp, #0
 801a25a:	60f8      	str	r0, [r7, #12]
 801a25c:	60b9      	str	r1, [r7, #8]
 801a25e:	607a      	str	r2, [r7, #4]
 801a260:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801a262:	68fb      	ldr	r3, [r7, #12]
 801a264:	7b9b      	ldrb	r3, [r3, #14]
 801a266:	2b01      	cmp	r3, #1
 801a268:	d006      	beq.n	801a278 <ip4_output_if_src+0x24>
 801a26a:	4b4b      	ldr	r3, [pc, #300]	; (801a398 <ip4_output_if_src+0x144>)
 801a26c:	f44f 7255 	mov.w	r2, #852	; 0x354
 801a270:	494a      	ldr	r1, [pc, #296]	; (801a39c <ip4_output_if_src+0x148>)
 801a272:	484b      	ldr	r0, [pc, #300]	; (801a3a0 <ip4_output_if_src+0x14c>)
 801a274:	f001 fbd8 	bl	801ba28 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801a278:	687b      	ldr	r3, [r7, #4]
 801a27a:	2b00      	cmp	r3, #0
 801a27c:	d060      	beq.n	801a340 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801a27e:	2314      	movs	r3, #20
 801a280:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801a282:	2114      	movs	r1, #20
 801a284:	68f8      	ldr	r0, [r7, #12]
 801a286:	f7f7 fbc7 	bl	8011a18 <pbuf_add_header>
 801a28a:	4603      	mov	r3, r0
 801a28c:	2b00      	cmp	r3, #0
 801a28e:	d002      	beq.n	801a296 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801a290:	f06f 0301 	mvn.w	r3, #1
 801a294:	e07c      	b.n	801a390 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801a296:	68fb      	ldr	r3, [r7, #12]
 801a298:	685b      	ldr	r3, [r3, #4]
 801a29a:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801a29c:	68fb      	ldr	r3, [r7, #12]
 801a29e:	895b      	ldrh	r3, [r3, #10]
 801a2a0:	2b13      	cmp	r3, #19
 801a2a2:	d806      	bhi.n	801a2b2 <ip4_output_if_src+0x5e>
 801a2a4:	4b3c      	ldr	r3, [pc, #240]	; (801a398 <ip4_output_if_src+0x144>)
 801a2a6:	f44f 7262 	mov.w	r2, #904	; 0x388
 801a2aa:	493e      	ldr	r1, [pc, #248]	; (801a3a4 <ip4_output_if_src+0x150>)
 801a2ac:	483c      	ldr	r0, [pc, #240]	; (801a3a0 <ip4_output_if_src+0x14c>)
 801a2ae:	f001 fbbb 	bl	801ba28 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801a2b2:	69fb      	ldr	r3, [r7, #28]
 801a2b4:	78fa      	ldrb	r2, [r7, #3]
 801a2b6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801a2b8:	69fb      	ldr	r3, [r7, #28]
 801a2ba:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801a2be:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801a2c0:	687b      	ldr	r3, [r7, #4]
 801a2c2:	681a      	ldr	r2, [r3, #0]
 801a2c4:	69fb      	ldr	r3, [r7, #28]
 801a2c6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801a2c8:	8b7b      	ldrh	r3, [r7, #26]
 801a2ca:	089b      	lsrs	r3, r3, #2
 801a2cc:	b29b      	uxth	r3, r3
 801a2ce:	b2db      	uxtb	r3, r3
 801a2d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a2d4:	b2da      	uxtb	r2, r3
 801a2d6:	69fb      	ldr	r3, [r7, #28]
 801a2d8:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801a2da:	69fb      	ldr	r3, [r7, #28]
 801a2dc:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801a2e0:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801a2e2:	68fb      	ldr	r3, [r7, #12]
 801a2e4:	891b      	ldrh	r3, [r3, #8]
 801a2e6:	4618      	mov	r0, r3
 801a2e8:	f7f6 f8e4 	bl	80104b4 <lwip_htons>
 801a2ec:	4603      	mov	r3, r0
 801a2ee:	461a      	mov	r2, r3
 801a2f0:	69fb      	ldr	r3, [r7, #28]
 801a2f2:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801a2f4:	69fb      	ldr	r3, [r7, #28]
 801a2f6:	2200      	movs	r2, #0
 801a2f8:	719a      	strb	r2, [r3, #6]
 801a2fa:	2200      	movs	r2, #0
 801a2fc:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801a2fe:	4b2a      	ldr	r3, [pc, #168]	; (801a3a8 <ip4_output_if_src+0x154>)
 801a300:	881b      	ldrh	r3, [r3, #0]
 801a302:	4618      	mov	r0, r3
 801a304:	f7f6 f8d6 	bl	80104b4 <lwip_htons>
 801a308:	4603      	mov	r3, r0
 801a30a:	461a      	mov	r2, r3
 801a30c:	69fb      	ldr	r3, [r7, #28]
 801a30e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801a310:	4b25      	ldr	r3, [pc, #148]	; (801a3a8 <ip4_output_if_src+0x154>)
 801a312:	881b      	ldrh	r3, [r3, #0]
 801a314:	3301      	adds	r3, #1
 801a316:	b29a      	uxth	r2, r3
 801a318:	4b23      	ldr	r3, [pc, #140]	; (801a3a8 <ip4_output_if_src+0x154>)
 801a31a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801a31c:	68bb      	ldr	r3, [r7, #8]
 801a31e:	2b00      	cmp	r3, #0
 801a320:	d104      	bne.n	801a32c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801a322:	4b22      	ldr	r3, [pc, #136]	; (801a3ac <ip4_output_if_src+0x158>)
 801a324:	681a      	ldr	r2, [r3, #0]
 801a326:	69fb      	ldr	r3, [r7, #28]
 801a328:	60da      	str	r2, [r3, #12]
 801a32a:	e003      	b.n	801a334 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801a32c:	68bb      	ldr	r3, [r7, #8]
 801a32e:	681a      	ldr	r2, [r3, #0]
 801a330:	69fb      	ldr	r3, [r7, #28]
 801a332:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801a334:	69fb      	ldr	r3, [r7, #28]
 801a336:	2200      	movs	r2, #0
 801a338:	729a      	strb	r2, [r3, #10]
 801a33a:	2200      	movs	r2, #0
 801a33c:	72da      	strb	r2, [r3, #11]
 801a33e:	e00f      	b.n	801a360 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801a340:	68fb      	ldr	r3, [r7, #12]
 801a342:	895b      	ldrh	r3, [r3, #10]
 801a344:	2b13      	cmp	r3, #19
 801a346:	d802      	bhi.n	801a34e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801a348:	f06f 0301 	mvn.w	r3, #1
 801a34c:	e020      	b.n	801a390 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801a34e:	68fb      	ldr	r3, [r7, #12]
 801a350:	685b      	ldr	r3, [r3, #4]
 801a352:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801a354:	69fb      	ldr	r3, [r7, #28]
 801a356:	691b      	ldr	r3, [r3, #16]
 801a358:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801a35a:	f107 0314 	add.w	r3, r7, #20
 801a35e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801a360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a362:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801a364:	2b00      	cmp	r3, #0
 801a366:	d00c      	beq.n	801a382 <ip4_output_if_src+0x12e>
 801a368:	68fb      	ldr	r3, [r7, #12]
 801a36a:	891a      	ldrh	r2, [r3, #8]
 801a36c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a36e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801a370:	429a      	cmp	r2, r3
 801a372:	d906      	bls.n	801a382 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801a374:	687a      	ldr	r2, [r7, #4]
 801a376:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801a378:	68f8      	ldr	r0, [r7, #12]
 801a37a:	f000 fd4d 	bl	801ae18 <ip4_frag>
 801a37e:	4603      	mov	r3, r0
 801a380:	e006      	b.n	801a390 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801a382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a384:	695b      	ldr	r3, [r3, #20]
 801a386:	687a      	ldr	r2, [r7, #4]
 801a388:	68f9      	ldr	r1, [r7, #12]
 801a38a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801a38c:	4798      	blx	r3
 801a38e:	4603      	mov	r3, r0
}
 801a390:	4618      	mov	r0, r3
 801a392:	3720      	adds	r7, #32
 801a394:	46bd      	mov	sp, r7
 801a396:	bd80      	pop	{r7, pc}
 801a398:	0801fe10 	.word	0x0801fe10
 801a39c:	0801fe44 	.word	0x0801fe44
 801a3a0:	0801fe50 	.word	0x0801fe50
 801a3a4:	0801fe78 	.word	0x0801fe78
 801a3a8:	20006aca 	.word	0x20006aca
 801a3ac:	08020298 	.word	0x08020298

0801a3b0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801a3b0:	b480      	push	{r7}
 801a3b2:	b085      	sub	sp, #20
 801a3b4:	af00      	add	r7, sp, #0
 801a3b6:	6078      	str	r0, [r7, #4]
 801a3b8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801a3ba:	687b      	ldr	r3, [r7, #4]
 801a3bc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801a3be:	687b      	ldr	r3, [r7, #4]
 801a3c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801a3c4:	d002      	beq.n	801a3cc <ip4_addr_isbroadcast_u32+0x1c>
 801a3c6:	687b      	ldr	r3, [r7, #4]
 801a3c8:	2b00      	cmp	r3, #0
 801a3ca:	d101      	bne.n	801a3d0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801a3cc:	2301      	movs	r3, #1
 801a3ce:	e02a      	b.n	801a426 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801a3d0:	683b      	ldr	r3, [r7, #0]
 801a3d2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801a3d6:	f003 0302 	and.w	r3, r3, #2
 801a3da:	2b00      	cmp	r3, #0
 801a3dc:	d101      	bne.n	801a3e2 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801a3de:	2300      	movs	r3, #0
 801a3e0:	e021      	b.n	801a426 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801a3e2:	683b      	ldr	r3, [r7, #0]
 801a3e4:	3304      	adds	r3, #4
 801a3e6:	681b      	ldr	r3, [r3, #0]
 801a3e8:	687a      	ldr	r2, [r7, #4]
 801a3ea:	429a      	cmp	r2, r3
 801a3ec:	d101      	bne.n	801a3f2 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801a3ee:	2300      	movs	r3, #0
 801a3f0:	e019      	b.n	801a426 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801a3f2:	68fa      	ldr	r2, [r7, #12]
 801a3f4:	683b      	ldr	r3, [r7, #0]
 801a3f6:	3304      	adds	r3, #4
 801a3f8:	681b      	ldr	r3, [r3, #0]
 801a3fa:	405a      	eors	r2, r3
 801a3fc:	683b      	ldr	r3, [r7, #0]
 801a3fe:	3308      	adds	r3, #8
 801a400:	681b      	ldr	r3, [r3, #0]
 801a402:	4013      	ands	r3, r2
 801a404:	2b00      	cmp	r3, #0
 801a406:	d10d      	bne.n	801a424 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801a408:	683b      	ldr	r3, [r7, #0]
 801a40a:	3308      	adds	r3, #8
 801a40c:	681b      	ldr	r3, [r3, #0]
 801a40e:	43da      	mvns	r2, r3
 801a410:	687b      	ldr	r3, [r7, #4]
 801a412:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801a414:	683b      	ldr	r3, [r7, #0]
 801a416:	3308      	adds	r3, #8
 801a418:	681b      	ldr	r3, [r3, #0]
 801a41a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801a41c:	429a      	cmp	r2, r3
 801a41e:	d101      	bne.n	801a424 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801a420:	2301      	movs	r3, #1
 801a422:	e000      	b.n	801a426 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801a424:	2300      	movs	r3, #0
  }
}
 801a426:	4618      	mov	r0, r3
 801a428:	3714      	adds	r7, #20
 801a42a:	46bd      	mov	sp, r7
 801a42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a430:	4770      	bx	lr
	...

0801a434 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801a434:	b580      	push	{r7, lr}
 801a436:	b084      	sub	sp, #16
 801a438:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801a43a:	2300      	movs	r3, #0
 801a43c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801a43e:	4b12      	ldr	r3, [pc, #72]	; (801a488 <ip_reass_tmr+0x54>)
 801a440:	681b      	ldr	r3, [r3, #0]
 801a442:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801a444:	e018      	b.n	801a478 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801a446:	68fb      	ldr	r3, [r7, #12]
 801a448:	7fdb      	ldrb	r3, [r3, #31]
 801a44a:	2b00      	cmp	r3, #0
 801a44c:	d00b      	beq.n	801a466 <ip_reass_tmr+0x32>
      r->timer--;
 801a44e:	68fb      	ldr	r3, [r7, #12]
 801a450:	7fdb      	ldrb	r3, [r3, #31]
 801a452:	3b01      	subs	r3, #1
 801a454:	b2da      	uxtb	r2, r3
 801a456:	68fb      	ldr	r3, [r7, #12]
 801a458:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801a45a:	68fb      	ldr	r3, [r7, #12]
 801a45c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801a45e:	68fb      	ldr	r3, [r7, #12]
 801a460:	681b      	ldr	r3, [r3, #0]
 801a462:	60fb      	str	r3, [r7, #12]
 801a464:	e008      	b.n	801a478 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801a466:	68fb      	ldr	r3, [r7, #12]
 801a468:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801a46a:	68fb      	ldr	r3, [r7, #12]
 801a46c:	681b      	ldr	r3, [r3, #0]
 801a46e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801a470:	68b9      	ldr	r1, [r7, #8]
 801a472:	6878      	ldr	r0, [r7, #4]
 801a474:	f000 f80a 	bl	801a48c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801a478:	68fb      	ldr	r3, [r7, #12]
 801a47a:	2b00      	cmp	r3, #0
 801a47c:	d1e3      	bne.n	801a446 <ip_reass_tmr+0x12>
    }
  }
}
 801a47e:	bf00      	nop
 801a480:	bf00      	nop
 801a482:	3710      	adds	r7, #16
 801a484:	46bd      	mov	sp, r7
 801a486:	bd80      	pop	{r7, pc}
 801a488:	20006acc 	.word	0x20006acc

0801a48c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a48c:	b580      	push	{r7, lr}
 801a48e:	b088      	sub	sp, #32
 801a490:	af00      	add	r7, sp, #0
 801a492:	6078      	str	r0, [r7, #4]
 801a494:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801a496:	2300      	movs	r3, #0
 801a498:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801a49a:	683a      	ldr	r2, [r7, #0]
 801a49c:	687b      	ldr	r3, [r7, #4]
 801a49e:	429a      	cmp	r2, r3
 801a4a0:	d105      	bne.n	801a4ae <ip_reass_free_complete_datagram+0x22>
 801a4a2:	4b45      	ldr	r3, [pc, #276]	; (801a5b8 <ip_reass_free_complete_datagram+0x12c>)
 801a4a4:	22ab      	movs	r2, #171	; 0xab
 801a4a6:	4945      	ldr	r1, [pc, #276]	; (801a5bc <ip_reass_free_complete_datagram+0x130>)
 801a4a8:	4845      	ldr	r0, [pc, #276]	; (801a5c0 <ip_reass_free_complete_datagram+0x134>)
 801a4aa:	f001 fabd 	bl	801ba28 <iprintf>
  if (prev != NULL) {
 801a4ae:	683b      	ldr	r3, [r7, #0]
 801a4b0:	2b00      	cmp	r3, #0
 801a4b2:	d00a      	beq.n	801a4ca <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801a4b4:	683b      	ldr	r3, [r7, #0]
 801a4b6:	681b      	ldr	r3, [r3, #0]
 801a4b8:	687a      	ldr	r2, [r7, #4]
 801a4ba:	429a      	cmp	r2, r3
 801a4bc:	d005      	beq.n	801a4ca <ip_reass_free_complete_datagram+0x3e>
 801a4be:	4b3e      	ldr	r3, [pc, #248]	; (801a5b8 <ip_reass_free_complete_datagram+0x12c>)
 801a4c0:	22ad      	movs	r2, #173	; 0xad
 801a4c2:	4940      	ldr	r1, [pc, #256]	; (801a5c4 <ip_reass_free_complete_datagram+0x138>)
 801a4c4:	483e      	ldr	r0, [pc, #248]	; (801a5c0 <ip_reass_free_complete_datagram+0x134>)
 801a4c6:	f001 faaf 	bl	801ba28 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801a4ca:	687b      	ldr	r3, [r7, #4]
 801a4cc:	685b      	ldr	r3, [r3, #4]
 801a4ce:	685b      	ldr	r3, [r3, #4]
 801a4d0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801a4d2:	697b      	ldr	r3, [r7, #20]
 801a4d4:	889b      	ldrh	r3, [r3, #4]
 801a4d6:	b29b      	uxth	r3, r3
 801a4d8:	2b00      	cmp	r3, #0
 801a4da:	d12a      	bne.n	801a532 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801a4dc:	687b      	ldr	r3, [r7, #4]
 801a4de:	685b      	ldr	r3, [r3, #4]
 801a4e0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801a4e2:	697b      	ldr	r3, [r7, #20]
 801a4e4:	681a      	ldr	r2, [r3, #0]
 801a4e6:	687b      	ldr	r3, [r7, #4]
 801a4e8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801a4ea:	69bb      	ldr	r3, [r7, #24]
 801a4ec:	6858      	ldr	r0, [r3, #4]
 801a4ee:	687b      	ldr	r3, [r7, #4]
 801a4f0:	3308      	adds	r3, #8
 801a4f2:	2214      	movs	r2, #20
 801a4f4:	4619      	mov	r1, r3
 801a4f6:	f001 f9bd 	bl	801b874 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801a4fa:	2101      	movs	r1, #1
 801a4fc:	69b8      	ldr	r0, [r7, #24]
 801a4fe:	f7ff fc47 	bl	8019d90 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801a502:	69b8      	ldr	r0, [r7, #24]
 801a504:	f7f7 fbac 	bl	8011c60 <pbuf_clen>
 801a508:	4603      	mov	r3, r0
 801a50a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801a50c:	8bfa      	ldrh	r2, [r7, #30]
 801a50e:	8a7b      	ldrh	r3, [r7, #18]
 801a510:	4413      	add	r3, r2
 801a512:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a516:	db05      	blt.n	801a524 <ip_reass_free_complete_datagram+0x98>
 801a518:	4b27      	ldr	r3, [pc, #156]	; (801a5b8 <ip_reass_free_complete_datagram+0x12c>)
 801a51a:	22bc      	movs	r2, #188	; 0xbc
 801a51c:	492a      	ldr	r1, [pc, #168]	; (801a5c8 <ip_reass_free_complete_datagram+0x13c>)
 801a51e:	4828      	ldr	r0, [pc, #160]	; (801a5c0 <ip_reass_free_complete_datagram+0x134>)
 801a520:	f001 fa82 	bl	801ba28 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801a524:	8bfa      	ldrh	r2, [r7, #30]
 801a526:	8a7b      	ldrh	r3, [r7, #18]
 801a528:	4413      	add	r3, r2
 801a52a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801a52c:	69b8      	ldr	r0, [r7, #24]
 801a52e:	f7f7 fb09 	bl	8011b44 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801a532:	687b      	ldr	r3, [r7, #4]
 801a534:	685b      	ldr	r3, [r3, #4]
 801a536:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801a538:	e01f      	b.n	801a57a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801a53a:	69bb      	ldr	r3, [r7, #24]
 801a53c:	685b      	ldr	r3, [r3, #4]
 801a53e:	617b      	str	r3, [r7, #20]
    pcur = p;
 801a540:	69bb      	ldr	r3, [r7, #24]
 801a542:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801a544:	697b      	ldr	r3, [r7, #20]
 801a546:	681b      	ldr	r3, [r3, #0]
 801a548:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801a54a:	68f8      	ldr	r0, [r7, #12]
 801a54c:	f7f7 fb88 	bl	8011c60 <pbuf_clen>
 801a550:	4603      	mov	r3, r0
 801a552:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801a554:	8bfa      	ldrh	r2, [r7, #30]
 801a556:	8a7b      	ldrh	r3, [r7, #18]
 801a558:	4413      	add	r3, r2
 801a55a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801a55e:	db05      	blt.n	801a56c <ip_reass_free_complete_datagram+0xe0>
 801a560:	4b15      	ldr	r3, [pc, #84]	; (801a5b8 <ip_reass_free_complete_datagram+0x12c>)
 801a562:	22cc      	movs	r2, #204	; 0xcc
 801a564:	4918      	ldr	r1, [pc, #96]	; (801a5c8 <ip_reass_free_complete_datagram+0x13c>)
 801a566:	4816      	ldr	r0, [pc, #88]	; (801a5c0 <ip_reass_free_complete_datagram+0x134>)
 801a568:	f001 fa5e 	bl	801ba28 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801a56c:	8bfa      	ldrh	r2, [r7, #30]
 801a56e:	8a7b      	ldrh	r3, [r7, #18]
 801a570:	4413      	add	r3, r2
 801a572:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801a574:	68f8      	ldr	r0, [r7, #12]
 801a576:	f7f7 fae5 	bl	8011b44 <pbuf_free>
  while (p != NULL) {
 801a57a:	69bb      	ldr	r3, [r7, #24]
 801a57c:	2b00      	cmp	r3, #0
 801a57e:	d1dc      	bne.n	801a53a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801a580:	6839      	ldr	r1, [r7, #0]
 801a582:	6878      	ldr	r0, [r7, #4]
 801a584:	f000 f8c2 	bl	801a70c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801a588:	4b10      	ldr	r3, [pc, #64]	; (801a5cc <ip_reass_free_complete_datagram+0x140>)
 801a58a:	881b      	ldrh	r3, [r3, #0]
 801a58c:	8bfa      	ldrh	r2, [r7, #30]
 801a58e:	429a      	cmp	r2, r3
 801a590:	d905      	bls.n	801a59e <ip_reass_free_complete_datagram+0x112>
 801a592:	4b09      	ldr	r3, [pc, #36]	; (801a5b8 <ip_reass_free_complete_datagram+0x12c>)
 801a594:	22d2      	movs	r2, #210	; 0xd2
 801a596:	490e      	ldr	r1, [pc, #56]	; (801a5d0 <ip_reass_free_complete_datagram+0x144>)
 801a598:	4809      	ldr	r0, [pc, #36]	; (801a5c0 <ip_reass_free_complete_datagram+0x134>)
 801a59a:	f001 fa45 	bl	801ba28 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801a59e:	4b0b      	ldr	r3, [pc, #44]	; (801a5cc <ip_reass_free_complete_datagram+0x140>)
 801a5a0:	881a      	ldrh	r2, [r3, #0]
 801a5a2:	8bfb      	ldrh	r3, [r7, #30]
 801a5a4:	1ad3      	subs	r3, r2, r3
 801a5a6:	b29a      	uxth	r2, r3
 801a5a8:	4b08      	ldr	r3, [pc, #32]	; (801a5cc <ip_reass_free_complete_datagram+0x140>)
 801a5aa:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801a5ac:	8bfb      	ldrh	r3, [r7, #30]
}
 801a5ae:	4618      	mov	r0, r3
 801a5b0:	3720      	adds	r7, #32
 801a5b2:	46bd      	mov	sp, r7
 801a5b4:	bd80      	pop	{r7, pc}
 801a5b6:	bf00      	nop
 801a5b8:	0801fea8 	.word	0x0801fea8
 801a5bc:	0801fee4 	.word	0x0801fee4
 801a5c0:	0801fef0 	.word	0x0801fef0
 801a5c4:	0801ff18 	.word	0x0801ff18
 801a5c8:	0801ff2c 	.word	0x0801ff2c
 801a5cc:	20006ad0 	.word	0x20006ad0
 801a5d0:	0801ff4c 	.word	0x0801ff4c

0801a5d4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801a5d4:	b580      	push	{r7, lr}
 801a5d6:	b08a      	sub	sp, #40	; 0x28
 801a5d8:	af00      	add	r7, sp, #0
 801a5da:	6078      	str	r0, [r7, #4]
 801a5dc:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801a5de:	2300      	movs	r3, #0
 801a5e0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801a5e2:	2300      	movs	r3, #0
 801a5e4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801a5e6:	2300      	movs	r3, #0
 801a5e8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801a5ea:	2300      	movs	r3, #0
 801a5ec:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801a5ee:	2300      	movs	r3, #0
 801a5f0:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801a5f2:	4b28      	ldr	r3, [pc, #160]	; (801a694 <ip_reass_remove_oldest_datagram+0xc0>)
 801a5f4:	681b      	ldr	r3, [r3, #0]
 801a5f6:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801a5f8:	e030      	b.n	801a65c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801a5fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a5fc:	695a      	ldr	r2, [r3, #20]
 801a5fe:	687b      	ldr	r3, [r7, #4]
 801a600:	68db      	ldr	r3, [r3, #12]
 801a602:	429a      	cmp	r2, r3
 801a604:	d10c      	bne.n	801a620 <ip_reass_remove_oldest_datagram+0x4c>
 801a606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a608:	699a      	ldr	r2, [r3, #24]
 801a60a:	687b      	ldr	r3, [r7, #4]
 801a60c:	691b      	ldr	r3, [r3, #16]
 801a60e:	429a      	cmp	r2, r3
 801a610:	d106      	bne.n	801a620 <ip_reass_remove_oldest_datagram+0x4c>
 801a612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a614:	899a      	ldrh	r2, [r3, #12]
 801a616:	687b      	ldr	r3, [r7, #4]
 801a618:	889b      	ldrh	r3, [r3, #4]
 801a61a:	b29b      	uxth	r3, r3
 801a61c:	429a      	cmp	r2, r3
 801a61e:	d014      	beq.n	801a64a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801a620:	693b      	ldr	r3, [r7, #16]
 801a622:	3301      	adds	r3, #1
 801a624:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801a626:	6a3b      	ldr	r3, [r7, #32]
 801a628:	2b00      	cmp	r3, #0
 801a62a:	d104      	bne.n	801a636 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801a62c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a62e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801a630:	69fb      	ldr	r3, [r7, #28]
 801a632:	61bb      	str	r3, [r7, #24]
 801a634:	e009      	b.n	801a64a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801a636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a638:	7fda      	ldrb	r2, [r3, #31]
 801a63a:	6a3b      	ldr	r3, [r7, #32]
 801a63c:	7fdb      	ldrb	r3, [r3, #31]
 801a63e:	429a      	cmp	r2, r3
 801a640:	d803      	bhi.n	801a64a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801a642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a644:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801a646:	69fb      	ldr	r3, [r7, #28]
 801a648:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801a64a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a64c:	681b      	ldr	r3, [r3, #0]
 801a64e:	2b00      	cmp	r3, #0
 801a650:	d001      	beq.n	801a656 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801a652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a654:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801a656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a658:	681b      	ldr	r3, [r3, #0]
 801a65a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801a65c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a65e:	2b00      	cmp	r3, #0
 801a660:	d1cb      	bne.n	801a5fa <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801a662:	6a3b      	ldr	r3, [r7, #32]
 801a664:	2b00      	cmp	r3, #0
 801a666:	d008      	beq.n	801a67a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801a668:	69b9      	ldr	r1, [r7, #24]
 801a66a:	6a38      	ldr	r0, [r7, #32]
 801a66c:	f7ff ff0e 	bl	801a48c <ip_reass_free_complete_datagram>
 801a670:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801a672:	697a      	ldr	r2, [r7, #20]
 801a674:	68fb      	ldr	r3, [r7, #12]
 801a676:	4413      	add	r3, r2
 801a678:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801a67a:	697a      	ldr	r2, [r7, #20]
 801a67c:	683b      	ldr	r3, [r7, #0]
 801a67e:	429a      	cmp	r2, r3
 801a680:	da02      	bge.n	801a688 <ip_reass_remove_oldest_datagram+0xb4>
 801a682:	693b      	ldr	r3, [r7, #16]
 801a684:	2b01      	cmp	r3, #1
 801a686:	dcac      	bgt.n	801a5e2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801a688:	697b      	ldr	r3, [r7, #20]
}
 801a68a:	4618      	mov	r0, r3
 801a68c:	3728      	adds	r7, #40	; 0x28
 801a68e:	46bd      	mov	sp, r7
 801a690:	bd80      	pop	{r7, pc}
 801a692:	bf00      	nop
 801a694:	20006acc 	.word	0x20006acc

0801a698 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801a698:	b580      	push	{r7, lr}
 801a69a:	b084      	sub	sp, #16
 801a69c:	af00      	add	r7, sp, #0
 801a69e:	6078      	str	r0, [r7, #4]
 801a6a0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a6a2:	2004      	movs	r0, #4
 801a6a4:	f7f6 fbbc 	bl	8010e20 <memp_malloc>
 801a6a8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801a6aa:	68fb      	ldr	r3, [r7, #12]
 801a6ac:	2b00      	cmp	r3, #0
 801a6ae:	d110      	bne.n	801a6d2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801a6b0:	6839      	ldr	r1, [r7, #0]
 801a6b2:	6878      	ldr	r0, [r7, #4]
 801a6b4:	f7ff ff8e 	bl	801a5d4 <ip_reass_remove_oldest_datagram>
 801a6b8:	4602      	mov	r2, r0
 801a6ba:	683b      	ldr	r3, [r7, #0]
 801a6bc:	4293      	cmp	r3, r2
 801a6be:	dc03      	bgt.n	801a6c8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801a6c0:	2004      	movs	r0, #4
 801a6c2:	f7f6 fbad 	bl	8010e20 <memp_malloc>
 801a6c6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801a6c8:	68fb      	ldr	r3, [r7, #12]
 801a6ca:	2b00      	cmp	r3, #0
 801a6cc:	d101      	bne.n	801a6d2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801a6ce:	2300      	movs	r3, #0
 801a6d0:	e016      	b.n	801a700 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801a6d2:	2220      	movs	r2, #32
 801a6d4:	2100      	movs	r1, #0
 801a6d6:	68f8      	ldr	r0, [r7, #12]
 801a6d8:	f001 f8f4 	bl	801b8c4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801a6dc:	68fb      	ldr	r3, [r7, #12]
 801a6de:	220f      	movs	r2, #15
 801a6e0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801a6e2:	4b09      	ldr	r3, [pc, #36]	; (801a708 <ip_reass_enqueue_new_datagram+0x70>)
 801a6e4:	681a      	ldr	r2, [r3, #0]
 801a6e6:	68fb      	ldr	r3, [r7, #12]
 801a6e8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801a6ea:	4a07      	ldr	r2, [pc, #28]	; (801a708 <ip_reass_enqueue_new_datagram+0x70>)
 801a6ec:	68fb      	ldr	r3, [r7, #12]
 801a6ee:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801a6f0:	68fb      	ldr	r3, [r7, #12]
 801a6f2:	3308      	adds	r3, #8
 801a6f4:	2214      	movs	r2, #20
 801a6f6:	6879      	ldr	r1, [r7, #4]
 801a6f8:	4618      	mov	r0, r3
 801a6fa:	f001 f8bb 	bl	801b874 <memcpy>
  return ipr;
 801a6fe:	68fb      	ldr	r3, [r7, #12]
}
 801a700:	4618      	mov	r0, r3
 801a702:	3710      	adds	r7, #16
 801a704:	46bd      	mov	sp, r7
 801a706:	bd80      	pop	{r7, pc}
 801a708:	20006acc 	.word	0x20006acc

0801a70c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801a70c:	b580      	push	{r7, lr}
 801a70e:	b082      	sub	sp, #8
 801a710:	af00      	add	r7, sp, #0
 801a712:	6078      	str	r0, [r7, #4]
 801a714:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801a716:	4b10      	ldr	r3, [pc, #64]	; (801a758 <ip_reass_dequeue_datagram+0x4c>)
 801a718:	681b      	ldr	r3, [r3, #0]
 801a71a:	687a      	ldr	r2, [r7, #4]
 801a71c:	429a      	cmp	r2, r3
 801a71e:	d104      	bne.n	801a72a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801a720:	687b      	ldr	r3, [r7, #4]
 801a722:	681b      	ldr	r3, [r3, #0]
 801a724:	4a0c      	ldr	r2, [pc, #48]	; (801a758 <ip_reass_dequeue_datagram+0x4c>)
 801a726:	6013      	str	r3, [r2, #0]
 801a728:	e00d      	b.n	801a746 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801a72a:	683b      	ldr	r3, [r7, #0]
 801a72c:	2b00      	cmp	r3, #0
 801a72e:	d106      	bne.n	801a73e <ip_reass_dequeue_datagram+0x32>
 801a730:	4b0a      	ldr	r3, [pc, #40]	; (801a75c <ip_reass_dequeue_datagram+0x50>)
 801a732:	f240 1245 	movw	r2, #325	; 0x145
 801a736:	490a      	ldr	r1, [pc, #40]	; (801a760 <ip_reass_dequeue_datagram+0x54>)
 801a738:	480a      	ldr	r0, [pc, #40]	; (801a764 <ip_reass_dequeue_datagram+0x58>)
 801a73a:	f001 f975 	bl	801ba28 <iprintf>
    prev->next = ipr->next;
 801a73e:	687b      	ldr	r3, [r7, #4]
 801a740:	681a      	ldr	r2, [r3, #0]
 801a742:	683b      	ldr	r3, [r7, #0]
 801a744:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801a746:	6879      	ldr	r1, [r7, #4]
 801a748:	2004      	movs	r0, #4
 801a74a:	f7f6 fbbb 	bl	8010ec4 <memp_free>
}
 801a74e:	bf00      	nop
 801a750:	3708      	adds	r7, #8
 801a752:	46bd      	mov	sp, r7
 801a754:	bd80      	pop	{r7, pc}
 801a756:	bf00      	nop
 801a758:	20006acc 	.word	0x20006acc
 801a75c:	0801fea8 	.word	0x0801fea8
 801a760:	0801ff70 	.word	0x0801ff70
 801a764:	0801fef0 	.word	0x0801fef0

0801a768 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801a768:	b580      	push	{r7, lr}
 801a76a:	b08c      	sub	sp, #48	; 0x30
 801a76c:	af00      	add	r7, sp, #0
 801a76e:	60f8      	str	r0, [r7, #12]
 801a770:	60b9      	str	r1, [r7, #8]
 801a772:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801a774:	2300      	movs	r3, #0
 801a776:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801a778:	2301      	movs	r3, #1
 801a77a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801a77c:	68bb      	ldr	r3, [r7, #8]
 801a77e:	685b      	ldr	r3, [r3, #4]
 801a780:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801a782:	69fb      	ldr	r3, [r7, #28]
 801a784:	885b      	ldrh	r3, [r3, #2]
 801a786:	b29b      	uxth	r3, r3
 801a788:	4618      	mov	r0, r3
 801a78a:	f7f5 fe93 	bl	80104b4 <lwip_htons>
 801a78e:	4603      	mov	r3, r0
 801a790:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801a792:	69fb      	ldr	r3, [r7, #28]
 801a794:	781b      	ldrb	r3, [r3, #0]
 801a796:	f003 030f 	and.w	r3, r3, #15
 801a79a:	b2db      	uxtb	r3, r3
 801a79c:	009b      	lsls	r3, r3, #2
 801a79e:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801a7a0:	7e7b      	ldrb	r3, [r7, #25]
 801a7a2:	b29b      	uxth	r3, r3
 801a7a4:	8b7a      	ldrh	r2, [r7, #26]
 801a7a6:	429a      	cmp	r2, r3
 801a7a8:	d202      	bcs.n	801a7b0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a7aa:	f04f 33ff 	mov.w	r3, #4294967295
 801a7ae:	e135      	b.n	801aa1c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801a7b0:	7e7b      	ldrb	r3, [r7, #25]
 801a7b2:	b29b      	uxth	r3, r3
 801a7b4:	8b7a      	ldrh	r2, [r7, #26]
 801a7b6:	1ad3      	subs	r3, r2, r3
 801a7b8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801a7ba:	69fb      	ldr	r3, [r7, #28]
 801a7bc:	88db      	ldrh	r3, [r3, #6]
 801a7be:	b29b      	uxth	r3, r3
 801a7c0:	4618      	mov	r0, r3
 801a7c2:	f7f5 fe77 	bl	80104b4 <lwip_htons>
 801a7c6:	4603      	mov	r3, r0
 801a7c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801a7cc:	b29b      	uxth	r3, r3
 801a7ce:	00db      	lsls	r3, r3, #3
 801a7d0:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801a7d2:	68bb      	ldr	r3, [r7, #8]
 801a7d4:	685b      	ldr	r3, [r3, #4]
 801a7d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801a7d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7da:	2200      	movs	r2, #0
 801a7dc:	701a      	strb	r2, [r3, #0]
 801a7de:	2200      	movs	r2, #0
 801a7e0:	705a      	strb	r2, [r3, #1]
 801a7e2:	2200      	movs	r2, #0
 801a7e4:	709a      	strb	r2, [r3, #2]
 801a7e6:	2200      	movs	r2, #0
 801a7e8:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801a7ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7ec:	8afa      	ldrh	r2, [r7, #22]
 801a7ee:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801a7f0:	8afa      	ldrh	r2, [r7, #22]
 801a7f2:	8b7b      	ldrh	r3, [r7, #26]
 801a7f4:	4413      	add	r3, r2
 801a7f6:	b29a      	uxth	r2, r3
 801a7f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7fa:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801a7fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a7fe:	88db      	ldrh	r3, [r3, #6]
 801a800:	b29b      	uxth	r3, r3
 801a802:	8afa      	ldrh	r2, [r7, #22]
 801a804:	429a      	cmp	r2, r3
 801a806:	d902      	bls.n	801a80e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a808:	f04f 33ff 	mov.w	r3, #4294967295
 801a80c:	e106      	b.n	801aa1c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801a80e:	68fb      	ldr	r3, [r7, #12]
 801a810:	685b      	ldr	r3, [r3, #4]
 801a812:	627b      	str	r3, [r7, #36]	; 0x24
 801a814:	e068      	b.n	801a8e8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801a816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a818:	685b      	ldr	r3, [r3, #4]
 801a81a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801a81c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a81e:	889b      	ldrh	r3, [r3, #4]
 801a820:	b29a      	uxth	r2, r3
 801a822:	693b      	ldr	r3, [r7, #16]
 801a824:	889b      	ldrh	r3, [r3, #4]
 801a826:	b29b      	uxth	r3, r3
 801a828:	429a      	cmp	r2, r3
 801a82a:	d235      	bcs.n	801a898 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801a82c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a82e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a830:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801a832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a834:	2b00      	cmp	r3, #0
 801a836:	d020      	beq.n	801a87a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801a838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a83a:	889b      	ldrh	r3, [r3, #4]
 801a83c:	b29a      	uxth	r2, r3
 801a83e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a840:	88db      	ldrh	r3, [r3, #6]
 801a842:	b29b      	uxth	r3, r3
 801a844:	429a      	cmp	r2, r3
 801a846:	d307      	bcc.n	801a858 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801a848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a84a:	88db      	ldrh	r3, [r3, #6]
 801a84c:	b29a      	uxth	r2, r3
 801a84e:	693b      	ldr	r3, [r7, #16]
 801a850:	889b      	ldrh	r3, [r3, #4]
 801a852:	b29b      	uxth	r3, r3
 801a854:	429a      	cmp	r2, r3
 801a856:	d902      	bls.n	801a85e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a858:	f04f 33ff 	mov.w	r3, #4294967295
 801a85c:	e0de      	b.n	801aa1c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801a85e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a860:	68ba      	ldr	r2, [r7, #8]
 801a862:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801a864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a866:	88db      	ldrh	r3, [r3, #6]
 801a868:	b29a      	uxth	r2, r3
 801a86a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a86c:	889b      	ldrh	r3, [r3, #4]
 801a86e:	b29b      	uxth	r3, r3
 801a870:	429a      	cmp	r2, r3
 801a872:	d03d      	beq.n	801a8f0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801a874:	2300      	movs	r3, #0
 801a876:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801a878:	e03a      	b.n	801a8f0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801a87a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a87c:	88db      	ldrh	r3, [r3, #6]
 801a87e:	b29a      	uxth	r2, r3
 801a880:	693b      	ldr	r3, [r7, #16]
 801a882:	889b      	ldrh	r3, [r3, #4]
 801a884:	b29b      	uxth	r3, r3
 801a886:	429a      	cmp	r2, r3
 801a888:	d902      	bls.n	801a890 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a88a:	f04f 33ff 	mov.w	r3, #4294967295
 801a88e:	e0c5      	b.n	801aa1c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801a890:	68fb      	ldr	r3, [r7, #12]
 801a892:	68ba      	ldr	r2, [r7, #8]
 801a894:	605a      	str	r2, [r3, #4]
      break;
 801a896:	e02b      	b.n	801a8f0 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801a898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a89a:	889b      	ldrh	r3, [r3, #4]
 801a89c:	b29a      	uxth	r2, r3
 801a89e:	693b      	ldr	r3, [r7, #16]
 801a8a0:	889b      	ldrh	r3, [r3, #4]
 801a8a2:	b29b      	uxth	r3, r3
 801a8a4:	429a      	cmp	r2, r3
 801a8a6:	d102      	bne.n	801a8ae <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a8a8:	f04f 33ff 	mov.w	r3, #4294967295
 801a8ac:	e0b6      	b.n	801aa1c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801a8ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a8b0:	889b      	ldrh	r3, [r3, #4]
 801a8b2:	b29a      	uxth	r2, r3
 801a8b4:	693b      	ldr	r3, [r7, #16]
 801a8b6:	88db      	ldrh	r3, [r3, #6]
 801a8b8:	b29b      	uxth	r3, r3
 801a8ba:	429a      	cmp	r2, r3
 801a8bc:	d202      	bcs.n	801a8c4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801a8be:	f04f 33ff 	mov.w	r3, #4294967295
 801a8c2:	e0ab      	b.n	801aa1c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801a8c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a8c6:	2b00      	cmp	r3, #0
 801a8c8:	d009      	beq.n	801a8de <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801a8ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a8cc:	88db      	ldrh	r3, [r3, #6]
 801a8ce:	b29a      	uxth	r2, r3
 801a8d0:	693b      	ldr	r3, [r7, #16]
 801a8d2:	889b      	ldrh	r3, [r3, #4]
 801a8d4:	b29b      	uxth	r3, r3
 801a8d6:	429a      	cmp	r2, r3
 801a8d8:	d001      	beq.n	801a8de <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801a8da:	2300      	movs	r3, #0
 801a8dc:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801a8de:	693b      	ldr	r3, [r7, #16]
 801a8e0:	681b      	ldr	r3, [r3, #0]
 801a8e2:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801a8e4:	693b      	ldr	r3, [r7, #16]
 801a8e6:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801a8e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8ea:	2b00      	cmp	r3, #0
 801a8ec:	d193      	bne.n	801a816 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801a8ee:	e000      	b.n	801a8f2 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801a8f0:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801a8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a8f4:	2b00      	cmp	r3, #0
 801a8f6:	d12d      	bne.n	801a954 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801a8f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a8fa:	2b00      	cmp	r3, #0
 801a8fc:	d01c      	beq.n	801a938 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801a8fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a900:	88db      	ldrh	r3, [r3, #6]
 801a902:	b29a      	uxth	r2, r3
 801a904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a906:	889b      	ldrh	r3, [r3, #4]
 801a908:	b29b      	uxth	r3, r3
 801a90a:	429a      	cmp	r2, r3
 801a90c:	d906      	bls.n	801a91c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801a90e:	4b45      	ldr	r3, [pc, #276]	; (801aa24 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a910:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801a914:	4944      	ldr	r1, [pc, #272]	; (801aa28 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801a916:	4845      	ldr	r0, [pc, #276]	; (801aa2c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a918:	f001 f886 	bl	801ba28 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801a91c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a91e:	68ba      	ldr	r2, [r7, #8]
 801a920:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801a922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a924:	88db      	ldrh	r3, [r3, #6]
 801a926:	b29a      	uxth	r2, r3
 801a928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a92a:	889b      	ldrh	r3, [r3, #4]
 801a92c:	b29b      	uxth	r3, r3
 801a92e:	429a      	cmp	r2, r3
 801a930:	d010      	beq.n	801a954 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801a932:	2300      	movs	r3, #0
 801a934:	623b      	str	r3, [r7, #32]
 801a936:	e00d      	b.n	801a954 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801a938:	68fb      	ldr	r3, [r7, #12]
 801a93a:	685b      	ldr	r3, [r3, #4]
 801a93c:	2b00      	cmp	r3, #0
 801a93e:	d006      	beq.n	801a94e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801a940:	4b38      	ldr	r3, [pc, #224]	; (801aa24 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a942:	f44f 72df 	mov.w	r2, #446	; 0x1be
 801a946:	493a      	ldr	r1, [pc, #232]	; (801aa30 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801a948:	4838      	ldr	r0, [pc, #224]	; (801aa2c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a94a:	f001 f86d 	bl	801ba28 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801a94e:	68fb      	ldr	r3, [r7, #12]
 801a950:	68ba      	ldr	r2, [r7, #8]
 801a952:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801a954:	687b      	ldr	r3, [r7, #4]
 801a956:	2b00      	cmp	r3, #0
 801a958:	d105      	bne.n	801a966 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801a95a:	68fb      	ldr	r3, [r7, #12]
 801a95c:	7f9b      	ldrb	r3, [r3, #30]
 801a95e:	f003 0301 	and.w	r3, r3, #1
 801a962:	2b00      	cmp	r3, #0
 801a964:	d059      	beq.n	801aa1a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801a966:	6a3b      	ldr	r3, [r7, #32]
 801a968:	2b00      	cmp	r3, #0
 801a96a:	d04f      	beq.n	801aa0c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801a96c:	68fb      	ldr	r3, [r7, #12]
 801a96e:	685b      	ldr	r3, [r3, #4]
 801a970:	2b00      	cmp	r3, #0
 801a972:	d006      	beq.n	801a982 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801a974:	68fb      	ldr	r3, [r7, #12]
 801a976:	685b      	ldr	r3, [r3, #4]
 801a978:	685b      	ldr	r3, [r3, #4]
 801a97a:	889b      	ldrh	r3, [r3, #4]
 801a97c:	b29b      	uxth	r3, r3
 801a97e:	2b00      	cmp	r3, #0
 801a980:	d002      	beq.n	801a988 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801a982:	2300      	movs	r3, #0
 801a984:	623b      	str	r3, [r7, #32]
 801a986:	e041      	b.n	801aa0c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801a988:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a98a:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801a98c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a98e:	681b      	ldr	r3, [r3, #0]
 801a990:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801a992:	e012      	b.n	801a9ba <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801a994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a996:	685b      	ldr	r3, [r3, #4]
 801a998:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801a99a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a99c:	88db      	ldrh	r3, [r3, #6]
 801a99e:	b29a      	uxth	r2, r3
 801a9a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a9a2:	889b      	ldrh	r3, [r3, #4]
 801a9a4:	b29b      	uxth	r3, r3
 801a9a6:	429a      	cmp	r2, r3
 801a9a8:	d002      	beq.n	801a9b0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801a9aa:	2300      	movs	r3, #0
 801a9ac:	623b      	str	r3, [r7, #32]
            break;
 801a9ae:	e007      	b.n	801a9c0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801a9b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a9b2:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801a9b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a9b6:	681b      	ldr	r3, [r3, #0]
 801a9b8:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801a9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a9bc:	2b00      	cmp	r3, #0
 801a9be:	d1e9      	bne.n	801a994 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801a9c0:	6a3b      	ldr	r3, [r7, #32]
 801a9c2:	2b00      	cmp	r3, #0
 801a9c4:	d022      	beq.n	801aa0c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801a9c6:	68fb      	ldr	r3, [r7, #12]
 801a9c8:	685b      	ldr	r3, [r3, #4]
 801a9ca:	2b00      	cmp	r3, #0
 801a9cc:	d106      	bne.n	801a9dc <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801a9ce:	4b15      	ldr	r3, [pc, #84]	; (801aa24 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a9d0:	f240 12df 	movw	r2, #479	; 0x1df
 801a9d4:	4917      	ldr	r1, [pc, #92]	; (801aa34 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801a9d6:	4815      	ldr	r0, [pc, #84]	; (801aa2c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a9d8:	f001 f826 	bl	801ba28 <iprintf>
          LWIP_ASSERT("sanity check",
 801a9dc:	68fb      	ldr	r3, [r7, #12]
 801a9de:	685b      	ldr	r3, [r3, #4]
 801a9e0:	685b      	ldr	r3, [r3, #4]
 801a9e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a9e4:	429a      	cmp	r2, r3
 801a9e6:	d106      	bne.n	801a9f6 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801a9e8:	4b0e      	ldr	r3, [pc, #56]	; (801aa24 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801a9ea:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801a9ee:	4911      	ldr	r1, [pc, #68]	; (801aa34 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801a9f0:	480e      	ldr	r0, [pc, #56]	; (801aa2c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801a9f2:	f001 f819 	bl	801ba28 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801a9f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a9f8:	681b      	ldr	r3, [r3, #0]
 801a9fa:	2b00      	cmp	r3, #0
 801a9fc:	d006      	beq.n	801aa0c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801a9fe:	4b09      	ldr	r3, [pc, #36]	; (801aa24 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801aa00:	f44f 72f1 	mov.w	r2, #482	; 0x1e2
 801aa04:	490c      	ldr	r1, [pc, #48]	; (801aa38 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801aa06:	4809      	ldr	r0, [pc, #36]	; (801aa2c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801aa08:	f001 f80e 	bl	801ba28 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801aa0c:	6a3b      	ldr	r3, [r7, #32]
 801aa0e:	2b00      	cmp	r3, #0
 801aa10:	bf14      	ite	ne
 801aa12:	2301      	movne	r3, #1
 801aa14:	2300      	moveq	r3, #0
 801aa16:	b2db      	uxtb	r3, r3
 801aa18:	e000      	b.n	801aa1c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801aa1a:	2300      	movs	r3, #0
}
 801aa1c:	4618      	mov	r0, r3
 801aa1e:	3730      	adds	r7, #48	; 0x30
 801aa20:	46bd      	mov	sp, r7
 801aa22:	bd80      	pop	{r7, pc}
 801aa24:	0801fea8 	.word	0x0801fea8
 801aa28:	0801ff8c 	.word	0x0801ff8c
 801aa2c:	0801fef0 	.word	0x0801fef0
 801aa30:	0801ffac 	.word	0x0801ffac
 801aa34:	0801ffe4 	.word	0x0801ffe4
 801aa38:	0801fff4 	.word	0x0801fff4

0801aa3c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801aa3c:	b580      	push	{r7, lr}
 801aa3e:	b08e      	sub	sp, #56	; 0x38
 801aa40:	af00      	add	r7, sp, #0
 801aa42:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801aa44:	687b      	ldr	r3, [r7, #4]
 801aa46:	685b      	ldr	r3, [r3, #4]
 801aa48:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801aa4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa4c:	781b      	ldrb	r3, [r3, #0]
 801aa4e:	f003 030f 	and.w	r3, r3, #15
 801aa52:	b2db      	uxtb	r3, r3
 801aa54:	009b      	lsls	r3, r3, #2
 801aa56:	b2db      	uxtb	r3, r3
 801aa58:	2b14      	cmp	r3, #20
 801aa5a:	f040 8167 	bne.w	801ad2c <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801aa5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa60:	88db      	ldrh	r3, [r3, #6]
 801aa62:	b29b      	uxth	r3, r3
 801aa64:	4618      	mov	r0, r3
 801aa66:	f7f5 fd25 	bl	80104b4 <lwip_htons>
 801aa6a:	4603      	mov	r3, r0
 801aa6c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801aa70:	b29b      	uxth	r3, r3
 801aa72:	00db      	lsls	r3, r3, #3
 801aa74:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801aa76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa78:	885b      	ldrh	r3, [r3, #2]
 801aa7a:	b29b      	uxth	r3, r3
 801aa7c:	4618      	mov	r0, r3
 801aa7e:	f7f5 fd19 	bl	80104b4 <lwip_htons>
 801aa82:	4603      	mov	r3, r0
 801aa84:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801aa86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aa88:	781b      	ldrb	r3, [r3, #0]
 801aa8a:	f003 030f 	and.w	r3, r3, #15
 801aa8e:	b2db      	uxtb	r3, r3
 801aa90:	009b      	lsls	r3, r3, #2
 801aa92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801aa96:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801aa9a:	b29b      	uxth	r3, r3
 801aa9c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801aa9e:	429a      	cmp	r2, r3
 801aaa0:	f0c0 8146 	bcc.w	801ad30 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801aaa4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801aaa8:	b29b      	uxth	r3, r3
 801aaaa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801aaac:	1ad3      	subs	r3, r2, r3
 801aaae:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801aab0:	6878      	ldr	r0, [r7, #4]
 801aab2:	f7f7 f8d5 	bl	8011c60 <pbuf_clen>
 801aab6:	4603      	mov	r3, r0
 801aab8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801aaba:	4b9f      	ldr	r3, [pc, #636]	; (801ad38 <ip4_reass+0x2fc>)
 801aabc:	881b      	ldrh	r3, [r3, #0]
 801aabe:	461a      	mov	r2, r3
 801aac0:	8c3b      	ldrh	r3, [r7, #32]
 801aac2:	4413      	add	r3, r2
 801aac4:	2b0a      	cmp	r3, #10
 801aac6:	dd10      	ble.n	801aaea <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801aac8:	8c3b      	ldrh	r3, [r7, #32]
 801aaca:	4619      	mov	r1, r3
 801aacc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801aace:	f7ff fd81 	bl	801a5d4 <ip_reass_remove_oldest_datagram>
 801aad2:	4603      	mov	r3, r0
 801aad4:	2b00      	cmp	r3, #0
 801aad6:	f000 812d 	beq.w	801ad34 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801aada:	4b97      	ldr	r3, [pc, #604]	; (801ad38 <ip4_reass+0x2fc>)
 801aadc:	881b      	ldrh	r3, [r3, #0]
 801aade:	461a      	mov	r2, r3
 801aae0:	8c3b      	ldrh	r3, [r7, #32]
 801aae2:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801aae4:	2b0a      	cmp	r3, #10
 801aae6:	f300 8125 	bgt.w	801ad34 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801aaea:	4b94      	ldr	r3, [pc, #592]	; (801ad3c <ip4_reass+0x300>)
 801aaec:	681b      	ldr	r3, [r3, #0]
 801aaee:	633b      	str	r3, [r7, #48]	; 0x30
 801aaf0:	e015      	b.n	801ab1e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801aaf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801aaf4:	695a      	ldr	r2, [r3, #20]
 801aaf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801aaf8:	68db      	ldr	r3, [r3, #12]
 801aafa:	429a      	cmp	r2, r3
 801aafc:	d10c      	bne.n	801ab18 <ip4_reass+0xdc>
 801aafe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab00:	699a      	ldr	r2, [r3, #24]
 801ab02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab04:	691b      	ldr	r3, [r3, #16]
 801ab06:	429a      	cmp	r2, r3
 801ab08:	d106      	bne.n	801ab18 <ip4_reass+0xdc>
 801ab0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab0c:	899a      	ldrh	r2, [r3, #12]
 801ab0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab10:	889b      	ldrh	r3, [r3, #4]
 801ab12:	b29b      	uxth	r3, r3
 801ab14:	429a      	cmp	r2, r3
 801ab16:	d006      	beq.n	801ab26 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801ab18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab1a:	681b      	ldr	r3, [r3, #0]
 801ab1c:	633b      	str	r3, [r7, #48]	; 0x30
 801ab1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab20:	2b00      	cmp	r3, #0
 801ab22:	d1e6      	bne.n	801aaf2 <ip4_reass+0xb6>
 801ab24:	e000      	b.n	801ab28 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801ab26:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801ab28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab2a:	2b00      	cmp	r3, #0
 801ab2c:	d109      	bne.n	801ab42 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801ab2e:	8c3b      	ldrh	r3, [r7, #32]
 801ab30:	4619      	mov	r1, r3
 801ab32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801ab34:	f7ff fdb0 	bl	801a698 <ip_reass_enqueue_new_datagram>
 801ab38:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801ab3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab3c:	2b00      	cmp	r3, #0
 801ab3e:	d11c      	bne.n	801ab7a <ip4_reass+0x13e>
      goto nullreturn;
 801ab40:	e109      	b.n	801ad56 <ip4_reass+0x31a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ab42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab44:	88db      	ldrh	r3, [r3, #6]
 801ab46:	b29b      	uxth	r3, r3
 801ab48:	4618      	mov	r0, r3
 801ab4a:	f7f5 fcb3 	bl	80104b4 <lwip_htons>
 801ab4e:	4603      	mov	r3, r0
 801ab50:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ab54:	2b00      	cmp	r3, #0
 801ab56:	d110      	bne.n	801ab7a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801ab58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab5a:	89db      	ldrh	r3, [r3, #14]
 801ab5c:	4618      	mov	r0, r3
 801ab5e:	f7f5 fca9 	bl	80104b4 <lwip_htons>
 801ab62:	4603      	mov	r3, r0
 801ab64:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801ab68:	2b00      	cmp	r3, #0
 801ab6a:	d006      	beq.n	801ab7a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801ab6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ab6e:	3308      	adds	r3, #8
 801ab70:	2214      	movs	r2, #20
 801ab72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801ab74:	4618      	mov	r0, r3
 801ab76:	f000 fe7d 	bl	801b874 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801ab7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ab7c:	88db      	ldrh	r3, [r3, #6]
 801ab7e:	b29b      	uxth	r3, r3
 801ab80:	f003 0320 	and.w	r3, r3, #32
 801ab84:	2b00      	cmp	r3, #0
 801ab86:	bf0c      	ite	eq
 801ab88:	2301      	moveq	r3, #1
 801ab8a:	2300      	movne	r3, #0
 801ab8c:	b2db      	uxtb	r3, r3
 801ab8e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801ab90:	69fb      	ldr	r3, [r7, #28]
 801ab92:	2b00      	cmp	r3, #0
 801ab94:	d00e      	beq.n	801abb4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801ab96:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801ab98:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801ab9a:	4413      	add	r3, r2
 801ab9c:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801ab9e:	8b7a      	ldrh	r2, [r7, #26]
 801aba0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801aba2:	429a      	cmp	r2, r3
 801aba4:	f0c0 80a0 	bcc.w	801ace8 <ip4_reass+0x2ac>
 801aba8:	8b7b      	ldrh	r3, [r7, #26]
 801abaa:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801abae:	4293      	cmp	r3, r2
 801abb0:	f200 809a 	bhi.w	801ace8 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801abb4:	69fa      	ldr	r2, [r7, #28]
 801abb6:	6879      	ldr	r1, [r7, #4]
 801abb8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801abba:	f7ff fdd5 	bl	801a768 <ip_reass_chain_frag_into_datagram_and_validate>
 801abbe:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801abc0:	697b      	ldr	r3, [r7, #20]
 801abc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 801abc6:	f000 8091 	beq.w	801acec <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801abca:	4b5b      	ldr	r3, [pc, #364]	; (801ad38 <ip4_reass+0x2fc>)
 801abcc:	881a      	ldrh	r2, [r3, #0]
 801abce:	8c3b      	ldrh	r3, [r7, #32]
 801abd0:	4413      	add	r3, r2
 801abd2:	b29a      	uxth	r2, r3
 801abd4:	4b58      	ldr	r3, [pc, #352]	; (801ad38 <ip4_reass+0x2fc>)
 801abd6:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801abd8:	69fb      	ldr	r3, [r7, #28]
 801abda:	2b00      	cmp	r3, #0
 801abdc:	d00d      	beq.n	801abfa <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801abde:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801abe0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801abe2:	4413      	add	r3, r2
 801abe4:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801abe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abe8:	8a7a      	ldrh	r2, [r7, #18]
 801abea:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801abec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abee:	7f9b      	ldrb	r3, [r3, #30]
 801abf0:	f043 0301 	orr.w	r3, r3, #1
 801abf4:	b2da      	uxtb	r2, r3
 801abf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801abf8:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801abfa:	697b      	ldr	r3, [r7, #20]
 801abfc:	2b01      	cmp	r3, #1
 801abfe:	d171      	bne.n	801ace4 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801ac00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac02:	8b9b      	ldrh	r3, [r3, #28]
 801ac04:	3314      	adds	r3, #20
 801ac06:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801ac08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac0a:	685b      	ldr	r3, [r3, #4]
 801ac0c:	685b      	ldr	r3, [r3, #4]
 801ac0e:	681b      	ldr	r3, [r3, #0]
 801ac10:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801ac12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac14:	685b      	ldr	r3, [r3, #4]
 801ac16:	685b      	ldr	r3, [r3, #4]
 801ac18:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801ac1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac1c:	3308      	adds	r3, #8
 801ac1e:	2214      	movs	r2, #20
 801ac20:	4619      	mov	r1, r3
 801ac22:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801ac24:	f000 fe26 	bl	801b874 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801ac28:	8a3b      	ldrh	r3, [r7, #16]
 801ac2a:	4618      	mov	r0, r3
 801ac2c:	f7f5 fc42 	bl	80104b4 <lwip_htons>
 801ac30:	4603      	mov	r3, r0
 801ac32:	461a      	mov	r2, r3
 801ac34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ac36:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801ac38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ac3a:	2200      	movs	r2, #0
 801ac3c:	719a      	strb	r2, [r3, #6]
 801ac3e:	2200      	movs	r2, #0
 801ac40:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801ac42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ac44:	2200      	movs	r2, #0
 801ac46:	729a      	strb	r2, [r3, #10]
 801ac48:	2200      	movs	r2, #0
 801ac4a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801ac4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ac4e:	685b      	ldr	r3, [r3, #4]
 801ac50:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801ac52:	e00d      	b.n	801ac70 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801ac54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ac56:	685b      	ldr	r3, [r3, #4]
 801ac58:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801ac5a:	2114      	movs	r1, #20
 801ac5c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801ac5e:	f7f6 feeb 	bl	8011a38 <pbuf_remove_header>
      pbuf_cat(p, r);
 801ac62:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801ac64:	6878      	ldr	r0, [r7, #4]
 801ac66:	f7f7 f83b 	bl	8011ce0 <pbuf_cat>
      r = iprh->next_pbuf;
 801ac6a:	68fb      	ldr	r3, [r7, #12]
 801ac6c:	681b      	ldr	r3, [r3, #0]
 801ac6e:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801ac70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ac72:	2b00      	cmp	r3, #0
 801ac74:	d1ee      	bne.n	801ac54 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801ac76:	4b31      	ldr	r3, [pc, #196]	; (801ad3c <ip4_reass+0x300>)
 801ac78:	681b      	ldr	r3, [r3, #0]
 801ac7a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801ac7c:	429a      	cmp	r2, r3
 801ac7e:	d102      	bne.n	801ac86 <ip4_reass+0x24a>
      ipr_prev = NULL;
 801ac80:	2300      	movs	r3, #0
 801ac82:	62fb      	str	r3, [r7, #44]	; 0x2c
 801ac84:	e010      	b.n	801aca8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ac86:	4b2d      	ldr	r3, [pc, #180]	; (801ad3c <ip4_reass+0x300>)
 801ac88:	681b      	ldr	r3, [r3, #0]
 801ac8a:	62fb      	str	r3, [r7, #44]	; 0x2c
 801ac8c:	e007      	b.n	801ac9e <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801ac8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ac90:	681b      	ldr	r3, [r3, #0]
 801ac92:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801ac94:	429a      	cmp	r2, r3
 801ac96:	d006      	beq.n	801aca6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801ac98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ac9a:	681b      	ldr	r3, [r3, #0]
 801ac9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801ac9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801aca0:	2b00      	cmp	r3, #0
 801aca2:	d1f4      	bne.n	801ac8e <ip4_reass+0x252>
 801aca4:	e000      	b.n	801aca8 <ip4_reass+0x26c>
          break;
 801aca6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801aca8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801acaa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801acac:	f7ff fd2e 	bl	801a70c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801acb0:	6878      	ldr	r0, [r7, #4]
 801acb2:	f7f6 ffd5 	bl	8011c60 <pbuf_clen>
 801acb6:	4603      	mov	r3, r0
 801acb8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801acba:	4b1f      	ldr	r3, [pc, #124]	; (801ad38 <ip4_reass+0x2fc>)
 801acbc:	881b      	ldrh	r3, [r3, #0]
 801acbe:	8c3a      	ldrh	r2, [r7, #32]
 801acc0:	429a      	cmp	r2, r3
 801acc2:	d906      	bls.n	801acd2 <ip4_reass+0x296>
 801acc4:	4b1e      	ldr	r3, [pc, #120]	; (801ad40 <ip4_reass+0x304>)
 801acc6:	f240 229b 	movw	r2, #667	; 0x29b
 801acca:	491e      	ldr	r1, [pc, #120]	; (801ad44 <ip4_reass+0x308>)
 801accc:	481e      	ldr	r0, [pc, #120]	; (801ad48 <ip4_reass+0x30c>)
 801acce:	f000 feab 	bl	801ba28 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801acd2:	4b19      	ldr	r3, [pc, #100]	; (801ad38 <ip4_reass+0x2fc>)
 801acd4:	881a      	ldrh	r2, [r3, #0]
 801acd6:	8c3b      	ldrh	r3, [r7, #32]
 801acd8:	1ad3      	subs	r3, r2, r3
 801acda:	b29a      	uxth	r2, r3
 801acdc:	4b16      	ldr	r3, [pc, #88]	; (801ad38 <ip4_reass+0x2fc>)
 801acde:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801ace0:	687b      	ldr	r3, [r7, #4]
 801ace2:	e03c      	b.n	801ad5e <ip4_reass+0x322>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801ace4:	2300      	movs	r3, #0
 801ace6:	e03a      	b.n	801ad5e <ip4_reass+0x322>
      goto nullreturn_ipr;
 801ace8:	bf00      	nop
 801acea:	e000      	b.n	801acee <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801acec:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801acee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801acf0:	2b00      	cmp	r3, #0
 801acf2:	d106      	bne.n	801ad02 <ip4_reass+0x2c6>
 801acf4:	4b12      	ldr	r3, [pc, #72]	; (801ad40 <ip4_reass+0x304>)
 801acf6:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801acfa:	4914      	ldr	r1, [pc, #80]	; (801ad4c <ip4_reass+0x310>)
 801acfc:	4812      	ldr	r0, [pc, #72]	; (801ad48 <ip4_reass+0x30c>)
 801acfe:	f000 fe93 	bl	801ba28 <iprintf>
  if (ipr->p == NULL) {
 801ad02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ad04:	685b      	ldr	r3, [r3, #4]
 801ad06:	2b00      	cmp	r3, #0
 801ad08:	d124      	bne.n	801ad54 <ip4_reass+0x318>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801ad0a:	4b0c      	ldr	r3, [pc, #48]	; (801ad3c <ip4_reass+0x300>)
 801ad0c:	681b      	ldr	r3, [r3, #0]
 801ad0e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801ad10:	429a      	cmp	r2, r3
 801ad12:	d006      	beq.n	801ad22 <ip4_reass+0x2e6>
 801ad14:	4b0a      	ldr	r3, [pc, #40]	; (801ad40 <ip4_reass+0x304>)
 801ad16:	f240 22ab 	movw	r2, #683	; 0x2ab
 801ad1a:	490d      	ldr	r1, [pc, #52]	; (801ad50 <ip4_reass+0x314>)
 801ad1c:	480a      	ldr	r0, [pc, #40]	; (801ad48 <ip4_reass+0x30c>)
 801ad1e:	f000 fe83 	bl	801ba28 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801ad22:	2100      	movs	r1, #0
 801ad24:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801ad26:	f7ff fcf1 	bl	801a70c <ip_reass_dequeue_datagram>
 801ad2a:	e014      	b.n	801ad56 <ip4_reass+0x31a>
    goto nullreturn;
 801ad2c:	bf00      	nop
 801ad2e:	e012      	b.n	801ad56 <ip4_reass+0x31a>
    goto nullreturn;
 801ad30:	bf00      	nop
 801ad32:	e010      	b.n	801ad56 <ip4_reass+0x31a>
      goto nullreturn;
 801ad34:	bf00      	nop
 801ad36:	e00e      	b.n	801ad56 <ip4_reass+0x31a>
 801ad38:	20006ad0 	.word	0x20006ad0
 801ad3c:	20006acc 	.word	0x20006acc
 801ad40:	0801fea8 	.word	0x0801fea8
 801ad44:	08020018 	.word	0x08020018
 801ad48:	0801fef0 	.word	0x0801fef0
 801ad4c:	08020034 	.word	0x08020034
 801ad50:	08020040 	.word	0x08020040
  }

nullreturn:
 801ad54:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801ad56:	6878      	ldr	r0, [r7, #4]
 801ad58:	f7f6 fef4 	bl	8011b44 <pbuf_free>
  return NULL;
 801ad5c:	2300      	movs	r3, #0
}
 801ad5e:	4618      	mov	r0, r3
 801ad60:	3738      	adds	r7, #56	; 0x38
 801ad62:	46bd      	mov	sp, r7
 801ad64:	bd80      	pop	{r7, pc}
 801ad66:	bf00      	nop

0801ad68 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801ad68:	b580      	push	{r7, lr}
 801ad6a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801ad6c:	2005      	movs	r0, #5
 801ad6e:	f7f6 f857 	bl	8010e20 <memp_malloc>
 801ad72:	4603      	mov	r3, r0
}
 801ad74:	4618      	mov	r0, r3
 801ad76:	bd80      	pop	{r7, pc}

0801ad78 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801ad78:	b580      	push	{r7, lr}
 801ad7a:	b082      	sub	sp, #8
 801ad7c:	af00      	add	r7, sp, #0
 801ad7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801ad80:	687b      	ldr	r3, [r7, #4]
 801ad82:	2b00      	cmp	r3, #0
 801ad84:	d106      	bne.n	801ad94 <ip_frag_free_pbuf_custom_ref+0x1c>
 801ad86:	4b07      	ldr	r3, [pc, #28]	; (801ada4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801ad88:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801ad8c:	4906      	ldr	r1, [pc, #24]	; (801ada8 <ip_frag_free_pbuf_custom_ref+0x30>)
 801ad8e:	4807      	ldr	r0, [pc, #28]	; (801adac <ip_frag_free_pbuf_custom_ref+0x34>)
 801ad90:	f000 fe4a 	bl	801ba28 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801ad94:	6879      	ldr	r1, [r7, #4]
 801ad96:	2005      	movs	r0, #5
 801ad98:	f7f6 f894 	bl	8010ec4 <memp_free>
}
 801ad9c:	bf00      	nop
 801ad9e:	3708      	adds	r7, #8
 801ada0:	46bd      	mov	sp, r7
 801ada2:	bd80      	pop	{r7, pc}
 801ada4:	0801fea8 	.word	0x0801fea8
 801ada8:	08020060 	.word	0x08020060
 801adac:	0801fef0 	.word	0x0801fef0

0801adb0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801adb0:	b580      	push	{r7, lr}
 801adb2:	b084      	sub	sp, #16
 801adb4:	af00      	add	r7, sp, #0
 801adb6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801adb8:	687b      	ldr	r3, [r7, #4]
 801adba:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801adbc:	68fb      	ldr	r3, [r7, #12]
 801adbe:	2b00      	cmp	r3, #0
 801adc0:	d106      	bne.n	801add0 <ipfrag_free_pbuf_custom+0x20>
 801adc2:	4b11      	ldr	r3, [pc, #68]	; (801ae08 <ipfrag_free_pbuf_custom+0x58>)
 801adc4:	f240 22ce 	movw	r2, #718	; 0x2ce
 801adc8:	4910      	ldr	r1, [pc, #64]	; (801ae0c <ipfrag_free_pbuf_custom+0x5c>)
 801adca:	4811      	ldr	r0, [pc, #68]	; (801ae10 <ipfrag_free_pbuf_custom+0x60>)
 801adcc:	f000 fe2c 	bl	801ba28 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801add0:	68fa      	ldr	r2, [r7, #12]
 801add2:	687b      	ldr	r3, [r7, #4]
 801add4:	429a      	cmp	r2, r3
 801add6:	d006      	beq.n	801ade6 <ipfrag_free_pbuf_custom+0x36>
 801add8:	4b0b      	ldr	r3, [pc, #44]	; (801ae08 <ipfrag_free_pbuf_custom+0x58>)
 801adda:	f240 22cf 	movw	r2, #719	; 0x2cf
 801adde:	490d      	ldr	r1, [pc, #52]	; (801ae14 <ipfrag_free_pbuf_custom+0x64>)
 801ade0:	480b      	ldr	r0, [pc, #44]	; (801ae10 <ipfrag_free_pbuf_custom+0x60>)
 801ade2:	f000 fe21 	bl	801ba28 <iprintf>
  if (pcr->original != NULL) {
 801ade6:	68fb      	ldr	r3, [r7, #12]
 801ade8:	695b      	ldr	r3, [r3, #20]
 801adea:	2b00      	cmp	r3, #0
 801adec:	d004      	beq.n	801adf8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801adee:	68fb      	ldr	r3, [r7, #12]
 801adf0:	695b      	ldr	r3, [r3, #20]
 801adf2:	4618      	mov	r0, r3
 801adf4:	f7f6 fea6 	bl	8011b44 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801adf8:	68f8      	ldr	r0, [r7, #12]
 801adfa:	f7ff ffbd 	bl	801ad78 <ip_frag_free_pbuf_custom_ref>
}
 801adfe:	bf00      	nop
 801ae00:	3710      	adds	r7, #16
 801ae02:	46bd      	mov	sp, r7
 801ae04:	bd80      	pop	{r7, pc}
 801ae06:	bf00      	nop
 801ae08:	0801fea8 	.word	0x0801fea8
 801ae0c:	0802006c 	.word	0x0802006c
 801ae10:	0801fef0 	.word	0x0801fef0
 801ae14:	08020078 	.word	0x08020078

0801ae18 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801ae18:	b580      	push	{r7, lr}
 801ae1a:	b094      	sub	sp, #80	; 0x50
 801ae1c:	af02      	add	r7, sp, #8
 801ae1e:	60f8      	str	r0, [r7, #12]
 801ae20:	60b9      	str	r1, [r7, #8]
 801ae22:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801ae24:	2300      	movs	r3, #0
 801ae26:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801ae2a:	68bb      	ldr	r3, [r7, #8]
 801ae2c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801ae2e:	3b14      	subs	r3, #20
 801ae30:	2b00      	cmp	r3, #0
 801ae32:	da00      	bge.n	801ae36 <ip4_frag+0x1e>
 801ae34:	3307      	adds	r3, #7
 801ae36:	10db      	asrs	r3, r3, #3
 801ae38:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801ae3a:	2314      	movs	r3, #20
 801ae3c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801ae3e:	68fb      	ldr	r3, [r7, #12]
 801ae40:	685b      	ldr	r3, [r3, #4]
 801ae42:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801ae44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801ae46:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801ae48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ae4a:	781b      	ldrb	r3, [r3, #0]
 801ae4c:	f003 030f 	and.w	r3, r3, #15
 801ae50:	b2db      	uxtb	r3, r3
 801ae52:	009b      	lsls	r3, r3, #2
 801ae54:	b2db      	uxtb	r3, r3
 801ae56:	2b14      	cmp	r3, #20
 801ae58:	d002      	beq.n	801ae60 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801ae5a:	f06f 0305 	mvn.w	r3, #5
 801ae5e:	e110      	b.n	801b082 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801ae60:	68fb      	ldr	r3, [r7, #12]
 801ae62:	895b      	ldrh	r3, [r3, #10]
 801ae64:	2b13      	cmp	r3, #19
 801ae66:	d809      	bhi.n	801ae7c <ip4_frag+0x64>
 801ae68:	4b88      	ldr	r3, [pc, #544]	; (801b08c <ip4_frag+0x274>)
 801ae6a:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801ae6e:	4988      	ldr	r1, [pc, #544]	; (801b090 <ip4_frag+0x278>)
 801ae70:	4888      	ldr	r0, [pc, #544]	; (801b094 <ip4_frag+0x27c>)
 801ae72:	f000 fdd9 	bl	801ba28 <iprintf>
 801ae76:	f06f 0305 	mvn.w	r3, #5
 801ae7a:	e102      	b.n	801b082 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801ae7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801ae7e:	88db      	ldrh	r3, [r3, #6]
 801ae80:	b29b      	uxth	r3, r3
 801ae82:	4618      	mov	r0, r3
 801ae84:	f7f5 fb16 	bl	80104b4 <lwip_htons>
 801ae88:	4603      	mov	r3, r0
 801ae8a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801ae8c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ae8e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801ae92:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801ae96:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801ae98:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801ae9c:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801ae9e:	68fb      	ldr	r3, [r7, #12]
 801aea0:	891b      	ldrh	r3, [r3, #8]
 801aea2:	3b14      	subs	r3, #20
 801aea4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801aea8:	e0e1      	b.n	801b06e <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801aeaa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801aeac:	00db      	lsls	r3, r3, #3
 801aeae:	b29b      	uxth	r3, r3
 801aeb0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801aeb4:	4293      	cmp	r3, r2
 801aeb6:	bf28      	it	cs
 801aeb8:	4613      	movcs	r3, r2
 801aeba:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801aebc:	f44f 7220 	mov.w	r2, #640	; 0x280
 801aec0:	2114      	movs	r1, #20
 801aec2:	200e      	movs	r0, #14
 801aec4:	f7f6 fb5a 	bl	801157c <pbuf_alloc>
 801aec8:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801aeca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aecc:	2b00      	cmp	r3, #0
 801aece:	f000 80d5 	beq.w	801b07c <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801aed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aed4:	895b      	ldrh	r3, [r3, #10]
 801aed6:	2b13      	cmp	r3, #19
 801aed8:	d806      	bhi.n	801aee8 <ip4_frag+0xd0>
 801aeda:	4b6c      	ldr	r3, [pc, #432]	; (801b08c <ip4_frag+0x274>)
 801aedc:	f44f 7249 	mov.w	r2, #804	; 0x324
 801aee0:	496d      	ldr	r1, [pc, #436]	; (801b098 <ip4_frag+0x280>)
 801aee2:	486c      	ldr	r0, [pc, #432]	; (801b094 <ip4_frag+0x27c>)
 801aee4:	f000 fda0 	bl	801ba28 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801aee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aeea:	685b      	ldr	r3, [r3, #4]
 801aeec:	2214      	movs	r2, #20
 801aeee:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801aef0:	4618      	mov	r0, r3
 801aef2:	f000 fcbf 	bl	801b874 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801aef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801aef8:	685b      	ldr	r3, [r3, #4]
 801aefa:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801aefc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801aefe:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801af02:	e064      	b.n	801afce <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801af04:	68fb      	ldr	r3, [r7, #12]
 801af06:	895a      	ldrh	r2, [r3, #10]
 801af08:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801af0a:	1ad3      	subs	r3, r2, r3
 801af0c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801af0e:	68fb      	ldr	r3, [r7, #12]
 801af10:	895b      	ldrh	r3, [r3, #10]
 801af12:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801af14:	429a      	cmp	r2, r3
 801af16:	d906      	bls.n	801af26 <ip4_frag+0x10e>
 801af18:	4b5c      	ldr	r3, [pc, #368]	; (801b08c <ip4_frag+0x274>)
 801af1a:	f240 322d 	movw	r2, #813	; 0x32d
 801af1e:	495f      	ldr	r1, [pc, #380]	; (801b09c <ip4_frag+0x284>)
 801af20:	485c      	ldr	r0, [pc, #368]	; (801b094 <ip4_frag+0x27c>)
 801af22:	f000 fd81 	bl	801ba28 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801af26:	8bfa      	ldrh	r2, [r7, #30]
 801af28:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801af2c:	4293      	cmp	r3, r2
 801af2e:	bf28      	it	cs
 801af30:	4613      	movcs	r3, r2
 801af32:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801af36:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801af3a:	2b00      	cmp	r3, #0
 801af3c:	d105      	bne.n	801af4a <ip4_frag+0x132>
        poff = 0;
 801af3e:	2300      	movs	r3, #0
 801af40:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801af42:	68fb      	ldr	r3, [r7, #12]
 801af44:	681b      	ldr	r3, [r3, #0]
 801af46:	60fb      	str	r3, [r7, #12]
        continue;
 801af48:	e041      	b.n	801afce <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801af4a:	f7ff ff0d 	bl	801ad68 <ip_frag_alloc_pbuf_custom_ref>
 801af4e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801af50:	69bb      	ldr	r3, [r7, #24]
 801af52:	2b00      	cmp	r3, #0
 801af54:	d103      	bne.n	801af5e <ip4_frag+0x146>
        pbuf_free(rambuf);
 801af56:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801af58:	f7f6 fdf4 	bl	8011b44 <pbuf_free>
        goto memerr;
 801af5c:	e08f      	b.n	801b07e <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801af5e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801af60:	68fb      	ldr	r3, [r7, #12]
 801af62:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801af64:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801af66:	4413      	add	r3, r2
 801af68:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801af6c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801af70:	9201      	str	r2, [sp, #4]
 801af72:	9300      	str	r3, [sp, #0]
 801af74:	4603      	mov	r3, r0
 801af76:	2241      	movs	r2, #65	; 0x41
 801af78:	2000      	movs	r0, #0
 801af7a:	f7f6 fc29 	bl	80117d0 <pbuf_alloced_custom>
 801af7e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801af80:	697b      	ldr	r3, [r7, #20]
 801af82:	2b00      	cmp	r3, #0
 801af84:	d106      	bne.n	801af94 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801af86:	69b8      	ldr	r0, [r7, #24]
 801af88:	f7ff fef6 	bl	801ad78 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801af8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801af8e:	f7f6 fdd9 	bl	8011b44 <pbuf_free>
        goto memerr;
 801af92:	e074      	b.n	801b07e <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801af94:	68f8      	ldr	r0, [r7, #12]
 801af96:	f7f6 fe7b 	bl	8011c90 <pbuf_ref>
      pcr->original = p;
 801af9a:	69bb      	ldr	r3, [r7, #24]
 801af9c:	68fa      	ldr	r2, [r7, #12]
 801af9e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801afa0:	69bb      	ldr	r3, [r7, #24]
 801afa2:	4a3f      	ldr	r2, [pc, #252]	; (801b0a0 <ip4_frag+0x288>)
 801afa4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801afa6:	6979      	ldr	r1, [r7, #20]
 801afa8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801afaa:	f7f6 fe99 	bl	8011ce0 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801afae:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801afb2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801afb6:	1ad3      	subs	r3, r2, r3
 801afb8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801afbc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801afc0:	2b00      	cmp	r3, #0
 801afc2:	d004      	beq.n	801afce <ip4_frag+0x1b6>
        poff = 0;
 801afc4:	2300      	movs	r3, #0
 801afc6:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801afc8:	68fb      	ldr	r3, [r7, #12]
 801afca:	681b      	ldr	r3, [r3, #0]
 801afcc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801afce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801afd2:	2b00      	cmp	r3, #0
 801afd4:	d196      	bne.n	801af04 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801afd6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801afd8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801afdc:	4413      	add	r3, r2
 801afde:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801afe0:	68bb      	ldr	r3, [r7, #8]
 801afe2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801afe4:	f1a3 0213 	sub.w	r2, r3, #19
 801afe8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801afec:	429a      	cmp	r2, r3
 801afee:	bfcc      	ite	gt
 801aff0:	2301      	movgt	r3, #1
 801aff2:	2300      	movle	r3, #0
 801aff4:	b2db      	uxtb	r3, r3
 801aff6:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801aff8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801affc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801b000:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801b002:	6a3b      	ldr	r3, [r7, #32]
 801b004:	2b00      	cmp	r3, #0
 801b006:	d002      	beq.n	801b00e <ip4_frag+0x1f6>
 801b008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b00a:	2b00      	cmp	r3, #0
 801b00c:	d003      	beq.n	801b016 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801b00e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801b010:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801b014:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801b016:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801b018:	4618      	mov	r0, r3
 801b01a:	f7f5 fa4b 	bl	80104b4 <lwip_htons>
 801b01e:	4603      	mov	r3, r0
 801b020:	461a      	mov	r2, r3
 801b022:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b024:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801b026:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801b028:	3314      	adds	r3, #20
 801b02a:	b29b      	uxth	r3, r3
 801b02c:	4618      	mov	r0, r3
 801b02e:	f7f5 fa41 	bl	80104b4 <lwip_htons>
 801b032:	4603      	mov	r3, r0
 801b034:	461a      	mov	r2, r3
 801b036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b038:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801b03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801b03c:	2200      	movs	r2, #0
 801b03e:	729a      	strb	r2, [r3, #10]
 801b040:	2200      	movs	r2, #0
 801b042:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801b044:	68bb      	ldr	r3, [r7, #8]
 801b046:	695b      	ldr	r3, [r3, #20]
 801b048:	687a      	ldr	r2, [r7, #4]
 801b04a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801b04c:	68b8      	ldr	r0, [r7, #8]
 801b04e:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801b050:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801b052:	f7f6 fd77 	bl	8011b44 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801b056:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801b05a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801b05c:	1ad3      	subs	r3, r2, r3
 801b05e:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801b062:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801b066:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801b068:	4413      	add	r3, r2
 801b06a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801b06e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801b072:	2b00      	cmp	r3, #0
 801b074:	f47f af19 	bne.w	801aeaa <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801b078:	2300      	movs	r3, #0
 801b07a:	e002      	b.n	801b082 <ip4_frag+0x26a>
      goto memerr;
 801b07c:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801b07e:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b082:	4618      	mov	r0, r3
 801b084:	3748      	adds	r7, #72	; 0x48
 801b086:	46bd      	mov	sp, r7
 801b088:	bd80      	pop	{r7, pc}
 801b08a:	bf00      	nop
 801b08c:	0801fea8 	.word	0x0801fea8
 801b090:	08020084 	.word	0x08020084
 801b094:	0801fef0 	.word	0x0801fef0
 801b098:	080200a0 	.word	0x080200a0
 801b09c:	080200c0 	.word	0x080200c0
 801b0a0:	0801adb1 	.word	0x0801adb1

0801b0a4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801b0a4:	b580      	push	{r7, lr}
 801b0a6:	b086      	sub	sp, #24
 801b0a8:	af00      	add	r7, sp, #0
 801b0aa:	6078      	str	r0, [r7, #4]
 801b0ac:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801b0ae:	230e      	movs	r3, #14
 801b0b0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801b0b2:	687b      	ldr	r3, [r7, #4]
 801b0b4:	895b      	ldrh	r3, [r3, #10]
 801b0b6:	2b0e      	cmp	r3, #14
 801b0b8:	d96e      	bls.n	801b198 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801b0ba:	687b      	ldr	r3, [r7, #4]
 801b0bc:	7bdb      	ldrb	r3, [r3, #15]
 801b0be:	2b00      	cmp	r3, #0
 801b0c0:	d106      	bne.n	801b0d0 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801b0c2:	683b      	ldr	r3, [r7, #0]
 801b0c4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801b0c8:	3301      	adds	r3, #1
 801b0ca:	b2da      	uxtb	r2, r3
 801b0cc:	687b      	ldr	r3, [r7, #4]
 801b0ce:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801b0d0:	687b      	ldr	r3, [r7, #4]
 801b0d2:	685b      	ldr	r3, [r3, #4]
 801b0d4:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801b0d6:	693b      	ldr	r3, [r7, #16]
 801b0d8:	7b1a      	ldrb	r2, [r3, #12]
 801b0da:	7b5b      	ldrb	r3, [r3, #13]
 801b0dc:	021b      	lsls	r3, r3, #8
 801b0de:	4313      	orrs	r3, r2
 801b0e0:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801b0e2:	693b      	ldr	r3, [r7, #16]
 801b0e4:	781b      	ldrb	r3, [r3, #0]
 801b0e6:	f003 0301 	and.w	r3, r3, #1
 801b0ea:	2b00      	cmp	r3, #0
 801b0ec:	d023      	beq.n	801b136 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801b0ee:	693b      	ldr	r3, [r7, #16]
 801b0f0:	781b      	ldrb	r3, [r3, #0]
 801b0f2:	2b01      	cmp	r3, #1
 801b0f4:	d10f      	bne.n	801b116 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801b0f6:	693b      	ldr	r3, [r7, #16]
 801b0f8:	785b      	ldrb	r3, [r3, #1]
 801b0fa:	2b00      	cmp	r3, #0
 801b0fc:	d11b      	bne.n	801b136 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801b0fe:	693b      	ldr	r3, [r7, #16]
 801b100:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801b102:	2b5e      	cmp	r3, #94	; 0x5e
 801b104:	d117      	bne.n	801b136 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801b106:	687b      	ldr	r3, [r7, #4]
 801b108:	7b5b      	ldrb	r3, [r3, #13]
 801b10a:	f043 0310 	orr.w	r3, r3, #16
 801b10e:	b2da      	uxtb	r2, r3
 801b110:	687b      	ldr	r3, [r7, #4]
 801b112:	735a      	strb	r2, [r3, #13]
 801b114:	e00f      	b.n	801b136 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801b116:	693b      	ldr	r3, [r7, #16]
 801b118:	2206      	movs	r2, #6
 801b11a:	4928      	ldr	r1, [pc, #160]	; (801b1bc <ethernet_input+0x118>)
 801b11c:	4618      	mov	r0, r3
 801b11e:	f000 fb9b 	bl	801b858 <memcmp>
 801b122:	4603      	mov	r3, r0
 801b124:	2b00      	cmp	r3, #0
 801b126:	d106      	bne.n	801b136 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801b128:	687b      	ldr	r3, [r7, #4]
 801b12a:	7b5b      	ldrb	r3, [r3, #13]
 801b12c:	f043 0308 	orr.w	r3, r3, #8
 801b130:	b2da      	uxtb	r2, r3
 801b132:	687b      	ldr	r3, [r7, #4]
 801b134:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801b136:	89fb      	ldrh	r3, [r7, #14]
 801b138:	2b08      	cmp	r3, #8
 801b13a:	d003      	beq.n	801b144 <ethernet_input+0xa0>
 801b13c:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801b140:	d014      	beq.n	801b16c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801b142:	e032      	b.n	801b1aa <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801b144:	683b      	ldr	r3, [r7, #0]
 801b146:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b14a:	f003 0308 	and.w	r3, r3, #8
 801b14e:	2b00      	cmp	r3, #0
 801b150:	d024      	beq.n	801b19c <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801b152:	8afb      	ldrh	r3, [r7, #22]
 801b154:	4619      	mov	r1, r3
 801b156:	6878      	ldr	r0, [r7, #4]
 801b158:	f7f6 fc6e 	bl	8011a38 <pbuf_remove_header>
 801b15c:	4603      	mov	r3, r0
 801b15e:	2b00      	cmp	r3, #0
 801b160:	d11e      	bne.n	801b1a0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 801b162:	6839      	ldr	r1, [r7, #0]
 801b164:	6878      	ldr	r0, [r7, #4]
 801b166:	f7fe ff27 	bl	8019fb8 <ip4_input>
      break;
 801b16a:	e013      	b.n	801b194 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801b16c:	683b      	ldr	r3, [r7, #0]
 801b16e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b172:	f003 0308 	and.w	r3, r3, #8
 801b176:	2b00      	cmp	r3, #0
 801b178:	d014      	beq.n	801b1a4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801b17a:	8afb      	ldrh	r3, [r7, #22]
 801b17c:	4619      	mov	r1, r3
 801b17e:	6878      	ldr	r0, [r7, #4]
 801b180:	f7f6 fc5a 	bl	8011a38 <pbuf_remove_header>
 801b184:	4603      	mov	r3, r0
 801b186:	2b00      	cmp	r3, #0
 801b188:	d10e      	bne.n	801b1a8 <ethernet_input+0x104>
        etharp_input(p, netif);
 801b18a:	6839      	ldr	r1, [r7, #0]
 801b18c:	6878      	ldr	r0, [r7, #4]
 801b18e:	f7fe f8c7 	bl	8019320 <etharp_input>
      break;
 801b192:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801b194:	2300      	movs	r3, #0
 801b196:	e00c      	b.n	801b1b2 <ethernet_input+0x10e>
    goto free_and_return;
 801b198:	bf00      	nop
 801b19a:	e006      	b.n	801b1aa <ethernet_input+0x106>
        goto free_and_return;
 801b19c:	bf00      	nop
 801b19e:	e004      	b.n	801b1aa <ethernet_input+0x106>
        goto free_and_return;
 801b1a0:	bf00      	nop
 801b1a2:	e002      	b.n	801b1aa <ethernet_input+0x106>
        goto free_and_return;
 801b1a4:	bf00      	nop
 801b1a6:	e000      	b.n	801b1aa <ethernet_input+0x106>
        goto free_and_return;
 801b1a8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801b1aa:	6878      	ldr	r0, [r7, #4]
 801b1ac:	f7f6 fcca 	bl	8011b44 <pbuf_free>
  return ERR_OK;
 801b1b0:	2300      	movs	r3, #0
}
 801b1b2:	4618      	mov	r0, r3
 801b1b4:	3718      	adds	r7, #24
 801b1b6:	46bd      	mov	sp, r7
 801b1b8:	bd80      	pop	{r7, pc}
 801b1ba:	bf00      	nop
 801b1bc:	0802029c 	.word	0x0802029c

0801b1c0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801b1c0:	b580      	push	{r7, lr}
 801b1c2:	b086      	sub	sp, #24
 801b1c4:	af00      	add	r7, sp, #0
 801b1c6:	60f8      	str	r0, [r7, #12]
 801b1c8:	60b9      	str	r1, [r7, #8]
 801b1ca:	607a      	str	r2, [r7, #4]
 801b1cc:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801b1ce:	8c3b      	ldrh	r3, [r7, #32]
 801b1d0:	4618      	mov	r0, r3
 801b1d2:	f7f5 f96f 	bl	80104b4 <lwip_htons>
 801b1d6:	4603      	mov	r3, r0
 801b1d8:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801b1da:	210e      	movs	r1, #14
 801b1dc:	68b8      	ldr	r0, [r7, #8]
 801b1de:	f7f6 fc1b 	bl	8011a18 <pbuf_add_header>
 801b1e2:	4603      	mov	r3, r0
 801b1e4:	2b00      	cmp	r3, #0
 801b1e6:	d125      	bne.n	801b234 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801b1e8:	68bb      	ldr	r3, [r7, #8]
 801b1ea:	685b      	ldr	r3, [r3, #4]
 801b1ec:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801b1ee:	693b      	ldr	r3, [r7, #16]
 801b1f0:	8afa      	ldrh	r2, [r7, #22]
 801b1f2:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801b1f4:	693b      	ldr	r3, [r7, #16]
 801b1f6:	2206      	movs	r2, #6
 801b1f8:	6839      	ldr	r1, [r7, #0]
 801b1fa:	4618      	mov	r0, r3
 801b1fc:	f000 fb3a 	bl	801b874 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801b200:	693b      	ldr	r3, [r7, #16]
 801b202:	3306      	adds	r3, #6
 801b204:	2206      	movs	r2, #6
 801b206:	6879      	ldr	r1, [r7, #4]
 801b208:	4618      	mov	r0, r3
 801b20a:	f000 fb33 	bl	801b874 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801b20e:	68fb      	ldr	r3, [r7, #12]
 801b210:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801b214:	2b06      	cmp	r3, #6
 801b216:	d006      	beq.n	801b226 <ethernet_output+0x66>
 801b218:	4b0a      	ldr	r3, [pc, #40]	; (801b244 <ethernet_output+0x84>)
 801b21a:	f44f 7299 	mov.w	r2, #306	; 0x132
 801b21e:	490a      	ldr	r1, [pc, #40]	; (801b248 <ethernet_output+0x88>)
 801b220:	480a      	ldr	r0, [pc, #40]	; (801b24c <ethernet_output+0x8c>)
 801b222:	f000 fc01 	bl	801ba28 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801b226:	68fb      	ldr	r3, [r7, #12]
 801b228:	699b      	ldr	r3, [r3, #24]
 801b22a:	68b9      	ldr	r1, [r7, #8]
 801b22c:	68f8      	ldr	r0, [r7, #12]
 801b22e:	4798      	blx	r3
 801b230:	4603      	mov	r3, r0
 801b232:	e002      	b.n	801b23a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801b234:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801b236:	f06f 0301 	mvn.w	r3, #1
}
 801b23a:	4618      	mov	r0, r3
 801b23c:	3718      	adds	r7, #24
 801b23e:	46bd      	mov	sp, r7
 801b240:	bd80      	pop	{r7, pc}
 801b242:	bf00      	nop
 801b244:	080200d0 	.word	0x080200d0
 801b248:	08020108 	.word	0x08020108
 801b24c:	0802013c 	.word	0x0802013c

0801b250 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801b250:	b580      	push	{r7, lr}
 801b252:	b086      	sub	sp, #24
 801b254:	af00      	add	r7, sp, #0
 801b256:	6078      	str	r0, [r7, #4]
 801b258:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801b25a:	683b      	ldr	r3, [r7, #0]
 801b25c:	60bb      	str	r3, [r7, #8]
 801b25e:	2304      	movs	r3, #4
 801b260:	60fb      	str	r3, [r7, #12]
 801b262:	2300      	movs	r3, #0
 801b264:	613b      	str	r3, [r7, #16]
 801b266:	2300      	movs	r3, #0
 801b268:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801b26a:	f107 0308 	add.w	r3, r7, #8
 801b26e:	2100      	movs	r1, #0
 801b270:	4618      	mov	r0, r3
 801b272:	f7f0 f990 	bl	800b596 <osMessageCreate>
 801b276:	4602      	mov	r2, r0
 801b278:	687b      	ldr	r3, [r7, #4]
 801b27a:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801b27c:	687b      	ldr	r3, [r7, #4]
 801b27e:	681b      	ldr	r3, [r3, #0]
 801b280:	2b00      	cmp	r3, #0
 801b282:	d102      	bne.n	801b28a <sys_mbox_new+0x3a>
    return ERR_MEM;
 801b284:	f04f 33ff 	mov.w	r3, #4294967295
 801b288:	e000      	b.n	801b28c <sys_mbox_new+0x3c>

  return ERR_OK;
 801b28a:	2300      	movs	r3, #0
}
 801b28c:	4618      	mov	r0, r3
 801b28e:	3718      	adds	r7, #24
 801b290:	46bd      	mov	sp, r7
 801b292:	bd80      	pop	{r7, pc}

0801b294 <sys_mbox_free>:
  Deallocates a mailbox. If there are messages still present in the
  mailbox when the mailbox is deallocated, it is an indication of a
  programming error in lwIP and the developer should be notified.
*/
void sys_mbox_free(sys_mbox_t *mbox)
{
 801b294:	b580      	push	{r7, lr}
 801b296:	b082      	sub	sp, #8
 801b298:	af00      	add	r7, sp, #0
 801b29a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  if(osMessageWaiting(*mbox))
 801b29c:	687b      	ldr	r3, [r7, #4]
 801b29e:	681b      	ldr	r3, [r3, #0]
 801b2a0:	4618      	mov	r0, r3
 801b2a2:	f7f0 fb8a 	bl	800b9ba <osMessageWaiting>
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */

  }
#if (osCMSIS < 0x20000U)
  osMessageDelete(*mbox);
 801b2a6:	687b      	ldr	r3, [r7, #4]
 801b2a8:	681b      	ldr	r3, [r3, #0]
 801b2aa:	4618      	mov	r0, r3
 801b2ac:	f7f0 fb9b 	bl	800b9e6 <osMessageDelete>
  osMessageQueueDelete(*mbox);
#endif
#if SYS_STATS
  --lwip_stats.sys.mbox.used;
#endif /* SYS_STATS */
}
 801b2b0:	bf00      	nop
 801b2b2:	3708      	adds	r7, #8
 801b2b4:	46bd      	mov	sp, r7
 801b2b6:	bd80      	pop	{r7, pc}

0801b2b8 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801b2b8:	b580      	push	{r7, lr}
 801b2ba:	b084      	sub	sp, #16
 801b2bc:	af00      	add	r7, sp, #0
 801b2be:	6078      	str	r0, [r7, #4]
 801b2c0:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801b2c2:	687b      	ldr	r3, [r7, #4]
 801b2c4:	681b      	ldr	r3, [r3, #0]
 801b2c6:	6839      	ldr	r1, [r7, #0]
 801b2c8:	2200      	movs	r2, #0
 801b2ca:	4618      	mov	r0, r3
 801b2cc:	f7f0 f98c 	bl	800b5e8 <osMessagePut>
 801b2d0:	4603      	mov	r3, r0
 801b2d2:	2b00      	cmp	r3, #0
 801b2d4:	d102      	bne.n	801b2dc <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801b2d6:	2300      	movs	r3, #0
 801b2d8:	73fb      	strb	r3, [r7, #15]
 801b2da:	e001      	b.n	801b2e0 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801b2dc:	23ff      	movs	r3, #255	; 0xff
 801b2de:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801b2e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b2e4:	4618      	mov	r0, r3
 801b2e6:	3710      	adds	r7, #16
 801b2e8:	46bd      	mov	sp, r7
 801b2ea:	bd80      	pop	{r7, pc}

0801b2ec <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801b2ec:	b580      	push	{r7, lr}
 801b2ee:	b08c      	sub	sp, #48	; 0x30
 801b2f0:	af00      	add	r7, sp, #0
 801b2f2:	61f8      	str	r0, [r7, #28]
 801b2f4:	61b9      	str	r1, [r7, #24]
 801b2f6:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801b2f8:	f7ef fe77 	bl	800afea <osKernelSysTick>
 801b2fc:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801b2fe:	697b      	ldr	r3, [r7, #20]
 801b300:	2b00      	cmp	r3, #0
 801b302:	d017      	beq.n	801b334 <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801b304:	69fb      	ldr	r3, [r7, #28]
 801b306:	6819      	ldr	r1, [r3, #0]
 801b308:	f107 0320 	add.w	r3, r7, #32
 801b30c:	697a      	ldr	r2, [r7, #20]
 801b30e:	4618      	mov	r0, r3
 801b310:	f7f0 f9aa 	bl	800b668 <osMessageGet>

    if(event.status == osEventMessage)
 801b314:	6a3b      	ldr	r3, [r7, #32]
 801b316:	2b10      	cmp	r3, #16
 801b318:	d109      	bne.n	801b32e <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801b31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b31c:	461a      	mov	r2, r3
 801b31e:	69bb      	ldr	r3, [r7, #24]
 801b320:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801b322:	f7ef fe62 	bl	800afea <osKernelSysTick>
 801b326:	4602      	mov	r2, r0
 801b328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b32a:	1ad3      	subs	r3, r2, r3
 801b32c:	e019      	b.n	801b362 <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801b32e:	f04f 33ff 	mov.w	r3, #4294967295
 801b332:	e016      	b.n	801b362 <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801b334:	69fb      	ldr	r3, [r7, #28]
 801b336:	6819      	ldr	r1, [r3, #0]
 801b338:	463b      	mov	r3, r7
 801b33a:	f04f 32ff 	mov.w	r2, #4294967295
 801b33e:	4618      	mov	r0, r3
 801b340:	f7f0 f992 	bl	800b668 <osMessageGet>
 801b344:	f107 0320 	add.w	r3, r7, #32
 801b348:	463a      	mov	r2, r7
 801b34a:	ca07      	ldmia	r2, {r0, r1, r2}
 801b34c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801b350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b352:	461a      	mov	r2, r3
 801b354:	69bb      	ldr	r3, [r7, #24]
 801b356:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801b358:	f7ef fe47 	bl	800afea <osKernelSysTick>
 801b35c:	4602      	mov	r2, r0
 801b35e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801b360:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801b362:	4618      	mov	r0, r3
 801b364:	3730      	adds	r7, #48	; 0x30
 801b366:	46bd      	mov	sp, r7
 801b368:	bd80      	pop	{r7, pc}

0801b36a <sys_arch_mbox_tryfetch>:
/*
  Similar to sys_arch_mbox_fetch, but if message is not ready immediately, we'll
  return with SYS_MBOX_EMPTY.  On success, 0 is returned.
*/
u32_t sys_arch_mbox_tryfetch(sys_mbox_t *mbox, void **msg)
{
 801b36a:	b580      	push	{r7, lr}
 801b36c:	b086      	sub	sp, #24
 801b36e:	af00      	add	r7, sp, #0
 801b370:	6078      	str	r0, [r7, #4]
 801b372:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osEvent event;

  event = osMessageGet (*mbox, 0);
 801b374:	687b      	ldr	r3, [r7, #4]
 801b376:	6819      	ldr	r1, [r3, #0]
 801b378:	f107 030c 	add.w	r3, r7, #12
 801b37c:	2200      	movs	r2, #0
 801b37e:	4618      	mov	r0, r3
 801b380:	f7f0 f972 	bl	800b668 <osMessageGet>

  if(event.status == osEventMessage)
 801b384:	68fb      	ldr	r3, [r7, #12]
 801b386:	2b10      	cmp	r3, #16
 801b388:	d105      	bne.n	801b396 <sys_arch_mbox_tryfetch+0x2c>
  {
    *msg = (void *)event.value.v;
 801b38a:	693b      	ldr	r3, [r7, #16]
 801b38c:	461a      	mov	r2, r3
 801b38e:	683b      	ldr	r3, [r7, #0]
 801b390:	601a      	str	r2, [r3, #0]
#else
  if (osMessageQueueGet(*mbox, msg, 0, 0) == osOK)
  {
#endif
    return ERR_OK;
 801b392:	2300      	movs	r3, #0
 801b394:	e001      	b.n	801b39a <sys_arch_mbox_tryfetch+0x30>
  }
  else
  {
    return SYS_MBOX_EMPTY;
 801b396:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 801b39a:	4618      	mov	r0, r3
 801b39c:	3718      	adds	r7, #24
 801b39e:	46bd      	mov	sp, r7
 801b3a0:	bd80      	pop	{r7, pc}

0801b3a2 <sys_mbox_valid>:
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801b3a2:	b480      	push	{r7}
 801b3a4:	b083      	sub	sp, #12
 801b3a6:	af00      	add	r7, sp, #0
 801b3a8:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801b3aa:	687b      	ldr	r3, [r7, #4]
 801b3ac:	681b      	ldr	r3, [r3, #0]
 801b3ae:	2b00      	cmp	r3, #0
 801b3b0:	d101      	bne.n	801b3b6 <sys_mbox_valid+0x14>
    return 0;
 801b3b2:	2300      	movs	r3, #0
 801b3b4:	e000      	b.n	801b3b8 <sys_mbox_valid+0x16>
  else
    return 1;
 801b3b6:	2301      	movs	r3, #1
}
 801b3b8:	4618      	mov	r0, r3
 801b3ba:	370c      	adds	r7, #12
 801b3bc:	46bd      	mov	sp, r7
 801b3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b3c2:	4770      	bx	lr

0801b3c4 <sys_mbox_set_invalid>:
/*-----------------------------------------------------------------------------------*/
void sys_mbox_set_invalid(sys_mbox_t *mbox)
{
 801b3c4:	b480      	push	{r7}
 801b3c6:	b083      	sub	sp, #12
 801b3c8:	af00      	add	r7, sp, #0
 801b3ca:	6078      	str	r0, [r7, #4]
  *mbox = SYS_MBOX_NULL;
 801b3cc:	687b      	ldr	r3, [r7, #4]
 801b3ce:	2200      	movs	r2, #0
 801b3d0:	601a      	str	r2, [r3, #0]
}
 801b3d2:	bf00      	nop
 801b3d4:	370c      	adds	r7, #12
 801b3d6:	46bd      	mov	sp, r7
 801b3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b3dc:	4770      	bx	lr

0801b3de <sys_sem_new>:

/*-----------------------------------------------------------------------------------*/
//  Creates a new semaphore. The "count" argument specifies
//  the initial state of the semaphore.
err_t sys_sem_new(sys_sem_t *sem, u8_t count)
{
 801b3de:	b580      	push	{r7, lr}
 801b3e0:	b084      	sub	sp, #16
 801b3e2:	af00      	add	r7, sp, #0
 801b3e4:	6078      	str	r0, [r7, #4]
 801b3e6:	460b      	mov	r3, r1
 801b3e8:	70fb      	strb	r3, [r7, #3]
#if (osCMSIS < 0x20000U)
  osSemaphoreDef(SEM);
 801b3ea:	2300      	movs	r3, #0
 801b3ec:	60bb      	str	r3, [r7, #8]
 801b3ee:	2300      	movs	r3, #0
 801b3f0:	60fb      	str	r3, [r7, #12]
  *sem = osSemaphoreCreate (osSemaphore(SEM), 1);
 801b3f2:	f107 0308 	add.w	r3, r7, #8
 801b3f6:	2101      	movs	r1, #1
 801b3f8:	4618      	mov	r0, r3
 801b3fa:	f7ef ff03 	bl	800b204 <osSemaphoreCreate>
 801b3fe:	4602      	mov	r2, r0
 801b400:	687b      	ldr	r3, [r7, #4]
 801b402:	601a      	str	r2, [r3, #0]
#else
  *sem = osSemaphoreNew(UINT16_MAX, count, NULL);
#endif

  if(*sem == NULL)
 801b404:	687b      	ldr	r3, [r7, #4]
 801b406:	681b      	ldr	r3, [r3, #0]
 801b408:	2b00      	cmp	r3, #0
 801b40a:	d102      	bne.n	801b412 <sys_sem_new+0x34>
  {
#if SYS_STATS
    ++lwip_stats.sys.sem.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801b40c:	f04f 33ff 	mov.w	r3, #4294967295
 801b410:	e009      	b.n	801b426 <sys_sem_new+0x48>
  }

  if(count == 0)	// Means it can't be taken
 801b412:	78fb      	ldrb	r3, [r7, #3]
 801b414:	2b00      	cmp	r3, #0
 801b416:	d105      	bne.n	801b424 <sys_sem_new+0x46>
  {
#if (osCMSIS < 0x20000U)
    osSemaphoreWait(*sem, 0);
 801b418:	687b      	ldr	r3, [r7, #4]
 801b41a:	681b      	ldr	r3, [r3, #0]
 801b41c:	2100      	movs	r1, #0
 801b41e:	4618      	mov	r0, r3
 801b420:	f7ef ff22 	bl	800b268 <osSemaphoreWait>
  if (lwip_stats.sys.sem.max < lwip_stats.sys.sem.used) {
    lwip_stats.sys.sem.max = lwip_stats.sys.sem.used;
  }
#endif /* SYS_STATS */

  return ERR_OK;
 801b424:	2300      	movs	r3, #0
}
 801b426:	4618      	mov	r0, r3
 801b428:	3710      	adds	r7, #16
 801b42a:	46bd      	mov	sp, r7
 801b42c:	bd80      	pop	{r7, pc}

0801b42e <sys_arch_sem_wait>:

  Notice that lwIP implements a function with a similar name,
  sys_sem_wait(), that uses the sys_arch_sem_wait() function.
*/
u32_t sys_arch_sem_wait(sys_sem_t *sem, u32_t timeout)
{
 801b42e:	b580      	push	{r7, lr}
 801b430:	b084      	sub	sp, #16
 801b432:	af00      	add	r7, sp, #0
 801b434:	6078      	str	r0, [r7, #4]
 801b436:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  uint32_t starttime = osKernelSysTick();
 801b438:	f7ef fdd7 	bl	800afea <osKernelSysTick>
 801b43c:	60f8      	str	r0, [r7, #12]
#else
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801b43e:	683b      	ldr	r3, [r7, #0]
 801b440:	2b00      	cmp	r3, #0
 801b442:	d011      	beq.n	801b468 <sys_arch_sem_wait+0x3a>
  {
#if (osCMSIS < 0x20000U)
    if(osSemaphoreWait (*sem, timeout) == osOK)
 801b444:	687b      	ldr	r3, [r7, #4]
 801b446:	681b      	ldr	r3, [r3, #0]
 801b448:	6839      	ldr	r1, [r7, #0]
 801b44a:	4618      	mov	r0, r3
 801b44c:	f7ef ff0c 	bl	800b268 <osSemaphoreWait>
 801b450:	4603      	mov	r3, r0
 801b452:	2b00      	cmp	r3, #0
 801b454:	d105      	bne.n	801b462 <sys_arch_sem_wait+0x34>
    {
      return (osKernelSysTick() - starttime);
 801b456:	f7ef fdc8 	bl	800afea <osKernelSysTick>
 801b45a:	4602      	mov	r2, r0
 801b45c:	68fb      	ldr	r3, [r7, #12]
 801b45e:	1ad3      	subs	r3, r2, r3
 801b460:	e012      	b.n	801b488 <sys_arch_sem_wait+0x5a>
        return (osKernelGetTickCount() - starttime);
#endif
    }
    else
    {
      return SYS_ARCH_TIMEOUT;
 801b462:	f04f 33ff 	mov.w	r3, #4294967295
 801b466:	e00f      	b.n	801b488 <sys_arch_sem_wait+0x5a>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    while(osSemaphoreWait (*sem, osWaitForever) != osOK);
 801b468:	bf00      	nop
 801b46a:	687b      	ldr	r3, [r7, #4]
 801b46c:	681b      	ldr	r3, [r3, #0]
 801b46e:	f04f 31ff 	mov.w	r1, #4294967295
 801b472:	4618      	mov	r0, r3
 801b474:	f7ef fef8 	bl	800b268 <osSemaphoreWait>
 801b478:	4603      	mov	r3, r0
 801b47a:	2b00      	cmp	r3, #0
 801b47c:	d1f5      	bne.n	801b46a <sys_arch_sem_wait+0x3c>
    return (osKernelSysTick() - starttime);
 801b47e:	f7ef fdb4 	bl	800afea <osKernelSysTick>
 801b482:	4602      	mov	r2, r0
 801b484:	68fb      	ldr	r3, [r7, #12]
 801b486:	1ad3      	subs	r3, r2, r3
#else
    while(osSemaphoreAcquire(*sem, osWaitForever) != osOK);
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801b488:	4618      	mov	r0, r3
 801b48a:	3710      	adds	r7, #16
 801b48c:	46bd      	mov	sp, r7
 801b48e:	bd80      	pop	{r7, pc}

0801b490 <sys_sem_signal>:

/*-----------------------------------------------------------------------------------*/
// Signals a semaphore
void sys_sem_signal(sys_sem_t *sem)
{
 801b490:	b580      	push	{r7, lr}
 801b492:	b082      	sub	sp, #8
 801b494:	af00      	add	r7, sp, #0
 801b496:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(*sem);
 801b498:	687b      	ldr	r3, [r7, #4]
 801b49a:	681b      	ldr	r3, [r3, #0]
 801b49c:	4618      	mov	r0, r3
 801b49e:	f7ef ff31 	bl	800b304 <osSemaphoreRelease>
}
 801b4a2:	bf00      	nop
 801b4a4:	3708      	adds	r7, #8
 801b4a6:	46bd      	mov	sp, r7
 801b4a8:	bd80      	pop	{r7, pc}

0801b4aa <sys_sem_free>:

/*-----------------------------------------------------------------------------------*/
// Deallocates a semaphore
void sys_sem_free(sys_sem_t *sem)
{
 801b4aa:	b580      	push	{r7, lr}
 801b4ac:	b082      	sub	sp, #8
 801b4ae:	af00      	add	r7, sp, #0
 801b4b0:	6078      	str	r0, [r7, #4]
#if SYS_STATS
  --lwip_stats.sys.sem.used;
#endif /* SYS_STATS */

  osSemaphoreDelete(*sem);
 801b4b2:	687b      	ldr	r3, [r7, #4]
 801b4b4:	681b      	ldr	r3, [r3, #0]
 801b4b6:	4618      	mov	r0, r3
 801b4b8:	f7ef ff5a 	bl	800b370 <osSemaphoreDelete>
}
 801b4bc:	bf00      	nop
 801b4be:	3708      	adds	r7, #8
 801b4c0:	46bd      	mov	sp, r7
 801b4c2:	bd80      	pop	{r7, pc}

0801b4c4 <sys_sem_valid>:
/*-----------------------------------------------------------------------------------*/
int sys_sem_valid(sys_sem_t *sem)
{
 801b4c4:	b480      	push	{r7}
 801b4c6:	b083      	sub	sp, #12
 801b4c8:	af00      	add	r7, sp, #0
 801b4ca:	6078      	str	r0, [r7, #4]
  if (*sem == SYS_SEM_NULL)
 801b4cc:	687b      	ldr	r3, [r7, #4]
 801b4ce:	681b      	ldr	r3, [r3, #0]
 801b4d0:	2b00      	cmp	r3, #0
 801b4d2:	d101      	bne.n	801b4d8 <sys_sem_valid+0x14>
    return 0;
 801b4d4:	2300      	movs	r3, #0
 801b4d6:	e000      	b.n	801b4da <sys_sem_valid+0x16>
  else
    return 1;
 801b4d8:	2301      	movs	r3, #1
}
 801b4da:	4618      	mov	r0, r3
 801b4dc:	370c      	adds	r7, #12
 801b4de:	46bd      	mov	sp, r7
 801b4e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b4e4:	4770      	bx	lr

0801b4e6 <sys_sem_set_invalid>:

/*-----------------------------------------------------------------------------------*/
void sys_sem_set_invalid(sys_sem_t *sem)
{
 801b4e6:	b480      	push	{r7}
 801b4e8:	b083      	sub	sp, #12
 801b4ea:	af00      	add	r7, sp, #0
 801b4ec:	6078      	str	r0, [r7, #4]
  *sem = SYS_SEM_NULL;
 801b4ee:	687b      	ldr	r3, [r7, #4]
 801b4f0:	2200      	movs	r2, #0
 801b4f2:	601a      	str	r2, [r3, #0]
}
 801b4f4:	bf00      	nop
 801b4f6:	370c      	adds	r7, #12
 801b4f8:	46bd      	mov	sp, r7
 801b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b4fe:	4770      	bx	lr

0801b500 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801b500:	b580      	push	{r7, lr}
 801b502:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801b504:	4803      	ldr	r0, [pc, #12]	; (801b514 <sys_init+0x14>)
 801b506:	f7ef fde0 	bl	800b0ca <osMutexCreate>
 801b50a:	4603      	mov	r3, r0
 801b50c:	4a02      	ldr	r2, [pc, #8]	; (801b518 <sys_init+0x18>)
 801b50e:	6013      	str	r3, [r2, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801b510:	bf00      	nop
 801b512:	bd80      	pop	{r7, pc}
 801b514:	080202ac 	.word	0x080202ac
 801b518:	2000dd38 	.word	0x2000dd38

0801b51c <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801b51c:	b580      	push	{r7, lr}
 801b51e:	b084      	sub	sp, #16
 801b520:	af00      	add	r7, sp, #0
 801b522:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801b524:	2300      	movs	r3, #0
 801b526:	60bb      	str	r3, [r7, #8]
 801b528:	2300      	movs	r3, #0
 801b52a:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801b52c:	f107 0308 	add.w	r3, r7, #8
 801b530:	4618      	mov	r0, r3
 801b532:	f7ef fdca 	bl	800b0ca <osMutexCreate>
 801b536:	4602      	mov	r2, r0
 801b538:	687b      	ldr	r3, [r7, #4]
 801b53a:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801b53c:	687b      	ldr	r3, [r7, #4]
 801b53e:	681b      	ldr	r3, [r3, #0]
 801b540:	2b00      	cmp	r3, #0
 801b542:	d102      	bne.n	801b54a <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801b544:	f04f 33ff 	mov.w	r3, #4294967295
 801b548:	e000      	b.n	801b54c <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801b54a:	2300      	movs	r3, #0
}
 801b54c:	4618      	mov	r0, r3
 801b54e:	3710      	adds	r7, #16
 801b550:	46bd      	mov	sp, r7
 801b552:	bd80      	pop	{r7, pc}

0801b554 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801b554:	b580      	push	{r7, lr}
 801b556:	b082      	sub	sp, #8
 801b558:	af00      	add	r7, sp, #0
 801b55a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801b55c:	687b      	ldr	r3, [r7, #4]
 801b55e:	681b      	ldr	r3, [r3, #0]
 801b560:	f04f 31ff 	mov.w	r1, #4294967295
 801b564:	4618      	mov	r0, r3
 801b566:	f7ef fdc9 	bl	800b0fc <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801b56a:	bf00      	nop
 801b56c:	3708      	adds	r7, #8
 801b56e:	46bd      	mov	sp, r7
 801b570:	bd80      	pop	{r7, pc}

0801b572 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801b572:	b580      	push	{r7, lr}
 801b574:	b082      	sub	sp, #8
 801b576:	af00      	add	r7, sp, #0
 801b578:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801b57a:	687b      	ldr	r3, [r7, #4]
 801b57c:	681b      	ldr	r3, [r3, #0]
 801b57e:	4618      	mov	r0, r3
 801b580:	f7ef fe0a 	bl	800b198 <osMutexRelease>
}
 801b584:	bf00      	nop
 801b586:	3708      	adds	r7, #8
 801b588:	46bd      	mov	sp, r7
 801b58a:	bd80      	pop	{r7, pc}

0801b58c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801b58c:	b580      	push	{r7, lr}
 801b58e:	b08c      	sub	sp, #48	; 0x30
 801b590:	af00      	add	r7, sp, #0
 801b592:	60f8      	str	r0, [r7, #12]
 801b594:	60b9      	str	r1, [r7, #8]
 801b596:	607a      	str	r2, [r7, #4]
 801b598:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801b59a:	f107 0314 	add.w	r3, r7, #20
 801b59e:	2200      	movs	r2, #0
 801b5a0:	601a      	str	r2, [r3, #0]
 801b5a2:	605a      	str	r2, [r3, #4]
 801b5a4:	609a      	str	r2, [r3, #8]
 801b5a6:	60da      	str	r2, [r3, #12]
 801b5a8:	611a      	str	r2, [r3, #16]
 801b5aa:	615a      	str	r2, [r3, #20]
 801b5ac:	619a      	str	r2, [r3, #24]
 801b5ae:	68fb      	ldr	r3, [r7, #12]
 801b5b0:	617b      	str	r3, [r7, #20]
 801b5b2:	68bb      	ldr	r3, [r7, #8]
 801b5b4:	61bb      	str	r3, [r7, #24]
 801b5b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801b5b8:	b21b      	sxth	r3, r3
 801b5ba:	83bb      	strh	r3, [r7, #28]
 801b5bc:	683b      	ldr	r3, [r7, #0]
 801b5be:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 801b5c0:	f107 0314 	add.w	r3, r7, #20
 801b5c4:	6879      	ldr	r1, [r7, #4]
 801b5c6:	4618      	mov	r0, r3
 801b5c8:	f7ef fd1f 	bl	800b00a <osThreadCreate>
 801b5cc:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801b5ce:	4618      	mov	r0, r3
 801b5d0:	3730      	adds	r7, #48	; 0x30
 801b5d2:	46bd      	mov	sp, r7
 801b5d4:	bd80      	pop	{r7, pc}
	...

0801b5d8 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801b5d8:	b580      	push	{r7, lr}
 801b5da:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801b5dc:	4b04      	ldr	r3, [pc, #16]	; (801b5f0 <sys_arch_protect+0x18>)
 801b5de:	681b      	ldr	r3, [r3, #0]
 801b5e0:	f04f 31ff 	mov.w	r1, #4294967295
 801b5e4:	4618      	mov	r0, r3
 801b5e6:	f7ef fd89 	bl	800b0fc <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801b5ea:	2301      	movs	r3, #1
}
 801b5ec:	4618      	mov	r0, r3
 801b5ee:	bd80      	pop	{r7, pc}
 801b5f0:	2000dd38 	.word	0x2000dd38

0801b5f4 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801b5f4:	b580      	push	{r7, lr}
 801b5f6:	b082      	sub	sp, #8
 801b5f8:	af00      	add	r7, sp, #0
 801b5fa:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801b5fc:	4b04      	ldr	r3, [pc, #16]	; (801b610 <sys_arch_unprotect+0x1c>)
 801b5fe:	681b      	ldr	r3, [r3, #0]
 801b600:	4618      	mov	r0, r3
 801b602:	f7ef fdc9 	bl	800b198 <osMutexRelease>
}
 801b606:	bf00      	nop
 801b608:	3708      	adds	r7, #8
 801b60a:	46bd      	mov	sp, r7
 801b60c:	bd80      	pop	{r7, pc}
 801b60e:	bf00      	nop
 801b610:	2000dd38 	.word	0x2000dd38

0801b614 <std>:
 801b614:	2300      	movs	r3, #0
 801b616:	b510      	push	{r4, lr}
 801b618:	4604      	mov	r4, r0
 801b61a:	e9c0 3300 	strd	r3, r3, [r0]
 801b61e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b622:	6083      	str	r3, [r0, #8]
 801b624:	8181      	strh	r1, [r0, #12]
 801b626:	6643      	str	r3, [r0, #100]	; 0x64
 801b628:	81c2      	strh	r2, [r0, #14]
 801b62a:	6183      	str	r3, [r0, #24]
 801b62c:	4619      	mov	r1, r3
 801b62e:	2208      	movs	r2, #8
 801b630:	305c      	adds	r0, #92	; 0x5c
 801b632:	f000 f947 	bl	801b8c4 <memset>
 801b636:	4b05      	ldr	r3, [pc, #20]	; (801b64c <std+0x38>)
 801b638:	6263      	str	r3, [r4, #36]	; 0x24
 801b63a:	4b05      	ldr	r3, [pc, #20]	; (801b650 <std+0x3c>)
 801b63c:	62a3      	str	r3, [r4, #40]	; 0x28
 801b63e:	4b05      	ldr	r3, [pc, #20]	; (801b654 <std+0x40>)
 801b640:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b642:	4b05      	ldr	r3, [pc, #20]	; (801b658 <std+0x44>)
 801b644:	6224      	str	r4, [r4, #32]
 801b646:	6323      	str	r3, [r4, #48]	; 0x30
 801b648:	bd10      	pop	{r4, pc}
 801b64a:	bf00      	nop
 801b64c:	0801bc0d 	.word	0x0801bc0d
 801b650:	0801bc2f 	.word	0x0801bc2f
 801b654:	0801bc67 	.word	0x0801bc67
 801b658:	0801bc8b 	.word	0x0801bc8b

0801b65c <_cleanup_r>:
 801b65c:	4901      	ldr	r1, [pc, #4]	; (801b664 <_cleanup_r+0x8>)
 801b65e:	f000 b8af 	b.w	801b7c0 <_fwalk_reent>
 801b662:	bf00      	nop
 801b664:	0801be21 	.word	0x0801be21

0801b668 <__sfmoreglue>:
 801b668:	b570      	push	{r4, r5, r6, lr}
 801b66a:	1e4a      	subs	r2, r1, #1
 801b66c:	2568      	movs	r5, #104	; 0x68
 801b66e:	4355      	muls	r5, r2
 801b670:	460e      	mov	r6, r1
 801b672:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801b676:	f000 f97d 	bl	801b974 <_malloc_r>
 801b67a:	4604      	mov	r4, r0
 801b67c:	b140      	cbz	r0, 801b690 <__sfmoreglue+0x28>
 801b67e:	2100      	movs	r1, #0
 801b680:	e9c0 1600 	strd	r1, r6, [r0]
 801b684:	300c      	adds	r0, #12
 801b686:	60a0      	str	r0, [r4, #8]
 801b688:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801b68c:	f000 f91a 	bl	801b8c4 <memset>
 801b690:	4620      	mov	r0, r4
 801b692:	bd70      	pop	{r4, r5, r6, pc}

0801b694 <__sfp_lock_acquire>:
 801b694:	4801      	ldr	r0, [pc, #4]	; (801b69c <__sfp_lock_acquire+0x8>)
 801b696:	f7e9 b973 	b.w	8004980 <__retarget_lock_acquire_recursive>
 801b69a:	bf00      	nop
 801b69c:	200004c0 	.word	0x200004c0

0801b6a0 <__sfp_lock_release>:
 801b6a0:	4801      	ldr	r0, [pc, #4]	; (801b6a8 <__sfp_lock_release+0x8>)
 801b6a2:	f7e9 b981 	b.w	80049a8 <__retarget_lock_release_recursive>
 801b6a6:	bf00      	nop
 801b6a8:	200004c0 	.word	0x200004c0

0801b6ac <__sinit_lock_acquire>:
 801b6ac:	4801      	ldr	r0, [pc, #4]	; (801b6b4 <__sinit_lock_acquire+0x8>)
 801b6ae:	f7e9 b967 	b.w	8004980 <__retarget_lock_acquire_recursive>
 801b6b2:	bf00      	nop
 801b6b4:	200004b4 	.word	0x200004b4

0801b6b8 <__sinit_lock_release>:
 801b6b8:	4801      	ldr	r0, [pc, #4]	; (801b6c0 <__sinit_lock_release+0x8>)
 801b6ba:	f7e9 b975 	b.w	80049a8 <__retarget_lock_release_recursive>
 801b6be:	bf00      	nop
 801b6c0:	200004b4 	.word	0x200004b4

0801b6c4 <__sinit>:
 801b6c4:	b510      	push	{r4, lr}
 801b6c6:	4604      	mov	r4, r0
 801b6c8:	f7ff fff0 	bl	801b6ac <__sinit_lock_acquire>
 801b6cc:	69a3      	ldr	r3, [r4, #24]
 801b6ce:	b11b      	cbz	r3, 801b6d8 <__sinit+0x14>
 801b6d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b6d4:	f7ff bff0 	b.w	801b6b8 <__sinit_lock_release>
 801b6d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801b6dc:	6523      	str	r3, [r4, #80]	; 0x50
 801b6de:	4b13      	ldr	r3, [pc, #76]	; (801b72c <__sinit+0x68>)
 801b6e0:	4a13      	ldr	r2, [pc, #76]	; (801b730 <__sinit+0x6c>)
 801b6e2:	681b      	ldr	r3, [r3, #0]
 801b6e4:	62a2      	str	r2, [r4, #40]	; 0x28
 801b6e6:	42a3      	cmp	r3, r4
 801b6e8:	bf04      	itt	eq
 801b6ea:	2301      	moveq	r3, #1
 801b6ec:	61a3      	streq	r3, [r4, #24]
 801b6ee:	4620      	mov	r0, r4
 801b6f0:	f000 f820 	bl	801b734 <__sfp>
 801b6f4:	6060      	str	r0, [r4, #4]
 801b6f6:	4620      	mov	r0, r4
 801b6f8:	f000 f81c 	bl	801b734 <__sfp>
 801b6fc:	60a0      	str	r0, [r4, #8]
 801b6fe:	4620      	mov	r0, r4
 801b700:	f000 f818 	bl	801b734 <__sfp>
 801b704:	2200      	movs	r2, #0
 801b706:	60e0      	str	r0, [r4, #12]
 801b708:	2104      	movs	r1, #4
 801b70a:	6860      	ldr	r0, [r4, #4]
 801b70c:	f7ff ff82 	bl	801b614 <std>
 801b710:	68a0      	ldr	r0, [r4, #8]
 801b712:	2201      	movs	r2, #1
 801b714:	2109      	movs	r1, #9
 801b716:	f7ff ff7d 	bl	801b614 <std>
 801b71a:	68e0      	ldr	r0, [r4, #12]
 801b71c:	2202      	movs	r2, #2
 801b71e:	2112      	movs	r1, #18
 801b720:	f7ff ff78 	bl	801b614 <std>
 801b724:	2301      	movs	r3, #1
 801b726:	61a3      	str	r3, [r4, #24]
 801b728:	e7d2      	b.n	801b6d0 <__sinit+0xc>
 801b72a:	bf00      	nop
 801b72c:	08020314 	.word	0x08020314
 801b730:	0801b65d 	.word	0x0801b65d

0801b734 <__sfp>:
 801b734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b736:	4607      	mov	r7, r0
 801b738:	f7ff ffac 	bl	801b694 <__sfp_lock_acquire>
 801b73c:	4b1e      	ldr	r3, [pc, #120]	; (801b7b8 <__sfp+0x84>)
 801b73e:	681e      	ldr	r6, [r3, #0]
 801b740:	69b3      	ldr	r3, [r6, #24]
 801b742:	b913      	cbnz	r3, 801b74a <__sfp+0x16>
 801b744:	4630      	mov	r0, r6
 801b746:	f7ff ffbd 	bl	801b6c4 <__sinit>
 801b74a:	3648      	adds	r6, #72	; 0x48
 801b74c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801b750:	3b01      	subs	r3, #1
 801b752:	d503      	bpl.n	801b75c <__sfp+0x28>
 801b754:	6833      	ldr	r3, [r6, #0]
 801b756:	b30b      	cbz	r3, 801b79c <__sfp+0x68>
 801b758:	6836      	ldr	r6, [r6, #0]
 801b75a:	e7f7      	b.n	801b74c <__sfp+0x18>
 801b75c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801b760:	b9d5      	cbnz	r5, 801b798 <__sfp+0x64>
 801b762:	4b16      	ldr	r3, [pc, #88]	; (801b7bc <__sfp+0x88>)
 801b764:	60e3      	str	r3, [r4, #12]
 801b766:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b76a:	6665      	str	r5, [r4, #100]	; 0x64
 801b76c:	f7e9 f8e2 	bl	8004934 <__retarget_lock_init_recursive>
 801b770:	f7ff ff96 	bl	801b6a0 <__sfp_lock_release>
 801b774:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801b778:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801b77c:	6025      	str	r5, [r4, #0]
 801b77e:	61a5      	str	r5, [r4, #24]
 801b780:	2208      	movs	r2, #8
 801b782:	4629      	mov	r1, r5
 801b784:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801b788:	f000 f89c 	bl	801b8c4 <memset>
 801b78c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801b790:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801b794:	4620      	mov	r0, r4
 801b796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b798:	3468      	adds	r4, #104	; 0x68
 801b79a:	e7d9      	b.n	801b750 <__sfp+0x1c>
 801b79c:	2104      	movs	r1, #4
 801b79e:	4638      	mov	r0, r7
 801b7a0:	f7ff ff62 	bl	801b668 <__sfmoreglue>
 801b7a4:	4604      	mov	r4, r0
 801b7a6:	6030      	str	r0, [r6, #0]
 801b7a8:	2800      	cmp	r0, #0
 801b7aa:	d1d5      	bne.n	801b758 <__sfp+0x24>
 801b7ac:	f7ff ff78 	bl	801b6a0 <__sfp_lock_release>
 801b7b0:	230c      	movs	r3, #12
 801b7b2:	603b      	str	r3, [r7, #0]
 801b7b4:	e7ee      	b.n	801b794 <__sfp+0x60>
 801b7b6:	bf00      	nop
 801b7b8:	08020314 	.word	0x08020314
 801b7bc:	ffff0001 	.word	0xffff0001

0801b7c0 <_fwalk_reent>:
 801b7c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b7c4:	4606      	mov	r6, r0
 801b7c6:	4688      	mov	r8, r1
 801b7c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801b7cc:	2700      	movs	r7, #0
 801b7ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b7d2:	f1b9 0901 	subs.w	r9, r9, #1
 801b7d6:	d505      	bpl.n	801b7e4 <_fwalk_reent+0x24>
 801b7d8:	6824      	ldr	r4, [r4, #0]
 801b7da:	2c00      	cmp	r4, #0
 801b7dc:	d1f7      	bne.n	801b7ce <_fwalk_reent+0xe>
 801b7de:	4638      	mov	r0, r7
 801b7e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b7e4:	89ab      	ldrh	r3, [r5, #12]
 801b7e6:	2b01      	cmp	r3, #1
 801b7e8:	d907      	bls.n	801b7fa <_fwalk_reent+0x3a>
 801b7ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b7ee:	3301      	adds	r3, #1
 801b7f0:	d003      	beq.n	801b7fa <_fwalk_reent+0x3a>
 801b7f2:	4629      	mov	r1, r5
 801b7f4:	4630      	mov	r0, r6
 801b7f6:	47c0      	blx	r8
 801b7f8:	4307      	orrs	r7, r0
 801b7fa:	3568      	adds	r5, #104	; 0x68
 801b7fc:	e7e9      	b.n	801b7d2 <_fwalk_reent+0x12>
	...

0801b800 <__libc_init_array>:
 801b800:	b570      	push	{r4, r5, r6, lr}
 801b802:	4d0d      	ldr	r5, [pc, #52]	; (801b838 <__libc_init_array+0x38>)
 801b804:	4c0d      	ldr	r4, [pc, #52]	; (801b83c <__libc_init_array+0x3c>)
 801b806:	1b64      	subs	r4, r4, r5
 801b808:	10a4      	asrs	r4, r4, #2
 801b80a:	2600      	movs	r6, #0
 801b80c:	42a6      	cmp	r6, r4
 801b80e:	d109      	bne.n	801b824 <__libc_init_array+0x24>
 801b810:	4d0b      	ldr	r5, [pc, #44]	; (801b840 <__libc_init_array+0x40>)
 801b812:	4c0c      	ldr	r4, [pc, #48]	; (801b844 <__libc_init_array+0x44>)
 801b814:	f001 f98c 	bl	801cb30 <_init>
 801b818:	1b64      	subs	r4, r4, r5
 801b81a:	10a4      	asrs	r4, r4, #2
 801b81c:	2600      	movs	r6, #0
 801b81e:	42a6      	cmp	r6, r4
 801b820:	d105      	bne.n	801b82e <__libc_init_array+0x2e>
 801b822:	bd70      	pop	{r4, r5, r6, pc}
 801b824:	f855 3b04 	ldr.w	r3, [r5], #4
 801b828:	4798      	blx	r3
 801b82a:	3601      	adds	r6, #1
 801b82c:	e7ee      	b.n	801b80c <__libc_init_array+0xc>
 801b82e:	f855 3b04 	ldr.w	r3, [r5], #4
 801b832:	4798      	blx	r3
 801b834:	3601      	adds	r6, #1
 801b836:	e7f2      	b.n	801b81e <__libc_init_array+0x1e>
 801b838:	08020408 	.word	0x08020408
 801b83c:	08020408 	.word	0x08020408
 801b840:	08020408 	.word	0x08020408
 801b844:	0802040c 	.word	0x0802040c

0801b848 <malloc>:
 801b848:	4b02      	ldr	r3, [pc, #8]	; (801b854 <malloc+0xc>)
 801b84a:	4601      	mov	r1, r0
 801b84c:	6818      	ldr	r0, [r3, #0]
 801b84e:	f000 b891 	b.w	801b974 <_malloc_r>
 801b852:	bf00      	nop
 801b854:	200000b0 	.word	0x200000b0

0801b858 <memcmp>:
 801b858:	b530      	push	{r4, r5, lr}
 801b85a:	3901      	subs	r1, #1
 801b85c:	2400      	movs	r4, #0
 801b85e:	42a2      	cmp	r2, r4
 801b860:	d101      	bne.n	801b866 <memcmp+0xe>
 801b862:	2000      	movs	r0, #0
 801b864:	e005      	b.n	801b872 <memcmp+0x1a>
 801b866:	5d03      	ldrb	r3, [r0, r4]
 801b868:	3401      	adds	r4, #1
 801b86a:	5d0d      	ldrb	r5, [r1, r4]
 801b86c:	42ab      	cmp	r3, r5
 801b86e:	d0f6      	beq.n	801b85e <memcmp+0x6>
 801b870:	1b58      	subs	r0, r3, r5
 801b872:	bd30      	pop	{r4, r5, pc}

0801b874 <memcpy>:
 801b874:	440a      	add	r2, r1
 801b876:	4291      	cmp	r1, r2
 801b878:	f100 33ff 	add.w	r3, r0, #4294967295
 801b87c:	d100      	bne.n	801b880 <memcpy+0xc>
 801b87e:	4770      	bx	lr
 801b880:	b510      	push	{r4, lr}
 801b882:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b886:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b88a:	4291      	cmp	r1, r2
 801b88c:	d1f9      	bne.n	801b882 <memcpy+0xe>
 801b88e:	bd10      	pop	{r4, pc}

0801b890 <memmove>:
 801b890:	4288      	cmp	r0, r1
 801b892:	b510      	push	{r4, lr}
 801b894:	eb01 0402 	add.w	r4, r1, r2
 801b898:	d902      	bls.n	801b8a0 <memmove+0x10>
 801b89a:	4284      	cmp	r4, r0
 801b89c:	4623      	mov	r3, r4
 801b89e:	d807      	bhi.n	801b8b0 <memmove+0x20>
 801b8a0:	1e43      	subs	r3, r0, #1
 801b8a2:	42a1      	cmp	r1, r4
 801b8a4:	d008      	beq.n	801b8b8 <memmove+0x28>
 801b8a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b8aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b8ae:	e7f8      	b.n	801b8a2 <memmove+0x12>
 801b8b0:	4402      	add	r2, r0
 801b8b2:	4601      	mov	r1, r0
 801b8b4:	428a      	cmp	r2, r1
 801b8b6:	d100      	bne.n	801b8ba <memmove+0x2a>
 801b8b8:	bd10      	pop	{r4, pc}
 801b8ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b8be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b8c2:	e7f7      	b.n	801b8b4 <memmove+0x24>

0801b8c4 <memset>:
 801b8c4:	4402      	add	r2, r0
 801b8c6:	4603      	mov	r3, r0
 801b8c8:	4293      	cmp	r3, r2
 801b8ca:	d100      	bne.n	801b8ce <memset+0xa>
 801b8cc:	4770      	bx	lr
 801b8ce:	f803 1b01 	strb.w	r1, [r3], #1
 801b8d2:	e7f9      	b.n	801b8c8 <memset+0x4>

0801b8d4 <_free_r>:
 801b8d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b8d6:	2900      	cmp	r1, #0
 801b8d8:	d048      	beq.n	801b96c <_free_r+0x98>
 801b8da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b8de:	9001      	str	r0, [sp, #4]
 801b8e0:	2b00      	cmp	r3, #0
 801b8e2:	f1a1 0404 	sub.w	r4, r1, #4
 801b8e6:	bfb8      	it	lt
 801b8e8:	18e4      	addlt	r4, r4, r3
 801b8ea:	f000 faf9 	bl	801bee0 <__malloc_lock>
 801b8ee:	4a20      	ldr	r2, [pc, #128]	; (801b970 <_free_r+0x9c>)
 801b8f0:	9801      	ldr	r0, [sp, #4]
 801b8f2:	6813      	ldr	r3, [r2, #0]
 801b8f4:	4615      	mov	r5, r2
 801b8f6:	b933      	cbnz	r3, 801b906 <_free_r+0x32>
 801b8f8:	6063      	str	r3, [r4, #4]
 801b8fa:	6014      	str	r4, [r2, #0]
 801b8fc:	b003      	add	sp, #12
 801b8fe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b902:	f000 baf3 	b.w	801beec <__malloc_unlock>
 801b906:	42a3      	cmp	r3, r4
 801b908:	d90b      	bls.n	801b922 <_free_r+0x4e>
 801b90a:	6821      	ldr	r1, [r4, #0]
 801b90c:	1862      	adds	r2, r4, r1
 801b90e:	4293      	cmp	r3, r2
 801b910:	bf04      	itt	eq
 801b912:	681a      	ldreq	r2, [r3, #0]
 801b914:	685b      	ldreq	r3, [r3, #4]
 801b916:	6063      	str	r3, [r4, #4]
 801b918:	bf04      	itt	eq
 801b91a:	1852      	addeq	r2, r2, r1
 801b91c:	6022      	streq	r2, [r4, #0]
 801b91e:	602c      	str	r4, [r5, #0]
 801b920:	e7ec      	b.n	801b8fc <_free_r+0x28>
 801b922:	461a      	mov	r2, r3
 801b924:	685b      	ldr	r3, [r3, #4]
 801b926:	b10b      	cbz	r3, 801b92c <_free_r+0x58>
 801b928:	42a3      	cmp	r3, r4
 801b92a:	d9fa      	bls.n	801b922 <_free_r+0x4e>
 801b92c:	6811      	ldr	r1, [r2, #0]
 801b92e:	1855      	adds	r5, r2, r1
 801b930:	42a5      	cmp	r5, r4
 801b932:	d10b      	bne.n	801b94c <_free_r+0x78>
 801b934:	6824      	ldr	r4, [r4, #0]
 801b936:	4421      	add	r1, r4
 801b938:	1854      	adds	r4, r2, r1
 801b93a:	42a3      	cmp	r3, r4
 801b93c:	6011      	str	r1, [r2, #0]
 801b93e:	d1dd      	bne.n	801b8fc <_free_r+0x28>
 801b940:	681c      	ldr	r4, [r3, #0]
 801b942:	685b      	ldr	r3, [r3, #4]
 801b944:	6053      	str	r3, [r2, #4]
 801b946:	4421      	add	r1, r4
 801b948:	6011      	str	r1, [r2, #0]
 801b94a:	e7d7      	b.n	801b8fc <_free_r+0x28>
 801b94c:	d902      	bls.n	801b954 <_free_r+0x80>
 801b94e:	230c      	movs	r3, #12
 801b950:	6003      	str	r3, [r0, #0]
 801b952:	e7d3      	b.n	801b8fc <_free_r+0x28>
 801b954:	6825      	ldr	r5, [r4, #0]
 801b956:	1961      	adds	r1, r4, r5
 801b958:	428b      	cmp	r3, r1
 801b95a:	bf04      	itt	eq
 801b95c:	6819      	ldreq	r1, [r3, #0]
 801b95e:	685b      	ldreq	r3, [r3, #4]
 801b960:	6063      	str	r3, [r4, #4]
 801b962:	bf04      	itt	eq
 801b964:	1949      	addeq	r1, r1, r5
 801b966:	6021      	streq	r1, [r4, #0]
 801b968:	6054      	str	r4, [r2, #4]
 801b96a:	e7c7      	b.n	801b8fc <_free_r+0x28>
 801b96c:	b003      	add	sp, #12
 801b96e:	bd30      	pop	{r4, r5, pc}
 801b970:	20006ad4 	.word	0x20006ad4

0801b974 <_malloc_r>:
 801b974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b976:	1ccd      	adds	r5, r1, #3
 801b978:	f025 0503 	bic.w	r5, r5, #3
 801b97c:	3508      	adds	r5, #8
 801b97e:	2d0c      	cmp	r5, #12
 801b980:	bf38      	it	cc
 801b982:	250c      	movcc	r5, #12
 801b984:	2d00      	cmp	r5, #0
 801b986:	4606      	mov	r6, r0
 801b988:	db01      	blt.n	801b98e <_malloc_r+0x1a>
 801b98a:	42a9      	cmp	r1, r5
 801b98c:	d903      	bls.n	801b996 <_malloc_r+0x22>
 801b98e:	230c      	movs	r3, #12
 801b990:	6033      	str	r3, [r6, #0]
 801b992:	2000      	movs	r0, #0
 801b994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b996:	f000 faa3 	bl	801bee0 <__malloc_lock>
 801b99a:	4921      	ldr	r1, [pc, #132]	; (801ba20 <_malloc_r+0xac>)
 801b99c:	680a      	ldr	r2, [r1, #0]
 801b99e:	4614      	mov	r4, r2
 801b9a0:	b99c      	cbnz	r4, 801b9ca <_malloc_r+0x56>
 801b9a2:	4f20      	ldr	r7, [pc, #128]	; (801ba24 <_malloc_r+0xb0>)
 801b9a4:	683b      	ldr	r3, [r7, #0]
 801b9a6:	b923      	cbnz	r3, 801b9b2 <_malloc_r+0x3e>
 801b9a8:	4621      	mov	r1, r4
 801b9aa:	4630      	mov	r0, r6
 801b9ac:	f000 f8fe 	bl	801bbac <_sbrk_r>
 801b9b0:	6038      	str	r0, [r7, #0]
 801b9b2:	4629      	mov	r1, r5
 801b9b4:	4630      	mov	r0, r6
 801b9b6:	f000 f8f9 	bl	801bbac <_sbrk_r>
 801b9ba:	1c43      	adds	r3, r0, #1
 801b9bc:	d123      	bne.n	801ba06 <_malloc_r+0x92>
 801b9be:	230c      	movs	r3, #12
 801b9c0:	6033      	str	r3, [r6, #0]
 801b9c2:	4630      	mov	r0, r6
 801b9c4:	f000 fa92 	bl	801beec <__malloc_unlock>
 801b9c8:	e7e3      	b.n	801b992 <_malloc_r+0x1e>
 801b9ca:	6823      	ldr	r3, [r4, #0]
 801b9cc:	1b5b      	subs	r3, r3, r5
 801b9ce:	d417      	bmi.n	801ba00 <_malloc_r+0x8c>
 801b9d0:	2b0b      	cmp	r3, #11
 801b9d2:	d903      	bls.n	801b9dc <_malloc_r+0x68>
 801b9d4:	6023      	str	r3, [r4, #0]
 801b9d6:	441c      	add	r4, r3
 801b9d8:	6025      	str	r5, [r4, #0]
 801b9da:	e004      	b.n	801b9e6 <_malloc_r+0x72>
 801b9dc:	6863      	ldr	r3, [r4, #4]
 801b9de:	42a2      	cmp	r2, r4
 801b9e0:	bf0c      	ite	eq
 801b9e2:	600b      	streq	r3, [r1, #0]
 801b9e4:	6053      	strne	r3, [r2, #4]
 801b9e6:	4630      	mov	r0, r6
 801b9e8:	f000 fa80 	bl	801beec <__malloc_unlock>
 801b9ec:	f104 000b 	add.w	r0, r4, #11
 801b9f0:	1d23      	adds	r3, r4, #4
 801b9f2:	f020 0007 	bic.w	r0, r0, #7
 801b9f6:	1ac2      	subs	r2, r0, r3
 801b9f8:	d0cc      	beq.n	801b994 <_malloc_r+0x20>
 801b9fa:	1a1b      	subs	r3, r3, r0
 801b9fc:	50a3      	str	r3, [r4, r2]
 801b9fe:	e7c9      	b.n	801b994 <_malloc_r+0x20>
 801ba00:	4622      	mov	r2, r4
 801ba02:	6864      	ldr	r4, [r4, #4]
 801ba04:	e7cc      	b.n	801b9a0 <_malloc_r+0x2c>
 801ba06:	1cc4      	adds	r4, r0, #3
 801ba08:	f024 0403 	bic.w	r4, r4, #3
 801ba0c:	42a0      	cmp	r0, r4
 801ba0e:	d0e3      	beq.n	801b9d8 <_malloc_r+0x64>
 801ba10:	1a21      	subs	r1, r4, r0
 801ba12:	4630      	mov	r0, r6
 801ba14:	f000 f8ca 	bl	801bbac <_sbrk_r>
 801ba18:	3001      	adds	r0, #1
 801ba1a:	d1dd      	bne.n	801b9d8 <_malloc_r+0x64>
 801ba1c:	e7cf      	b.n	801b9be <_malloc_r+0x4a>
 801ba1e:	bf00      	nop
 801ba20:	20006ad4 	.word	0x20006ad4
 801ba24:	20006ad8 	.word	0x20006ad8

0801ba28 <iprintf>:
 801ba28:	b40f      	push	{r0, r1, r2, r3}
 801ba2a:	4b0a      	ldr	r3, [pc, #40]	; (801ba54 <iprintf+0x2c>)
 801ba2c:	b513      	push	{r0, r1, r4, lr}
 801ba2e:	681c      	ldr	r4, [r3, #0]
 801ba30:	b124      	cbz	r4, 801ba3c <iprintf+0x14>
 801ba32:	69a3      	ldr	r3, [r4, #24]
 801ba34:	b913      	cbnz	r3, 801ba3c <iprintf+0x14>
 801ba36:	4620      	mov	r0, r4
 801ba38:	f7ff fe44 	bl	801b6c4 <__sinit>
 801ba3c:	ab05      	add	r3, sp, #20
 801ba3e:	9a04      	ldr	r2, [sp, #16]
 801ba40:	68a1      	ldr	r1, [r4, #8]
 801ba42:	9301      	str	r3, [sp, #4]
 801ba44:	4620      	mov	r0, r4
 801ba46:	f000 fbdd 	bl	801c204 <_vfiprintf_r>
 801ba4a:	b002      	add	sp, #8
 801ba4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ba50:	b004      	add	sp, #16
 801ba52:	4770      	bx	lr
 801ba54:	200000b0 	.word	0x200000b0

0801ba58 <rand>:
 801ba58:	4b17      	ldr	r3, [pc, #92]	; (801bab8 <rand+0x60>)
 801ba5a:	b510      	push	{r4, lr}
 801ba5c:	681c      	ldr	r4, [r3, #0]
 801ba5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801ba60:	b9b3      	cbnz	r3, 801ba90 <rand+0x38>
 801ba62:	2018      	movs	r0, #24
 801ba64:	f7ff fef0 	bl	801b848 <malloc>
 801ba68:	63a0      	str	r0, [r4, #56]	; 0x38
 801ba6a:	b928      	cbnz	r0, 801ba78 <rand+0x20>
 801ba6c:	4602      	mov	r2, r0
 801ba6e:	4b13      	ldr	r3, [pc, #76]	; (801babc <rand+0x64>)
 801ba70:	4813      	ldr	r0, [pc, #76]	; (801bac0 <rand+0x68>)
 801ba72:	214e      	movs	r1, #78	; 0x4e
 801ba74:	f000 f920 	bl	801bcb8 <__assert_func>
 801ba78:	4a12      	ldr	r2, [pc, #72]	; (801bac4 <rand+0x6c>)
 801ba7a:	4b13      	ldr	r3, [pc, #76]	; (801bac8 <rand+0x70>)
 801ba7c:	e9c0 2300 	strd	r2, r3, [r0]
 801ba80:	4b12      	ldr	r3, [pc, #72]	; (801bacc <rand+0x74>)
 801ba82:	6083      	str	r3, [r0, #8]
 801ba84:	230b      	movs	r3, #11
 801ba86:	8183      	strh	r3, [r0, #12]
 801ba88:	2201      	movs	r2, #1
 801ba8a:	2300      	movs	r3, #0
 801ba8c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801ba90:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801ba92:	480f      	ldr	r0, [pc, #60]	; (801bad0 <rand+0x78>)
 801ba94:	690a      	ldr	r2, [r1, #16]
 801ba96:	694b      	ldr	r3, [r1, #20]
 801ba98:	4c0e      	ldr	r4, [pc, #56]	; (801bad4 <rand+0x7c>)
 801ba9a:	4350      	muls	r0, r2
 801ba9c:	fb04 0003 	mla	r0, r4, r3, r0
 801baa0:	fba2 3404 	umull	r3, r4, r2, r4
 801baa4:	1c5a      	adds	r2, r3, #1
 801baa6:	4404      	add	r4, r0
 801baa8:	f144 0000 	adc.w	r0, r4, #0
 801baac:	e9c1 2004 	strd	r2, r0, [r1, #16]
 801bab0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801bab4:	bd10      	pop	{r4, pc}
 801bab6:	bf00      	nop
 801bab8:	200000b0 	.word	0x200000b0
 801babc:	08020318 	.word	0x08020318
 801bac0:	0802032f 	.word	0x0802032f
 801bac4:	abcd330e 	.word	0xabcd330e
 801bac8:	e66d1234 	.word	0xe66d1234
 801bacc:	0005deec 	.word	0x0005deec
 801bad0:	5851f42d 	.word	0x5851f42d
 801bad4:	4c957f2d 	.word	0x4c957f2d

0801bad8 <cleanup_glue>:
 801bad8:	b538      	push	{r3, r4, r5, lr}
 801bada:	460c      	mov	r4, r1
 801badc:	6809      	ldr	r1, [r1, #0]
 801bade:	4605      	mov	r5, r0
 801bae0:	b109      	cbz	r1, 801bae6 <cleanup_glue+0xe>
 801bae2:	f7ff fff9 	bl	801bad8 <cleanup_glue>
 801bae6:	4621      	mov	r1, r4
 801bae8:	4628      	mov	r0, r5
 801baea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801baee:	f7ff bef1 	b.w	801b8d4 <_free_r>
	...

0801baf4 <_reclaim_reent>:
 801baf4:	4b2c      	ldr	r3, [pc, #176]	; (801bba8 <_reclaim_reent+0xb4>)
 801baf6:	681b      	ldr	r3, [r3, #0]
 801baf8:	4283      	cmp	r3, r0
 801bafa:	b570      	push	{r4, r5, r6, lr}
 801bafc:	4604      	mov	r4, r0
 801bafe:	d051      	beq.n	801bba4 <_reclaim_reent+0xb0>
 801bb00:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801bb02:	b143      	cbz	r3, 801bb16 <_reclaim_reent+0x22>
 801bb04:	68db      	ldr	r3, [r3, #12]
 801bb06:	2b00      	cmp	r3, #0
 801bb08:	d14a      	bne.n	801bba0 <_reclaim_reent+0xac>
 801bb0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bb0c:	6819      	ldr	r1, [r3, #0]
 801bb0e:	b111      	cbz	r1, 801bb16 <_reclaim_reent+0x22>
 801bb10:	4620      	mov	r0, r4
 801bb12:	f7ff fedf 	bl	801b8d4 <_free_r>
 801bb16:	6961      	ldr	r1, [r4, #20]
 801bb18:	b111      	cbz	r1, 801bb20 <_reclaim_reent+0x2c>
 801bb1a:	4620      	mov	r0, r4
 801bb1c:	f7ff feda 	bl	801b8d4 <_free_r>
 801bb20:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801bb22:	b111      	cbz	r1, 801bb2a <_reclaim_reent+0x36>
 801bb24:	4620      	mov	r0, r4
 801bb26:	f7ff fed5 	bl	801b8d4 <_free_r>
 801bb2a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801bb2c:	b111      	cbz	r1, 801bb34 <_reclaim_reent+0x40>
 801bb2e:	4620      	mov	r0, r4
 801bb30:	f7ff fed0 	bl	801b8d4 <_free_r>
 801bb34:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801bb36:	b111      	cbz	r1, 801bb3e <_reclaim_reent+0x4a>
 801bb38:	4620      	mov	r0, r4
 801bb3a:	f7ff fecb 	bl	801b8d4 <_free_r>
 801bb3e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801bb40:	b111      	cbz	r1, 801bb48 <_reclaim_reent+0x54>
 801bb42:	4620      	mov	r0, r4
 801bb44:	f7ff fec6 	bl	801b8d4 <_free_r>
 801bb48:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801bb4a:	b111      	cbz	r1, 801bb52 <_reclaim_reent+0x5e>
 801bb4c:	4620      	mov	r0, r4
 801bb4e:	f7ff fec1 	bl	801b8d4 <_free_r>
 801bb52:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801bb54:	b111      	cbz	r1, 801bb5c <_reclaim_reent+0x68>
 801bb56:	4620      	mov	r0, r4
 801bb58:	f7ff febc 	bl	801b8d4 <_free_r>
 801bb5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bb5e:	b111      	cbz	r1, 801bb66 <_reclaim_reent+0x72>
 801bb60:	4620      	mov	r0, r4
 801bb62:	f7ff feb7 	bl	801b8d4 <_free_r>
 801bb66:	69a3      	ldr	r3, [r4, #24]
 801bb68:	b1e3      	cbz	r3, 801bba4 <_reclaim_reent+0xb0>
 801bb6a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801bb6c:	4620      	mov	r0, r4
 801bb6e:	4798      	blx	r3
 801bb70:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801bb72:	b1b9      	cbz	r1, 801bba4 <_reclaim_reent+0xb0>
 801bb74:	4620      	mov	r0, r4
 801bb76:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801bb7a:	f7ff bfad 	b.w	801bad8 <cleanup_glue>
 801bb7e:	5949      	ldr	r1, [r1, r5]
 801bb80:	b941      	cbnz	r1, 801bb94 <_reclaim_reent+0xa0>
 801bb82:	3504      	adds	r5, #4
 801bb84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bb86:	2d80      	cmp	r5, #128	; 0x80
 801bb88:	68d9      	ldr	r1, [r3, #12]
 801bb8a:	d1f8      	bne.n	801bb7e <_reclaim_reent+0x8a>
 801bb8c:	4620      	mov	r0, r4
 801bb8e:	f7ff fea1 	bl	801b8d4 <_free_r>
 801bb92:	e7ba      	b.n	801bb0a <_reclaim_reent+0x16>
 801bb94:	680e      	ldr	r6, [r1, #0]
 801bb96:	4620      	mov	r0, r4
 801bb98:	f7ff fe9c 	bl	801b8d4 <_free_r>
 801bb9c:	4631      	mov	r1, r6
 801bb9e:	e7ef      	b.n	801bb80 <_reclaim_reent+0x8c>
 801bba0:	2500      	movs	r5, #0
 801bba2:	e7ef      	b.n	801bb84 <_reclaim_reent+0x90>
 801bba4:	bd70      	pop	{r4, r5, r6, pc}
 801bba6:	bf00      	nop
 801bba8:	200000b0 	.word	0x200000b0

0801bbac <_sbrk_r>:
 801bbac:	b538      	push	{r3, r4, r5, lr}
 801bbae:	4d06      	ldr	r5, [pc, #24]	; (801bbc8 <_sbrk_r+0x1c>)
 801bbb0:	2300      	movs	r3, #0
 801bbb2:	4604      	mov	r4, r0
 801bbb4:	4608      	mov	r0, r1
 801bbb6:	602b      	str	r3, [r5, #0]
 801bbb8:	f7e7 fc70 	bl	800349c <_sbrk>
 801bbbc:	1c43      	adds	r3, r0, #1
 801bbbe:	d102      	bne.n	801bbc6 <_sbrk_r+0x1a>
 801bbc0:	682b      	ldr	r3, [r5, #0]
 801bbc2:	b103      	cbz	r3, 801bbc6 <_sbrk_r+0x1a>
 801bbc4:	6023      	str	r3, [r4, #0]
 801bbc6:	bd38      	pop	{r3, r4, r5, pc}
 801bbc8:	2000dd34 	.word	0x2000dd34

0801bbcc <siprintf>:
 801bbcc:	b40e      	push	{r1, r2, r3}
 801bbce:	b500      	push	{lr}
 801bbd0:	b09c      	sub	sp, #112	; 0x70
 801bbd2:	ab1d      	add	r3, sp, #116	; 0x74
 801bbd4:	9002      	str	r0, [sp, #8]
 801bbd6:	9006      	str	r0, [sp, #24]
 801bbd8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801bbdc:	4809      	ldr	r0, [pc, #36]	; (801bc04 <siprintf+0x38>)
 801bbde:	9107      	str	r1, [sp, #28]
 801bbe0:	9104      	str	r1, [sp, #16]
 801bbe2:	4909      	ldr	r1, [pc, #36]	; (801bc08 <siprintf+0x3c>)
 801bbe4:	f853 2b04 	ldr.w	r2, [r3], #4
 801bbe8:	9105      	str	r1, [sp, #20]
 801bbea:	6800      	ldr	r0, [r0, #0]
 801bbec:	9301      	str	r3, [sp, #4]
 801bbee:	a902      	add	r1, sp, #8
 801bbf0:	f000 f9de 	bl	801bfb0 <_svfiprintf_r>
 801bbf4:	9b02      	ldr	r3, [sp, #8]
 801bbf6:	2200      	movs	r2, #0
 801bbf8:	701a      	strb	r2, [r3, #0]
 801bbfa:	b01c      	add	sp, #112	; 0x70
 801bbfc:	f85d eb04 	ldr.w	lr, [sp], #4
 801bc00:	b003      	add	sp, #12
 801bc02:	4770      	bx	lr
 801bc04:	200000b0 	.word	0x200000b0
 801bc08:	ffff0208 	.word	0xffff0208

0801bc0c <__sread>:
 801bc0c:	b510      	push	{r4, lr}
 801bc0e:	460c      	mov	r4, r1
 801bc10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bc14:	f000 fdba 	bl	801c78c <_read_r>
 801bc18:	2800      	cmp	r0, #0
 801bc1a:	bfab      	itete	ge
 801bc1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801bc1e:	89a3      	ldrhlt	r3, [r4, #12]
 801bc20:	181b      	addge	r3, r3, r0
 801bc22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801bc26:	bfac      	ite	ge
 801bc28:	6563      	strge	r3, [r4, #84]	; 0x54
 801bc2a:	81a3      	strhlt	r3, [r4, #12]
 801bc2c:	bd10      	pop	{r4, pc}

0801bc2e <__swrite>:
 801bc2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bc32:	461f      	mov	r7, r3
 801bc34:	898b      	ldrh	r3, [r1, #12]
 801bc36:	05db      	lsls	r3, r3, #23
 801bc38:	4605      	mov	r5, r0
 801bc3a:	460c      	mov	r4, r1
 801bc3c:	4616      	mov	r6, r2
 801bc3e:	d505      	bpl.n	801bc4c <__swrite+0x1e>
 801bc40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bc44:	2302      	movs	r3, #2
 801bc46:	2200      	movs	r2, #0
 801bc48:	f000 f938 	bl	801bebc <_lseek_r>
 801bc4c:	89a3      	ldrh	r3, [r4, #12]
 801bc4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bc52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801bc56:	81a3      	strh	r3, [r4, #12]
 801bc58:	4632      	mov	r2, r6
 801bc5a:	463b      	mov	r3, r7
 801bc5c:	4628      	mov	r0, r5
 801bc5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801bc62:	f000 b817 	b.w	801bc94 <_write_r>

0801bc66 <__sseek>:
 801bc66:	b510      	push	{r4, lr}
 801bc68:	460c      	mov	r4, r1
 801bc6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bc6e:	f000 f925 	bl	801bebc <_lseek_r>
 801bc72:	1c43      	adds	r3, r0, #1
 801bc74:	89a3      	ldrh	r3, [r4, #12]
 801bc76:	bf15      	itete	ne
 801bc78:	6560      	strne	r0, [r4, #84]	; 0x54
 801bc7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801bc7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801bc82:	81a3      	strheq	r3, [r4, #12]
 801bc84:	bf18      	it	ne
 801bc86:	81a3      	strhne	r3, [r4, #12]
 801bc88:	bd10      	pop	{r4, pc}

0801bc8a <__sclose>:
 801bc8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bc8e:	f000 b831 	b.w	801bcf4 <_close_r>
	...

0801bc94 <_write_r>:
 801bc94:	b538      	push	{r3, r4, r5, lr}
 801bc96:	4d07      	ldr	r5, [pc, #28]	; (801bcb4 <_write_r+0x20>)
 801bc98:	4604      	mov	r4, r0
 801bc9a:	4608      	mov	r0, r1
 801bc9c:	4611      	mov	r1, r2
 801bc9e:	2200      	movs	r2, #0
 801bca0:	602a      	str	r2, [r5, #0]
 801bca2:	461a      	mov	r2, r3
 801bca4:	f7e7 fba9 	bl	80033fa <_write>
 801bca8:	1c43      	adds	r3, r0, #1
 801bcaa:	d102      	bne.n	801bcb2 <_write_r+0x1e>
 801bcac:	682b      	ldr	r3, [r5, #0]
 801bcae:	b103      	cbz	r3, 801bcb2 <_write_r+0x1e>
 801bcb0:	6023      	str	r3, [r4, #0]
 801bcb2:	bd38      	pop	{r3, r4, r5, pc}
 801bcb4:	2000dd34 	.word	0x2000dd34

0801bcb8 <__assert_func>:
 801bcb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801bcba:	4614      	mov	r4, r2
 801bcbc:	461a      	mov	r2, r3
 801bcbe:	4b09      	ldr	r3, [pc, #36]	; (801bce4 <__assert_func+0x2c>)
 801bcc0:	681b      	ldr	r3, [r3, #0]
 801bcc2:	4605      	mov	r5, r0
 801bcc4:	68d8      	ldr	r0, [r3, #12]
 801bcc6:	b14c      	cbz	r4, 801bcdc <__assert_func+0x24>
 801bcc8:	4b07      	ldr	r3, [pc, #28]	; (801bce8 <__assert_func+0x30>)
 801bcca:	9100      	str	r1, [sp, #0]
 801bccc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801bcd0:	4906      	ldr	r1, [pc, #24]	; (801bcec <__assert_func+0x34>)
 801bcd2:	462b      	mov	r3, r5
 801bcd4:	f000 f8e0 	bl	801be98 <fiprintf>
 801bcd8:	f000 fe2a 	bl	801c930 <abort>
 801bcdc:	4b04      	ldr	r3, [pc, #16]	; (801bcf0 <__assert_func+0x38>)
 801bcde:	461c      	mov	r4, r3
 801bce0:	e7f3      	b.n	801bcca <__assert_func+0x12>
 801bce2:	bf00      	nop
 801bce4:	200000b0 	.word	0x200000b0
 801bce8:	0802038e 	.word	0x0802038e
 801bcec:	0802039b 	.word	0x0802039b
 801bcf0:	080203c9 	.word	0x080203c9

0801bcf4 <_close_r>:
 801bcf4:	b538      	push	{r3, r4, r5, lr}
 801bcf6:	4d06      	ldr	r5, [pc, #24]	; (801bd10 <_close_r+0x1c>)
 801bcf8:	2300      	movs	r3, #0
 801bcfa:	4604      	mov	r4, r0
 801bcfc:	4608      	mov	r0, r1
 801bcfe:	602b      	str	r3, [r5, #0]
 801bd00:	f7e7 fb97 	bl	8003432 <_close>
 801bd04:	1c43      	adds	r3, r0, #1
 801bd06:	d102      	bne.n	801bd0e <_close_r+0x1a>
 801bd08:	682b      	ldr	r3, [r5, #0]
 801bd0a:	b103      	cbz	r3, 801bd0e <_close_r+0x1a>
 801bd0c:	6023      	str	r3, [r4, #0]
 801bd0e:	bd38      	pop	{r3, r4, r5, pc}
 801bd10:	2000dd34 	.word	0x2000dd34

0801bd14 <__sflush_r>:
 801bd14:	898a      	ldrh	r2, [r1, #12]
 801bd16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bd1a:	4605      	mov	r5, r0
 801bd1c:	0710      	lsls	r0, r2, #28
 801bd1e:	460c      	mov	r4, r1
 801bd20:	d458      	bmi.n	801bdd4 <__sflush_r+0xc0>
 801bd22:	684b      	ldr	r3, [r1, #4]
 801bd24:	2b00      	cmp	r3, #0
 801bd26:	dc05      	bgt.n	801bd34 <__sflush_r+0x20>
 801bd28:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801bd2a:	2b00      	cmp	r3, #0
 801bd2c:	dc02      	bgt.n	801bd34 <__sflush_r+0x20>
 801bd2e:	2000      	movs	r0, #0
 801bd30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bd34:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bd36:	2e00      	cmp	r6, #0
 801bd38:	d0f9      	beq.n	801bd2e <__sflush_r+0x1a>
 801bd3a:	2300      	movs	r3, #0
 801bd3c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801bd40:	682f      	ldr	r7, [r5, #0]
 801bd42:	602b      	str	r3, [r5, #0]
 801bd44:	d032      	beq.n	801bdac <__sflush_r+0x98>
 801bd46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801bd48:	89a3      	ldrh	r3, [r4, #12]
 801bd4a:	075a      	lsls	r2, r3, #29
 801bd4c:	d505      	bpl.n	801bd5a <__sflush_r+0x46>
 801bd4e:	6863      	ldr	r3, [r4, #4]
 801bd50:	1ac0      	subs	r0, r0, r3
 801bd52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801bd54:	b10b      	cbz	r3, 801bd5a <__sflush_r+0x46>
 801bd56:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801bd58:	1ac0      	subs	r0, r0, r3
 801bd5a:	2300      	movs	r3, #0
 801bd5c:	4602      	mov	r2, r0
 801bd5e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801bd60:	6a21      	ldr	r1, [r4, #32]
 801bd62:	4628      	mov	r0, r5
 801bd64:	47b0      	blx	r6
 801bd66:	1c43      	adds	r3, r0, #1
 801bd68:	89a3      	ldrh	r3, [r4, #12]
 801bd6a:	d106      	bne.n	801bd7a <__sflush_r+0x66>
 801bd6c:	6829      	ldr	r1, [r5, #0]
 801bd6e:	291d      	cmp	r1, #29
 801bd70:	d82c      	bhi.n	801bdcc <__sflush_r+0xb8>
 801bd72:	4a2a      	ldr	r2, [pc, #168]	; (801be1c <__sflush_r+0x108>)
 801bd74:	40ca      	lsrs	r2, r1
 801bd76:	07d6      	lsls	r6, r2, #31
 801bd78:	d528      	bpl.n	801bdcc <__sflush_r+0xb8>
 801bd7a:	2200      	movs	r2, #0
 801bd7c:	6062      	str	r2, [r4, #4]
 801bd7e:	04d9      	lsls	r1, r3, #19
 801bd80:	6922      	ldr	r2, [r4, #16]
 801bd82:	6022      	str	r2, [r4, #0]
 801bd84:	d504      	bpl.n	801bd90 <__sflush_r+0x7c>
 801bd86:	1c42      	adds	r2, r0, #1
 801bd88:	d101      	bne.n	801bd8e <__sflush_r+0x7a>
 801bd8a:	682b      	ldr	r3, [r5, #0]
 801bd8c:	b903      	cbnz	r3, 801bd90 <__sflush_r+0x7c>
 801bd8e:	6560      	str	r0, [r4, #84]	; 0x54
 801bd90:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801bd92:	602f      	str	r7, [r5, #0]
 801bd94:	2900      	cmp	r1, #0
 801bd96:	d0ca      	beq.n	801bd2e <__sflush_r+0x1a>
 801bd98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801bd9c:	4299      	cmp	r1, r3
 801bd9e:	d002      	beq.n	801bda6 <__sflush_r+0x92>
 801bda0:	4628      	mov	r0, r5
 801bda2:	f7ff fd97 	bl	801b8d4 <_free_r>
 801bda6:	2000      	movs	r0, #0
 801bda8:	6360      	str	r0, [r4, #52]	; 0x34
 801bdaa:	e7c1      	b.n	801bd30 <__sflush_r+0x1c>
 801bdac:	6a21      	ldr	r1, [r4, #32]
 801bdae:	2301      	movs	r3, #1
 801bdb0:	4628      	mov	r0, r5
 801bdb2:	47b0      	blx	r6
 801bdb4:	1c41      	adds	r1, r0, #1
 801bdb6:	d1c7      	bne.n	801bd48 <__sflush_r+0x34>
 801bdb8:	682b      	ldr	r3, [r5, #0]
 801bdba:	2b00      	cmp	r3, #0
 801bdbc:	d0c4      	beq.n	801bd48 <__sflush_r+0x34>
 801bdbe:	2b1d      	cmp	r3, #29
 801bdc0:	d001      	beq.n	801bdc6 <__sflush_r+0xb2>
 801bdc2:	2b16      	cmp	r3, #22
 801bdc4:	d101      	bne.n	801bdca <__sflush_r+0xb6>
 801bdc6:	602f      	str	r7, [r5, #0]
 801bdc8:	e7b1      	b.n	801bd2e <__sflush_r+0x1a>
 801bdca:	89a3      	ldrh	r3, [r4, #12]
 801bdcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bdd0:	81a3      	strh	r3, [r4, #12]
 801bdd2:	e7ad      	b.n	801bd30 <__sflush_r+0x1c>
 801bdd4:	690f      	ldr	r7, [r1, #16]
 801bdd6:	2f00      	cmp	r7, #0
 801bdd8:	d0a9      	beq.n	801bd2e <__sflush_r+0x1a>
 801bdda:	0793      	lsls	r3, r2, #30
 801bddc:	680e      	ldr	r6, [r1, #0]
 801bdde:	bf08      	it	eq
 801bde0:	694b      	ldreq	r3, [r1, #20]
 801bde2:	600f      	str	r7, [r1, #0]
 801bde4:	bf18      	it	ne
 801bde6:	2300      	movne	r3, #0
 801bde8:	eba6 0807 	sub.w	r8, r6, r7
 801bdec:	608b      	str	r3, [r1, #8]
 801bdee:	f1b8 0f00 	cmp.w	r8, #0
 801bdf2:	dd9c      	ble.n	801bd2e <__sflush_r+0x1a>
 801bdf4:	6a21      	ldr	r1, [r4, #32]
 801bdf6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801bdf8:	4643      	mov	r3, r8
 801bdfa:	463a      	mov	r2, r7
 801bdfc:	4628      	mov	r0, r5
 801bdfe:	47b0      	blx	r6
 801be00:	2800      	cmp	r0, #0
 801be02:	dc06      	bgt.n	801be12 <__sflush_r+0xfe>
 801be04:	89a3      	ldrh	r3, [r4, #12]
 801be06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801be0a:	81a3      	strh	r3, [r4, #12]
 801be0c:	f04f 30ff 	mov.w	r0, #4294967295
 801be10:	e78e      	b.n	801bd30 <__sflush_r+0x1c>
 801be12:	4407      	add	r7, r0
 801be14:	eba8 0800 	sub.w	r8, r8, r0
 801be18:	e7e9      	b.n	801bdee <__sflush_r+0xda>
 801be1a:	bf00      	nop
 801be1c:	20400001 	.word	0x20400001

0801be20 <_fflush_r>:
 801be20:	b538      	push	{r3, r4, r5, lr}
 801be22:	690b      	ldr	r3, [r1, #16]
 801be24:	4605      	mov	r5, r0
 801be26:	460c      	mov	r4, r1
 801be28:	b913      	cbnz	r3, 801be30 <_fflush_r+0x10>
 801be2a:	2500      	movs	r5, #0
 801be2c:	4628      	mov	r0, r5
 801be2e:	bd38      	pop	{r3, r4, r5, pc}
 801be30:	b118      	cbz	r0, 801be3a <_fflush_r+0x1a>
 801be32:	6983      	ldr	r3, [r0, #24]
 801be34:	b90b      	cbnz	r3, 801be3a <_fflush_r+0x1a>
 801be36:	f7ff fc45 	bl	801b6c4 <__sinit>
 801be3a:	4b14      	ldr	r3, [pc, #80]	; (801be8c <_fflush_r+0x6c>)
 801be3c:	429c      	cmp	r4, r3
 801be3e:	d11b      	bne.n	801be78 <_fflush_r+0x58>
 801be40:	686c      	ldr	r4, [r5, #4]
 801be42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be46:	2b00      	cmp	r3, #0
 801be48:	d0ef      	beq.n	801be2a <_fflush_r+0xa>
 801be4a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801be4c:	07d0      	lsls	r0, r2, #31
 801be4e:	d404      	bmi.n	801be5a <_fflush_r+0x3a>
 801be50:	0599      	lsls	r1, r3, #22
 801be52:	d402      	bmi.n	801be5a <_fflush_r+0x3a>
 801be54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801be56:	f7e8 fd93 	bl	8004980 <__retarget_lock_acquire_recursive>
 801be5a:	4628      	mov	r0, r5
 801be5c:	4621      	mov	r1, r4
 801be5e:	f7ff ff59 	bl	801bd14 <__sflush_r>
 801be62:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801be64:	07da      	lsls	r2, r3, #31
 801be66:	4605      	mov	r5, r0
 801be68:	d4e0      	bmi.n	801be2c <_fflush_r+0xc>
 801be6a:	89a3      	ldrh	r3, [r4, #12]
 801be6c:	059b      	lsls	r3, r3, #22
 801be6e:	d4dd      	bmi.n	801be2c <_fflush_r+0xc>
 801be70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801be72:	f7e8 fd99 	bl	80049a8 <__retarget_lock_release_recursive>
 801be76:	e7d9      	b.n	801be2c <_fflush_r+0xc>
 801be78:	4b05      	ldr	r3, [pc, #20]	; (801be90 <_fflush_r+0x70>)
 801be7a:	429c      	cmp	r4, r3
 801be7c:	d101      	bne.n	801be82 <_fflush_r+0x62>
 801be7e:	68ac      	ldr	r4, [r5, #8]
 801be80:	e7df      	b.n	801be42 <_fflush_r+0x22>
 801be82:	4b04      	ldr	r3, [pc, #16]	; (801be94 <_fflush_r+0x74>)
 801be84:	429c      	cmp	r4, r3
 801be86:	bf08      	it	eq
 801be88:	68ec      	ldreq	r4, [r5, #12]
 801be8a:	e7da      	b.n	801be42 <_fflush_r+0x22>
 801be8c:	080202d4 	.word	0x080202d4
 801be90:	080202f4 	.word	0x080202f4
 801be94:	080202b4 	.word	0x080202b4

0801be98 <fiprintf>:
 801be98:	b40e      	push	{r1, r2, r3}
 801be9a:	b503      	push	{r0, r1, lr}
 801be9c:	4601      	mov	r1, r0
 801be9e:	ab03      	add	r3, sp, #12
 801bea0:	4805      	ldr	r0, [pc, #20]	; (801beb8 <fiprintf+0x20>)
 801bea2:	f853 2b04 	ldr.w	r2, [r3], #4
 801bea6:	6800      	ldr	r0, [r0, #0]
 801bea8:	9301      	str	r3, [sp, #4]
 801beaa:	f000 f9ab 	bl	801c204 <_vfiprintf_r>
 801beae:	b002      	add	sp, #8
 801beb0:	f85d eb04 	ldr.w	lr, [sp], #4
 801beb4:	b003      	add	sp, #12
 801beb6:	4770      	bx	lr
 801beb8:	200000b0 	.word	0x200000b0

0801bebc <_lseek_r>:
 801bebc:	b538      	push	{r3, r4, r5, lr}
 801bebe:	4d07      	ldr	r5, [pc, #28]	; (801bedc <_lseek_r+0x20>)
 801bec0:	4604      	mov	r4, r0
 801bec2:	4608      	mov	r0, r1
 801bec4:	4611      	mov	r1, r2
 801bec6:	2200      	movs	r2, #0
 801bec8:	602a      	str	r2, [r5, #0]
 801beca:	461a      	mov	r2, r3
 801becc:	f7e7 fad8 	bl	8003480 <_lseek>
 801bed0:	1c43      	adds	r3, r0, #1
 801bed2:	d102      	bne.n	801beda <_lseek_r+0x1e>
 801bed4:	682b      	ldr	r3, [r5, #0]
 801bed6:	b103      	cbz	r3, 801beda <_lseek_r+0x1e>
 801bed8:	6023      	str	r3, [r4, #0]
 801beda:	bd38      	pop	{r3, r4, r5, pc}
 801bedc:	2000dd34 	.word	0x2000dd34

0801bee0 <__malloc_lock>:
 801bee0:	4801      	ldr	r0, [pc, #4]	; (801bee8 <__malloc_lock+0x8>)
 801bee2:	f7e8 bd4d 	b.w	8004980 <__retarget_lock_acquire_recursive>
 801bee6:	bf00      	nop
 801bee8:	200004cc 	.word	0x200004cc

0801beec <__malloc_unlock>:
 801beec:	4801      	ldr	r0, [pc, #4]	; (801bef4 <__malloc_unlock+0x8>)
 801beee:	f7e8 bd5b 	b.w	80049a8 <__retarget_lock_release_recursive>
 801bef2:	bf00      	nop
 801bef4:	200004cc 	.word	0x200004cc

0801bef8 <__ssputs_r>:
 801bef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801befc:	688e      	ldr	r6, [r1, #8]
 801befe:	429e      	cmp	r6, r3
 801bf00:	4682      	mov	sl, r0
 801bf02:	460c      	mov	r4, r1
 801bf04:	4690      	mov	r8, r2
 801bf06:	461f      	mov	r7, r3
 801bf08:	d838      	bhi.n	801bf7c <__ssputs_r+0x84>
 801bf0a:	898a      	ldrh	r2, [r1, #12]
 801bf0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801bf10:	d032      	beq.n	801bf78 <__ssputs_r+0x80>
 801bf12:	6825      	ldr	r5, [r4, #0]
 801bf14:	6909      	ldr	r1, [r1, #16]
 801bf16:	eba5 0901 	sub.w	r9, r5, r1
 801bf1a:	6965      	ldr	r5, [r4, #20]
 801bf1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801bf20:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801bf24:	3301      	adds	r3, #1
 801bf26:	444b      	add	r3, r9
 801bf28:	106d      	asrs	r5, r5, #1
 801bf2a:	429d      	cmp	r5, r3
 801bf2c:	bf38      	it	cc
 801bf2e:	461d      	movcc	r5, r3
 801bf30:	0553      	lsls	r3, r2, #21
 801bf32:	d531      	bpl.n	801bf98 <__ssputs_r+0xa0>
 801bf34:	4629      	mov	r1, r5
 801bf36:	f7ff fd1d 	bl	801b974 <_malloc_r>
 801bf3a:	4606      	mov	r6, r0
 801bf3c:	b950      	cbnz	r0, 801bf54 <__ssputs_r+0x5c>
 801bf3e:	230c      	movs	r3, #12
 801bf40:	f8ca 3000 	str.w	r3, [sl]
 801bf44:	89a3      	ldrh	r3, [r4, #12]
 801bf46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bf4a:	81a3      	strh	r3, [r4, #12]
 801bf4c:	f04f 30ff 	mov.w	r0, #4294967295
 801bf50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bf54:	6921      	ldr	r1, [r4, #16]
 801bf56:	464a      	mov	r2, r9
 801bf58:	f7ff fc8c 	bl	801b874 <memcpy>
 801bf5c:	89a3      	ldrh	r3, [r4, #12]
 801bf5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801bf62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bf66:	81a3      	strh	r3, [r4, #12]
 801bf68:	6126      	str	r6, [r4, #16]
 801bf6a:	6165      	str	r5, [r4, #20]
 801bf6c:	444e      	add	r6, r9
 801bf6e:	eba5 0509 	sub.w	r5, r5, r9
 801bf72:	6026      	str	r6, [r4, #0]
 801bf74:	60a5      	str	r5, [r4, #8]
 801bf76:	463e      	mov	r6, r7
 801bf78:	42be      	cmp	r6, r7
 801bf7a:	d900      	bls.n	801bf7e <__ssputs_r+0x86>
 801bf7c:	463e      	mov	r6, r7
 801bf7e:	4632      	mov	r2, r6
 801bf80:	6820      	ldr	r0, [r4, #0]
 801bf82:	4641      	mov	r1, r8
 801bf84:	f7ff fc84 	bl	801b890 <memmove>
 801bf88:	68a3      	ldr	r3, [r4, #8]
 801bf8a:	6822      	ldr	r2, [r4, #0]
 801bf8c:	1b9b      	subs	r3, r3, r6
 801bf8e:	4432      	add	r2, r6
 801bf90:	60a3      	str	r3, [r4, #8]
 801bf92:	6022      	str	r2, [r4, #0]
 801bf94:	2000      	movs	r0, #0
 801bf96:	e7db      	b.n	801bf50 <__ssputs_r+0x58>
 801bf98:	462a      	mov	r2, r5
 801bf9a:	f000 fd35 	bl	801ca08 <_realloc_r>
 801bf9e:	4606      	mov	r6, r0
 801bfa0:	2800      	cmp	r0, #0
 801bfa2:	d1e1      	bne.n	801bf68 <__ssputs_r+0x70>
 801bfa4:	6921      	ldr	r1, [r4, #16]
 801bfa6:	4650      	mov	r0, sl
 801bfa8:	f7ff fc94 	bl	801b8d4 <_free_r>
 801bfac:	e7c7      	b.n	801bf3e <__ssputs_r+0x46>
	...

0801bfb0 <_svfiprintf_r>:
 801bfb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bfb4:	4698      	mov	r8, r3
 801bfb6:	898b      	ldrh	r3, [r1, #12]
 801bfb8:	061b      	lsls	r3, r3, #24
 801bfba:	b09d      	sub	sp, #116	; 0x74
 801bfbc:	4607      	mov	r7, r0
 801bfbe:	460d      	mov	r5, r1
 801bfc0:	4614      	mov	r4, r2
 801bfc2:	d50e      	bpl.n	801bfe2 <_svfiprintf_r+0x32>
 801bfc4:	690b      	ldr	r3, [r1, #16]
 801bfc6:	b963      	cbnz	r3, 801bfe2 <_svfiprintf_r+0x32>
 801bfc8:	2140      	movs	r1, #64	; 0x40
 801bfca:	f7ff fcd3 	bl	801b974 <_malloc_r>
 801bfce:	6028      	str	r0, [r5, #0]
 801bfd0:	6128      	str	r0, [r5, #16]
 801bfd2:	b920      	cbnz	r0, 801bfde <_svfiprintf_r+0x2e>
 801bfd4:	230c      	movs	r3, #12
 801bfd6:	603b      	str	r3, [r7, #0]
 801bfd8:	f04f 30ff 	mov.w	r0, #4294967295
 801bfdc:	e0d1      	b.n	801c182 <_svfiprintf_r+0x1d2>
 801bfde:	2340      	movs	r3, #64	; 0x40
 801bfe0:	616b      	str	r3, [r5, #20]
 801bfe2:	2300      	movs	r3, #0
 801bfe4:	9309      	str	r3, [sp, #36]	; 0x24
 801bfe6:	2320      	movs	r3, #32
 801bfe8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801bfec:	f8cd 800c 	str.w	r8, [sp, #12]
 801bff0:	2330      	movs	r3, #48	; 0x30
 801bff2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801c19c <_svfiprintf_r+0x1ec>
 801bff6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801bffa:	f04f 0901 	mov.w	r9, #1
 801bffe:	4623      	mov	r3, r4
 801c000:	469a      	mov	sl, r3
 801c002:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c006:	b10a      	cbz	r2, 801c00c <_svfiprintf_r+0x5c>
 801c008:	2a25      	cmp	r2, #37	; 0x25
 801c00a:	d1f9      	bne.n	801c000 <_svfiprintf_r+0x50>
 801c00c:	ebba 0b04 	subs.w	fp, sl, r4
 801c010:	d00b      	beq.n	801c02a <_svfiprintf_r+0x7a>
 801c012:	465b      	mov	r3, fp
 801c014:	4622      	mov	r2, r4
 801c016:	4629      	mov	r1, r5
 801c018:	4638      	mov	r0, r7
 801c01a:	f7ff ff6d 	bl	801bef8 <__ssputs_r>
 801c01e:	3001      	adds	r0, #1
 801c020:	f000 80aa 	beq.w	801c178 <_svfiprintf_r+0x1c8>
 801c024:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c026:	445a      	add	r2, fp
 801c028:	9209      	str	r2, [sp, #36]	; 0x24
 801c02a:	f89a 3000 	ldrb.w	r3, [sl]
 801c02e:	2b00      	cmp	r3, #0
 801c030:	f000 80a2 	beq.w	801c178 <_svfiprintf_r+0x1c8>
 801c034:	2300      	movs	r3, #0
 801c036:	f04f 32ff 	mov.w	r2, #4294967295
 801c03a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c03e:	f10a 0a01 	add.w	sl, sl, #1
 801c042:	9304      	str	r3, [sp, #16]
 801c044:	9307      	str	r3, [sp, #28]
 801c046:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c04a:	931a      	str	r3, [sp, #104]	; 0x68
 801c04c:	4654      	mov	r4, sl
 801c04e:	2205      	movs	r2, #5
 801c050:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c054:	4851      	ldr	r0, [pc, #324]	; (801c19c <_svfiprintf_r+0x1ec>)
 801c056:	f7e4 f8bb 	bl	80001d0 <memchr>
 801c05a:	9a04      	ldr	r2, [sp, #16]
 801c05c:	b9d8      	cbnz	r0, 801c096 <_svfiprintf_r+0xe6>
 801c05e:	06d0      	lsls	r0, r2, #27
 801c060:	bf44      	itt	mi
 801c062:	2320      	movmi	r3, #32
 801c064:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c068:	0711      	lsls	r1, r2, #28
 801c06a:	bf44      	itt	mi
 801c06c:	232b      	movmi	r3, #43	; 0x2b
 801c06e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c072:	f89a 3000 	ldrb.w	r3, [sl]
 801c076:	2b2a      	cmp	r3, #42	; 0x2a
 801c078:	d015      	beq.n	801c0a6 <_svfiprintf_r+0xf6>
 801c07a:	9a07      	ldr	r2, [sp, #28]
 801c07c:	4654      	mov	r4, sl
 801c07e:	2000      	movs	r0, #0
 801c080:	f04f 0c0a 	mov.w	ip, #10
 801c084:	4621      	mov	r1, r4
 801c086:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c08a:	3b30      	subs	r3, #48	; 0x30
 801c08c:	2b09      	cmp	r3, #9
 801c08e:	d94e      	bls.n	801c12e <_svfiprintf_r+0x17e>
 801c090:	b1b0      	cbz	r0, 801c0c0 <_svfiprintf_r+0x110>
 801c092:	9207      	str	r2, [sp, #28]
 801c094:	e014      	b.n	801c0c0 <_svfiprintf_r+0x110>
 801c096:	eba0 0308 	sub.w	r3, r0, r8
 801c09a:	fa09 f303 	lsl.w	r3, r9, r3
 801c09e:	4313      	orrs	r3, r2
 801c0a0:	9304      	str	r3, [sp, #16]
 801c0a2:	46a2      	mov	sl, r4
 801c0a4:	e7d2      	b.n	801c04c <_svfiprintf_r+0x9c>
 801c0a6:	9b03      	ldr	r3, [sp, #12]
 801c0a8:	1d19      	adds	r1, r3, #4
 801c0aa:	681b      	ldr	r3, [r3, #0]
 801c0ac:	9103      	str	r1, [sp, #12]
 801c0ae:	2b00      	cmp	r3, #0
 801c0b0:	bfbb      	ittet	lt
 801c0b2:	425b      	neglt	r3, r3
 801c0b4:	f042 0202 	orrlt.w	r2, r2, #2
 801c0b8:	9307      	strge	r3, [sp, #28]
 801c0ba:	9307      	strlt	r3, [sp, #28]
 801c0bc:	bfb8      	it	lt
 801c0be:	9204      	strlt	r2, [sp, #16]
 801c0c0:	7823      	ldrb	r3, [r4, #0]
 801c0c2:	2b2e      	cmp	r3, #46	; 0x2e
 801c0c4:	d10c      	bne.n	801c0e0 <_svfiprintf_r+0x130>
 801c0c6:	7863      	ldrb	r3, [r4, #1]
 801c0c8:	2b2a      	cmp	r3, #42	; 0x2a
 801c0ca:	d135      	bne.n	801c138 <_svfiprintf_r+0x188>
 801c0cc:	9b03      	ldr	r3, [sp, #12]
 801c0ce:	1d1a      	adds	r2, r3, #4
 801c0d0:	681b      	ldr	r3, [r3, #0]
 801c0d2:	9203      	str	r2, [sp, #12]
 801c0d4:	2b00      	cmp	r3, #0
 801c0d6:	bfb8      	it	lt
 801c0d8:	f04f 33ff 	movlt.w	r3, #4294967295
 801c0dc:	3402      	adds	r4, #2
 801c0de:	9305      	str	r3, [sp, #20]
 801c0e0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801c1ac <_svfiprintf_r+0x1fc>
 801c0e4:	7821      	ldrb	r1, [r4, #0]
 801c0e6:	2203      	movs	r2, #3
 801c0e8:	4650      	mov	r0, sl
 801c0ea:	f7e4 f871 	bl	80001d0 <memchr>
 801c0ee:	b140      	cbz	r0, 801c102 <_svfiprintf_r+0x152>
 801c0f0:	2340      	movs	r3, #64	; 0x40
 801c0f2:	eba0 000a 	sub.w	r0, r0, sl
 801c0f6:	fa03 f000 	lsl.w	r0, r3, r0
 801c0fa:	9b04      	ldr	r3, [sp, #16]
 801c0fc:	4303      	orrs	r3, r0
 801c0fe:	3401      	adds	r4, #1
 801c100:	9304      	str	r3, [sp, #16]
 801c102:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c106:	4826      	ldr	r0, [pc, #152]	; (801c1a0 <_svfiprintf_r+0x1f0>)
 801c108:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c10c:	2206      	movs	r2, #6
 801c10e:	f7e4 f85f 	bl	80001d0 <memchr>
 801c112:	2800      	cmp	r0, #0
 801c114:	d038      	beq.n	801c188 <_svfiprintf_r+0x1d8>
 801c116:	4b23      	ldr	r3, [pc, #140]	; (801c1a4 <_svfiprintf_r+0x1f4>)
 801c118:	bb1b      	cbnz	r3, 801c162 <_svfiprintf_r+0x1b2>
 801c11a:	9b03      	ldr	r3, [sp, #12]
 801c11c:	3307      	adds	r3, #7
 801c11e:	f023 0307 	bic.w	r3, r3, #7
 801c122:	3308      	adds	r3, #8
 801c124:	9303      	str	r3, [sp, #12]
 801c126:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c128:	4433      	add	r3, r6
 801c12a:	9309      	str	r3, [sp, #36]	; 0x24
 801c12c:	e767      	b.n	801bffe <_svfiprintf_r+0x4e>
 801c12e:	fb0c 3202 	mla	r2, ip, r2, r3
 801c132:	460c      	mov	r4, r1
 801c134:	2001      	movs	r0, #1
 801c136:	e7a5      	b.n	801c084 <_svfiprintf_r+0xd4>
 801c138:	2300      	movs	r3, #0
 801c13a:	3401      	adds	r4, #1
 801c13c:	9305      	str	r3, [sp, #20]
 801c13e:	4619      	mov	r1, r3
 801c140:	f04f 0c0a 	mov.w	ip, #10
 801c144:	4620      	mov	r0, r4
 801c146:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c14a:	3a30      	subs	r2, #48	; 0x30
 801c14c:	2a09      	cmp	r2, #9
 801c14e:	d903      	bls.n	801c158 <_svfiprintf_r+0x1a8>
 801c150:	2b00      	cmp	r3, #0
 801c152:	d0c5      	beq.n	801c0e0 <_svfiprintf_r+0x130>
 801c154:	9105      	str	r1, [sp, #20]
 801c156:	e7c3      	b.n	801c0e0 <_svfiprintf_r+0x130>
 801c158:	fb0c 2101 	mla	r1, ip, r1, r2
 801c15c:	4604      	mov	r4, r0
 801c15e:	2301      	movs	r3, #1
 801c160:	e7f0      	b.n	801c144 <_svfiprintf_r+0x194>
 801c162:	ab03      	add	r3, sp, #12
 801c164:	9300      	str	r3, [sp, #0]
 801c166:	462a      	mov	r2, r5
 801c168:	4b0f      	ldr	r3, [pc, #60]	; (801c1a8 <_svfiprintf_r+0x1f8>)
 801c16a:	a904      	add	r1, sp, #16
 801c16c:	4638      	mov	r0, r7
 801c16e:	f3af 8000 	nop.w
 801c172:	1c42      	adds	r2, r0, #1
 801c174:	4606      	mov	r6, r0
 801c176:	d1d6      	bne.n	801c126 <_svfiprintf_r+0x176>
 801c178:	89ab      	ldrh	r3, [r5, #12]
 801c17a:	065b      	lsls	r3, r3, #25
 801c17c:	f53f af2c 	bmi.w	801bfd8 <_svfiprintf_r+0x28>
 801c180:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c182:	b01d      	add	sp, #116	; 0x74
 801c184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c188:	ab03      	add	r3, sp, #12
 801c18a:	9300      	str	r3, [sp, #0]
 801c18c:	462a      	mov	r2, r5
 801c18e:	4b06      	ldr	r3, [pc, #24]	; (801c1a8 <_svfiprintf_r+0x1f8>)
 801c190:	a904      	add	r1, sp, #16
 801c192:	4638      	mov	r0, r7
 801c194:	f000 f9d4 	bl	801c540 <_printf_i>
 801c198:	e7eb      	b.n	801c172 <_svfiprintf_r+0x1c2>
 801c19a:	bf00      	nop
 801c19c:	080203ca 	.word	0x080203ca
 801c1a0:	080203d4 	.word	0x080203d4
 801c1a4:	00000000 	.word	0x00000000
 801c1a8:	0801bef9 	.word	0x0801bef9
 801c1ac:	080203d0 	.word	0x080203d0

0801c1b0 <__sfputc_r>:
 801c1b0:	6893      	ldr	r3, [r2, #8]
 801c1b2:	3b01      	subs	r3, #1
 801c1b4:	2b00      	cmp	r3, #0
 801c1b6:	b410      	push	{r4}
 801c1b8:	6093      	str	r3, [r2, #8]
 801c1ba:	da08      	bge.n	801c1ce <__sfputc_r+0x1e>
 801c1bc:	6994      	ldr	r4, [r2, #24]
 801c1be:	42a3      	cmp	r3, r4
 801c1c0:	db01      	blt.n	801c1c6 <__sfputc_r+0x16>
 801c1c2:	290a      	cmp	r1, #10
 801c1c4:	d103      	bne.n	801c1ce <__sfputc_r+0x1e>
 801c1c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c1ca:	f000 baf1 	b.w	801c7b0 <__swbuf_r>
 801c1ce:	6813      	ldr	r3, [r2, #0]
 801c1d0:	1c58      	adds	r0, r3, #1
 801c1d2:	6010      	str	r0, [r2, #0]
 801c1d4:	7019      	strb	r1, [r3, #0]
 801c1d6:	4608      	mov	r0, r1
 801c1d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c1dc:	4770      	bx	lr

0801c1de <__sfputs_r>:
 801c1de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c1e0:	4606      	mov	r6, r0
 801c1e2:	460f      	mov	r7, r1
 801c1e4:	4614      	mov	r4, r2
 801c1e6:	18d5      	adds	r5, r2, r3
 801c1e8:	42ac      	cmp	r4, r5
 801c1ea:	d101      	bne.n	801c1f0 <__sfputs_r+0x12>
 801c1ec:	2000      	movs	r0, #0
 801c1ee:	e007      	b.n	801c200 <__sfputs_r+0x22>
 801c1f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c1f4:	463a      	mov	r2, r7
 801c1f6:	4630      	mov	r0, r6
 801c1f8:	f7ff ffda 	bl	801c1b0 <__sfputc_r>
 801c1fc:	1c43      	adds	r3, r0, #1
 801c1fe:	d1f3      	bne.n	801c1e8 <__sfputs_r+0xa>
 801c200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801c204 <_vfiprintf_r>:
 801c204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c208:	460d      	mov	r5, r1
 801c20a:	b09d      	sub	sp, #116	; 0x74
 801c20c:	4614      	mov	r4, r2
 801c20e:	4698      	mov	r8, r3
 801c210:	4606      	mov	r6, r0
 801c212:	b118      	cbz	r0, 801c21c <_vfiprintf_r+0x18>
 801c214:	6983      	ldr	r3, [r0, #24]
 801c216:	b90b      	cbnz	r3, 801c21c <_vfiprintf_r+0x18>
 801c218:	f7ff fa54 	bl	801b6c4 <__sinit>
 801c21c:	4b89      	ldr	r3, [pc, #548]	; (801c444 <_vfiprintf_r+0x240>)
 801c21e:	429d      	cmp	r5, r3
 801c220:	d11b      	bne.n	801c25a <_vfiprintf_r+0x56>
 801c222:	6875      	ldr	r5, [r6, #4]
 801c224:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c226:	07d9      	lsls	r1, r3, #31
 801c228:	d405      	bmi.n	801c236 <_vfiprintf_r+0x32>
 801c22a:	89ab      	ldrh	r3, [r5, #12]
 801c22c:	059a      	lsls	r2, r3, #22
 801c22e:	d402      	bmi.n	801c236 <_vfiprintf_r+0x32>
 801c230:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c232:	f7e8 fba5 	bl	8004980 <__retarget_lock_acquire_recursive>
 801c236:	89ab      	ldrh	r3, [r5, #12]
 801c238:	071b      	lsls	r3, r3, #28
 801c23a:	d501      	bpl.n	801c240 <_vfiprintf_r+0x3c>
 801c23c:	692b      	ldr	r3, [r5, #16]
 801c23e:	b9eb      	cbnz	r3, 801c27c <_vfiprintf_r+0x78>
 801c240:	4629      	mov	r1, r5
 801c242:	4630      	mov	r0, r6
 801c244:	f000 fb06 	bl	801c854 <__swsetup_r>
 801c248:	b1c0      	cbz	r0, 801c27c <_vfiprintf_r+0x78>
 801c24a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c24c:	07dc      	lsls	r4, r3, #31
 801c24e:	d50e      	bpl.n	801c26e <_vfiprintf_r+0x6a>
 801c250:	f04f 30ff 	mov.w	r0, #4294967295
 801c254:	b01d      	add	sp, #116	; 0x74
 801c256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c25a:	4b7b      	ldr	r3, [pc, #492]	; (801c448 <_vfiprintf_r+0x244>)
 801c25c:	429d      	cmp	r5, r3
 801c25e:	d101      	bne.n	801c264 <_vfiprintf_r+0x60>
 801c260:	68b5      	ldr	r5, [r6, #8]
 801c262:	e7df      	b.n	801c224 <_vfiprintf_r+0x20>
 801c264:	4b79      	ldr	r3, [pc, #484]	; (801c44c <_vfiprintf_r+0x248>)
 801c266:	429d      	cmp	r5, r3
 801c268:	bf08      	it	eq
 801c26a:	68f5      	ldreq	r5, [r6, #12]
 801c26c:	e7da      	b.n	801c224 <_vfiprintf_r+0x20>
 801c26e:	89ab      	ldrh	r3, [r5, #12]
 801c270:	0598      	lsls	r0, r3, #22
 801c272:	d4ed      	bmi.n	801c250 <_vfiprintf_r+0x4c>
 801c274:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c276:	f7e8 fb97 	bl	80049a8 <__retarget_lock_release_recursive>
 801c27a:	e7e9      	b.n	801c250 <_vfiprintf_r+0x4c>
 801c27c:	2300      	movs	r3, #0
 801c27e:	9309      	str	r3, [sp, #36]	; 0x24
 801c280:	2320      	movs	r3, #32
 801c282:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c286:	f8cd 800c 	str.w	r8, [sp, #12]
 801c28a:	2330      	movs	r3, #48	; 0x30
 801c28c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801c450 <_vfiprintf_r+0x24c>
 801c290:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c294:	f04f 0901 	mov.w	r9, #1
 801c298:	4623      	mov	r3, r4
 801c29a:	469a      	mov	sl, r3
 801c29c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c2a0:	b10a      	cbz	r2, 801c2a6 <_vfiprintf_r+0xa2>
 801c2a2:	2a25      	cmp	r2, #37	; 0x25
 801c2a4:	d1f9      	bne.n	801c29a <_vfiprintf_r+0x96>
 801c2a6:	ebba 0b04 	subs.w	fp, sl, r4
 801c2aa:	d00b      	beq.n	801c2c4 <_vfiprintf_r+0xc0>
 801c2ac:	465b      	mov	r3, fp
 801c2ae:	4622      	mov	r2, r4
 801c2b0:	4629      	mov	r1, r5
 801c2b2:	4630      	mov	r0, r6
 801c2b4:	f7ff ff93 	bl	801c1de <__sfputs_r>
 801c2b8:	3001      	adds	r0, #1
 801c2ba:	f000 80aa 	beq.w	801c412 <_vfiprintf_r+0x20e>
 801c2be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c2c0:	445a      	add	r2, fp
 801c2c2:	9209      	str	r2, [sp, #36]	; 0x24
 801c2c4:	f89a 3000 	ldrb.w	r3, [sl]
 801c2c8:	2b00      	cmp	r3, #0
 801c2ca:	f000 80a2 	beq.w	801c412 <_vfiprintf_r+0x20e>
 801c2ce:	2300      	movs	r3, #0
 801c2d0:	f04f 32ff 	mov.w	r2, #4294967295
 801c2d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c2d8:	f10a 0a01 	add.w	sl, sl, #1
 801c2dc:	9304      	str	r3, [sp, #16]
 801c2de:	9307      	str	r3, [sp, #28]
 801c2e0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c2e4:	931a      	str	r3, [sp, #104]	; 0x68
 801c2e6:	4654      	mov	r4, sl
 801c2e8:	2205      	movs	r2, #5
 801c2ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c2ee:	4858      	ldr	r0, [pc, #352]	; (801c450 <_vfiprintf_r+0x24c>)
 801c2f0:	f7e3 ff6e 	bl	80001d0 <memchr>
 801c2f4:	9a04      	ldr	r2, [sp, #16]
 801c2f6:	b9d8      	cbnz	r0, 801c330 <_vfiprintf_r+0x12c>
 801c2f8:	06d1      	lsls	r1, r2, #27
 801c2fa:	bf44      	itt	mi
 801c2fc:	2320      	movmi	r3, #32
 801c2fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c302:	0713      	lsls	r3, r2, #28
 801c304:	bf44      	itt	mi
 801c306:	232b      	movmi	r3, #43	; 0x2b
 801c308:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c30c:	f89a 3000 	ldrb.w	r3, [sl]
 801c310:	2b2a      	cmp	r3, #42	; 0x2a
 801c312:	d015      	beq.n	801c340 <_vfiprintf_r+0x13c>
 801c314:	9a07      	ldr	r2, [sp, #28]
 801c316:	4654      	mov	r4, sl
 801c318:	2000      	movs	r0, #0
 801c31a:	f04f 0c0a 	mov.w	ip, #10
 801c31e:	4621      	mov	r1, r4
 801c320:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c324:	3b30      	subs	r3, #48	; 0x30
 801c326:	2b09      	cmp	r3, #9
 801c328:	d94e      	bls.n	801c3c8 <_vfiprintf_r+0x1c4>
 801c32a:	b1b0      	cbz	r0, 801c35a <_vfiprintf_r+0x156>
 801c32c:	9207      	str	r2, [sp, #28]
 801c32e:	e014      	b.n	801c35a <_vfiprintf_r+0x156>
 801c330:	eba0 0308 	sub.w	r3, r0, r8
 801c334:	fa09 f303 	lsl.w	r3, r9, r3
 801c338:	4313      	orrs	r3, r2
 801c33a:	9304      	str	r3, [sp, #16]
 801c33c:	46a2      	mov	sl, r4
 801c33e:	e7d2      	b.n	801c2e6 <_vfiprintf_r+0xe2>
 801c340:	9b03      	ldr	r3, [sp, #12]
 801c342:	1d19      	adds	r1, r3, #4
 801c344:	681b      	ldr	r3, [r3, #0]
 801c346:	9103      	str	r1, [sp, #12]
 801c348:	2b00      	cmp	r3, #0
 801c34a:	bfbb      	ittet	lt
 801c34c:	425b      	neglt	r3, r3
 801c34e:	f042 0202 	orrlt.w	r2, r2, #2
 801c352:	9307      	strge	r3, [sp, #28]
 801c354:	9307      	strlt	r3, [sp, #28]
 801c356:	bfb8      	it	lt
 801c358:	9204      	strlt	r2, [sp, #16]
 801c35a:	7823      	ldrb	r3, [r4, #0]
 801c35c:	2b2e      	cmp	r3, #46	; 0x2e
 801c35e:	d10c      	bne.n	801c37a <_vfiprintf_r+0x176>
 801c360:	7863      	ldrb	r3, [r4, #1]
 801c362:	2b2a      	cmp	r3, #42	; 0x2a
 801c364:	d135      	bne.n	801c3d2 <_vfiprintf_r+0x1ce>
 801c366:	9b03      	ldr	r3, [sp, #12]
 801c368:	1d1a      	adds	r2, r3, #4
 801c36a:	681b      	ldr	r3, [r3, #0]
 801c36c:	9203      	str	r2, [sp, #12]
 801c36e:	2b00      	cmp	r3, #0
 801c370:	bfb8      	it	lt
 801c372:	f04f 33ff 	movlt.w	r3, #4294967295
 801c376:	3402      	adds	r4, #2
 801c378:	9305      	str	r3, [sp, #20]
 801c37a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801c460 <_vfiprintf_r+0x25c>
 801c37e:	7821      	ldrb	r1, [r4, #0]
 801c380:	2203      	movs	r2, #3
 801c382:	4650      	mov	r0, sl
 801c384:	f7e3 ff24 	bl	80001d0 <memchr>
 801c388:	b140      	cbz	r0, 801c39c <_vfiprintf_r+0x198>
 801c38a:	2340      	movs	r3, #64	; 0x40
 801c38c:	eba0 000a 	sub.w	r0, r0, sl
 801c390:	fa03 f000 	lsl.w	r0, r3, r0
 801c394:	9b04      	ldr	r3, [sp, #16]
 801c396:	4303      	orrs	r3, r0
 801c398:	3401      	adds	r4, #1
 801c39a:	9304      	str	r3, [sp, #16]
 801c39c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c3a0:	482c      	ldr	r0, [pc, #176]	; (801c454 <_vfiprintf_r+0x250>)
 801c3a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c3a6:	2206      	movs	r2, #6
 801c3a8:	f7e3 ff12 	bl	80001d0 <memchr>
 801c3ac:	2800      	cmp	r0, #0
 801c3ae:	d03f      	beq.n	801c430 <_vfiprintf_r+0x22c>
 801c3b0:	4b29      	ldr	r3, [pc, #164]	; (801c458 <_vfiprintf_r+0x254>)
 801c3b2:	bb1b      	cbnz	r3, 801c3fc <_vfiprintf_r+0x1f8>
 801c3b4:	9b03      	ldr	r3, [sp, #12]
 801c3b6:	3307      	adds	r3, #7
 801c3b8:	f023 0307 	bic.w	r3, r3, #7
 801c3bc:	3308      	adds	r3, #8
 801c3be:	9303      	str	r3, [sp, #12]
 801c3c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c3c2:	443b      	add	r3, r7
 801c3c4:	9309      	str	r3, [sp, #36]	; 0x24
 801c3c6:	e767      	b.n	801c298 <_vfiprintf_r+0x94>
 801c3c8:	fb0c 3202 	mla	r2, ip, r2, r3
 801c3cc:	460c      	mov	r4, r1
 801c3ce:	2001      	movs	r0, #1
 801c3d0:	e7a5      	b.n	801c31e <_vfiprintf_r+0x11a>
 801c3d2:	2300      	movs	r3, #0
 801c3d4:	3401      	adds	r4, #1
 801c3d6:	9305      	str	r3, [sp, #20]
 801c3d8:	4619      	mov	r1, r3
 801c3da:	f04f 0c0a 	mov.w	ip, #10
 801c3de:	4620      	mov	r0, r4
 801c3e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c3e4:	3a30      	subs	r2, #48	; 0x30
 801c3e6:	2a09      	cmp	r2, #9
 801c3e8:	d903      	bls.n	801c3f2 <_vfiprintf_r+0x1ee>
 801c3ea:	2b00      	cmp	r3, #0
 801c3ec:	d0c5      	beq.n	801c37a <_vfiprintf_r+0x176>
 801c3ee:	9105      	str	r1, [sp, #20]
 801c3f0:	e7c3      	b.n	801c37a <_vfiprintf_r+0x176>
 801c3f2:	fb0c 2101 	mla	r1, ip, r1, r2
 801c3f6:	4604      	mov	r4, r0
 801c3f8:	2301      	movs	r3, #1
 801c3fa:	e7f0      	b.n	801c3de <_vfiprintf_r+0x1da>
 801c3fc:	ab03      	add	r3, sp, #12
 801c3fe:	9300      	str	r3, [sp, #0]
 801c400:	462a      	mov	r2, r5
 801c402:	4b16      	ldr	r3, [pc, #88]	; (801c45c <_vfiprintf_r+0x258>)
 801c404:	a904      	add	r1, sp, #16
 801c406:	4630      	mov	r0, r6
 801c408:	f3af 8000 	nop.w
 801c40c:	4607      	mov	r7, r0
 801c40e:	1c78      	adds	r0, r7, #1
 801c410:	d1d6      	bne.n	801c3c0 <_vfiprintf_r+0x1bc>
 801c412:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801c414:	07d9      	lsls	r1, r3, #31
 801c416:	d405      	bmi.n	801c424 <_vfiprintf_r+0x220>
 801c418:	89ab      	ldrh	r3, [r5, #12]
 801c41a:	059a      	lsls	r2, r3, #22
 801c41c:	d402      	bmi.n	801c424 <_vfiprintf_r+0x220>
 801c41e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801c420:	f7e8 fac2 	bl	80049a8 <__retarget_lock_release_recursive>
 801c424:	89ab      	ldrh	r3, [r5, #12]
 801c426:	065b      	lsls	r3, r3, #25
 801c428:	f53f af12 	bmi.w	801c250 <_vfiprintf_r+0x4c>
 801c42c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c42e:	e711      	b.n	801c254 <_vfiprintf_r+0x50>
 801c430:	ab03      	add	r3, sp, #12
 801c432:	9300      	str	r3, [sp, #0]
 801c434:	462a      	mov	r2, r5
 801c436:	4b09      	ldr	r3, [pc, #36]	; (801c45c <_vfiprintf_r+0x258>)
 801c438:	a904      	add	r1, sp, #16
 801c43a:	4630      	mov	r0, r6
 801c43c:	f000 f880 	bl	801c540 <_printf_i>
 801c440:	e7e4      	b.n	801c40c <_vfiprintf_r+0x208>
 801c442:	bf00      	nop
 801c444:	080202d4 	.word	0x080202d4
 801c448:	080202f4 	.word	0x080202f4
 801c44c:	080202b4 	.word	0x080202b4
 801c450:	080203ca 	.word	0x080203ca
 801c454:	080203d4 	.word	0x080203d4
 801c458:	00000000 	.word	0x00000000
 801c45c:	0801c1df 	.word	0x0801c1df
 801c460:	080203d0 	.word	0x080203d0

0801c464 <_printf_common>:
 801c464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c468:	4616      	mov	r6, r2
 801c46a:	4699      	mov	r9, r3
 801c46c:	688a      	ldr	r2, [r1, #8]
 801c46e:	690b      	ldr	r3, [r1, #16]
 801c470:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801c474:	4293      	cmp	r3, r2
 801c476:	bfb8      	it	lt
 801c478:	4613      	movlt	r3, r2
 801c47a:	6033      	str	r3, [r6, #0]
 801c47c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801c480:	4607      	mov	r7, r0
 801c482:	460c      	mov	r4, r1
 801c484:	b10a      	cbz	r2, 801c48a <_printf_common+0x26>
 801c486:	3301      	adds	r3, #1
 801c488:	6033      	str	r3, [r6, #0]
 801c48a:	6823      	ldr	r3, [r4, #0]
 801c48c:	0699      	lsls	r1, r3, #26
 801c48e:	bf42      	ittt	mi
 801c490:	6833      	ldrmi	r3, [r6, #0]
 801c492:	3302      	addmi	r3, #2
 801c494:	6033      	strmi	r3, [r6, #0]
 801c496:	6825      	ldr	r5, [r4, #0]
 801c498:	f015 0506 	ands.w	r5, r5, #6
 801c49c:	d106      	bne.n	801c4ac <_printf_common+0x48>
 801c49e:	f104 0a19 	add.w	sl, r4, #25
 801c4a2:	68e3      	ldr	r3, [r4, #12]
 801c4a4:	6832      	ldr	r2, [r6, #0]
 801c4a6:	1a9b      	subs	r3, r3, r2
 801c4a8:	42ab      	cmp	r3, r5
 801c4aa:	dc26      	bgt.n	801c4fa <_printf_common+0x96>
 801c4ac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801c4b0:	1e13      	subs	r3, r2, #0
 801c4b2:	6822      	ldr	r2, [r4, #0]
 801c4b4:	bf18      	it	ne
 801c4b6:	2301      	movne	r3, #1
 801c4b8:	0692      	lsls	r2, r2, #26
 801c4ba:	d42b      	bmi.n	801c514 <_printf_common+0xb0>
 801c4bc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801c4c0:	4649      	mov	r1, r9
 801c4c2:	4638      	mov	r0, r7
 801c4c4:	47c0      	blx	r8
 801c4c6:	3001      	adds	r0, #1
 801c4c8:	d01e      	beq.n	801c508 <_printf_common+0xa4>
 801c4ca:	6823      	ldr	r3, [r4, #0]
 801c4cc:	68e5      	ldr	r5, [r4, #12]
 801c4ce:	6832      	ldr	r2, [r6, #0]
 801c4d0:	f003 0306 	and.w	r3, r3, #6
 801c4d4:	2b04      	cmp	r3, #4
 801c4d6:	bf08      	it	eq
 801c4d8:	1aad      	subeq	r5, r5, r2
 801c4da:	68a3      	ldr	r3, [r4, #8]
 801c4dc:	6922      	ldr	r2, [r4, #16]
 801c4de:	bf0c      	ite	eq
 801c4e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c4e4:	2500      	movne	r5, #0
 801c4e6:	4293      	cmp	r3, r2
 801c4e8:	bfc4      	itt	gt
 801c4ea:	1a9b      	subgt	r3, r3, r2
 801c4ec:	18ed      	addgt	r5, r5, r3
 801c4ee:	2600      	movs	r6, #0
 801c4f0:	341a      	adds	r4, #26
 801c4f2:	42b5      	cmp	r5, r6
 801c4f4:	d11a      	bne.n	801c52c <_printf_common+0xc8>
 801c4f6:	2000      	movs	r0, #0
 801c4f8:	e008      	b.n	801c50c <_printf_common+0xa8>
 801c4fa:	2301      	movs	r3, #1
 801c4fc:	4652      	mov	r2, sl
 801c4fe:	4649      	mov	r1, r9
 801c500:	4638      	mov	r0, r7
 801c502:	47c0      	blx	r8
 801c504:	3001      	adds	r0, #1
 801c506:	d103      	bne.n	801c510 <_printf_common+0xac>
 801c508:	f04f 30ff 	mov.w	r0, #4294967295
 801c50c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c510:	3501      	adds	r5, #1
 801c512:	e7c6      	b.n	801c4a2 <_printf_common+0x3e>
 801c514:	18e1      	adds	r1, r4, r3
 801c516:	1c5a      	adds	r2, r3, #1
 801c518:	2030      	movs	r0, #48	; 0x30
 801c51a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801c51e:	4422      	add	r2, r4
 801c520:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801c524:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801c528:	3302      	adds	r3, #2
 801c52a:	e7c7      	b.n	801c4bc <_printf_common+0x58>
 801c52c:	2301      	movs	r3, #1
 801c52e:	4622      	mov	r2, r4
 801c530:	4649      	mov	r1, r9
 801c532:	4638      	mov	r0, r7
 801c534:	47c0      	blx	r8
 801c536:	3001      	adds	r0, #1
 801c538:	d0e6      	beq.n	801c508 <_printf_common+0xa4>
 801c53a:	3601      	adds	r6, #1
 801c53c:	e7d9      	b.n	801c4f2 <_printf_common+0x8e>
	...

0801c540 <_printf_i>:
 801c540:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c544:	460c      	mov	r4, r1
 801c546:	4691      	mov	r9, r2
 801c548:	7e27      	ldrb	r7, [r4, #24]
 801c54a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801c54c:	2f78      	cmp	r7, #120	; 0x78
 801c54e:	4680      	mov	r8, r0
 801c550:	469a      	mov	sl, r3
 801c552:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801c556:	d807      	bhi.n	801c568 <_printf_i+0x28>
 801c558:	2f62      	cmp	r7, #98	; 0x62
 801c55a:	d80a      	bhi.n	801c572 <_printf_i+0x32>
 801c55c:	2f00      	cmp	r7, #0
 801c55e:	f000 80d8 	beq.w	801c712 <_printf_i+0x1d2>
 801c562:	2f58      	cmp	r7, #88	; 0x58
 801c564:	f000 80a3 	beq.w	801c6ae <_printf_i+0x16e>
 801c568:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801c56c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801c570:	e03a      	b.n	801c5e8 <_printf_i+0xa8>
 801c572:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801c576:	2b15      	cmp	r3, #21
 801c578:	d8f6      	bhi.n	801c568 <_printf_i+0x28>
 801c57a:	a001      	add	r0, pc, #4	; (adr r0, 801c580 <_printf_i+0x40>)
 801c57c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801c580:	0801c5d9 	.word	0x0801c5d9
 801c584:	0801c5ed 	.word	0x0801c5ed
 801c588:	0801c569 	.word	0x0801c569
 801c58c:	0801c569 	.word	0x0801c569
 801c590:	0801c569 	.word	0x0801c569
 801c594:	0801c569 	.word	0x0801c569
 801c598:	0801c5ed 	.word	0x0801c5ed
 801c59c:	0801c569 	.word	0x0801c569
 801c5a0:	0801c569 	.word	0x0801c569
 801c5a4:	0801c569 	.word	0x0801c569
 801c5a8:	0801c569 	.word	0x0801c569
 801c5ac:	0801c6f9 	.word	0x0801c6f9
 801c5b0:	0801c61d 	.word	0x0801c61d
 801c5b4:	0801c6db 	.word	0x0801c6db
 801c5b8:	0801c569 	.word	0x0801c569
 801c5bc:	0801c569 	.word	0x0801c569
 801c5c0:	0801c71b 	.word	0x0801c71b
 801c5c4:	0801c569 	.word	0x0801c569
 801c5c8:	0801c61d 	.word	0x0801c61d
 801c5cc:	0801c569 	.word	0x0801c569
 801c5d0:	0801c569 	.word	0x0801c569
 801c5d4:	0801c6e3 	.word	0x0801c6e3
 801c5d8:	680b      	ldr	r3, [r1, #0]
 801c5da:	1d1a      	adds	r2, r3, #4
 801c5dc:	681b      	ldr	r3, [r3, #0]
 801c5de:	600a      	str	r2, [r1, #0]
 801c5e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801c5e4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801c5e8:	2301      	movs	r3, #1
 801c5ea:	e0a3      	b.n	801c734 <_printf_i+0x1f4>
 801c5ec:	6825      	ldr	r5, [r4, #0]
 801c5ee:	6808      	ldr	r0, [r1, #0]
 801c5f0:	062e      	lsls	r6, r5, #24
 801c5f2:	f100 0304 	add.w	r3, r0, #4
 801c5f6:	d50a      	bpl.n	801c60e <_printf_i+0xce>
 801c5f8:	6805      	ldr	r5, [r0, #0]
 801c5fa:	600b      	str	r3, [r1, #0]
 801c5fc:	2d00      	cmp	r5, #0
 801c5fe:	da03      	bge.n	801c608 <_printf_i+0xc8>
 801c600:	232d      	movs	r3, #45	; 0x2d
 801c602:	426d      	negs	r5, r5
 801c604:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c608:	485e      	ldr	r0, [pc, #376]	; (801c784 <_printf_i+0x244>)
 801c60a:	230a      	movs	r3, #10
 801c60c:	e019      	b.n	801c642 <_printf_i+0x102>
 801c60e:	f015 0f40 	tst.w	r5, #64	; 0x40
 801c612:	6805      	ldr	r5, [r0, #0]
 801c614:	600b      	str	r3, [r1, #0]
 801c616:	bf18      	it	ne
 801c618:	b22d      	sxthne	r5, r5
 801c61a:	e7ef      	b.n	801c5fc <_printf_i+0xbc>
 801c61c:	680b      	ldr	r3, [r1, #0]
 801c61e:	6825      	ldr	r5, [r4, #0]
 801c620:	1d18      	adds	r0, r3, #4
 801c622:	6008      	str	r0, [r1, #0]
 801c624:	0628      	lsls	r0, r5, #24
 801c626:	d501      	bpl.n	801c62c <_printf_i+0xec>
 801c628:	681d      	ldr	r5, [r3, #0]
 801c62a:	e002      	b.n	801c632 <_printf_i+0xf2>
 801c62c:	0669      	lsls	r1, r5, #25
 801c62e:	d5fb      	bpl.n	801c628 <_printf_i+0xe8>
 801c630:	881d      	ldrh	r5, [r3, #0]
 801c632:	4854      	ldr	r0, [pc, #336]	; (801c784 <_printf_i+0x244>)
 801c634:	2f6f      	cmp	r7, #111	; 0x6f
 801c636:	bf0c      	ite	eq
 801c638:	2308      	moveq	r3, #8
 801c63a:	230a      	movne	r3, #10
 801c63c:	2100      	movs	r1, #0
 801c63e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801c642:	6866      	ldr	r6, [r4, #4]
 801c644:	60a6      	str	r6, [r4, #8]
 801c646:	2e00      	cmp	r6, #0
 801c648:	bfa2      	ittt	ge
 801c64a:	6821      	ldrge	r1, [r4, #0]
 801c64c:	f021 0104 	bicge.w	r1, r1, #4
 801c650:	6021      	strge	r1, [r4, #0]
 801c652:	b90d      	cbnz	r5, 801c658 <_printf_i+0x118>
 801c654:	2e00      	cmp	r6, #0
 801c656:	d04d      	beq.n	801c6f4 <_printf_i+0x1b4>
 801c658:	4616      	mov	r6, r2
 801c65a:	fbb5 f1f3 	udiv	r1, r5, r3
 801c65e:	fb03 5711 	mls	r7, r3, r1, r5
 801c662:	5dc7      	ldrb	r7, [r0, r7]
 801c664:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801c668:	462f      	mov	r7, r5
 801c66a:	42bb      	cmp	r3, r7
 801c66c:	460d      	mov	r5, r1
 801c66e:	d9f4      	bls.n	801c65a <_printf_i+0x11a>
 801c670:	2b08      	cmp	r3, #8
 801c672:	d10b      	bne.n	801c68c <_printf_i+0x14c>
 801c674:	6823      	ldr	r3, [r4, #0]
 801c676:	07df      	lsls	r7, r3, #31
 801c678:	d508      	bpl.n	801c68c <_printf_i+0x14c>
 801c67a:	6923      	ldr	r3, [r4, #16]
 801c67c:	6861      	ldr	r1, [r4, #4]
 801c67e:	4299      	cmp	r1, r3
 801c680:	bfde      	ittt	le
 801c682:	2330      	movle	r3, #48	; 0x30
 801c684:	f806 3c01 	strble.w	r3, [r6, #-1]
 801c688:	f106 36ff 	addle.w	r6, r6, #4294967295
 801c68c:	1b92      	subs	r2, r2, r6
 801c68e:	6122      	str	r2, [r4, #16]
 801c690:	f8cd a000 	str.w	sl, [sp]
 801c694:	464b      	mov	r3, r9
 801c696:	aa03      	add	r2, sp, #12
 801c698:	4621      	mov	r1, r4
 801c69a:	4640      	mov	r0, r8
 801c69c:	f7ff fee2 	bl	801c464 <_printf_common>
 801c6a0:	3001      	adds	r0, #1
 801c6a2:	d14c      	bne.n	801c73e <_printf_i+0x1fe>
 801c6a4:	f04f 30ff 	mov.w	r0, #4294967295
 801c6a8:	b004      	add	sp, #16
 801c6aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c6ae:	4835      	ldr	r0, [pc, #212]	; (801c784 <_printf_i+0x244>)
 801c6b0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801c6b4:	6823      	ldr	r3, [r4, #0]
 801c6b6:	680e      	ldr	r6, [r1, #0]
 801c6b8:	061f      	lsls	r7, r3, #24
 801c6ba:	f856 5b04 	ldr.w	r5, [r6], #4
 801c6be:	600e      	str	r6, [r1, #0]
 801c6c0:	d514      	bpl.n	801c6ec <_printf_i+0x1ac>
 801c6c2:	07d9      	lsls	r1, r3, #31
 801c6c4:	bf44      	itt	mi
 801c6c6:	f043 0320 	orrmi.w	r3, r3, #32
 801c6ca:	6023      	strmi	r3, [r4, #0]
 801c6cc:	b91d      	cbnz	r5, 801c6d6 <_printf_i+0x196>
 801c6ce:	6823      	ldr	r3, [r4, #0]
 801c6d0:	f023 0320 	bic.w	r3, r3, #32
 801c6d4:	6023      	str	r3, [r4, #0]
 801c6d6:	2310      	movs	r3, #16
 801c6d8:	e7b0      	b.n	801c63c <_printf_i+0xfc>
 801c6da:	6823      	ldr	r3, [r4, #0]
 801c6dc:	f043 0320 	orr.w	r3, r3, #32
 801c6e0:	6023      	str	r3, [r4, #0]
 801c6e2:	2378      	movs	r3, #120	; 0x78
 801c6e4:	4828      	ldr	r0, [pc, #160]	; (801c788 <_printf_i+0x248>)
 801c6e6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801c6ea:	e7e3      	b.n	801c6b4 <_printf_i+0x174>
 801c6ec:	065e      	lsls	r6, r3, #25
 801c6ee:	bf48      	it	mi
 801c6f0:	b2ad      	uxthmi	r5, r5
 801c6f2:	e7e6      	b.n	801c6c2 <_printf_i+0x182>
 801c6f4:	4616      	mov	r6, r2
 801c6f6:	e7bb      	b.n	801c670 <_printf_i+0x130>
 801c6f8:	680b      	ldr	r3, [r1, #0]
 801c6fa:	6826      	ldr	r6, [r4, #0]
 801c6fc:	6960      	ldr	r0, [r4, #20]
 801c6fe:	1d1d      	adds	r5, r3, #4
 801c700:	600d      	str	r5, [r1, #0]
 801c702:	0635      	lsls	r5, r6, #24
 801c704:	681b      	ldr	r3, [r3, #0]
 801c706:	d501      	bpl.n	801c70c <_printf_i+0x1cc>
 801c708:	6018      	str	r0, [r3, #0]
 801c70a:	e002      	b.n	801c712 <_printf_i+0x1d2>
 801c70c:	0671      	lsls	r1, r6, #25
 801c70e:	d5fb      	bpl.n	801c708 <_printf_i+0x1c8>
 801c710:	8018      	strh	r0, [r3, #0]
 801c712:	2300      	movs	r3, #0
 801c714:	6123      	str	r3, [r4, #16]
 801c716:	4616      	mov	r6, r2
 801c718:	e7ba      	b.n	801c690 <_printf_i+0x150>
 801c71a:	680b      	ldr	r3, [r1, #0]
 801c71c:	1d1a      	adds	r2, r3, #4
 801c71e:	600a      	str	r2, [r1, #0]
 801c720:	681e      	ldr	r6, [r3, #0]
 801c722:	6862      	ldr	r2, [r4, #4]
 801c724:	2100      	movs	r1, #0
 801c726:	4630      	mov	r0, r6
 801c728:	f7e3 fd52 	bl	80001d0 <memchr>
 801c72c:	b108      	cbz	r0, 801c732 <_printf_i+0x1f2>
 801c72e:	1b80      	subs	r0, r0, r6
 801c730:	6060      	str	r0, [r4, #4]
 801c732:	6863      	ldr	r3, [r4, #4]
 801c734:	6123      	str	r3, [r4, #16]
 801c736:	2300      	movs	r3, #0
 801c738:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c73c:	e7a8      	b.n	801c690 <_printf_i+0x150>
 801c73e:	6923      	ldr	r3, [r4, #16]
 801c740:	4632      	mov	r2, r6
 801c742:	4649      	mov	r1, r9
 801c744:	4640      	mov	r0, r8
 801c746:	47d0      	blx	sl
 801c748:	3001      	adds	r0, #1
 801c74a:	d0ab      	beq.n	801c6a4 <_printf_i+0x164>
 801c74c:	6823      	ldr	r3, [r4, #0]
 801c74e:	079b      	lsls	r3, r3, #30
 801c750:	d413      	bmi.n	801c77a <_printf_i+0x23a>
 801c752:	68e0      	ldr	r0, [r4, #12]
 801c754:	9b03      	ldr	r3, [sp, #12]
 801c756:	4298      	cmp	r0, r3
 801c758:	bfb8      	it	lt
 801c75a:	4618      	movlt	r0, r3
 801c75c:	e7a4      	b.n	801c6a8 <_printf_i+0x168>
 801c75e:	2301      	movs	r3, #1
 801c760:	4632      	mov	r2, r6
 801c762:	4649      	mov	r1, r9
 801c764:	4640      	mov	r0, r8
 801c766:	47d0      	blx	sl
 801c768:	3001      	adds	r0, #1
 801c76a:	d09b      	beq.n	801c6a4 <_printf_i+0x164>
 801c76c:	3501      	adds	r5, #1
 801c76e:	68e3      	ldr	r3, [r4, #12]
 801c770:	9903      	ldr	r1, [sp, #12]
 801c772:	1a5b      	subs	r3, r3, r1
 801c774:	42ab      	cmp	r3, r5
 801c776:	dcf2      	bgt.n	801c75e <_printf_i+0x21e>
 801c778:	e7eb      	b.n	801c752 <_printf_i+0x212>
 801c77a:	2500      	movs	r5, #0
 801c77c:	f104 0619 	add.w	r6, r4, #25
 801c780:	e7f5      	b.n	801c76e <_printf_i+0x22e>
 801c782:	bf00      	nop
 801c784:	080203db 	.word	0x080203db
 801c788:	080203ec 	.word	0x080203ec

0801c78c <_read_r>:
 801c78c:	b538      	push	{r3, r4, r5, lr}
 801c78e:	4d07      	ldr	r5, [pc, #28]	; (801c7ac <_read_r+0x20>)
 801c790:	4604      	mov	r4, r0
 801c792:	4608      	mov	r0, r1
 801c794:	4611      	mov	r1, r2
 801c796:	2200      	movs	r2, #0
 801c798:	602a      	str	r2, [r5, #0]
 801c79a:	461a      	mov	r2, r3
 801c79c:	f7e6 fe10 	bl	80033c0 <_read>
 801c7a0:	1c43      	adds	r3, r0, #1
 801c7a2:	d102      	bne.n	801c7aa <_read_r+0x1e>
 801c7a4:	682b      	ldr	r3, [r5, #0]
 801c7a6:	b103      	cbz	r3, 801c7aa <_read_r+0x1e>
 801c7a8:	6023      	str	r3, [r4, #0]
 801c7aa:	bd38      	pop	{r3, r4, r5, pc}
 801c7ac:	2000dd34 	.word	0x2000dd34

0801c7b0 <__swbuf_r>:
 801c7b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c7b2:	460e      	mov	r6, r1
 801c7b4:	4614      	mov	r4, r2
 801c7b6:	4605      	mov	r5, r0
 801c7b8:	b118      	cbz	r0, 801c7c2 <__swbuf_r+0x12>
 801c7ba:	6983      	ldr	r3, [r0, #24]
 801c7bc:	b90b      	cbnz	r3, 801c7c2 <__swbuf_r+0x12>
 801c7be:	f7fe ff81 	bl	801b6c4 <__sinit>
 801c7c2:	4b21      	ldr	r3, [pc, #132]	; (801c848 <__swbuf_r+0x98>)
 801c7c4:	429c      	cmp	r4, r3
 801c7c6:	d12b      	bne.n	801c820 <__swbuf_r+0x70>
 801c7c8:	686c      	ldr	r4, [r5, #4]
 801c7ca:	69a3      	ldr	r3, [r4, #24]
 801c7cc:	60a3      	str	r3, [r4, #8]
 801c7ce:	89a3      	ldrh	r3, [r4, #12]
 801c7d0:	071a      	lsls	r2, r3, #28
 801c7d2:	d52f      	bpl.n	801c834 <__swbuf_r+0x84>
 801c7d4:	6923      	ldr	r3, [r4, #16]
 801c7d6:	b36b      	cbz	r3, 801c834 <__swbuf_r+0x84>
 801c7d8:	6923      	ldr	r3, [r4, #16]
 801c7da:	6820      	ldr	r0, [r4, #0]
 801c7dc:	1ac0      	subs	r0, r0, r3
 801c7de:	6963      	ldr	r3, [r4, #20]
 801c7e0:	b2f6      	uxtb	r6, r6
 801c7e2:	4283      	cmp	r3, r0
 801c7e4:	4637      	mov	r7, r6
 801c7e6:	dc04      	bgt.n	801c7f2 <__swbuf_r+0x42>
 801c7e8:	4621      	mov	r1, r4
 801c7ea:	4628      	mov	r0, r5
 801c7ec:	f7ff fb18 	bl	801be20 <_fflush_r>
 801c7f0:	bb30      	cbnz	r0, 801c840 <__swbuf_r+0x90>
 801c7f2:	68a3      	ldr	r3, [r4, #8]
 801c7f4:	3b01      	subs	r3, #1
 801c7f6:	60a3      	str	r3, [r4, #8]
 801c7f8:	6823      	ldr	r3, [r4, #0]
 801c7fa:	1c5a      	adds	r2, r3, #1
 801c7fc:	6022      	str	r2, [r4, #0]
 801c7fe:	701e      	strb	r6, [r3, #0]
 801c800:	6963      	ldr	r3, [r4, #20]
 801c802:	3001      	adds	r0, #1
 801c804:	4283      	cmp	r3, r0
 801c806:	d004      	beq.n	801c812 <__swbuf_r+0x62>
 801c808:	89a3      	ldrh	r3, [r4, #12]
 801c80a:	07db      	lsls	r3, r3, #31
 801c80c:	d506      	bpl.n	801c81c <__swbuf_r+0x6c>
 801c80e:	2e0a      	cmp	r6, #10
 801c810:	d104      	bne.n	801c81c <__swbuf_r+0x6c>
 801c812:	4621      	mov	r1, r4
 801c814:	4628      	mov	r0, r5
 801c816:	f7ff fb03 	bl	801be20 <_fflush_r>
 801c81a:	b988      	cbnz	r0, 801c840 <__swbuf_r+0x90>
 801c81c:	4638      	mov	r0, r7
 801c81e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c820:	4b0a      	ldr	r3, [pc, #40]	; (801c84c <__swbuf_r+0x9c>)
 801c822:	429c      	cmp	r4, r3
 801c824:	d101      	bne.n	801c82a <__swbuf_r+0x7a>
 801c826:	68ac      	ldr	r4, [r5, #8]
 801c828:	e7cf      	b.n	801c7ca <__swbuf_r+0x1a>
 801c82a:	4b09      	ldr	r3, [pc, #36]	; (801c850 <__swbuf_r+0xa0>)
 801c82c:	429c      	cmp	r4, r3
 801c82e:	bf08      	it	eq
 801c830:	68ec      	ldreq	r4, [r5, #12]
 801c832:	e7ca      	b.n	801c7ca <__swbuf_r+0x1a>
 801c834:	4621      	mov	r1, r4
 801c836:	4628      	mov	r0, r5
 801c838:	f000 f80c 	bl	801c854 <__swsetup_r>
 801c83c:	2800      	cmp	r0, #0
 801c83e:	d0cb      	beq.n	801c7d8 <__swbuf_r+0x28>
 801c840:	f04f 37ff 	mov.w	r7, #4294967295
 801c844:	e7ea      	b.n	801c81c <__swbuf_r+0x6c>
 801c846:	bf00      	nop
 801c848:	080202d4 	.word	0x080202d4
 801c84c:	080202f4 	.word	0x080202f4
 801c850:	080202b4 	.word	0x080202b4

0801c854 <__swsetup_r>:
 801c854:	4b32      	ldr	r3, [pc, #200]	; (801c920 <__swsetup_r+0xcc>)
 801c856:	b570      	push	{r4, r5, r6, lr}
 801c858:	681d      	ldr	r5, [r3, #0]
 801c85a:	4606      	mov	r6, r0
 801c85c:	460c      	mov	r4, r1
 801c85e:	b125      	cbz	r5, 801c86a <__swsetup_r+0x16>
 801c860:	69ab      	ldr	r3, [r5, #24]
 801c862:	b913      	cbnz	r3, 801c86a <__swsetup_r+0x16>
 801c864:	4628      	mov	r0, r5
 801c866:	f7fe ff2d 	bl	801b6c4 <__sinit>
 801c86a:	4b2e      	ldr	r3, [pc, #184]	; (801c924 <__swsetup_r+0xd0>)
 801c86c:	429c      	cmp	r4, r3
 801c86e:	d10f      	bne.n	801c890 <__swsetup_r+0x3c>
 801c870:	686c      	ldr	r4, [r5, #4]
 801c872:	89a3      	ldrh	r3, [r4, #12]
 801c874:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801c878:	0719      	lsls	r1, r3, #28
 801c87a:	d42c      	bmi.n	801c8d6 <__swsetup_r+0x82>
 801c87c:	06dd      	lsls	r5, r3, #27
 801c87e:	d411      	bmi.n	801c8a4 <__swsetup_r+0x50>
 801c880:	2309      	movs	r3, #9
 801c882:	6033      	str	r3, [r6, #0]
 801c884:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801c888:	81a3      	strh	r3, [r4, #12]
 801c88a:	f04f 30ff 	mov.w	r0, #4294967295
 801c88e:	e03e      	b.n	801c90e <__swsetup_r+0xba>
 801c890:	4b25      	ldr	r3, [pc, #148]	; (801c928 <__swsetup_r+0xd4>)
 801c892:	429c      	cmp	r4, r3
 801c894:	d101      	bne.n	801c89a <__swsetup_r+0x46>
 801c896:	68ac      	ldr	r4, [r5, #8]
 801c898:	e7eb      	b.n	801c872 <__swsetup_r+0x1e>
 801c89a:	4b24      	ldr	r3, [pc, #144]	; (801c92c <__swsetup_r+0xd8>)
 801c89c:	429c      	cmp	r4, r3
 801c89e:	bf08      	it	eq
 801c8a0:	68ec      	ldreq	r4, [r5, #12]
 801c8a2:	e7e6      	b.n	801c872 <__swsetup_r+0x1e>
 801c8a4:	0758      	lsls	r0, r3, #29
 801c8a6:	d512      	bpl.n	801c8ce <__swsetup_r+0x7a>
 801c8a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c8aa:	b141      	cbz	r1, 801c8be <__swsetup_r+0x6a>
 801c8ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801c8b0:	4299      	cmp	r1, r3
 801c8b2:	d002      	beq.n	801c8ba <__swsetup_r+0x66>
 801c8b4:	4630      	mov	r0, r6
 801c8b6:	f7ff f80d 	bl	801b8d4 <_free_r>
 801c8ba:	2300      	movs	r3, #0
 801c8bc:	6363      	str	r3, [r4, #52]	; 0x34
 801c8be:	89a3      	ldrh	r3, [r4, #12]
 801c8c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801c8c4:	81a3      	strh	r3, [r4, #12]
 801c8c6:	2300      	movs	r3, #0
 801c8c8:	6063      	str	r3, [r4, #4]
 801c8ca:	6923      	ldr	r3, [r4, #16]
 801c8cc:	6023      	str	r3, [r4, #0]
 801c8ce:	89a3      	ldrh	r3, [r4, #12]
 801c8d0:	f043 0308 	orr.w	r3, r3, #8
 801c8d4:	81a3      	strh	r3, [r4, #12]
 801c8d6:	6923      	ldr	r3, [r4, #16]
 801c8d8:	b94b      	cbnz	r3, 801c8ee <__swsetup_r+0x9a>
 801c8da:	89a3      	ldrh	r3, [r4, #12]
 801c8dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801c8e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801c8e4:	d003      	beq.n	801c8ee <__swsetup_r+0x9a>
 801c8e6:	4621      	mov	r1, r4
 801c8e8:	4630      	mov	r0, r6
 801c8ea:	f000 f84d 	bl	801c988 <__smakebuf_r>
 801c8ee:	89a0      	ldrh	r0, [r4, #12]
 801c8f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801c8f4:	f010 0301 	ands.w	r3, r0, #1
 801c8f8:	d00a      	beq.n	801c910 <__swsetup_r+0xbc>
 801c8fa:	2300      	movs	r3, #0
 801c8fc:	60a3      	str	r3, [r4, #8]
 801c8fe:	6963      	ldr	r3, [r4, #20]
 801c900:	425b      	negs	r3, r3
 801c902:	61a3      	str	r3, [r4, #24]
 801c904:	6923      	ldr	r3, [r4, #16]
 801c906:	b943      	cbnz	r3, 801c91a <__swsetup_r+0xc6>
 801c908:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801c90c:	d1ba      	bne.n	801c884 <__swsetup_r+0x30>
 801c90e:	bd70      	pop	{r4, r5, r6, pc}
 801c910:	0781      	lsls	r1, r0, #30
 801c912:	bf58      	it	pl
 801c914:	6963      	ldrpl	r3, [r4, #20]
 801c916:	60a3      	str	r3, [r4, #8]
 801c918:	e7f4      	b.n	801c904 <__swsetup_r+0xb0>
 801c91a:	2000      	movs	r0, #0
 801c91c:	e7f7      	b.n	801c90e <__swsetup_r+0xba>
 801c91e:	bf00      	nop
 801c920:	200000b0 	.word	0x200000b0
 801c924:	080202d4 	.word	0x080202d4
 801c928:	080202f4 	.word	0x080202f4
 801c92c:	080202b4 	.word	0x080202b4

0801c930 <abort>:
 801c930:	b508      	push	{r3, lr}
 801c932:	2006      	movs	r0, #6
 801c934:	f000 f8b6 	bl	801caa4 <raise>
 801c938:	2001      	movs	r0, #1
 801c93a:	f7e6 fd37 	bl	80033ac <_exit>

0801c93e <__swhatbuf_r>:
 801c93e:	b570      	push	{r4, r5, r6, lr}
 801c940:	460e      	mov	r6, r1
 801c942:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c946:	2900      	cmp	r1, #0
 801c948:	b096      	sub	sp, #88	; 0x58
 801c94a:	4614      	mov	r4, r2
 801c94c:	461d      	mov	r5, r3
 801c94e:	da07      	bge.n	801c960 <__swhatbuf_r+0x22>
 801c950:	2300      	movs	r3, #0
 801c952:	602b      	str	r3, [r5, #0]
 801c954:	89b3      	ldrh	r3, [r6, #12]
 801c956:	061a      	lsls	r2, r3, #24
 801c958:	d410      	bmi.n	801c97c <__swhatbuf_r+0x3e>
 801c95a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801c95e:	e00e      	b.n	801c97e <__swhatbuf_r+0x40>
 801c960:	466a      	mov	r2, sp
 801c962:	f000 f8bb 	bl	801cadc <_fstat_r>
 801c966:	2800      	cmp	r0, #0
 801c968:	dbf2      	blt.n	801c950 <__swhatbuf_r+0x12>
 801c96a:	9a01      	ldr	r2, [sp, #4]
 801c96c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801c970:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801c974:	425a      	negs	r2, r3
 801c976:	415a      	adcs	r2, r3
 801c978:	602a      	str	r2, [r5, #0]
 801c97a:	e7ee      	b.n	801c95a <__swhatbuf_r+0x1c>
 801c97c:	2340      	movs	r3, #64	; 0x40
 801c97e:	2000      	movs	r0, #0
 801c980:	6023      	str	r3, [r4, #0]
 801c982:	b016      	add	sp, #88	; 0x58
 801c984:	bd70      	pop	{r4, r5, r6, pc}
	...

0801c988 <__smakebuf_r>:
 801c988:	898b      	ldrh	r3, [r1, #12]
 801c98a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801c98c:	079d      	lsls	r5, r3, #30
 801c98e:	4606      	mov	r6, r0
 801c990:	460c      	mov	r4, r1
 801c992:	d507      	bpl.n	801c9a4 <__smakebuf_r+0x1c>
 801c994:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801c998:	6023      	str	r3, [r4, #0]
 801c99a:	6123      	str	r3, [r4, #16]
 801c99c:	2301      	movs	r3, #1
 801c99e:	6163      	str	r3, [r4, #20]
 801c9a0:	b002      	add	sp, #8
 801c9a2:	bd70      	pop	{r4, r5, r6, pc}
 801c9a4:	ab01      	add	r3, sp, #4
 801c9a6:	466a      	mov	r2, sp
 801c9a8:	f7ff ffc9 	bl	801c93e <__swhatbuf_r>
 801c9ac:	9900      	ldr	r1, [sp, #0]
 801c9ae:	4605      	mov	r5, r0
 801c9b0:	4630      	mov	r0, r6
 801c9b2:	f7fe ffdf 	bl	801b974 <_malloc_r>
 801c9b6:	b948      	cbnz	r0, 801c9cc <__smakebuf_r+0x44>
 801c9b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c9bc:	059a      	lsls	r2, r3, #22
 801c9be:	d4ef      	bmi.n	801c9a0 <__smakebuf_r+0x18>
 801c9c0:	f023 0303 	bic.w	r3, r3, #3
 801c9c4:	f043 0302 	orr.w	r3, r3, #2
 801c9c8:	81a3      	strh	r3, [r4, #12]
 801c9ca:	e7e3      	b.n	801c994 <__smakebuf_r+0xc>
 801c9cc:	4b0d      	ldr	r3, [pc, #52]	; (801ca04 <__smakebuf_r+0x7c>)
 801c9ce:	62b3      	str	r3, [r6, #40]	; 0x28
 801c9d0:	89a3      	ldrh	r3, [r4, #12]
 801c9d2:	6020      	str	r0, [r4, #0]
 801c9d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c9d8:	81a3      	strh	r3, [r4, #12]
 801c9da:	9b00      	ldr	r3, [sp, #0]
 801c9dc:	6163      	str	r3, [r4, #20]
 801c9de:	9b01      	ldr	r3, [sp, #4]
 801c9e0:	6120      	str	r0, [r4, #16]
 801c9e2:	b15b      	cbz	r3, 801c9fc <__smakebuf_r+0x74>
 801c9e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c9e8:	4630      	mov	r0, r6
 801c9ea:	f000 f889 	bl	801cb00 <_isatty_r>
 801c9ee:	b128      	cbz	r0, 801c9fc <__smakebuf_r+0x74>
 801c9f0:	89a3      	ldrh	r3, [r4, #12]
 801c9f2:	f023 0303 	bic.w	r3, r3, #3
 801c9f6:	f043 0301 	orr.w	r3, r3, #1
 801c9fa:	81a3      	strh	r3, [r4, #12]
 801c9fc:	89a0      	ldrh	r0, [r4, #12]
 801c9fe:	4305      	orrs	r5, r0
 801ca00:	81a5      	strh	r5, [r4, #12]
 801ca02:	e7cd      	b.n	801c9a0 <__smakebuf_r+0x18>
 801ca04:	0801b65d 	.word	0x0801b65d

0801ca08 <_realloc_r>:
 801ca08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ca0a:	4607      	mov	r7, r0
 801ca0c:	4614      	mov	r4, r2
 801ca0e:	460e      	mov	r6, r1
 801ca10:	b921      	cbnz	r1, 801ca1c <_realloc_r+0x14>
 801ca12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801ca16:	4611      	mov	r1, r2
 801ca18:	f7fe bfac 	b.w	801b974 <_malloc_r>
 801ca1c:	b922      	cbnz	r2, 801ca28 <_realloc_r+0x20>
 801ca1e:	f7fe ff59 	bl	801b8d4 <_free_r>
 801ca22:	4625      	mov	r5, r4
 801ca24:	4628      	mov	r0, r5
 801ca26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ca28:	f000 f87a 	bl	801cb20 <_malloc_usable_size_r>
 801ca2c:	42a0      	cmp	r0, r4
 801ca2e:	d20f      	bcs.n	801ca50 <_realloc_r+0x48>
 801ca30:	4621      	mov	r1, r4
 801ca32:	4638      	mov	r0, r7
 801ca34:	f7fe ff9e 	bl	801b974 <_malloc_r>
 801ca38:	4605      	mov	r5, r0
 801ca3a:	2800      	cmp	r0, #0
 801ca3c:	d0f2      	beq.n	801ca24 <_realloc_r+0x1c>
 801ca3e:	4631      	mov	r1, r6
 801ca40:	4622      	mov	r2, r4
 801ca42:	f7fe ff17 	bl	801b874 <memcpy>
 801ca46:	4631      	mov	r1, r6
 801ca48:	4638      	mov	r0, r7
 801ca4a:	f7fe ff43 	bl	801b8d4 <_free_r>
 801ca4e:	e7e9      	b.n	801ca24 <_realloc_r+0x1c>
 801ca50:	4635      	mov	r5, r6
 801ca52:	e7e7      	b.n	801ca24 <_realloc_r+0x1c>

0801ca54 <_raise_r>:
 801ca54:	291f      	cmp	r1, #31
 801ca56:	b538      	push	{r3, r4, r5, lr}
 801ca58:	4604      	mov	r4, r0
 801ca5a:	460d      	mov	r5, r1
 801ca5c:	d904      	bls.n	801ca68 <_raise_r+0x14>
 801ca5e:	2316      	movs	r3, #22
 801ca60:	6003      	str	r3, [r0, #0]
 801ca62:	f04f 30ff 	mov.w	r0, #4294967295
 801ca66:	bd38      	pop	{r3, r4, r5, pc}
 801ca68:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801ca6a:	b112      	cbz	r2, 801ca72 <_raise_r+0x1e>
 801ca6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801ca70:	b94b      	cbnz	r3, 801ca86 <_raise_r+0x32>
 801ca72:	4620      	mov	r0, r4
 801ca74:	f000 f830 	bl	801cad8 <_getpid_r>
 801ca78:	462a      	mov	r2, r5
 801ca7a:	4601      	mov	r1, r0
 801ca7c:	4620      	mov	r0, r4
 801ca7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ca82:	f000 b817 	b.w	801cab4 <_kill_r>
 801ca86:	2b01      	cmp	r3, #1
 801ca88:	d00a      	beq.n	801caa0 <_raise_r+0x4c>
 801ca8a:	1c59      	adds	r1, r3, #1
 801ca8c:	d103      	bne.n	801ca96 <_raise_r+0x42>
 801ca8e:	2316      	movs	r3, #22
 801ca90:	6003      	str	r3, [r0, #0]
 801ca92:	2001      	movs	r0, #1
 801ca94:	e7e7      	b.n	801ca66 <_raise_r+0x12>
 801ca96:	2400      	movs	r4, #0
 801ca98:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801ca9c:	4628      	mov	r0, r5
 801ca9e:	4798      	blx	r3
 801caa0:	2000      	movs	r0, #0
 801caa2:	e7e0      	b.n	801ca66 <_raise_r+0x12>

0801caa4 <raise>:
 801caa4:	4b02      	ldr	r3, [pc, #8]	; (801cab0 <raise+0xc>)
 801caa6:	4601      	mov	r1, r0
 801caa8:	6818      	ldr	r0, [r3, #0]
 801caaa:	f7ff bfd3 	b.w	801ca54 <_raise_r>
 801caae:	bf00      	nop
 801cab0:	200000b0 	.word	0x200000b0

0801cab4 <_kill_r>:
 801cab4:	b538      	push	{r3, r4, r5, lr}
 801cab6:	4d07      	ldr	r5, [pc, #28]	; (801cad4 <_kill_r+0x20>)
 801cab8:	2300      	movs	r3, #0
 801caba:	4604      	mov	r4, r0
 801cabc:	4608      	mov	r0, r1
 801cabe:	4611      	mov	r1, r2
 801cac0:	602b      	str	r3, [r5, #0]
 801cac2:	f7e6 fc61 	bl	8003388 <_kill>
 801cac6:	1c43      	adds	r3, r0, #1
 801cac8:	d102      	bne.n	801cad0 <_kill_r+0x1c>
 801caca:	682b      	ldr	r3, [r5, #0]
 801cacc:	b103      	cbz	r3, 801cad0 <_kill_r+0x1c>
 801cace:	6023      	str	r3, [r4, #0]
 801cad0:	bd38      	pop	{r3, r4, r5, pc}
 801cad2:	bf00      	nop
 801cad4:	2000dd34 	.word	0x2000dd34

0801cad8 <_getpid_r>:
 801cad8:	f7e6 bc4e 	b.w	8003378 <_getpid>

0801cadc <_fstat_r>:
 801cadc:	b538      	push	{r3, r4, r5, lr}
 801cade:	4d07      	ldr	r5, [pc, #28]	; (801cafc <_fstat_r+0x20>)
 801cae0:	2300      	movs	r3, #0
 801cae2:	4604      	mov	r4, r0
 801cae4:	4608      	mov	r0, r1
 801cae6:	4611      	mov	r1, r2
 801cae8:	602b      	str	r3, [r5, #0]
 801caea:	f7e6 fcae 	bl	800344a <_fstat>
 801caee:	1c43      	adds	r3, r0, #1
 801caf0:	d102      	bne.n	801caf8 <_fstat_r+0x1c>
 801caf2:	682b      	ldr	r3, [r5, #0]
 801caf4:	b103      	cbz	r3, 801caf8 <_fstat_r+0x1c>
 801caf6:	6023      	str	r3, [r4, #0]
 801caf8:	bd38      	pop	{r3, r4, r5, pc}
 801cafa:	bf00      	nop
 801cafc:	2000dd34 	.word	0x2000dd34

0801cb00 <_isatty_r>:
 801cb00:	b538      	push	{r3, r4, r5, lr}
 801cb02:	4d06      	ldr	r5, [pc, #24]	; (801cb1c <_isatty_r+0x1c>)
 801cb04:	2300      	movs	r3, #0
 801cb06:	4604      	mov	r4, r0
 801cb08:	4608      	mov	r0, r1
 801cb0a:	602b      	str	r3, [r5, #0]
 801cb0c:	f7e6 fcad 	bl	800346a <_isatty>
 801cb10:	1c43      	adds	r3, r0, #1
 801cb12:	d102      	bne.n	801cb1a <_isatty_r+0x1a>
 801cb14:	682b      	ldr	r3, [r5, #0]
 801cb16:	b103      	cbz	r3, 801cb1a <_isatty_r+0x1a>
 801cb18:	6023      	str	r3, [r4, #0]
 801cb1a:	bd38      	pop	{r3, r4, r5, pc}
 801cb1c:	2000dd34 	.word	0x2000dd34

0801cb20 <_malloc_usable_size_r>:
 801cb20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801cb24:	1f18      	subs	r0, r3, #4
 801cb26:	2b00      	cmp	r3, #0
 801cb28:	bfbc      	itt	lt
 801cb2a:	580b      	ldrlt	r3, [r1, r0]
 801cb2c:	18c0      	addlt	r0, r0, r3
 801cb2e:	4770      	bx	lr

0801cb30 <_init>:
 801cb30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cb32:	bf00      	nop
 801cb34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cb36:	bc08      	pop	{r3}
 801cb38:	469e      	mov	lr, r3
 801cb3a:	4770      	bx	lr

0801cb3c <_fini>:
 801cb3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cb3e:	bf00      	nop
 801cb40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801cb42:	bc08      	pop	{r3}
 801cb44:	469e      	mov	lr, r3
 801cb46:	4770      	bx	lr
