<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_RDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_RDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r.html">Component : ALT_ECC_NANDR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp3d97c289926700ae7a633f82664efa5b"></a><a class="anchor" id="ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae9cd3be386750aed7ea803abfd641a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gae9cd3be386750aed7ea803abfd641a1e">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gae9cd3be386750aed7ea803abfd641a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0295f17b00275ac70effa4dab1225937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga0295f17b00275ac70effa4dab1225937">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0295f17b00275ac70effa4dab1225937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa33a6adf2804cc03d637fca7ff080af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gaa33a6adf2804cc03d637fca7ff080af7">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaa33a6adf2804cc03d637fca7ff080af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ab578154e49c36ae4591bfe12f5256a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga0ab578154e49c36ae4591bfe12f5256a">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga0ab578154e49c36ae4591bfe12f5256a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f8f318fdcea3c655ee23edd25357e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gab0f8f318fdcea3c655ee23edd25357e3">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:gab0f8f318fdcea3c655ee23edd25357e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3b77a1709f9ca803c28d643156743e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga6f3b77a1709f9ca803c28d643156743e">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6f3b77a1709f9ca803c28d643156743e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe134b8d30bd956330c2bbde3a660fb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gabe134b8d30bd956330c2bbde3a660fb9">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gabe134b8d30bd956330c2bbde3a660fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06000a599d60b96570b4b06efc5d274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gae06000a599d60b96570b4b06efc5d274">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:gae06000a599d60b96570b4b06efc5d274"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp480d8f5217255a9f539ba9abbf79175b"></a><a class="anchor" id="ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5f8e93a1e3d3dd8f2a7d297b46c2874a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga5f8e93a1e3d3dd8f2a7d297b46c2874a">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5f8e93a1e3d3dd8f2a7d297b46c2874a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc84f909f13836d8f99c439b417670b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gaccc84f909f13836d8f99c439b417670b">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gaccc84f909f13836d8f99c439b417670b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf1c493dfa8a157b703c114c29b9815e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gacf1c493dfa8a157b703c114c29b9815e">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gacf1c493dfa8a157b703c114c29b9815e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05b394f1d1e28ac245625cf1dd5b25d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga05b394f1d1e28ac245625cf1dd5b25d3">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga05b394f1d1e28ac245625cf1dd5b25d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e92006e0b29f07b810d17c6a06ed8e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga0e92006e0b29f07b810d17c6a06ed8e1">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga0e92006e0b29f07b810d17c6a06ed8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf62b1775382034a0619c93e9c63707c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gacf62b1775382034a0619c93e9c63707c">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacf62b1775382034a0619c93e9c63707c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a95c390a9069add894aa998ca4997d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga6a95c390a9069add894aa998ca4997d0">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga6a95c390a9069add894aa998ca4997d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f7738f24bcc7e47e67ceccfbe5b64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga71f7738f24bcc7e47e67ceccfbe5b64c">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga71f7738f24bcc7e47e67ceccfbe5b64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc99a531b45620630a75303e5f2aeef23"></a><a class="anchor" id="ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa5f73a7c43428c09c66ff19a44783fd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gaa5f73a7c43428c09c66ff19a44783fd5">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaa5f73a7c43428c09c66ff19a44783fd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7049ff5fc484e9c95fdc913d99d8500e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga7049ff5fc484e9c95fdc913d99d8500e">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga7049ff5fc484e9c95fdc913d99d8500e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b341a2b08e3462742bb4813853a7f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga7b341a2b08e3462742bb4813853a7f42">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga7b341a2b08e3462742bb4813853a7f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17dd7d6f24e1adf5aafd52289da0c21d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga17dd7d6f24e1adf5aafd52289da0c21d">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:ga17dd7d6f24e1adf5aafd52289da0c21d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39867986a2e2b474f3d2116f72ca7dbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga39867986a2e2b474f3d2116f72ca7dbf">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga39867986a2e2b474f3d2116f72ca7dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a502677c91f2373923db8606ba7c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gad7a502677c91f2373923db8606ba7c98">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad7a502677c91f2373923db8606ba7c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357ffd1c7b6c6e85f73cfaa2603edb9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga357ffd1c7b6c6e85f73cfaa2603edb9e">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga357ffd1c7b6c6e85f73cfaa2603edb9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ccde5f33c242069e04a59f044dc63f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga57ccde5f33c242069e04a59f044dc63f">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga57ccde5f33c242069e04a59f044dc63f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc006fa5febcfcc7778fa502c3f268643"></a><a class="anchor" id="ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf85b36f0c7a5682b2045ff8a5227855c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gaf85b36f0c7a5682b2045ff8a5227855c">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaf85b36f0c7a5682b2045ff8a5227855c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff6360e0b7d703468d2515317d166dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gaff6360e0b7d703468d2515317d166dc7">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaff6360e0b7d703468d2515317d166dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d553579c1457bc6766a23987ce68be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga6d553579c1457bc6766a23987ce68be5">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga6d553579c1457bc6766a23987ce68be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143770074a07545c39d88cd7e4a5ad00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga143770074a07545c39d88cd7e4a5ad00">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga143770074a07545c39d88cd7e4a5ad00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f0e810ddcbf2d5cca0365e25926d53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga1f0e810ddcbf2d5cca0365e25926d53c">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga1f0e810ddcbf2d5cca0365e25926d53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga649d062006319c131f4a6e01da252731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga649d062006319c131f4a6e01da252731">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga649d062006319c131f4a6e01da252731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa06a758aabbd399ddb2a50982263fe8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gaa06a758aabbd399ddb2a50982263fe8a">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:gaa06a758aabbd399ddb2a50982263fe8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2dcbb714c277e86725c89489106f4eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gaa2dcbb714c277e86725c89489106f4eb">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:gaa2dcbb714c277e86725c89489106f4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDR_RDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac869254476873112de113e478f1352d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gac869254476873112de113e478f1352d6">ALT_ECC_NANDR_RDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac869254476873112de113e478f1352d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5beb3799218251fc0d9318ca0cebcbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga5beb3799218251fc0d9318ca0cebcbd6">ALT_ECC_NANDR_RDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="separator:ga5beb3799218251fc0d9318ca0cebcbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e80b74f4a9898bce561aa91deb1f963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga5e80b74f4a9898bce561aa91deb1f963">ALT_ECC_NANDR_RDATAECC1BUS_ADDR</a>(base)&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga5beb3799218251fc0d9318ca0cebcbd6">ALT_ECC_NANDR_RDATAECC1BUS_OFST</a>))</td></tr>
<tr class="separator:ga5e80b74f4a9898bce561aa91deb1f963"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gabcebd802d1c64ef2e9ea0c07462dcd5d"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDR_RDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gabcebd802d1c64ef2e9ea0c07462dcd5d">ALT_ECC_NANDR_RDATAECC1BUS_t</a></td></tr>
<tr class="separator:gabcebd802d1c64ef2e9ea0c07462dcd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_NANDR_RDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDR_RDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6ac87c2e157ce0ec988e421bf7b79109"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7df78557e1a48e7b50c57ec75a48d60b"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7aabfdaa48f299b6b80a83e05bf72ef3"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9fcc03fbbad14b777efd7cbd4573d723"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaf4ac14144948d9fa6a6582cf7374194"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac1ffe35c83a73c22b247e930244479a5"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a80f290dad858de58bbe35db1af040840"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4e90b05d1aa3932b8ce71659a5051cd3"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gae9cd3be386750aed7ea803abfd641a1e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0295f17b00275ac70effa4dab1225937"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa33a6adf2804cc03d637fca7ff080af7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0ab578154e49c36ae4591bfe12f5256a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab0f8f318fdcea3c655ee23edd25357e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6f3b77a1709f9ca803c28d643156743e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabe134b8d30bd956330c2bbde3a660fb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gae06000a599d60b96570b4b06efc5d274"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5f8e93a1e3d3dd8f2a7d297b46c2874a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaccc84f909f13836d8f99c439b417670b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacf1c493dfa8a157b703c114c29b9815e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga05b394f1d1e28ac245625cf1dd5b25d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0e92006e0b29f07b810d17c6a06ed8e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacf62b1775382034a0619c93e9c63707c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6a95c390a9069add894aa998ca4997d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga71f7738f24bcc7e47e67ceccfbe5b64c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa5f73a7c43428c09c66ff19a44783fd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7049ff5fc484e9c95fdc913d99d8500e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7b341a2b08e3462742bb4813853a7f42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga17dd7d6f24e1adf5aafd52289da0c21d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga39867986a2e2b474f3d2116f72ca7dbf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad7a502677c91f2373923db8606ba7c98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga357ffd1c7b6c6e85f73cfaa2603edb9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga57ccde5f33c242069e04a59f044dc63f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf85b36f0c7a5682b2045ff8a5227855c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaff6360e0b7d703468d2515317d166dc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6d553579c1457bc6766a23987ce68be5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga143770074a07545c39d88cd7e4a5ad00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1f0e810ddcbf2d5cca0365e25926d53c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga649d062006319c131f4a6e01da252731"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa06a758aabbd399ddb2a50982263fe8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa2dcbb714c277e86725c89489106f4eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_NANDR_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac869254476873112de113e478f1352d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDR_RDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga5beb3799218251fc0d9318ca0cebcbd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_OFST&#160;&#160;&#160;0x68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDR_RDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<a class="anchor" id="ga5e80b74f4a9898bce561aa91deb1f963"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_NANDR_RDATAECC1BUS_ADDR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">base</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, (base)) + <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#ga5beb3799218251fc0d9318ca0cebcbd6">ALT_ECC_NANDR_RDATAECC1BUS_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDR_RDATAECC1BUS</a> register. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gabcebd802d1c64ef2e9ea0c07462dcd5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_NANDR_RDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html#gabcebd802d1c64ef2e9ea0c07462dcd5d">ALT_ECC_NANDR_RDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___n_a_n_d_r___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_NANDR_RDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:39 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
