
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity ROM is
    Port(enable: in std_logic;
         address: in std_logic_vector(5 downto 0);
         data1: out std_logic_vector(7 downto 0);
         data2: out std_logic_vector(7 downto 0);
         lbl: out std_logic
    );
end ROM;

architecture Behavioral of ROM is
    -- 7 + 7 + 1
    type rom is array(0 to 60) of std_logic_vector(16 downto 0);   
    signal rom_mem : rom := (
        "00111101001001101", 
        "01001001000010101",
        "00110001001000011",
        "01010100000100111",
        "01010011000100101",
        "00111010000100011",
        "00110001001100011",
        "01011010001011001",
        "00101111001100011",
        "01001000001000011",
        "01100010000111101",
        "01001100000110101",
        "01001010001001111",
        "01000001000110001",
        "01010111000110001",
        "01010101001001001",
        "01000001001001101",
        "01100000001011101",
        "00110010000100001",
        "01010101001100001",
        "01010001001011111",
        "01010000001011111",
        "01000101000100111",
        "00101001000010101",
        "01010001000101001",
        "00111111001001101",
        "00101000000101001",
        "01100001000100011",
        "01010011000111001",
        "00101110001001001",
        "01111110001110000",
        "10010111010001010",
        "01111001001110010",
        "01101101010000010",
        "01101101001110000",
        "01101101001111100",
        "10000110010001010",
        "10001111010101100",
        "01100111010000100",
        "10010001010011010",
        "01101010001111110",
        "10010000010000100",
        "01111001010011110",
        "01110111010000010",
        "10011001010000110",
        "01110000010000100",
        "10010011010010110",
        "01100110010011110",
        "01101111010100100",
        "10010001010011010",
        "01110100010110000",
        "10011010001101110",
        "01111011001101000",
        "10010100001101000",
        "01101000010110010",
        "01110110010101010",
        "01110111010010010",
        "10010011010000000",
        "10011010010001010",
        "01111101010011100",
        others => "00000000000000000"
    );
    signal data_out : std_logic_vector(16 downto 0);
    begin
        output_data:process(enable)
        begin
            if enable = '1' then
                data_out <= rom_mem(conv_integer(address));
                data1 <= data_out(8 downto 1);
                data2 <= data_out(16 downto 9);
                lbl <= data_out(0);
            end if;
        end process;
        
    end Behavioral;
   
