
RTOSII-Eddandrade-TP1-ParteA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e90  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  08006060  08006060  00016060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061cc  080061cc  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  080061cc  080061cc  000161cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080061d4  080061d4  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080061d4  080061d4  000161d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080061d8  080061d8  000161d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080061dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004258  20000090  0800626c  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200042e8  0800626c  000242e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017e57  00000000  00000000  00020103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b8d  00000000  00000000  00037f5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001440  00000000  00000000  0003bae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f92  00000000  00000000  0003cf28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026081  00000000  00000000  0003deba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019f00  00000000  00000000  00063f3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbd8f  00000000  00000000  0007de3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005c2c  00000000  00000000  00159bcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  0015f7f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006048 	.word	0x08006048

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	08006048 	.word	0x08006048

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	; (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	; (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	; 0x80
 80005c8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	200000ac 	.word	0x200000ac
 80005dc:	2000014c 	.word	0x2000014c

080005e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b088      	sub	sp, #32
 80005e4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e6:	f000 fb61 	bl	8000cac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ea:	f000 f81f 	bl	800062c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ee:	f000 f8b5 	bl	800075c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005f2:	f000 f889 	bl	8000708 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 80005f6:	f004 fbd7 	bl	8004da8 <app_init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005fa:	4b0a      	ldr	r3, [pc, #40]	; (8000624 <main+0x44>)
 80005fc:	1d3c      	adds	r4, r7, #4
 80005fe:	461d      	mov	r5, r3
 8000600:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000602:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000604:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000608:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800060c:	1d3b      	adds	r3, r7, #4
 800060e:	2100      	movs	r1, #0
 8000610:	4618      	mov	r0, r3
 8000612:	f002 faf6 	bl	8002c02 <osThreadCreate>
 8000616:	4603      	mov	r3, r0
 8000618:	4a03      	ldr	r2, [pc, #12]	; (8000628 <main+0x48>)
 800061a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800061c:	f002 faea 	bl	8002bf4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000620:	e7fe      	b.n	8000620 <main+0x40>
 8000622:	bf00      	nop
 8000624:	0800606c 	.word	0x0800606c
 8000628:	20000390 	.word	0x20000390

0800062c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	b094      	sub	sp, #80	; 0x50
 8000630:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000632:	f107 031c 	add.w	r3, r7, #28
 8000636:	2234      	movs	r2, #52	; 0x34
 8000638:	2100      	movs	r1, #0
 800063a:	4618      	mov	r0, r3
 800063c:	f004 fee3 	bl	8005406 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000640:	f107 0308 	add.w	r3, r7, #8
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
 800064e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000650:	2300      	movs	r3, #0
 8000652:	607b      	str	r3, [r7, #4]
 8000654:	4b2a      	ldr	r3, [pc, #168]	; (8000700 <SystemClock_Config+0xd4>)
 8000656:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000658:	4a29      	ldr	r2, [pc, #164]	; (8000700 <SystemClock_Config+0xd4>)
 800065a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800065e:	6413      	str	r3, [r2, #64]	; 0x40
 8000660:	4b27      	ldr	r3, [pc, #156]	; (8000700 <SystemClock_Config+0xd4>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000664:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800066c:	2300      	movs	r3, #0
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	4b24      	ldr	r3, [pc, #144]	; (8000704 <SystemClock_Config+0xd8>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000678:	4a22      	ldr	r2, [pc, #136]	; (8000704 <SystemClock_Config+0xd8>)
 800067a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800067e:	6013      	str	r3, [r2, #0]
 8000680:	4b20      	ldr	r3, [pc, #128]	; (8000704 <SystemClock_Config+0xd8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800068c:	2302      	movs	r3, #2
 800068e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000690:	2301      	movs	r3, #1
 8000692:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000694:	2310      	movs	r3, #16
 8000696:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000698:	2302      	movs	r3, #2
 800069a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800069c:	2300      	movs	r3, #0
 800069e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006a0:	2310      	movs	r3, #16
 80006a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006a4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006a8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006aa:	2304      	movs	r3, #4
 80006ac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006ae:	2302      	movs	r3, #2
 80006b0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006b2:	2302      	movs	r3, #2
 80006b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b6:	f107 031c 	add.w	r3, r7, #28
 80006ba:	4618      	mov	r0, r3
 80006bc:	f001 f974 	bl	80019a8 <HAL_RCC_OscConfig>
 80006c0:	4603      	mov	r3, r0
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d001      	beq.n	80006ca <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006c6:	f000 f8db 	bl	8000880 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ca:	230f      	movs	r3, #15
 80006cc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ce:	2302      	movs	r3, #2
 80006d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006dc:	2300      	movs	r3, #0
 80006de:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006e0:	f107 0308 	add.w	r3, r7, #8
 80006e4:	2102      	movs	r1, #2
 80006e6:	4618      	mov	r0, r3
 80006e8:	f000 fde2 	bl	80012b0 <HAL_RCC_ClockConfig>
 80006ec:	4603      	mov	r3, r0
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80006f2:	f000 f8c5 	bl	8000880 <Error_Handler>
  }
}
 80006f6:	bf00      	nop
 80006f8:	3750      	adds	r7, #80	; 0x50
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40023800 	.word	0x40023800
 8000704:	40007000 	.word	0x40007000

08000708 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800070c:	4b11      	ldr	r3, [pc, #68]	; (8000754 <MX_USART2_UART_Init+0x4c>)
 800070e:	4a12      	ldr	r2, [pc, #72]	; (8000758 <MX_USART2_UART_Init+0x50>)
 8000710:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000712:	4b10      	ldr	r3, [pc, #64]	; (8000754 <MX_USART2_UART_Init+0x4c>)
 8000714:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000718:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <MX_USART2_UART_Init+0x4c>)
 800071c:	2200      	movs	r2, #0
 800071e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000720:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <MX_USART2_UART_Init+0x4c>)
 8000722:	2200      	movs	r2, #0
 8000724:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000726:	4b0b      	ldr	r3, [pc, #44]	; (8000754 <MX_USART2_UART_Init+0x4c>)
 8000728:	2200      	movs	r2, #0
 800072a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800072c:	4b09      	ldr	r3, [pc, #36]	; (8000754 <MX_USART2_UART_Init+0x4c>)
 800072e:	220c      	movs	r2, #12
 8000730:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000732:	4b08      	ldr	r3, [pc, #32]	; (8000754 <MX_USART2_UART_Init+0x4c>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000738:	4b06      	ldr	r3, [pc, #24]	; (8000754 <MX_USART2_UART_Init+0x4c>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800073e:	4805      	ldr	r0, [pc, #20]	; (8000754 <MX_USART2_UART_Init+0x4c>)
 8000740:	f001 fe7e 	bl	8002440 <HAL_UART_Init>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800074a:	f000 f899 	bl	8000880 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800074e:	bf00      	nop
 8000750:	bd80      	pop	{r7, pc}
 8000752:	bf00      	nop
 8000754:	2000034c 	.word	0x2000034c
 8000758:	40004400 	.word	0x40004400

0800075c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b08a      	sub	sp, #40	; 0x28
 8000760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000762:	f107 0314 	add.w	r3, r7, #20
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
 800076e:	60da      	str	r2, [r3, #12]
 8000770:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000772:	2300      	movs	r3, #0
 8000774:	613b      	str	r3, [r7, #16]
 8000776:	4b32      	ldr	r3, [pc, #200]	; (8000840 <MX_GPIO_Init+0xe4>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	4a31      	ldr	r2, [pc, #196]	; (8000840 <MX_GPIO_Init+0xe4>)
 800077c:	f043 0304 	orr.w	r3, r3, #4
 8000780:	6313      	str	r3, [r2, #48]	; 0x30
 8000782:	4b2f      	ldr	r3, [pc, #188]	; (8000840 <MX_GPIO_Init+0xe4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	f003 0304 	and.w	r3, r3, #4
 800078a:	613b      	str	r3, [r7, #16]
 800078c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
 8000792:	4b2b      	ldr	r3, [pc, #172]	; (8000840 <MX_GPIO_Init+0xe4>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	4a2a      	ldr	r2, [pc, #168]	; (8000840 <MX_GPIO_Init+0xe4>)
 8000798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800079c:	6313      	str	r3, [r2, #48]	; 0x30
 800079e:	4b28      	ldr	r3, [pc, #160]	; (8000840 <MX_GPIO_Init+0xe4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007a6:	60fb      	str	r3, [r7, #12]
 80007a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	60bb      	str	r3, [r7, #8]
 80007ae:	4b24      	ldr	r3, [pc, #144]	; (8000840 <MX_GPIO_Init+0xe4>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a23      	ldr	r2, [pc, #140]	; (8000840 <MX_GPIO_Init+0xe4>)
 80007b4:	f043 0301 	orr.w	r3, r3, #1
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b21      	ldr	r3, [pc, #132]	; (8000840 <MX_GPIO_Init+0xe4>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0301 	and.w	r3, r3, #1
 80007c2:	60bb      	str	r3, [r7, #8]
 80007c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	4b1d      	ldr	r3, [pc, #116]	; (8000840 <MX_GPIO_Init+0xe4>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	4a1c      	ldr	r2, [pc, #112]	; (8000840 <MX_GPIO_Init+0xe4>)
 80007d0:	f043 0302 	orr.w	r3, r3, #2
 80007d4:	6313      	str	r3, [r2, #48]	; 0x30
 80007d6:	4b1a      	ldr	r3, [pc, #104]	; (8000840 <MX_GPIO_Init+0xe4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	f003 0302 	and.w	r3, r3, #2
 80007de:	607b      	str	r3, [r7, #4]
 80007e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8|LD1_Pin, GPIO_PIN_RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 61a4 	mov.w	r1, #1312	; 0x520
 80007e8:	4816      	ldr	r0, [pc, #88]	; (8000844 <MX_GPIO_Init+0xe8>)
 80007ea:	f000 fd2f 	bl	800124c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80007ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80007f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80007f4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80007f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80007fe:	f107 0314 	add.w	r3, r7, #20
 8000802:	4619      	mov	r1, r3
 8000804:	4810      	ldr	r0, [pc, #64]	; (8000848 <MX_GPIO_Init+0xec>)
 8000806:	f000 fb75 	bl	8000ef4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8|LD1_Pin;
 800080a:	f44f 63a4 	mov.w	r3, #1312	; 0x520
 800080e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000810:	2301      	movs	r3, #1
 8000812:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	2300      	movs	r3, #0
 8000816:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000818:	2300      	movs	r3, #0
 800081a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800081c:	f107 0314 	add.w	r3, r7, #20
 8000820:	4619      	mov	r1, r3
 8000822:	4808      	ldr	r0, [pc, #32]	; (8000844 <MX_GPIO_Init+0xe8>)
 8000824:	f000 fb66 	bl	8000ef4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000828:	2200      	movs	r2, #0
 800082a:	2105      	movs	r1, #5
 800082c:	2028      	movs	r0, #40	; 0x28
 800082e:	f000 fb37 	bl	8000ea0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000832:	2028      	movs	r0, #40	; 0x28
 8000834:	f000 fb50 	bl	8000ed8 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000838:	bf00      	nop
 800083a:	3728      	adds	r7, #40	; 0x28
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	40023800 	.word	0x40023800
 8000844:	40020000 	.word	0x40020000
 8000848:	40020800 	.word	0x40020800

0800084c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000854:	2001      	movs	r0, #1
 8000856:	f002 fa20 	bl	8002c9a <osDelay>
 800085a:	e7fb      	b.n	8000854 <StartDefaultTask+0x8>

0800085c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a04      	ldr	r2, [pc, #16]	; (800087c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d101      	bne.n	8000872 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800086e:	f000 fa3f 	bl	8000cf0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000872:	bf00      	nop
 8000874:	3708      	adds	r7, #8
 8000876:	46bd      	mov	sp, r7
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40010000 	.word	0x40010000

08000880 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000884:	b672      	cpsid	i
}
 8000886:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000888:	e7fe      	b.n	8000888 <Error_Handler+0x8>
	...

0800088c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000892:	2300      	movs	r3, #0
 8000894:	607b      	str	r3, [r7, #4]
 8000896:	4b12      	ldr	r3, [pc, #72]	; (80008e0 <HAL_MspInit+0x54>)
 8000898:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800089a:	4a11      	ldr	r2, [pc, #68]	; (80008e0 <HAL_MspInit+0x54>)
 800089c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008a0:	6453      	str	r3, [r2, #68]	; 0x44
 80008a2:	4b0f      	ldr	r3, [pc, #60]	; (80008e0 <HAL_MspInit+0x54>)
 80008a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008aa:	607b      	str	r3, [r7, #4]
 80008ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	603b      	str	r3, [r7, #0]
 80008b2:	4b0b      	ldr	r3, [pc, #44]	; (80008e0 <HAL_MspInit+0x54>)
 80008b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008b6:	4a0a      	ldr	r2, [pc, #40]	; (80008e0 <HAL_MspInit+0x54>)
 80008b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008bc:	6413      	str	r3, [r2, #64]	; 0x40
 80008be:	4b08      	ldr	r3, [pc, #32]	; (80008e0 <HAL_MspInit+0x54>)
 80008c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c6:	603b      	str	r3, [r7, #0]
 80008c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008ca:	2200      	movs	r2, #0
 80008cc:	210f      	movs	r1, #15
 80008ce:	f06f 0001 	mvn.w	r0, #1
 80008d2:	f000 fae5 	bl	8000ea0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008d6:	bf00      	nop
 80008d8:	3708      	adds	r7, #8
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800

080008e4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08a      	sub	sp, #40	; 0x28
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ec:	f107 0314 	add.w	r3, r7, #20
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
 80008f8:	60da      	str	r2, [r3, #12]
 80008fa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a19      	ldr	r2, [pc, #100]	; (8000968 <HAL_UART_MspInit+0x84>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d12b      	bne.n	800095e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	613b      	str	r3, [r7, #16]
 800090a:	4b18      	ldr	r3, [pc, #96]	; (800096c <HAL_UART_MspInit+0x88>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090e:	4a17      	ldr	r2, [pc, #92]	; (800096c <HAL_UART_MspInit+0x88>)
 8000910:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000914:	6413      	str	r3, [r2, #64]	; 0x40
 8000916:	4b15      	ldr	r3, [pc, #84]	; (800096c <HAL_UART_MspInit+0x88>)
 8000918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	60fb      	str	r3, [r7, #12]
 8000926:	4b11      	ldr	r3, [pc, #68]	; (800096c <HAL_UART_MspInit+0x88>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	4a10      	ldr	r2, [pc, #64]	; (800096c <HAL_UART_MspInit+0x88>)
 800092c:	f043 0301 	orr.w	r3, r3, #1
 8000930:	6313      	str	r3, [r2, #48]	; 0x30
 8000932:	4b0e      	ldr	r3, [pc, #56]	; (800096c <HAL_UART_MspInit+0x88>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	f003 0301 	and.w	r3, r3, #1
 800093a:	60fb      	str	r3, [r7, #12]
 800093c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800093e:	230c      	movs	r3, #12
 8000940:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	2302      	movs	r3, #2
 8000944:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800094a:	2303      	movs	r3, #3
 800094c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800094e:	2307      	movs	r3, #7
 8000950:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000952:	f107 0314 	add.w	r3, r7, #20
 8000956:	4619      	mov	r1, r3
 8000958:	4805      	ldr	r0, [pc, #20]	; (8000970 <HAL_UART_MspInit+0x8c>)
 800095a:	f000 facb 	bl	8000ef4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800095e:	bf00      	nop
 8000960:	3728      	adds	r7, #40	; 0x28
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40004400 	.word	0x40004400
 800096c:	40023800 	.word	0x40023800
 8000970:	40020000 	.word	0x40020000

08000974 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08c      	sub	sp, #48	; 0x30
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 800097c:	2300      	movs	r3, #0
 800097e:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000980:	2300      	movs	r3, #0
 8000982:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000984:	2300      	movs	r3, #0
 8000986:	60bb      	str	r3, [r7, #8]
 8000988:	4b2e      	ldr	r3, [pc, #184]	; (8000a44 <HAL_InitTick+0xd0>)
 800098a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098c:	4a2d      	ldr	r2, [pc, #180]	; (8000a44 <HAL_InitTick+0xd0>)
 800098e:	f043 0301 	orr.w	r3, r3, #1
 8000992:	6453      	str	r3, [r2, #68]	; 0x44
 8000994:	4b2b      	ldr	r3, [pc, #172]	; (8000a44 <HAL_InitTick+0xd0>)
 8000996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000998:	f003 0301 	and.w	r3, r3, #1
 800099c:	60bb      	str	r3, [r7, #8]
 800099e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009a0:	f107 020c 	add.w	r2, r7, #12
 80009a4:	f107 0310 	add.w	r3, r7, #16
 80009a8:	4611      	mov	r1, r2
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 fd9a 	bl	80014e4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009b0:	f000 fd84 	bl	80014bc <HAL_RCC_GetPCLK2Freq>
 80009b4:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009b8:	4a23      	ldr	r2, [pc, #140]	; (8000a48 <HAL_InitTick+0xd4>)
 80009ba:	fba2 2303 	umull	r2, r3, r2, r3
 80009be:	0c9b      	lsrs	r3, r3, #18
 80009c0:	3b01      	subs	r3, #1
 80009c2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009c4:	4b21      	ldr	r3, [pc, #132]	; (8000a4c <HAL_InitTick+0xd8>)
 80009c6:	4a22      	ldr	r2, [pc, #136]	; (8000a50 <HAL_InitTick+0xdc>)
 80009c8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80009ca:	4b20      	ldr	r3, [pc, #128]	; (8000a4c <HAL_InitTick+0xd8>)
 80009cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009d0:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009d2:	4a1e      	ldr	r2, [pc, #120]	; (8000a4c <HAL_InitTick+0xd8>)
 80009d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009d6:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80009d8:	4b1c      	ldr	r3, [pc, #112]	; (8000a4c <HAL_InitTick+0xd8>)
 80009da:	2200      	movs	r2, #0
 80009dc:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009de:	4b1b      	ldr	r3, [pc, #108]	; (8000a4c <HAL_InitTick+0xd8>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009e4:	4b19      	ldr	r3, [pc, #100]	; (8000a4c <HAL_InitTick+0xd8>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80009ea:	4818      	ldr	r0, [pc, #96]	; (8000a4c <HAL_InitTick+0xd8>)
 80009ec:	f001 fa7a 	bl	8001ee4 <HAL_TIM_Base_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80009f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d11b      	bne.n	8000a36 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80009fe:	4813      	ldr	r0, [pc, #76]	; (8000a4c <HAL_InitTick+0xd8>)
 8000a00:	f001 faca 	bl	8001f98 <HAL_TIM_Base_Start_IT>
 8000a04:	4603      	mov	r3, r0
 8000a06:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000a0a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d111      	bne.n	8000a36 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a12:	2019      	movs	r0, #25
 8000a14:	f000 fa60 	bl	8000ed8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2b0f      	cmp	r3, #15
 8000a1c:	d808      	bhi.n	8000a30 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	6879      	ldr	r1, [r7, #4]
 8000a22:	2019      	movs	r0, #25
 8000a24:	f000 fa3c 	bl	8000ea0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a28:	4a0a      	ldr	r2, [pc, #40]	; (8000a54 <HAL_InitTick+0xe0>)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6013      	str	r3, [r2, #0]
 8000a2e:	e002      	b.n	8000a36 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a30:	2301      	movs	r3, #1
 8000a32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3730      	adds	r7, #48	; 0x30
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	40023800 	.word	0x40023800
 8000a48:	431bde83 	.word	0x431bde83
 8000a4c:	20000394 	.word	0x20000394
 8000a50:	40010000 	.word	0x40010000
 8000a54:	20000004 	.word	0x20000004

08000a58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <NMI_Handler+0x4>

08000a5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a62:	e7fe      	b.n	8000a62 <HardFault_Handler+0x4>

08000a64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a68:	e7fe      	b.n	8000a68 <MemManage_Handler+0x4>

08000a6a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a6e:	e7fe      	b.n	8000a6e <BusFault_Handler+0x4>

08000a70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a74:	e7fe      	b.n	8000a74 <UsageFault_Handler+0x4>

08000a76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a76:	b480      	push	{r7}
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a7a:	bf00      	nop
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr

08000a84 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a88:	4802      	ldr	r0, [pc, #8]	; (8000a94 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000a8a:	f001 faf5 	bl	8002078 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000394 	.word	0x20000394

08000a98 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000a9c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000aa0:	f000 fbee 	bl	8001280 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000aa8:	b480      	push	{r7}
 8000aaa:	af00      	add	r7, sp, #0
  return 1;
 8000aac:	2301      	movs	r3, #1
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab6:	4770      	bx	lr

08000ab8 <_kill>:

int _kill(int pid, int sig)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b082      	sub	sp, #8
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]
 8000ac0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000ac2:	f004 fd45 	bl	8005550 <__errno>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2216      	movs	r2, #22
 8000aca:	601a      	str	r2, [r3, #0]
  return -1;
 8000acc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}

08000ad8 <_exit>:

void _exit (int status)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ae4:	6878      	ldr	r0, [r7, #4]
 8000ae6:	f7ff ffe7 	bl	8000ab8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000aea:	e7fe      	b.n	8000aea <_exit+0x12>

08000aec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	60f8      	str	r0, [r7, #12]
 8000af4:	60b9      	str	r1, [r7, #8]
 8000af6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000af8:	2300      	movs	r3, #0
 8000afa:	617b      	str	r3, [r7, #20]
 8000afc:	e00a      	b.n	8000b14 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000afe:	f3af 8000 	nop.w
 8000b02:	4601      	mov	r1, r0
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	1c5a      	adds	r2, r3, #1
 8000b08:	60ba      	str	r2, [r7, #8]
 8000b0a:	b2ca      	uxtb	r2, r1
 8000b0c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	3301      	adds	r3, #1
 8000b12:	617b      	str	r3, [r7, #20]
 8000b14:	697a      	ldr	r2, [r7, #20]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	429a      	cmp	r2, r3
 8000b1a:	dbf0      	blt.n	8000afe <_read+0x12>
  }

  return len;
 8000b1c:	687b      	ldr	r3, [r7, #4]
}
 8000b1e:	4618      	mov	r0, r3
 8000b20:	3718      	adds	r7, #24
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b086      	sub	sp, #24
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	60f8      	str	r0, [r7, #12]
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b32:	2300      	movs	r3, #0
 8000b34:	617b      	str	r3, [r7, #20]
 8000b36:	e009      	b.n	8000b4c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b38:	68bb      	ldr	r3, [r7, #8]
 8000b3a:	1c5a      	adds	r2, r3, #1
 8000b3c:	60ba      	str	r2, [r7, #8]
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4618      	mov	r0, r3
 8000b42:	f004 fa2b 	bl	8004f9c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	617b      	str	r3, [r7, #20]
 8000b4c:	697a      	ldr	r2, [r7, #20]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	dbf1      	blt.n	8000b38 <_write+0x12>
  }
  return len;
 8000b54:	687b      	ldr	r3, [r7, #4]
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <_close>:

int _close(int file)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	b083      	sub	sp, #12
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b66:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	370c      	adds	r7, #12
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr

08000b76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b76:	b480      	push	{r7}
 8000b78:	b083      	sub	sp, #12
 8000b7a:	af00      	add	r7, sp, #0
 8000b7c:	6078      	str	r0, [r7, #4]
 8000b7e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b86:	605a      	str	r2, [r3, #4]
  return 0;
 8000b88:	2300      	movs	r3, #0
}
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	370c      	adds	r7, #12
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr

08000b96 <_isatty>:

int _isatty(int file)
{
 8000b96:	b480      	push	{r7}
 8000b98:	b083      	sub	sp, #12
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b9e:	2301      	movs	r3, #1
}
 8000ba0:	4618      	mov	r0, r3
 8000ba2:	370c      	adds	r7, #12
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bb8:	2300      	movs	r3, #0
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3714      	adds	r7, #20
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc4:	4770      	bx	lr
	...

08000bc8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b086      	sub	sp, #24
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bd0:	4a14      	ldr	r2, [pc, #80]	; (8000c24 <_sbrk+0x5c>)
 8000bd2:	4b15      	ldr	r3, [pc, #84]	; (8000c28 <_sbrk+0x60>)
 8000bd4:	1ad3      	subs	r3, r2, r3
 8000bd6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bdc:	4b13      	ldr	r3, [pc, #76]	; (8000c2c <_sbrk+0x64>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d102      	bne.n	8000bea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000be4:	4b11      	ldr	r3, [pc, #68]	; (8000c2c <_sbrk+0x64>)
 8000be6:	4a12      	ldr	r2, [pc, #72]	; (8000c30 <_sbrk+0x68>)
 8000be8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bea:	4b10      	ldr	r3, [pc, #64]	; (8000c2c <_sbrk+0x64>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	693a      	ldr	r2, [r7, #16]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d207      	bcs.n	8000c08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bf8:	f004 fcaa 	bl	8005550 <__errno>
 8000bfc:	4603      	mov	r3, r0
 8000bfe:	220c      	movs	r2, #12
 8000c00:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295
 8000c06:	e009      	b.n	8000c1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c08:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c0e:	4b07      	ldr	r3, [pc, #28]	; (8000c2c <_sbrk+0x64>)
 8000c10:	681a      	ldr	r2, [r3, #0]
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	4413      	add	r3, r2
 8000c16:	4a05      	ldr	r2, [pc, #20]	; (8000c2c <_sbrk+0x64>)
 8000c18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3718      	adds	r7, #24
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20020000 	.word	0x20020000
 8000c28:	00000400 	.word	0x00000400
 8000c2c:	200003dc 	.word	0x200003dc
 8000c30:	200042e8 	.word	0x200042e8

08000c34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c38:	4b06      	ldr	r3, [pc, #24]	; (8000c54 <SystemInit+0x20>)
 8000c3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c3e:	4a05      	ldr	r2, [pc, #20]	; (8000c54 <SystemInit+0x20>)
 8000c40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	e000ed00 	.word	0xe000ed00

08000c58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c90 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c5c:	480d      	ldr	r0, [pc, #52]	; (8000c94 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c5e:	490e      	ldr	r1, [pc, #56]	; (8000c98 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c60:	4a0e      	ldr	r2, [pc, #56]	; (8000c9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c64:	e002      	b.n	8000c6c <LoopCopyDataInit>

08000c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c6a:	3304      	adds	r3, #4

08000c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c70:	d3f9      	bcc.n	8000c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c72:	4a0b      	ldr	r2, [pc, #44]	; (8000ca0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c74:	4c0b      	ldr	r4, [pc, #44]	; (8000ca4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c78:	e001      	b.n	8000c7e <LoopFillZerobss>

08000c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c7c:	3204      	adds	r2, #4

08000c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c80:	d3fb      	bcc.n	8000c7a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c82:	f7ff ffd7 	bl	8000c34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c86:	f004 fc69 	bl	800555c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c8a:	f7ff fca9 	bl	80005e0 <main>
  bx  lr    
 8000c8e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c98:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000c9c:	080061dc 	.word	0x080061dc
  ldr r2, =_sbss
 8000ca0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000ca4:	200042e8 	.word	0x200042e8

08000ca8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ca8:	e7fe      	b.n	8000ca8 <ADC_IRQHandler>
	...

08000cac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000cb0:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <HAL_Init+0x40>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4a0d      	ldr	r2, [pc, #52]	; (8000cec <HAL_Init+0x40>)
 8000cb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000cbc:	4b0b      	ldr	r3, [pc, #44]	; (8000cec <HAL_Init+0x40>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4a0a      	ldr	r2, [pc, #40]	; (8000cec <HAL_Init+0x40>)
 8000cc2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cc6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cc8:	4b08      	ldr	r3, [pc, #32]	; (8000cec <HAL_Init+0x40>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a07      	ldr	r2, [pc, #28]	; (8000cec <HAL_Init+0x40>)
 8000cce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cd2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cd4:	2003      	movs	r0, #3
 8000cd6:	f000 f8d8 	bl	8000e8a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cda:	200f      	movs	r0, #15
 8000cdc:	f7ff fe4a 	bl	8000974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ce0:	f7ff fdd4 	bl	800088c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ce4:	2300      	movs	r3, #0
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	bf00      	nop
 8000cec:	40023c00 	.word	0x40023c00

08000cf0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <HAL_IncTick+0x20>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	461a      	mov	r2, r3
 8000cfa:	4b06      	ldr	r3, [pc, #24]	; (8000d14 <HAL_IncTick+0x24>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	4413      	add	r3, r2
 8000d00:	4a04      	ldr	r2, [pc, #16]	; (8000d14 <HAL_IncTick+0x24>)
 8000d02:	6013      	str	r3, [r2, #0]
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
 8000d0e:	bf00      	nop
 8000d10:	20000008 	.word	0x20000008
 8000d14:	200003e0 	.word	0x200003e0

08000d18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d1c:	4b03      	ldr	r3, [pc, #12]	; (8000d2c <HAL_GetTick+0x14>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
}
 8000d20:	4618      	mov	r0, r3
 8000d22:	46bd      	mov	sp, r7
 8000d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d28:	4770      	bx	lr
 8000d2a:	bf00      	nop
 8000d2c:	200003e0 	.word	0x200003e0

08000d30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	f003 0307 	and.w	r3, r3, #7
 8000d3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d40:	4b0c      	ldr	r3, [pc, #48]	; (8000d74 <__NVIC_SetPriorityGrouping+0x44>)
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d46:	68ba      	ldr	r2, [r7, #8]
 8000d48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d54:	68bb      	ldr	r3, [r7, #8]
 8000d56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d62:	4a04      	ldr	r2, [pc, #16]	; (8000d74 <__NVIC_SetPriorityGrouping+0x44>)
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	60d3      	str	r3, [r2, #12]
}
 8000d68:	bf00      	nop
 8000d6a:	3714      	adds	r7, #20
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr
 8000d74:	e000ed00 	.word	0xe000ed00

08000d78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d7c:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <__NVIC_GetPriorityGrouping+0x18>)
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	0a1b      	lsrs	r3, r3, #8
 8000d82:	f003 0307 	and.w	r3, r3, #7
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8e:	4770      	bx	lr
 8000d90:	e000ed00 	.word	0xe000ed00

08000d94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	db0b      	blt.n	8000dbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da6:	79fb      	ldrb	r3, [r7, #7]
 8000da8:	f003 021f 	and.w	r2, r3, #31
 8000dac:	4907      	ldr	r1, [pc, #28]	; (8000dcc <__NVIC_EnableIRQ+0x38>)
 8000dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db2:	095b      	lsrs	r3, r3, #5
 8000db4:	2001      	movs	r0, #1
 8000db6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dbe:	bf00      	nop
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	e000e100 	.word	0xe000e100

08000dd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	6039      	str	r1, [r7, #0]
 8000dda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ddc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	db0a      	blt.n	8000dfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	b2da      	uxtb	r2, r3
 8000de8:	490c      	ldr	r1, [pc, #48]	; (8000e1c <__NVIC_SetPriority+0x4c>)
 8000dea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dee:	0112      	lsls	r2, r2, #4
 8000df0:	b2d2      	uxtb	r2, r2
 8000df2:	440b      	add	r3, r1
 8000df4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df8:	e00a      	b.n	8000e10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	b2da      	uxtb	r2, r3
 8000dfe:	4908      	ldr	r1, [pc, #32]	; (8000e20 <__NVIC_SetPriority+0x50>)
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	f003 030f 	and.w	r3, r3, #15
 8000e06:	3b04      	subs	r3, #4
 8000e08:	0112      	lsls	r2, r2, #4
 8000e0a:	b2d2      	uxtb	r2, r2
 8000e0c:	440b      	add	r3, r1
 8000e0e:	761a      	strb	r2, [r3, #24]
}
 8000e10:	bf00      	nop
 8000e12:	370c      	adds	r7, #12
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000e100 	.word	0xe000e100
 8000e20:	e000ed00 	.word	0xe000ed00

08000e24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b089      	sub	sp, #36	; 0x24
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	60f8      	str	r0, [r7, #12]
 8000e2c:	60b9      	str	r1, [r7, #8]
 8000e2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e38:	69fb      	ldr	r3, [r7, #28]
 8000e3a:	f1c3 0307 	rsb	r3, r3, #7
 8000e3e:	2b04      	cmp	r3, #4
 8000e40:	bf28      	it	cs
 8000e42:	2304      	movcs	r3, #4
 8000e44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e46:	69fb      	ldr	r3, [r7, #28]
 8000e48:	3304      	adds	r3, #4
 8000e4a:	2b06      	cmp	r3, #6
 8000e4c:	d902      	bls.n	8000e54 <NVIC_EncodePriority+0x30>
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	3b03      	subs	r3, #3
 8000e52:	e000      	b.n	8000e56 <NVIC_EncodePriority+0x32>
 8000e54:	2300      	movs	r3, #0
 8000e56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e58:	f04f 32ff 	mov.w	r2, #4294967295
 8000e5c:	69bb      	ldr	r3, [r7, #24]
 8000e5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e62:	43da      	mvns	r2, r3
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	401a      	ands	r2, r3
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	fa01 f303 	lsl.w	r3, r1, r3
 8000e76:	43d9      	mvns	r1, r3
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e7c:	4313      	orrs	r3, r2
         );
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3724      	adds	r7, #36	; 0x24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e88:	4770      	bx	lr

08000e8a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b082      	sub	sp, #8
 8000e8e:	af00      	add	r7, sp, #0
 8000e90:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e92:	6878      	ldr	r0, [r7, #4]
 8000e94:	f7ff ff4c 	bl	8000d30 <__NVIC_SetPriorityGrouping>
}
 8000e98:	bf00      	nop
 8000e9a:	3708      	adds	r7, #8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bd80      	pop	{r7, pc}

08000ea0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
 8000eac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000eb2:	f7ff ff61 	bl	8000d78 <__NVIC_GetPriorityGrouping>
 8000eb6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	68b9      	ldr	r1, [r7, #8]
 8000ebc:	6978      	ldr	r0, [r7, #20]
 8000ebe:	f7ff ffb1 	bl	8000e24 <NVIC_EncodePriority>
 8000ec2:	4602      	mov	r2, r0
 8000ec4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ec8:	4611      	mov	r1, r2
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f7ff ff80 	bl	8000dd0 <__NVIC_SetPriority>
}
 8000ed0:	bf00      	nop
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ee2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	f7ff ff54 	bl	8000d94 <__NVIC_EnableIRQ>
}
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}

08000ef4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b089      	sub	sp, #36	; 0x24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f06:	2300      	movs	r3, #0
 8000f08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]
 8000f0e:	e165      	b.n	80011dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f10:	2201      	movs	r2, #1
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	697a      	ldr	r2, [r7, #20]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	f040 8154 	bne.w	80011d6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f003 0303 	and.w	r3, r3, #3
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d005      	beq.n	8000f46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d130      	bne.n	8000fa8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	2203      	movs	r2, #3
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	43db      	mvns	r3, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	68da      	ldr	r2, [r3, #12]
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	43db      	mvns	r3, r3
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	091b      	lsrs	r3, r3, #4
 8000f92:	f003 0201 	and.w	r2, r3, #1
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f003 0303 	and.w	r3, r3, #3
 8000fb0:	2b03      	cmp	r3, #3
 8000fb2:	d017      	beq.n	8000fe4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	2203      	movs	r2, #3
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	689a      	ldr	r2, [r3, #8]
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	005b      	lsls	r3, r3, #1
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 0303 	and.w	r3, r3, #3
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d123      	bne.n	8001038 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ff0:	69fb      	ldr	r3, [r7, #28]
 8000ff2:	08da      	lsrs	r2, r3, #3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3208      	adds	r2, #8
 8000ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	220f      	movs	r2, #15
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	69ba      	ldr	r2, [r7, #24]
 8001010:	4013      	ands	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	691a      	ldr	r2, [r3, #16]
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	f003 0307 	and.w	r3, r3, #7
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	4313      	orrs	r3, r2
 8001028:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	08da      	lsrs	r2, r3, #3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	3208      	adds	r2, #8
 8001032:	69b9      	ldr	r1, [r7, #24]
 8001034:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	2203      	movs	r2, #3
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	43db      	mvns	r3, r3
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	4013      	ands	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f003 0203 	and.w	r2, r3, #3
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4313      	orrs	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001074:	2b00      	cmp	r3, #0
 8001076:	f000 80ae 	beq.w	80011d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	4b5d      	ldr	r3, [pc, #372]	; (80011f4 <HAL_GPIO_Init+0x300>)
 8001080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001082:	4a5c      	ldr	r2, [pc, #368]	; (80011f4 <HAL_GPIO_Init+0x300>)
 8001084:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001088:	6453      	str	r3, [r2, #68]	; 0x44
 800108a:	4b5a      	ldr	r3, [pc, #360]	; (80011f4 <HAL_GPIO_Init+0x300>)
 800108c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800108e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001096:	4a58      	ldr	r2, [pc, #352]	; (80011f8 <HAL_GPIO_Init+0x304>)
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	089b      	lsrs	r3, r3, #2
 800109c:	3302      	adds	r3, #2
 800109e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f003 0303 	and.w	r3, r3, #3
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	220f      	movs	r2, #15
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	43db      	mvns	r3, r3
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	4013      	ands	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a4f      	ldr	r2, [pc, #316]	; (80011fc <HAL_GPIO_Init+0x308>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d025      	beq.n	800110e <HAL_GPIO_Init+0x21a>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a4e      	ldr	r2, [pc, #312]	; (8001200 <HAL_GPIO_Init+0x30c>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d01f      	beq.n	800110a <HAL_GPIO_Init+0x216>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a4d      	ldr	r2, [pc, #308]	; (8001204 <HAL_GPIO_Init+0x310>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d019      	beq.n	8001106 <HAL_GPIO_Init+0x212>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a4c      	ldr	r2, [pc, #304]	; (8001208 <HAL_GPIO_Init+0x314>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d013      	beq.n	8001102 <HAL_GPIO_Init+0x20e>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a4b      	ldr	r2, [pc, #300]	; (800120c <HAL_GPIO_Init+0x318>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d00d      	beq.n	80010fe <HAL_GPIO_Init+0x20a>
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	4a4a      	ldr	r2, [pc, #296]	; (8001210 <HAL_GPIO_Init+0x31c>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d007      	beq.n	80010fa <HAL_GPIO_Init+0x206>
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	4a49      	ldr	r2, [pc, #292]	; (8001214 <HAL_GPIO_Init+0x320>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d101      	bne.n	80010f6 <HAL_GPIO_Init+0x202>
 80010f2:	2306      	movs	r3, #6
 80010f4:	e00c      	b.n	8001110 <HAL_GPIO_Init+0x21c>
 80010f6:	2307      	movs	r3, #7
 80010f8:	e00a      	b.n	8001110 <HAL_GPIO_Init+0x21c>
 80010fa:	2305      	movs	r3, #5
 80010fc:	e008      	b.n	8001110 <HAL_GPIO_Init+0x21c>
 80010fe:	2304      	movs	r3, #4
 8001100:	e006      	b.n	8001110 <HAL_GPIO_Init+0x21c>
 8001102:	2303      	movs	r3, #3
 8001104:	e004      	b.n	8001110 <HAL_GPIO_Init+0x21c>
 8001106:	2302      	movs	r3, #2
 8001108:	e002      	b.n	8001110 <HAL_GPIO_Init+0x21c>
 800110a:	2301      	movs	r3, #1
 800110c:	e000      	b.n	8001110 <HAL_GPIO_Init+0x21c>
 800110e:	2300      	movs	r3, #0
 8001110:	69fa      	ldr	r2, [r7, #28]
 8001112:	f002 0203 	and.w	r2, r2, #3
 8001116:	0092      	lsls	r2, r2, #2
 8001118:	4093      	lsls	r3, r2
 800111a:	69ba      	ldr	r2, [r7, #24]
 800111c:	4313      	orrs	r3, r2
 800111e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001120:	4935      	ldr	r1, [pc, #212]	; (80011f8 <HAL_GPIO_Init+0x304>)
 8001122:	69fb      	ldr	r3, [r7, #28]
 8001124:	089b      	lsrs	r3, r3, #2
 8001126:	3302      	adds	r3, #2
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800112e:	4b3a      	ldr	r3, [pc, #232]	; (8001218 <HAL_GPIO_Init+0x324>)
 8001130:	689b      	ldr	r3, [r3, #8]
 8001132:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	43db      	mvns	r3, r3
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	4013      	ands	r3, r2
 800113c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001146:	2b00      	cmp	r3, #0
 8001148:	d003      	beq.n	8001152 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	693b      	ldr	r3, [r7, #16]
 800114e:	4313      	orrs	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001152:	4a31      	ldr	r2, [pc, #196]	; (8001218 <HAL_GPIO_Init+0x324>)
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001158:	4b2f      	ldr	r3, [pc, #188]	; (8001218 <HAL_GPIO_Init+0x324>)
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	43db      	mvns	r3, r3
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	4013      	ands	r3, r2
 8001166:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001168:	683b      	ldr	r3, [r7, #0]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001170:	2b00      	cmp	r3, #0
 8001172:	d003      	beq.n	800117c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	693b      	ldr	r3, [r7, #16]
 8001178:	4313      	orrs	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800117c:	4a26      	ldr	r2, [pc, #152]	; (8001218 <HAL_GPIO_Init+0x324>)
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001182:	4b25      	ldr	r3, [pc, #148]	; (8001218 <HAL_GPIO_Init+0x324>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	43db      	mvns	r3, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4013      	ands	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d003      	beq.n	80011a6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011a6:	4a1c      	ldr	r2, [pc, #112]	; (8001218 <HAL_GPIO_Init+0x324>)
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011ac:	4b1a      	ldr	r3, [pc, #104]	; (8001218 <HAL_GPIO_Init+0x324>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	43db      	mvns	r3, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4013      	ands	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d003      	beq.n	80011d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011d0:	4a11      	ldr	r2, [pc, #68]	; (8001218 <HAL_GPIO_Init+0x324>)
 80011d2:	69bb      	ldr	r3, [r7, #24]
 80011d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	3301      	adds	r3, #1
 80011da:	61fb      	str	r3, [r7, #28]
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	2b0f      	cmp	r3, #15
 80011e0:	f67f ae96 	bls.w	8000f10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011e4:	bf00      	nop
 80011e6:	bf00      	nop
 80011e8:	3724      	adds	r7, #36	; 0x24
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	40023800 	.word	0x40023800
 80011f8:	40013800 	.word	0x40013800
 80011fc:	40020000 	.word	0x40020000
 8001200:	40020400 	.word	0x40020400
 8001204:	40020800 	.word	0x40020800
 8001208:	40020c00 	.word	0x40020c00
 800120c:	40021000 	.word	0x40021000
 8001210:	40021400 	.word	0x40021400
 8001214:	40021800 	.word	0x40021800
 8001218:	40013c00 	.word	0x40013c00

0800121c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800121c:	b480      	push	{r7}
 800121e:	b085      	sub	sp, #20
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	460b      	mov	r3, r1
 8001226:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	691a      	ldr	r2, [r3, #16]
 800122c:	887b      	ldrh	r3, [r7, #2]
 800122e:	4013      	ands	r3, r2
 8001230:	2b00      	cmp	r3, #0
 8001232:	d002      	beq.n	800123a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001234:	2301      	movs	r3, #1
 8001236:	73fb      	strb	r3, [r7, #15]
 8001238:	e001      	b.n	800123e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800123a:	2300      	movs	r3, #0
 800123c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800123e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001240:	4618      	mov	r0, r3
 8001242:	3714      	adds	r7, #20
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr

0800124c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800124c:	b480      	push	{r7}
 800124e:	b083      	sub	sp, #12
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	460b      	mov	r3, r1
 8001256:	807b      	strh	r3, [r7, #2]
 8001258:	4613      	mov	r3, r2
 800125a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800125c:	787b      	ldrb	r3, [r7, #1]
 800125e:	2b00      	cmp	r3, #0
 8001260:	d003      	beq.n	800126a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001262:	887a      	ldrh	r2, [r7, #2]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001268:	e003      	b.n	8001272 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800126a:	887b      	ldrh	r3, [r7, #2]
 800126c:	041a      	lsls	r2, r3, #16
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	619a      	str	r2, [r3, #24]
}
 8001272:	bf00      	nop
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
	...

08001280 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	4603      	mov	r3, r0
 8001288:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800128a:	4b08      	ldr	r3, [pc, #32]	; (80012ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800128c:	695a      	ldr	r2, [r3, #20]
 800128e:	88fb      	ldrh	r3, [r7, #6]
 8001290:	4013      	ands	r3, r2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d006      	beq.n	80012a4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001296:	4a05      	ldr	r2, [pc, #20]	; (80012ac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001298:	88fb      	ldrh	r3, [r7, #6]
 800129a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800129c:	88fb      	ldrh	r3, [r7, #6]
 800129e:	4618      	mov	r0, r3
 80012a0:	f003 fc94 	bl	8004bcc <HAL_GPIO_EXTI_Callback>
  }
}
 80012a4:	bf00      	nop
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	40013c00 	.word	0x40013c00

080012b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e0cc      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012c4:	4b68      	ldr	r3, [pc, #416]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 030f 	and.w	r3, r3, #15
 80012cc:	683a      	ldr	r2, [r7, #0]
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d90c      	bls.n	80012ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012d2:	4b65      	ldr	r3, [pc, #404]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80012d4:	683a      	ldr	r2, [r7, #0]
 80012d6:	b2d2      	uxtb	r2, r2
 80012d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012da:	4b63      	ldr	r3, [pc, #396]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d001      	beq.n	80012ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012e8:	2301      	movs	r3, #1
 80012ea:	e0b8      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f003 0302 	and.w	r3, r3, #2
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d020      	beq.n	800133a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f003 0304 	and.w	r3, r3, #4
 8001300:	2b00      	cmp	r3, #0
 8001302:	d005      	beq.n	8001310 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001304:	4b59      	ldr	r3, [pc, #356]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001306:	689b      	ldr	r3, [r3, #8]
 8001308:	4a58      	ldr	r2, [pc, #352]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800130a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800130e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0308 	and.w	r3, r3, #8
 8001318:	2b00      	cmp	r3, #0
 800131a:	d005      	beq.n	8001328 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800131c:	4b53      	ldr	r3, [pc, #332]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	4a52      	ldr	r2, [pc, #328]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001322:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001326:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001328:	4b50      	ldr	r3, [pc, #320]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800132a:	689b      	ldr	r3, [r3, #8]
 800132c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	494d      	ldr	r1, [pc, #308]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001336:	4313      	orrs	r3, r2
 8001338:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	2b00      	cmp	r3, #0
 8001344:	d044      	beq.n	80013d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d107      	bne.n	800135e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134e:	4b47      	ldr	r3, [pc, #284]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d119      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e07f      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2b02      	cmp	r3, #2
 8001364:	d003      	beq.n	800136e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800136a:	2b03      	cmp	r3, #3
 800136c:	d107      	bne.n	800137e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800136e:	4b3f      	ldr	r3, [pc, #252]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001376:	2b00      	cmp	r3, #0
 8001378:	d109      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800137a:	2301      	movs	r3, #1
 800137c:	e06f      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800137e:	4b3b      	ldr	r3, [pc, #236]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d101      	bne.n	800138e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e067      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800138e:	4b37      	ldr	r3, [pc, #220]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001390:	689b      	ldr	r3, [r3, #8]
 8001392:	f023 0203 	bic.w	r2, r3, #3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	4934      	ldr	r1, [pc, #208]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800139c:	4313      	orrs	r3, r2
 800139e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013a0:	f7ff fcba 	bl	8000d18 <HAL_GetTick>
 80013a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013a6:	e00a      	b.n	80013be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013a8:	f7ff fcb6 	bl	8000d18 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e04f      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013be:	4b2b      	ldr	r3, [pc, #172]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 020c 	and.w	r2, r3, #12
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	685b      	ldr	r3, [r3, #4]
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d1eb      	bne.n	80013a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013d0:	4b25      	ldr	r3, [pc, #148]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 030f 	and.w	r3, r3, #15
 80013d8:	683a      	ldr	r2, [r7, #0]
 80013da:	429a      	cmp	r2, r3
 80013dc:	d20c      	bcs.n	80013f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013de:	4b22      	ldr	r3, [pc, #136]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80013e0:	683a      	ldr	r2, [r7, #0]
 80013e2:	b2d2      	uxtb	r2, r2
 80013e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013e6:	4b20      	ldr	r3, [pc, #128]	; (8001468 <HAL_RCC_ClockConfig+0x1b8>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	f003 030f 	and.w	r3, r3, #15
 80013ee:	683a      	ldr	r2, [r7, #0]
 80013f0:	429a      	cmp	r2, r3
 80013f2:	d001      	beq.n	80013f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013f4:	2301      	movs	r3, #1
 80013f6:	e032      	b.n	800145e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f003 0304 	and.w	r3, r3, #4
 8001400:	2b00      	cmp	r3, #0
 8001402:	d008      	beq.n	8001416 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001404:	4b19      	ldr	r3, [pc, #100]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	4916      	ldr	r1, [pc, #88]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001412:	4313      	orrs	r3, r2
 8001414:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0308 	and.w	r3, r3, #8
 800141e:	2b00      	cmp	r3, #0
 8001420:	d009      	beq.n	8001436 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001422:	4b12      	ldr	r3, [pc, #72]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	691b      	ldr	r3, [r3, #16]
 800142e:	00db      	lsls	r3, r3, #3
 8001430:	490e      	ldr	r1, [pc, #56]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 8001432:	4313      	orrs	r3, r2
 8001434:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001436:	f000 f887 	bl	8001548 <HAL_RCC_GetSysClockFreq>
 800143a:	4602      	mov	r2, r0
 800143c:	4b0b      	ldr	r3, [pc, #44]	; (800146c <HAL_RCC_ClockConfig+0x1bc>)
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	091b      	lsrs	r3, r3, #4
 8001442:	f003 030f 	and.w	r3, r3, #15
 8001446:	490a      	ldr	r1, [pc, #40]	; (8001470 <HAL_RCC_ClockConfig+0x1c0>)
 8001448:	5ccb      	ldrb	r3, [r1, r3]
 800144a:	fa22 f303 	lsr.w	r3, r2, r3
 800144e:	4a09      	ldr	r2, [pc, #36]	; (8001474 <HAL_RCC_ClockConfig+0x1c4>)
 8001450:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001452:	4b09      	ldr	r3, [pc, #36]	; (8001478 <HAL_RCC_ClockConfig+0x1c8>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff fa8c 	bl	8000974 <HAL_InitTick>

  return HAL_OK;
 800145c:	2300      	movs	r3, #0
}
 800145e:	4618      	mov	r0, r3
 8001460:	3710      	adds	r7, #16
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40023c00 	.word	0x40023c00
 800146c:	40023800 	.word	0x40023800
 8001470:	08006138 	.word	0x08006138
 8001474:	20000000 	.word	0x20000000
 8001478:	20000004 	.word	0x20000004

0800147c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001480:	4b03      	ldr	r3, [pc, #12]	; (8001490 <HAL_RCC_GetHCLKFreq+0x14>)
 8001482:	681b      	ldr	r3, [r3, #0]
}
 8001484:	4618      	mov	r0, r3
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	20000000 	.word	0x20000000

08001494 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001498:	f7ff fff0 	bl	800147c <HAL_RCC_GetHCLKFreq>
 800149c:	4602      	mov	r2, r0
 800149e:	4b05      	ldr	r3, [pc, #20]	; (80014b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	0a9b      	lsrs	r3, r3, #10
 80014a4:	f003 0307 	and.w	r3, r3, #7
 80014a8:	4903      	ldr	r1, [pc, #12]	; (80014b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014aa:	5ccb      	ldrb	r3, [r1, r3]
 80014ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	40023800 	.word	0x40023800
 80014b8:	08006148 	.word	0x08006148

080014bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80014c0:	f7ff ffdc 	bl	800147c <HAL_RCC_GetHCLKFreq>
 80014c4:	4602      	mov	r2, r0
 80014c6:	4b05      	ldr	r3, [pc, #20]	; (80014dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80014c8:	689b      	ldr	r3, [r3, #8]
 80014ca:	0b5b      	lsrs	r3, r3, #13
 80014cc:	f003 0307 	and.w	r3, r3, #7
 80014d0:	4903      	ldr	r1, [pc, #12]	; (80014e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014d2:	5ccb      	ldrb	r3, [r1, r3]
 80014d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014d8:	4618      	mov	r0, r3
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	40023800 	.word	0x40023800
 80014e0:	08006148 	.word	0x08006148

080014e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	220f      	movs	r2, #15
 80014f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014f4:	4b12      	ldr	r3, [pc, #72]	; (8001540 <HAL_RCC_GetClockConfig+0x5c>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 0203 	and.w	r2, r3, #3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001500:	4b0f      	ldr	r3, [pc, #60]	; (8001540 <HAL_RCC_GetClockConfig+0x5c>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800150c:	4b0c      	ldr	r3, [pc, #48]	; (8001540 <HAL_RCC_GetClockConfig+0x5c>)
 800150e:	689b      	ldr	r3, [r3, #8]
 8001510:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001518:	4b09      	ldr	r3, [pc, #36]	; (8001540 <HAL_RCC_GetClockConfig+0x5c>)
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	08db      	lsrs	r3, r3, #3
 800151e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001526:	4b07      	ldr	r3, [pc, #28]	; (8001544 <HAL_RCC_GetClockConfig+0x60>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 020f 	and.w	r2, r3, #15
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	601a      	str	r2, [r3, #0]
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
 800153e:	bf00      	nop
 8001540:	40023800 	.word	0x40023800
 8001544:	40023c00 	.word	0x40023c00

08001548 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800154c:	b0ae      	sub	sp, #184	; 0xb8
 800154e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001550:	2300      	movs	r3, #0
 8001552:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001556:	2300      	movs	r3, #0
 8001558:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800155c:	2300      	movs	r3, #0
 800155e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001562:	2300      	movs	r3, #0
 8001564:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001568:	2300      	movs	r3, #0
 800156a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800156e:	4bcb      	ldr	r3, [pc, #812]	; (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	f003 030c 	and.w	r3, r3, #12
 8001576:	2b0c      	cmp	r3, #12
 8001578:	f200 8206 	bhi.w	8001988 <HAL_RCC_GetSysClockFreq+0x440>
 800157c:	a201      	add	r2, pc, #4	; (adr r2, 8001584 <HAL_RCC_GetSysClockFreq+0x3c>)
 800157e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001582:	bf00      	nop
 8001584:	080015b9 	.word	0x080015b9
 8001588:	08001989 	.word	0x08001989
 800158c:	08001989 	.word	0x08001989
 8001590:	08001989 	.word	0x08001989
 8001594:	080015c1 	.word	0x080015c1
 8001598:	08001989 	.word	0x08001989
 800159c:	08001989 	.word	0x08001989
 80015a0:	08001989 	.word	0x08001989
 80015a4:	080015c9 	.word	0x080015c9
 80015a8:	08001989 	.word	0x08001989
 80015ac:	08001989 	.word	0x08001989
 80015b0:	08001989 	.word	0x08001989
 80015b4:	080017b9 	.word	0x080017b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80015b8:	4bb9      	ldr	r3, [pc, #740]	; (80018a0 <HAL_RCC_GetSysClockFreq+0x358>)
 80015ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80015be:	e1e7      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80015c0:	4bb8      	ldr	r3, [pc, #736]	; (80018a4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80015c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80015c6:	e1e3      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80015c8:	4bb4      	ldr	r3, [pc, #720]	; (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80015d0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80015d4:	4bb1      	ldr	r3, [pc, #708]	; (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d071      	beq.n	80016c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015e0:	4bae      	ldr	r3, [pc, #696]	; (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	099b      	lsrs	r3, r3, #6
 80015e6:	2200      	movs	r2, #0
 80015e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80015ec:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80015f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80015f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015f8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80015fc:	2300      	movs	r3, #0
 80015fe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001602:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001606:	4622      	mov	r2, r4
 8001608:	462b      	mov	r3, r5
 800160a:	f04f 0000 	mov.w	r0, #0
 800160e:	f04f 0100 	mov.w	r1, #0
 8001612:	0159      	lsls	r1, r3, #5
 8001614:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001618:	0150      	lsls	r0, r2, #5
 800161a:	4602      	mov	r2, r0
 800161c:	460b      	mov	r3, r1
 800161e:	4621      	mov	r1, r4
 8001620:	1a51      	subs	r1, r2, r1
 8001622:	6439      	str	r1, [r7, #64]	; 0x40
 8001624:	4629      	mov	r1, r5
 8001626:	eb63 0301 	sbc.w	r3, r3, r1
 800162a:	647b      	str	r3, [r7, #68]	; 0x44
 800162c:	f04f 0200 	mov.w	r2, #0
 8001630:	f04f 0300 	mov.w	r3, #0
 8001634:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001638:	4649      	mov	r1, r9
 800163a:	018b      	lsls	r3, r1, #6
 800163c:	4641      	mov	r1, r8
 800163e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001642:	4641      	mov	r1, r8
 8001644:	018a      	lsls	r2, r1, #6
 8001646:	4641      	mov	r1, r8
 8001648:	1a51      	subs	r1, r2, r1
 800164a:	63b9      	str	r1, [r7, #56]	; 0x38
 800164c:	4649      	mov	r1, r9
 800164e:	eb63 0301 	sbc.w	r3, r3, r1
 8001652:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001654:	f04f 0200 	mov.w	r2, #0
 8001658:	f04f 0300 	mov.w	r3, #0
 800165c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001660:	4649      	mov	r1, r9
 8001662:	00cb      	lsls	r3, r1, #3
 8001664:	4641      	mov	r1, r8
 8001666:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800166a:	4641      	mov	r1, r8
 800166c:	00ca      	lsls	r2, r1, #3
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	4603      	mov	r3, r0
 8001674:	4622      	mov	r2, r4
 8001676:	189b      	adds	r3, r3, r2
 8001678:	633b      	str	r3, [r7, #48]	; 0x30
 800167a:	462b      	mov	r3, r5
 800167c:	460a      	mov	r2, r1
 800167e:	eb42 0303 	adc.w	r3, r2, r3
 8001682:	637b      	str	r3, [r7, #52]	; 0x34
 8001684:	f04f 0200 	mov.w	r2, #0
 8001688:	f04f 0300 	mov.w	r3, #0
 800168c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001690:	4629      	mov	r1, r5
 8001692:	024b      	lsls	r3, r1, #9
 8001694:	4621      	mov	r1, r4
 8001696:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800169a:	4621      	mov	r1, r4
 800169c:	024a      	lsls	r2, r1, #9
 800169e:	4610      	mov	r0, r2
 80016a0:	4619      	mov	r1, r3
 80016a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80016a6:	2200      	movs	r2, #0
 80016a8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80016ac:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80016b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80016b4:	f7fe fdfc 	bl	80002b0 <__aeabi_uldivmod>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4613      	mov	r3, r2
 80016be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80016c2:	e067      	b.n	8001794 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016c4:	4b75      	ldr	r3, [pc, #468]	; (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	099b      	lsrs	r3, r3, #6
 80016ca:	2200      	movs	r2, #0
 80016cc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80016d0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80016d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80016d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016dc:	67bb      	str	r3, [r7, #120]	; 0x78
 80016de:	2300      	movs	r3, #0
 80016e0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80016e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80016e6:	4622      	mov	r2, r4
 80016e8:	462b      	mov	r3, r5
 80016ea:	f04f 0000 	mov.w	r0, #0
 80016ee:	f04f 0100 	mov.w	r1, #0
 80016f2:	0159      	lsls	r1, r3, #5
 80016f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016f8:	0150      	lsls	r0, r2, #5
 80016fa:	4602      	mov	r2, r0
 80016fc:	460b      	mov	r3, r1
 80016fe:	4621      	mov	r1, r4
 8001700:	1a51      	subs	r1, r2, r1
 8001702:	62b9      	str	r1, [r7, #40]	; 0x28
 8001704:	4629      	mov	r1, r5
 8001706:	eb63 0301 	sbc.w	r3, r3, r1
 800170a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800170c:	f04f 0200 	mov.w	r2, #0
 8001710:	f04f 0300 	mov.w	r3, #0
 8001714:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001718:	4649      	mov	r1, r9
 800171a:	018b      	lsls	r3, r1, #6
 800171c:	4641      	mov	r1, r8
 800171e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001722:	4641      	mov	r1, r8
 8001724:	018a      	lsls	r2, r1, #6
 8001726:	4641      	mov	r1, r8
 8001728:	ebb2 0a01 	subs.w	sl, r2, r1
 800172c:	4649      	mov	r1, r9
 800172e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001732:	f04f 0200 	mov.w	r2, #0
 8001736:	f04f 0300 	mov.w	r3, #0
 800173a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800173e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001742:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001746:	4692      	mov	sl, r2
 8001748:	469b      	mov	fp, r3
 800174a:	4623      	mov	r3, r4
 800174c:	eb1a 0303 	adds.w	r3, sl, r3
 8001750:	623b      	str	r3, [r7, #32]
 8001752:	462b      	mov	r3, r5
 8001754:	eb4b 0303 	adc.w	r3, fp, r3
 8001758:	627b      	str	r3, [r7, #36]	; 0x24
 800175a:	f04f 0200 	mov.w	r2, #0
 800175e:	f04f 0300 	mov.w	r3, #0
 8001762:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001766:	4629      	mov	r1, r5
 8001768:	028b      	lsls	r3, r1, #10
 800176a:	4621      	mov	r1, r4
 800176c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001770:	4621      	mov	r1, r4
 8001772:	028a      	lsls	r2, r1, #10
 8001774:	4610      	mov	r0, r2
 8001776:	4619      	mov	r1, r3
 8001778:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800177c:	2200      	movs	r2, #0
 800177e:	673b      	str	r3, [r7, #112]	; 0x70
 8001780:	677a      	str	r2, [r7, #116]	; 0x74
 8001782:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001786:	f7fe fd93 	bl	80002b0 <__aeabi_uldivmod>
 800178a:	4602      	mov	r2, r0
 800178c:	460b      	mov	r3, r1
 800178e:	4613      	mov	r3, r2
 8001790:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001794:	4b41      	ldr	r3, [pc, #260]	; (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	0c1b      	lsrs	r3, r3, #16
 800179a:	f003 0303 	and.w	r3, r3, #3
 800179e:	3301      	adds	r3, #1
 80017a0:	005b      	lsls	r3, r3, #1
 80017a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80017a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80017aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80017ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80017b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80017b6:	e0eb      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017b8:	4b38      	ldr	r3, [pc, #224]	; (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017c0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017c4:	4b35      	ldr	r3, [pc, #212]	; (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d06b      	beq.n	80018a8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017d0:	4b32      	ldr	r3, [pc, #200]	; (800189c <HAL_RCC_GetSysClockFreq+0x354>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	099b      	lsrs	r3, r3, #6
 80017d6:	2200      	movs	r2, #0
 80017d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80017da:	66fa      	str	r2, [r7, #108]	; 0x6c
 80017dc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80017de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80017e2:	663b      	str	r3, [r7, #96]	; 0x60
 80017e4:	2300      	movs	r3, #0
 80017e6:	667b      	str	r3, [r7, #100]	; 0x64
 80017e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80017ec:	4622      	mov	r2, r4
 80017ee:	462b      	mov	r3, r5
 80017f0:	f04f 0000 	mov.w	r0, #0
 80017f4:	f04f 0100 	mov.w	r1, #0
 80017f8:	0159      	lsls	r1, r3, #5
 80017fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017fe:	0150      	lsls	r0, r2, #5
 8001800:	4602      	mov	r2, r0
 8001802:	460b      	mov	r3, r1
 8001804:	4621      	mov	r1, r4
 8001806:	1a51      	subs	r1, r2, r1
 8001808:	61b9      	str	r1, [r7, #24]
 800180a:	4629      	mov	r1, r5
 800180c:	eb63 0301 	sbc.w	r3, r3, r1
 8001810:	61fb      	str	r3, [r7, #28]
 8001812:	f04f 0200 	mov.w	r2, #0
 8001816:	f04f 0300 	mov.w	r3, #0
 800181a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800181e:	4659      	mov	r1, fp
 8001820:	018b      	lsls	r3, r1, #6
 8001822:	4651      	mov	r1, sl
 8001824:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001828:	4651      	mov	r1, sl
 800182a:	018a      	lsls	r2, r1, #6
 800182c:	4651      	mov	r1, sl
 800182e:	ebb2 0801 	subs.w	r8, r2, r1
 8001832:	4659      	mov	r1, fp
 8001834:	eb63 0901 	sbc.w	r9, r3, r1
 8001838:	f04f 0200 	mov.w	r2, #0
 800183c:	f04f 0300 	mov.w	r3, #0
 8001840:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001844:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001848:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800184c:	4690      	mov	r8, r2
 800184e:	4699      	mov	r9, r3
 8001850:	4623      	mov	r3, r4
 8001852:	eb18 0303 	adds.w	r3, r8, r3
 8001856:	613b      	str	r3, [r7, #16]
 8001858:	462b      	mov	r3, r5
 800185a:	eb49 0303 	adc.w	r3, r9, r3
 800185e:	617b      	str	r3, [r7, #20]
 8001860:	f04f 0200 	mov.w	r2, #0
 8001864:	f04f 0300 	mov.w	r3, #0
 8001868:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800186c:	4629      	mov	r1, r5
 800186e:	024b      	lsls	r3, r1, #9
 8001870:	4621      	mov	r1, r4
 8001872:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001876:	4621      	mov	r1, r4
 8001878:	024a      	lsls	r2, r1, #9
 800187a:	4610      	mov	r0, r2
 800187c:	4619      	mov	r1, r3
 800187e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001882:	2200      	movs	r2, #0
 8001884:	65bb      	str	r3, [r7, #88]	; 0x58
 8001886:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001888:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800188c:	f7fe fd10 	bl	80002b0 <__aeabi_uldivmod>
 8001890:	4602      	mov	r2, r0
 8001892:	460b      	mov	r3, r1
 8001894:	4613      	mov	r3, r2
 8001896:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800189a:	e065      	b.n	8001968 <HAL_RCC_GetSysClockFreq+0x420>
 800189c:	40023800 	.word	0x40023800
 80018a0:	00f42400 	.word	0x00f42400
 80018a4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018a8:	4b3d      	ldr	r3, [pc, #244]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x458>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	099b      	lsrs	r3, r3, #6
 80018ae:	2200      	movs	r2, #0
 80018b0:	4618      	mov	r0, r3
 80018b2:	4611      	mov	r1, r2
 80018b4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80018b8:	653b      	str	r3, [r7, #80]	; 0x50
 80018ba:	2300      	movs	r3, #0
 80018bc:	657b      	str	r3, [r7, #84]	; 0x54
 80018be:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80018c2:	4642      	mov	r2, r8
 80018c4:	464b      	mov	r3, r9
 80018c6:	f04f 0000 	mov.w	r0, #0
 80018ca:	f04f 0100 	mov.w	r1, #0
 80018ce:	0159      	lsls	r1, r3, #5
 80018d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018d4:	0150      	lsls	r0, r2, #5
 80018d6:	4602      	mov	r2, r0
 80018d8:	460b      	mov	r3, r1
 80018da:	4641      	mov	r1, r8
 80018dc:	1a51      	subs	r1, r2, r1
 80018de:	60b9      	str	r1, [r7, #8]
 80018e0:	4649      	mov	r1, r9
 80018e2:	eb63 0301 	sbc.w	r3, r3, r1
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	f04f 0200 	mov.w	r2, #0
 80018ec:	f04f 0300 	mov.w	r3, #0
 80018f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80018f4:	4659      	mov	r1, fp
 80018f6:	018b      	lsls	r3, r1, #6
 80018f8:	4651      	mov	r1, sl
 80018fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018fe:	4651      	mov	r1, sl
 8001900:	018a      	lsls	r2, r1, #6
 8001902:	4651      	mov	r1, sl
 8001904:	1a54      	subs	r4, r2, r1
 8001906:	4659      	mov	r1, fp
 8001908:	eb63 0501 	sbc.w	r5, r3, r1
 800190c:	f04f 0200 	mov.w	r2, #0
 8001910:	f04f 0300 	mov.w	r3, #0
 8001914:	00eb      	lsls	r3, r5, #3
 8001916:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800191a:	00e2      	lsls	r2, r4, #3
 800191c:	4614      	mov	r4, r2
 800191e:	461d      	mov	r5, r3
 8001920:	4643      	mov	r3, r8
 8001922:	18e3      	adds	r3, r4, r3
 8001924:	603b      	str	r3, [r7, #0]
 8001926:	464b      	mov	r3, r9
 8001928:	eb45 0303 	adc.w	r3, r5, r3
 800192c:	607b      	str	r3, [r7, #4]
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	f04f 0300 	mov.w	r3, #0
 8001936:	e9d7 4500 	ldrd	r4, r5, [r7]
 800193a:	4629      	mov	r1, r5
 800193c:	028b      	lsls	r3, r1, #10
 800193e:	4621      	mov	r1, r4
 8001940:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001944:	4621      	mov	r1, r4
 8001946:	028a      	lsls	r2, r1, #10
 8001948:	4610      	mov	r0, r2
 800194a:	4619      	mov	r1, r3
 800194c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001950:	2200      	movs	r2, #0
 8001952:	64bb      	str	r3, [r7, #72]	; 0x48
 8001954:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001956:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800195a:	f7fe fca9 	bl	80002b0 <__aeabi_uldivmod>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	4613      	mov	r3, r2
 8001964:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001968:	4b0d      	ldr	r3, [pc, #52]	; (80019a0 <HAL_RCC_GetSysClockFreq+0x458>)
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	0f1b      	lsrs	r3, r3, #28
 800196e:	f003 0307 	and.w	r3, r3, #7
 8001972:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001976:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800197a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800197e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001982:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001986:	e003      	b.n	8001990 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001988:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800198a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800198e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001990:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001994:	4618      	mov	r0, r3
 8001996:	37b8      	adds	r7, #184	; 0xb8
 8001998:	46bd      	mov	sp, r7
 800199a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800199e:	bf00      	nop
 80019a0:	40023800 	.word	0x40023800
 80019a4:	00f42400 	.word	0x00f42400

080019a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b086      	sub	sp, #24
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d101      	bne.n	80019ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e28d      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0301 	and.w	r3, r3, #1
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	f000 8083 	beq.w	8001ace <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80019c8:	4b94      	ldr	r3, [pc, #592]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 030c 	and.w	r3, r3, #12
 80019d0:	2b04      	cmp	r3, #4
 80019d2:	d019      	beq.n	8001a08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019d4:	4b91      	ldr	r3, [pc, #580]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d106      	bne.n	80019ee <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019e0:	4b8e      	ldr	r3, [pc, #568]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019ec:	d00c      	beq.n	8001a08 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019ee:	4b8b      	ldr	r3, [pc, #556]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019f6:	2b0c      	cmp	r3, #12
 80019f8:	d112      	bne.n	8001a20 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019fa:	4b88      	ldr	r3, [pc, #544]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 80019fc:	685b      	ldr	r3, [r3, #4]
 80019fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a06:	d10b      	bne.n	8001a20 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a08:	4b84      	ldr	r3, [pc, #528]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d05b      	beq.n	8001acc <HAL_RCC_OscConfig+0x124>
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d157      	bne.n	8001acc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e25a      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a28:	d106      	bne.n	8001a38 <HAL_RCC_OscConfig+0x90>
 8001a2a:	4b7c      	ldr	r3, [pc, #496]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	4a7b      	ldr	r2, [pc, #492]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a34:	6013      	str	r3, [r2, #0]
 8001a36:	e01d      	b.n	8001a74 <HAL_RCC_OscConfig+0xcc>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a40:	d10c      	bne.n	8001a5c <HAL_RCC_OscConfig+0xb4>
 8001a42:	4b76      	ldr	r3, [pc, #472]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4a75      	ldr	r2, [pc, #468]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a4c:	6013      	str	r3, [r2, #0]
 8001a4e:	4b73      	ldr	r3, [pc, #460]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	4a72      	ldr	r2, [pc, #456]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a58:	6013      	str	r3, [r2, #0]
 8001a5a:	e00b      	b.n	8001a74 <HAL_RCC_OscConfig+0xcc>
 8001a5c:	4b6f      	ldr	r3, [pc, #444]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4a6e      	ldr	r2, [pc, #440]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a66:	6013      	str	r3, [r2, #0]
 8001a68:	4b6c      	ldr	r3, [pc, #432]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a6b      	ldr	r2, [pc, #428]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d013      	beq.n	8001aa4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a7c:	f7ff f94c 	bl	8000d18 <HAL_GetTick>
 8001a80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a82:	e008      	b.n	8001a96 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a84:	f7ff f948 	bl	8000d18 <HAL_GetTick>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	2b64      	cmp	r3, #100	; 0x64
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e21f      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a96:	4b61      	ldr	r3, [pc, #388]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0f0      	beq.n	8001a84 <HAL_RCC_OscConfig+0xdc>
 8001aa2:	e014      	b.n	8001ace <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aa4:	f7ff f938 	bl	8000d18 <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aaa:	e008      	b.n	8001abe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001aac:	f7ff f934 	bl	8000d18 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	2b64      	cmp	r3, #100	; 0x64
 8001ab8:	d901      	bls.n	8001abe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001aba:	2303      	movs	r3, #3
 8001abc:	e20b      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001abe:	4b57      	ldr	r3, [pc, #348]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d1f0      	bne.n	8001aac <HAL_RCC_OscConfig+0x104>
 8001aca:	e000      	b.n	8001ace <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001acc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d06f      	beq.n	8001bba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001ada:	4b50      	ldr	r3, [pc, #320]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	f003 030c 	and.w	r3, r3, #12
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d017      	beq.n	8001b16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ae6:	4b4d      	ldr	r3, [pc, #308]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001ae8:	689b      	ldr	r3, [r3, #8]
 8001aea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001aee:	2b08      	cmp	r3, #8
 8001af0:	d105      	bne.n	8001afe <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001af2:	4b4a      	ldr	r3, [pc, #296]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d00b      	beq.n	8001b16 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001afe:	4b47      	ldr	r3, [pc, #284]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001b06:	2b0c      	cmp	r3, #12
 8001b08:	d11c      	bne.n	8001b44 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b0a:	4b44      	ldr	r3, [pc, #272]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d116      	bne.n	8001b44 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b16:	4b41      	ldr	r3, [pc, #260]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0302 	and.w	r3, r3, #2
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d005      	beq.n	8001b2e <HAL_RCC_OscConfig+0x186>
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d001      	beq.n	8001b2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e1d3      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b2e:	4b3b      	ldr	r3, [pc, #236]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	691b      	ldr	r3, [r3, #16]
 8001b3a:	00db      	lsls	r3, r3, #3
 8001b3c:	4937      	ldr	r1, [pc, #220]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b42:	e03a      	b.n	8001bba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	68db      	ldr	r3, [r3, #12]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d020      	beq.n	8001b8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b4c:	4b34      	ldr	r3, [pc, #208]	; (8001c20 <HAL_RCC_OscConfig+0x278>)
 8001b4e:	2201      	movs	r2, #1
 8001b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b52:	f7ff f8e1 	bl	8000d18 <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b58:	e008      	b.n	8001b6c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b5a:	f7ff f8dd 	bl	8000d18 <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b02      	cmp	r3, #2
 8001b66:	d901      	bls.n	8001b6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e1b4      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b6c:	4b2b      	ldr	r3, [pc, #172]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d0f0      	beq.n	8001b5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b78:	4b28      	ldr	r3, [pc, #160]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	691b      	ldr	r3, [r3, #16]
 8001b84:	00db      	lsls	r3, r3, #3
 8001b86:	4925      	ldr	r1, [pc, #148]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	600b      	str	r3, [r1, #0]
 8001b8c:	e015      	b.n	8001bba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b8e:	4b24      	ldr	r3, [pc, #144]	; (8001c20 <HAL_RCC_OscConfig+0x278>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b94:	f7ff f8c0 	bl	8000d18 <HAL_GetTick>
 8001b98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b9c:	f7ff f8bc 	bl	8000d18 <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e193      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bae:	4b1b      	ldr	r3, [pc, #108]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f003 0302 	and.w	r3, r3, #2
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d1f0      	bne.n	8001b9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f003 0308 	and.w	r3, r3, #8
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d036      	beq.n	8001c34 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	695b      	ldr	r3, [r3, #20]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d016      	beq.n	8001bfc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bce:	4b15      	ldr	r3, [pc, #84]	; (8001c24 <HAL_RCC_OscConfig+0x27c>)
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bd4:	f7ff f8a0 	bl	8000d18 <HAL_GetTick>
 8001bd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bda:	e008      	b.n	8001bee <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bdc:	f7ff f89c 	bl	8000d18 <HAL_GetTick>
 8001be0:	4602      	mov	r2, r0
 8001be2:	693b      	ldr	r3, [r7, #16]
 8001be4:	1ad3      	subs	r3, r2, r3
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d901      	bls.n	8001bee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001bea:	2303      	movs	r3, #3
 8001bec:	e173      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <HAL_RCC_OscConfig+0x274>)
 8001bf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d0f0      	beq.n	8001bdc <HAL_RCC_OscConfig+0x234>
 8001bfa:	e01b      	b.n	8001c34 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bfc:	4b09      	ldr	r3, [pc, #36]	; (8001c24 <HAL_RCC_OscConfig+0x27c>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c02:	f7ff f889 	bl	8000d18 <HAL_GetTick>
 8001c06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c08:	e00e      	b.n	8001c28 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c0a:	f7ff f885 	bl	8000d18 <HAL_GetTick>
 8001c0e:	4602      	mov	r2, r0
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b02      	cmp	r3, #2
 8001c16:	d907      	bls.n	8001c28 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c18:	2303      	movs	r3, #3
 8001c1a:	e15c      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
 8001c1c:	40023800 	.word	0x40023800
 8001c20:	42470000 	.word	0x42470000
 8001c24:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c28:	4b8a      	ldr	r3, [pc, #552]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001c2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c2c:	f003 0302 	and.w	r3, r3, #2
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1ea      	bne.n	8001c0a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0304 	and.w	r3, r3, #4
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f000 8097 	beq.w	8001d70 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c42:	2300      	movs	r3, #0
 8001c44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c46:	4b83      	ldr	r3, [pc, #524]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d10f      	bne.n	8001c72 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	60bb      	str	r3, [r7, #8]
 8001c56:	4b7f      	ldr	r3, [pc, #508]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c5a:	4a7e      	ldr	r2, [pc, #504]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001c5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c60:	6413      	str	r3, [r2, #64]	; 0x40
 8001c62:	4b7c      	ldr	r3, [pc, #496]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c6a:	60bb      	str	r3, [r7, #8]
 8001c6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c72:	4b79      	ldr	r3, [pc, #484]	; (8001e58 <HAL_RCC_OscConfig+0x4b0>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d118      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c7e:	4b76      	ldr	r3, [pc, #472]	; (8001e58 <HAL_RCC_OscConfig+0x4b0>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a75      	ldr	r2, [pc, #468]	; (8001e58 <HAL_RCC_OscConfig+0x4b0>)
 8001c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c8a:	f7ff f845 	bl	8000d18 <HAL_GetTick>
 8001c8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c90:	e008      	b.n	8001ca4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c92:	f7ff f841 	bl	8000d18 <HAL_GetTick>
 8001c96:	4602      	mov	r2, r0
 8001c98:	693b      	ldr	r3, [r7, #16]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	2b02      	cmp	r3, #2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e118      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca4:	4b6c      	ldr	r3, [pc, #432]	; (8001e58 <HAL_RCC_OscConfig+0x4b0>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0f0      	beq.n	8001c92 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	689b      	ldr	r3, [r3, #8]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d106      	bne.n	8001cc6 <HAL_RCC_OscConfig+0x31e>
 8001cb8:	4b66      	ldr	r3, [pc, #408]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cbc:	4a65      	ldr	r2, [pc, #404]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cbe:	f043 0301 	orr.w	r3, r3, #1
 8001cc2:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc4:	e01c      	b.n	8001d00 <HAL_RCC_OscConfig+0x358>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	2b05      	cmp	r3, #5
 8001ccc:	d10c      	bne.n	8001ce8 <HAL_RCC_OscConfig+0x340>
 8001cce:	4b61      	ldr	r3, [pc, #388]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cd2:	4a60      	ldr	r2, [pc, #384]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cd4:	f043 0304 	orr.w	r3, r3, #4
 8001cd8:	6713      	str	r3, [r2, #112]	; 0x70
 8001cda:	4b5e      	ldr	r3, [pc, #376]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cde:	4a5d      	ldr	r2, [pc, #372]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001ce0:	f043 0301 	orr.w	r3, r3, #1
 8001ce4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ce6:	e00b      	b.n	8001d00 <HAL_RCC_OscConfig+0x358>
 8001ce8:	4b5a      	ldr	r3, [pc, #360]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cec:	4a59      	ldr	r2, [pc, #356]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cee:	f023 0301 	bic.w	r3, r3, #1
 8001cf2:	6713      	str	r3, [r2, #112]	; 0x70
 8001cf4:	4b57      	ldr	r3, [pc, #348]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cf6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cf8:	4a56      	ldr	r2, [pc, #344]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001cfa:	f023 0304 	bic.w	r3, r3, #4
 8001cfe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d015      	beq.n	8001d34 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d08:	f7ff f806 	bl	8000d18 <HAL_GetTick>
 8001d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d0e:	e00a      	b.n	8001d26 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d10:	f7ff f802 	bl	8000d18 <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e0d7      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d26:	4b4b      	ldr	r3, [pc, #300]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001d28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d2a:	f003 0302 	and.w	r3, r3, #2
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d0ee      	beq.n	8001d10 <HAL_RCC_OscConfig+0x368>
 8001d32:	e014      	b.n	8001d5e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d34:	f7fe fff0 	bl	8000d18 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d3a:	e00a      	b.n	8001d52 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d3c:	f7fe ffec 	bl	8000d18 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e0c1      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d52:	4b40      	ldr	r3, [pc, #256]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001d54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d56:	f003 0302 	and.w	r3, r3, #2
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1ee      	bne.n	8001d3c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d5e:	7dfb      	ldrb	r3, [r7, #23]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d105      	bne.n	8001d70 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d64:	4b3b      	ldr	r3, [pc, #236]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d68:	4a3a      	ldr	r2, [pc, #232]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001d6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d6e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f000 80ad 	beq.w	8001ed4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d7a:	4b36      	ldr	r3, [pc, #216]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	f003 030c 	and.w	r3, r3, #12
 8001d82:	2b08      	cmp	r3, #8
 8001d84:	d060      	beq.n	8001e48 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	699b      	ldr	r3, [r3, #24]
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d145      	bne.n	8001e1a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d8e:	4b33      	ldr	r3, [pc, #204]	; (8001e5c <HAL_RCC_OscConfig+0x4b4>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d94:	f7fe ffc0 	bl	8000d18 <HAL_GetTick>
 8001d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d9a:	e008      	b.n	8001dae <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d9c:	f7fe ffbc 	bl	8000d18 <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d901      	bls.n	8001dae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001daa:	2303      	movs	r3, #3
 8001dac:	e093      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dae:	4b29      	ldr	r3, [pc, #164]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1f0      	bne.n	8001d9c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	69da      	ldr	r2, [r3, #28]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a1b      	ldr	r3, [r3, #32]
 8001dc2:	431a      	orrs	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc8:	019b      	lsls	r3, r3, #6
 8001dca:	431a      	orrs	r2, r3
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd0:	085b      	lsrs	r3, r3, #1
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	041b      	lsls	r3, r3, #16
 8001dd6:	431a      	orrs	r2, r3
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ddc:	061b      	lsls	r3, r3, #24
 8001dde:	431a      	orrs	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de4:	071b      	lsls	r3, r3, #28
 8001de6:	491b      	ldr	r1, [pc, #108]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001de8:	4313      	orrs	r3, r2
 8001dea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dec:	4b1b      	ldr	r3, [pc, #108]	; (8001e5c <HAL_RCC_OscConfig+0x4b4>)
 8001dee:	2201      	movs	r2, #1
 8001df0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df2:	f7fe ff91 	bl	8000d18 <HAL_GetTick>
 8001df6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df8:	e008      	b.n	8001e0c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dfa:	f7fe ff8d 	bl	8000d18 <HAL_GetTick>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	693b      	ldr	r3, [r7, #16]
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	2b02      	cmp	r3, #2
 8001e06:	d901      	bls.n	8001e0c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001e08:	2303      	movs	r3, #3
 8001e0a:	e064      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d0f0      	beq.n	8001dfa <HAL_RCC_OscConfig+0x452>
 8001e18:	e05c      	b.n	8001ed4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e1a:	4b10      	ldr	r3, [pc, #64]	; (8001e5c <HAL_RCC_OscConfig+0x4b4>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e20:	f7fe ff7a 	bl	8000d18 <HAL_GetTick>
 8001e24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e26:	e008      	b.n	8001e3a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e28:	f7fe ff76 	bl	8000d18 <HAL_GetTick>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	2b02      	cmp	r3, #2
 8001e34:	d901      	bls.n	8001e3a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e36:	2303      	movs	r3, #3
 8001e38:	e04d      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_RCC_OscConfig+0x4ac>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d1f0      	bne.n	8001e28 <HAL_RCC_OscConfig+0x480>
 8001e46:	e045      	b.n	8001ed4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d107      	bne.n	8001e60 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e040      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
 8001e54:	40023800 	.word	0x40023800
 8001e58:	40007000 	.word	0x40007000
 8001e5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e60:	4b1f      	ldr	r3, [pc, #124]	; (8001ee0 <HAL_RCC_OscConfig+0x538>)
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	699b      	ldr	r3, [r3, #24]
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d030      	beq.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d129      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d122      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001e8a:	68fa      	ldr	r2, [r7, #12]
 8001e8c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001e90:	4013      	ands	r3, r2
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001e96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d119      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea6:	085b      	lsrs	r3, r3, #1
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d10f      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d107      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d001      	beq.n	8001ed4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e000      	b.n	8001ed6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001ed4:	2300      	movs	r3, #0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40023800 	.word	0x40023800

08001ee4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e041      	b.n	8001f7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d106      	bne.n	8001f10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f839 	bl	8001f82 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2202      	movs	r2, #2
 8001f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	3304      	adds	r3, #4
 8001f20:	4619      	mov	r1, r3
 8001f22:	4610      	mov	r0, r2
 8001f24:	f000 f9d8 	bl	80022d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2201      	movs	r2, #1
 8001f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2201      	movs	r2, #1
 8001f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f82:	b480      	push	{r7}
 8001f84:	b083      	sub	sp, #12
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
	...

08001f98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	b085      	sub	sp, #20
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d001      	beq.n	8001fb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001fac:	2301      	movs	r3, #1
 8001fae:	e04e      	b.n	800204e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2202      	movs	r2, #2
 8001fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68da      	ldr	r2, [r3, #12]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f042 0201 	orr.w	r2, r2, #1
 8001fc6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a23      	ldr	r2, [pc, #140]	; (800205c <HAL_TIM_Base_Start_IT+0xc4>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d022      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fda:	d01d      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a1f      	ldr	r2, [pc, #124]	; (8002060 <HAL_TIM_Base_Start_IT+0xc8>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d018      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a1e      	ldr	r2, [pc, #120]	; (8002064 <HAL_TIM_Base_Start_IT+0xcc>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d013      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a1c      	ldr	r2, [pc, #112]	; (8002068 <HAL_TIM_Base_Start_IT+0xd0>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d00e      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a1b      	ldr	r2, [pc, #108]	; (800206c <HAL_TIM_Base_Start_IT+0xd4>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d009      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a19      	ldr	r2, [pc, #100]	; (8002070 <HAL_TIM_Base_Start_IT+0xd8>)
 800200a:	4293      	cmp	r3, r2
 800200c:	d004      	beq.n	8002018 <HAL_TIM_Base_Start_IT+0x80>
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a18      	ldr	r2, [pc, #96]	; (8002074 <HAL_TIM_Base_Start_IT+0xdc>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d111      	bne.n	800203c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 0307 	and.w	r3, r3, #7
 8002022:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2b06      	cmp	r3, #6
 8002028:	d010      	beq.n	800204c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f042 0201 	orr.w	r2, r2, #1
 8002038:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800203a:	e007      	b.n	800204c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0201 	orr.w	r2, r2, #1
 800204a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800204c:	2300      	movs	r3, #0
}
 800204e:	4618      	mov	r0, r3
 8002050:	3714      	adds	r7, #20
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	40010000 	.word	0x40010000
 8002060:	40000400 	.word	0x40000400
 8002064:	40000800 	.word	0x40000800
 8002068:	40000c00 	.word	0x40000c00
 800206c:	40010400 	.word	0x40010400
 8002070:	40014000 	.word	0x40014000
 8002074:	40001800 	.word	0x40001800

08002078 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	2b02      	cmp	r3, #2
 800208c:	d122      	bne.n	80020d4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	f003 0302 	and.w	r3, r3, #2
 8002098:	2b02      	cmp	r3, #2
 800209a:	d11b      	bne.n	80020d4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f06f 0202 	mvn.w	r2, #2
 80020a4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	2201      	movs	r2, #1
 80020aa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	f003 0303 	and.w	r3, r3, #3
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d003      	beq.n	80020c2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f8ee 	bl	800229c <HAL_TIM_IC_CaptureCallback>
 80020c0:	e005      	b.n	80020ce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 f8e0 	bl	8002288 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c8:	6878      	ldr	r0, [r7, #4]
 80020ca:	f000 f8f1 	bl	80022b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	2b04      	cmp	r3, #4
 80020e0:	d122      	bne.n	8002128 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	f003 0304 	and.w	r3, r3, #4
 80020ec:	2b04      	cmp	r3, #4
 80020ee:	d11b      	bne.n	8002128 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f06f 0204 	mvn.w	r2, #4
 80020f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2202      	movs	r2, #2
 80020fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	699b      	ldr	r3, [r3, #24]
 8002106:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f000 f8c4 	bl	800229c <HAL_TIM_IC_CaptureCallback>
 8002114:	e005      	b.n	8002122 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002116:	6878      	ldr	r0, [r7, #4]
 8002118:	f000 f8b6 	bl	8002288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800211c:	6878      	ldr	r0, [r7, #4]
 800211e:	f000 f8c7 	bl	80022b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	f003 0308 	and.w	r3, r3, #8
 8002132:	2b08      	cmp	r3, #8
 8002134:	d122      	bne.n	800217c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	f003 0308 	and.w	r3, r3, #8
 8002140:	2b08      	cmp	r3, #8
 8002142:	d11b      	bne.n	800217c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f06f 0208 	mvn.w	r2, #8
 800214c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2204      	movs	r2, #4
 8002152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	f003 0303 	and.w	r3, r3, #3
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f89a 	bl	800229c <HAL_TIM_IC_CaptureCallback>
 8002168:	e005      	b.n	8002176 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f000 f88c 	bl	8002288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f000 f89d 	bl	80022b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	691b      	ldr	r3, [r3, #16]
 8002182:	f003 0310 	and.w	r3, r3, #16
 8002186:	2b10      	cmp	r3, #16
 8002188:	d122      	bne.n	80021d0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	f003 0310 	and.w	r3, r3, #16
 8002194:	2b10      	cmp	r3, #16
 8002196:	d11b      	bne.n	80021d0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f06f 0210 	mvn.w	r2, #16
 80021a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2208      	movs	r2, #8
 80021a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	69db      	ldr	r3, [r3, #28]
 80021ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d003      	beq.n	80021be <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f870 	bl	800229c <HAL_TIM_IC_CaptureCallback>
 80021bc:	e005      	b.n	80021ca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f862 	bl	8002288 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f000 f873 	bl	80022b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	f003 0301 	and.w	r3, r3, #1
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d10e      	bne.n	80021fc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	68db      	ldr	r3, [r3, #12]
 80021e4:	f003 0301 	and.w	r3, r3, #1
 80021e8:	2b01      	cmp	r3, #1
 80021ea:	d107      	bne.n	80021fc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f06f 0201 	mvn.w	r2, #1
 80021f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7fe fb30 	bl	800085c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	691b      	ldr	r3, [r3, #16]
 8002202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002206:	2b80      	cmp	r3, #128	; 0x80
 8002208:	d10e      	bne.n	8002228 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002214:	2b80      	cmp	r3, #128	; 0x80
 8002216:	d107      	bne.n	8002228 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 f902 	bl	800242c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002232:	2b40      	cmp	r3, #64	; 0x40
 8002234:	d10e      	bne.n	8002254 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68db      	ldr	r3, [r3, #12]
 800223c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002240:	2b40      	cmp	r3, #64	; 0x40
 8002242:	d107      	bne.n	8002254 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800224c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 f838 	bl	80022c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	691b      	ldr	r3, [r3, #16]
 800225a:	f003 0320 	and.w	r3, r3, #32
 800225e:	2b20      	cmp	r3, #32
 8002260:	d10e      	bne.n	8002280 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	f003 0320 	and.w	r3, r3, #32
 800226c:	2b20      	cmp	r3, #32
 800226e:	d107      	bne.n	8002280 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f06f 0220 	mvn.w	r2, #32
 8002278:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800227a:	6878      	ldr	r0, [r7, #4]
 800227c:	f000 f8cc 	bl	8002418 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002280:	bf00      	nop
 8002282:	3708      	adds	r7, #8
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}

08002288 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002288:	b480      	push	{r7}
 800228a:	b083      	sub	sp, #12
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002290:	bf00      	nop
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022cc:	bf00      	nop
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	4a40      	ldr	r2, [pc, #256]	; (80023ec <TIM_Base_SetConfig+0x114>)
 80022ec:	4293      	cmp	r3, r2
 80022ee:	d013      	beq.n	8002318 <TIM_Base_SetConfig+0x40>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022f6:	d00f      	beq.n	8002318 <TIM_Base_SetConfig+0x40>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	4a3d      	ldr	r2, [pc, #244]	; (80023f0 <TIM_Base_SetConfig+0x118>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d00b      	beq.n	8002318 <TIM_Base_SetConfig+0x40>
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4a3c      	ldr	r2, [pc, #240]	; (80023f4 <TIM_Base_SetConfig+0x11c>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d007      	beq.n	8002318 <TIM_Base_SetConfig+0x40>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	4a3b      	ldr	r2, [pc, #236]	; (80023f8 <TIM_Base_SetConfig+0x120>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d003      	beq.n	8002318 <TIM_Base_SetConfig+0x40>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	4a3a      	ldr	r2, [pc, #232]	; (80023fc <TIM_Base_SetConfig+0x124>)
 8002314:	4293      	cmp	r3, r2
 8002316:	d108      	bne.n	800232a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800231e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	4313      	orrs	r3, r2
 8002328:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a2f      	ldr	r2, [pc, #188]	; (80023ec <TIM_Base_SetConfig+0x114>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d02b      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002338:	d027      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	4a2c      	ldr	r2, [pc, #176]	; (80023f0 <TIM_Base_SetConfig+0x118>)
 800233e:	4293      	cmp	r3, r2
 8002340:	d023      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a2b      	ldr	r2, [pc, #172]	; (80023f4 <TIM_Base_SetConfig+0x11c>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d01f      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a2a      	ldr	r2, [pc, #168]	; (80023f8 <TIM_Base_SetConfig+0x120>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d01b      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	4a29      	ldr	r2, [pc, #164]	; (80023fc <TIM_Base_SetConfig+0x124>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d017      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a28      	ldr	r2, [pc, #160]	; (8002400 <TIM_Base_SetConfig+0x128>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d013      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a27      	ldr	r2, [pc, #156]	; (8002404 <TIM_Base_SetConfig+0x12c>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d00f      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a26      	ldr	r2, [pc, #152]	; (8002408 <TIM_Base_SetConfig+0x130>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d00b      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a25      	ldr	r2, [pc, #148]	; (800240c <TIM_Base_SetConfig+0x134>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d007      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a24      	ldr	r2, [pc, #144]	; (8002410 <TIM_Base_SetConfig+0x138>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d003      	beq.n	800238a <TIM_Base_SetConfig+0xb2>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a23      	ldr	r2, [pc, #140]	; (8002414 <TIM_Base_SetConfig+0x13c>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d108      	bne.n	800239c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002390:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
 8002396:	68fa      	ldr	r2, [r7, #12]
 8002398:	4313      	orrs	r3, r2
 800239a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023b0:	683b      	ldr	r3, [r7, #0]
 80023b2:	689a      	ldr	r2, [r3, #8]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4a0a      	ldr	r2, [pc, #40]	; (80023ec <TIM_Base_SetConfig+0x114>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d003      	beq.n	80023d0 <TIM_Base_SetConfig+0xf8>
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4a0c      	ldr	r2, [pc, #48]	; (80023fc <TIM_Base_SetConfig+0x124>)
 80023cc:	4293      	cmp	r3, r2
 80023ce:	d103      	bne.n	80023d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	691a      	ldr	r2, [r3, #16]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2201      	movs	r2, #1
 80023dc:	615a      	str	r2, [r3, #20]
}
 80023de:	bf00      	nop
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40010000 	.word	0x40010000
 80023f0:	40000400 	.word	0x40000400
 80023f4:	40000800 	.word	0x40000800
 80023f8:	40000c00 	.word	0x40000c00
 80023fc:	40010400 	.word	0x40010400
 8002400:	40014000 	.word	0x40014000
 8002404:	40014400 	.word	0x40014400
 8002408:	40014800 	.word	0x40014800
 800240c:	40001800 	.word	0x40001800
 8002410:	40001c00 	.word	0x40001c00
 8002414:	40002000 	.word	0x40002000

08002418 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002434:	bf00      	nop
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d101      	bne.n	8002452 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e03f      	b.n	80024d2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d106      	bne.n	800246c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2200      	movs	r2, #0
 8002462:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7fe fa3c 	bl	80008e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2224      	movs	r2, #36	; 0x24
 8002470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68da      	ldr	r2, [r3, #12]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002482:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002484:	6878      	ldr	r0, [r7, #4]
 8002486:	f000 f929 	bl	80026dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	691a      	ldr	r2, [r3, #16]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002498:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	695a      	ldr	r2, [r3, #20]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68da      	ldr	r2, [r3, #12]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2220      	movs	r2, #32
 80024c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2220      	movs	r2, #32
 80024cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024da:	b580      	push	{r7, lr}
 80024dc:	b08a      	sub	sp, #40	; 0x28
 80024de:	af02      	add	r7, sp, #8
 80024e0:	60f8      	str	r0, [r7, #12]
 80024e2:	60b9      	str	r1, [r7, #8]
 80024e4:	603b      	str	r3, [r7, #0]
 80024e6:	4613      	mov	r3, r2
 80024e8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024ea:	2300      	movs	r3, #0
 80024ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b20      	cmp	r3, #32
 80024f8:	d17c      	bne.n	80025f4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d002      	beq.n	8002506 <HAL_UART_Transmit+0x2c>
 8002500:	88fb      	ldrh	r3, [r7, #6]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	e075      	b.n	80025f6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002510:	2b01      	cmp	r3, #1
 8002512:	d101      	bne.n	8002518 <HAL_UART_Transmit+0x3e>
 8002514:	2302      	movs	r3, #2
 8002516:	e06e      	b.n	80025f6 <HAL_UART_Transmit+0x11c>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	2200      	movs	r2, #0
 8002524:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2221      	movs	r2, #33	; 0x21
 800252a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800252e:	f7fe fbf3 	bl	8000d18 <HAL_GetTick>
 8002532:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	88fa      	ldrh	r2, [r7, #6]
 8002538:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	88fa      	ldrh	r2, [r7, #6]
 800253e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002548:	d108      	bne.n	800255c <HAL_UART_Transmit+0x82>
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	691b      	ldr	r3, [r3, #16]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d104      	bne.n	800255c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002552:	2300      	movs	r3, #0
 8002554:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	61bb      	str	r3, [r7, #24]
 800255a:	e003      	b.n	8002564 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002560:	2300      	movs	r3, #0
 8002562:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800256c:	e02a      	b.n	80025c4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	2200      	movs	r2, #0
 8002576:	2180      	movs	r1, #128	; 0x80
 8002578:	68f8      	ldr	r0, [r7, #12]
 800257a:	f000 f840 	bl	80025fe <UART_WaitOnFlagUntilTimeout>
 800257e:	4603      	mov	r3, r0
 8002580:	2b00      	cmp	r3, #0
 8002582:	d001      	beq.n	8002588 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002584:	2303      	movs	r3, #3
 8002586:	e036      	b.n	80025f6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10b      	bne.n	80025a6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	881b      	ldrh	r3, [r3, #0]
 8002592:	461a      	mov	r2, r3
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800259c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800259e:	69bb      	ldr	r3, [r7, #24]
 80025a0:	3302      	adds	r3, #2
 80025a2:	61bb      	str	r3, [r7, #24]
 80025a4:	e007      	b.n	80025b6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	781a      	ldrb	r2, [r3, #0]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	3301      	adds	r3, #1
 80025b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	3b01      	subs	r3, #1
 80025be:	b29a      	uxth	r2, r3
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025c8:	b29b      	uxth	r3, r3
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d1cf      	bne.n	800256e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	2200      	movs	r2, #0
 80025d6:	2140      	movs	r1, #64	; 0x40
 80025d8:	68f8      	ldr	r0, [r7, #12]
 80025da:	f000 f810 	bl	80025fe <UART_WaitOnFlagUntilTimeout>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80025e4:	2303      	movs	r3, #3
 80025e6:	e006      	b.n	80025f6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	2220      	movs	r2, #32
 80025ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80025f0:	2300      	movs	r3, #0
 80025f2:	e000      	b.n	80025f6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80025f4:	2302      	movs	r3, #2
  }
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3720      	adds	r7, #32
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}

080025fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80025fe:	b580      	push	{r7, lr}
 8002600:	b090      	sub	sp, #64	; 0x40
 8002602:	af00      	add	r7, sp, #0
 8002604:	60f8      	str	r0, [r7, #12]
 8002606:	60b9      	str	r1, [r7, #8]
 8002608:	603b      	str	r3, [r7, #0]
 800260a:	4613      	mov	r3, r2
 800260c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800260e:	e050      	b.n	80026b2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002610:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002616:	d04c      	beq.n	80026b2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002618:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800261a:	2b00      	cmp	r3, #0
 800261c:	d007      	beq.n	800262e <UART_WaitOnFlagUntilTimeout+0x30>
 800261e:	f7fe fb7b 	bl	8000d18 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800262a:	429a      	cmp	r2, r3
 800262c:	d241      	bcs.n	80026b2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	330c      	adds	r3, #12
 8002634:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002638:	e853 3f00 	ldrex	r3, [r3]
 800263c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002644:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	330c      	adds	r3, #12
 800264c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800264e:	637a      	str	r2, [r7, #52]	; 0x34
 8002650:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002652:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002654:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002656:	e841 2300 	strex	r3, r2, [r1]
 800265a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800265c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1e5      	bne.n	800262e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	3314      	adds	r3, #20
 8002668:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800266a:	697b      	ldr	r3, [r7, #20]
 800266c:	e853 3f00 	ldrex	r3, [r3]
 8002670:	613b      	str	r3, [r7, #16]
   return(result);
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	f023 0301 	bic.w	r3, r3, #1
 8002678:	63bb      	str	r3, [r7, #56]	; 0x38
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	3314      	adds	r3, #20
 8002680:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002682:	623a      	str	r2, [r7, #32]
 8002684:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002686:	69f9      	ldr	r1, [r7, #28]
 8002688:	6a3a      	ldr	r2, [r7, #32]
 800268a:	e841 2300 	strex	r3, r2, [r1]
 800268e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002690:	69bb      	ldr	r3, [r7, #24]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d1e5      	bne.n	8002662 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2220      	movs	r2, #32
 800269a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2220      	movs	r2, #32
 80026a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80026ae:	2303      	movs	r3, #3
 80026b0:	e00f      	b.n	80026d2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	4013      	ands	r3, r2
 80026bc:	68ba      	ldr	r2, [r7, #8]
 80026be:	429a      	cmp	r2, r3
 80026c0:	bf0c      	ite	eq
 80026c2:	2301      	moveq	r3, #1
 80026c4:	2300      	movne	r3, #0
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	461a      	mov	r2, r3
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d09f      	beq.n	8002610 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80026d0:	2300      	movs	r3, #0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3740      	adds	r7, #64	; 0x40
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026e0:	b0c0      	sub	sp, #256	; 0x100
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80026f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026f8:	68d9      	ldr	r1, [r3, #12]
 80026fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	ea40 0301 	orr.w	r3, r0, r1
 8002704:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800270a:	689a      	ldr	r2, [r3, #8]
 800270c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	431a      	orrs	r2, r3
 8002714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002718:	695b      	ldr	r3, [r3, #20]
 800271a:	431a      	orrs	r2, r3
 800271c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002720:	69db      	ldr	r3, [r3, #28]
 8002722:	4313      	orrs	r3, r2
 8002724:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002734:	f021 010c 	bic.w	r1, r1, #12
 8002738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002742:	430b      	orrs	r3, r1
 8002744:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002756:	6999      	ldr	r1, [r3, #24]
 8002758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	ea40 0301 	orr.w	r3, r0, r1
 8002762:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	4b8f      	ldr	r3, [pc, #572]	; (80029a8 <UART_SetConfig+0x2cc>)
 800276c:	429a      	cmp	r2, r3
 800276e:	d005      	beq.n	800277c <UART_SetConfig+0xa0>
 8002770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	4b8d      	ldr	r3, [pc, #564]	; (80029ac <UART_SetConfig+0x2d0>)
 8002778:	429a      	cmp	r2, r3
 800277a:	d104      	bne.n	8002786 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800277c:	f7fe fe9e 	bl	80014bc <HAL_RCC_GetPCLK2Freq>
 8002780:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002784:	e003      	b.n	800278e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002786:	f7fe fe85 	bl	8001494 <HAL_RCC_GetPCLK1Freq>
 800278a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800278e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002792:	69db      	ldr	r3, [r3, #28]
 8002794:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002798:	f040 810c 	bne.w	80029b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800279c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027a0:	2200      	movs	r2, #0
 80027a2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80027a6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80027aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80027ae:	4622      	mov	r2, r4
 80027b0:	462b      	mov	r3, r5
 80027b2:	1891      	adds	r1, r2, r2
 80027b4:	65b9      	str	r1, [r7, #88]	; 0x58
 80027b6:	415b      	adcs	r3, r3
 80027b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80027ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80027be:	4621      	mov	r1, r4
 80027c0:	eb12 0801 	adds.w	r8, r2, r1
 80027c4:	4629      	mov	r1, r5
 80027c6:	eb43 0901 	adc.w	r9, r3, r1
 80027ca:	f04f 0200 	mov.w	r2, #0
 80027ce:	f04f 0300 	mov.w	r3, #0
 80027d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027de:	4690      	mov	r8, r2
 80027e0:	4699      	mov	r9, r3
 80027e2:	4623      	mov	r3, r4
 80027e4:	eb18 0303 	adds.w	r3, r8, r3
 80027e8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80027ec:	462b      	mov	r3, r5
 80027ee:	eb49 0303 	adc.w	r3, r9, r3
 80027f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80027f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	2200      	movs	r2, #0
 80027fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002802:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002806:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800280a:	460b      	mov	r3, r1
 800280c:	18db      	adds	r3, r3, r3
 800280e:	653b      	str	r3, [r7, #80]	; 0x50
 8002810:	4613      	mov	r3, r2
 8002812:	eb42 0303 	adc.w	r3, r2, r3
 8002816:	657b      	str	r3, [r7, #84]	; 0x54
 8002818:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800281c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002820:	f7fd fd46 	bl	80002b0 <__aeabi_uldivmod>
 8002824:	4602      	mov	r2, r0
 8002826:	460b      	mov	r3, r1
 8002828:	4b61      	ldr	r3, [pc, #388]	; (80029b0 <UART_SetConfig+0x2d4>)
 800282a:	fba3 2302 	umull	r2, r3, r3, r2
 800282e:	095b      	lsrs	r3, r3, #5
 8002830:	011c      	lsls	r4, r3, #4
 8002832:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002836:	2200      	movs	r2, #0
 8002838:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800283c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002840:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002844:	4642      	mov	r2, r8
 8002846:	464b      	mov	r3, r9
 8002848:	1891      	adds	r1, r2, r2
 800284a:	64b9      	str	r1, [r7, #72]	; 0x48
 800284c:	415b      	adcs	r3, r3
 800284e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002850:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002854:	4641      	mov	r1, r8
 8002856:	eb12 0a01 	adds.w	sl, r2, r1
 800285a:	4649      	mov	r1, r9
 800285c:	eb43 0b01 	adc.w	fp, r3, r1
 8002860:	f04f 0200 	mov.w	r2, #0
 8002864:	f04f 0300 	mov.w	r3, #0
 8002868:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800286c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002870:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002874:	4692      	mov	sl, r2
 8002876:	469b      	mov	fp, r3
 8002878:	4643      	mov	r3, r8
 800287a:	eb1a 0303 	adds.w	r3, sl, r3
 800287e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002882:	464b      	mov	r3, r9
 8002884:	eb4b 0303 	adc.w	r3, fp, r3
 8002888:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800288c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	2200      	movs	r2, #0
 8002894:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002898:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800289c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80028a0:	460b      	mov	r3, r1
 80028a2:	18db      	adds	r3, r3, r3
 80028a4:	643b      	str	r3, [r7, #64]	; 0x40
 80028a6:	4613      	mov	r3, r2
 80028a8:	eb42 0303 	adc.w	r3, r2, r3
 80028ac:	647b      	str	r3, [r7, #68]	; 0x44
 80028ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80028b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80028b6:	f7fd fcfb 	bl	80002b0 <__aeabi_uldivmod>
 80028ba:	4602      	mov	r2, r0
 80028bc:	460b      	mov	r3, r1
 80028be:	4611      	mov	r1, r2
 80028c0:	4b3b      	ldr	r3, [pc, #236]	; (80029b0 <UART_SetConfig+0x2d4>)
 80028c2:	fba3 2301 	umull	r2, r3, r3, r1
 80028c6:	095b      	lsrs	r3, r3, #5
 80028c8:	2264      	movs	r2, #100	; 0x64
 80028ca:	fb02 f303 	mul.w	r3, r2, r3
 80028ce:	1acb      	subs	r3, r1, r3
 80028d0:	00db      	lsls	r3, r3, #3
 80028d2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80028d6:	4b36      	ldr	r3, [pc, #216]	; (80029b0 <UART_SetConfig+0x2d4>)
 80028d8:	fba3 2302 	umull	r2, r3, r3, r2
 80028dc:	095b      	lsrs	r3, r3, #5
 80028de:	005b      	lsls	r3, r3, #1
 80028e0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80028e4:	441c      	add	r4, r3
 80028e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028ea:	2200      	movs	r2, #0
 80028ec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80028f0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80028f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80028f8:	4642      	mov	r2, r8
 80028fa:	464b      	mov	r3, r9
 80028fc:	1891      	adds	r1, r2, r2
 80028fe:	63b9      	str	r1, [r7, #56]	; 0x38
 8002900:	415b      	adcs	r3, r3
 8002902:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002904:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002908:	4641      	mov	r1, r8
 800290a:	1851      	adds	r1, r2, r1
 800290c:	6339      	str	r1, [r7, #48]	; 0x30
 800290e:	4649      	mov	r1, r9
 8002910:	414b      	adcs	r3, r1
 8002912:	637b      	str	r3, [r7, #52]	; 0x34
 8002914:	f04f 0200 	mov.w	r2, #0
 8002918:	f04f 0300 	mov.w	r3, #0
 800291c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002920:	4659      	mov	r1, fp
 8002922:	00cb      	lsls	r3, r1, #3
 8002924:	4651      	mov	r1, sl
 8002926:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800292a:	4651      	mov	r1, sl
 800292c:	00ca      	lsls	r2, r1, #3
 800292e:	4610      	mov	r0, r2
 8002930:	4619      	mov	r1, r3
 8002932:	4603      	mov	r3, r0
 8002934:	4642      	mov	r2, r8
 8002936:	189b      	adds	r3, r3, r2
 8002938:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800293c:	464b      	mov	r3, r9
 800293e:	460a      	mov	r2, r1
 8002940:	eb42 0303 	adc.w	r3, r2, r3
 8002944:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002954:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002958:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800295c:	460b      	mov	r3, r1
 800295e:	18db      	adds	r3, r3, r3
 8002960:	62bb      	str	r3, [r7, #40]	; 0x28
 8002962:	4613      	mov	r3, r2
 8002964:	eb42 0303 	adc.w	r3, r2, r3
 8002968:	62fb      	str	r3, [r7, #44]	; 0x2c
 800296a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800296e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002972:	f7fd fc9d 	bl	80002b0 <__aeabi_uldivmod>
 8002976:	4602      	mov	r2, r0
 8002978:	460b      	mov	r3, r1
 800297a:	4b0d      	ldr	r3, [pc, #52]	; (80029b0 <UART_SetConfig+0x2d4>)
 800297c:	fba3 1302 	umull	r1, r3, r3, r2
 8002980:	095b      	lsrs	r3, r3, #5
 8002982:	2164      	movs	r1, #100	; 0x64
 8002984:	fb01 f303 	mul.w	r3, r1, r3
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	00db      	lsls	r3, r3, #3
 800298c:	3332      	adds	r3, #50	; 0x32
 800298e:	4a08      	ldr	r2, [pc, #32]	; (80029b0 <UART_SetConfig+0x2d4>)
 8002990:	fba2 2303 	umull	r2, r3, r2, r3
 8002994:	095b      	lsrs	r3, r3, #5
 8002996:	f003 0207 	and.w	r2, r3, #7
 800299a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4422      	add	r2, r4
 80029a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80029a4:	e106      	b.n	8002bb4 <UART_SetConfig+0x4d8>
 80029a6:	bf00      	nop
 80029a8:	40011000 	.word	0x40011000
 80029ac:	40011400 	.word	0x40011400
 80029b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80029b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029b8:	2200      	movs	r2, #0
 80029ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80029be:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80029c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80029c6:	4642      	mov	r2, r8
 80029c8:	464b      	mov	r3, r9
 80029ca:	1891      	adds	r1, r2, r2
 80029cc:	6239      	str	r1, [r7, #32]
 80029ce:	415b      	adcs	r3, r3
 80029d0:	627b      	str	r3, [r7, #36]	; 0x24
 80029d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80029d6:	4641      	mov	r1, r8
 80029d8:	1854      	adds	r4, r2, r1
 80029da:	4649      	mov	r1, r9
 80029dc:	eb43 0501 	adc.w	r5, r3, r1
 80029e0:	f04f 0200 	mov.w	r2, #0
 80029e4:	f04f 0300 	mov.w	r3, #0
 80029e8:	00eb      	lsls	r3, r5, #3
 80029ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029ee:	00e2      	lsls	r2, r4, #3
 80029f0:	4614      	mov	r4, r2
 80029f2:	461d      	mov	r5, r3
 80029f4:	4643      	mov	r3, r8
 80029f6:	18e3      	adds	r3, r4, r3
 80029f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80029fc:	464b      	mov	r3, r9
 80029fe:	eb45 0303 	adc.w	r3, r5, r3
 8002a02:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002a06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002a12:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002a16:	f04f 0200 	mov.w	r2, #0
 8002a1a:	f04f 0300 	mov.w	r3, #0
 8002a1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002a22:	4629      	mov	r1, r5
 8002a24:	008b      	lsls	r3, r1, #2
 8002a26:	4621      	mov	r1, r4
 8002a28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a2c:	4621      	mov	r1, r4
 8002a2e:	008a      	lsls	r2, r1, #2
 8002a30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002a34:	f7fd fc3c 	bl	80002b0 <__aeabi_uldivmod>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	460b      	mov	r3, r1
 8002a3c:	4b60      	ldr	r3, [pc, #384]	; (8002bc0 <UART_SetConfig+0x4e4>)
 8002a3e:	fba3 2302 	umull	r2, r3, r3, r2
 8002a42:	095b      	lsrs	r3, r3, #5
 8002a44:	011c      	lsls	r4, r3, #4
 8002a46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002a50:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002a54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002a58:	4642      	mov	r2, r8
 8002a5a:	464b      	mov	r3, r9
 8002a5c:	1891      	adds	r1, r2, r2
 8002a5e:	61b9      	str	r1, [r7, #24]
 8002a60:	415b      	adcs	r3, r3
 8002a62:	61fb      	str	r3, [r7, #28]
 8002a64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a68:	4641      	mov	r1, r8
 8002a6a:	1851      	adds	r1, r2, r1
 8002a6c:	6139      	str	r1, [r7, #16]
 8002a6e:	4649      	mov	r1, r9
 8002a70:	414b      	adcs	r3, r1
 8002a72:	617b      	str	r3, [r7, #20]
 8002a74:	f04f 0200 	mov.w	r2, #0
 8002a78:	f04f 0300 	mov.w	r3, #0
 8002a7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a80:	4659      	mov	r1, fp
 8002a82:	00cb      	lsls	r3, r1, #3
 8002a84:	4651      	mov	r1, sl
 8002a86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a8a:	4651      	mov	r1, sl
 8002a8c:	00ca      	lsls	r2, r1, #3
 8002a8e:	4610      	mov	r0, r2
 8002a90:	4619      	mov	r1, r3
 8002a92:	4603      	mov	r3, r0
 8002a94:	4642      	mov	r2, r8
 8002a96:	189b      	adds	r3, r3, r2
 8002a98:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002a9c:	464b      	mov	r3, r9
 8002a9e:	460a      	mov	r2, r1
 8002aa0:	eb42 0303 	adc.w	r3, r2, r3
 8002aa4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	67bb      	str	r3, [r7, #120]	; 0x78
 8002ab2:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002ab4:	f04f 0200 	mov.w	r2, #0
 8002ab8:	f04f 0300 	mov.w	r3, #0
 8002abc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002ac0:	4649      	mov	r1, r9
 8002ac2:	008b      	lsls	r3, r1, #2
 8002ac4:	4641      	mov	r1, r8
 8002ac6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002aca:	4641      	mov	r1, r8
 8002acc:	008a      	lsls	r2, r1, #2
 8002ace:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002ad2:	f7fd fbed 	bl	80002b0 <__aeabi_uldivmod>
 8002ad6:	4602      	mov	r2, r0
 8002ad8:	460b      	mov	r3, r1
 8002ada:	4611      	mov	r1, r2
 8002adc:	4b38      	ldr	r3, [pc, #224]	; (8002bc0 <UART_SetConfig+0x4e4>)
 8002ade:	fba3 2301 	umull	r2, r3, r3, r1
 8002ae2:	095b      	lsrs	r3, r3, #5
 8002ae4:	2264      	movs	r2, #100	; 0x64
 8002ae6:	fb02 f303 	mul.w	r3, r2, r3
 8002aea:	1acb      	subs	r3, r1, r3
 8002aec:	011b      	lsls	r3, r3, #4
 8002aee:	3332      	adds	r3, #50	; 0x32
 8002af0:	4a33      	ldr	r2, [pc, #204]	; (8002bc0 <UART_SetConfig+0x4e4>)
 8002af2:	fba2 2303 	umull	r2, r3, r2, r3
 8002af6:	095b      	lsrs	r3, r3, #5
 8002af8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002afc:	441c      	add	r4, r3
 8002afe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b02:	2200      	movs	r2, #0
 8002b04:	673b      	str	r3, [r7, #112]	; 0x70
 8002b06:	677a      	str	r2, [r7, #116]	; 0x74
 8002b08:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002b0c:	4642      	mov	r2, r8
 8002b0e:	464b      	mov	r3, r9
 8002b10:	1891      	adds	r1, r2, r2
 8002b12:	60b9      	str	r1, [r7, #8]
 8002b14:	415b      	adcs	r3, r3
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002b1c:	4641      	mov	r1, r8
 8002b1e:	1851      	adds	r1, r2, r1
 8002b20:	6039      	str	r1, [r7, #0]
 8002b22:	4649      	mov	r1, r9
 8002b24:	414b      	adcs	r3, r1
 8002b26:	607b      	str	r3, [r7, #4]
 8002b28:	f04f 0200 	mov.w	r2, #0
 8002b2c:	f04f 0300 	mov.w	r3, #0
 8002b30:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002b34:	4659      	mov	r1, fp
 8002b36:	00cb      	lsls	r3, r1, #3
 8002b38:	4651      	mov	r1, sl
 8002b3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b3e:	4651      	mov	r1, sl
 8002b40:	00ca      	lsls	r2, r1, #3
 8002b42:	4610      	mov	r0, r2
 8002b44:	4619      	mov	r1, r3
 8002b46:	4603      	mov	r3, r0
 8002b48:	4642      	mov	r2, r8
 8002b4a:	189b      	adds	r3, r3, r2
 8002b4c:	66bb      	str	r3, [r7, #104]	; 0x68
 8002b4e:	464b      	mov	r3, r9
 8002b50:	460a      	mov	r2, r1
 8002b52:	eb42 0303 	adc.w	r3, r2, r3
 8002b56:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2200      	movs	r2, #0
 8002b60:	663b      	str	r3, [r7, #96]	; 0x60
 8002b62:	667a      	str	r2, [r7, #100]	; 0x64
 8002b64:	f04f 0200 	mov.w	r2, #0
 8002b68:	f04f 0300 	mov.w	r3, #0
 8002b6c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002b70:	4649      	mov	r1, r9
 8002b72:	008b      	lsls	r3, r1, #2
 8002b74:	4641      	mov	r1, r8
 8002b76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b7a:	4641      	mov	r1, r8
 8002b7c:	008a      	lsls	r2, r1, #2
 8002b7e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002b82:	f7fd fb95 	bl	80002b0 <__aeabi_uldivmod>
 8002b86:	4602      	mov	r2, r0
 8002b88:	460b      	mov	r3, r1
 8002b8a:	4b0d      	ldr	r3, [pc, #52]	; (8002bc0 <UART_SetConfig+0x4e4>)
 8002b8c:	fba3 1302 	umull	r1, r3, r3, r2
 8002b90:	095b      	lsrs	r3, r3, #5
 8002b92:	2164      	movs	r1, #100	; 0x64
 8002b94:	fb01 f303 	mul.w	r3, r1, r3
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	3332      	adds	r3, #50	; 0x32
 8002b9e:	4a08      	ldr	r2, [pc, #32]	; (8002bc0 <UART_SetConfig+0x4e4>)
 8002ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba4:	095b      	lsrs	r3, r3, #5
 8002ba6:	f003 020f 	and.w	r2, r3, #15
 8002baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4422      	add	r2, r4
 8002bb2:	609a      	str	r2, [r3, #8]
}
 8002bb4:	bf00      	nop
 8002bb6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bc0:	51eb851f 	.word	0x51eb851f

08002bc4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	b085      	sub	sp, #20
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	4603      	mov	r3, r0
 8002bcc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002bd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002bd6:	2b84      	cmp	r3, #132	; 0x84
 8002bd8:	d005      	beq.n	8002be6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8002bda:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	4413      	add	r3, r2
 8002be2:	3303      	adds	r3, #3
 8002be4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002be6:	68fb      	ldr	r3, [r7, #12]
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3714      	adds	r7, #20
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002bf8:	f000 fed0 	bl	800399c <vTaskStartScheduler>
  
  return osOK;
 8002bfc:	2300      	movs	r3, #0
}
 8002bfe:	4618      	mov	r0, r3
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002c02:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c04:	b089      	sub	sp, #36	; 0x24
 8002c06:	af04      	add	r7, sp, #16
 8002c08:	6078      	str	r0, [r7, #4]
 8002c0a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	695b      	ldr	r3, [r3, #20]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d020      	beq.n	8002c56 <osThreadCreate+0x54>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d01c      	beq.n	8002c56 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685c      	ldr	r4, [r3, #4]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	691e      	ldr	r6, [r3, #16]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff ffc8 	bl	8002bc4 <makeFreeRtosPriority>
 8002c34:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	687a      	ldr	r2, [r7, #4]
 8002c3c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002c3e:	9202      	str	r2, [sp, #8]
 8002c40:	9301      	str	r3, [sp, #4]
 8002c42:	9100      	str	r1, [sp, #0]
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	4632      	mov	r2, r6
 8002c48:	4629      	mov	r1, r5
 8002c4a:	4620      	mov	r0, r4
 8002c4c:	f000 fcc8 	bl	80035e0 <xTaskCreateStatic>
 8002c50:	4603      	mov	r3, r0
 8002c52:	60fb      	str	r3, [r7, #12]
 8002c54:	e01c      	b.n	8002c90 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	685c      	ldr	r4, [r3, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002c62:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff ffaa 	bl	8002bc4 <makeFreeRtosPriority>
 8002c70:	4602      	mov	r2, r0
 8002c72:	f107 030c 	add.w	r3, r7, #12
 8002c76:	9301      	str	r3, [sp, #4]
 8002c78:	9200      	str	r2, [sp, #0]
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	4632      	mov	r2, r6
 8002c7e:	4629      	mov	r1, r5
 8002c80:	4620      	mov	r0, r4
 8002c82:	f000 fd0a 	bl	800369a <xTaskCreate>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b01      	cmp	r3, #1
 8002c8a:	d001      	beq.n	8002c90 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	e000      	b.n	8002c92 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002c90:	68fb      	ldr	r3, [r7, #12]
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3714      	adds	r7, #20
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c9a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8002c9a:	b580      	push	{r7, lr}
 8002c9c:	b084      	sub	sp, #16
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <osDelay+0x16>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	e000      	b.n	8002cb2 <osDelay+0x18>
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f000 fe3e 	bl	8003934 <vTaskDelay>
  
  return osOK;
 8002cb8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f103 0208 	add.w	r2, r3, #8
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8002cda:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f103 0208 	add.w	r2, r3, #8
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	f103 0208 	add.w	r2, r3, #8
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr

08002d02 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002d02:	b480      	push	{r7}
 8002d04:	b083      	sub	sp, #12
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002d10:	bf00      	nop
 8002d12:	370c      	adds	r7, #12
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	68fa      	ldr	r2, [r7, #12]
 8002d30:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	689a      	ldr	r2, [r3, #8]
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	689b      	ldr	r3, [r3, #8]
 8002d3e:	683a      	ldr	r2, [r7, #0]
 8002d40:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	683a      	ldr	r2, [r7, #0]
 8002d46:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	601a      	str	r2, [r3, #0]
}
 8002d58:	bf00      	nop
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d7a:	d103      	bne.n	8002d84 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	e00c      	b.n	8002d9e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	3308      	adds	r3, #8
 8002d88:	60fb      	str	r3, [r7, #12]
 8002d8a:	e002      	b.n	8002d92 <vListInsert+0x2e>
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	60fb      	str	r3, [r7, #12]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	685b      	ldr	r3, [r3, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68ba      	ldr	r2, [r7, #8]
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d2f6      	bcs.n	8002d8c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	685a      	ldr	r2, [r3, #4]
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	683a      	ldr	r2, [r7, #0]
 8002dac:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	68fa      	ldr	r2, [r7, #12]
 8002db2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	683a      	ldr	r2, [r7, #0]
 8002db8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	687a      	ldr	r2, [r7, #4]
 8002dbe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	1c5a      	adds	r2, r3, #1
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	601a      	str	r2, [r3, #0]
}
 8002dca:	bf00      	nop
 8002dcc:	3714      	adds	r7, #20
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr

08002dd6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b085      	sub	sp, #20
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	6892      	ldr	r2, [r2, #8]
 8002dec:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	6852      	ldr	r2, [r2, #4]
 8002df6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d103      	bne.n	8002e0a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	689a      	ldr	r2, [r3, #8]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	1e5a      	subs	r2, r3, #1
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3714      	adds	r7, #20
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr
	...

08002e2c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d10a      	bne.n	8002e56 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e44:	f383 8811 	msr	BASEPRI, r3
 8002e48:	f3bf 8f6f 	isb	sy
 8002e4c:	f3bf 8f4f 	dsb	sy
 8002e50:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002e52:	bf00      	nop
 8002e54:	e7fe      	b.n	8002e54 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002e56:	f001 fbed 	bl	8004634 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e62:	68f9      	ldr	r1, [r7, #12]
 8002e64:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002e66:	fb01 f303 	mul.w	r3, r1, r3
 8002e6a:	441a      	add	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2200      	movs	r2, #0
 8002e74:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681a      	ldr	r2, [r3, #0]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e86:	3b01      	subs	r3, #1
 8002e88:	68f9      	ldr	r1, [r7, #12]
 8002e8a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002e8c:	fb01 f303 	mul.w	r3, r1, r3
 8002e90:	441a      	add	r2, r3
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	22ff      	movs	r2, #255	; 0xff
 8002e9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	22ff      	movs	r2, #255	; 0xff
 8002ea2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d114      	bne.n	8002ed6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d01a      	beq.n	8002eea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	3310      	adds	r3, #16
 8002eb8:	4618      	mov	r0, r3
 8002eba:	f000 ffc1 	bl	8003e40 <xTaskRemoveFromEventList>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d012      	beq.n	8002eea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002ec4:	4b0c      	ldr	r3, [pc, #48]	; (8002ef8 <xQueueGenericReset+0xcc>)
 8002ec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	f3bf 8f4f 	dsb	sy
 8002ed0:	f3bf 8f6f 	isb	sy
 8002ed4:	e009      	b.n	8002eea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	3310      	adds	r3, #16
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff fef1 	bl	8002cc2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	3324      	adds	r3, #36	; 0x24
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff feec 	bl	8002cc2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002eea:	f001 fbd3 	bl	8004694 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002eee:	2301      	movs	r3, #1
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	3710      	adds	r7, #16
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	bd80      	pop	{r7, pc}
 8002ef8:	e000ed04 	.word	0xe000ed04

08002efc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b08a      	sub	sp, #40	; 0x28
 8002f00:	af02      	add	r7, sp, #8
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	4613      	mov	r3, r2
 8002f08:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d10a      	bne.n	8002f26 <xQueueGenericCreate+0x2a>
	__asm volatile
 8002f10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f14:	f383 8811 	msr	BASEPRI, r3
 8002f18:	f3bf 8f6f 	isb	sy
 8002f1c:	f3bf 8f4f 	dsb	sy
 8002f20:	613b      	str	r3, [r7, #16]
}
 8002f22:	bf00      	nop
 8002f24:	e7fe      	b.n	8002f24 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	68ba      	ldr	r2, [r7, #8]
 8002f2a:	fb02 f303 	mul.w	r3, r2, r3
 8002f2e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002f30:	69fb      	ldr	r3, [r7, #28]
 8002f32:	3348      	adds	r3, #72	; 0x48
 8002f34:	4618      	mov	r0, r3
 8002f36:	f001 fc5f 	bl	80047f8 <pvPortMalloc>
 8002f3a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d011      	beq.n	8002f66 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002f42:	69bb      	ldr	r3, [r7, #24]
 8002f44:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	3348      	adds	r3, #72	; 0x48
 8002f4a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002f54:	79fa      	ldrb	r2, [r7, #7]
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	68b9      	ldr	r1, [r7, #8]
 8002f60:	68f8      	ldr	r0, [r7, #12]
 8002f62:	f000 f805 	bl	8002f70 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002f66:	69bb      	ldr	r3, [r7, #24]
	}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3720      	adds	r7, #32
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
 8002f7c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d103      	bne.n	8002f8c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002f84:	69bb      	ldr	r3, [r7, #24]
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	601a      	str	r2, [r3, #0]
 8002f8a:	e002      	b.n	8002f92 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002f8c:	69bb      	ldr	r3, [r7, #24]
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002f92:	69bb      	ldr	r3, [r7, #24]
 8002f94:	68fa      	ldr	r2, [r7, #12]
 8002f96:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	68ba      	ldr	r2, [r7, #8]
 8002f9c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	69b8      	ldr	r0, [r7, #24]
 8002fa2:	f7ff ff43 	bl	8002e2c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002fa6:	bf00      	nop
 8002fa8:	3710      	adds	r7, #16
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
	...

08002fb0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b08e      	sub	sp, #56	; 0x38
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
 8002fbc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002fc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d10a      	bne.n	8002fe2 <xQueueGenericSend+0x32>
	__asm volatile
 8002fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fd0:	f383 8811 	msr	BASEPRI, r3
 8002fd4:	f3bf 8f6f 	isb	sy
 8002fd8:	f3bf 8f4f 	dsb	sy
 8002fdc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002fde:	bf00      	nop
 8002fe0:	e7fe      	b.n	8002fe0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d103      	bne.n	8002ff0 <xQueueGenericSend+0x40>
 8002fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <xQueueGenericSend+0x44>
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e000      	b.n	8002ff6 <xQueueGenericSend+0x46>
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d10a      	bne.n	8003010 <xQueueGenericSend+0x60>
	__asm volatile
 8002ffa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ffe:	f383 8811 	msr	BASEPRI, r3
 8003002:	f3bf 8f6f 	isb	sy
 8003006:	f3bf 8f4f 	dsb	sy
 800300a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800300c:	bf00      	nop
 800300e:	e7fe      	b.n	800300e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	2b02      	cmp	r3, #2
 8003014:	d103      	bne.n	800301e <xQueueGenericSend+0x6e>
 8003016:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800301a:	2b01      	cmp	r3, #1
 800301c:	d101      	bne.n	8003022 <xQueueGenericSend+0x72>
 800301e:	2301      	movs	r3, #1
 8003020:	e000      	b.n	8003024 <xQueueGenericSend+0x74>
 8003022:	2300      	movs	r3, #0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d10a      	bne.n	800303e <xQueueGenericSend+0x8e>
	__asm volatile
 8003028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800302c:	f383 8811 	msr	BASEPRI, r3
 8003030:	f3bf 8f6f 	isb	sy
 8003034:	f3bf 8f4f 	dsb	sy
 8003038:	623b      	str	r3, [r7, #32]
}
 800303a:	bf00      	nop
 800303c:	e7fe      	b.n	800303c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800303e:	f001 f8bf 	bl	80041c0 <xTaskGetSchedulerState>
 8003042:	4603      	mov	r3, r0
 8003044:	2b00      	cmp	r3, #0
 8003046:	d102      	bne.n	800304e <xQueueGenericSend+0x9e>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <xQueueGenericSend+0xa2>
 800304e:	2301      	movs	r3, #1
 8003050:	e000      	b.n	8003054 <xQueueGenericSend+0xa4>
 8003052:	2300      	movs	r3, #0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d10a      	bne.n	800306e <xQueueGenericSend+0xbe>
	__asm volatile
 8003058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800305c:	f383 8811 	msr	BASEPRI, r3
 8003060:	f3bf 8f6f 	isb	sy
 8003064:	f3bf 8f4f 	dsb	sy
 8003068:	61fb      	str	r3, [r7, #28]
}
 800306a:	bf00      	nop
 800306c:	e7fe      	b.n	800306c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800306e:	f001 fae1 	bl	8004634 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003074:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003076:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800307a:	429a      	cmp	r2, r3
 800307c:	d302      	bcc.n	8003084 <xQueueGenericSend+0xd4>
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	2b02      	cmp	r3, #2
 8003082:	d129      	bne.n	80030d8 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003084:	683a      	ldr	r2, [r7, #0]
 8003086:	68b9      	ldr	r1, [r7, #8]
 8003088:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800308a:	f000 f96f 	bl	800336c <prvCopyDataToQueue>
 800308e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003094:	2b00      	cmp	r3, #0
 8003096:	d010      	beq.n	80030ba <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800309a:	3324      	adds	r3, #36	; 0x24
 800309c:	4618      	mov	r0, r3
 800309e:	f000 fecf 	bl	8003e40 <xTaskRemoveFromEventList>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d013      	beq.n	80030d0 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80030a8:	4b3f      	ldr	r3, [pc, #252]	; (80031a8 <xQueueGenericSend+0x1f8>)
 80030aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030ae:	601a      	str	r2, [r3, #0]
 80030b0:	f3bf 8f4f 	dsb	sy
 80030b4:	f3bf 8f6f 	isb	sy
 80030b8:	e00a      	b.n	80030d0 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80030ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d007      	beq.n	80030d0 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80030c0:	4b39      	ldr	r3, [pc, #228]	; (80031a8 <xQueueGenericSend+0x1f8>)
 80030c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	f3bf 8f4f 	dsb	sy
 80030cc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80030d0:	f001 fae0 	bl	8004694 <vPortExitCritical>
				return pdPASS;
 80030d4:	2301      	movs	r3, #1
 80030d6:	e063      	b.n	80031a0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d103      	bne.n	80030e6 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80030de:	f001 fad9 	bl	8004694 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80030e2:	2300      	movs	r3, #0
 80030e4:	e05c      	b.n	80031a0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80030e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d106      	bne.n	80030fa <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80030ec:	f107 0314 	add.w	r3, r7, #20
 80030f0:	4618      	mov	r0, r3
 80030f2:	f000 ff07 	bl	8003f04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80030f6:	2301      	movs	r3, #1
 80030f8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80030fa:	f001 facb 	bl	8004694 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80030fe:	f000 fcb7 	bl	8003a70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003102:	f001 fa97 	bl	8004634 <vPortEnterCritical>
 8003106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003108:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800310c:	b25b      	sxtb	r3, r3
 800310e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003112:	d103      	bne.n	800311c <xQueueGenericSend+0x16c>
 8003114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003116:	2200      	movs	r2, #0
 8003118:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800311c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800311e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003122:	b25b      	sxtb	r3, r3
 8003124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003128:	d103      	bne.n	8003132 <xQueueGenericSend+0x182>
 800312a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312c:	2200      	movs	r2, #0
 800312e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003132:	f001 faaf 	bl	8004694 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003136:	1d3a      	adds	r2, r7, #4
 8003138:	f107 0314 	add.w	r3, r7, #20
 800313c:	4611      	mov	r1, r2
 800313e:	4618      	mov	r0, r3
 8003140:	f000 fef6 	bl	8003f30 <xTaskCheckForTimeOut>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d124      	bne.n	8003194 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800314a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800314c:	f000 fa06 	bl	800355c <prvIsQueueFull>
 8003150:	4603      	mov	r3, r0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d018      	beq.n	8003188 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003158:	3310      	adds	r3, #16
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	4611      	mov	r1, r2
 800315e:	4618      	mov	r0, r3
 8003160:	f000 fe4a 	bl	8003df8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003164:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003166:	f000 f991 	bl	800348c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800316a:	f000 fc8f 	bl	8003a8c <xTaskResumeAll>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	f47f af7c 	bne.w	800306e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8003176:	4b0c      	ldr	r3, [pc, #48]	; (80031a8 <xQueueGenericSend+0x1f8>)
 8003178:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	f3bf 8f4f 	dsb	sy
 8003182:	f3bf 8f6f 	isb	sy
 8003186:	e772      	b.n	800306e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003188:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800318a:	f000 f97f 	bl	800348c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800318e:	f000 fc7d 	bl	8003a8c <xTaskResumeAll>
 8003192:	e76c      	b.n	800306e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003194:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003196:	f000 f979 	bl	800348c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800319a:	f000 fc77 	bl	8003a8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800319e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3738      	adds	r7, #56	; 0x38
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	e000ed04 	.word	0xe000ed04

080031ac <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b08c      	sub	sp, #48	; 0x30
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	60f8      	str	r0, [r7, #12]
 80031b4:	60b9      	str	r1, [r7, #8]
 80031b6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80031b8:	2300      	movs	r3, #0
 80031ba:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80031c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10a      	bne.n	80031dc <xQueueReceive+0x30>
	__asm volatile
 80031c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ca:	f383 8811 	msr	BASEPRI, r3
 80031ce:	f3bf 8f6f 	isb	sy
 80031d2:	f3bf 8f4f 	dsb	sy
 80031d6:	623b      	str	r3, [r7, #32]
}
 80031d8:	bf00      	nop
 80031da:	e7fe      	b.n	80031da <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d103      	bne.n	80031ea <xQueueReceive+0x3e>
 80031e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <xQueueReceive+0x42>
 80031ea:	2301      	movs	r3, #1
 80031ec:	e000      	b.n	80031f0 <xQueueReceive+0x44>
 80031ee:	2300      	movs	r3, #0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d10a      	bne.n	800320a <xQueueReceive+0x5e>
	__asm volatile
 80031f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031f8:	f383 8811 	msr	BASEPRI, r3
 80031fc:	f3bf 8f6f 	isb	sy
 8003200:	f3bf 8f4f 	dsb	sy
 8003204:	61fb      	str	r3, [r7, #28]
}
 8003206:	bf00      	nop
 8003208:	e7fe      	b.n	8003208 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800320a:	f000 ffd9 	bl	80041c0 <xTaskGetSchedulerState>
 800320e:	4603      	mov	r3, r0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d102      	bne.n	800321a <xQueueReceive+0x6e>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d101      	bne.n	800321e <xQueueReceive+0x72>
 800321a:	2301      	movs	r3, #1
 800321c:	e000      	b.n	8003220 <xQueueReceive+0x74>
 800321e:	2300      	movs	r3, #0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d10a      	bne.n	800323a <xQueueReceive+0x8e>
	__asm volatile
 8003224:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003228:	f383 8811 	msr	BASEPRI, r3
 800322c:	f3bf 8f6f 	isb	sy
 8003230:	f3bf 8f4f 	dsb	sy
 8003234:	61bb      	str	r3, [r7, #24]
}
 8003236:	bf00      	nop
 8003238:	e7fe      	b.n	8003238 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800323a:	f001 f9fb 	bl	8004634 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800323e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003242:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003244:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003246:	2b00      	cmp	r3, #0
 8003248:	d01f      	beq.n	800328a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800324a:	68b9      	ldr	r1, [r7, #8]
 800324c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800324e:	f000 f8f7 	bl	8003440 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003254:	1e5a      	subs	r2, r3, #1
 8003256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003258:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800325a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00f      	beq.n	8003282 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003264:	3310      	adds	r3, #16
 8003266:	4618      	mov	r0, r3
 8003268:	f000 fdea 	bl	8003e40 <xTaskRemoveFromEventList>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d007      	beq.n	8003282 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003272:	4b3d      	ldr	r3, [pc, #244]	; (8003368 <xQueueReceive+0x1bc>)
 8003274:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003278:	601a      	str	r2, [r3, #0]
 800327a:	f3bf 8f4f 	dsb	sy
 800327e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003282:	f001 fa07 	bl	8004694 <vPortExitCritical>
				return pdPASS;
 8003286:	2301      	movs	r3, #1
 8003288:	e069      	b.n	800335e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	2b00      	cmp	r3, #0
 800328e:	d103      	bne.n	8003298 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003290:	f001 fa00 	bl	8004694 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003294:	2300      	movs	r3, #0
 8003296:	e062      	b.n	800335e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003298:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800329a:	2b00      	cmp	r3, #0
 800329c:	d106      	bne.n	80032ac <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800329e:	f107 0310 	add.w	r3, r7, #16
 80032a2:	4618      	mov	r0, r3
 80032a4:	f000 fe2e 	bl	8003f04 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80032a8:	2301      	movs	r3, #1
 80032aa:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80032ac:	f001 f9f2 	bl	8004694 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80032b0:	f000 fbde 	bl	8003a70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80032b4:	f001 f9be 	bl	8004634 <vPortEnterCritical>
 80032b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ba:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80032be:	b25b      	sxtb	r3, r3
 80032c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032c4:	d103      	bne.n	80032ce <xQueueReceive+0x122>
 80032c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032d0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032d4:	b25b      	sxtb	r3, r3
 80032d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032da:	d103      	bne.n	80032e4 <xQueueReceive+0x138>
 80032dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032e4:	f001 f9d6 	bl	8004694 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032e8:	1d3a      	adds	r2, r7, #4
 80032ea:	f107 0310 	add.w	r3, r7, #16
 80032ee:	4611      	mov	r1, r2
 80032f0:	4618      	mov	r0, r3
 80032f2:	f000 fe1d 	bl	8003f30 <xTaskCheckForTimeOut>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d123      	bne.n	8003344 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032fc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032fe:	f000 f917 	bl	8003530 <prvIsQueueEmpty>
 8003302:	4603      	mov	r3, r0
 8003304:	2b00      	cmp	r3, #0
 8003306:	d017      	beq.n	8003338 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800330a:	3324      	adds	r3, #36	; 0x24
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	4611      	mov	r1, r2
 8003310:	4618      	mov	r0, r3
 8003312:	f000 fd71 	bl	8003df8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003316:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003318:	f000 f8b8 	bl	800348c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800331c:	f000 fbb6 	bl	8003a8c <xTaskResumeAll>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d189      	bne.n	800323a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003326:	4b10      	ldr	r3, [pc, #64]	; (8003368 <xQueueReceive+0x1bc>)
 8003328:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	f3bf 8f4f 	dsb	sy
 8003332:	f3bf 8f6f 	isb	sy
 8003336:	e780      	b.n	800323a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003338:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800333a:	f000 f8a7 	bl	800348c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800333e:	f000 fba5 	bl	8003a8c <xTaskResumeAll>
 8003342:	e77a      	b.n	800323a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003344:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003346:	f000 f8a1 	bl	800348c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800334a:	f000 fb9f 	bl	8003a8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800334e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003350:	f000 f8ee 	bl	8003530 <prvIsQueueEmpty>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	f43f af6f 	beq.w	800323a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800335c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800335e:	4618      	mov	r0, r3
 8003360:	3730      	adds	r7, #48	; 0x30
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	e000ed04 	.word	0xe000ed04

0800336c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b086      	sub	sp, #24
 8003370:	af00      	add	r7, sp, #0
 8003372:	60f8      	str	r0, [r7, #12]
 8003374:	60b9      	str	r1, [r7, #8]
 8003376:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003378:	2300      	movs	r3, #0
 800337a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003380:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10d      	bne.n	80033a6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d14d      	bne.n	800342e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	4618      	mov	r0, r3
 8003398:	f000 ff30 	bl	80041fc <xTaskPriorityDisinherit>
 800339c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2200      	movs	r2, #0
 80033a2:	609a      	str	r2, [r3, #8]
 80033a4:	e043      	b.n	800342e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d119      	bne.n	80033e0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6858      	ldr	r0, [r3, #4]
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b4:	461a      	mov	r2, r3
 80033b6:	68b9      	ldr	r1, [r7, #8]
 80033b8:	f002 f8f7 	bl	80055aa <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	685a      	ldr	r2, [r3, #4]
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c4:	441a      	add	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	685a      	ldr	r2, [r3, #4]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d32b      	bcc.n	800342e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	605a      	str	r2, [r3, #4]
 80033de:	e026      	b.n	800342e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	68d8      	ldr	r0, [r3, #12]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e8:	461a      	mov	r2, r3
 80033ea:	68b9      	ldr	r1, [r7, #8]
 80033ec:	f002 f8dd 	bl	80055aa <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	68da      	ldr	r2, [r3, #12]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f8:	425b      	negs	r3, r3
 80033fa:	441a      	add	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	68da      	ldr	r2, [r3, #12]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	429a      	cmp	r2, r3
 800340a:	d207      	bcs.n	800341c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	689a      	ldr	r2, [r3, #8]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003414:	425b      	negs	r3, r3
 8003416:	441a      	add	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2b02      	cmp	r3, #2
 8003420:	d105      	bne.n	800342e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d002      	beq.n	800342e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	3b01      	subs	r3, #1
 800342c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	1c5a      	adds	r2, r3, #1
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003436:	697b      	ldr	r3, [r7, #20]
}
 8003438:	4618      	mov	r0, r3
 800343a:	3718      	adds	r7, #24
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344e:	2b00      	cmp	r3, #0
 8003450:	d018      	beq.n	8003484 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	68da      	ldr	r2, [r3, #12]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345a:	441a      	add	r2, r3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68da      	ldr	r2, [r3, #12]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	689b      	ldr	r3, [r3, #8]
 8003468:	429a      	cmp	r2, r3
 800346a:	d303      	bcc.n	8003474 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68d9      	ldr	r1, [r3, #12]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347c:	461a      	mov	r2, r3
 800347e:	6838      	ldr	r0, [r7, #0]
 8003480:	f002 f893 	bl	80055aa <memcpy>
	}
}
 8003484:	bf00      	nop
 8003486:	3708      	adds	r7, #8
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003494:	f001 f8ce 	bl	8004634 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800349e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80034a0:	e011      	b.n	80034c6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d012      	beq.n	80034d0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	3324      	adds	r3, #36	; 0x24
 80034ae:	4618      	mov	r0, r3
 80034b0:	f000 fcc6 	bl	8003e40 <xTaskRemoveFromEventList>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d001      	beq.n	80034be <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80034ba:	f000 fd9b 	bl	8003ff4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80034be:	7bfb      	ldrb	r3, [r7, #15]
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80034c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	dce9      	bgt.n	80034a2 <prvUnlockQueue+0x16>
 80034ce:	e000      	b.n	80034d2 <prvUnlockQueue+0x46>
					break;
 80034d0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	22ff      	movs	r2, #255	; 0xff
 80034d6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80034da:	f001 f8db 	bl	8004694 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80034de:	f001 f8a9 	bl	8004634 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034e8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034ea:	e011      	b.n	8003510 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d012      	beq.n	800351a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	3310      	adds	r3, #16
 80034f8:	4618      	mov	r0, r3
 80034fa:	f000 fca1 	bl	8003e40 <xTaskRemoveFromEventList>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003504:	f000 fd76 	bl	8003ff4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003508:	7bbb      	ldrb	r3, [r7, #14]
 800350a:	3b01      	subs	r3, #1
 800350c:	b2db      	uxtb	r3, r3
 800350e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003510:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003514:	2b00      	cmp	r3, #0
 8003516:	dce9      	bgt.n	80034ec <prvUnlockQueue+0x60>
 8003518:	e000      	b.n	800351c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800351a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	22ff      	movs	r2, #255	; 0xff
 8003520:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003524:	f001 f8b6 	bl	8004694 <vPortExitCritical>
}
 8003528:	bf00      	nop
 800352a:	3710      	adds	r7, #16
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b084      	sub	sp, #16
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003538:	f001 f87c 	bl	8004634 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003540:	2b00      	cmp	r3, #0
 8003542:	d102      	bne.n	800354a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003544:	2301      	movs	r3, #1
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	e001      	b.n	800354e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800354a:	2300      	movs	r3, #0
 800354c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800354e:	f001 f8a1 	bl	8004694 <vPortExitCritical>

	return xReturn;
 8003552:	68fb      	ldr	r3, [r7, #12]
}
 8003554:	4618      	mov	r0, r3
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003564:	f001 f866 	bl	8004634 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003570:	429a      	cmp	r2, r3
 8003572:	d102      	bne.n	800357a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003574:	2301      	movs	r3, #1
 8003576:	60fb      	str	r3, [r7, #12]
 8003578:	e001      	b.n	800357e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800357a:	2300      	movs	r3, #0
 800357c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800357e:	f001 f889 	bl	8004694 <vPortExitCritical>

	return xReturn;
 8003582:	68fb      	ldr	r3, [r7, #12]
}
 8003584:	4618      	mov	r0, r3
 8003586:	3710      	adds	r7, #16
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003596:	2300      	movs	r3, #0
 8003598:	60fb      	str	r3, [r7, #12]
 800359a:	e014      	b.n	80035c6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800359c:	4a0f      	ldr	r2, [pc, #60]	; (80035dc <vQueueAddToRegistry+0x50>)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d10b      	bne.n	80035c0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80035a8:	490c      	ldr	r1, [pc, #48]	; (80035dc <vQueueAddToRegistry+0x50>)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80035b2:	4a0a      	ldr	r2, [pc, #40]	; (80035dc <vQueueAddToRegistry+0x50>)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	4413      	add	r3, r2
 80035ba:	687a      	ldr	r2, [r7, #4]
 80035bc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80035be:	e006      	b.n	80035ce <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	3301      	adds	r3, #1
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2b07      	cmp	r3, #7
 80035ca:	d9e7      	bls.n	800359c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80035cc:	bf00      	nop
 80035ce:	bf00      	nop
 80035d0:	3714      	adds	r7, #20
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	200003e4 	.word	0x200003e4

080035e0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b08e      	sub	sp, #56	; 0x38
 80035e4:	af04      	add	r7, sp, #16
 80035e6:	60f8      	str	r0, [r7, #12]
 80035e8:	60b9      	str	r1, [r7, #8]
 80035ea:	607a      	str	r2, [r7, #4]
 80035ec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80035ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d10a      	bne.n	800360a <xTaskCreateStatic+0x2a>
	__asm volatile
 80035f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035f8:	f383 8811 	msr	BASEPRI, r3
 80035fc:	f3bf 8f6f 	isb	sy
 8003600:	f3bf 8f4f 	dsb	sy
 8003604:	623b      	str	r3, [r7, #32]
}
 8003606:	bf00      	nop
 8003608:	e7fe      	b.n	8003608 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800360a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800360c:	2b00      	cmp	r3, #0
 800360e:	d10a      	bne.n	8003626 <xTaskCreateStatic+0x46>
	__asm volatile
 8003610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003614:	f383 8811 	msr	BASEPRI, r3
 8003618:	f3bf 8f6f 	isb	sy
 800361c:	f3bf 8f4f 	dsb	sy
 8003620:	61fb      	str	r3, [r7, #28]
}
 8003622:	bf00      	nop
 8003624:	e7fe      	b.n	8003624 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003626:	23a0      	movs	r3, #160	; 0xa0
 8003628:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800362a:	693b      	ldr	r3, [r7, #16]
 800362c:	2ba0      	cmp	r3, #160	; 0xa0
 800362e:	d00a      	beq.n	8003646 <xTaskCreateStatic+0x66>
	__asm volatile
 8003630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003634:	f383 8811 	msr	BASEPRI, r3
 8003638:	f3bf 8f6f 	isb	sy
 800363c:	f3bf 8f4f 	dsb	sy
 8003640:	61bb      	str	r3, [r7, #24]
}
 8003642:	bf00      	nop
 8003644:	e7fe      	b.n	8003644 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003646:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800364a:	2b00      	cmp	r3, #0
 800364c:	d01e      	beq.n	800368c <xTaskCreateStatic+0xac>
 800364e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003650:	2b00      	cmp	r3, #0
 8003652:	d01b      	beq.n	800368c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003656:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800365c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800365e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003660:	2202      	movs	r2, #2
 8003662:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003666:	2300      	movs	r3, #0
 8003668:	9303      	str	r3, [sp, #12]
 800366a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366c:	9302      	str	r3, [sp, #8]
 800366e:	f107 0314 	add.w	r3, r7, #20
 8003672:	9301      	str	r3, [sp, #4]
 8003674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003676:	9300      	str	r3, [sp, #0]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	68b9      	ldr	r1, [r7, #8]
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 f850 	bl	8003724 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003684:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003686:	f000 f8eb 	bl	8003860 <prvAddNewTaskToReadyList>
 800368a:	e001      	b.n	8003690 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800368c:	2300      	movs	r3, #0
 800368e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003690:	697b      	ldr	r3, [r7, #20]
	}
 8003692:	4618      	mov	r0, r3
 8003694:	3728      	adds	r7, #40	; 0x28
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}

0800369a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800369a:	b580      	push	{r7, lr}
 800369c:	b08c      	sub	sp, #48	; 0x30
 800369e:	af04      	add	r7, sp, #16
 80036a0:	60f8      	str	r0, [r7, #12]
 80036a2:	60b9      	str	r1, [r7, #8]
 80036a4:	603b      	str	r3, [r7, #0]
 80036a6:	4613      	mov	r3, r2
 80036a8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80036aa:	88fb      	ldrh	r3, [r7, #6]
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	4618      	mov	r0, r3
 80036b0:	f001 f8a2 	bl	80047f8 <pvPortMalloc>
 80036b4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d00e      	beq.n	80036da <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80036bc:	20a0      	movs	r0, #160	; 0xa0
 80036be:	f001 f89b 	bl	80047f8 <pvPortMalloc>
 80036c2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80036c4:	69fb      	ldr	r3, [r7, #28]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d003      	beq.n	80036d2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	697a      	ldr	r2, [r7, #20]
 80036ce:	631a      	str	r2, [r3, #48]	; 0x30
 80036d0:	e005      	b.n	80036de <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80036d2:	6978      	ldr	r0, [r7, #20]
 80036d4:	f001 f95c 	bl	8004990 <vPortFree>
 80036d8:	e001      	b.n	80036de <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80036da:	2300      	movs	r3, #0
 80036dc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d017      	beq.n	8003714 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 209d 	strb.w	r2, [r3, #157]	; 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80036ec:	88fa      	ldrh	r2, [r7, #6]
 80036ee:	2300      	movs	r3, #0
 80036f0:	9303      	str	r3, [sp, #12]
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	9302      	str	r3, [sp, #8]
 80036f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f8:	9301      	str	r3, [sp, #4]
 80036fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036fc:	9300      	str	r3, [sp, #0]
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	68b9      	ldr	r1, [r7, #8]
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f000 f80e 	bl	8003724 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003708:	69f8      	ldr	r0, [r7, #28]
 800370a:	f000 f8a9 	bl	8003860 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800370e:	2301      	movs	r3, #1
 8003710:	61bb      	str	r3, [r7, #24]
 8003712:	e002      	b.n	800371a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003714:	f04f 33ff 	mov.w	r3, #4294967295
 8003718:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800371a:	69bb      	ldr	r3, [r7, #24]
	}
 800371c:	4618      	mov	r0, r3
 800371e:	3720      	adds	r7, #32
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}

08003724 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b088      	sub	sp, #32
 8003728:	af00      	add	r7, sp, #0
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	60b9      	str	r1, [r7, #8]
 800372e:	607a      	str	r2, [r7, #4]
 8003730:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003734:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800373c:	3b01      	subs	r3, #1
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	f023 0307 	bic.w	r3, r3, #7
 800374a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	f003 0307 	and.w	r3, r3, #7
 8003752:	2b00      	cmp	r3, #0
 8003754:	d00a      	beq.n	800376c <prvInitialiseNewTask+0x48>
	__asm volatile
 8003756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800375a:	f383 8811 	msr	BASEPRI, r3
 800375e:	f3bf 8f6f 	isb	sy
 8003762:	f3bf 8f4f 	dsb	sy
 8003766:	617b      	str	r3, [r7, #20]
}
 8003768:	bf00      	nop
 800376a:	e7fe      	b.n	800376a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800376c:	68bb      	ldr	r3, [r7, #8]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d01f      	beq.n	80037b2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003772:	2300      	movs	r3, #0
 8003774:	61fb      	str	r3, [r7, #28]
 8003776:	e012      	b.n	800379e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003778:	68ba      	ldr	r2, [r7, #8]
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	4413      	add	r3, r2
 800377e:	7819      	ldrb	r1, [r3, #0]
 8003780:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	4413      	add	r3, r2
 8003786:	3334      	adds	r3, #52	; 0x34
 8003788:	460a      	mov	r2, r1
 800378a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	4413      	add	r3, r2
 8003792:	781b      	ldrb	r3, [r3, #0]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d006      	beq.n	80037a6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003798:	69fb      	ldr	r3, [r7, #28]
 800379a:	3301      	adds	r3, #1
 800379c:	61fb      	str	r3, [r7, #28]
 800379e:	69fb      	ldr	r3, [r7, #28]
 80037a0:	2b0f      	cmp	r3, #15
 80037a2:	d9e9      	bls.n	8003778 <prvInitialiseNewTask+0x54>
 80037a4:	e000      	b.n	80037a8 <prvInitialiseNewTask+0x84>
			{
				break;
 80037a6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80037a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037aa:	2200      	movs	r2, #0
 80037ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80037b0:	e003      	b.n	80037ba <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80037b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80037ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037bc:	2b06      	cmp	r3, #6
 80037be:	d901      	bls.n	80037c4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80037c0:	2306      	movs	r3, #6
 80037c2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80037c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037c8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80037ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037ce:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80037d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037d2:	2200      	movs	r2, #0
 80037d4:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80037d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037d8:	3304      	adds	r3, #4
 80037da:	4618      	mov	r0, r3
 80037dc:	f7ff fa91 	bl	8002d02 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80037e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e2:	3318      	adds	r3, #24
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7ff fa8c 	bl	8002d02 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80037ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037ee:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f2:	f1c3 0207 	rsb	r2, r3, #7
 80037f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037f8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80037fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037fe:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003802:	2200      	movs	r2, #0
 8003804:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003808:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800380a:	2200      	movs	r2, #0
 800380c:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003810:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003812:	334c      	adds	r3, #76	; 0x4c
 8003814:	224c      	movs	r2, #76	; 0x4c
 8003816:	2100      	movs	r1, #0
 8003818:	4618      	mov	r0, r3
 800381a:	f001 fdf4 	bl	8005406 <memset>
 800381e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003820:	4a0c      	ldr	r2, [pc, #48]	; (8003854 <prvInitialiseNewTask+0x130>)
 8003822:	651a      	str	r2, [r3, #80]	; 0x50
 8003824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003826:	4a0c      	ldr	r2, [pc, #48]	; (8003858 <prvInitialiseNewTask+0x134>)
 8003828:	655a      	str	r2, [r3, #84]	; 0x54
 800382a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800382c:	4a0b      	ldr	r2, [pc, #44]	; (800385c <prvInitialiseNewTask+0x138>)
 800382e:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003830:	683a      	ldr	r2, [r7, #0]
 8003832:	68f9      	ldr	r1, [r7, #12]
 8003834:	69b8      	ldr	r0, [r7, #24]
 8003836:	f000 fdcd 	bl	80043d4 <pxPortInitialiseStack>
 800383a:	4602      	mov	r2, r0
 800383c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800383e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003842:	2b00      	cmp	r3, #0
 8003844:	d002      	beq.n	800384c <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003846:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003848:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800384a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800384c:	bf00      	nop
 800384e:	3720      	adds	r7, #32
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	2000419c 	.word	0x2000419c
 8003858:	20004204 	.word	0x20004204
 800385c:	2000426c 	.word	0x2000426c

08003860 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003868:	f000 fee4 	bl	8004634 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800386c:	4b2a      	ldr	r3, [pc, #168]	; (8003918 <prvAddNewTaskToReadyList+0xb8>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	3301      	adds	r3, #1
 8003872:	4a29      	ldr	r2, [pc, #164]	; (8003918 <prvAddNewTaskToReadyList+0xb8>)
 8003874:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003876:	4b29      	ldr	r3, [pc, #164]	; (800391c <prvAddNewTaskToReadyList+0xbc>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d109      	bne.n	8003892 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800387e:	4a27      	ldr	r2, [pc, #156]	; (800391c <prvAddNewTaskToReadyList+0xbc>)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003884:	4b24      	ldr	r3, [pc, #144]	; (8003918 <prvAddNewTaskToReadyList+0xb8>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d110      	bne.n	80038ae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800388c:	f000 fbd6 	bl	800403c <prvInitialiseTaskLists>
 8003890:	e00d      	b.n	80038ae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003892:	4b23      	ldr	r3, [pc, #140]	; (8003920 <prvAddNewTaskToReadyList+0xc0>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d109      	bne.n	80038ae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800389a:	4b20      	ldr	r3, [pc, #128]	; (800391c <prvAddNewTaskToReadyList+0xbc>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d802      	bhi.n	80038ae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80038a8:	4a1c      	ldr	r2, [pc, #112]	; (800391c <prvAddNewTaskToReadyList+0xbc>)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80038ae:	4b1d      	ldr	r3, [pc, #116]	; (8003924 <prvAddNewTaskToReadyList+0xc4>)
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	3301      	adds	r3, #1
 80038b4:	4a1b      	ldr	r2, [pc, #108]	; (8003924 <prvAddNewTaskToReadyList+0xc4>)
 80038b6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038bc:	2201      	movs	r2, #1
 80038be:	409a      	lsls	r2, r3
 80038c0:	4b19      	ldr	r3, [pc, #100]	; (8003928 <prvAddNewTaskToReadyList+0xc8>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	4a18      	ldr	r2, [pc, #96]	; (8003928 <prvAddNewTaskToReadyList+0xc8>)
 80038c8:	6013      	str	r3, [r2, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038ce:	4613      	mov	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4413      	add	r3, r2
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	4a15      	ldr	r2, [pc, #84]	; (800392c <prvAddNewTaskToReadyList+0xcc>)
 80038d8:	441a      	add	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	3304      	adds	r3, #4
 80038de:	4619      	mov	r1, r3
 80038e0:	4610      	mov	r0, r2
 80038e2:	f7ff fa1b 	bl	8002d1c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80038e6:	f000 fed5 	bl	8004694 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80038ea:	4b0d      	ldr	r3, [pc, #52]	; (8003920 <prvAddNewTaskToReadyList+0xc0>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d00e      	beq.n	8003910 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80038f2:	4b0a      	ldr	r3, [pc, #40]	; (800391c <prvAddNewTaskToReadyList+0xbc>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d207      	bcs.n	8003910 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003900:	4b0b      	ldr	r3, [pc, #44]	; (8003930 <prvAddNewTaskToReadyList+0xd0>)
 8003902:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003906:	601a      	str	r2, [r3, #0]
 8003908:	f3bf 8f4f 	dsb	sy
 800390c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003910:	bf00      	nop
 8003912:	3708      	adds	r7, #8
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	20000524 	.word	0x20000524
 800391c:	20000424 	.word	0x20000424
 8003920:	20000530 	.word	0x20000530
 8003924:	20000540 	.word	0x20000540
 8003928:	2000052c 	.word	0x2000052c
 800392c:	20000428 	.word	0x20000428
 8003930:	e000ed04 	.word	0xe000ed04

08003934 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800393c:	2300      	movs	r3, #0
 800393e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d017      	beq.n	8003976 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003946:	4b13      	ldr	r3, [pc, #76]	; (8003994 <vTaskDelay+0x60>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <vTaskDelay+0x30>
	__asm volatile
 800394e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003952:	f383 8811 	msr	BASEPRI, r3
 8003956:	f3bf 8f6f 	isb	sy
 800395a:	f3bf 8f4f 	dsb	sy
 800395e:	60bb      	str	r3, [r7, #8]
}
 8003960:	bf00      	nop
 8003962:	e7fe      	b.n	8003962 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003964:	f000 f884 	bl	8003a70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003968:	2100      	movs	r1, #0
 800396a:	6878      	ldr	r0, [r7, #4]
 800396c:	f000 fccc 	bl	8004308 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003970:	f000 f88c 	bl	8003a8c <xTaskResumeAll>
 8003974:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d107      	bne.n	800398c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800397c:	4b06      	ldr	r3, [pc, #24]	; (8003998 <vTaskDelay+0x64>)
 800397e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	f3bf 8f4f 	dsb	sy
 8003988:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800398c:	bf00      	nop
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	2000054c 	.word	0x2000054c
 8003998:	e000ed04 	.word	0xe000ed04

0800399c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b08a      	sub	sp, #40	; 0x28
 80039a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80039a2:	2300      	movs	r3, #0
 80039a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80039a6:	2300      	movs	r3, #0
 80039a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80039aa:	463a      	mov	r2, r7
 80039ac:	1d39      	adds	r1, r7, #4
 80039ae:	f107 0308 	add.w	r3, r7, #8
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7fc fdfa 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80039b8:	6839      	ldr	r1, [r7, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	9202      	str	r2, [sp, #8]
 80039c0:	9301      	str	r3, [sp, #4]
 80039c2:	2300      	movs	r3, #0
 80039c4:	9300      	str	r3, [sp, #0]
 80039c6:	2300      	movs	r3, #0
 80039c8:	460a      	mov	r2, r1
 80039ca:	4921      	ldr	r1, [pc, #132]	; (8003a50 <vTaskStartScheduler+0xb4>)
 80039cc:	4821      	ldr	r0, [pc, #132]	; (8003a54 <vTaskStartScheduler+0xb8>)
 80039ce:	f7ff fe07 	bl	80035e0 <xTaskCreateStatic>
 80039d2:	4603      	mov	r3, r0
 80039d4:	4a20      	ldr	r2, [pc, #128]	; (8003a58 <vTaskStartScheduler+0xbc>)
 80039d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80039d8:	4b1f      	ldr	r3, [pc, #124]	; (8003a58 <vTaskStartScheduler+0xbc>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d002      	beq.n	80039e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80039e0:	2301      	movs	r3, #1
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	e001      	b.n	80039ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80039e6:	2300      	movs	r3, #0
 80039e8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d11b      	bne.n	8003a28 <vTaskStartScheduler+0x8c>
	__asm volatile
 80039f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039f4:	f383 8811 	msr	BASEPRI, r3
 80039f8:	f3bf 8f6f 	isb	sy
 80039fc:	f3bf 8f4f 	dsb	sy
 8003a00:	613b      	str	r3, [r7, #16]
}
 8003a02:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003a04:	4b15      	ldr	r3, [pc, #84]	; (8003a5c <vTaskStartScheduler+0xc0>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	334c      	adds	r3, #76	; 0x4c
 8003a0a:	4a15      	ldr	r2, [pc, #84]	; (8003a60 <vTaskStartScheduler+0xc4>)
 8003a0c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a0e:	4b15      	ldr	r3, [pc, #84]	; (8003a64 <vTaskStartScheduler+0xc8>)
 8003a10:	f04f 32ff 	mov.w	r2, #4294967295
 8003a14:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a16:	4b14      	ldr	r3, [pc, #80]	; (8003a68 <vTaskStartScheduler+0xcc>)
 8003a18:	2201      	movs	r2, #1
 8003a1a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003a1c:	4b13      	ldr	r3, [pc, #76]	; (8003a6c <vTaskStartScheduler+0xd0>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a22:	f000 fd65 	bl	80044f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a26:	e00e      	b.n	8003a46 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a2e:	d10a      	bne.n	8003a46 <vTaskStartScheduler+0xaa>
	__asm volatile
 8003a30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a34:	f383 8811 	msr	BASEPRI, r3
 8003a38:	f3bf 8f6f 	isb	sy
 8003a3c:	f3bf 8f4f 	dsb	sy
 8003a40:	60fb      	str	r3, [r7, #12]
}
 8003a42:	bf00      	nop
 8003a44:	e7fe      	b.n	8003a44 <vTaskStartScheduler+0xa8>
}
 8003a46:	bf00      	nop
 8003a48:	3718      	adds	r7, #24
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	08006088 	.word	0x08006088
 8003a54:	0800400d 	.word	0x0800400d
 8003a58:	20000548 	.word	0x20000548
 8003a5c:	20000424 	.word	0x20000424
 8003a60:	2000008c 	.word	0x2000008c
 8003a64:	20000544 	.word	0x20000544
 8003a68:	20000530 	.word	0x20000530
 8003a6c:	20000528 	.word	0x20000528

08003a70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003a70:	b480      	push	{r7}
 8003a72:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003a74:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <vTaskSuspendAll+0x18>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	3301      	adds	r3, #1
 8003a7a:	4a03      	ldr	r2, [pc, #12]	; (8003a88 <vTaskSuspendAll+0x18>)
 8003a7c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003a7e:	bf00      	nop
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr
 8003a88:	2000054c 	.word	0x2000054c

08003a8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b084      	sub	sp, #16
 8003a90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003a96:	2300      	movs	r3, #0
 8003a98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003a9a:	4b41      	ldr	r3, [pc, #260]	; (8003ba0 <xTaskResumeAll+0x114>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d10a      	bne.n	8003ab8 <xTaskResumeAll+0x2c>
	__asm volatile
 8003aa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa6:	f383 8811 	msr	BASEPRI, r3
 8003aaa:	f3bf 8f6f 	isb	sy
 8003aae:	f3bf 8f4f 	dsb	sy
 8003ab2:	603b      	str	r3, [r7, #0]
}
 8003ab4:	bf00      	nop
 8003ab6:	e7fe      	b.n	8003ab6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003ab8:	f000 fdbc 	bl	8004634 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003abc:	4b38      	ldr	r3, [pc, #224]	; (8003ba0 <xTaskResumeAll+0x114>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	3b01      	subs	r3, #1
 8003ac2:	4a37      	ldr	r2, [pc, #220]	; (8003ba0 <xTaskResumeAll+0x114>)
 8003ac4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ac6:	4b36      	ldr	r3, [pc, #216]	; (8003ba0 <xTaskResumeAll+0x114>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d161      	bne.n	8003b92 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003ace:	4b35      	ldr	r3, [pc, #212]	; (8003ba4 <xTaskResumeAll+0x118>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d05d      	beq.n	8003b92 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ad6:	e02e      	b.n	8003b36 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ad8:	4b33      	ldr	r3, [pc, #204]	; (8003ba8 <xTaskResumeAll+0x11c>)
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	3318      	adds	r3, #24
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7ff f976 	bl	8002dd6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	3304      	adds	r3, #4
 8003aee:	4618      	mov	r0, r3
 8003af0:	f7ff f971 	bl	8002dd6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af8:	2201      	movs	r2, #1
 8003afa:	409a      	lsls	r2, r3
 8003afc:	4b2b      	ldr	r3, [pc, #172]	; (8003bac <xTaskResumeAll+0x120>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	4a2a      	ldr	r2, [pc, #168]	; (8003bac <xTaskResumeAll+0x120>)
 8003b04:	6013      	str	r3, [r2, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4413      	add	r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	4a27      	ldr	r2, [pc, #156]	; (8003bb0 <xTaskResumeAll+0x124>)
 8003b14:	441a      	add	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	3304      	adds	r3, #4
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	4610      	mov	r0, r2
 8003b1e:	f7ff f8fd 	bl	8002d1c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b26:	4b23      	ldr	r3, [pc, #140]	; (8003bb4 <xTaskResumeAll+0x128>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d302      	bcc.n	8003b36 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8003b30:	4b21      	ldr	r3, [pc, #132]	; (8003bb8 <xTaskResumeAll+0x12c>)
 8003b32:	2201      	movs	r2, #1
 8003b34:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b36:	4b1c      	ldr	r3, [pc, #112]	; (8003ba8 <xTaskResumeAll+0x11c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1cc      	bne.n	8003ad8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b44:	f000 fb1c 	bl	8004180 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b48:	4b1c      	ldr	r3, [pc, #112]	; (8003bbc <xTaskResumeAll+0x130>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d010      	beq.n	8003b76 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b54:	f000 f836 	bl	8003bc4 <xTaskIncrementTick>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8003b5e:	4b16      	ldr	r3, [pc, #88]	; (8003bb8 <xTaskResumeAll+0x12c>)
 8003b60:	2201      	movs	r2, #1
 8003b62:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3b01      	subs	r3, #1
 8003b68:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1f1      	bne.n	8003b54 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8003b70:	4b12      	ldr	r3, [pc, #72]	; (8003bbc <xTaskResumeAll+0x130>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003b76:	4b10      	ldr	r3, [pc, #64]	; (8003bb8 <xTaskResumeAll+0x12c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d009      	beq.n	8003b92 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003b82:	4b0f      	ldr	r3, [pc, #60]	; (8003bc0 <xTaskResumeAll+0x134>)
 8003b84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	f3bf 8f4f 	dsb	sy
 8003b8e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003b92:	f000 fd7f 	bl	8004694 <vPortExitCritical>

	return xAlreadyYielded;
 8003b96:	68bb      	ldr	r3, [r7, #8]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	2000054c 	.word	0x2000054c
 8003ba4:	20000524 	.word	0x20000524
 8003ba8:	200004e4 	.word	0x200004e4
 8003bac:	2000052c 	.word	0x2000052c
 8003bb0:	20000428 	.word	0x20000428
 8003bb4:	20000424 	.word	0x20000424
 8003bb8:	20000538 	.word	0x20000538
 8003bbc:	20000534 	.word	0x20000534
 8003bc0:	e000ed04 	.word	0xe000ed04

08003bc4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b086      	sub	sp, #24
 8003bc8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003bca:	2300      	movs	r3, #0
 8003bcc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bce:	4b4e      	ldr	r3, [pc, #312]	; (8003d08 <xTaskIncrementTick+0x144>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	f040 808e 	bne.w	8003cf4 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003bd8:	4b4c      	ldr	r3, [pc, #304]	; (8003d0c <xTaskIncrementTick+0x148>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	3301      	adds	r3, #1
 8003bde:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003be0:	4a4a      	ldr	r2, [pc, #296]	; (8003d0c <xTaskIncrementTick+0x148>)
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d120      	bne.n	8003c2e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003bec:	4b48      	ldr	r3, [pc, #288]	; (8003d10 <xTaskIncrementTick+0x14c>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d00a      	beq.n	8003c0c <xTaskIncrementTick+0x48>
	__asm volatile
 8003bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bfa:	f383 8811 	msr	BASEPRI, r3
 8003bfe:	f3bf 8f6f 	isb	sy
 8003c02:	f3bf 8f4f 	dsb	sy
 8003c06:	603b      	str	r3, [r7, #0]
}
 8003c08:	bf00      	nop
 8003c0a:	e7fe      	b.n	8003c0a <xTaskIncrementTick+0x46>
 8003c0c:	4b40      	ldr	r3, [pc, #256]	; (8003d10 <xTaskIncrementTick+0x14c>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	60fb      	str	r3, [r7, #12]
 8003c12:	4b40      	ldr	r3, [pc, #256]	; (8003d14 <xTaskIncrementTick+0x150>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a3e      	ldr	r2, [pc, #248]	; (8003d10 <xTaskIncrementTick+0x14c>)
 8003c18:	6013      	str	r3, [r2, #0]
 8003c1a:	4a3e      	ldr	r2, [pc, #248]	; (8003d14 <xTaskIncrementTick+0x150>)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6013      	str	r3, [r2, #0]
 8003c20:	4b3d      	ldr	r3, [pc, #244]	; (8003d18 <xTaskIncrementTick+0x154>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	3301      	adds	r3, #1
 8003c26:	4a3c      	ldr	r2, [pc, #240]	; (8003d18 <xTaskIncrementTick+0x154>)
 8003c28:	6013      	str	r3, [r2, #0]
 8003c2a:	f000 faa9 	bl	8004180 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c2e:	4b3b      	ldr	r3, [pc, #236]	; (8003d1c <xTaskIncrementTick+0x158>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	429a      	cmp	r2, r3
 8003c36:	d348      	bcc.n	8003cca <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c38:	4b35      	ldr	r3, [pc, #212]	; (8003d10 <xTaskIncrementTick+0x14c>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d104      	bne.n	8003c4c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c42:	4b36      	ldr	r3, [pc, #216]	; (8003d1c <xTaskIncrementTick+0x158>)
 8003c44:	f04f 32ff 	mov.w	r2, #4294967295
 8003c48:	601a      	str	r2, [r3, #0]
					break;
 8003c4a:	e03e      	b.n	8003cca <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c4c:	4b30      	ldr	r3, [pc, #192]	; (8003d10 <xTaskIncrementTick+0x14c>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d203      	bcs.n	8003c6c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003c64:	4a2d      	ldr	r2, [pc, #180]	; (8003d1c <xTaskIncrementTick+0x158>)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003c6a:	e02e      	b.n	8003cca <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	3304      	adds	r3, #4
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7ff f8b0 	bl	8002dd6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d004      	beq.n	8003c88 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	3318      	adds	r3, #24
 8003c82:	4618      	mov	r0, r3
 8003c84:	f7ff f8a7 	bl	8002dd6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	409a      	lsls	r2, r3
 8003c90:	4b23      	ldr	r3, [pc, #140]	; (8003d20 <xTaskIncrementTick+0x15c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4313      	orrs	r3, r2
 8003c96:	4a22      	ldr	r2, [pc, #136]	; (8003d20 <xTaskIncrementTick+0x15c>)
 8003c98:	6013      	str	r3, [r2, #0]
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	4413      	add	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	4a1f      	ldr	r2, [pc, #124]	; (8003d24 <xTaskIncrementTick+0x160>)
 8003ca8:	441a      	add	r2, r3
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	3304      	adds	r3, #4
 8003cae:	4619      	mov	r1, r3
 8003cb0:	4610      	mov	r0, r2
 8003cb2:	f7ff f833 	bl	8002d1c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cba:	4b1b      	ldr	r3, [pc, #108]	; (8003d28 <xTaskIncrementTick+0x164>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d3b9      	bcc.n	8003c38 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003cc8:	e7b6      	b.n	8003c38 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003cca:	4b17      	ldr	r3, [pc, #92]	; (8003d28 <xTaskIncrementTick+0x164>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003cd0:	4914      	ldr	r1, [pc, #80]	; (8003d24 <xTaskIncrementTick+0x160>)
 8003cd2:	4613      	mov	r3, r2
 8003cd4:	009b      	lsls	r3, r3, #2
 8003cd6:	4413      	add	r3, r2
 8003cd8:	009b      	lsls	r3, r3, #2
 8003cda:	440b      	add	r3, r1
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2b01      	cmp	r3, #1
 8003ce0:	d901      	bls.n	8003ce6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003ce6:	4b11      	ldr	r3, [pc, #68]	; (8003d2c <xTaskIncrementTick+0x168>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d007      	beq.n	8003cfe <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	617b      	str	r3, [r7, #20]
 8003cf2:	e004      	b.n	8003cfe <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003cf4:	4b0e      	ldr	r3, [pc, #56]	; (8003d30 <xTaskIncrementTick+0x16c>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	4a0d      	ldr	r2, [pc, #52]	; (8003d30 <xTaskIncrementTick+0x16c>)
 8003cfc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003cfe:	697b      	ldr	r3, [r7, #20]
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	3718      	adds	r7, #24
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	2000054c 	.word	0x2000054c
 8003d0c:	20000528 	.word	0x20000528
 8003d10:	200004dc 	.word	0x200004dc
 8003d14:	200004e0 	.word	0x200004e0
 8003d18:	2000053c 	.word	0x2000053c
 8003d1c:	20000544 	.word	0x20000544
 8003d20:	2000052c 	.word	0x2000052c
 8003d24:	20000428 	.word	0x20000428
 8003d28:	20000424 	.word	0x20000424
 8003d2c:	20000538 	.word	0x20000538
 8003d30:	20000534 	.word	0x20000534

08003d34 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d34:	b480      	push	{r7}
 8003d36:	b087      	sub	sp, #28
 8003d38:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d3a:	4b29      	ldr	r3, [pc, #164]	; (8003de0 <vTaskSwitchContext+0xac>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d003      	beq.n	8003d4a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d42:	4b28      	ldr	r3, [pc, #160]	; (8003de4 <vTaskSwitchContext+0xb0>)
 8003d44:	2201      	movs	r2, #1
 8003d46:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003d48:	e044      	b.n	8003dd4 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8003d4a:	4b26      	ldr	r3, [pc, #152]	; (8003de4 <vTaskSwitchContext+0xb0>)
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d50:	4b25      	ldr	r3, [pc, #148]	; (8003de8 <vTaskSwitchContext+0xb4>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	fab3 f383 	clz	r3, r3
 8003d5c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8003d5e:	7afb      	ldrb	r3, [r7, #11]
 8003d60:	f1c3 031f 	rsb	r3, r3, #31
 8003d64:	617b      	str	r3, [r7, #20]
 8003d66:	4921      	ldr	r1, [pc, #132]	; (8003dec <vTaskSwitchContext+0xb8>)
 8003d68:	697a      	ldr	r2, [r7, #20]
 8003d6a:	4613      	mov	r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	4413      	add	r3, r2
 8003d70:	009b      	lsls	r3, r3, #2
 8003d72:	440b      	add	r3, r1
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d10a      	bne.n	8003d90 <vTaskSwitchContext+0x5c>
	__asm volatile
 8003d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d7e:	f383 8811 	msr	BASEPRI, r3
 8003d82:	f3bf 8f6f 	isb	sy
 8003d86:	f3bf 8f4f 	dsb	sy
 8003d8a:	607b      	str	r3, [r7, #4]
}
 8003d8c:	bf00      	nop
 8003d8e:	e7fe      	b.n	8003d8e <vTaskSwitchContext+0x5a>
 8003d90:	697a      	ldr	r2, [r7, #20]
 8003d92:	4613      	mov	r3, r2
 8003d94:	009b      	lsls	r3, r3, #2
 8003d96:	4413      	add	r3, r2
 8003d98:	009b      	lsls	r3, r3, #2
 8003d9a:	4a14      	ldr	r2, [pc, #80]	; (8003dec <vTaskSwitchContext+0xb8>)
 8003d9c:	4413      	add	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]
 8003da0:	693b      	ldr	r3, [r7, #16]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	693b      	ldr	r3, [r7, #16]
 8003da8:	605a      	str	r2, [r3, #4]
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	685a      	ldr	r2, [r3, #4]
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	3308      	adds	r3, #8
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d104      	bne.n	8003dc0 <vTaskSwitchContext+0x8c>
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	685a      	ldr	r2, [r3, #4]
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	605a      	str	r2, [r3, #4]
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	68db      	ldr	r3, [r3, #12]
 8003dc6:	4a0a      	ldr	r2, [pc, #40]	; (8003df0 <vTaskSwitchContext+0xbc>)
 8003dc8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003dca:	4b09      	ldr	r3, [pc, #36]	; (8003df0 <vTaskSwitchContext+0xbc>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	334c      	adds	r3, #76	; 0x4c
 8003dd0:	4a08      	ldr	r2, [pc, #32]	; (8003df4 <vTaskSwitchContext+0xc0>)
 8003dd2:	6013      	str	r3, [r2, #0]
}
 8003dd4:	bf00      	nop
 8003dd6:	371c      	adds	r7, #28
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr
 8003de0:	2000054c 	.word	0x2000054c
 8003de4:	20000538 	.word	0x20000538
 8003de8:	2000052c 	.word	0x2000052c
 8003dec:	20000428 	.word	0x20000428
 8003df0:	20000424 	.word	0x20000424
 8003df4:	2000008c 	.word	0x2000008c

08003df8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d10a      	bne.n	8003e1e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e0c:	f383 8811 	msr	BASEPRI, r3
 8003e10:	f3bf 8f6f 	isb	sy
 8003e14:	f3bf 8f4f 	dsb	sy
 8003e18:	60fb      	str	r3, [r7, #12]
}
 8003e1a:	bf00      	nop
 8003e1c:	e7fe      	b.n	8003e1c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e1e:	4b07      	ldr	r3, [pc, #28]	; (8003e3c <vTaskPlaceOnEventList+0x44>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	3318      	adds	r3, #24
 8003e24:	4619      	mov	r1, r3
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f7fe ff9c 	bl	8002d64 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	6838      	ldr	r0, [r7, #0]
 8003e30:	f000 fa6a 	bl	8004308 <prvAddCurrentTaskToDelayedList>
}
 8003e34:	bf00      	nop
 8003e36:	3710      	adds	r7, #16
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}
 8003e3c:	20000424 	.word	0x20000424

08003e40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b086      	sub	sp, #24
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	68db      	ldr	r3, [r3, #12]
 8003e4e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d10a      	bne.n	8003e6c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003e56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e5a:	f383 8811 	msr	BASEPRI, r3
 8003e5e:	f3bf 8f6f 	isb	sy
 8003e62:	f3bf 8f4f 	dsb	sy
 8003e66:	60fb      	str	r3, [r7, #12]
}
 8003e68:	bf00      	nop
 8003e6a:	e7fe      	b.n	8003e6a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	3318      	adds	r3, #24
 8003e70:	4618      	mov	r0, r3
 8003e72:	f7fe ffb0 	bl	8002dd6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e76:	4b1d      	ldr	r3, [pc, #116]	; (8003eec <xTaskRemoveFromEventList+0xac>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d11c      	bne.n	8003eb8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	3304      	adds	r3, #4
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7fe ffa7 	bl	8002dd6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8c:	2201      	movs	r2, #1
 8003e8e:	409a      	lsls	r2, r3
 8003e90:	4b17      	ldr	r3, [pc, #92]	; (8003ef0 <xTaskRemoveFromEventList+0xb0>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4313      	orrs	r3, r2
 8003e96:	4a16      	ldr	r2, [pc, #88]	; (8003ef0 <xTaskRemoveFromEventList+0xb0>)
 8003e98:	6013      	str	r3, [r2, #0]
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e9e:	4613      	mov	r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	009b      	lsls	r3, r3, #2
 8003ea6:	4a13      	ldr	r2, [pc, #76]	; (8003ef4 <xTaskRemoveFromEventList+0xb4>)
 8003ea8:	441a      	add	r2, r3
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	3304      	adds	r3, #4
 8003eae:	4619      	mov	r1, r3
 8003eb0:	4610      	mov	r0, r2
 8003eb2:	f7fe ff33 	bl	8002d1c <vListInsertEnd>
 8003eb6:	e005      	b.n	8003ec4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	3318      	adds	r3, #24
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	480e      	ldr	r0, [pc, #56]	; (8003ef8 <xTaskRemoveFromEventList+0xb8>)
 8003ec0:	f7fe ff2c 	bl	8002d1c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ec8:	4b0c      	ldr	r3, [pc, #48]	; (8003efc <xTaskRemoveFromEventList+0xbc>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d905      	bls.n	8003ede <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003ed6:	4b0a      	ldr	r3, [pc, #40]	; (8003f00 <xTaskRemoveFromEventList+0xc0>)
 8003ed8:	2201      	movs	r2, #1
 8003eda:	601a      	str	r2, [r3, #0]
 8003edc:	e001      	b.n	8003ee2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8003ede:	2300      	movs	r3, #0
 8003ee0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003ee2:	697b      	ldr	r3, [r7, #20]
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3718      	adds	r7, #24
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	2000054c 	.word	0x2000054c
 8003ef0:	2000052c 	.word	0x2000052c
 8003ef4:	20000428 	.word	0x20000428
 8003ef8:	200004e4 	.word	0x200004e4
 8003efc:	20000424 	.word	0x20000424
 8003f00:	20000538 	.word	0x20000538

08003f04 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003f0c:	4b06      	ldr	r3, [pc, #24]	; (8003f28 <vTaskInternalSetTimeOutState+0x24>)
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003f14:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <vTaskInternalSetTimeOutState+0x28>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	605a      	str	r2, [r3, #4]
}
 8003f1c:	bf00      	nop
 8003f1e:	370c      	adds	r7, #12
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr
 8003f28:	2000053c 	.word	0x2000053c
 8003f2c:	20000528 	.word	0x20000528

08003f30 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b088      	sub	sp, #32
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
 8003f38:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10a      	bne.n	8003f56 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8003f40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f44:	f383 8811 	msr	BASEPRI, r3
 8003f48:	f3bf 8f6f 	isb	sy
 8003f4c:	f3bf 8f4f 	dsb	sy
 8003f50:	613b      	str	r3, [r7, #16]
}
 8003f52:	bf00      	nop
 8003f54:	e7fe      	b.n	8003f54 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d10a      	bne.n	8003f72 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8003f5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f60:	f383 8811 	msr	BASEPRI, r3
 8003f64:	f3bf 8f6f 	isb	sy
 8003f68:	f3bf 8f4f 	dsb	sy
 8003f6c:	60fb      	str	r3, [r7, #12]
}
 8003f6e:	bf00      	nop
 8003f70:	e7fe      	b.n	8003f70 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8003f72:	f000 fb5f 	bl	8004634 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003f76:	4b1d      	ldr	r3, [pc, #116]	; (8003fec <xTaskCheckForTimeOut+0xbc>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	69ba      	ldr	r2, [r7, #24]
 8003f82:	1ad3      	subs	r3, r2, r3
 8003f84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f8e:	d102      	bne.n	8003f96 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003f90:	2300      	movs	r3, #0
 8003f92:	61fb      	str	r3, [r7, #28]
 8003f94:	e023      	b.n	8003fde <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	4b15      	ldr	r3, [pc, #84]	; (8003ff0 <xTaskCheckForTimeOut+0xc0>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d007      	beq.n	8003fb2 <xTaskCheckForTimeOut+0x82>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	69ba      	ldr	r2, [r7, #24]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d302      	bcc.n	8003fb2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003fac:	2301      	movs	r3, #1
 8003fae:	61fb      	str	r3, [r7, #28]
 8003fb0:	e015      	b.n	8003fde <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	697a      	ldr	r2, [r7, #20]
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d20b      	bcs.n	8003fd4 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	1ad2      	subs	r2, r2, r3
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff ff9b 	bl	8003f04 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	61fb      	str	r3, [r7, #28]
 8003fd2:	e004      	b.n	8003fde <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003fde:	f000 fb59 	bl	8004694 <vPortExitCritical>

	return xReturn;
 8003fe2:	69fb      	ldr	r3, [r7, #28]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3720      	adds	r7, #32
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	20000528 	.word	0x20000528
 8003ff0:	2000053c 	.word	0x2000053c

08003ff4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003ff8:	4b03      	ldr	r3, [pc, #12]	; (8004008 <vTaskMissedYield+0x14>)
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	601a      	str	r2, [r3, #0]
}
 8003ffe:	bf00      	nop
 8004000:	46bd      	mov	sp, r7
 8004002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004006:	4770      	bx	lr
 8004008:	20000538 	.word	0x20000538

0800400c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004014:	f000 f852 	bl	80040bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004018:	4b06      	ldr	r3, [pc, #24]	; (8004034 <prvIdleTask+0x28>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d9f9      	bls.n	8004014 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004020:	4b05      	ldr	r3, [pc, #20]	; (8004038 <prvIdleTask+0x2c>)
 8004022:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004026:	601a      	str	r2, [r3, #0]
 8004028:	f3bf 8f4f 	dsb	sy
 800402c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004030:	e7f0      	b.n	8004014 <prvIdleTask+0x8>
 8004032:	bf00      	nop
 8004034:	20000428 	.word	0x20000428
 8004038:	e000ed04 	.word	0xe000ed04

0800403c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004042:	2300      	movs	r3, #0
 8004044:	607b      	str	r3, [r7, #4]
 8004046:	e00c      	b.n	8004062 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	4613      	mov	r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	4413      	add	r3, r2
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	4a12      	ldr	r2, [pc, #72]	; (800409c <prvInitialiseTaskLists+0x60>)
 8004054:	4413      	add	r3, r2
 8004056:	4618      	mov	r0, r3
 8004058:	f7fe fe33 	bl	8002cc2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	3301      	adds	r3, #1
 8004060:	607b      	str	r3, [r7, #4]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2b06      	cmp	r3, #6
 8004066:	d9ef      	bls.n	8004048 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004068:	480d      	ldr	r0, [pc, #52]	; (80040a0 <prvInitialiseTaskLists+0x64>)
 800406a:	f7fe fe2a 	bl	8002cc2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800406e:	480d      	ldr	r0, [pc, #52]	; (80040a4 <prvInitialiseTaskLists+0x68>)
 8004070:	f7fe fe27 	bl	8002cc2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004074:	480c      	ldr	r0, [pc, #48]	; (80040a8 <prvInitialiseTaskLists+0x6c>)
 8004076:	f7fe fe24 	bl	8002cc2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800407a:	480c      	ldr	r0, [pc, #48]	; (80040ac <prvInitialiseTaskLists+0x70>)
 800407c:	f7fe fe21 	bl	8002cc2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004080:	480b      	ldr	r0, [pc, #44]	; (80040b0 <prvInitialiseTaskLists+0x74>)
 8004082:	f7fe fe1e 	bl	8002cc2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004086:	4b0b      	ldr	r3, [pc, #44]	; (80040b4 <prvInitialiseTaskLists+0x78>)
 8004088:	4a05      	ldr	r2, [pc, #20]	; (80040a0 <prvInitialiseTaskLists+0x64>)
 800408a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800408c:	4b0a      	ldr	r3, [pc, #40]	; (80040b8 <prvInitialiseTaskLists+0x7c>)
 800408e:	4a05      	ldr	r2, [pc, #20]	; (80040a4 <prvInitialiseTaskLists+0x68>)
 8004090:	601a      	str	r2, [r3, #0]
}
 8004092:	bf00      	nop
 8004094:	3708      	adds	r7, #8
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	20000428 	.word	0x20000428
 80040a0:	200004b4 	.word	0x200004b4
 80040a4:	200004c8 	.word	0x200004c8
 80040a8:	200004e4 	.word	0x200004e4
 80040ac:	200004f8 	.word	0x200004f8
 80040b0:	20000510 	.word	0x20000510
 80040b4:	200004dc 	.word	0x200004dc
 80040b8:	200004e0 	.word	0x200004e0

080040bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040c2:	e019      	b.n	80040f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80040c4:	f000 fab6 	bl	8004634 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040c8:	4b10      	ldr	r3, [pc, #64]	; (800410c <prvCheckTasksWaitingTermination+0x50>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	68db      	ldr	r3, [r3, #12]
 80040ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	3304      	adds	r3, #4
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7fe fe7e 	bl	8002dd6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80040da:	4b0d      	ldr	r3, [pc, #52]	; (8004110 <prvCheckTasksWaitingTermination+0x54>)
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	3b01      	subs	r3, #1
 80040e0:	4a0b      	ldr	r2, [pc, #44]	; (8004110 <prvCheckTasksWaitingTermination+0x54>)
 80040e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80040e4:	4b0b      	ldr	r3, [pc, #44]	; (8004114 <prvCheckTasksWaitingTermination+0x58>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	3b01      	subs	r3, #1
 80040ea:	4a0a      	ldr	r2, [pc, #40]	; (8004114 <prvCheckTasksWaitingTermination+0x58>)
 80040ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80040ee:	f000 fad1 	bl	8004694 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f810 	bl	8004118 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80040f8:	4b06      	ldr	r3, [pc, #24]	; (8004114 <prvCheckTasksWaitingTermination+0x58>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d1e1      	bne.n	80040c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004100:	bf00      	nop
 8004102:	bf00      	nop
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
 800410a:	bf00      	nop
 800410c:	200004f8 	.word	0x200004f8
 8004110:	20000524 	.word	0x20000524
 8004114:	2000050c 	.word	0x2000050c

08004118 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	334c      	adds	r3, #76	; 0x4c
 8004124:	4618      	mov	r0, r3
 8004126:	f001 f987 	bl	8005438 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 8004130:	2b00      	cmp	r3, #0
 8004132:	d108      	bne.n	8004146 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004138:	4618      	mov	r0, r3
 800413a:	f000 fc29 	bl	8004990 <vPortFree>
				vPortFree( pxTCB );
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f000 fc26 	bl	8004990 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004144:	e018      	b.n	8004178 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800414c:	2b01      	cmp	r3, #1
 800414e:	d103      	bne.n	8004158 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 fc1d 	bl	8004990 <vPortFree>
	}
 8004156:	e00f      	b.n	8004178 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	f893 309d 	ldrb.w	r3, [r3, #157]	; 0x9d
 800415e:	2b02      	cmp	r3, #2
 8004160:	d00a      	beq.n	8004178 <prvDeleteTCB+0x60>
	__asm volatile
 8004162:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004166:	f383 8811 	msr	BASEPRI, r3
 800416a:	f3bf 8f6f 	isb	sy
 800416e:	f3bf 8f4f 	dsb	sy
 8004172:	60fb      	str	r3, [r7, #12]
}
 8004174:	bf00      	nop
 8004176:	e7fe      	b.n	8004176 <prvDeleteTCB+0x5e>
	}
 8004178:	bf00      	nop
 800417a:	3710      	adds	r7, #16
 800417c:	46bd      	mov	sp, r7
 800417e:	bd80      	pop	{r7, pc}

08004180 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004186:	4b0c      	ldr	r3, [pc, #48]	; (80041b8 <prvResetNextTaskUnblockTime+0x38>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d104      	bne.n	800419a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004190:	4b0a      	ldr	r3, [pc, #40]	; (80041bc <prvResetNextTaskUnblockTime+0x3c>)
 8004192:	f04f 32ff 	mov.w	r2, #4294967295
 8004196:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004198:	e008      	b.n	80041ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800419a:	4b07      	ldr	r3, [pc, #28]	; (80041b8 <prvResetNextTaskUnblockTime+0x38>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	68db      	ldr	r3, [r3, #12]
 80041a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	4a04      	ldr	r2, [pc, #16]	; (80041bc <prvResetNextTaskUnblockTime+0x3c>)
 80041aa:	6013      	str	r3, [r2, #0]
}
 80041ac:	bf00      	nop
 80041ae:	370c      	adds	r7, #12
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr
 80041b8:	200004dc 	.word	0x200004dc
 80041bc:	20000544 	.word	0x20000544

080041c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80041c0:	b480      	push	{r7}
 80041c2:	b083      	sub	sp, #12
 80041c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80041c6:	4b0b      	ldr	r3, [pc, #44]	; (80041f4 <xTaskGetSchedulerState+0x34>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d102      	bne.n	80041d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80041ce:	2301      	movs	r3, #1
 80041d0:	607b      	str	r3, [r7, #4]
 80041d2:	e008      	b.n	80041e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041d4:	4b08      	ldr	r3, [pc, #32]	; (80041f8 <xTaskGetSchedulerState+0x38>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d102      	bne.n	80041e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80041dc:	2302      	movs	r3, #2
 80041de:	607b      	str	r3, [r7, #4]
 80041e0:	e001      	b.n	80041e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80041e2:	2300      	movs	r3, #0
 80041e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80041e6:	687b      	ldr	r3, [r7, #4]
	}
 80041e8:	4618      	mov	r0, r3
 80041ea:	370c      	adds	r7, #12
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr
 80041f4:	20000530 	.word	0x20000530
 80041f8:	2000054c 	.word	0x2000054c

080041fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b086      	sub	sp, #24
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004208:	2300      	movs	r3, #0
 800420a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d06e      	beq.n	80042f0 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004212:	4b3a      	ldr	r3, [pc, #232]	; (80042fc <xTaskPriorityDisinherit+0x100>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	429a      	cmp	r2, r3
 800421a:	d00a      	beq.n	8004232 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800421c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004220:	f383 8811 	msr	BASEPRI, r3
 8004224:	f3bf 8f6f 	isb	sy
 8004228:	f3bf 8f4f 	dsb	sy
 800422c:	60fb      	str	r3, [r7, #12]
}
 800422e:	bf00      	nop
 8004230:	e7fe      	b.n	8004230 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004236:	2b00      	cmp	r3, #0
 8004238:	d10a      	bne.n	8004250 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800423a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800423e:	f383 8811 	msr	BASEPRI, r3
 8004242:	f3bf 8f6f 	isb	sy
 8004246:	f3bf 8f4f 	dsb	sy
 800424a:	60bb      	str	r3, [r7, #8]
}
 800424c:	bf00      	nop
 800424e:	e7fe      	b.n	800424e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004254:	1e5a      	subs	r2, r3, #1
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004262:	429a      	cmp	r2, r3
 8004264:	d044      	beq.n	80042f0 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800426a:	2b00      	cmp	r3, #0
 800426c:	d140      	bne.n	80042f0 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	3304      	adds	r3, #4
 8004272:	4618      	mov	r0, r3
 8004274:	f7fe fdaf 	bl	8002dd6 <uxListRemove>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d115      	bne.n	80042aa <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004282:	491f      	ldr	r1, [pc, #124]	; (8004300 <xTaskPriorityDisinherit+0x104>)
 8004284:	4613      	mov	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	4413      	add	r3, r2
 800428a:	009b      	lsls	r3, r3, #2
 800428c:	440b      	add	r3, r1
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d10a      	bne.n	80042aa <xTaskPriorityDisinherit+0xae>
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004298:	2201      	movs	r2, #1
 800429a:	fa02 f303 	lsl.w	r3, r2, r3
 800429e:	43da      	mvns	r2, r3
 80042a0:	4b18      	ldr	r3, [pc, #96]	; (8004304 <xTaskPriorityDisinherit+0x108>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4013      	ands	r3, r2
 80042a6:	4a17      	ldr	r2, [pc, #92]	; (8004304 <xTaskPriorityDisinherit+0x108>)
 80042a8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042b2:	693b      	ldr	r3, [r7, #16]
 80042b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b6:	f1c3 0207 	rsb	r2, r3, #7
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042c2:	2201      	movs	r2, #1
 80042c4:	409a      	lsls	r2, r3
 80042c6:	4b0f      	ldr	r3, [pc, #60]	; (8004304 <xTaskPriorityDisinherit+0x108>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	4a0d      	ldr	r2, [pc, #52]	; (8004304 <xTaskPriorityDisinherit+0x108>)
 80042ce:	6013      	str	r3, [r2, #0]
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042d4:	4613      	mov	r3, r2
 80042d6:	009b      	lsls	r3, r3, #2
 80042d8:	4413      	add	r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	4a08      	ldr	r2, [pc, #32]	; (8004300 <xTaskPriorityDisinherit+0x104>)
 80042de:	441a      	add	r2, r3
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	3304      	adds	r3, #4
 80042e4:	4619      	mov	r1, r3
 80042e6:	4610      	mov	r0, r2
 80042e8:	f7fe fd18 	bl	8002d1c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80042ec:	2301      	movs	r3, #1
 80042ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80042f0:	697b      	ldr	r3, [r7, #20]
	}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3718      	adds	r7, #24
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	20000424 	.word	0x20000424
 8004300:	20000428 	.word	0x20000428
 8004304:	2000052c 	.word	0x2000052c

08004308 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004312:	4b29      	ldr	r3, [pc, #164]	; (80043b8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004318:	4b28      	ldr	r3, [pc, #160]	; (80043bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	3304      	adds	r3, #4
 800431e:	4618      	mov	r0, r3
 8004320:	f7fe fd59 	bl	8002dd6 <uxListRemove>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d10b      	bne.n	8004342 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800432a:	4b24      	ldr	r3, [pc, #144]	; (80043bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004330:	2201      	movs	r2, #1
 8004332:	fa02 f303 	lsl.w	r3, r2, r3
 8004336:	43da      	mvns	r2, r3
 8004338:	4b21      	ldr	r3, [pc, #132]	; (80043c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4013      	ands	r3, r2
 800433e:	4a20      	ldr	r2, [pc, #128]	; (80043c0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004340:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004348:	d10a      	bne.n	8004360 <prvAddCurrentTaskToDelayedList+0x58>
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d007      	beq.n	8004360 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004350:	4b1a      	ldr	r3, [pc, #104]	; (80043bc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	3304      	adds	r3, #4
 8004356:	4619      	mov	r1, r3
 8004358:	481a      	ldr	r0, [pc, #104]	; (80043c4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800435a:	f7fe fcdf 	bl	8002d1c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800435e:	e026      	b.n	80043ae <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4413      	add	r3, r2
 8004366:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004368:	4b14      	ldr	r3, [pc, #80]	; (80043bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68ba      	ldr	r2, [r7, #8]
 800436e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004370:	68ba      	ldr	r2, [r7, #8]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	429a      	cmp	r2, r3
 8004376:	d209      	bcs.n	800438c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004378:	4b13      	ldr	r3, [pc, #76]	; (80043c8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800437a:	681a      	ldr	r2, [r3, #0]
 800437c:	4b0f      	ldr	r3, [pc, #60]	; (80043bc <prvAddCurrentTaskToDelayedList+0xb4>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	3304      	adds	r3, #4
 8004382:	4619      	mov	r1, r3
 8004384:	4610      	mov	r0, r2
 8004386:	f7fe fced 	bl	8002d64 <vListInsert>
}
 800438a:	e010      	b.n	80043ae <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800438c:	4b0f      	ldr	r3, [pc, #60]	; (80043cc <prvAddCurrentTaskToDelayedList+0xc4>)
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	4b0a      	ldr	r3, [pc, #40]	; (80043bc <prvAddCurrentTaskToDelayedList+0xb4>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	3304      	adds	r3, #4
 8004396:	4619      	mov	r1, r3
 8004398:	4610      	mov	r0, r2
 800439a:	f7fe fce3 	bl	8002d64 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800439e:	4b0c      	ldr	r3, [pc, #48]	; (80043d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68ba      	ldr	r2, [r7, #8]
 80043a4:	429a      	cmp	r2, r3
 80043a6:	d202      	bcs.n	80043ae <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80043a8:	4a09      	ldr	r2, [pc, #36]	; (80043d0 <prvAddCurrentTaskToDelayedList+0xc8>)
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	6013      	str	r3, [r2, #0]
}
 80043ae:	bf00      	nop
 80043b0:	3710      	adds	r7, #16
 80043b2:	46bd      	mov	sp, r7
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	bf00      	nop
 80043b8:	20000528 	.word	0x20000528
 80043bc:	20000424 	.word	0x20000424
 80043c0:	2000052c 	.word	0x2000052c
 80043c4:	20000510 	.word	0x20000510
 80043c8:	200004e0 	.word	0x200004e0
 80043cc:	200004dc 	.word	0x200004dc
 80043d0:	20000544 	.word	0x20000544

080043d4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
 80043da:	60f8      	str	r0, [r7, #12]
 80043dc:	60b9      	str	r1, [r7, #8]
 80043de:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	3b04      	subs	r3, #4
 80043e4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80043ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	3b04      	subs	r3, #4
 80043f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	f023 0201 	bic.w	r2, r3, #1
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	3b04      	subs	r3, #4
 8004402:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004404:	4a0c      	ldr	r2, [pc, #48]	; (8004438 <pxPortInitialiseStack+0x64>)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	3b14      	subs	r3, #20
 800440e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	3b04      	subs	r3, #4
 800441a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f06f 0202 	mvn.w	r2, #2
 8004422:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	3b20      	subs	r3, #32
 8004428:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800442a:	68fb      	ldr	r3, [r7, #12]
}
 800442c:	4618      	mov	r0, r3
 800442e:	3714      	adds	r7, #20
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr
 8004438:	0800443d 	.word	0x0800443d

0800443c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004442:	2300      	movs	r3, #0
 8004444:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004446:	4b12      	ldr	r3, [pc, #72]	; (8004490 <prvTaskExitError+0x54>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444e:	d00a      	beq.n	8004466 <prvTaskExitError+0x2a>
	__asm volatile
 8004450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004454:	f383 8811 	msr	BASEPRI, r3
 8004458:	f3bf 8f6f 	isb	sy
 800445c:	f3bf 8f4f 	dsb	sy
 8004460:	60fb      	str	r3, [r7, #12]
}
 8004462:	bf00      	nop
 8004464:	e7fe      	b.n	8004464 <prvTaskExitError+0x28>
	__asm volatile
 8004466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800446a:	f383 8811 	msr	BASEPRI, r3
 800446e:	f3bf 8f6f 	isb	sy
 8004472:	f3bf 8f4f 	dsb	sy
 8004476:	60bb      	str	r3, [r7, #8]
}
 8004478:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800447a:	bf00      	nop
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d0fc      	beq.n	800447c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004482:	bf00      	nop
 8004484:	bf00      	nop
 8004486:	3714      	adds	r7, #20
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr
 8004490:	2000000c 	.word	0x2000000c
	...

080044a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80044a0:	4b07      	ldr	r3, [pc, #28]	; (80044c0 <pxCurrentTCBConst2>)
 80044a2:	6819      	ldr	r1, [r3, #0]
 80044a4:	6808      	ldr	r0, [r1, #0]
 80044a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044aa:	f380 8809 	msr	PSP, r0
 80044ae:	f3bf 8f6f 	isb	sy
 80044b2:	f04f 0000 	mov.w	r0, #0
 80044b6:	f380 8811 	msr	BASEPRI, r0
 80044ba:	4770      	bx	lr
 80044bc:	f3af 8000 	nop.w

080044c0 <pxCurrentTCBConst2>:
 80044c0:	20000424 	.word	0x20000424
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop

080044c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80044c8:	4808      	ldr	r0, [pc, #32]	; (80044ec <prvPortStartFirstTask+0x24>)
 80044ca:	6800      	ldr	r0, [r0, #0]
 80044cc:	6800      	ldr	r0, [r0, #0]
 80044ce:	f380 8808 	msr	MSP, r0
 80044d2:	f04f 0000 	mov.w	r0, #0
 80044d6:	f380 8814 	msr	CONTROL, r0
 80044da:	b662      	cpsie	i
 80044dc:	b661      	cpsie	f
 80044de:	f3bf 8f4f 	dsb	sy
 80044e2:	f3bf 8f6f 	isb	sy
 80044e6:	df00      	svc	0
 80044e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80044ea:	bf00      	nop
 80044ec:	e000ed08 	.word	0xe000ed08

080044f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80044f6:	4b46      	ldr	r3, [pc, #280]	; (8004610 <xPortStartScheduler+0x120>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a46      	ldr	r2, [pc, #280]	; (8004614 <xPortStartScheduler+0x124>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d10a      	bne.n	8004516 <xPortStartScheduler+0x26>
	__asm volatile
 8004500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004504:	f383 8811 	msr	BASEPRI, r3
 8004508:	f3bf 8f6f 	isb	sy
 800450c:	f3bf 8f4f 	dsb	sy
 8004510:	613b      	str	r3, [r7, #16]
}
 8004512:	bf00      	nop
 8004514:	e7fe      	b.n	8004514 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004516:	4b3e      	ldr	r3, [pc, #248]	; (8004610 <xPortStartScheduler+0x120>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a3f      	ldr	r2, [pc, #252]	; (8004618 <xPortStartScheduler+0x128>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d10a      	bne.n	8004536 <xPortStartScheduler+0x46>
	__asm volatile
 8004520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004524:	f383 8811 	msr	BASEPRI, r3
 8004528:	f3bf 8f6f 	isb	sy
 800452c:	f3bf 8f4f 	dsb	sy
 8004530:	60fb      	str	r3, [r7, #12]
}
 8004532:	bf00      	nop
 8004534:	e7fe      	b.n	8004534 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004536:	4b39      	ldr	r3, [pc, #228]	; (800461c <xPortStartScheduler+0x12c>)
 8004538:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	b2db      	uxtb	r3, r3
 8004540:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004542:	697b      	ldr	r3, [r7, #20]
 8004544:	22ff      	movs	r2, #255	; 0xff
 8004546:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	b2db      	uxtb	r3, r3
 800454e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004550:	78fb      	ldrb	r3, [r7, #3]
 8004552:	b2db      	uxtb	r3, r3
 8004554:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004558:	b2da      	uxtb	r2, r3
 800455a:	4b31      	ldr	r3, [pc, #196]	; (8004620 <xPortStartScheduler+0x130>)
 800455c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800455e:	4b31      	ldr	r3, [pc, #196]	; (8004624 <xPortStartScheduler+0x134>)
 8004560:	2207      	movs	r2, #7
 8004562:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004564:	e009      	b.n	800457a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004566:	4b2f      	ldr	r3, [pc, #188]	; (8004624 <xPortStartScheduler+0x134>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	3b01      	subs	r3, #1
 800456c:	4a2d      	ldr	r2, [pc, #180]	; (8004624 <xPortStartScheduler+0x134>)
 800456e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004570:	78fb      	ldrb	r3, [r7, #3]
 8004572:	b2db      	uxtb	r3, r3
 8004574:	005b      	lsls	r3, r3, #1
 8004576:	b2db      	uxtb	r3, r3
 8004578:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800457a:	78fb      	ldrb	r3, [r7, #3]
 800457c:	b2db      	uxtb	r3, r3
 800457e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004582:	2b80      	cmp	r3, #128	; 0x80
 8004584:	d0ef      	beq.n	8004566 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004586:	4b27      	ldr	r3, [pc, #156]	; (8004624 <xPortStartScheduler+0x134>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f1c3 0307 	rsb	r3, r3, #7
 800458e:	2b04      	cmp	r3, #4
 8004590:	d00a      	beq.n	80045a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004596:	f383 8811 	msr	BASEPRI, r3
 800459a:	f3bf 8f6f 	isb	sy
 800459e:	f3bf 8f4f 	dsb	sy
 80045a2:	60bb      	str	r3, [r7, #8]
}
 80045a4:	bf00      	nop
 80045a6:	e7fe      	b.n	80045a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80045a8:	4b1e      	ldr	r3, [pc, #120]	; (8004624 <xPortStartScheduler+0x134>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	021b      	lsls	r3, r3, #8
 80045ae:	4a1d      	ldr	r2, [pc, #116]	; (8004624 <xPortStartScheduler+0x134>)
 80045b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80045b2:	4b1c      	ldr	r3, [pc, #112]	; (8004624 <xPortStartScheduler+0x134>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80045ba:	4a1a      	ldr	r2, [pc, #104]	; (8004624 <xPortStartScheduler+0x134>)
 80045bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80045c6:	4b18      	ldr	r3, [pc, #96]	; (8004628 <xPortStartScheduler+0x138>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a17      	ldr	r2, [pc, #92]	; (8004628 <xPortStartScheduler+0x138>)
 80045cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80045d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80045d2:	4b15      	ldr	r3, [pc, #84]	; (8004628 <xPortStartScheduler+0x138>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4a14      	ldr	r2, [pc, #80]	; (8004628 <xPortStartScheduler+0x138>)
 80045d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80045dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80045de:	f000 f8dd 	bl	800479c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80045e2:	4b12      	ldr	r3, [pc, #72]	; (800462c <xPortStartScheduler+0x13c>)
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80045e8:	f000 f8fc 	bl	80047e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80045ec:	4b10      	ldr	r3, [pc, #64]	; (8004630 <xPortStartScheduler+0x140>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a0f      	ldr	r2, [pc, #60]	; (8004630 <xPortStartScheduler+0x140>)
 80045f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80045f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80045f8:	f7ff ff66 	bl	80044c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80045fc:	f7ff fb9a 	bl	8003d34 <vTaskSwitchContext>
	prvTaskExitError();
 8004600:	f7ff ff1c 	bl	800443c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3718      	adds	r7, #24
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	e000ed00 	.word	0xe000ed00
 8004614:	410fc271 	.word	0x410fc271
 8004618:	410fc270 	.word	0x410fc270
 800461c:	e000e400 	.word	0xe000e400
 8004620:	20000550 	.word	0x20000550
 8004624:	20000554 	.word	0x20000554
 8004628:	e000ed20 	.word	0xe000ed20
 800462c:	2000000c 	.word	0x2000000c
 8004630:	e000ef34 	.word	0xe000ef34

08004634 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004634:	b480      	push	{r7}
 8004636:	b083      	sub	sp, #12
 8004638:	af00      	add	r7, sp, #0
	__asm volatile
 800463a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800463e:	f383 8811 	msr	BASEPRI, r3
 8004642:	f3bf 8f6f 	isb	sy
 8004646:	f3bf 8f4f 	dsb	sy
 800464a:	607b      	str	r3, [r7, #4]
}
 800464c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800464e:	4b0f      	ldr	r3, [pc, #60]	; (800468c <vPortEnterCritical+0x58>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	3301      	adds	r3, #1
 8004654:	4a0d      	ldr	r2, [pc, #52]	; (800468c <vPortEnterCritical+0x58>)
 8004656:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004658:	4b0c      	ldr	r3, [pc, #48]	; (800468c <vPortEnterCritical+0x58>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d10f      	bne.n	8004680 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004660:	4b0b      	ldr	r3, [pc, #44]	; (8004690 <vPortEnterCritical+0x5c>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	b2db      	uxtb	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00a      	beq.n	8004680 <vPortEnterCritical+0x4c>
	__asm volatile
 800466a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800466e:	f383 8811 	msr	BASEPRI, r3
 8004672:	f3bf 8f6f 	isb	sy
 8004676:	f3bf 8f4f 	dsb	sy
 800467a:	603b      	str	r3, [r7, #0]
}
 800467c:	bf00      	nop
 800467e:	e7fe      	b.n	800467e <vPortEnterCritical+0x4a>
	}
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr
 800468c:	2000000c 	.word	0x2000000c
 8004690:	e000ed04 	.word	0xe000ed04

08004694 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004694:	b480      	push	{r7}
 8004696:	b083      	sub	sp, #12
 8004698:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800469a:	4b12      	ldr	r3, [pc, #72]	; (80046e4 <vPortExitCritical+0x50>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d10a      	bne.n	80046b8 <vPortExitCritical+0x24>
	__asm volatile
 80046a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046a6:	f383 8811 	msr	BASEPRI, r3
 80046aa:	f3bf 8f6f 	isb	sy
 80046ae:	f3bf 8f4f 	dsb	sy
 80046b2:	607b      	str	r3, [r7, #4]
}
 80046b4:	bf00      	nop
 80046b6:	e7fe      	b.n	80046b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80046b8:	4b0a      	ldr	r3, [pc, #40]	; (80046e4 <vPortExitCritical+0x50>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	3b01      	subs	r3, #1
 80046be:	4a09      	ldr	r2, [pc, #36]	; (80046e4 <vPortExitCritical+0x50>)
 80046c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80046c2:	4b08      	ldr	r3, [pc, #32]	; (80046e4 <vPortExitCritical+0x50>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d105      	bne.n	80046d6 <vPortExitCritical+0x42>
 80046ca:	2300      	movs	r3, #0
 80046cc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80046d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80046d6:	bf00      	nop
 80046d8:	370c      	adds	r7, #12
 80046da:	46bd      	mov	sp, r7
 80046dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e0:	4770      	bx	lr
 80046e2:	bf00      	nop
 80046e4:	2000000c 	.word	0x2000000c
	...

080046f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80046f0:	f3ef 8009 	mrs	r0, PSP
 80046f4:	f3bf 8f6f 	isb	sy
 80046f8:	4b15      	ldr	r3, [pc, #84]	; (8004750 <pxCurrentTCBConst>)
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	f01e 0f10 	tst.w	lr, #16
 8004700:	bf08      	it	eq
 8004702:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004706:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800470a:	6010      	str	r0, [r2, #0]
 800470c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004710:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004714:	f380 8811 	msr	BASEPRI, r0
 8004718:	f3bf 8f4f 	dsb	sy
 800471c:	f3bf 8f6f 	isb	sy
 8004720:	f7ff fb08 	bl	8003d34 <vTaskSwitchContext>
 8004724:	f04f 0000 	mov.w	r0, #0
 8004728:	f380 8811 	msr	BASEPRI, r0
 800472c:	bc09      	pop	{r0, r3}
 800472e:	6819      	ldr	r1, [r3, #0]
 8004730:	6808      	ldr	r0, [r1, #0]
 8004732:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004736:	f01e 0f10 	tst.w	lr, #16
 800473a:	bf08      	it	eq
 800473c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004740:	f380 8809 	msr	PSP, r0
 8004744:	f3bf 8f6f 	isb	sy
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	f3af 8000 	nop.w

08004750 <pxCurrentTCBConst>:
 8004750:	20000424 	.word	0x20000424
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004754:	bf00      	nop
 8004756:	bf00      	nop

08004758 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b082      	sub	sp, #8
 800475c:	af00      	add	r7, sp, #0
	__asm volatile
 800475e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004762:	f383 8811 	msr	BASEPRI, r3
 8004766:	f3bf 8f6f 	isb	sy
 800476a:	f3bf 8f4f 	dsb	sy
 800476e:	607b      	str	r3, [r7, #4]
}
 8004770:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004772:	f7ff fa27 	bl	8003bc4 <xTaskIncrementTick>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800477c:	4b06      	ldr	r3, [pc, #24]	; (8004798 <SysTick_Handler+0x40>)
 800477e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004782:	601a      	str	r2, [r3, #0]
 8004784:	2300      	movs	r3, #0
 8004786:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	f383 8811 	msr	BASEPRI, r3
}
 800478e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004790:	bf00      	nop
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	e000ed04 	.word	0xe000ed04

0800479c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80047a0:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <vPortSetupTimerInterrupt+0x34>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80047a6:	4b0b      	ldr	r3, [pc, #44]	; (80047d4 <vPortSetupTimerInterrupt+0x38>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80047ac:	4b0a      	ldr	r3, [pc, #40]	; (80047d8 <vPortSetupTimerInterrupt+0x3c>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a0a      	ldr	r2, [pc, #40]	; (80047dc <vPortSetupTimerInterrupt+0x40>)
 80047b2:	fba2 2303 	umull	r2, r3, r2, r3
 80047b6:	099b      	lsrs	r3, r3, #6
 80047b8:	4a09      	ldr	r2, [pc, #36]	; (80047e0 <vPortSetupTimerInterrupt+0x44>)
 80047ba:	3b01      	subs	r3, #1
 80047bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80047be:	4b04      	ldr	r3, [pc, #16]	; (80047d0 <vPortSetupTimerInterrupt+0x34>)
 80047c0:	2207      	movs	r2, #7
 80047c2:	601a      	str	r2, [r3, #0]
}
 80047c4:	bf00      	nop
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	e000e010 	.word	0xe000e010
 80047d4:	e000e018 	.word	0xe000e018
 80047d8:	20000000 	.word	0x20000000
 80047dc:	10624dd3 	.word	0x10624dd3
 80047e0:	e000e014 	.word	0xe000e014

080047e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80047e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80047f4 <vPortEnableVFP+0x10>
 80047e8:	6801      	ldr	r1, [r0, #0]
 80047ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80047ee:	6001      	str	r1, [r0, #0]
 80047f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80047f2:	bf00      	nop
 80047f4:	e000ed88 	.word	0xe000ed88

080047f8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b08a      	sub	sp, #40	; 0x28
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004800:	2300      	movs	r3, #0
 8004802:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004804:	f7ff f934 	bl	8003a70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004808:	4b5b      	ldr	r3, [pc, #364]	; (8004978 <pvPortMalloc+0x180>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d101      	bne.n	8004814 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004810:	f000 f920 	bl	8004a54 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004814:	4b59      	ldr	r3, [pc, #356]	; (800497c <pvPortMalloc+0x184>)
 8004816:	681a      	ldr	r2, [r3, #0]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	4013      	ands	r3, r2
 800481c:	2b00      	cmp	r3, #0
 800481e:	f040 8093 	bne.w	8004948 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d01d      	beq.n	8004864 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004828:	2208      	movs	r2, #8
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4413      	add	r3, r2
 800482e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	f003 0307 	and.w	r3, r3, #7
 8004836:	2b00      	cmp	r3, #0
 8004838:	d014      	beq.n	8004864 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f023 0307 	bic.w	r3, r3, #7
 8004840:	3308      	adds	r3, #8
 8004842:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	f003 0307 	and.w	r3, r3, #7
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00a      	beq.n	8004864 <pvPortMalloc+0x6c>
	__asm volatile
 800484e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	617b      	str	r3, [r7, #20]
}
 8004860:	bf00      	nop
 8004862:	e7fe      	b.n	8004862 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d06e      	beq.n	8004948 <pvPortMalloc+0x150>
 800486a:	4b45      	ldr	r3, [pc, #276]	; (8004980 <pvPortMalloc+0x188>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	429a      	cmp	r2, r3
 8004872:	d869      	bhi.n	8004948 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004874:	4b43      	ldr	r3, [pc, #268]	; (8004984 <pvPortMalloc+0x18c>)
 8004876:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004878:	4b42      	ldr	r3, [pc, #264]	; (8004984 <pvPortMalloc+0x18c>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800487e:	e004      	b.n	800488a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8004880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004882:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800488a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	429a      	cmp	r2, r3
 8004892:	d903      	bls.n	800489c <pvPortMalloc+0xa4>
 8004894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1f1      	bne.n	8004880 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800489c:	4b36      	ldr	r3, [pc, #216]	; (8004978 <pvPortMalloc+0x180>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048a2:	429a      	cmp	r2, r3
 80048a4:	d050      	beq.n	8004948 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80048a6:	6a3b      	ldr	r3, [r7, #32]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2208      	movs	r2, #8
 80048ac:	4413      	add	r3, r2
 80048ae:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80048b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	6a3b      	ldr	r3, [r7, #32]
 80048b6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80048b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	1ad2      	subs	r2, r2, r3
 80048c0:	2308      	movs	r3, #8
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d91f      	bls.n	8004908 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80048c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4413      	add	r3, r2
 80048ce:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	f003 0307 	and.w	r3, r3, #7
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d00a      	beq.n	80048f0 <pvPortMalloc+0xf8>
	__asm volatile
 80048da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048de:	f383 8811 	msr	BASEPRI, r3
 80048e2:	f3bf 8f6f 	isb	sy
 80048e6:	f3bf 8f4f 	dsb	sy
 80048ea:	613b      	str	r3, [r7, #16]
}
 80048ec:	bf00      	nop
 80048ee:	e7fe      	b.n	80048ee <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80048f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f2:	685a      	ldr	r2, [r3, #4]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	1ad2      	subs	r2, r2, r3
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80048fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004902:	69b8      	ldr	r0, [r7, #24]
 8004904:	f000 f908 	bl	8004b18 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004908:	4b1d      	ldr	r3, [pc, #116]	; (8004980 <pvPortMalloc+0x188>)
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	4a1b      	ldr	r2, [pc, #108]	; (8004980 <pvPortMalloc+0x188>)
 8004914:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004916:	4b1a      	ldr	r3, [pc, #104]	; (8004980 <pvPortMalloc+0x188>)
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	4b1b      	ldr	r3, [pc, #108]	; (8004988 <pvPortMalloc+0x190>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	429a      	cmp	r2, r3
 8004920:	d203      	bcs.n	800492a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004922:	4b17      	ldr	r3, [pc, #92]	; (8004980 <pvPortMalloc+0x188>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	4a18      	ldr	r2, [pc, #96]	; (8004988 <pvPortMalloc+0x190>)
 8004928:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800492a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492c:	685a      	ldr	r2, [r3, #4]
 800492e:	4b13      	ldr	r3, [pc, #76]	; (800497c <pvPortMalloc+0x184>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	431a      	orrs	r2, r3
 8004934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004936:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493a:	2200      	movs	r2, #0
 800493c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800493e:	4b13      	ldr	r3, [pc, #76]	; (800498c <pvPortMalloc+0x194>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	3301      	adds	r3, #1
 8004944:	4a11      	ldr	r2, [pc, #68]	; (800498c <pvPortMalloc+0x194>)
 8004946:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004948:	f7ff f8a0 	bl	8003a8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	f003 0307 	and.w	r3, r3, #7
 8004952:	2b00      	cmp	r3, #0
 8004954:	d00a      	beq.n	800496c <pvPortMalloc+0x174>
	__asm volatile
 8004956:	f04f 0350 	mov.w	r3, #80	; 0x50
 800495a:	f383 8811 	msr	BASEPRI, r3
 800495e:	f3bf 8f6f 	isb	sy
 8004962:	f3bf 8f4f 	dsb	sy
 8004966:	60fb      	str	r3, [r7, #12]
}
 8004968:	bf00      	nop
 800496a:	e7fe      	b.n	800496a <pvPortMalloc+0x172>
	return pvReturn;
 800496c:	69fb      	ldr	r3, [r7, #28]
}
 800496e:	4618      	mov	r0, r3
 8004970:	3728      	adds	r7, #40	; 0x28
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
 8004976:	bf00      	nop
 8004978:	20004160 	.word	0x20004160
 800497c:	20004174 	.word	0x20004174
 8004980:	20004164 	.word	0x20004164
 8004984:	20004158 	.word	0x20004158
 8004988:	20004168 	.word	0x20004168
 800498c:	2000416c 	.word	0x2000416c

08004990 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b086      	sub	sp, #24
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d04d      	beq.n	8004a3e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80049a2:	2308      	movs	r3, #8
 80049a4:	425b      	negs	r3, r3
 80049a6:	697a      	ldr	r2, [r7, #20]
 80049a8:	4413      	add	r3, r2
 80049aa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80049b0:	693b      	ldr	r3, [r7, #16]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	4b24      	ldr	r3, [pc, #144]	; (8004a48 <vPortFree+0xb8>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4013      	ands	r3, r2
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d10a      	bne.n	80049d4 <vPortFree+0x44>
	__asm volatile
 80049be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049c2:	f383 8811 	msr	BASEPRI, r3
 80049c6:	f3bf 8f6f 	isb	sy
 80049ca:	f3bf 8f4f 	dsb	sy
 80049ce:	60fb      	str	r3, [r7, #12]
}
 80049d0:	bf00      	nop
 80049d2:	e7fe      	b.n	80049d2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00a      	beq.n	80049f2 <vPortFree+0x62>
	__asm volatile
 80049dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049e0:	f383 8811 	msr	BASEPRI, r3
 80049e4:	f3bf 8f6f 	isb	sy
 80049e8:	f3bf 8f4f 	dsb	sy
 80049ec:	60bb      	str	r3, [r7, #8]
}
 80049ee:	bf00      	nop
 80049f0:	e7fe      	b.n	80049f0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	4b14      	ldr	r3, [pc, #80]	; (8004a48 <vPortFree+0xb8>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4013      	ands	r3, r2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d01e      	beq.n	8004a3e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d11a      	bne.n	8004a3e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	685a      	ldr	r2, [r3, #4]
 8004a0c:	4b0e      	ldr	r3, [pc, #56]	; (8004a48 <vPortFree+0xb8>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	43db      	mvns	r3, r3
 8004a12:	401a      	ands	r2, r3
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004a18:	f7ff f82a 	bl	8003a70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	685a      	ldr	r2, [r3, #4]
 8004a20:	4b0a      	ldr	r3, [pc, #40]	; (8004a4c <vPortFree+0xbc>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4413      	add	r3, r2
 8004a26:	4a09      	ldr	r2, [pc, #36]	; (8004a4c <vPortFree+0xbc>)
 8004a28:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004a2a:	6938      	ldr	r0, [r7, #16]
 8004a2c:	f000 f874 	bl	8004b18 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004a30:	4b07      	ldr	r3, [pc, #28]	; (8004a50 <vPortFree+0xc0>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	3301      	adds	r3, #1
 8004a36:	4a06      	ldr	r2, [pc, #24]	; (8004a50 <vPortFree+0xc0>)
 8004a38:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004a3a:	f7ff f827 	bl	8003a8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004a3e:	bf00      	nop
 8004a40:	3718      	adds	r7, #24
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	20004174 	.word	0x20004174
 8004a4c:	20004164 	.word	0x20004164
 8004a50:	20004170 	.word	0x20004170

08004a54 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004a54:	b480      	push	{r7}
 8004a56:	b085      	sub	sp, #20
 8004a58:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004a5a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8004a5e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004a60:	4b27      	ldr	r3, [pc, #156]	; (8004b00 <prvHeapInit+0xac>)
 8004a62:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f003 0307 	and.w	r3, r3, #7
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00c      	beq.n	8004a88 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	3307      	adds	r3, #7
 8004a72:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f023 0307 	bic.w	r3, r3, #7
 8004a7a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	1ad3      	subs	r3, r2, r3
 8004a82:	4a1f      	ldr	r2, [pc, #124]	; (8004b00 <prvHeapInit+0xac>)
 8004a84:	4413      	add	r3, r2
 8004a86:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004a8c:	4a1d      	ldr	r2, [pc, #116]	; (8004b04 <prvHeapInit+0xb0>)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004a92:	4b1c      	ldr	r3, [pc, #112]	; (8004b04 <prvHeapInit+0xb0>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004aa0:	2208      	movs	r2, #8
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	1a9b      	subs	r3, r3, r2
 8004aa6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f023 0307 	bic.w	r3, r3, #7
 8004aae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	4a15      	ldr	r2, [pc, #84]	; (8004b08 <prvHeapInit+0xb4>)
 8004ab4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004ab6:	4b14      	ldr	r3, [pc, #80]	; (8004b08 <prvHeapInit+0xb4>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2200      	movs	r2, #0
 8004abc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004abe:	4b12      	ldr	r3, [pc, #72]	; (8004b08 <prvHeapInit+0xb4>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	68fa      	ldr	r2, [r7, #12]
 8004ace:	1ad2      	subs	r2, r2, r3
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004ad4:	4b0c      	ldr	r3, [pc, #48]	; (8004b08 <prvHeapInit+0xb4>)
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	4a0a      	ldr	r2, [pc, #40]	; (8004b0c <prvHeapInit+0xb8>)
 8004ae2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	685b      	ldr	r3, [r3, #4]
 8004ae8:	4a09      	ldr	r2, [pc, #36]	; (8004b10 <prvHeapInit+0xbc>)
 8004aea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004aec:	4b09      	ldr	r3, [pc, #36]	; (8004b14 <prvHeapInit+0xc0>)
 8004aee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004af2:	601a      	str	r2, [r3, #0]
}
 8004af4:	bf00      	nop
 8004af6:	3714      	adds	r7, #20
 8004af8:	46bd      	mov	sp, r7
 8004afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afe:	4770      	bx	lr
 8004b00:	20000558 	.word	0x20000558
 8004b04:	20004158 	.word	0x20004158
 8004b08:	20004160 	.word	0x20004160
 8004b0c:	20004168 	.word	0x20004168
 8004b10:	20004164 	.word	0x20004164
 8004b14:	20004174 	.word	0x20004174

08004b18 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004b20:	4b28      	ldr	r3, [pc, #160]	; (8004bc4 <prvInsertBlockIntoFreeList+0xac>)
 8004b22:	60fb      	str	r3, [r7, #12]
 8004b24:	e002      	b.n	8004b2c <prvInsertBlockIntoFreeList+0x14>
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	60fb      	str	r3, [r7, #12]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d8f7      	bhi.n	8004b26 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	68ba      	ldr	r2, [r7, #8]
 8004b40:	4413      	add	r3, r2
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	429a      	cmp	r2, r3
 8004b46:	d108      	bne.n	8004b5a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	685a      	ldr	r2, [r3, #4]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	441a      	add	r2, r3
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	68ba      	ldr	r2, [r7, #8]
 8004b64:	441a      	add	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d118      	bne.n	8004ba0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	4b15      	ldr	r3, [pc, #84]	; (8004bc8 <prvInsertBlockIntoFreeList+0xb0>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d00d      	beq.n	8004b96 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	685a      	ldr	r2, [r3, #4]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	441a      	add	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	601a      	str	r2, [r3, #0]
 8004b94:	e008      	b.n	8004ba8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004b96:	4b0c      	ldr	r3, [pc, #48]	; (8004bc8 <prvInsertBlockIntoFreeList+0xb0>)
 8004b98:	681a      	ldr	r2, [r3, #0]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	e003      	b.n	8004ba8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004ba8:	68fa      	ldr	r2, [r7, #12]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	429a      	cmp	r2, r3
 8004bae:	d002      	beq.n	8004bb6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	687a      	ldr	r2, [r7, #4]
 8004bb4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004bb6:	bf00      	nop
 8004bb8:	3714      	adds	r7, #20
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
 8004bc2:	bf00      	nop
 8004bc4:	20004158 	.word	0x20004158
 8004bc8:	20004160 	.word	0x20004160

08004bcc <HAL_GPIO_EXTI_Callback>:
QueueHandle_t QueueBtnStatus;
uint32_t aux;

// Interrupción

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b082      	sub	sp, #8
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	80fb      	strh	r3, [r7, #6]
	aux = HAL_GetTick()/portTICK_PERIOD_MS; //guardo el tiempo en el que se llama al callback
 8004bd6:	f7fc f89f 	bl	8000d18 <HAL_GetTick>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	4a0b      	ldr	r2, [pc, #44]	; (8004c0c <HAL_GPIO_EXTI_Callback+0x40>)
 8004bde:	6013      	str	r3, [r2, #0]
	if (GPIO_Pin == GPIO_PIN_RESET) {
 8004be0:	88fb      	ldrh	r3, [r7, #6]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d107      	bne.n	8004bf6 <HAL_GPIO_EXTI_Callback+0x2a>
		RisingUp_Time = aux;
 8004be6:	4b09      	ldr	r3, [pc, #36]	; (8004c0c <HAL_GPIO_EXTI_Callback+0x40>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4a09      	ldr	r2, [pc, #36]	; (8004c10 <HAL_GPIO_EXTI_Callback+0x44>)
 8004bec:	6013      	str	r3, [r2, #0]
		FallingDown_Time = 0;
 8004bee:	4b09      	ldr	r3, [pc, #36]	; (8004c14 <HAL_GPIO_EXTI_Callback+0x48>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	601a      	str	r2, [r3, #0]
	}
	else if (GPIO_Pin == GPIO_PIN_SET) {FallingDown_Time = aux;
	}
}
 8004bf4:	e006      	b.n	8004c04 <HAL_GPIO_EXTI_Callback+0x38>
	else if (GPIO_Pin == GPIO_PIN_SET) {FallingDown_Time = aux;
 8004bf6:	88fb      	ldrh	r3, [r7, #6]
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d103      	bne.n	8004c04 <HAL_GPIO_EXTI_Callback+0x38>
 8004bfc:	4b03      	ldr	r3, [pc, #12]	; (8004c0c <HAL_GPIO_EXTI_Callback+0x40>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a04      	ldr	r2, [pc, #16]	; (8004c14 <HAL_GPIO_EXTI_Callback+0x48>)
 8004c02:	6013      	str	r3, [r2, #0]
}
 8004c04:	bf00      	nop
 8004c06:	3708      	adds	r7, #8
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	20004190 	.word	0x20004190
 8004c10:	20004178 	.word	0x20004178
 8004c14:	2000417c 	.word	0x2000417c

08004c18 <vTask_OA_BTN>:

//Tarea objeto activo
void vTask_OA_BTN(void *pvParameters) {
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b082      	sub	sp, #8
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	6078      	str	r0, [r7, #4]
	while (1) {

		BtnPressed_Time = FallingDown_Time - RisingUp_Time;
 8004c20:	4b2c      	ldr	r3, [pc, #176]	; (8004cd4 <vTask_OA_BTN+0xbc>)
 8004c22:	681a      	ldr	r2, [r3, #0]
 8004c24:	4b2c      	ldr	r3, [pc, #176]	; (8004cd8 <vTask_OA_BTN+0xc0>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	4a2c      	ldr	r2, [pc, #176]	; (8004cdc <vTask_OA_BTN+0xc4>)
 8004c2c:	6013      	str	r3, [r2, #0]

		if (0 < BtnPressed_Time && BtnPressed_Time < 2000) {
 8004c2e:	4b2b      	ldr	r3, [pc, #172]	; (8004cdc <vTask_OA_BTN+0xc4>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d00b      	beq.n	8004c4e <vTask_OA_BTN+0x36>
 8004c36:	4b29      	ldr	r3, [pc, #164]	; (8004cdc <vTask_OA_BTN+0xc4>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004c3e:	d206      	bcs.n	8004c4e <vTask_OA_BTN+0x36>
			RisingUp_Time = 0; //Reseteo el contador de tiempo del rising edge
 8004c40:	4b25      	ldr	r3, [pc, #148]	; (8004cd8 <vTask_OA_BTN+0xc0>)
 8004c42:	2200      	movs	r2, #0
 8004c44:	601a      	str	r2, [r3, #0]
			Btn_State = SHORTPRESSED;
 8004c46:	4b26      	ldr	r3, [pc, #152]	; (8004ce0 <vTask_OA_BTN+0xc8>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	701a      	strb	r2, [r3, #0]
 8004c4c:	e02c      	b.n	8004ca8 <vTask_OA_BTN+0x90>
		} else if (2000 < BtnPressed_Time && BtnPressed_Time < 8000) {
 8004c4e:	4b23      	ldr	r3, [pc, #140]	; (8004cdc <vTask_OA_BTN+0xc4>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8004c56:	d90b      	bls.n	8004c70 <vTask_OA_BTN+0x58>
 8004c58:	4b20      	ldr	r3, [pc, #128]	; (8004cdc <vTask_OA_BTN+0xc4>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8004c60:	d206      	bcs.n	8004c70 <vTask_OA_BTN+0x58>
			RisingUp_Time = 0; //Reseteo el contador de tiempo del rising edge
 8004c62:	4b1d      	ldr	r3, [pc, #116]	; (8004cd8 <vTask_OA_BTN+0xc0>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]
			Btn_State = LONGPRESSED;
 8004c68:	4b1d      	ldr	r3, [pc, #116]	; (8004ce0 <vTask_OA_BTN+0xc8>)
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	701a      	strb	r2, [r3, #0]
 8004c6e:	e01b      	b.n	8004ca8 <vTask_OA_BTN+0x90>

		} else if (RisingUp_Time != 0
 8004c70:	4b19      	ldr	r3, [pc, #100]	; (8004cd8 <vTask_OA_BTN+0xc0>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d00b      	beq.n	8004c90 <vTask_OA_BTN+0x78>
				&& (BtnPressed_Time >= 8000 || BtnPressed_Time < 0)) {
 8004c78:	4b18      	ldr	r3, [pc, #96]	; (8004cdc <vTask_OA_BTN+0xc4>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8004c80:	d202      	bcs.n	8004c88 <vTask_OA_BTN+0x70>
 8004c82:	4b16      	ldr	r3, [pc, #88]	; (8004cdc <vTask_OA_BTN+0xc4>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	e003      	b.n	8004c90 <vTask_OA_BTN+0x78>

			Btn_State = BLOCKED;
 8004c88:	4b15      	ldr	r3, [pc, #84]	; (8004ce0 <vTask_OA_BTN+0xc8>)
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	701a      	strb	r2, [r3, #0]
 8004c8e:	e00b      	b.n	8004ca8 <vTask_OA_BTN+0x90>
		} else if (RisingUp_Time == 0 && (BtnPressed_Time >= 8000)) {
 8004c90:	4b11      	ldr	r3, [pc, #68]	; (8004cd8 <vTask_OA_BTN+0xc0>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d107      	bne.n	8004ca8 <vTask_OA_BTN+0x90>
 8004c98:	4b10      	ldr	r3, [pc, #64]	; (8004cdc <vTask_OA_BTN+0xc4>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8004ca0:	d302      	bcc.n	8004ca8 <vTask_OA_BTN+0x90>
			Btn_State = UNBLOCKED;
 8004ca2:	4b0f      	ldr	r3, [pc, #60]	; (8004ce0 <vTask_OA_BTN+0xc8>)
 8004ca4:	2203      	movs	r2, #3
 8004ca6:	701a      	strb	r2, [r3, #0]
		}

		sd = xQueueSend(QueueBtnStatus, &Btn_State, portMAX_DELAY);
 8004ca8:	4b0e      	ldr	r3, [pc, #56]	; (8004ce4 <vTask_OA_BTN+0xcc>)
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	2300      	movs	r3, #0
 8004cae:	f04f 32ff 	mov.w	r2, #4294967295
 8004cb2:	490b      	ldr	r1, [pc, #44]	; (8004ce0 <vTask_OA_BTN+0xc8>)
 8004cb4:	f7fe f97c 	bl	8002fb0 <xQueueGenericSend>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	4a0b      	ldr	r2, [pc, #44]	; (8004ce8 <vTask_OA_BTN+0xd0>)
 8004cbc:	6013      	str	r3, [r2, #0]
		assert(sd != 0); // revisar que el mensaje se halla encolado correctamente.
 8004cbe:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <vTask_OA_BTN+0xd0>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d1ac      	bne.n	8004c20 <vTask_OA_BTN+0x8>
 8004cc6:	4b09      	ldr	r3, [pc, #36]	; (8004cec <vTask_OA_BTN+0xd4>)
 8004cc8:	4a09      	ldr	r2, [pc, #36]	; (8004cf0 <vTask_OA_BTN+0xd8>)
 8004cca:	2135      	movs	r1, #53	; 0x35
 8004ccc:	4809      	ldr	r0, [pc, #36]	; (8004cf4 <vTask_OA_BTN+0xdc>)
 8004cce:	f000 f991 	bl	8004ff4 <__assert_func>
 8004cd2:	bf00      	nop
 8004cd4:	2000417c 	.word	0x2000417c
 8004cd8:	20004178 	.word	0x20004178
 8004cdc:	20004180 	.word	0x20004180
 8004ce0:	20004184 	.word	0x20004184
 8004ce4:	2000418c 	.word	0x2000418c
 8004ce8:	20004188 	.word	0x20004188
 8004cec:	08006090 	.word	0x08006090
 8004cf0:	08006150 	.word	0x08006150
 8004cf4:	08006098 	.word	0x08006098

08004cf8 <vTask_OA_LEDS>:
#include "OA_LEDS.h"

void vTask_OA_LEDS(void *pvParameters) {
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]

	BaseType_t rv;
	enum Btn_Status Received;
	const TickType_t xDelay10000ms = pdMS_TO_TICKS(10000UL);
 8004d00:	f242 7310 	movw	r3, #10000	; 0x2710
 8004d04:	617b      	str	r3, [r7, #20]
	while (1) {
		rv = xQueueReceive(QueueBtnStatus, &Received, xDelay10000ms);
 8004d06:	4b27      	ldr	r3, [pc, #156]	; (8004da4 <vTask_OA_LEDS+0xac>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f107 010f 	add.w	r1, r7, #15
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	4618      	mov	r0, r3
 8004d12:	f7fe fa4b 	bl	80031ac <xQueueReceive>
 8004d16:	4603      	mov	r3, r0
 8004d18:	613b      	str	r3, [r7, #16]
		configASSERT(&rv != NULL);
		if(Received<0 &&Received>4) configASSERT(FALSE);
		switch (Received) {
 8004d1a:	7bfb      	ldrb	r3, [r7, #15]
 8004d1c:	2b03      	cmp	r3, #3
 8004d1e:	d8f2      	bhi.n	8004d06 <vTask_OA_LEDS+0xe>
 8004d20:	a201      	add	r2, pc, #4	; (adr r2, 8004d28 <vTask_OA_LEDS+0x30>)
 8004d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d26:	bf00      	nop
 8004d28:	08004d39 	.word	0x08004d39
 8004d2c:	08004d5f 	.word	0x08004d5f
 8004d30:	08004d85 	.word	0x08004d85
 8004d34:	08004d93 	.word	0x08004d93
		case SHORTPRESSED: // Toggle Led Verde
			eboard_led_green(!eboard_gpio_read(EBOARD_GPIO_LEDG));
 8004d38:	2001      	movs	r0, #1
 8004d3a:	f000 f8f7 	bl	8004f2c <eboard_gpio_read>
 8004d3e:	4603      	mov	r3, r0
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	bf14      	ite	ne
 8004d44:	2301      	movne	r3, #1
 8004d46:	2300      	moveq	r3, #0
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	f083 0301 	eor.w	r3, r3, #1
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	f003 0301 	and.w	r3, r3, #1
 8004d54:	b2db      	uxtb	r3, r3
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 f912 	bl	8004f80 <eboard_led_green>
			break;
 8004d5c:	e021      	b.n	8004da2 <vTask_OA_LEDS+0xaa>
		case LONGPRESSED: // Toggle Led Rojo
			eboard_led_red(!eboard_gpio_read(EBOARD_GPIO_LEDR));
 8004d5e:	2000      	movs	r0, #0
 8004d60:	f000 f8e4 	bl	8004f2c <eboard_gpio_read>
 8004d64:	4603      	mov	r3, r0
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	bf14      	ite	ne
 8004d6a:	2301      	movne	r3, #1
 8004d6c:	2300      	moveq	r3, #0
 8004d6e:	b2db      	uxtb	r3, r3
 8004d70:	f083 0301 	eor.w	r3, r3, #1
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	f003 0301 	and.w	r3, r3, #1
 8004d7a:	b2db      	uxtb	r3, r3
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	f000 f8f1 	bl	8004f64 <eboard_led_red>
			break;
 8004d82:	e00e      	b.n	8004da2 <vTask_OA_LEDS+0xaa>
		case BLOCKED: // Encender los dos Leds
			eboard_led_green(true);
 8004d84:	2001      	movs	r0, #1
 8004d86:	f000 f8fb 	bl	8004f80 <eboard_led_green>
			eboard_led_red(true);
 8004d8a:	2001      	movs	r0, #1
 8004d8c:	f000 f8ea 	bl	8004f64 <eboard_led_red>
			break;
 8004d90:	e007      	b.n	8004da2 <vTask_OA_LEDS+0xaa>
		case UNBLOCKED: //Apagar los dos leds
			eboard_led_green(false);
 8004d92:	2000      	movs	r0, #0
 8004d94:	f000 f8f4 	bl	8004f80 <eboard_led_green>
			eboard_led_red(false);
 8004d98:	2000      	movs	r0, #0
 8004d9a:	f000 f8e3 	bl	8004f64 <eboard_led_red>
			break;
 8004d9e:	bf00      	nop
 8004da0:	e7b1      	b.n	8004d06 <vTask_OA_LEDS+0xe>
		rv = xQueueReceive(QueueBtnStatus, &Received, xDelay10000ms);
 8004da2:	e7b0      	b.n	8004d06 <vTask_OA_LEDS+0xe>
 8004da4:	2000418c 	.word	0x2000418c

08004da8 <app_init>:
//const char *pcTextForMain = "Edda Andrade - RTOS II TP1-Parte A is running \r\n\n";
const char *pcTextForMain = "Edda Andrade - RTOS II TP 1 Parte A is running \r\n\n";
//Inicia las tareas de los OA

	/* App Initialization */
void app_init( void ){
 8004da8:	b580      	push	{r7, lr}
 8004daa:	b086      	sub	sp, #24
 8004dac:	af02      	add	r7, sp, #8
		  	vPrintString( pcTextForMain );
 8004dae:	4b2d      	ldr	r3, [pc, #180]	; (8004e64 <app_init+0xbc>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	4618      	mov	r0, r3
 8004db4:	f000 f904 	bl	8004fc0 <vPrintString>


			/*Creación de colas*/
		  	QueueBtnStatus = xQueueCreate(10,sizeof(Btn_State));
 8004db8:	2200      	movs	r2, #0
 8004dba:	2101      	movs	r1, #1
 8004dbc:	200a      	movs	r0, #10
 8004dbe:	f7fe f89d 	bl	8002efc <xQueueGenericCreate>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	4a28      	ldr	r2, [pc, #160]	; (8004e68 <app_init+0xc0>)
 8004dc6:	6013      	str	r3, [r2, #0]


			/* Check the queues was created successfully */
			configASSERT( QueueBtnStatus != NULL );
 8004dc8:	4b27      	ldr	r3, [pc, #156]	; (8004e68 <app_init+0xc0>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d10a      	bne.n	8004de6 <app_init+0x3e>
	__asm volatile
 8004dd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd4:	f383 8811 	msr	BASEPRI, r3
 8004dd8:	f3bf 8f6f 	isb	sy
 8004ddc:	f3bf 8f4f 	dsb	sy
 8004de0:	60bb      	str	r3, [r7, #8]
}
 8004de2:	bf00      	nop
 8004de4:	e7fe      	b.n	8004de4 <app_init+0x3c>


			/* We want this queue to be viewable in a RTOS kernel aware debugger, so register it. */
			vQueueAddToRegistry( QueueBtnStatus, "QueueBtnStatus" );
 8004de6:	4b20      	ldr	r3, [pc, #128]	; (8004e68 <app_init+0xc0>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4920      	ldr	r1, [pc, #128]	; (8004e6c <app_init+0xc4>)
 8004dec:	4618      	mov	r0, r3
 8004dee:	f7fe fbcd 	bl	800358c <vQueueAddToRegistry>


			BaseType_t ret;

			/* Task OA_BTN thread at priority 2 */
			ret = xTaskCreate(vTask_OA_BTN, /* Pointer to the function thats implement the task. */
 8004df2:	4b1f      	ldr	r3, [pc, #124]	; (8004e70 <app_init+0xc8>)
 8004df4:	9301      	str	r3, [sp, #4]
 8004df6:	2302      	movs	r3, #2
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e00:	491c      	ldr	r1, [pc, #112]	; (8004e74 <app_init+0xcc>)
 8004e02:	481d      	ldr	r0, [pc, #116]	; (8004e78 <app_init+0xd0>)
 8004e04:	f7fe fc49 	bl	800369a <xTaskCreate>
 8004e08:	60f8      	str	r0, [r7, #12]
			NULL, /* We are not using the task parameter.		*/
			(tskIDLE_PRIORITY + 2UL), /* This task will run at priority 1. 		*/
			&vTask_OA_BTNHandle); /* We are using a variable as task handle.	*/

			/* Check the task was created successfully. */
			configASSERT(ret == pdPASS);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2b01      	cmp	r3, #1
 8004e0e:	d00a      	beq.n	8004e26 <app_init+0x7e>
	__asm volatile
 8004e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e14:	f383 8811 	msr	BASEPRI, r3
 8004e18:	f3bf 8f6f 	isb	sy
 8004e1c:	f3bf 8f4f 	dsb	sy
 8004e20:	607b      	str	r3, [r7, #4]
}
 8004e22:	bf00      	nop
 8004e24:	e7fe      	b.n	8004e24 <app_init+0x7c>

			/* Task B thread at priority 2 */
			ret = xTaskCreate(vTask_OA_LEDS, /* Pointer to the function thats implement the task. */
 8004e26:	4b15      	ldr	r3, [pc, #84]	; (8004e7c <app_init+0xd4>)
 8004e28:	9301      	str	r3, [sp, #4]
 8004e2a:	2302      	movs	r3, #2
 8004e2c:	9300      	str	r3, [sp, #0]
 8004e2e:	2300      	movs	r3, #0
 8004e30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e34:	4912      	ldr	r1, [pc, #72]	; (8004e80 <app_init+0xd8>)
 8004e36:	4813      	ldr	r0, [pc, #76]	; (8004e84 <app_init+0xdc>)
 8004e38:	f7fe fc2f 	bl	800369a <xTaskCreate>
 8004e3c:	60f8      	str	r0, [r7, #12]
			NULL, /* We are not using the task parameter.		*/
			(tskIDLE_PRIORITY + 2UL), /* This task will run at priority 1. 		*/
			&vTask_OA_LEDSHandle); /* We are using a variable as task handle.	*/

			/* Check the task was created successfully. */
			configASSERT(ret == pdPASS);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d00a      	beq.n	8004e5a <app_init+0xb2>
	__asm volatile
 8004e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e48:	f383 8811 	msr	BASEPRI, r3
 8004e4c:	f3bf 8f6f 	isb	sy
 8004e50:	f3bf 8f4f 	dsb	sy
 8004e54:	603b      	str	r3, [r7, #0]
}
 8004e56:	bf00      	nop
 8004e58:	e7fe      	b.n	8004e58 <app_init+0xb0>

			return;
 8004e5a:	bf00      	nop

}
 8004e5c:	3710      	adds	r7, #16
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	20000010 	.word	0x20000010
 8004e68:	2000418c 	.word	0x2000418c
 8004e6c:	080060e4 	.word	0x080060e4
 8004e70:	20004194 	.word	0x20004194
 8004e74:	080060f4 	.word	0x080060f4
 8004e78:	08004c19 	.word	0x08004c19
 8004e7c:	20004198 	.word	0x20004198
 8004e80:	08006100 	.word	0x08006100
 8004e84:	08004cf9 	.word	0x08004cf9

08004e88 <eboard_hal_port_gpio_write>:
{
  eboard_hal_port_uart_tx_irq((void*)huart);
}

void eboard_hal_port_gpio_write(void *handle, bool value)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b084      	sub	sp, #16
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	460b      	mov	r3, r1
 8004e92:	70fb      	strb	r3, [r7, #3]
  driver_gpio_descriptor_t_ *hgpio = (driver_gpio_descriptor_t_*)handle;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_WritePin(hgpio->GPIOx, hgpio->GPIO_Pin, value ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	6858      	ldr	r0, [r3, #4]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	891b      	ldrh	r3, [r3, #8]
 8004ea0:	78fa      	ldrb	r2, [r7, #3]
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	f7fc f9d2 	bl	800124c <HAL_GPIO_WritePin>
}
 8004ea8:	bf00      	nop
 8004eaa:	3710      	adds	r7, #16
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <eboard_hal_port_gpio_read>:

bool eboard_hal_port_gpio_read(void *handle)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  driver_gpio_descriptor_t_ *hgpio = (driver_gpio_descriptor_t_*)handle;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	60fb      	str	r3, [r7, #12]
  GPIO_PinState state = HAL_GPIO_ReadPin(hgpio->GPIOx, hgpio->GPIO_Pin);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	685a      	ldr	r2, [r3, #4]
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	891b      	ldrh	r3, [r3, #8]
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	4610      	mov	r0, r2
 8004ec8:	f7fc f9a8 	bl	800121c <HAL_GPIO_ReadPin>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	72fb      	strb	r3, [r7, #11]
  return (GPIO_PIN_SET == state);
 8004ed0:	7afb      	ldrb	r3, [r7, #11]
 8004ed2:	2b01      	cmp	r3, #1
 8004ed4:	bf0c      	ite	eq
 8004ed6:	2301      	moveq	r3, #1
 8004ed8:	2300      	movne	r3, #0
 8004eda:	b2db      	uxtb	r3, r3
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3710      	adds	r7, #16
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	bd80      	pop	{r7, pc}

08004ee4 <eboard_gpio_write>:
{
	gpios_[idx].hgpio = hgpio;
}

void eboard_gpio_write(eboard_gpio_idx_t idx, bool value)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b084      	sub	sp, #16
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	4603      	mov	r3, r0
 8004eec:	460a      	mov	r2, r1
 8004eee:	71fb      	strb	r3, [r7, #7]
 8004ef0:	4613      	mov	r3, r2
 8004ef2:	71bb      	strb	r3, [r7, #6]
  if(EBOARD_GPIO__CNT <= idx)
 8004ef4:	79fb      	ldrb	r3, [r7, #7]
 8004ef6:	2b03      	cmp	r3, #3
 8004ef8:	d810      	bhi.n	8004f1c <eboard_gpio_write+0x38>
  {
    return;
  }

  eboard_gpio_descriptor_t_* hgpio = gpios_ + idx;
 8004efa:	79fb      	ldrb	r3, [r7, #7]
 8004efc:	00db      	lsls	r3, r3, #3
 8004efe:	4a0a      	ldr	r2, [pc, #40]	; (8004f28 <eboard_gpio_write+0x44>)
 8004f00:	4413      	add	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]
  if(hgpio->input)
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	791b      	ldrb	r3, [r3, #4]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d109      	bne.n	8004f20 <eboard_gpio_write+0x3c>
  {
    return;
  }

  eboard_hal_port_gpio_write((void*)hgpio->hgpio, value);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	79ba      	ldrb	r2, [r7, #6]
 8004f12:	4611      	mov	r1, r2
 8004f14:	4618      	mov	r0, r3
 8004f16:	f7ff ffb7 	bl	8004e88 <eboard_hal_port_gpio_write>
 8004f1a:	e002      	b.n	8004f22 <eboard_gpio_write+0x3e>
    return;
 8004f1c:	bf00      	nop
 8004f1e:	e000      	b.n	8004f22 <eboard_gpio_write+0x3e>
    return;
 8004f20:	bf00      	nop
}
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	20000014 	.word	0x20000014

08004f2c <eboard_gpio_read>:

bool eboard_gpio_read(eboard_gpio_idx_t idx)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	4603      	mov	r3, r0
 8004f34:	71fb      	strb	r3, [r7, #7]
  if(EBOARD_GPIO__CNT <= idx)
 8004f36:	79fb      	ldrb	r3, [r7, #7]
 8004f38:	2b03      	cmp	r3, #3
 8004f3a:	d901      	bls.n	8004f40 <eboard_gpio_read+0x14>
  {
    return false;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	e00a      	b.n	8004f56 <eboard_gpio_read+0x2a>
  }

  eboard_gpio_descriptor_t_* hgpio = gpios_ + idx;
 8004f40:	79fb      	ldrb	r3, [r7, #7]
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	4a06      	ldr	r2, [pc, #24]	; (8004f60 <eboard_gpio_read+0x34>)
 8004f46:	4413      	add	r3, r2
 8004f48:	60fb      	str	r3, [r7, #12]
  return eboard_hal_port_gpio_read((void*)hgpio->hgpio);
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f7ff ffae 	bl	8004eb0 <eboard_hal_port_gpio_read>
 8004f54:	4603      	mov	r3, r0
}
 8004f56:	4618      	mov	r0, r3
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	20000014 	.word	0x20000014

08004f64 <eboard_led_red>:

void eboard_led_red(bool value)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b082      	sub	sp, #8
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	71fb      	strb	r3, [r7, #7]
  eboard_gpio_write(EBOARD_GPIO_LEDR, value);
 8004f6e:	79fb      	ldrb	r3, [r7, #7]
 8004f70:	4619      	mov	r1, r3
 8004f72:	2000      	movs	r0, #0
 8004f74:	f7ff ffb6 	bl	8004ee4 <eboard_gpio_write>
}
 8004f78:	bf00      	nop
 8004f7a:	3708      	adds	r7, #8
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <eboard_led_green>:

void eboard_led_green(bool value)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	4603      	mov	r3, r0
 8004f88:	71fb      	strb	r3, [r7, #7]
  eboard_gpio_write(EBOARD_GPIO_LEDG, value);
 8004f8a:	79fb      	ldrb	r3, [r7, #7]
 8004f8c:	4619      	mov	r1, r3
 8004f8e:	2001      	movs	r0, #1
 8004f90:	f7ff ffa8 	bl	8004ee4 <eboard_gpio_write>
}
 8004f94:	bf00      	nop
 8004f96:	3708      	adds	r7, #8
 8004f98:	46bd      	mov	sp, r7
 8004f9a:	bd80      	pop	{r7, pc}

08004f9c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b082      	sub	sp, #8
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
    /* e.g. write a character to the USART3 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8004fa4:	1d39      	adds	r1, r7, #4
 8004fa6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004faa:	2201      	movs	r2, #1
 8004fac:	4803      	ldr	r0, [pc, #12]	; (8004fbc <__io_putchar+0x20>)
 8004fae:	f7fd fa94 	bl	80024da <HAL_UART_Transmit>

	return ch;
 8004fb2:	687b      	ldr	r3, [r7, #4]
}
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	3708      	adds	r7, #8
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	bd80      	pop	{r7, pc}
 8004fbc:	2000034c 	.word	0x2000034c

08004fc0 <vPrintString>:

/*-----------------------------------------------------------*/

void vPrintString( const char *pcString )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b082      	sub	sp, #8
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
	/* Print the string, using a critical section as a crude method of mutual
	 * exclusion. */
	taskENTER_CRITICAL();
 8004fc8:	f7ff fb34 	bl	8004634 <vPortEnterCritical>
	{
		printf( "%s", pcString );
 8004fcc:	6879      	ldr	r1, [r7, #4]
 8004fce:	4807      	ldr	r0, [pc, #28]	; (8004fec <vPrintString+0x2c>)
 8004fd0:	f000 f9c4 	bl	800535c <iprintf>
		fflush( stdout );
 8004fd4:	4b06      	ldr	r3, [pc, #24]	; (8004ff0 <vPrintString+0x30>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	4618      	mov	r0, r3
 8004fdc:	f000 f8d6 	bl	800518c <fflush>
	}
	taskEXIT_CRITICAL();
 8004fe0:	f7ff fb58 	bl	8004694 <vPortExitCritical>
}
 8004fe4:	bf00      	nop
 8004fe6:	3708      	adds	r7, #8
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	08006110 	.word	0x08006110
 8004ff0:	2000008c 	.word	0x2000008c

08004ff4 <__assert_func>:
 8004ff4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004ff6:	4614      	mov	r4, r2
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	4b09      	ldr	r3, [pc, #36]	; (8005020 <__assert_func+0x2c>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4605      	mov	r5, r0
 8005000:	68d8      	ldr	r0, [r3, #12]
 8005002:	b14c      	cbz	r4, 8005018 <__assert_func+0x24>
 8005004:	4b07      	ldr	r3, [pc, #28]	; (8005024 <__assert_func+0x30>)
 8005006:	9100      	str	r1, [sp, #0]
 8005008:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800500c:	4906      	ldr	r1, [pc, #24]	; (8005028 <__assert_func+0x34>)
 800500e:	462b      	mov	r3, r5
 8005010:	f000 f974 	bl	80052fc <fiprintf>
 8005014:	f000 fad7 	bl	80055c6 <abort>
 8005018:	4b04      	ldr	r3, [pc, #16]	; (800502c <__assert_func+0x38>)
 800501a:	461c      	mov	r4, r3
 800501c:	e7f3      	b.n	8005006 <__assert_func+0x12>
 800501e:	bf00      	nop
 8005020:	2000008c 	.word	0x2000008c
 8005024:	0800615d 	.word	0x0800615d
 8005028:	0800616a 	.word	0x0800616a
 800502c:	08006198 	.word	0x08006198

08005030 <__sflush_r>:
 8005030:	898a      	ldrh	r2, [r1, #12]
 8005032:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005036:	4605      	mov	r5, r0
 8005038:	0710      	lsls	r0, r2, #28
 800503a:	460c      	mov	r4, r1
 800503c:	d458      	bmi.n	80050f0 <__sflush_r+0xc0>
 800503e:	684b      	ldr	r3, [r1, #4]
 8005040:	2b00      	cmp	r3, #0
 8005042:	dc05      	bgt.n	8005050 <__sflush_r+0x20>
 8005044:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005046:	2b00      	cmp	r3, #0
 8005048:	dc02      	bgt.n	8005050 <__sflush_r+0x20>
 800504a:	2000      	movs	r0, #0
 800504c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005050:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005052:	2e00      	cmp	r6, #0
 8005054:	d0f9      	beq.n	800504a <__sflush_r+0x1a>
 8005056:	2300      	movs	r3, #0
 8005058:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800505c:	682f      	ldr	r7, [r5, #0]
 800505e:	6a21      	ldr	r1, [r4, #32]
 8005060:	602b      	str	r3, [r5, #0]
 8005062:	d032      	beq.n	80050ca <__sflush_r+0x9a>
 8005064:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005066:	89a3      	ldrh	r3, [r4, #12]
 8005068:	075a      	lsls	r2, r3, #29
 800506a:	d505      	bpl.n	8005078 <__sflush_r+0x48>
 800506c:	6863      	ldr	r3, [r4, #4]
 800506e:	1ac0      	subs	r0, r0, r3
 8005070:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005072:	b10b      	cbz	r3, 8005078 <__sflush_r+0x48>
 8005074:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005076:	1ac0      	subs	r0, r0, r3
 8005078:	2300      	movs	r3, #0
 800507a:	4602      	mov	r2, r0
 800507c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800507e:	6a21      	ldr	r1, [r4, #32]
 8005080:	4628      	mov	r0, r5
 8005082:	47b0      	blx	r6
 8005084:	1c43      	adds	r3, r0, #1
 8005086:	89a3      	ldrh	r3, [r4, #12]
 8005088:	d106      	bne.n	8005098 <__sflush_r+0x68>
 800508a:	6829      	ldr	r1, [r5, #0]
 800508c:	291d      	cmp	r1, #29
 800508e:	d82b      	bhi.n	80050e8 <__sflush_r+0xb8>
 8005090:	4a29      	ldr	r2, [pc, #164]	; (8005138 <__sflush_r+0x108>)
 8005092:	410a      	asrs	r2, r1
 8005094:	07d6      	lsls	r6, r2, #31
 8005096:	d427      	bmi.n	80050e8 <__sflush_r+0xb8>
 8005098:	2200      	movs	r2, #0
 800509a:	6062      	str	r2, [r4, #4]
 800509c:	04d9      	lsls	r1, r3, #19
 800509e:	6922      	ldr	r2, [r4, #16]
 80050a0:	6022      	str	r2, [r4, #0]
 80050a2:	d504      	bpl.n	80050ae <__sflush_r+0x7e>
 80050a4:	1c42      	adds	r2, r0, #1
 80050a6:	d101      	bne.n	80050ac <__sflush_r+0x7c>
 80050a8:	682b      	ldr	r3, [r5, #0]
 80050aa:	b903      	cbnz	r3, 80050ae <__sflush_r+0x7e>
 80050ac:	6560      	str	r0, [r4, #84]	; 0x54
 80050ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80050b0:	602f      	str	r7, [r5, #0]
 80050b2:	2900      	cmp	r1, #0
 80050b4:	d0c9      	beq.n	800504a <__sflush_r+0x1a>
 80050b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80050ba:	4299      	cmp	r1, r3
 80050bc:	d002      	beq.n	80050c4 <__sflush_r+0x94>
 80050be:	4628      	mov	r0, r5
 80050c0:	f000 fa88 	bl	80055d4 <_free_r>
 80050c4:	2000      	movs	r0, #0
 80050c6:	6360      	str	r0, [r4, #52]	; 0x34
 80050c8:	e7c0      	b.n	800504c <__sflush_r+0x1c>
 80050ca:	2301      	movs	r3, #1
 80050cc:	4628      	mov	r0, r5
 80050ce:	47b0      	blx	r6
 80050d0:	1c41      	adds	r1, r0, #1
 80050d2:	d1c8      	bne.n	8005066 <__sflush_r+0x36>
 80050d4:	682b      	ldr	r3, [r5, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d0c5      	beq.n	8005066 <__sflush_r+0x36>
 80050da:	2b1d      	cmp	r3, #29
 80050dc:	d001      	beq.n	80050e2 <__sflush_r+0xb2>
 80050de:	2b16      	cmp	r3, #22
 80050e0:	d101      	bne.n	80050e6 <__sflush_r+0xb6>
 80050e2:	602f      	str	r7, [r5, #0]
 80050e4:	e7b1      	b.n	800504a <__sflush_r+0x1a>
 80050e6:	89a3      	ldrh	r3, [r4, #12]
 80050e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80050ec:	81a3      	strh	r3, [r4, #12]
 80050ee:	e7ad      	b.n	800504c <__sflush_r+0x1c>
 80050f0:	690f      	ldr	r7, [r1, #16]
 80050f2:	2f00      	cmp	r7, #0
 80050f4:	d0a9      	beq.n	800504a <__sflush_r+0x1a>
 80050f6:	0793      	lsls	r3, r2, #30
 80050f8:	680e      	ldr	r6, [r1, #0]
 80050fa:	bf08      	it	eq
 80050fc:	694b      	ldreq	r3, [r1, #20]
 80050fe:	600f      	str	r7, [r1, #0]
 8005100:	bf18      	it	ne
 8005102:	2300      	movne	r3, #0
 8005104:	eba6 0807 	sub.w	r8, r6, r7
 8005108:	608b      	str	r3, [r1, #8]
 800510a:	f1b8 0f00 	cmp.w	r8, #0
 800510e:	dd9c      	ble.n	800504a <__sflush_r+0x1a>
 8005110:	6a21      	ldr	r1, [r4, #32]
 8005112:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005114:	4643      	mov	r3, r8
 8005116:	463a      	mov	r2, r7
 8005118:	4628      	mov	r0, r5
 800511a:	47b0      	blx	r6
 800511c:	2800      	cmp	r0, #0
 800511e:	dc06      	bgt.n	800512e <__sflush_r+0xfe>
 8005120:	89a3      	ldrh	r3, [r4, #12]
 8005122:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005126:	81a3      	strh	r3, [r4, #12]
 8005128:	f04f 30ff 	mov.w	r0, #4294967295
 800512c:	e78e      	b.n	800504c <__sflush_r+0x1c>
 800512e:	4407      	add	r7, r0
 8005130:	eba8 0800 	sub.w	r8, r8, r0
 8005134:	e7e9      	b.n	800510a <__sflush_r+0xda>
 8005136:	bf00      	nop
 8005138:	dfbffffe 	.word	0xdfbffffe

0800513c <_fflush_r>:
 800513c:	b538      	push	{r3, r4, r5, lr}
 800513e:	690b      	ldr	r3, [r1, #16]
 8005140:	4605      	mov	r5, r0
 8005142:	460c      	mov	r4, r1
 8005144:	b913      	cbnz	r3, 800514c <_fflush_r+0x10>
 8005146:	2500      	movs	r5, #0
 8005148:	4628      	mov	r0, r5
 800514a:	bd38      	pop	{r3, r4, r5, pc}
 800514c:	b118      	cbz	r0, 8005156 <_fflush_r+0x1a>
 800514e:	6a03      	ldr	r3, [r0, #32]
 8005150:	b90b      	cbnz	r3, 8005156 <_fflush_r+0x1a>
 8005152:	f000 f8bb 	bl	80052cc <__sinit>
 8005156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800515a:	2b00      	cmp	r3, #0
 800515c:	d0f3      	beq.n	8005146 <_fflush_r+0xa>
 800515e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005160:	07d0      	lsls	r0, r2, #31
 8005162:	d404      	bmi.n	800516e <_fflush_r+0x32>
 8005164:	0599      	lsls	r1, r3, #22
 8005166:	d402      	bmi.n	800516e <_fflush_r+0x32>
 8005168:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800516a:	f000 fa1c 	bl	80055a6 <__retarget_lock_acquire_recursive>
 800516e:	4628      	mov	r0, r5
 8005170:	4621      	mov	r1, r4
 8005172:	f7ff ff5d 	bl	8005030 <__sflush_r>
 8005176:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005178:	07da      	lsls	r2, r3, #31
 800517a:	4605      	mov	r5, r0
 800517c:	d4e4      	bmi.n	8005148 <_fflush_r+0xc>
 800517e:	89a3      	ldrh	r3, [r4, #12]
 8005180:	059b      	lsls	r3, r3, #22
 8005182:	d4e1      	bmi.n	8005148 <_fflush_r+0xc>
 8005184:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005186:	f000 fa0f 	bl	80055a8 <__retarget_lock_release_recursive>
 800518a:	e7dd      	b.n	8005148 <_fflush_r+0xc>

0800518c <fflush>:
 800518c:	4601      	mov	r1, r0
 800518e:	b920      	cbnz	r0, 800519a <fflush+0xe>
 8005190:	4a04      	ldr	r2, [pc, #16]	; (80051a4 <fflush+0x18>)
 8005192:	4905      	ldr	r1, [pc, #20]	; (80051a8 <fflush+0x1c>)
 8005194:	4805      	ldr	r0, [pc, #20]	; (80051ac <fflush+0x20>)
 8005196:	f000 b8c3 	b.w	8005320 <_fwalk_sglue>
 800519a:	4b05      	ldr	r3, [pc, #20]	; (80051b0 <fflush+0x24>)
 800519c:	6818      	ldr	r0, [r3, #0]
 800519e:	f7ff bfcd 	b.w	800513c <_fflush_r>
 80051a2:	bf00      	nop
 80051a4:	20000034 	.word	0x20000034
 80051a8:	0800513d 	.word	0x0800513d
 80051ac:	20000040 	.word	0x20000040
 80051b0:	2000008c 	.word	0x2000008c

080051b4 <std>:
 80051b4:	2300      	movs	r3, #0
 80051b6:	b510      	push	{r4, lr}
 80051b8:	4604      	mov	r4, r0
 80051ba:	e9c0 3300 	strd	r3, r3, [r0]
 80051be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80051c2:	6083      	str	r3, [r0, #8]
 80051c4:	8181      	strh	r1, [r0, #12]
 80051c6:	6643      	str	r3, [r0, #100]	; 0x64
 80051c8:	81c2      	strh	r2, [r0, #14]
 80051ca:	6183      	str	r3, [r0, #24]
 80051cc:	4619      	mov	r1, r3
 80051ce:	2208      	movs	r2, #8
 80051d0:	305c      	adds	r0, #92	; 0x5c
 80051d2:	f000 f918 	bl	8005406 <memset>
 80051d6:	4b0d      	ldr	r3, [pc, #52]	; (800520c <std+0x58>)
 80051d8:	6263      	str	r3, [r4, #36]	; 0x24
 80051da:	4b0d      	ldr	r3, [pc, #52]	; (8005210 <std+0x5c>)
 80051dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80051de:	4b0d      	ldr	r3, [pc, #52]	; (8005214 <std+0x60>)
 80051e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80051e2:	4b0d      	ldr	r3, [pc, #52]	; (8005218 <std+0x64>)
 80051e4:	6323      	str	r3, [r4, #48]	; 0x30
 80051e6:	4b0d      	ldr	r3, [pc, #52]	; (800521c <std+0x68>)
 80051e8:	6224      	str	r4, [r4, #32]
 80051ea:	429c      	cmp	r4, r3
 80051ec:	d006      	beq.n	80051fc <std+0x48>
 80051ee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80051f2:	4294      	cmp	r4, r2
 80051f4:	d002      	beq.n	80051fc <std+0x48>
 80051f6:	33d0      	adds	r3, #208	; 0xd0
 80051f8:	429c      	cmp	r4, r3
 80051fa:	d105      	bne.n	8005208 <std+0x54>
 80051fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005204:	f000 b9ce 	b.w	80055a4 <__retarget_lock_init_recursive>
 8005208:	bd10      	pop	{r4, pc}
 800520a:	bf00      	nop
 800520c:	08005381 	.word	0x08005381
 8005210:	080053a3 	.word	0x080053a3
 8005214:	080053db 	.word	0x080053db
 8005218:	080053ff 	.word	0x080053ff
 800521c:	2000419c 	.word	0x2000419c

08005220 <stdio_exit_handler>:
 8005220:	4a02      	ldr	r2, [pc, #8]	; (800522c <stdio_exit_handler+0xc>)
 8005222:	4903      	ldr	r1, [pc, #12]	; (8005230 <stdio_exit_handler+0x10>)
 8005224:	4803      	ldr	r0, [pc, #12]	; (8005234 <stdio_exit_handler+0x14>)
 8005226:	f000 b87b 	b.w	8005320 <_fwalk_sglue>
 800522a:	bf00      	nop
 800522c:	20000034 	.word	0x20000034
 8005230:	0800513d 	.word	0x0800513d
 8005234:	20000040 	.word	0x20000040

08005238 <cleanup_stdio>:
 8005238:	6841      	ldr	r1, [r0, #4]
 800523a:	4b0c      	ldr	r3, [pc, #48]	; (800526c <cleanup_stdio+0x34>)
 800523c:	4299      	cmp	r1, r3
 800523e:	b510      	push	{r4, lr}
 8005240:	4604      	mov	r4, r0
 8005242:	d001      	beq.n	8005248 <cleanup_stdio+0x10>
 8005244:	f7ff ff7a 	bl	800513c <_fflush_r>
 8005248:	68a1      	ldr	r1, [r4, #8]
 800524a:	4b09      	ldr	r3, [pc, #36]	; (8005270 <cleanup_stdio+0x38>)
 800524c:	4299      	cmp	r1, r3
 800524e:	d002      	beq.n	8005256 <cleanup_stdio+0x1e>
 8005250:	4620      	mov	r0, r4
 8005252:	f7ff ff73 	bl	800513c <_fflush_r>
 8005256:	68e1      	ldr	r1, [r4, #12]
 8005258:	4b06      	ldr	r3, [pc, #24]	; (8005274 <cleanup_stdio+0x3c>)
 800525a:	4299      	cmp	r1, r3
 800525c:	d004      	beq.n	8005268 <cleanup_stdio+0x30>
 800525e:	4620      	mov	r0, r4
 8005260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005264:	f7ff bf6a 	b.w	800513c <_fflush_r>
 8005268:	bd10      	pop	{r4, pc}
 800526a:	bf00      	nop
 800526c:	2000419c 	.word	0x2000419c
 8005270:	20004204 	.word	0x20004204
 8005274:	2000426c 	.word	0x2000426c

08005278 <global_stdio_init.part.0>:
 8005278:	b510      	push	{r4, lr}
 800527a:	4b0b      	ldr	r3, [pc, #44]	; (80052a8 <global_stdio_init.part.0+0x30>)
 800527c:	4c0b      	ldr	r4, [pc, #44]	; (80052ac <global_stdio_init.part.0+0x34>)
 800527e:	4a0c      	ldr	r2, [pc, #48]	; (80052b0 <global_stdio_init.part.0+0x38>)
 8005280:	601a      	str	r2, [r3, #0]
 8005282:	4620      	mov	r0, r4
 8005284:	2200      	movs	r2, #0
 8005286:	2104      	movs	r1, #4
 8005288:	f7ff ff94 	bl	80051b4 <std>
 800528c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005290:	2201      	movs	r2, #1
 8005292:	2109      	movs	r1, #9
 8005294:	f7ff ff8e 	bl	80051b4 <std>
 8005298:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800529c:	2202      	movs	r2, #2
 800529e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052a2:	2112      	movs	r1, #18
 80052a4:	f7ff bf86 	b.w	80051b4 <std>
 80052a8:	200042d4 	.word	0x200042d4
 80052ac:	2000419c 	.word	0x2000419c
 80052b0:	08005221 	.word	0x08005221

080052b4 <__sfp_lock_acquire>:
 80052b4:	4801      	ldr	r0, [pc, #4]	; (80052bc <__sfp_lock_acquire+0x8>)
 80052b6:	f000 b976 	b.w	80055a6 <__retarget_lock_acquire_recursive>
 80052ba:	bf00      	nop
 80052bc:	200042dd 	.word	0x200042dd

080052c0 <__sfp_lock_release>:
 80052c0:	4801      	ldr	r0, [pc, #4]	; (80052c8 <__sfp_lock_release+0x8>)
 80052c2:	f000 b971 	b.w	80055a8 <__retarget_lock_release_recursive>
 80052c6:	bf00      	nop
 80052c8:	200042dd 	.word	0x200042dd

080052cc <__sinit>:
 80052cc:	b510      	push	{r4, lr}
 80052ce:	4604      	mov	r4, r0
 80052d0:	f7ff fff0 	bl	80052b4 <__sfp_lock_acquire>
 80052d4:	6a23      	ldr	r3, [r4, #32]
 80052d6:	b11b      	cbz	r3, 80052e0 <__sinit+0x14>
 80052d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052dc:	f7ff bff0 	b.w	80052c0 <__sfp_lock_release>
 80052e0:	4b04      	ldr	r3, [pc, #16]	; (80052f4 <__sinit+0x28>)
 80052e2:	6223      	str	r3, [r4, #32]
 80052e4:	4b04      	ldr	r3, [pc, #16]	; (80052f8 <__sinit+0x2c>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1f5      	bne.n	80052d8 <__sinit+0xc>
 80052ec:	f7ff ffc4 	bl	8005278 <global_stdio_init.part.0>
 80052f0:	e7f2      	b.n	80052d8 <__sinit+0xc>
 80052f2:	bf00      	nop
 80052f4:	08005239 	.word	0x08005239
 80052f8:	200042d4 	.word	0x200042d4

080052fc <fiprintf>:
 80052fc:	b40e      	push	{r1, r2, r3}
 80052fe:	b503      	push	{r0, r1, lr}
 8005300:	4601      	mov	r1, r0
 8005302:	ab03      	add	r3, sp, #12
 8005304:	4805      	ldr	r0, [pc, #20]	; (800531c <fiprintf+0x20>)
 8005306:	f853 2b04 	ldr.w	r2, [r3], #4
 800530a:	6800      	ldr	r0, [r0, #0]
 800530c:	9301      	str	r3, [sp, #4]
 800530e:	f000 fa83 	bl	8005818 <_vfiprintf_r>
 8005312:	b002      	add	sp, #8
 8005314:	f85d eb04 	ldr.w	lr, [sp], #4
 8005318:	b003      	add	sp, #12
 800531a:	4770      	bx	lr
 800531c:	2000008c 	.word	0x2000008c

08005320 <_fwalk_sglue>:
 8005320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005324:	4607      	mov	r7, r0
 8005326:	4688      	mov	r8, r1
 8005328:	4614      	mov	r4, r2
 800532a:	2600      	movs	r6, #0
 800532c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005330:	f1b9 0901 	subs.w	r9, r9, #1
 8005334:	d505      	bpl.n	8005342 <_fwalk_sglue+0x22>
 8005336:	6824      	ldr	r4, [r4, #0]
 8005338:	2c00      	cmp	r4, #0
 800533a:	d1f7      	bne.n	800532c <_fwalk_sglue+0xc>
 800533c:	4630      	mov	r0, r6
 800533e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005342:	89ab      	ldrh	r3, [r5, #12]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d907      	bls.n	8005358 <_fwalk_sglue+0x38>
 8005348:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800534c:	3301      	adds	r3, #1
 800534e:	d003      	beq.n	8005358 <_fwalk_sglue+0x38>
 8005350:	4629      	mov	r1, r5
 8005352:	4638      	mov	r0, r7
 8005354:	47c0      	blx	r8
 8005356:	4306      	orrs	r6, r0
 8005358:	3568      	adds	r5, #104	; 0x68
 800535a:	e7e9      	b.n	8005330 <_fwalk_sglue+0x10>

0800535c <iprintf>:
 800535c:	b40f      	push	{r0, r1, r2, r3}
 800535e:	b507      	push	{r0, r1, r2, lr}
 8005360:	4906      	ldr	r1, [pc, #24]	; (800537c <iprintf+0x20>)
 8005362:	ab04      	add	r3, sp, #16
 8005364:	6808      	ldr	r0, [r1, #0]
 8005366:	f853 2b04 	ldr.w	r2, [r3], #4
 800536a:	6881      	ldr	r1, [r0, #8]
 800536c:	9301      	str	r3, [sp, #4]
 800536e:	f000 fa53 	bl	8005818 <_vfiprintf_r>
 8005372:	b003      	add	sp, #12
 8005374:	f85d eb04 	ldr.w	lr, [sp], #4
 8005378:	b004      	add	sp, #16
 800537a:	4770      	bx	lr
 800537c:	2000008c 	.word	0x2000008c

08005380 <__sread>:
 8005380:	b510      	push	{r4, lr}
 8005382:	460c      	mov	r4, r1
 8005384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005388:	f000 f8be 	bl	8005508 <_read_r>
 800538c:	2800      	cmp	r0, #0
 800538e:	bfab      	itete	ge
 8005390:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005392:	89a3      	ldrhlt	r3, [r4, #12]
 8005394:	181b      	addge	r3, r3, r0
 8005396:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800539a:	bfac      	ite	ge
 800539c:	6563      	strge	r3, [r4, #84]	; 0x54
 800539e:	81a3      	strhlt	r3, [r4, #12]
 80053a0:	bd10      	pop	{r4, pc}

080053a2 <__swrite>:
 80053a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053a6:	461f      	mov	r7, r3
 80053a8:	898b      	ldrh	r3, [r1, #12]
 80053aa:	05db      	lsls	r3, r3, #23
 80053ac:	4605      	mov	r5, r0
 80053ae:	460c      	mov	r4, r1
 80053b0:	4616      	mov	r6, r2
 80053b2:	d505      	bpl.n	80053c0 <__swrite+0x1e>
 80053b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053b8:	2302      	movs	r3, #2
 80053ba:	2200      	movs	r2, #0
 80053bc:	f000 f892 	bl	80054e4 <_lseek_r>
 80053c0:	89a3      	ldrh	r3, [r4, #12]
 80053c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053ca:	81a3      	strh	r3, [r4, #12]
 80053cc:	4632      	mov	r2, r6
 80053ce:	463b      	mov	r3, r7
 80053d0:	4628      	mov	r0, r5
 80053d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80053d6:	f000 b8a9 	b.w	800552c <_write_r>

080053da <__sseek>:
 80053da:	b510      	push	{r4, lr}
 80053dc:	460c      	mov	r4, r1
 80053de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053e2:	f000 f87f 	bl	80054e4 <_lseek_r>
 80053e6:	1c43      	adds	r3, r0, #1
 80053e8:	89a3      	ldrh	r3, [r4, #12]
 80053ea:	bf15      	itete	ne
 80053ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80053ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80053f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80053f6:	81a3      	strheq	r3, [r4, #12]
 80053f8:	bf18      	it	ne
 80053fa:	81a3      	strhne	r3, [r4, #12]
 80053fc:	bd10      	pop	{r4, pc}

080053fe <__sclose>:
 80053fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005402:	f000 b809 	b.w	8005418 <_close_r>

08005406 <memset>:
 8005406:	4402      	add	r2, r0
 8005408:	4603      	mov	r3, r0
 800540a:	4293      	cmp	r3, r2
 800540c:	d100      	bne.n	8005410 <memset+0xa>
 800540e:	4770      	bx	lr
 8005410:	f803 1b01 	strb.w	r1, [r3], #1
 8005414:	e7f9      	b.n	800540a <memset+0x4>
	...

08005418 <_close_r>:
 8005418:	b538      	push	{r3, r4, r5, lr}
 800541a:	4d06      	ldr	r5, [pc, #24]	; (8005434 <_close_r+0x1c>)
 800541c:	2300      	movs	r3, #0
 800541e:	4604      	mov	r4, r0
 8005420:	4608      	mov	r0, r1
 8005422:	602b      	str	r3, [r5, #0]
 8005424:	f7fb fb9b 	bl	8000b5e <_close>
 8005428:	1c43      	adds	r3, r0, #1
 800542a:	d102      	bne.n	8005432 <_close_r+0x1a>
 800542c:	682b      	ldr	r3, [r5, #0]
 800542e:	b103      	cbz	r3, 8005432 <_close_r+0x1a>
 8005430:	6023      	str	r3, [r4, #0]
 8005432:	bd38      	pop	{r3, r4, r5, pc}
 8005434:	200042d8 	.word	0x200042d8

08005438 <_reclaim_reent>:
 8005438:	4b29      	ldr	r3, [pc, #164]	; (80054e0 <_reclaim_reent+0xa8>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4283      	cmp	r3, r0
 800543e:	b570      	push	{r4, r5, r6, lr}
 8005440:	4604      	mov	r4, r0
 8005442:	d04b      	beq.n	80054dc <_reclaim_reent+0xa4>
 8005444:	69c3      	ldr	r3, [r0, #28]
 8005446:	b143      	cbz	r3, 800545a <_reclaim_reent+0x22>
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d144      	bne.n	80054d8 <_reclaim_reent+0xa0>
 800544e:	69e3      	ldr	r3, [r4, #28]
 8005450:	6819      	ldr	r1, [r3, #0]
 8005452:	b111      	cbz	r1, 800545a <_reclaim_reent+0x22>
 8005454:	4620      	mov	r0, r4
 8005456:	f000 f8bd 	bl	80055d4 <_free_r>
 800545a:	6961      	ldr	r1, [r4, #20]
 800545c:	b111      	cbz	r1, 8005464 <_reclaim_reent+0x2c>
 800545e:	4620      	mov	r0, r4
 8005460:	f000 f8b8 	bl	80055d4 <_free_r>
 8005464:	69e1      	ldr	r1, [r4, #28]
 8005466:	b111      	cbz	r1, 800546e <_reclaim_reent+0x36>
 8005468:	4620      	mov	r0, r4
 800546a:	f000 f8b3 	bl	80055d4 <_free_r>
 800546e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005470:	b111      	cbz	r1, 8005478 <_reclaim_reent+0x40>
 8005472:	4620      	mov	r0, r4
 8005474:	f000 f8ae 	bl	80055d4 <_free_r>
 8005478:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800547a:	b111      	cbz	r1, 8005482 <_reclaim_reent+0x4a>
 800547c:	4620      	mov	r0, r4
 800547e:	f000 f8a9 	bl	80055d4 <_free_r>
 8005482:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005484:	b111      	cbz	r1, 800548c <_reclaim_reent+0x54>
 8005486:	4620      	mov	r0, r4
 8005488:	f000 f8a4 	bl	80055d4 <_free_r>
 800548c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800548e:	b111      	cbz	r1, 8005496 <_reclaim_reent+0x5e>
 8005490:	4620      	mov	r0, r4
 8005492:	f000 f89f 	bl	80055d4 <_free_r>
 8005496:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005498:	b111      	cbz	r1, 80054a0 <_reclaim_reent+0x68>
 800549a:	4620      	mov	r0, r4
 800549c:	f000 f89a 	bl	80055d4 <_free_r>
 80054a0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80054a2:	b111      	cbz	r1, 80054aa <_reclaim_reent+0x72>
 80054a4:	4620      	mov	r0, r4
 80054a6:	f000 f895 	bl	80055d4 <_free_r>
 80054aa:	6a23      	ldr	r3, [r4, #32]
 80054ac:	b1b3      	cbz	r3, 80054dc <_reclaim_reent+0xa4>
 80054ae:	4620      	mov	r0, r4
 80054b0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80054b4:	4718      	bx	r3
 80054b6:	5949      	ldr	r1, [r1, r5]
 80054b8:	b941      	cbnz	r1, 80054cc <_reclaim_reent+0x94>
 80054ba:	3504      	adds	r5, #4
 80054bc:	69e3      	ldr	r3, [r4, #28]
 80054be:	2d80      	cmp	r5, #128	; 0x80
 80054c0:	68d9      	ldr	r1, [r3, #12]
 80054c2:	d1f8      	bne.n	80054b6 <_reclaim_reent+0x7e>
 80054c4:	4620      	mov	r0, r4
 80054c6:	f000 f885 	bl	80055d4 <_free_r>
 80054ca:	e7c0      	b.n	800544e <_reclaim_reent+0x16>
 80054cc:	680e      	ldr	r6, [r1, #0]
 80054ce:	4620      	mov	r0, r4
 80054d0:	f000 f880 	bl	80055d4 <_free_r>
 80054d4:	4631      	mov	r1, r6
 80054d6:	e7ef      	b.n	80054b8 <_reclaim_reent+0x80>
 80054d8:	2500      	movs	r5, #0
 80054da:	e7ef      	b.n	80054bc <_reclaim_reent+0x84>
 80054dc:	bd70      	pop	{r4, r5, r6, pc}
 80054de:	bf00      	nop
 80054e0:	2000008c 	.word	0x2000008c

080054e4 <_lseek_r>:
 80054e4:	b538      	push	{r3, r4, r5, lr}
 80054e6:	4d07      	ldr	r5, [pc, #28]	; (8005504 <_lseek_r+0x20>)
 80054e8:	4604      	mov	r4, r0
 80054ea:	4608      	mov	r0, r1
 80054ec:	4611      	mov	r1, r2
 80054ee:	2200      	movs	r2, #0
 80054f0:	602a      	str	r2, [r5, #0]
 80054f2:	461a      	mov	r2, r3
 80054f4:	f7fb fb5a 	bl	8000bac <_lseek>
 80054f8:	1c43      	adds	r3, r0, #1
 80054fa:	d102      	bne.n	8005502 <_lseek_r+0x1e>
 80054fc:	682b      	ldr	r3, [r5, #0]
 80054fe:	b103      	cbz	r3, 8005502 <_lseek_r+0x1e>
 8005500:	6023      	str	r3, [r4, #0]
 8005502:	bd38      	pop	{r3, r4, r5, pc}
 8005504:	200042d8 	.word	0x200042d8

08005508 <_read_r>:
 8005508:	b538      	push	{r3, r4, r5, lr}
 800550a:	4d07      	ldr	r5, [pc, #28]	; (8005528 <_read_r+0x20>)
 800550c:	4604      	mov	r4, r0
 800550e:	4608      	mov	r0, r1
 8005510:	4611      	mov	r1, r2
 8005512:	2200      	movs	r2, #0
 8005514:	602a      	str	r2, [r5, #0]
 8005516:	461a      	mov	r2, r3
 8005518:	f7fb fae8 	bl	8000aec <_read>
 800551c:	1c43      	adds	r3, r0, #1
 800551e:	d102      	bne.n	8005526 <_read_r+0x1e>
 8005520:	682b      	ldr	r3, [r5, #0]
 8005522:	b103      	cbz	r3, 8005526 <_read_r+0x1e>
 8005524:	6023      	str	r3, [r4, #0]
 8005526:	bd38      	pop	{r3, r4, r5, pc}
 8005528:	200042d8 	.word	0x200042d8

0800552c <_write_r>:
 800552c:	b538      	push	{r3, r4, r5, lr}
 800552e:	4d07      	ldr	r5, [pc, #28]	; (800554c <_write_r+0x20>)
 8005530:	4604      	mov	r4, r0
 8005532:	4608      	mov	r0, r1
 8005534:	4611      	mov	r1, r2
 8005536:	2200      	movs	r2, #0
 8005538:	602a      	str	r2, [r5, #0]
 800553a:	461a      	mov	r2, r3
 800553c:	f7fb faf3 	bl	8000b26 <_write>
 8005540:	1c43      	adds	r3, r0, #1
 8005542:	d102      	bne.n	800554a <_write_r+0x1e>
 8005544:	682b      	ldr	r3, [r5, #0]
 8005546:	b103      	cbz	r3, 800554a <_write_r+0x1e>
 8005548:	6023      	str	r3, [r4, #0]
 800554a:	bd38      	pop	{r3, r4, r5, pc}
 800554c:	200042d8 	.word	0x200042d8

08005550 <__errno>:
 8005550:	4b01      	ldr	r3, [pc, #4]	; (8005558 <__errno+0x8>)
 8005552:	6818      	ldr	r0, [r3, #0]
 8005554:	4770      	bx	lr
 8005556:	bf00      	nop
 8005558:	2000008c 	.word	0x2000008c

0800555c <__libc_init_array>:
 800555c:	b570      	push	{r4, r5, r6, lr}
 800555e:	4d0d      	ldr	r5, [pc, #52]	; (8005594 <__libc_init_array+0x38>)
 8005560:	4c0d      	ldr	r4, [pc, #52]	; (8005598 <__libc_init_array+0x3c>)
 8005562:	1b64      	subs	r4, r4, r5
 8005564:	10a4      	asrs	r4, r4, #2
 8005566:	2600      	movs	r6, #0
 8005568:	42a6      	cmp	r6, r4
 800556a:	d109      	bne.n	8005580 <__libc_init_array+0x24>
 800556c:	4d0b      	ldr	r5, [pc, #44]	; (800559c <__libc_init_array+0x40>)
 800556e:	4c0c      	ldr	r4, [pc, #48]	; (80055a0 <__libc_init_array+0x44>)
 8005570:	f000 fd6a 	bl	8006048 <_init>
 8005574:	1b64      	subs	r4, r4, r5
 8005576:	10a4      	asrs	r4, r4, #2
 8005578:	2600      	movs	r6, #0
 800557a:	42a6      	cmp	r6, r4
 800557c:	d105      	bne.n	800558a <__libc_init_array+0x2e>
 800557e:	bd70      	pop	{r4, r5, r6, pc}
 8005580:	f855 3b04 	ldr.w	r3, [r5], #4
 8005584:	4798      	blx	r3
 8005586:	3601      	adds	r6, #1
 8005588:	e7ee      	b.n	8005568 <__libc_init_array+0xc>
 800558a:	f855 3b04 	ldr.w	r3, [r5], #4
 800558e:	4798      	blx	r3
 8005590:	3601      	adds	r6, #1
 8005592:	e7f2      	b.n	800557a <__libc_init_array+0x1e>
 8005594:	080061d4 	.word	0x080061d4
 8005598:	080061d4 	.word	0x080061d4
 800559c:	080061d4 	.word	0x080061d4
 80055a0:	080061d8 	.word	0x080061d8

080055a4 <__retarget_lock_init_recursive>:
 80055a4:	4770      	bx	lr

080055a6 <__retarget_lock_acquire_recursive>:
 80055a6:	4770      	bx	lr

080055a8 <__retarget_lock_release_recursive>:
 80055a8:	4770      	bx	lr

080055aa <memcpy>:
 80055aa:	440a      	add	r2, r1
 80055ac:	4291      	cmp	r1, r2
 80055ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80055b2:	d100      	bne.n	80055b6 <memcpy+0xc>
 80055b4:	4770      	bx	lr
 80055b6:	b510      	push	{r4, lr}
 80055b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055c0:	4291      	cmp	r1, r2
 80055c2:	d1f9      	bne.n	80055b8 <memcpy+0xe>
 80055c4:	bd10      	pop	{r4, pc}

080055c6 <abort>:
 80055c6:	b508      	push	{r3, lr}
 80055c8:	2006      	movs	r0, #6
 80055ca:	f000 fc8d 	bl	8005ee8 <raise>
 80055ce:	2001      	movs	r0, #1
 80055d0:	f7fb fa82 	bl	8000ad8 <_exit>

080055d4 <_free_r>:
 80055d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80055d6:	2900      	cmp	r1, #0
 80055d8:	d044      	beq.n	8005664 <_free_r+0x90>
 80055da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055de:	9001      	str	r0, [sp, #4]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	f1a1 0404 	sub.w	r4, r1, #4
 80055e6:	bfb8      	it	lt
 80055e8:	18e4      	addlt	r4, r4, r3
 80055ea:	f000 f8df 	bl	80057ac <__malloc_lock>
 80055ee:	4a1e      	ldr	r2, [pc, #120]	; (8005668 <_free_r+0x94>)
 80055f0:	9801      	ldr	r0, [sp, #4]
 80055f2:	6813      	ldr	r3, [r2, #0]
 80055f4:	b933      	cbnz	r3, 8005604 <_free_r+0x30>
 80055f6:	6063      	str	r3, [r4, #4]
 80055f8:	6014      	str	r4, [r2, #0]
 80055fa:	b003      	add	sp, #12
 80055fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005600:	f000 b8da 	b.w	80057b8 <__malloc_unlock>
 8005604:	42a3      	cmp	r3, r4
 8005606:	d908      	bls.n	800561a <_free_r+0x46>
 8005608:	6825      	ldr	r5, [r4, #0]
 800560a:	1961      	adds	r1, r4, r5
 800560c:	428b      	cmp	r3, r1
 800560e:	bf01      	itttt	eq
 8005610:	6819      	ldreq	r1, [r3, #0]
 8005612:	685b      	ldreq	r3, [r3, #4]
 8005614:	1949      	addeq	r1, r1, r5
 8005616:	6021      	streq	r1, [r4, #0]
 8005618:	e7ed      	b.n	80055f6 <_free_r+0x22>
 800561a:	461a      	mov	r2, r3
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	b10b      	cbz	r3, 8005624 <_free_r+0x50>
 8005620:	42a3      	cmp	r3, r4
 8005622:	d9fa      	bls.n	800561a <_free_r+0x46>
 8005624:	6811      	ldr	r1, [r2, #0]
 8005626:	1855      	adds	r5, r2, r1
 8005628:	42a5      	cmp	r5, r4
 800562a:	d10b      	bne.n	8005644 <_free_r+0x70>
 800562c:	6824      	ldr	r4, [r4, #0]
 800562e:	4421      	add	r1, r4
 8005630:	1854      	adds	r4, r2, r1
 8005632:	42a3      	cmp	r3, r4
 8005634:	6011      	str	r1, [r2, #0]
 8005636:	d1e0      	bne.n	80055fa <_free_r+0x26>
 8005638:	681c      	ldr	r4, [r3, #0]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	6053      	str	r3, [r2, #4]
 800563e:	440c      	add	r4, r1
 8005640:	6014      	str	r4, [r2, #0]
 8005642:	e7da      	b.n	80055fa <_free_r+0x26>
 8005644:	d902      	bls.n	800564c <_free_r+0x78>
 8005646:	230c      	movs	r3, #12
 8005648:	6003      	str	r3, [r0, #0]
 800564a:	e7d6      	b.n	80055fa <_free_r+0x26>
 800564c:	6825      	ldr	r5, [r4, #0]
 800564e:	1961      	adds	r1, r4, r5
 8005650:	428b      	cmp	r3, r1
 8005652:	bf04      	itt	eq
 8005654:	6819      	ldreq	r1, [r3, #0]
 8005656:	685b      	ldreq	r3, [r3, #4]
 8005658:	6063      	str	r3, [r4, #4]
 800565a:	bf04      	itt	eq
 800565c:	1949      	addeq	r1, r1, r5
 800565e:	6021      	streq	r1, [r4, #0]
 8005660:	6054      	str	r4, [r2, #4]
 8005662:	e7ca      	b.n	80055fa <_free_r+0x26>
 8005664:	b003      	add	sp, #12
 8005666:	bd30      	pop	{r4, r5, pc}
 8005668:	200042e0 	.word	0x200042e0

0800566c <sbrk_aligned>:
 800566c:	b570      	push	{r4, r5, r6, lr}
 800566e:	4e0e      	ldr	r6, [pc, #56]	; (80056a8 <sbrk_aligned+0x3c>)
 8005670:	460c      	mov	r4, r1
 8005672:	6831      	ldr	r1, [r6, #0]
 8005674:	4605      	mov	r5, r0
 8005676:	b911      	cbnz	r1, 800567e <sbrk_aligned+0x12>
 8005678:	f000 fc52 	bl	8005f20 <_sbrk_r>
 800567c:	6030      	str	r0, [r6, #0]
 800567e:	4621      	mov	r1, r4
 8005680:	4628      	mov	r0, r5
 8005682:	f000 fc4d 	bl	8005f20 <_sbrk_r>
 8005686:	1c43      	adds	r3, r0, #1
 8005688:	d00a      	beq.n	80056a0 <sbrk_aligned+0x34>
 800568a:	1cc4      	adds	r4, r0, #3
 800568c:	f024 0403 	bic.w	r4, r4, #3
 8005690:	42a0      	cmp	r0, r4
 8005692:	d007      	beq.n	80056a4 <sbrk_aligned+0x38>
 8005694:	1a21      	subs	r1, r4, r0
 8005696:	4628      	mov	r0, r5
 8005698:	f000 fc42 	bl	8005f20 <_sbrk_r>
 800569c:	3001      	adds	r0, #1
 800569e:	d101      	bne.n	80056a4 <sbrk_aligned+0x38>
 80056a0:	f04f 34ff 	mov.w	r4, #4294967295
 80056a4:	4620      	mov	r0, r4
 80056a6:	bd70      	pop	{r4, r5, r6, pc}
 80056a8:	200042e4 	.word	0x200042e4

080056ac <_malloc_r>:
 80056ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056b0:	1ccd      	adds	r5, r1, #3
 80056b2:	f025 0503 	bic.w	r5, r5, #3
 80056b6:	3508      	adds	r5, #8
 80056b8:	2d0c      	cmp	r5, #12
 80056ba:	bf38      	it	cc
 80056bc:	250c      	movcc	r5, #12
 80056be:	2d00      	cmp	r5, #0
 80056c0:	4607      	mov	r7, r0
 80056c2:	db01      	blt.n	80056c8 <_malloc_r+0x1c>
 80056c4:	42a9      	cmp	r1, r5
 80056c6:	d905      	bls.n	80056d4 <_malloc_r+0x28>
 80056c8:	230c      	movs	r3, #12
 80056ca:	603b      	str	r3, [r7, #0]
 80056cc:	2600      	movs	r6, #0
 80056ce:	4630      	mov	r0, r6
 80056d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80057a8 <_malloc_r+0xfc>
 80056d8:	f000 f868 	bl	80057ac <__malloc_lock>
 80056dc:	f8d8 3000 	ldr.w	r3, [r8]
 80056e0:	461c      	mov	r4, r3
 80056e2:	bb5c      	cbnz	r4, 800573c <_malloc_r+0x90>
 80056e4:	4629      	mov	r1, r5
 80056e6:	4638      	mov	r0, r7
 80056e8:	f7ff ffc0 	bl	800566c <sbrk_aligned>
 80056ec:	1c43      	adds	r3, r0, #1
 80056ee:	4604      	mov	r4, r0
 80056f0:	d155      	bne.n	800579e <_malloc_r+0xf2>
 80056f2:	f8d8 4000 	ldr.w	r4, [r8]
 80056f6:	4626      	mov	r6, r4
 80056f8:	2e00      	cmp	r6, #0
 80056fa:	d145      	bne.n	8005788 <_malloc_r+0xdc>
 80056fc:	2c00      	cmp	r4, #0
 80056fe:	d048      	beq.n	8005792 <_malloc_r+0xe6>
 8005700:	6823      	ldr	r3, [r4, #0]
 8005702:	4631      	mov	r1, r6
 8005704:	4638      	mov	r0, r7
 8005706:	eb04 0903 	add.w	r9, r4, r3
 800570a:	f000 fc09 	bl	8005f20 <_sbrk_r>
 800570e:	4581      	cmp	r9, r0
 8005710:	d13f      	bne.n	8005792 <_malloc_r+0xe6>
 8005712:	6821      	ldr	r1, [r4, #0]
 8005714:	1a6d      	subs	r5, r5, r1
 8005716:	4629      	mov	r1, r5
 8005718:	4638      	mov	r0, r7
 800571a:	f7ff ffa7 	bl	800566c <sbrk_aligned>
 800571e:	3001      	adds	r0, #1
 8005720:	d037      	beq.n	8005792 <_malloc_r+0xe6>
 8005722:	6823      	ldr	r3, [r4, #0]
 8005724:	442b      	add	r3, r5
 8005726:	6023      	str	r3, [r4, #0]
 8005728:	f8d8 3000 	ldr.w	r3, [r8]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d038      	beq.n	80057a2 <_malloc_r+0xf6>
 8005730:	685a      	ldr	r2, [r3, #4]
 8005732:	42a2      	cmp	r2, r4
 8005734:	d12b      	bne.n	800578e <_malloc_r+0xe2>
 8005736:	2200      	movs	r2, #0
 8005738:	605a      	str	r2, [r3, #4]
 800573a:	e00f      	b.n	800575c <_malloc_r+0xb0>
 800573c:	6822      	ldr	r2, [r4, #0]
 800573e:	1b52      	subs	r2, r2, r5
 8005740:	d41f      	bmi.n	8005782 <_malloc_r+0xd6>
 8005742:	2a0b      	cmp	r2, #11
 8005744:	d917      	bls.n	8005776 <_malloc_r+0xca>
 8005746:	1961      	adds	r1, r4, r5
 8005748:	42a3      	cmp	r3, r4
 800574a:	6025      	str	r5, [r4, #0]
 800574c:	bf18      	it	ne
 800574e:	6059      	strne	r1, [r3, #4]
 8005750:	6863      	ldr	r3, [r4, #4]
 8005752:	bf08      	it	eq
 8005754:	f8c8 1000 	streq.w	r1, [r8]
 8005758:	5162      	str	r2, [r4, r5]
 800575a:	604b      	str	r3, [r1, #4]
 800575c:	4638      	mov	r0, r7
 800575e:	f104 060b 	add.w	r6, r4, #11
 8005762:	f000 f829 	bl	80057b8 <__malloc_unlock>
 8005766:	f026 0607 	bic.w	r6, r6, #7
 800576a:	1d23      	adds	r3, r4, #4
 800576c:	1af2      	subs	r2, r6, r3
 800576e:	d0ae      	beq.n	80056ce <_malloc_r+0x22>
 8005770:	1b9b      	subs	r3, r3, r6
 8005772:	50a3      	str	r3, [r4, r2]
 8005774:	e7ab      	b.n	80056ce <_malloc_r+0x22>
 8005776:	42a3      	cmp	r3, r4
 8005778:	6862      	ldr	r2, [r4, #4]
 800577a:	d1dd      	bne.n	8005738 <_malloc_r+0x8c>
 800577c:	f8c8 2000 	str.w	r2, [r8]
 8005780:	e7ec      	b.n	800575c <_malloc_r+0xb0>
 8005782:	4623      	mov	r3, r4
 8005784:	6864      	ldr	r4, [r4, #4]
 8005786:	e7ac      	b.n	80056e2 <_malloc_r+0x36>
 8005788:	4634      	mov	r4, r6
 800578a:	6876      	ldr	r6, [r6, #4]
 800578c:	e7b4      	b.n	80056f8 <_malloc_r+0x4c>
 800578e:	4613      	mov	r3, r2
 8005790:	e7cc      	b.n	800572c <_malloc_r+0x80>
 8005792:	230c      	movs	r3, #12
 8005794:	603b      	str	r3, [r7, #0]
 8005796:	4638      	mov	r0, r7
 8005798:	f000 f80e 	bl	80057b8 <__malloc_unlock>
 800579c:	e797      	b.n	80056ce <_malloc_r+0x22>
 800579e:	6025      	str	r5, [r4, #0]
 80057a0:	e7dc      	b.n	800575c <_malloc_r+0xb0>
 80057a2:	605b      	str	r3, [r3, #4]
 80057a4:	deff      	udf	#255	; 0xff
 80057a6:	bf00      	nop
 80057a8:	200042e0 	.word	0x200042e0

080057ac <__malloc_lock>:
 80057ac:	4801      	ldr	r0, [pc, #4]	; (80057b4 <__malloc_lock+0x8>)
 80057ae:	f7ff befa 	b.w	80055a6 <__retarget_lock_acquire_recursive>
 80057b2:	bf00      	nop
 80057b4:	200042dc 	.word	0x200042dc

080057b8 <__malloc_unlock>:
 80057b8:	4801      	ldr	r0, [pc, #4]	; (80057c0 <__malloc_unlock+0x8>)
 80057ba:	f7ff bef5 	b.w	80055a8 <__retarget_lock_release_recursive>
 80057be:	bf00      	nop
 80057c0:	200042dc 	.word	0x200042dc

080057c4 <__sfputc_r>:
 80057c4:	6893      	ldr	r3, [r2, #8]
 80057c6:	3b01      	subs	r3, #1
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	b410      	push	{r4}
 80057cc:	6093      	str	r3, [r2, #8]
 80057ce:	da08      	bge.n	80057e2 <__sfputc_r+0x1e>
 80057d0:	6994      	ldr	r4, [r2, #24]
 80057d2:	42a3      	cmp	r3, r4
 80057d4:	db01      	blt.n	80057da <__sfputc_r+0x16>
 80057d6:	290a      	cmp	r1, #10
 80057d8:	d103      	bne.n	80057e2 <__sfputc_r+0x1e>
 80057da:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057de:	f000 bac5 	b.w	8005d6c <__swbuf_r>
 80057e2:	6813      	ldr	r3, [r2, #0]
 80057e4:	1c58      	adds	r0, r3, #1
 80057e6:	6010      	str	r0, [r2, #0]
 80057e8:	7019      	strb	r1, [r3, #0]
 80057ea:	4608      	mov	r0, r1
 80057ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057f0:	4770      	bx	lr

080057f2 <__sfputs_r>:
 80057f2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f4:	4606      	mov	r6, r0
 80057f6:	460f      	mov	r7, r1
 80057f8:	4614      	mov	r4, r2
 80057fa:	18d5      	adds	r5, r2, r3
 80057fc:	42ac      	cmp	r4, r5
 80057fe:	d101      	bne.n	8005804 <__sfputs_r+0x12>
 8005800:	2000      	movs	r0, #0
 8005802:	e007      	b.n	8005814 <__sfputs_r+0x22>
 8005804:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005808:	463a      	mov	r2, r7
 800580a:	4630      	mov	r0, r6
 800580c:	f7ff ffda 	bl	80057c4 <__sfputc_r>
 8005810:	1c43      	adds	r3, r0, #1
 8005812:	d1f3      	bne.n	80057fc <__sfputs_r+0xa>
 8005814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005818 <_vfiprintf_r>:
 8005818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800581c:	460d      	mov	r5, r1
 800581e:	b09d      	sub	sp, #116	; 0x74
 8005820:	4614      	mov	r4, r2
 8005822:	4698      	mov	r8, r3
 8005824:	4606      	mov	r6, r0
 8005826:	b118      	cbz	r0, 8005830 <_vfiprintf_r+0x18>
 8005828:	6a03      	ldr	r3, [r0, #32]
 800582a:	b90b      	cbnz	r3, 8005830 <_vfiprintf_r+0x18>
 800582c:	f7ff fd4e 	bl	80052cc <__sinit>
 8005830:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005832:	07d9      	lsls	r1, r3, #31
 8005834:	d405      	bmi.n	8005842 <_vfiprintf_r+0x2a>
 8005836:	89ab      	ldrh	r3, [r5, #12]
 8005838:	059a      	lsls	r2, r3, #22
 800583a:	d402      	bmi.n	8005842 <_vfiprintf_r+0x2a>
 800583c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800583e:	f7ff feb2 	bl	80055a6 <__retarget_lock_acquire_recursive>
 8005842:	89ab      	ldrh	r3, [r5, #12]
 8005844:	071b      	lsls	r3, r3, #28
 8005846:	d501      	bpl.n	800584c <_vfiprintf_r+0x34>
 8005848:	692b      	ldr	r3, [r5, #16]
 800584a:	b99b      	cbnz	r3, 8005874 <_vfiprintf_r+0x5c>
 800584c:	4629      	mov	r1, r5
 800584e:	4630      	mov	r0, r6
 8005850:	f000 faca 	bl	8005de8 <__swsetup_r>
 8005854:	b170      	cbz	r0, 8005874 <_vfiprintf_r+0x5c>
 8005856:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005858:	07dc      	lsls	r4, r3, #31
 800585a:	d504      	bpl.n	8005866 <_vfiprintf_r+0x4e>
 800585c:	f04f 30ff 	mov.w	r0, #4294967295
 8005860:	b01d      	add	sp, #116	; 0x74
 8005862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005866:	89ab      	ldrh	r3, [r5, #12]
 8005868:	0598      	lsls	r0, r3, #22
 800586a:	d4f7      	bmi.n	800585c <_vfiprintf_r+0x44>
 800586c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800586e:	f7ff fe9b 	bl	80055a8 <__retarget_lock_release_recursive>
 8005872:	e7f3      	b.n	800585c <_vfiprintf_r+0x44>
 8005874:	2300      	movs	r3, #0
 8005876:	9309      	str	r3, [sp, #36]	; 0x24
 8005878:	2320      	movs	r3, #32
 800587a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800587e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005882:	2330      	movs	r3, #48	; 0x30
 8005884:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005a38 <_vfiprintf_r+0x220>
 8005888:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800588c:	f04f 0901 	mov.w	r9, #1
 8005890:	4623      	mov	r3, r4
 8005892:	469a      	mov	sl, r3
 8005894:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005898:	b10a      	cbz	r2, 800589e <_vfiprintf_r+0x86>
 800589a:	2a25      	cmp	r2, #37	; 0x25
 800589c:	d1f9      	bne.n	8005892 <_vfiprintf_r+0x7a>
 800589e:	ebba 0b04 	subs.w	fp, sl, r4
 80058a2:	d00b      	beq.n	80058bc <_vfiprintf_r+0xa4>
 80058a4:	465b      	mov	r3, fp
 80058a6:	4622      	mov	r2, r4
 80058a8:	4629      	mov	r1, r5
 80058aa:	4630      	mov	r0, r6
 80058ac:	f7ff ffa1 	bl	80057f2 <__sfputs_r>
 80058b0:	3001      	adds	r0, #1
 80058b2:	f000 80a9 	beq.w	8005a08 <_vfiprintf_r+0x1f0>
 80058b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058b8:	445a      	add	r2, fp
 80058ba:	9209      	str	r2, [sp, #36]	; 0x24
 80058bc:	f89a 3000 	ldrb.w	r3, [sl]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 80a1 	beq.w	8005a08 <_vfiprintf_r+0x1f0>
 80058c6:	2300      	movs	r3, #0
 80058c8:	f04f 32ff 	mov.w	r2, #4294967295
 80058cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058d0:	f10a 0a01 	add.w	sl, sl, #1
 80058d4:	9304      	str	r3, [sp, #16]
 80058d6:	9307      	str	r3, [sp, #28]
 80058d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80058dc:	931a      	str	r3, [sp, #104]	; 0x68
 80058de:	4654      	mov	r4, sl
 80058e0:	2205      	movs	r2, #5
 80058e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058e6:	4854      	ldr	r0, [pc, #336]	; (8005a38 <_vfiprintf_r+0x220>)
 80058e8:	f7fa fc92 	bl	8000210 <memchr>
 80058ec:	9a04      	ldr	r2, [sp, #16]
 80058ee:	b9d8      	cbnz	r0, 8005928 <_vfiprintf_r+0x110>
 80058f0:	06d1      	lsls	r1, r2, #27
 80058f2:	bf44      	itt	mi
 80058f4:	2320      	movmi	r3, #32
 80058f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80058fa:	0713      	lsls	r3, r2, #28
 80058fc:	bf44      	itt	mi
 80058fe:	232b      	movmi	r3, #43	; 0x2b
 8005900:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005904:	f89a 3000 	ldrb.w	r3, [sl]
 8005908:	2b2a      	cmp	r3, #42	; 0x2a
 800590a:	d015      	beq.n	8005938 <_vfiprintf_r+0x120>
 800590c:	9a07      	ldr	r2, [sp, #28]
 800590e:	4654      	mov	r4, sl
 8005910:	2000      	movs	r0, #0
 8005912:	f04f 0c0a 	mov.w	ip, #10
 8005916:	4621      	mov	r1, r4
 8005918:	f811 3b01 	ldrb.w	r3, [r1], #1
 800591c:	3b30      	subs	r3, #48	; 0x30
 800591e:	2b09      	cmp	r3, #9
 8005920:	d94d      	bls.n	80059be <_vfiprintf_r+0x1a6>
 8005922:	b1b0      	cbz	r0, 8005952 <_vfiprintf_r+0x13a>
 8005924:	9207      	str	r2, [sp, #28]
 8005926:	e014      	b.n	8005952 <_vfiprintf_r+0x13a>
 8005928:	eba0 0308 	sub.w	r3, r0, r8
 800592c:	fa09 f303 	lsl.w	r3, r9, r3
 8005930:	4313      	orrs	r3, r2
 8005932:	9304      	str	r3, [sp, #16]
 8005934:	46a2      	mov	sl, r4
 8005936:	e7d2      	b.n	80058de <_vfiprintf_r+0xc6>
 8005938:	9b03      	ldr	r3, [sp, #12]
 800593a:	1d19      	adds	r1, r3, #4
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	9103      	str	r1, [sp, #12]
 8005940:	2b00      	cmp	r3, #0
 8005942:	bfbb      	ittet	lt
 8005944:	425b      	neglt	r3, r3
 8005946:	f042 0202 	orrlt.w	r2, r2, #2
 800594a:	9307      	strge	r3, [sp, #28]
 800594c:	9307      	strlt	r3, [sp, #28]
 800594e:	bfb8      	it	lt
 8005950:	9204      	strlt	r2, [sp, #16]
 8005952:	7823      	ldrb	r3, [r4, #0]
 8005954:	2b2e      	cmp	r3, #46	; 0x2e
 8005956:	d10c      	bne.n	8005972 <_vfiprintf_r+0x15a>
 8005958:	7863      	ldrb	r3, [r4, #1]
 800595a:	2b2a      	cmp	r3, #42	; 0x2a
 800595c:	d134      	bne.n	80059c8 <_vfiprintf_r+0x1b0>
 800595e:	9b03      	ldr	r3, [sp, #12]
 8005960:	1d1a      	adds	r2, r3, #4
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	9203      	str	r2, [sp, #12]
 8005966:	2b00      	cmp	r3, #0
 8005968:	bfb8      	it	lt
 800596a:	f04f 33ff 	movlt.w	r3, #4294967295
 800596e:	3402      	adds	r4, #2
 8005970:	9305      	str	r3, [sp, #20]
 8005972:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005a48 <_vfiprintf_r+0x230>
 8005976:	7821      	ldrb	r1, [r4, #0]
 8005978:	2203      	movs	r2, #3
 800597a:	4650      	mov	r0, sl
 800597c:	f7fa fc48 	bl	8000210 <memchr>
 8005980:	b138      	cbz	r0, 8005992 <_vfiprintf_r+0x17a>
 8005982:	9b04      	ldr	r3, [sp, #16]
 8005984:	eba0 000a 	sub.w	r0, r0, sl
 8005988:	2240      	movs	r2, #64	; 0x40
 800598a:	4082      	lsls	r2, r0
 800598c:	4313      	orrs	r3, r2
 800598e:	3401      	adds	r4, #1
 8005990:	9304      	str	r3, [sp, #16]
 8005992:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005996:	4829      	ldr	r0, [pc, #164]	; (8005a3c <_vfiprintf_r+0x224>)
 8005998:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800599c:	2206      	movs	r2, #6
 800599e:	f7fa fc37 	bl	8000210 <memchr>
 80059a2:	2800      	cmp	r0, #0
 80059a4:	d03f      	beq.n	8005a26 <_vfiprintf_r+0x20e>
 80059a6:	4b26      	ldr	r3, [pc, #152]	; (8005a40 <_vfiprintf_r+0x228>)
 80059a8:	bb1b      	cbnz	r3, 80059f2 <_vfiprintf_r+0x1da>
 80059aa:	9b03      	ldr	r3, [sp, #12]
 80059ac:	3307      	adds	r3, #7
 80059ae:	f023 0307 	bic.w	r3, r3, #7
 80059b2:	3308      	adds	r3, #8
 80059b4:	9303      	str	r3, [sp, #12]
 80059b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059b8:	443b      	add	r3, r7
 80059ba:	9309      	str	r3, [sp, #36]	; 0x24
 80059bc:	e768      	b.n	8005890 <_vfiprintf_r+0x78>
 80059be:	fb0c 3202 	mla	r2, ip, r2, r3
 80059c2:	460c      	mov	r4, r1
 80059c4:	2001      	movs	r0, #1
 80059c6:	e7a6      	b.n	8005916 <_vfiprintf_r+0xfe>
 80059c8:	2300      	movs	r3, #0
 80059ca:	3401      	adds	r4, #1
 80059cc:	9305      	str	r3, [sp, #20]
 80059ce:	4619      	mov	r1, r3
 80059d0:	f04f 0c0a 	mov.w	ip, #10
 80059d4:	4620      	mov	r0, r4
 80059d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059da:	3a30      	subs	r2, #48	; 0x30
 80059dc:	2a09      	cmp	r2, #9
 80059de:	d903      	bls.n	80059e8 <_vfiprintf_r+0x1d0>
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d0c6      	beq.n	8005972 <_vfiprintf_r+0x15a>
 80059e4:	9105      	str	r1, [sp, #20]
 80059e6:	e7c4      	b.n	8005972 <_vfiprintf_r+0x15a>
 80059e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80059ec:	4604      	mov	r4, r0
 80059ee:	2301      	movs	r3, #1
 80059f0:	e7f0      	b.n	80059d4 <_vfiprintf_r+0x1bc>
 80059f2:	ab03      	add	r3, sp, #12
 80059f4:	9300      	str	r3, [sp, #0]
 80059f6:	462a      	mov	r2, r5
 80059f8:	4b12      	ldr	r3, [pc, #72]	; (8005a44 <_vfiprintf_r+0x22c>)
 80059fa:	a904      	add	r1, sp, #16
 80059fc:	4630      	mov	r0, r6
 80059fe:	f3af 8000 	nop.w
 8005a02:	4607      	mov	r7, r0
 8005a04:	1c78      	adds	r0, r7, #1
 8005a06:	d1d6      	bne.n	80059b6 <_vfiprintf_r+0x19e>
 8005a08:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005a0a:	07d9      	lsls	r1, r3, #31
 8005a0c:	d405      	bmi.n	8005a1a <_vfiprintf_r+0x202>
 8005a0e:	89ab      	ldrh	r3, [r5, #12]
 8005a10:	059a      	lsls	r2, r3, #22
 8005a12:	d402      	bmi.n	8005a1a <_vfiprintf_r+0x202>
 8005a14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005a16:	f7ff fdc7 	bl	80055a8 <__retarget_lock_release_recursive>
 8005a1a:	89ab      	ldrh	r3, [r5, #12]
 8005a1c:	065b      	lsls	r3, r3, #25
 8005a1e:	f53f af1d 	bmi.w	800585c <_vfiprintf_r+0x44>
 8005a22:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a24:	e71c      	b.n	8005860 <_vfiprintf_r+0x48>
 8005a26:	ab03      	add	r3, sp, #12
 8005a28:	9300      	str	r3, [sp, #0]
 8005a2a:	462a      	mov	r2, r5
 8005a2c:	4b05      	ldr	r3, [pc, #20]	; (8005a44 <_vfiprintf_r+0x22c>)
 8005a2e:	a904      	add	r1, sp, #16
 8005a30:	4630      	mov	r0, r6
 8005a32:	f000 f879 	bl	8005b28 <_printf_i>
 8005a36:	e7e4      	b.n	8005a02 <_vfiprintf_r+0x1ea>
 8005a38:	08006199 	.word	0x08006199
 8005a3c:	080061a3 	.word	0x080061a3
 8005a40:	00000000 	.word	0x00000000
 8005a44:	080057f3 	.word	0x080057f3
 8005a48:	0800619f 	.word	0x0800619f

08005a4c <_printf_common>:
 8005a4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a50:	4616      	mov	r6, r2
 8005a52:	4699      	mov	r9, r3
 8005a54:	688a      	ldr	r2, [r1, #8]
 8005a56:	690b      	ldr	r3, [r1, #16]
 8005a58:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	bfb8      	it	lt
 8005a60:	4613      	movlt	r3, r2
 8005a62:	6033      	str	r3, [r6, #0]
 8005a64:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005a68:	4607      	mov	r7, r0
 8005a6a:	460c      	mov	r4, r1
 8005a6c:	b10a      	cbz	r2, 8005a72 <_printf_common+0x26>
 8005a6e:	3301      	adds	r3, #1
 8005a70:	6033      	str	r3, [r6, #0]
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	0699      	lsls	r1, r3, #26
 8005a76:	bf42      	ittt	mi
 8005a78:	6833      	ldrmi	r3, [r6, #0]
 8005a7a:	3302      	addmi	r3, #2
 8005a7c:	6033      	strmi	r3, [r6, #0]
 8005a7e:	6825      	ldr	r5, [r4, #0]
 8005a80:	f015 0506 	ands.w	r5, r5, #6
 8005a84:	d106      	bne.n	8005a94 <_printf_common+0x48>
 8005a86:	f104 0a19 	add.w	sl, r4, #25
 8005a8a:	68e3      	ldr	r3, [r4, #12]
 8005a8c:	6832      	ldr	r2, [r6, #0]
 8005a8e:	1a9b      	subs	r3, r3, r2
 8005a90:	42ab      	cmp	r3, r5
 8005a92:	dc26      	bgt.n	8005ae2 <_printf_common+0x96>
 8005a94:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005a98:	1e13      	subs	r3, r2, #0
 8005a9a:	6822      	ldr	r2, [r4, #0]
 8005a9c:	bf18      	it	ne
 8005a9e:	2301      	movne	r3, #1
 8005aa0:	0692      	lsls	r2, r2, #26
 8005aa2:	d42b      	bmi.n	8005afc <_printf_common+0xb0>
 8005aa4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005aa8:	4649      	mov	r1, r9
 8005aaa:	4638      	mov	r0, r7
 8005aac:	47c0      	blx	r8
 8005aae:	3001      	adds	r0, #1
 8005ab0:	d01e      	beq.n	8005af0 <_printf_common+0xa4>
 8005ab2:	6823      	ldr	r3, [r4, #0]
 8005ab4:	6922      	ldr	r2, [r4, #16]
 8005ab6:	f003 0306 	and.w	r3, r3, #6
 8005aba:	2b04      	cmp	r3, #4
 8005abc:	bf02      	ittt	eq
 8005abe:	68e5      	ldreq	r5, [r4, #12]
 8005ac0:	6833      	ldreq	r3, [r6, #0]
 8005ac2:	1aed      	subeq	r5, r5, r3
 8005ac4:	68a3      	ldr	r3, [r4, #8]
 8005ac6:	bf0c      	ite	eq
 8005ac8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005acc:	2500      	movne	r5, #0
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	bfc4      	itt	gt
 8005ad2:	1a9b      	subgt	r3, r3, r2
 8005ad4:	18ed      	addgt	r5, r5, r3
 8005ad6:	2600      	movs	r6, #0
 8005ad8:	341a      	adds	r4, #26
 8005ada:	42b5      	cmp	r5, r6
 8005adc:	d11a      	bne.n	8005b14 <_printf_common+0xc8>
 8005ade:	2000      	movs	r0, #0
 8005ae0:	e008      	b.n	8005af4 <_printf_common+0xa8>
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	4652      	mov	r2, sl
 8005ae6:	4649      	mov	r1, r9
 8005ae8:	4638      	mov	r0, r7
 8005aea:	47c0      	blx	r8
 8005aec:	3001      	adds	r0, #1
 8005aee:	d103      	bne.n	8005af8 <_printf_common+0xac>
 8005af0:	f04f 30ff 	mov.w	r0, #4294967295
 8005af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005af8:	3501      	adds	r5, #1
 8005afa:	e7c6      	b.n	8005a8a <_printf_common+0x3e>
 8005afc:	18e1      	adds	r1, r4, r3
 8005afe:	1c5a      	adds	r2, r3, #1
 8005b00:	2030      	movs	r0, #48	; 0x30
 8005b02:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b06:	4422      	add	r2, r4
 8005b08:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b0c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b10:	3302      	adds	r3, #2
 8005b12:	e7c7      	b.n	8005aa4 <_printf_common+0x58>
 8005b14:	2301      	movs	r3, #1
 8005b16:	4622      	mov	r2, r4
 8005b18:	4649      	mov	r1, r9
 8005b1a:	4638      	mov	r0, r7
 8005b1c:	47c0      	blx	r8
 8005b1e:	3001      	adds	r0, #1
 8005b20:	d0e6      	beq.n	8005af0 <_printf_common+0xa4>
 8005b22:	3601      	adds	r6, #1
 8005b24:	e7d9      	b.n	8005ada <_printf_common+0x8e>
	...

08005b28 <_printf_i>:
 8005b28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b2c:	7e0f      	ldrb	r7, [r1, #24]
 8005b2e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b30:	2f78      	cmp	r7, #120	; 0x78
 8005b32:	4691      	mov	r9, r2
 8005b34:	4680      	mov	r8, r0
 8005b36:	460c      	mov	r4, r1
 8005b38:	469a      	mov	sl, r3
 8005b3a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005b3e:	d807      	bhi.n	8005b50 <_printf_i+0x28>
 8005b40:	2f62      	cmp	r7, #98	; 0x62
 8005b42:	d80a      	bhi.n	8005b5a <_printf_i+0x32>
 8005b44:	2f00      	cmp	r7, #0
 8005b46:	f000 80d4 	beq.w	8005cf2 <_printf_i+0x1ca>
 8005b4a:	2f58      	cmp	r7, #88	; 0x58
 8005b4c:	f000 80c0 	beq.w	8005cd0 <_printf_i+0x1a8>
 8005b50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005b54:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005b58:	e03a      	b.n	8005bd0 <_printf_i+0xa8>
 8005b5a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005b5e:	2b15      	cmp	r3, #21
 8005b60:	d8f6      	bhi.n	8005b50 <_printf_i+0x28>
 8005b62:	a101      	add	r1, pc, #4	; (adr r1, 8005b68 <_printf_i+0x40>)
 8005b64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005b68:	08005bc1 	.word	0x08005bc1
 8005b6c:	08005bd5 	.word	0x08005bd5
 8005b70:	08005b51 	.word	0x08005b51
 8005b74:	08005b51 	.word	0x08005b51
 8005b78:	08005b51 	.word	0x08005b51
 8005b7c:	08005b51 	.word	0x08005b51
 8005b80:	08005bd5 	.word	0x08005bd5
 8005b84:	08005b51 	.word	0x08005b51
 8005b88:	08005b51 	.word	0x08005b51
 8005b8c:	08005b51 	.word	0x08005b51
 8005b90:	08005b51 	.word	0x08005b51
 8005b94:	08005cd9 	.word	0x08005cd9
 8005b98:	08005c01 	.word	0x08005c01
 8005b9c:	08005c93 	.word	0x08005c93
 8005ba0:	08005b51 	.word	0x08005b51
 8005ba4:	08005b51 	.word	0x08005b51
 8005ba8:	08005cfb 	.word	0x08005cfb
 8005bac:	08005b51 	.word	0x08005b51
 8005bb0:	08005c01 	.word	0x08005c01
 8005bb4:	08005b51 	.word	0x08005b51
 8005bb8:	08005b51 	.word	0x08005b51
 8005bbc:	08005c9b 	.word	0x08005c9b
 8005bc0:	682b      	ldr	r3, [r5, #0]
 8005bc2:	1d1a      	adds	r2, r3, #4
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	602a      	str	r2, [r5, #0]
 8005bc8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	e09f      	b.n	8005d14 <_printf_i+0x1ec>
 8005bd4:	6820      	ldr	r0, [r4, #0]
 8005bd6:	682b      	ldr	r3, [r5, #0]
 8005bd8:	0607      	lsls	r7, r0, #24
 8005bda:	f103 0104 	add.w	r1, r3, #4
 8005bde:	6029      	str	r1, [r5, #0]
 8005be0:	d501      	bpl.n	8005be6 <_printf_i+0xbe>
 8005be2:	681e      	ldr	r6, [r3, #0]
 8005be4:	e003      	b.n	8005bee <_printf_i+0xc6>
 8005be6:	0646      	lsls	r6, r0, #25
 8005be8:	d5fb      	bpl.n	8005be2 <_printf_i+0xba>
 8005bea:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005bee:	2e00      	cmp	r6, #0
 8005bf0:	da03      	bge.n	8005bfa <_printf_i+0xd2>
 8005bf2:	232d      	movs	r3, #45	; 0x2d
 8005bf4:	4276      	negs	r6, r6
 8005bf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005bfa:	485a      	ldr	r0, [pc, #360]	; (8005d64 <_printf_i+0x23c>)
 8005bfc:	230a      	movs	r3, #10
 8005bfe:	e012      	b.n	8005c26 <_printf_i+0xfe>
 8005c00:	682b      	ldr	r3, [r5, #0]
 8005c02:	6820      	ldr	r0, [r4, #0]
 8005c04:	1d19      	adds	r1, r3, #4
 8005c06:	6029      	str	r1, [r5, #0]
 8005c08:	0605      	lsls	r5, r0, #24
 8005c0a:	d501      	bpl.n	8005c10 <_printf_i+0xe8>
 8005c0c:	681e      	ldr	r6, [r3, #0]
 8005c0e:	e002      	b.n	8005c16 <_printf_i+0xee>
 8005c10:	0641      	lsls	r1, r0, #25
 8005c12:	d5fb      	bpl.n	8005c0c <_printf_i+0xe4>
 8005c14:	881e      	ldrh	r6, [r3, #0]
 8005c16:	4853      	ldr	r0, [pc, #332]	; (8005d64 <_printf_i+0x23c>)
 8005c18:	2f6f      	cmp	r7, #111	; 0x6f
 8005c1a:	bf0c      	ite	eq
 8005c1c:	2308      	moveq	r3, #8
 8005c1e:	230a      	movne	r3, #10
 8005c20:	2100      	movs	r1, #0
 8005c22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c26:	6865      	ldr	r5, [r4, #4]
 8005c28:	60a5      	str	r5, [r4, #8]
 8005c2a:	2d00      	cmp	r5, #0
 8005c2c:	bfa2      	ittt	ge
 8005c2e:	6821      	ldrge	r1, [r4, #0]
 8005c30:	f021 0104 	bicge.w	r1, r1, #4
 8005c34:	6021      	strge	r1, [r4, #0]
 8005c36:	b90e      	cbnz	r6, 8005c3c <_printf_i+0x114>
 8005c38:	2d00      	cmp	r5, #0
 8005c3a:	d04b      	beq.n	8005cd4 <_printf_i+0x1ac>
 8005c3c:	4615      	mov	r5, r2
 8005c3e:	fbb6 f1f3 	udiv	r1, r6, r3
 8005c42:	fb03 6711 	mls	r7, r3, r1, r6
 8005c46:	5dc7      	ldrb	r7, [r0, r7]
 8005c48:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005c4c:	4637      	mov	r7, r6
 8005c4e:	42bb      	cmp	r3, r7
 8005c50:	460e      	mov	r6, r1
 8005c52:	d9f4      	bls.n	8005c3e <_printf_i+0x116>
 8005c54:	2b08      	cmp	r3, #8
 8005c56:	d10b      	bne.n	8005c70 <_printf_i+0x148>
 8005c58:	6823      	ldr	r3, [r4, #0]
 8005c5a:	07de      	lsls	r6, r3, #31
 8005c5c:	d508      	bpl.n	8005c70 <_printf_i+0x148>
 8005c5e:	6923      	ldr	r3, [r4, #16]
 8005c60:	6861      	ldr	r1, [r4, #4]
 8005c62:	4299      	cmp	r1, r3
 8005c64:	bfde      	ittt	le
 8005c66:	2330      	movle	r3, #48	; 0x30
 8005c68:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005c6c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005c70:	1b52      	subs	r2, r2, r5
 8005c72:	6122      	str	r2, [r4, #16]
 8005c74:	f8cd a000 	str.w	sl, [sp]
 8005c78:	464b      	mov	r3, r9
 8005c7a:	aa03      	add	r2, sp, #12
 8005c7c:	4621      	mov	r1, r4
 8005c7e:	4640      	mov	r0, r8
 8005c80:	f7ff fee4 	bl	8005a4c <_printf_common>
 8005c84:	3001      	adds	r0, #1
 8005c86:	d14a      	bne.n	8005d1e <_printf_i+0x1f6>
 8005c88:	f04f 30ff 	mov.w	r0, #4294967295
 8005c8c:	b004      	add	sp, #16
 8005c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c92:	6823      	ldr	r3, [r4, #0]
 8005c94:	f043 0320 	orr.w	r3, r3, #32
 8005c98:	6023      	str	r3, [r4, #0]
 8005c9a:	4833      	ldr	r0, [pc, #204]	; (8005d68 <_printf_i+0x240>)
 8005c9c:	2778      	movs	r7, #120	; 0x78
 8005c9e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005ca2:	6823      	ldr	r3, [r4, #0]
 8005ca4:	6829      	ldr	r1, [r5, #0]
 8005ca6:	061f      	lsls	r7, r3, #24
 8005ca8:	f851 6b04 	ldr.w	r6, [r1], #4
 8005cac:	d402      	bmi.n	8005cb4 <_printf_i+0x18c>
 8005cae:	065f      	lsls	r7, r3, #25
 8005cb0:	bf48      	it	mi
 8005cb2:	b2b6      	uxthmi	r6, r6
 8005cb4:	07df      	lsls	r7, r3, #31
 8005cb6:	bf48      	it	mi
 8005cb8:	f043 0320 	orrmi.w	r3, r3, #32
 8005cbc:	6029      	str	r1, [r5, #0]
 8005cbe:	bf48      	it	mi
 8005cc0:	6023      	strmi	r3, [r4, #0]
 8005cc2:	b91e      	cbnz	r6, 8005ccc <_printf_i+0x1a4>
 8005cc4:	6823      	ldr	r3, [r4, #0]
 8005cc6:	f023 0320 	bic.w	r3, r3, #32
 8005cca:	6023      	str	r3, [r4, #0]
 8005ccc:	2310      	movs	r3, #16
 8005cce:	e7a7      	b.n	8005c20 <_printf_i+0xf8>
 8005cd0:	4824      	ldr	r0, [pc, #144]	; (8005d64 <_printf_i+0x23c>)
 8005cd2:	e7e4      	b.n	8005c9e <_printf_i+0x176>
 8005cd4:	4615      	mov	r5, r2
 8005cd6:	e7bd      	b.n	8005c54 <_printf_i+0x12c>
 8005cd8:	682b      	ldr	r3, [r5, #0]
 8005cda:	6826      	ldr	r6, [r4, #0]
 8005cdc:	6961      	ldr	r1, [r4, #20]
 8005cde:	1d18      	adds	r0, r3, #4
 8005ce0:	6028      	str	r0, [r5, #0]
 8005ce2:	0635      	lsls	r5, r6, #24
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	d501      	bpl.n	8005cec <_printf_i+0x1c4>
 8005ce8:	6019      	str	r1, [r3, #0]
 8005cea:	e002      	b.n	8005cf2 <_printf_i+0x1ca>
 8005cec:	0670      	lsls	r0, r6, #25
 8005cee:	d5fb      	bpl.n	8005ce8 <_printf_i+0x1c0>
 8005cf0:	8019      	strh	r1, [r3, #0]
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	6123      	str	r3, [r4, #16]
 8005cf6:	4615      	mov	r5, r2
 8005cf8:	e7bc      	b.n	8005c74 <_printf_i+0x14c>
 8005cfa:	682b      	ldr	r3, [r5, #0]
 8005cfc:	1d1a      	adds	r2, r3, #4
 8005cfe:	602a      	str	r2, [r5, #0]
 8005d00:	681d      	ldr	r5, [r3, #0]
 8005d02:	6862      	ldr	r2, [r4, #4]
 8005d04:	2100      	movs	r1, #0
 8005d06:	4628      	mov	r0, r5
 8005d08:	f7fa fa82 	bl	8000210 <memchr>
 8005d0c:	b108      	cbz	r0, 8005d12 <_printf_i+0x1ea>
 8005d0e:	1b40      	subs	r0, r0, r5
 8005d10:	6060      	str	r0, [r4, #4]
 8005d12:	6863      	ldr	r3, [r4, #4]
 8005d14:	6123      	str	r3, [r4, #16]
 8005d16:	2300      	movs	r3, #0
 8005d18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d1c:	e7aa      	b.n	8005c74 <_printf_i+0x14c>
 8005d1e:	6923      	ldr	r3, [r4, #16]
 8005d20:	462a      	mov	r2, r5
 8005d22:	4649      	mov	r1, r9
 8005d24:	4640      	mov	r0, r8
 8005d26:	47d0      	blx	sl
 8005d28:	3001      	adds	r0, #1
 8005d2a:	d0ad      	beq.n	8005c88 <_printf_i+0x160>
 8005d2c:	6823      	ldr	r3, [r4, #0]
 8005d2e:	079b      	lsls	r3, r3, #30
 8005d30:	d413      	bmi.n	8005d5a <_printf_i+0x232>
 8005d32:	68e0      	ldr	r0, [r4, #12]
 8005d34:	9b03      	ldr	r3, [sp, #12]
 8005d36:	4298      	cmp	r0, r3
 8005d38:	bfb8      	it	lt
 8005d3a:	4618      	movlt	r0, r3
 8005d3c:	e7a6      	b.n	8005c8c <_printf_i+0x164>
 8005d3e:	2301      	movs	r3, #1
 8005d40:	4632      	mov	r2, r6
 8005d42:	4649      	mov	r1, r9
 8005d44:	4640      	mov	r0, r8
 8005d46:	47d0      	blx	sl
 8005d48:	3001      	adds	r0, #1
 8005d4a:	d09d      	beq.n	8005c88 <_printf_i+0x160>
 8005d4c:	3501      	adds	r5, #1
 8005d4e:	68e3      	ldr	r3, [r4, #12]
 8005d50:	9903      	ldr	r1, [sp, #12]
 8005d52:	1a5b      	subs	r3, r3, r1
 8005d54:	42ab      	cmp	r3, r5
 8005d56:	dcf2      	bgt.n	8005d3e <_printf_i+0x216>
 8005d58:	e7eb      	b.n	8005d32 <_printf_i+0x20a>
 8005d5a:	2500      	movs	r5, #0
 8005d5c:	f104 0619 	add.w	r6, r4, #25
 8005d60:	e7f5      	b.n	8005d4e <_printf_i+0x226>
 8005d62:	bf00      	nop
 8005d64:	080061aa 	.word	0x080061aa
 8005d68:	080061bb 	.word	0x080061bb

08005d6c <__swbuf_r>:
 8005d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d6e:	460e      	mov	r6, r1
 8005d70:	4614      	mov	r4, r2
 8005d72:	4605      	mov	r5, r0
 8005d74:	b118      	cbz	r0, 8005d7e <__swbuf_r+0x12>
 8005d76:	6a03      	ldr	r3, [r0, #32]
 8005d78:	b90b      	cbnz	r3, 8005d7e <__swbuf_r+0x12>
 8005d7a:	f7ff faa7 	bl	80052cc <__sinit>
 8005d7e:	69a3      	ldr	r3, [r4, #24]
 8005d80:	60a3      	str	r3, [r4, #8]
 8005d82:	89a3      	ldrh	r3, [r4, #12]
 8005d84:	071a      	lsls	r2, r3, #28
 8005d86:	d525      	bpl.n	8005dd4 <__swbuf_r+0x68>
 8005d88:	6923      	ldr	r3, [r4, #16]
 8005d8a:	b31b      	cbz	r3, 8005dd4 <__swbuf_r+0x68>
 8005d8c:	6823      	ldr	r3, [r4, #0]
 8005d8e:	6922      	ldr	r2, [r4, #16]
 8005d90:	1a98      	subs	r0, r3, r2
 8005d92:	6963      	ldr	r3, [r4, #20]
 8005d94:	b2f6      	uxtb	r6, r6
 8005d96:	4283      	cmp	r3, r0
 8005d98:	4637      	mov	r7, r6
 8005d9a:	dc04      	bgt.n	8005da6 <__swbuf_r+0x3a>
 8005d9c:	4621      	mov	r1, r4
 8005d9e:	4628      	mov	r0, r5
 8005da0:	f7ff f9cc 	bl	800513c <_fflush_r>
 8005da4:	b9e0      	cbnz	r0, 8005de0 <__swbuf_r+0x74>
 8005da6:	68a3      	ldr	r3, [r4, #8]
 8005da8:	3b01      	subs	r3, #1
 8005daa:	60a3      	str	r3, [r4, #8]
 8005dac:	6823      	ldr	r3, [r4, #0]
 8005dae:	1c5a      	adds	r2, r3, #1
 8005db0:	6022      	str	r2, [r4, #0]
 8005db2:	701e      	strb	r6, [r3, #0]
 8005db4:	6962      	ldr	r2, [r4, #20]
 8005db6:	1c43      	adds	r3, r0, #1
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d004      	beq.n	8005dc6 <__swbuf_r+0x5a>
 8005dbc:	89a3      	ldrh	r3, [r4, #12]
 8005dbe:	07db      	lsls	r3, r3, #31
 8005dc0:	d506      	bpl.n	8005dd0 <__swbuf_r+0x64>
 8005dc2:	2e0a      	cmp	r6, #10
 8005dc4:	d104      	bne.n	8005dd0 <__swbuf_r+0x64>
 8005dc6:	4621      	mov	r1, r4
 8005dc8:	4628      	mov	r0, r5
 8005dca:	f7ff f9b7 	bl	800513c <_fflush_r>
 8005dce:	b938      	cbnz	r0, 8005de0 <__swbuf_r+0x74>
 8005dd0:	4638      	mov	r0, r7
 8005dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005dd4:	4621      	mov	r1, r4
 8005dd6:	4628      	mov	r0, r5
 8005dd8:	f000 f806 	bl	8005de8 <__swsetup_r>
 8005ddc:	2800      	cmp	r0, #0
 8005dde:	d0d5      	beq.n	8005d8c <__swbuf_r+0x20>
 8005de0:	f04f 37ff 	mov.w	r7, #4294967295
 8005de4:	e7f4      	b.n	8005dd0 <__swbuf_r+0x64>
	...

08005de8 <__swsetup_r>:
 8005de8:	b538      	push	{r3, r4, r5, lr}
 8005dea:	4b2a      	ldr	r3, [pc, #168]	; (8005e94 <__swsetup_r+0xac>)
 8005dec:	4605      	mov	r5, r0
 8005dee:	6818      	ldr	r0, [r3, #0]
 8005df0:	460c      	mov	r4, r1
 8005df2:	b118      	cbz	r0, 8005dfc <__swsetup_r+0x14>
 8005df4:	6a03      	ldr	r3, [r0, #32]
 8005df6:	b90b      	cbnz	r3, 8005dfc <__swsetup_r+0x14>
 8005df8:	f7ff fa68 	bl	80052cc <__sinit>
 8005dfc:	89a3      	ldrh	r3, [r4, #12]
 8005dfe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e02:	0718      	lsls	r0, r3, #28
 8005e04:	d422      	bmi.n	8005e4c <__swsetup_r+0x64>
 8005e06:	06d9      	lsls	r1, r3, #27
 8005e08:	d407      	bmi.n	8005e1a <__swsetup_r+0x32>
 8005e0a:	2309      	movs	r3, #9
 8005e0c:	602b      	str	r3, [r5, #0]
 8005e0e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005e12:	81a3      	strh	r3, [r4, #12]
 8005e14:	f04f 30ff 	mov.w	r0, #4294967295
 8005e18:	e034      	b.n	8005e84 <__swsetup_r+0x9c>
 8005e1a:	0758      	lsls	r0, r3, #29
 8005e1c:	d512      	bpl.n	8005e44 <__swsetup_r+0x5c>
 8005e1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005e20:	b141      	cbz	r1, 8005e34 <__swsetup_r+0x4c>
 8005e22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005e26:	4299      	cmp	r1, r3
 8005e28:	d002      	beq.n	8005e30 <__swsetup_r+0x48>
 8005e2a:	4628      	mov	r0, r5
 8005e2c:	f7ff fbd2 	bl	80055d4 <_free_r>
 8005e30:	2300      	movs	r3, #0
 8005e32:	6363      	str	r3, [r4, #52]	; 0x34
 8005e34:	89a3      	ldrh	r3, [r4, #12]
 8005e36:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005e3a:	81a3      	strh	r3, [r4, #12]
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	6063      	str	r3, [r4, #4]
 8005e40:	6923      	ldr	r3, [r4, #16]
 8005e42:	6023      	str	r3, [r4, #0]
 8005e44:	89a3      	ldrh	r3, [r4, #12]
 8005e46:	f043 0308 	orr.w	r3, r3, #8
 8005e4a:	81a3      	strh	r3, [r4, #12]
 8005e4c:	6923      	ldr	r3, [r4, #16]
 8005e4e:	b94b      	cbnz	r3, 8005e64 <__swsetup_r+0x7c>
 8005e50:	89a3      	ldrh	r3, [r4, #12]
 8005e52:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005e56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e5a:	d003      	beq.n	8005e64 <__swsetup_r+0x7c>
 8005e5c:	4621      	mov	r1, r4
 8005e5e:	4628      	mov	r0, r5
 8005e60:	f000 f894 	bl	8005f8c <__smakebuf_r>
 8005e64:	89a0      	ldrh	r0, [r4, #12]
 8005e66:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005e6a:	f010 0301 	ands.w	r3, r0, #1
 8005e6e:	d00a      	beq.n	8005e86 <__swsetup_r+0x9e>
 8005e70:	2300      	movs	r3, #0
 8005e72:	60a3      	str	r3, [r4, #8]
 8005e74:	6963      	ldr	r3, [r4, #20]
 8005e76:	425b      	negs	r3, r3
 8005e78:	61a3      	str	r3, [r4, #24]
 8005e7a:	6923      	ldr	r3, [r4, #16]
 8005e7c:	b943      	cbnz	r3, 8005e90 <__swsetup_r+0xa8>
 8005e7e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005e82:	d1c4      	bne.n	8005e0e <__swsetup_r+0x26>
 8005e84:	bd38      	pop	{r3, r4, r5, pc}
 8005e86:	0781      	lsls	r1, r0, #30
 8005e88:	bf58      	it	pl
 8005e8a:	6963      	ldrpl	r3, [r4, #20]
 8005e8c:	60a3      	str	r3, [r4, #8]
 8005e8e:	e7f4      	b.n	8005e7a <__swsetup_r+0x92>
 8005e90:	2000      	movs	r0, #0
 8005e92:	e7f7      	b.n	8005e84 <__swsetup_r+0x9c>
 8005e94:	2000008c 	.word	0x2000008c

08005e98 <_raise_r>:
 8005e98:	291f      	cmp	r1, #31
 8005e9a:	b538      	push	{r3, r4, r5, lr}
 8005e9c:	4604      	mov	r4, r0
 8005e9e:	460d      	mov	r5, r1
 8005ea0:	d904      	bls.n	8005eac <_raise_r+0x14>
 8005ea2:	2316      	movs	r3, #22
 8005ea4:	6003      	str	r3, [r0, #0]
 8005ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eaa:	bd38      	pop	{r3, r4, r5, pc}
 8005eac:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8005eae:	b112      	cbz	r2, 8005eb6 <_raise_r+0x1e>
 8005eb0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005eb4:	b94b      	cbnz	r3, 8005eca <_raise_r+0x32>
 8005eb6:	4620      	mov	r0, r4
 8005eb8:	f000 f830 	bl	8005f1c <_getpid_r>
 8005ebc:	462a      	mov	r2, r5
 8005ebe:	4601      	mov	r1, r0
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ec6:	f000 b817 	b.w	8005ef8 <_kill_r>
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d00a      	beq.n	8005ee4 <_raise_r+0x4c>
 8005ece:	1c59      	adds	r1, r3, #1
 8005ed0:	d103      	bne.n	8005eda <_raise_r+0x42>
 8005ed2:	2316      	movs	r3, #22
 8005ed4:	6003      	str	r3, [r0, #0]
 8005ed6:	2001      	movs	r0, #1
 8005ed8:	e7e7      	b.n	8005eaa <_raise_r+0x12>
 8005eda:	2400      	movs	r4, #0
 8005edc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005ee0:	4628      	mov	r0, r5
 8005ee2:	4798      	blx	r3
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	e7e0      	b.n	8005eaa <_raise_r+0x12>

08005ee8 <raise>:
 8005ee8:	4b02      	ldr	r3, [pc, #8]	; (8005ef4 <raise+0xc>)
 8005eea:	4601      	mov	r1, r0
 8005eec:	6818      	ldr	r0, [r3, #0]
 8005eee:	f7ff bfd3 	b.w	8005e98 <_raise_r>
 8005ef2:	bf00      	nop
 8005ef4:	2000008c 	.word	0x2000008c

08005ef8 <_kill_r>:
 8005ef8:	b538      	push	{r3, r4, r5, lr}
 8005efa:	4d07      	ldr	r5, [pc, #28]	; (8005f18 <_kill_r+0x20>)
 8005efc:	2300      	movs	r3, #0
 8005efe:	4604      	mov	r4, r0
 8005f00:	4608      	mov	r0, r1
 8005f02:	4611      	mov	r1, r2
 8005f04:	602b      	str	r3, [r5, #0]
 8005f06:	f7fa fdd7 	bl	8000ab8 <_kill>
 8005f0a:	1c43      	adds	r3, r0, #1
 8005f0c:	d102      	bne.n	8005f14 <_kill_r+0x1c>
 8005f0e:	682b      	ldr	r3, [r5, #0]
 8005f10:	b103      	cbz	r3, 8005f14 <_kill_r+0x1c>
 8005f12:	6023      	str	r3, [r4, #0]
 8005f14:	bd38      	pop	{r3, r4, r5, pc}
 8005f16:	bf00      	nop
 8005f18:	200042d8 	.word	0x200042d8

08005f1c <_getpid_r>:
 8005f1c:	f7fa bdc4 	b.w	8000aa8 <_getpid>

08005f20 <_sbrk_r>:
 8005f20:	b538      	push	{r3, r4, r5, lr}
 8005f22:	4d06      	ldr	r5, [pc, #24]	; (8005f3c <_sbrk_r+0x1c>)
 8005f24:	2300      	movs	r3, #0
 8005f26:	4604      	mov	r4, r0
 8005f28:	4608      	mov	r0, r1
 8005f2a:	602b      	str	r3, [r5, #0]
 8005f2c:	f7fa fe4c 	bl	8000bc8 <_sbrk>
 8005f30:	1c43      	adds	r3, r0, #1
 8005f32:	d102      	bne.n	8005f3a <_sbrk_r+0x1a>
 8005f34:	682b      	ldr	r3, [r5, #0]
 8005f36:	b103      	cbz	r3, 8005f3a <_sbrk_r+0x1a>
 8005f38:	6023      	str	r3, [r4, #0]
 8005f3a:	bd38      	pop	{r3, r4, r5, pc}
 8005f3c:	200042d8 	.word	0x200042d8

08005f40 <__swhatbuf_r>:
 8005f40:	b570      	push	{r4, r5, r6, lr}
 8005f42:	460c      	mov	r4, r1
 8005f44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f48:	2900      	cmp	r1, #0
 8005f4a:	b096      	sub	sp, #88	; 0x58
 8005f4c:	4615      	mov	r5, r2
 8005f4e:	461e      	mov	r6, r3
 8005f50:	da0d      	bge.n	8005f6e <__swhatbuf_r+0x2e>
 8005f52:	89a3      	ldrh	r3, [r4, #12]
 8005f54:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005f58:	f04f 0100 	mov.w	r1, #0
 8005f5c:	bf0c      	ite	eq
 8005f5e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005f62:	2340      	movne	r3, #64	; 0x40
 8005f64:	2000      	movs	r0, #0
 8005f66:	6031      	str	r1, [r6, #0]
 8005f68:	602b      	str	r3, [r5, #0]
 8005f6a:	b016      	add	sp, #88	; 0x58
 8005f6c:	bd70      	pop	{r4, r5, r6, pc}
 8005f6e:	466a      	mov	r2, sp
 8005f70:	f000 f848 	bl	8006004 <_fstat_r>
 8005f74:	2800      	cmp	r0, #0
 8005f76:	dbec      	blt.n	8005f52 <__swhatbuf_r+0x12>
 8005f78:	9901      	ldr	r1, [sp, #4]
 8005f7a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005f7e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005f82:	4259      	negs	r1, r3
 8005f84:	4159      	adcs	r1, r3
 8005f86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005f8a:	e7eb      	b.n	8005f64 <__swhatbuf_r+0x24>

08005f8c <__smakebuf_r>:
 8005f8c:	898b      	ldrh	r3, [r1, #12]
 8005f8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005f90:	079d      	lsls	r5, r3, #30
 8005f92:	4606      	mov	r6, r0
 8005f94:	460c      	mov	r4, r1
 8005f96:	d507      	bpl.n	8005fa8 <__smakebuf_r+0x1c>
 8005f98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005f9c:	6023      	str	r3, [r4, #0]
 8005f9e:	6123      	str	r3, [r4, #16]
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	6163      	str	r3, [r4, #20]
 8005fa4:	b002      	add	sp, #8
 8005fa6:	bd70      	pop	{r4, r5, r6, pc}
 8005fa8:	ab01      	add	r3, sp, #4
 8005faa:	466a      	mov	r2, sp
 8005fac:	f7ff ffc8 	bl	8005f40 <__swhatbuf_r>
 8005fb0:	9900      	ldr	r1, [sp, #0]
 8005fb2:	4605      	mov	r5, r0
 8005fb4:	4630      	mov	r0, r6
 8005fb6:	f7ff fb79 	bl	80056ac <_malloc_r>
 8005fba:	b948      	cbnz	r0, 8005fd0 <__smakebuf_r+0x44>
 8005fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fc0:	059a      	lsls	r2, r3, #22
 8005fc2:	d4ef      	bmi.n	8005fa4 <__smakebuf_r+0x18>
 8005fc4:	f023 0303 	bic.w	r3, r3, #3
 8005fc8:	f043 0302 	orr.w	r3, r3, #2
 8005fcc:	81a3      	strh	r3, [r4, #12]
 8005fce:	e7e3      	b.n	8005f98 <__smakebuf_r+0xc>
 8005fd0:	89a3      	ldrh	r3, [r4, #12]
 8005fd2:	6020      	str	r0, [r4, #0]
 8005fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fd8:	81a3      	strh	r3, [r4, #12]
 8005fda:	9b00      	ldr	r3, [sp, #0]
 8005fdc:	6163      	str	r3, [r4, #20]
 8005fde:	9b01      	ldr	r3, [sp, #4]
 8005fe0:	6120      	str	r0, [r4, #16]
 8005fe2:	b15b      	cbz	r3, 8005ffc <__smakebuf_r+0x70>
 8005fe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005fe8:	4630      	mov	r0, r6
 8005fea:	f000 f81d 	bl	8006028 <_isatty_r>
 8005fee:	b128      	cbz	r0, 8005ffc <__smakebuf_r+0x70>
 8005ff0:	89a3      	ldrh	r3, [r4, #12]
 8005ff2:	f023 0303 	bic.w	r3, r3, #3
 8005ff6:	f043 0301 	orr.w	r3, r3, #1
 8005ffa:	81a3      	strh	r3, [r4, #12]
 8005ffc:	89a3      	ldrh	r3, [r4, #12]
 8005ffe:	431d      	orrs	r5, r3
 8006000:	81a5      	strh	r5, [r4, #12]
 8006002:	e7cf      	b.n	8005fa4 <__smakebuf_r+0x18>

08006004 <_fstat_r>:
 8006004:	b538      	push	{r3, r4, r5, lr}
 8006006:	4d07      	ldr	r5, [pc, #28]	; (8006024 <_fstat_r+0x20>)
 8006008:	2300      	movs	r3, #0
 800600a:	4604      	mov	r4, r0
 800600c:	4608      	mov	r0, r1
 800600e:	4611      	mov	r1, r2
 8006010:	602b      	str	r3, [r5, #0]
 8006012:	f7fa fdb0 	bl	8000b76 <_fstat>
 8006016:	1c43      	adds	r3, r0, #1
 8006018:	d102      	bne.n	8006020 <_fstat_r+0x1c>
 800601a:	682b      	ldr	r3, [r5, #0]
 800601c:	b103      	cbz	r3, 8006020 <_fstat_r+0x1c>
 800601e:	6023      	str	r3, [r4, #0]
 8006020:	bd38      	pop	{r3, r4, r5, pc}
 8006022:	bf00      	nop
 8006024:	200042d8 	.word	0x200042d8

08006028 <_isatty_r>:
 8006028:	b538      	push	{r3, r4, r5, lr}
 800602a:	4d06      	ldr	r5, [pc, #24]	; (8006044 <_isatty_r+0x1c>)
 800602c:	2300      	movs	r3, #0
 800602e:	4604      	mov	r4, r0
 8006030:	4608      	mov	r0, r1
 8006032:	602b      	str	r3, [r5, #0]
 8006034:	f7fa fdaf 	bl	8000b96 <_isatty>
 8006038:	1c43      	adds	r3, r0, #1
 800603a:	d102      	bne.n	8006042 <_isatty_r+0x1a>
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	b103      	cbz	r3, 8006042 <_isatty_r+0x1a>
 8006040:	6023      	str	r3, [r4, #0]
 8006042:	bd38      	pop	{r3, r4, r5, pc}
 8006044:	200042d8 	.word	0x200042d8

08006048 <_init>:
 8006048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800604a:	bf00      	nop
 800604c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800604e:	bc08      	pop	{r3}
 8006050:	469e      	mov	lr, r3
 8006052:	4770      	bx	lr

08006054 <_fini>:
 8006054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006056:	bf00      	nop
 8006058:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800605a:	bc08      	pop	{r3}
 800605c:	469e      	mov	lr, r3
 800605e:	4770      	bx	lr
