m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/us1/github/MPSoC-OR1K/sim/verilog/regression/msim
varb_rr
Z1 DXx6 sv_std 3 std 0 22 ;edk3;YfCLjCm[Hd=`UGQ2
Z2 !s110 1588191660
!i10b 1
!s100 FJ^VZ_hJX1Jj@RQiC51c_0
IEh_W9o?_10C^FJV<RQQO02
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 arb_rr_sv_unit
S1
R0
Z4 w1588159237
8../../../../rtl/verilog/pkg/arbiter/arb_rr.sv
F../../../../rtl/verilog/pkg/arbiter/arb_rr.sv
Z5 L0 44
Z6 OV;L;10.6d;65
r1
!s85 0
31
Z7 !s108 1588191660.000000
!s107 ../../../../rtl/verilog/soc/bootrom/bootrom_code.v|../../../../soc/pu/rtl/verilog/core/mor1kx_utils.vh|../../../../soc/dma/rtl/verilog/wb/pkg/mpsoc_dma_pkg.sv|../../../../bench/verilog/or1k_mpsoc4d_testbench.sv|../../../../bench/verilog/monitor/trace_monitor.sv|../../../../bench/verilog/monitor/r3_checker.v|../../../../bench/verilog/glip/glip_tcp_toplevel.sv|../../../../rtl/verilog/soc/or1k_tile.sv|../../../../rtl/verilog/soc/spram/wb2sram.sv|../../../../rtl/verilog/soc/spram/wb_sram_sp.sv|../../../../rtl/verilog/soc/spram/sram_sp.sv|../../../../rtl/verilog/soc/spram/sram_sp_impl_plain.sv|../../../../rtl/verilog/soc/interconnection/mux/wb_mux.sv|../../../../rtl/verilog/soc/interconnection/decode/wb_decode.sv|../../../../rtl/verilog/soc/interconnection/bus/wb_bus_b3.sv|../../../../rtl/verilog/soc/bootrom/bootrom.v|../../../../rtl/verilog/soc/adapter/networkadapter_ct.sv|../../../../rtl/verilog/soc/adapter/networkadapter_conf.sv|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_top.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_rnd.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_muldiv.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_i2f.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_f2i.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_cmp.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_addsub.v|../../../../soc/pu/rtl/verilog/core/mor1kx.v|../../../../soc/pu/rtl/verilog/core/mor1kx-sprs.v|../../../../soc/pu/rtl/verilog/core/mor1kx-defines.v|../../../../soc/pu/rtl/verilog/core/mor1kx_wb_mux_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_wb_mux_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_true_dpram_sclk.v|../../../../soc/pu/rtl/verilog/core/mor1kx_ticktimer.v|../../../../soc/pu/rtl/verilog/core/mor1kx_store_buffer.v|../../../../soc/pu/rtl/verilog/core/mor1kx_simple_dpram_sclk.v|../../../../soc/pu/rtl/verilog/core/mor1kx_rf_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_rf_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_pic.v|../../../../soc/pu/rtl/verilog/core/mor1kx_pcu.v|../../../../soc/pu/rtl/verilog/core/mor1kx_lsu_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_lsu_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_immu.v|../../../../soc/pu/rtl/verilog/core/mor1kx_icache.v|../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_tcm_prontoespresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_prontoespresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_execute_ctrl_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_execute_alu.v|../../../../soc/pu/rtl/verilog/core/mor1kx_dmmu.v|../../../../soc/pu/rtl/verilog/core/mor1kx_decode.v|../../../../soc/pu/rtl/verilog/core/mor1kx_decode_execute_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_dcache.v|../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_prontoespresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cpu.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_prontoespresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cfgrs.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cache_lru.v|../../../../soc/pu/rtl/verilog/core/mor1kx_bus_if_wb32.v|../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_simple.v|../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_saturation_counter.v|../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_gshare.v|../../../../soc/pu/rtl/verilog/core/mor1kx_branch_prediction.v|../../../../soc/pu/rtl/verilog/core/module/mor1kx_module.sv|../../../../soc/noc/rtl/verilog/topology/noc_mesh4d.sv|../../../../soc/noc/rtl/verilog/router/noc_router_output.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv|../../../../soc/noc/rtl/verilog/router/noc_router_input.sv|../../../../soc/noc/rtl/verilog/router/noc_router.sv|../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_demux.sv|../../../../soc/noc/rtl/verilog/core/noc_buffer.sv|../../../../rtl/verilog/mpsoc/or1k_mpsoc4d.sv|../../../../soc/mpi/rtl/verilog/wb/wb/mpi_wb.sv|../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer_endpoint.sv|../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_request_table.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv|../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv|../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_wb.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv|../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv|../../../../dbg/rtl/verilog/soc/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv|../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv|../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv|../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv|../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv|../../../../dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv|../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb.sv|../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb_if.sv|../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/mam_wb_adapter.sv|../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv|../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv|../../../../dbg/rtl/verilog/soc/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv|../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv|../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv|../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv|../../../../dbg/rtl/verilog/soc/debug_interface.sv|../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv|../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv|../../../../bench/verilog/glip/glip_channel.sv|../../../../dbg/rtl/verilog/soc/interfaces/or1k/mor1kx_trace_exec.sv|../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv|../../../../rtl/verilog/pkg/config/optimsoc_config.sv|../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv|../../../../rtl/verilog/pkg/arbiter/arb_rr.sv|
Z8 !s90 -sv|-f|mpsoc4d.vc|
!i113 1
o-sv
Z9 !s92 -sv +incdir+../../../../soc/pu/rtl/verilog/core +incdir+../../../../rtl/verilog/soc/bootrom +incdir+../../../../bench/cpp/verilator/inc +incdir+../../../../bench/cpp/glip +incdir+../../../../soc/dma/rtl/verilog/wb/pkg
Z10 tCvgOpt 0
varecip_lut
R1
Z11 !s110 1588191661
!i10b 1
!s100 ;>nSISTmD<3aU2lzn?ON>3
I3gC6]BDaG7kSU@STecJ`30
R3
Z12 !s105 pfpu32_muldiv_v_unit
S1
R0
Z13 w1588159257
Z14 8../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_muldiv.v
Z15 F../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_muldiv.v
L0 668
R6
r1
!s85 0
31
R7
Z16 !s107 ../../../../rtl/verilog/soc/bootrom/bootrom_code.v|../../../../soc/pu/rtl/verilog/core/mor1kx_utils.vh|../../../../soc/dma/rtl/verilog/wb/pkg/mpsoc_dma_pkg.sv|../../../../bench/verilog/or1k_mpsoc4d_testbench.sv|../../../../bench/verilog/monitor/trace_monitor.sv|../../../../bench/verilog/monitor/r3_checker.v|../../../../bench/verilog/glip/glip_tcp_toplevel.sv|../../../../rtl/verilog/soc/or1k_tile.sv|../../../../rtl/verilog/soc/spram/wb2sram.sv|../../../../rtl/verilog/soc/spram/wb_sram_sp.sv|../../../../rtl/verilog/soc/spram/sram_sp.sv|../../../../rtl/verilog/soc/spram/sram_sp_impl_plain.sv|../../../../rtl/verilog/soc/interconnection/mux/wb_mux.sv|../../../../rtl/verilog/soc/interconnection/decode/wb_decode.sv|../../../../rtl/verilog/soc/interconnection/bus/wb_bus_b3.sv|../../../../rtl/verilog/soc/bootrom/bootrom.v|../../../../rtl/verilog/soc/adapter/networkadapter_ct.sv|../../../../rtl/verilog/soc/adapter/networkadapter_conf.sv|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_top.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_rnd.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_muldiv.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_i2f.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_f2i.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_cmp.v|../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_addsub.v|../../../../soc/pu/rtl/verilog/core/mor1kx.v|../../../../soc/pu/rtl/verilog/core/mor1kx-sprs.v|../../../../soc/pu/rtl/verilog/core/mor1kx-defines.v|../../../../soc/pu/rtl/verilog/core/mor1kx_wb_mux_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_wb_mux_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_true_dpram_sclk.v|../../../../soc/pu/rtl/verilog/core/mor1kx_ticktimer.v|../../../../soc/pu/rtl/verilog/core/mor1kx_store_buffer.v|../../../../soc/pu/rtl/verilog/core/mor1kx_simple_dpram_sclk.v|../../../../soc/pu/rtl/verilog/core/mor1kx_rf_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_rf_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_pic.v|../../../../soc/pu/rtl/verilog/core/mor1kx_pcu.v|../../../../soc/pu/rtl/verilog/core/mor1kx_lsu_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_lsu_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_immu.v|../../../../soc/pu/rtl/verilog/core/mor1kx_icache.v|../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_tcm_prontoespresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_prontoespresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_execute_ctrl_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_execute_alu.v|../../../../soc/pu/rtl/verilog/core/mor1kx_dmmu.v|../../../../soc/pu/rtl/verilog/core/mor1kx_decode.v|../../../../soc/pu/rtl/verilog/core/mor1kx_decode_execute_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_dcache.v|../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_prontoespresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cpu.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_prontoespresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_espresso.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_cappuccino.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cfgrs.v|../../../../soc/pu/rtl/verilog/core/mor1kx_cache_lru.v|../../../../soc/pu/rtl/verilog/core/mor1kx_bus_if_wb32.v|../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_simple.v|../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_saturation_counter.v|../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_gshare.v|../../../../soc/pu/rtl/verilog/core/mor1kx_branch_prediction.v|../../../../soc/pu/rtl/verilog/core/module/mor1kx_module.sv|../../../../soc/noc/rtl/verilog/topology/noc_mesh4d.sv|../../../../soc/noc/rtl/verilog/router/noc_router_output.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv|../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv|../../../../soc/noc/rtl/verilog/router/noc_router_input.sv|../../../../soc/noc/rtl/verilog/router/noc_router.sv|../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_mux.sv|../../../../soc/noc/rtl/verilog/core/noc_demux.sv|../../../../soc/noc/rtl/verilog/core/noc_buffer.sv|../../../../rtl/verilog/mpsoc/or1k_mpsoc4d.sv|../../../../soc/mpi/rtl/verilog/wb/wb/mpi_wb.sv|../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer_endpoint.sv|../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv|../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_request_table.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv|../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv|../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv|../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv|../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_wb.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv|../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv|../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv|../../../../dbg/rtl/verilog/soc/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv|../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv|../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv|../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv|../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv|../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv|../../../../dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv|../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb.sv|../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb_if.sv|../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/mam_wb_adapter.sv|../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv|../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv|../../../../dbg/rtl/verilog/soc/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv|../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv|../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv|../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv|../../../../dbg/rtl/verilog/soc/debug_interface.sv|../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv|../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv|../../../../bench/verilog/glip/glip_channel.sv|../../../../dbg/rtl/verilog/soc/interfaces/or1k/mor1kx_trace_exec.sv|../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv|../../../../rtl/verilog/pkg/config/optimsoc_config.sv|../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv|../../../../rtl/verilog/pkg/arbiter/arb_rr.sv|
R8
!i113 1
o-sv
R9
R10
vbootrom
R1
R11
!i10b 1
!s100 Mz5=DWCUoU0M24Fn0<?fJ0
IP?gRhdYhfKH;aefl08S`[0
R3
!s105 bootrom_v_unit
S1
R0
R4
8../../../../rtl/verilog/soc/bootrom/bootrom.v
F../../../../rtl/verilog/soc/bootrom/bootrom.v
F../../../../rtl/verilog/soc/bootrom/bootrom_code.v
Z17 L0 43
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vdebug_interface
R1
Z18 DXx4 work 11 dii_package 0 22 6SlD[cE^Al@`HNcjOh<g30
DXx4 work 23 debug_interface_sv_unit 0 22 3j?[MOOlQ8NMZ6CnV[ZHG3
R3
r1
!s85 0
31
!i10b 1
!s100 fi@n>R4_C<@_Pg[VIW5l21
I57JNFdZ;:RTWAj8b@jNY[1
!s105 debug_interface_sv_unit
S1
R0
Z19 w1588191184
Z20 8../../../../dbg/rtl/verilog/soc/debug_interface.sv
Z21 F../../../../dbg/rtl/verilog/soc/debug_interface.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xdebug_interface_sv_unit
R1
R18
V3j?[MOOlQ8NMZ6CnV[ZHG3
r1
!s85 0
31
!i10b 1
!s100 JI2Io[^BI6ANFHmAhBVK`3
I3j?[MOOlQ8NMZ6CnV[ZHG3
!i103 1
S1
R0
R19
R20
R21
Z22 L0 42
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vdebug_ring
R1
R18
DXx4 work 18 debug_ring_sv_unit 0 22 0SN1VD5=fU[SF=Ic@zaJY0
R3
r1
!s85 0
31
!i10b 1
!s100 nIoNRfnfC4TVYDLzJK@ca2
Ikzl[QGNEV?]D[I_=iYzUM1
!s105 debug_ring_sv_unit
S1
R0
Z23 w1588191632
Z24 8../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv
Z25 F../../../../dbg/rtl/verilog/soc/interconnect/debug_ring.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vdebug_ring_expand
R1
R18
DXx4 work 25 debug_ring_expand_sv_unit 0 22 gQbl?f@_S;JWK`4GcC9K92
R3
r1
!s85 0
31
!i10b 1
!s100 zGWRDkXb52`A4oOl=_bzI3
IMZLnLGbEeT]lVc@D;<5O>0
!s105 debug_ring_expand_sv_unit
S1
R0
R23
Z26 8../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
Z27 F../../../../dbg/rtl/verilog/soc/interconnect/debug_ring_expand.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xdebug_ring_expand_sv_unit
R1
R18
VgQbl?f@_S;JWK`4GcC9K92
r1
!s85 0
31
!i10b 1
!s100 fo?zcHom<OFKAO]C:C4zA1
IgQbl?f@_S;JWK`4GcC9K92
!i103 1
S1
R0
R23
R26
R27
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xdebug_ring_sv_unit
R1
R18
V0SN1VD5=fU[SF=Ic@zaJY0
r1
!s85 0
31
!i10b 1
!s100 XQ@:n1S9FBWN1]Xn6DImU3
I0SN1VD5=fU[SF=Ic@zaJY0
!i103 1
S1
R0
R23
R24
R25
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vdii_buffer
R1
R18
DXx4 work 18 dii_buffer_sv_unit 0 22 fP1Vg0G58Qd_9R1X;TTUR0
R3
r1
!s85 0
31
!i10b 1
!s100 fDDn[c1WQ=Ho7KW3KzC?R1
Ij6^gTK7c@:BJQeR?<RN[;1
!s105 dii_buffer_sv_unit
S1
R0
R23
Z28 8../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
Z29 F../../../../dbg/rtl/verilog/soc/blocks/buffer/dii_buffer.sv
Z30 L0 45
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xdii_buffer_sv_unit
R1
R18
VfP1Vg0G58Qd_9R1X;TTUR0
r1
!s85 0
31
!i10b 1
!s100 ^AzEkGLBi0`niOVc=?:W`0
IfP1Vg0G58Qd_9R1X;TTUR0
!i103 1
S1
R0
R23
R28
R29
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Ydii_channel_flat
R1
R2
!i10b 1
!s100 dLI?LjLa=:D_bY3IzRe6X2
IWn6>Wh]Z1emEmKA6;V[3k1
R3
!s105 dii_channel_flat_sv_unit
S1
R0
R23
8../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
F../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel_flat.sv
R22
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
Xdii_package
R1
R2
!i10b 1
!s100 ;VQZ?WI;f?ZJJKGYPZbEb3
I6SlD[cE^Al@`HNcjOh<g30
V6SlD[cE^Al@`HNcjOh<g30
S1
R0
R23
8../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
F../../../../dbg/rtl/verilog/soc/interfaces/common/dii_channel.sv
R22
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
Yglip_channel
R1
R2
!i10b 1
!s100 cIFfm6iT2;c2K?WnjC8zD0
Ia19`CI4L5l?BiT4L[9GMN2
R3
!s105 glip_channel_sv_unit
S1
R0
R4
8../../../../bench/verilog/glip/glip_channel.sv
F../../../../bench/verilog/glip/glip_channel.sv
Z31 L0 29
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vglip_tcp_toplevel
R1
R11
!i10b 1
!s100 eHjDIzZh2K958:^h;mB^60
IO3noHN`bdXchM34BQU32:1
R3
!s105 glip_tcp_toplevel_sv_unit
S1
R0
R4
8../../../../bench/verilog/glip/glip_tcp_toplevel.sv
F../../../../bench/verilog/glip/glip_tcp_toplevel.sv
L0 28
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmam_wb_adapter
R1
Z32 DXx4 work 18 optimsoc_functions 0 22 =^:n^f^bHJPlG>N]4iegj2
DXx4 work 22 mam_wb_adapter_sv_unit 0 22 <L]cTN2F;P6D:01_kAT=M3
R3
r1
!s85 0
31
!i10b 1
!s100 GB]J=YPGz5Z>3lA]Gc@UG1
I8g6DkoK3_k^olWhH0oNQ?2
!s105 mam_wb_adapter_sv_unit
S1
R0
R23
Z33 8../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/mam_wb_adapter.sv
Z34 F../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/mam_wb_adapter.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xmam_wb_adapter_sv_unit
R1
R32
V<L]cTN2F;P6D:01_kAT=M3
r1
!s85 0
31
!i10b 1
!s100 @`56zGW^T@MKCogcPc0M<1
I<L]cTN2F;P6D:01_kAT=M3
!i103 1
S1
R0
R23
R33
R34
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx
R1
R11
!i10b 1
!s100 P9]ZKW90YjdTX7TzhblfF2
IgMo9AanK?n6:JjBge>X5E1
R3
!s105 mor1kx_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx.v
F../../../../soc/pu/rtl/verilog/core/mor1kx.v
Z35 L0 18
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_branch_prediction
R1
R2
!i10b 1
!s100 bP@^L[Sg;S;mmOR`1WFKM0
IE^n[b:5P6aDHOEMea@JVC0
R3
!s105 mor1kx_branch_prediction_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_branch_prediction.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_branch_prediction.v
Z36 L0 20
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_branch_predictor_gshare
R1
R2
!i10b 1
!s100 I2Z=lZ7:AdQN;eL:ZWcRR2
Ihza0=0U``MTKGzI@KgLSn3
R3
!s105 mor1kx_branch_predictor_gshare_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_gshare.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_gshare.v
R35
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_branch_predictor_saturation_counter
R1
R2
!i10b 1
!s100 2O<3EUmmD_7MI[8WG[JoP3
I<_7c:ZWSRg4iTfcOJY`=`2
R3
!s105 mor1kx_branch_predictor_saturation_counter_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_saturation_counter.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_saturation_counter.v
Z37 L0 25
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_branch_predictor_simple
R1
R2
!i10b 1
!s100 ?L9Z7ac;WdWQQ1[QQ]37S1
I5XAjH6YfV:J60@;ABDmU@0
R3
!s105 mor1kx_branch_predictor_simple_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_simple.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_branch_predictor_simple.v
Z38 L0 17
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_bus_if_wb32
R1
R2
!i10b 1
!s100 k[_c=JkhJ4Uj`@SL87ke82
Ik`nKnRP91eEQS1LJ;3VRf2
R3
!s105 mor1kx_bus_if_wb32_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_bus_if_wb32.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_bus_if_wb32.v
Z39 L0 19
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_cache_lru
R1
R2
!i10b 1
!s100 ik6^E;g=QGnMMS[bO3[WF0
I1V;e=NH>^nnBJHm:8Ma]K3
R3
!s105 mor1kx_cache_lru_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_cache_lru.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_cache_lru.v
L0 86
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_cfgrs
R1
R2
!i10b 1
!s100 EJ`7]358^lHTXn[;Uk[i>0
IlUE4TfJ_54ZRT8?3jVBaL3
R3
!s105 mor1kx_cfgrs_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_cfgrs.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_cfgrs.v
Z40 L0 24
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_cpu
R1
R2
!i10b 1
!s100 djIi17>Q`2Vj22bISn[__1
IU66<[JDhakW=>e28E0iO`2
R3
!s105 mor1kx_cpu_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_cpu.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_cpu.v
Z41 F../../../../soc/pu/rtl/verilog/core/mor1kx_utils.vh
Z42 L0 21
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_cpu_cappuccino
R1
R2
!i10b 1
!s100 Y42E4@kAXFM1l?La<KcZ12
IIA[Le;EcU4iTFIn8^eG3T3
R3
!s105 mor1kx_cpu_cappuccino_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_cappuccino.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_cappuccino.v
R41
R38
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_cpu_espresso
R1
R2
!i10b 1
!s100 >LD]1Zzg3YfWVXoINd3F`0
Ijo3c6:[Giam119zMB>;PW2
R3
!s105 mor1kx_cpu_espresso_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_espresso.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_espresso.v
R38
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_cpu_prontoespresso
R1
R2
!i10b 1
!s100 SkXhbJ;lR[W_Q@25^0QiM0
IQZ:P9m4=[j6EFO4n2FFT]1
R3
!s105 mor1kx_cpu_prontoespresso_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_prontoespresso.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_cpu_prontoespresso.v
R38
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_ctrl_cappuccino
R1
R2
!i10b 1
!s100 :UK`GoI9nkkeMX;3Qai>R2
I=53GTo6mKSP5a5UJ0_<_82
R3
!s105 mor1kx_ctrl_cappuccino_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_cappuccino.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_cappuccino.v
R31
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_ctrl_espresso
R1
R2
!i10b 1
!s100 zFT]V`[D4`GT^RT1k5Ma=3
I2=[XIg5jeBBCTPghF=Q8V2
R3
!s105 mor1kx_ctrl_espresso_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_espresso.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_espresso.v
Z43 L0 30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_ctrl_prontoespresso
R1
R2
!i10b 1
!s100 @G3BjBV`<23X[?mV_<ZAL0
I2b[06nKIN:LQT_ge=_c[P1
R3
!s105 mor1kx_ctrl_prontoespresso_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_prontoespresso.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_ctrl_prontoespresso.v
R43
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_dcache
R1
R2
!i10b 1
!s100 LBe5<QbW9An_W?<c3RIU31
I5UFM<<BOS[<=<KCJa]nkn0
R3
!s105 mor1kx_dcache_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_dcache.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_dcache.v
R38
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_decode
R1
R2
!i10b 1
!s100 66F3P0nd2zFT_Z?Qme0O33
I?kY7O6eHQcAZK<jKbK?]^2
R3
!s105 mor1kx_decode_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_decode.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_decode.v
R37
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_decode_execute_cappuccino
R1
R2
!i10b 1
!s100 8k@bMWT8:Vd;[aG5PclcG2
IbEW_`Lb3U7>a2L45M_5UT3
R3
!s105 mor1kx_decode_execute_cappuccino_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_decode_execute_cappuccino.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_decode_execute_cappuccino.v
Z44 L0 22
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_dmmu
R1
R2
!i10b 1
!s100 ]dYOZU5PGUWn`PlhF8`WZ0
IfBj6FRfHfioH7W4T744WA1
R3
!s105 mor1kx_dmmu_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_dmmu.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_dmmu.v
Z45 L0 15
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_execute_alu
R1
R2
!i10b 1
!s100 RLzV_OdGO^[EW[<_GzDRF1
IcG8bT>QfPA<5JOU[TF]Z92
R3
!s105 mor1kx_execute_alu_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_execute_alu.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_execute_alu.v
R39
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_execute_ctrl_cappuccino
R1
R2
!i10b 1
!s100 iT;bEkf7dWjGoE2JOdGcc3
I0?W5c?jj]OF9aZdcVn5M[2
R3
!s105 mor1kx_execute_ctrl_cappuccino_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_execute_ctrl_cappuccino.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_execute_ctrl_cappuccino.v
R36
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_fetch_cappuccino
R1
R2
!i10b 1
!s100 BbS[ochh]eU:3VHP7jEz]3
IdZ_J92TK_ZUnJfTjgdUC>1
R3
!s105 mor1kx_fetch_cappuccino_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_cappuccino.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_cappuccino.v
R42
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_fetch_espresso
R1
R2
!i10b 1
!s100 ==3SZi6J^nlT4H4IYHHO;2
I61<@8oXLPZMcND@LP8JhI0
R3
!s105 mor1kx_fetch_espresso_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_espresso.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_espresso.v
R40
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_fetch_prontoespresso
R1
R2
!i10b 1
!s100 IKPeOz;@@L=PUUJ4DcC=@3
Ic?lTkR?RWBYYDHYJGjM?P2
R3
!s105 mor1kx_fetch_prontoespresso_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_prontoespresso.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_prontoespresso.v
R40
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_fetch_tcm_prontoespresso
R1
R2
!i10b 1
!s100 HWz]V2k@G6LbacAD]VKT>3
IQVXlN9kML4e]E^L?2l>XJ1
R3
!s105 mor1kx_fetch_tcm_prontoespresso_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_tcm_prontoespresso.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_fetch_tcm_prontoespresso.v
L0 39
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_icache
R1
R2
!i10b 1
!s100 S^lh?SZZ_Ad<kF_cMi[2X3
Il:>@P;h[E>VW<`kKYzOk<3
R3
!s105 mor1kx_icache_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_icache.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_icache.v
R38
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_immu
R1
R2
!i10b 1
!s100 am26zjzI6c9:]I>_kfdDe3
IN?hoQG4ULAGObb;MoRQ1C1
R3
!s105 mor1kx_immu_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_immu.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_immu.v
R45
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_lsu_cappuccino
R1
R2
!i10b 1
!s100 22VlzGN:bF2ZHzUVNhB[h3
IF9c2Ml<^Ml]R6[YfMUiLV2
R3
!s105 mor1kx_lsu_cappuccino_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_lsu_cappuccino.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_lsu_cappuccino.v
R42
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_lsu_espresso
R1
R2
!i10b 1
!s100 d<a_Aecz2h?UclRo3fa0d1
Ik]YXSHfe00EE==i9BRjRD3
R3
!s105 mor1kx_lsu_espresso_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_lsu_espresso.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_lsu_espresso.v
R44
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_module
R1
Z46 DXx4 work 12 opensocdebug 0 22 cgSh]e42TOY?l5=MM37@_2
DXx4 work 21 mor1kx_module_sv_unit 0 22 >`RDSUK>eMzXg<;CdzQLg0
R3
r1
!s85 0
31
!i10b 1
!s100 R9Q7egMIM[4nH7f4mYV=z0
I?J2bVJDT<ozghbOV<Se?O1
!s105 mor1kx_module_sv_unit
S1
R0
R13
Z47 8../../../../soc/pu/rtl/verilog/core/module/mor1kx_module.sv
Z48 F../../../../soc/pu/rtl/verilog/core/module/mor1kx_module.sv
L0 3
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xmor1kx_module_sv_unit
R1
R46
V>`RDSUK>eMzXg<;CdzQLg0
r1
!s85 0
31
!i10b 1
!s100 QdlY7b8[k;ch=Cfmj:S>20
I>`RDSUK>eMzXg<;CdzQLg0
!i103 1
S1
R0
R13
R47
R48
L0 1
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_pcu
R1
R2
!i10b 1
!s100 PSl@1QSAKOK@oZ@oPk4EL2
IUW^HdhgUo=C;Cie^bYU:Q3
R3
!s105 mor1kx_pcu_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_pcu.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_pcu.v
R38
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_pic
R1
R2
!i10b 1
!s100 L?TOn29WY`]dRn=OC0O<n3
IG9L?G:oYH4SOnomXozlDV1
R3
!s105 mor1kx_pic_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_pic.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_pic.v
R38
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_rf_cappuccino
R1
R2
!i10b 1
!s100 A6MiJ?6i1iJV[d85Rg4<F2
IHf5GAV4mGROFYYao0eCMY3
R3
!s105 mor1kx_rf_cappuccino_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_rf_cappuccino.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_rf_cappuccino.v
R41
R39
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_rf_espresso
R1
R11
!i10b 1
!s100 DK@ahiS8WIJL;0NPSGB[D2
I81[eJ=03`J>3mK>V:T1h51
R3
!s105 mor1kx_rf_espresso_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_rf_espresso.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_rf_espresso.v
R39
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_simple_dpram_sclk
R1
R11
!i10b 1
!s100 <_Ell^:YG=h7ioLQN0`4o3
I:^zRQ`VOK:I8@[UjAS=B10
R3
!s105 mor1kx_simple_dpram_sclk_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_simple_dpram_sclk.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_simple_dpram_sclk.v
R45
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_store_buffer
R1
R11
!i10b 1
!s100 H:E]7M9TnXR1PW:iePbIE1
ImJPeZ0CFbiNS<YX=]]Q0i0
R3
!s105 mor1kx_store_buffer_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_store_buffer.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_store_buffer.v
L0 16
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_ticktimer
R1
R11
!i10b 1
!s100 N[9@48[W3?J`K4R5>gFDO0
IbEAaj4IZz@ol]UfDhi7E=0
R3
!s105 mor1kx_ticktimer_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_ticktimer.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_ticktimer.v
R38
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_true_dpram_sclk
R1
R11
!i10b 1
!s100 8ieIB;B[a=>2<6bKiNb4H1
I^S]JU[TiV<NT_c?TzPU0V3
R3
!s105 mor1kx_true_dpram_sclk_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_true_dpram_sclk.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_true_dpram_sclk.v
L0 13
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_wb_mux_cappuccino
R1
R11
!i10b 1
!s100 9o_m?l?L_?QnI<bQXDj=F2
INN6TahfGQEk572>oThmm[0
R3
!s105 mor1kx_wb_mux_cappuccino_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_wb_mux_cappuccino.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_wb_mux_cappuccino.v
R39
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmor1kx_wb_mux_espresso
R1
R11
!i10b 1
!s100 Q29M30dkRUQh26m>kNKoP0
I]a?L4IP33K8G?Fg5bSAOV1
R3
!s105 mor1kx_wb_mux_espresso_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/mor1kx_wb_mux_espresso.v
F../../../../soc/pu/rtl/verilog/core/mor1kx_wb_mux_espresso.v
R39
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpi_buffer
R1
R2
!i10b 1
!s100 U:`?PWiKBA0JO7A7<g?4]2
I<EU8EIeKnYLI22^Q<bz_n0
R3
!s105 mpi_buffer_sv_unit
S1
R0
Z49 w1588188808
8../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer.sv
F../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer.sv
R30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpi_buffer_endpoint
R1
R2
!i10b 1
!s100 14d2GQO9HQhkRLTGENjP@3
IMUlP0_@71MG4m9?<[85652
R3
!s105 mpi_buffer_endpoint_sv_unit
S1
R0
R49
8../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer_endpoint.sv
F../../../../soc/mpi/rtl/verilog/wb/core/mpi_buffer_endpoint.sv
R30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpi_wb
R1
R2
!i10b 1
!s100 nE[dAMhC=]BB0Xh?N6h;>2
I=Holk@Pif1GN7S;08NVYo3
R3
!s105 mpi_wb_sv_unit
S1
R0
R49
8../../../../soc/mpi/rtl/verilog/wb/wb/mpi_wb.sv
F../../../../soc/mpi/rtl/verilog/wb/wb/mpi_wb.sv
R17
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_initiator_nocreq
R1
R2
!i10b 1
!s100 TLl:fiigi3d2;Tf]QSncI1
IWJ]dMRk@3GMWTj^7JQGkK1
R3
!s105 mpsoc_dma_initiator_nocreq_sv_unit
S1
R0
Z50 w1588188806
8../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv
F../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_initiator_nocreq.sv
Z51 L0 47
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_packet_buffer
R1
R2
!i10b 1
!s100 M]3hHXJ9JcBKH6cO30jmX1
Ik49VXI0SBKNkn8_hz;gUX3
R3
!s105 mpsoc_dma_packet_buffer_sv_unit
S1
R0
R50
8../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv
F../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_packet_buffer.sv
R51
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_request_table
R1
R2
!i10b 1
!s100 VLCaDfz[OQGad;1Yb^fE=3
IeD69e]<l:eC7L9oSC02Df3
R3
!s105 mpsoc_dma_request_table_sv_unit
S1
R0
R50
8../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_request_table.sv
F../../../../soc/dma/rtl/verilog/wb/core/mpsoc_dma_request_table.sv
R51
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_initiator
R1
R2
!i10b 1
!s100 Vdo12IlD5k2GZRcKR0QTc0
I@KHOTg@5MCc5G=NE76Fdk1
R3
!s105 mpsoc_dma_wb_initiator_sv_unit
S1
R0
R50
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator.sv
R30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_initiator_nocres
R1
R2
!i10b 1
!s100 o=3jNeAVU8nnQWVC8:a3Z3
IdRUIXR2_ID2VgfhGJ5mB11
R3
!s105 mpsoc_dma_wb_initiator_nocres_sv_unit
S1
R0
R50
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_nocres.sv
R30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_initiator_req
R1
R2
!i10b 1
!s100 8>PC>OIcZ_>RU^BHYofRg3
I89`Ce<Um6W46l@ah<bRG<3
R3
!s105 mpsoc_dma_wb_initiator_req_sv_unit
S1
R0
R50
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_initiator_req.sv
R30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_interface
R1
R2
!i10b 1
!s100 `5BoQNoEEGZJO]c`0=bjF1
IfJm;mRRKCe^?0PPbmcMi81
R3
!s105 mpsoc_dma_wb_interface_sv_unit
S1
R0
R50
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_interface.sv
R30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_target
R1
R2
!i10b 1
!s100 fc>1T8l_8nOP[2MnNT:;X2
I6G9>Y^lCQD6n:bWFRKBQm1
R3
!s105 mpsoc_dma_wb_target_sv_unit
S1
R0
R50
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_target.sv
R30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vmpsoc_dma_wb_top
R1
R2
!i10b 1
!s100 1<EOP::GYF2iNg97cgB^O1
Il6ZJ>2JLL01OXf79lg?R@0
R3
!s105 mpsoc_dma_wb_top_sv_unit
S1
R0
R50
8../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv
F../../../../soc/dma/rtl/verilog/wb/wb/mpsoc_dma_wb_top.sv
R30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vnetworkadapter_conf
R1
R32
Z52 DXx4 work 15 optimsoc_config 0 22 _6VR4S>GFh2[KWTSBoGbZ3
DXx4 work 27 networkadapter_conf_sv_unit 0 22 <UMIA<4gZCAC6>c:g7a1b3
R3
r1
!s85 0
31
!i10b 1
!s100 oZS7cdlh9@hz1ILX[CnTG0
ID;kWK=P;1E:@TQelb`G873
!s105 networkadapter_conf_sv_unit
S1
R0
R4
Z53 8../../../../rtl/verilog/soc/adapter/networkadapter_conf.sv
Z54 F../../../../rtl/verilog/soc/adapter/networkadapter_conf.sv
L0 83
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xnetworkadapter_conf_sv_unit
R1
R32
R52
V<UMIA<4gZCAC6>c:g7a1b3
r1
!s85 0
31
!i10b 1
!s100 LzJi2EJ@`R=_KYVJ:c]^P3
I<UMIA<4gZCAC6>c:g7a1b3
!i103 1
S1
R0
R4
R53
R54
L0 81
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vnetworkadapter_ct
R1
R32
R52
DXx4 work 25 networkadapter_ct_sv_unit 0 22 GGOK>k<0m9j5D6<HDF_;33
R3
r1
!s85 0
31
!i10b 1
!s100 6E?oK<[Wj?Z1;f_9j3L`>2
IW4HRAS=d83H8`Pkc8^e<l1
!s105 networkadapter_ct_sv_unit
S1
R0
R4
Z55 8../../../../rtl/verilog/soc/adapter/networkadapter_ct.sv
Z56 F../../../../rtl/verilog/soc/adapter/networkadapter_ct.sv
R30
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xnetworkadapter_ct_sv_unit
R1
R32
R52
VGGOK>k<0m9j5D6<HDF_;33
r1
!s85 0
31
!i10b 1
!s100 YmOMQ[i1Waej]h1g6U0XK2
IGGOK>k<0m9j5D6<HDF_;33
!i103 1
S1
R0
R4
R55
R56
R17
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vnoc_buffer
R1
R2
!i10b 1
!s100 Ld<Pn3166K`e33M8RAU`;0
IXQ91ScDzN^]R8^2`Sjg[l1
R3
!s105 noc_buffer_sv_unit
S1
R0
Z57 w1588188809
8../../../../soc/noc/rtl/verilog/core/noc_buffer.sv
F../../../../soc/noc/rtl/verilog/core/noc_buffer.sv
R30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vnoc_demux
R1
R2
!i10b 1
!s100 @@JUk6K2Gbg_<Ye53JbLh2
I8;oRT:3g51nke8S][>PMZ2
R3
!s105 noc_demux_sv_unit
S1
R0
R13
8../../../../soc/noc/rtl/verilog/core/noc_demux.sv
F../../../../soc/noc/rtl/verilog/core/noc_demux.sv
R5
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vnoc_mesh4d
R1
R2
!i10b 1
!s100 IcoISLBOM7elN1fRA78_O1
IXQ6C:D9[W;Y1`c@IZNa^j3
R3
!s105 noc_mesh4d_sv_unit
S1
R0
R57
8../../../../soc/noc/rtl/verilog/topology/noc_mesh4d.sv
F../../../../soc/noc/rtl/verilog/topology/noc_mesh4d.sv
R5
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vnoc_mux
R1
R2
!i10b 1
!s100 z[G?:GLJEGzJiC]7YICF00
InYeLBnHGA4_f1j8oRH]Y@1
R3
!s105 noc_mux_sv_unit
S1
R0
R57
8../../../../soc/noc/rtl/verilog/core/noc_mux.sv
F../../../../soc/noc/rtl/verilog/core/noc_mux.sv
R5
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vnoc_router
R1
R2
!i10b 1
!s100 LPTkU<o:Bk9[FeYG5bob23
I11VH^Wc44f3eSFfg^63LQ1
R3
!s105 noc_router_sv_unit
S1
R0
R57
8../../../../soc/noc/rtl/verilog/router/noc_router.sv
F../../../../soc/noc/rtl/verilog/router/noc_router.sv
R5
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vnoc_router_input
R1
R2
!i10b 1
!s100 hmnWg13L?D2EZzcJbedCD0
I74lK8D9ge4IVW6Ce9oDKD0
R3
!s105 noc_router_input_sv_unit
S1
R0
R57
8../../../../soc/noc/rtl/verilog/router/noc_router_input.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_input.sv
R5
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vnoc_router_lookup
R1
R2
!i10b 1
!s100 S1HGZ^5S>SB7ebN<g6j0z0
IjP?8K92[F3aNlCAmcZSm<1
R3
!s105 noc_router_lookup_sv_unit
S1
R0
R57
8../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_lookup.sv
R5
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vnoc_router_lookup_slice
R1
R2
!i10b 1
!s100 @Co4F@>:lHL2W;`cQAH[42
I6_37PzLAM=b>HBP=[UJII2
R3
!s105 noc_router_lookup_slice_sv_unit
S1
R0
R57
8../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_lookup_slice.sv
R5
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vnoc_router_output
R1
R2
!i10b 1
!s100 >BoLO[NW<`iKQEWF@nFNj2
I?DL<EHdEc[2;1hUgL1fi02
R3
!s105 noc_router_output_sv_unit
S1
R0
R57
8../../../../soc/noc/rtl/verilog/router/noc_router_output.sv
F../../../../soc/noc/rtl/verilog/router/noc_router_output.sv
R5
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vnoc_vchannel_mux
R1
R2
!i10b 1
!s100 lk5zeZFZ=<FhXazN=2P[f3
IWR@dZN?I_R<?8D51@m><a3
R3
!s105 noc_vchannel_mux_sv_unit
S1
R0
R57
8../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv
F../../../../soc/noc/rtl/verilog/core/noc_vchannel_mux.sv
R5
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
Xopensocdebug
R1
R2
!i10b 1
!s100 kC;EgNGZL7NZ_d8z2PBNH1
IcgSh]e42TOY?l5=MM37@_2
VcgSh]e42TOY?l5=MM37@_2
S1
R0
R23
8../../../../dbg/rtl/verilog/soc/interfaces/or1k/mor1kx_trace_exec.sv
F../../../../dbg/rtl/verilog/soc/interfaces/or1k/mor1kx_trace_exec.sv
R22
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
Xoptimsoc_config
R1
R32
R2
!i10b 1
!s100 :Z0FcZOYc5anBnz:aMO`21
I_6VR4S>GFh2[KWTSBoGbZ3
V_6VR4S>GFh2[KWTSBoGbZ3
S1
R0
R4
8../../../../rtl/verilog/pkg/config/optimsoc_config.sv
F../../../../rtl/verilog/pkg/config/optimsoc_config.sv
R30
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
Xoptimsoc_constants
R1
R2
!i10b 1
!s100 Uoj8gY5H3]H=eonSH^JGg1
IllVd:Lf8S>2eO;@_M>dV@0
VllVd:Lf8S>2eO;@_M>dV@0
S1
R0
R4
8../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv
F../../../../rtl/verilog/pkg/constants/optimsoc_constants.sv
R31
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
Xoptimsoc_functions
R1
R2
!i10b 1
!s100 P7j1lkG<RBfk><FEagJzQ2
I=^:n^f^bHJPlG>N]4iegj2
V=^:n^f^bHJPlG>N]4iegj2
S1
R0
R4
8../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv
F../../../../rtl/verilog/pkg/functions/optimsoc_functions.sv
R43
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vor1k_mpsoc4d
R1
R18
R32
R52
DXx4 work 20 or1k_mpsoc4d_sv_unit 0 22 zbC9cz6geW6jQ0FQ63Rfj3
R3
r1
!s85 0
31
!i10b 1
!s100 [o6C[[jCCOe63Pen6YaW_3
IRjckAPNV=[L5X6Th][C893
!s105 or1k_mpsoc4d_sv_unit
S1
R0
R4
Z58 8../../../../rtl/verilog/mpsoc/or1k_mpsoc4d.sv
Z59 F../../../../rtl/verilog/mpsoc/or1k_mpsoc4d.sv
Z60 L0 46
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xor1k_mpsoc4d_sv_unit
R1
R18
R32
R52
VzbC9cz6geW6jQ0FQ63Rfj3
r1
!s85 0
31
!i10b 1
!s100 bMI;m=8gVV3;Q9^K[nk212
IzbC9cz6geW6jQ0FQ63Rfj3
!i103 1
S1
R0
R4
R58
R59
R17
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vor1k_mpsoc4d_testbench
R1
R18
R46
R32
R52
DXx4 work 30 or1k_mpsoc4d_testbench_sv_unit 0 22 D<VIcEL=BCZD;SNJZm6Hi3
R3
r1
!s85 0
31
!i10b 1
!s100 Dba29R=B_I:Ca[F_h`O>m3
IHNSd52>KD::28CkN1>>ai0
!s105 or1k_mpsoc4d_testbench_sv_unit
S1
R0
R4
Z61 8../../../../bench/verilog/or1k_mpsoc4d_testbench.sv
Z62 F../../../../bench/verilog/or1k_mpsoc4d_testbench.sv
Z63 L0 48
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xor1k_mpsoc4d_testbench_sv_unit
R1
R18
R46
R32
R52
VD<VIcEL=BCZD;SNJZm6Hi3
r1
!s85 0
31
!i10b 1
!s100 1;E[<<GZK53SQQ>dZZkdR1
ID<VIcEL=BCZD;SNJZm6Hi3
!i103 1
S1
R0
R4
R61
R62
R17
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vor1k_tile
R1
R18
R46
R32
R52
DXx4 work 17 or1k_tile_sv_unit 0 22 X=O`8EkJQK?YkXEGUfWVb0
R3
r1
!s85 0
31
!i10b 1
!s100 PD1dYml]C]Ll<hdl6C[HY1
I7M@aB0VWmjmD1:UjG]Wb`0
!s105 or1k_tile_sv_unit
S1
R0
R4
Z64 8../../../../rtl/verilog/soc/or1k_tile.sv
Z65 F../../../../rtl/verilog/soc/or1k_tile.sv
R63
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xor1k_tile_sv_unit
R1
R18
R46
R32
R52
VX=O`8EkJQK?YkXEGUfWVb0
r1
!s85 0
31
!i10b 1
!s100 BHgGcL2=Udk`?N]TL^;Kf1
IX=O`8EkJQK?YkXEGUfWVb0
!i103 1
S1
R0
R4
R64
R65
R17
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_ctm
R1
R18
DXx4 work 15 osd_ctm_sv_unit 0 22 R__cBQAKd?g:Wl1B7g66A2
R3
r1
!s85 0
31
!i10b 1
!s100 7@e6f5YR1e5Y>914U]V:k0
IPmUNbOmMoZCT;Z7`WYzYk2
!s105 osd_ctm_sv_unit
S1
R0
R23
Z66 8../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
Z67 F../../../../dbg/rtl/verilog/soc/modules/ctm/common/osd_ctm.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_ctm_mor1kx
R1
R18
R46
DXx4 work 22 osd_ctm_mor1kx_sv_unit 0 22 cG6PkXOChj<FeZ=WA]dH]2
R3
r1
!s85 0
31
!i10b 1
!s100 V7hoUn4Bl^kn`g2OL6JHM1
I19^6oNPA2G@XdX0E6WYz91
!s105 osd_ctm_mor1kx_sv_unit
S1
R0
R23
Z68 8../../../../dbg/rtl/verilog/soc/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv
Z69 F../../../../dbg/rtl/verilog/soc/modules/ctm/or1k/mor1kx/osd_ctm_mor1kx.sv
R30
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_ctm_mor1kx_sv_unit
R1
R18
R46
VcG6PkXOChj<FeZ=WA]dH]2
r1
!s85 0
31
!i10b 1
!s100 7AUIG5Rkf`Z1H0lTUG^en0
IcG6PkXOChj<FeZ=WA]dH]2
!i103 1
S1
R0
R23
R68
R69
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_ctm_sv_unit
R1
R18
VR__cBQAKd?g:Wl1B7g66A2
r1
!s85 0
31
!i10b 1
!s100 zIcQ`B1FnG6h=Rc@f:dQ_0
IR__cBQAKd?g:Wl1B7g66A2
!i103 1
S1
R0
R23
R66
R67
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_dem_uart
R1
R18
DXx4 work 20 osd_dem_uart_sv_unit 0 22 F[3?aRf>ECzaFD>@2<e>a3
R3
r1
!s85 0
31
!i10b 1
!s100 ^>bl8Di^9W?No[>4h0n9H2
I:LL<GM4zngP@oXX`UHjg61
!s105 osd_dem_uart_sv_unit
S1
R0
R23
Z70 8../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
Z71 F../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_dem_uart_16550
R1
R18
DXx4 work 26 osd_dem_uart_16550_sv_unit 0 22 HUc9j^K>RnKSFU4Ha3cV]2
R3
r1
!s85 0
31
!i10b 1
!s100 6E7[e@lY`^g<3=cN>;XNo3
IWzCV_oR0[F0ma=G;cFIkK3
!s105 osd_dem_uart_16550_sv_unit
S1
R0
R23
Z72 8../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
Z73 F../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_16550.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_dem_uart_16550_sv_unit
R1
R18
VHUc9j^K>RnKSFU4Ha3cV]2
r1
!s85 0
31
!i10b 1
!s100 0LzJRzlkdi5GoPlFSN3o<3
IHUc9j^K>RnKSFU4Ha3cV]2
!i103 1
S1
R0
R23
R72
R73
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_dem_uart_sv_unit
R1
R18
VF[3?aRf>ECzaFD>@2<e>a3
r1
!s85 0
31
!i10b 1
!s100 M4@i6g]P`5FdZQU77CSoE0
IF[3?aRf>ECzaFD>@2<e>a3
!i103 1
S1
R0
R23
R70
R71
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_dem_uart_wb
R1
R18
DXx4 work 23 osd_dem_uart_wb_sv_unit 0 22 QQEmEm2YSdDeg>EW5O_B80
R3
r1
!s85 0
31
!i10b 1
!s100 109CJSCGRK2<UjK8a_6311
I:cieOXWDle1KTXib7adTR2
!s105 osd_dem_uart_wb_sv_unit
S1
R0
R23
Z74 8../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_wb.sv
Z75 F../../../../dbg/rtl/verilog/soc/modules/dem_uart/osd_dem_uart_wb.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_dem_uart_wb_sv_unit
R1
R18
VQQEmEm2YSdDeg>EW5O_B80
r1
!s85 0
31
!i10b 1
!s100 f1^l3j;O5]2Y01zEmgE9J0
IQQEmEm2YSdDeg>EW5O_B80
!i103 1
S1
R0
R23
R74
R75
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_event_packetization
R1
R18
DXx4 work 31 osd_event_packetization_sv_unit 0 22 :QML0l^:Q>N]KW:Eo9f3E1
R3
r1
!s85 0
31
!i10b 1
!s100 @HCN>K6=mkN<a:gM0@Fjc1
IS<0[kZJR6B7ilCO`17lH81
!s105 osd_event_packetization_sv_unit
S1
R0
R23
Z76 8../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
Z77 F../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_event_packetization_fixedwidth
R1
R18
DXx4 work 42 osd_event_packetization_fixedwidth_sv_unit 0 22 NgLh_3Z9fBmCECR9g5_Uc1
R3
r1
!s85 0
31
!i10b 1
!s100 DJ823XMKPKG0glgkD4J4K3
I78PBW0ge_^IWnW>Yf7lGA2
!s105 osd_event_packetization_fixedwidth_sv_unit
S1
R0
R23
Z78 8../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
Z79 F../../../../dbg/rtl/verilog/soc/blocks/eventpacket/osd_event_packetization_fixedwidth.sv
L0 58
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_event_packetization_fixedwidth_sv_unit
R1
R18
VNgLh_3Z9fBmCECR9g5_Uc1
r1
!s85 0
31
!i10b 1
!s100 c_J>15Vd]_:FXRAZ1L?Db1
INgLh_3Z9fBmCECR9g5_Uc1
!i103 1
S1
R0
R23
R78
R79
L0 56
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_event_packetization_sv_unit
R1
R18
V:QML0l^:Q>N]KW:Eo9f3E1
r1
!s85 0
31
!i10b 1
!s100 ;Tl=;YDK9F6U^Sjde^M7[1
I:QML0l^:Q>N]KW:Eo9f3E1
!i103 1
S1
R0
R23
R76
R77
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_fifo
R1
R2
!i10b 1
!s100 >SNQOEXgIJ7A>0EIZb^?V0
I<P[7b[I:8`EE]GM@UX@<f2
R3
!s105 osd_fifo_sv_unit
S1
R0
R23
8../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
F../../../../dbg/rtl/verilog/soc/blocks/buffer/osd_fifo.sv
R22
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_him
R1
R18
DXx4 work 15 osd_him_sv_unit 0 22 aIMd0ce3UhJ6M4e0oaj500
R3
r1
!s85 0
31
!i10b 1
!s100 PJ0LT0:410ha0JaYQdRMW0
IlWU`XLT?ETnBhEIB4`=Co3
!s105 osd_him_sv_unit
S1
R0
R23
Z80 8../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv
Z81 F../../../../dbg/rtl/verilog/soc/modules/him/osd_him.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_him_sv_unit
R1
R18
VaIMd0ce3UhJ6M4e0oaj500
r1
!s85 0
31
!i10b 1
!s100 l6fooA=fANmHB60UKlcmU1
IaIMd0ce3UhJ6M4e0oaj500
!i103 1
S1
R0
R23
R80
R81
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_mam
R1
R18
DXx4 work 15 osd_mam_sv_unit 0 22 NWj38IBDHN5i;7:j1<J3J1
R3
r1
!s85 0
31
!i10b 1
!s100 [X6jTZ^`6V2P1K78of7N]2
I1W>AF>3MfTmUa]ToPS_[91
!s105 osd_mam_sv_unit
S1
R0
R23
Z82 8../../../../dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
Z83 F../../../../dbg/rtl/verilog/soc/modules/mam/common/osd_mam.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_mam_sv_unit
R1
R18
VNWj38IBDHN5i;7:j1<J3J1
r1
!s85 0
31
!i10b 1
!s100 UEf3nHH2U=T1DXfTEZK493
INWj38IBDHN5i;7:j1<J3J1
!i103 1
S1
R0
R23
R82
R83
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_mam_wb
R1
R18
DXx4 work 18 osd_mam_wb_sv_unit 0 22 gn=:oSdeef5ToU[1a`Mi43
R3
r1
!s85 0
31
!i10b 1
!s100 FZ^bcF]LiHA2W0;2_>e@S1
I_OUYW[aAgm6BY^@_2MmE90
!s105 osd_mam_wb_sv_unit
S1
R0
R23
Z84 8../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb.sv
Z85 F../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_mam_wb_if
R1
R2
!i10b 1
!s100 Ifo`ji8j`kjWDYn^M;nY33
I17n4DFY;ocg>dSFSV^aSU0
R3
!s105 osd_mam_wb_if_sv_unit
S1
R0
R23
8../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb_if.sv
F../../../../dbg/rtl/verilog/soc/modules/mam/wishbone/osd_mam_wb_if.sv
R22
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_mam_wb_sv_unit
R1
R18
Vgn=:oSdeef5ToU[1a`Mi43
r1
!s85 0
31
!i10b 1
!s100 i2i9X=cm0NRG[U3^mO2L40
Ign=:oSdeef5ToU[1a`Mi43
!i103 1
S1
R0
R23
R84
R85
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_regaccess
R1
R18
DXx4 work 21 osd_regaccess_sv_unit 0 22 24A4DF38?T91VTZez<]H22
R3
r1
!s85 0
31
!i10b 1
!s100 9`9Q]F4nWQX@NIcjQb6bS0
Ic=Rk4ni:EUk9UG?;KAA?c3
!s105 osd_regaccess_sv_unit
S1
R0
R23
Z86 8../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
Z87 F../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_regaccess_demux
R1
R18
DXx4 work 27 osd_regaccess_demux_sv_unit 0 22 UdIU7PPiLNFIn9M7n=B@[0
R3
r1
!s85 0
31
!i10b 1
!s100 `?lD`EoJleUQQA6[Vj9b61
IMXYEUJ[8[bOjPN[_4h6_j3
!s105 osd_regaccess_demux_sv_unit
S1
R0
R23
Z88 8../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
Z89 F../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_demux.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_regaccess_demux_sv_unit
R1
R18
VUdIU7PPiLNFIn9M7n=B@[0
r1
!s85 0
31
!i10b 1
!s100 V0Y<19hL2Ii2<:1H4ADkj3
IUdIU7PPiLNFIn9M7n=B@[0
!i103 1
S1
R0
R23
R88
R89
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_regaccess_layer
R1
R18
DXx4 work 27 osd_regaccess_layer_sv_unit 0 22 :aQl?@`Y=Z=D6c]^Tm=ME2
R3
r1
!s85 0
31
!i10b 1
!s100 ilWCVA5NodhHzJffbNc;B1
I8n[2Z]A`V1[JE`Yl6bDFZ1
!s105 osd_regaccess_layer_sv_unit
S1
R0
R23
Z90 8../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
Z91 F../../../../dbg/rtl/verilog/soc/blocks/regaccess/osd_regaccess_layer.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_regaccess_layer_sv_unit
R1
R18
V:aQl?@`Y=Z=D6c]^Tm=ME2
r1
!s85 0
31
!i10b 1
!s100 0<3lM7DFLUEYSeo2zo>Tn3
I:aQl?@`Y=Z=D6c]^Tm=ME2
!i103 1
S1
R0
R23
R90
R91
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_regaccess_sv_unit
R1
R18
V24A4DF38?T91VTZez<]H22
r1
!s85 0
31
!i10b 1
!s100 EW<EdeWJJccP3<<G8kmXz0
I24A4DF38?T91VTZez<]H22
!i103 1
S1
R0
R23
R86
R87
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_scm
R1
R18
DXx4 work 15 osd_scm_sv_unit 0 22 Da0[A95j6n_OCYg>lHjLN1
R3
r1
!s85 0
31
!i10b 1
!s100 =;CUgUh=zlOTFL8Y7cWYF2
IdL53a@l7bFQdFh8CA5I>Y3
!s105 osd_scm_sv_unit
S1
R0
R23
Z92 8../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
Z93 F../../../../dbg/rtl/verilog/soc/modules/scm/osd_scm.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_scm_sv_unit
R1
R18
VDa0[A95j6n_OCYg>lHjLN1
r1
!s85 0
31
!i10b 1
!s100 naAdoZPmDRD6Q3Xf_Z8bM0
IDa0[A95j6n_OCYg>lHjLN1
!i103 1
S1
R0
R23
R92
R93
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_stm
R1
R18
DXx4 work 15 osd_stm_sv_unit 0 22 e^?FQU<?zMQ2Wi`1RA:ZX0
R3
r1
!s85 0
31
!i10b 1
!s100 KI_]dOA3S`GC:a_i?aHVj0
InP:Fz9T_aHI_874Xc>1cY2
!s105 osd_stm_sv_unit
S1
R0
R23
Z94 8../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
Z95 F../../../../dbg/rtl/verilog/soc/modules/stm/common/osd_stm.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_stm_mor1kx
R1
R18
R46
DXx4 work 22 osd_stm_mor1kx_sv_unit 0 22 QCg7ma_DLQl_cZ;j6_C8j3
R3
r1
!s85 0
31
!i10b 1
!s100 nL;;YOmSJRG]8]jI6ajmQ3
I@iS1<Wako:DUCUC=G[^?P1
!s105 osd_stm_mor1kx_sv_unit
S1
R0
R23
Z96 8../../../../dbg/rtl/verilog/soc/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv
Z97 F../../../../dbg/rtl/verilog/soc/modules/stm/or1k/mor1kx/osd_stm_mor1kx.sv
R30
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_stm_mor1kx_sv_unit
R1
R18
R46
VQCg7ma_DLQl_cZ;j6_C8j3
r1
!s85 0
31
!i10b 1
!s100 NVNH4z9JRfcRl?>VlA90[2
IQCg7ma_DLQl_cZ;j6_C8j3
!i103 1
S1
R0
R23
R96
R97
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xosd_stm_sv_unit
R1
R18
Ve^?FQU<?zMQ2Wi`1RA:ZX0
r1
!s85 0
31
!i10b 1
!s100 2PhEULWC?H3gQSb?j7ZFQ0
Ie^?FQU<?zMQ2Wi`1RA:ZX0
!i103 1
S1
R0
R23
R94
R95
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_timestamp
R1
R2
!i10b 1
!s100 jXCN1E<_KEWa2fHL0P9OW2
Ie]Q4jS;hX@8A_l`CKPm?L1
R3
!s105 osd_timestamp_sv_unit
S1
R0
R23
8../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
F../../../../dbg/rtl/verilog/soc/blocks/timestamp/osd_timestamp.sv
R22
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vosd_tracesample
R1
R2
!i10b 1
!s100 lkCQ4zF0k@d7Uc1=P9zj[0
I1kKXc9lDmfnhONjbNXQZT2
R3
!s105 osd_tracesample_sv_unit
S1
R0
R23
8../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
F../../../../dbg/rtl/verilog/soc/blocks/tracesample/osd_tracesample.sv
R22
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vpfpu32_addsub
R1
R11
!i10b 1
!s100 ?Sh<26j4onTn6L_>A^nJN2
IeN]U`FLDDhmCK0zOeYhe02
R3
!s105 pfpu32_addsub_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_addsub.v
F../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_addsub.v
R63
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vpfpu32_f2i
R1
R11
!i10b 1
!s100 >g4KA@hTz]I=6J`8R`A`b1
IAg?_Km_KPI_B[EA_dJ]k?1
R3
!s105 pfpu32_f2i_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_f2i.v
F../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_f2i.v
Z98 L0 37
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vpfpu32_fcmp
R1
R11
!i10b 1
!s100 :X>D?ehaUdjH0lm:2c?_c3
IYfh8zX:XM<0ILQ44eQdTk2
R3
!s105 pfpu32_cmp_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_cmp.v
F../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_cmp.v
R60
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vpfpu32_i2f
R1
R11
!i10b 1
!s100 GJUlinjzoeY3VAh_gVd:J2
I<?9LI3iDj]V]dGlJzWG7N1
R3
!s105 pfpu32_i2f_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_i2f.v
F../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_i2f.v
R98
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vpfpu32_muldiv
R1
R11
!i10b 1
!s100 f;m8Xc11HgP?1NDHjnzD01
I_P4I0gCbWhee4m;:8HTD_2
R3
R12
S1
R0
R13
R14
R15
L0 41
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vpfpu32_rnd
R1
R11
!i10b 1
!s100 AQ5oFGfX@j;IOaJ>eQ?0E1
I28<VUcem5G<kZ;Yh?:ojN1
R3
!s105 pfpu32_rnd_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_rnd.v
F../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_rnd.v
L0 40
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vpfpu32_top
R1
R11
!i10b 1
!s100 mW>H5RlBllfhT43;8cPHf0
IR@B^C^`lRLaeh?`hZ6n;?3
R3
!s105 pfpu32_top_v_unit
S1
R0
R13
8../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_top.v
F../../../../soc/pu/rtl/verilog/core/pfpu32/pfpu32_top.v
L0 49
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vr3_checker
R1
R11
!i10b 1
!s100 `4j<0CozFh=Je;KFo^Kkf3
I6cLFoS5oCJmYocmn8SVnX1
R3
!s105 r3_checker_v_unit
S1
R0
R4
8../../../../bench/verilog/monitor/r3_checker.v
F../../../../bench/verilog/monitor/r3_checker.v
R43
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vring_router
R1
R18
DXx4 work 19 ring_router_sv_unit 0 22 l<CP6EPV[NNQ7QQ<RYhnU3
R3
r1
!s85 0
31
!i10b 1
!s100 jQ^zK6BCZ141?9zIaT`gR1
I2HaJ5S^>3gm6YCP4;abDM1
!s105 ring_router_sv_unit
S1
R0
R23
Z99 8../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv
Z100 F../../../../dbg/rtl/verilog/soc/interconnect/ring_router.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vring_router_demux
R1
R18
DXx4 work 25 ring_router_demux_sv_unit 0 22 O96Z8I`_ecFhZJEABX2fg1
R3
r1
!s85 0
31
!i10b 1
!s100 9nhcFC_lQo4DkH<LfNUBd2
IG:XROO4e9?0RUh<>hlcSA3
!s105 ring_router_demux_sv_unit
S1
R0
R23
Z101 8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
Z102 F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_demux.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xring_router_demux_sv_unit
R1
R18
VO96Z8I`_ecFhZJEABX2fg1
r1
!s85 0
31
!i10b 1
!s100 V2TKegW3zO36[iPVcEkQ92
IO96Z8I`_ecFhZJEABX2fg1
!i103 1
S1
R0
R23
R101
R102
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vring_router_gateway
R1
R18
DXx4 work 27 ring_router_gateway_sv_unit 0 22 En_H[Q_b2ZBQ3IJN<k4iG2
R3
r1
!s85 0
31
!i10b 1
!s100 5<fQ?;j3>nQPS^jQ5X6mb2
I]zaog56YRKNT_HoU=<``c2
!s105 ring_router_gateway_sv_unit
S1
R0
R23
Z103 8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
Z104 F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vring_router_gateway_demux
R1
R18
DXx4 work 33 ring_router_gateway_demux_sv_unit 0 22 haoZ:7<B5z@C^`59_K]?N1
R3
r1
!s85 0
31
!i10b 1
!s100 om[J]CNFfnA`4@lgTFiCi0
IePf8@4N]P@_^1=ROD`@SB3
!s105 ring_router_gateway_demux_sv_unit
S1
R0
R23
Z105 8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
Z106 F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_demux.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xring_router_gateway_demux_sv_unit
R1
R18
VhaoZ:7<B5z@C^`59_K]?N1
r1
!s85 0
31
!i10b 1
!s100 A0@@oCFE?61:]nJ4oL2L:2
IhaoZ:7<B5z@C^`59_K]?N1
!i103 1
S1
R0
R23
R105
R106
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vring_router_gateway_mux
R1
R18
DXx4 work 31 ring_router_gateway_mux_sv_unit 0 22 `L9b:=obRA3WR^c`YmGkg1
R3
r1
!s85 0
31
!i10b 1
!s100 2^P]1T4OCMFJ<>ibHNz5H0
IF<@:C6@4FOAOmNOz[4H591
!s105 ring_router_gateway_mux_sv_unit
S1
R0
R23
Z107 8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
Z108 F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_gateway_mux.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xring_router_gateway_mux_sv_unit
R1
R18
V`L9b:=obRA3WR^c`YmGkg1
r1
!s85 0
31
!i10b 1
!s100 3YkCiAL]=;LFdFaN^_UVK1
I`L9b:=obRA3WR^c`YmGkg1
!i103 1
S1
R0
R23
R107
R108
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xring_router_gateway_sv_unit
R1
R18
VEn_H[Q_b2ZBQ3IJN<k4iG2
r1
!s85 0
31
!i10b 1
!s100 h6_zWaQaDXNjTEan3AH]f0
IEn_H[Q_b2ZBQ3IJN<k4iG2
!i103 1
S1
R0
R23
R103
R104
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vring_router_mux
R1
R18
DXx4 work 23 ring_router_mux_sv_unit 0 22 =mgXI>IYA>C^Ec9hbQNOz2
R3
r1
!s85 0
31
!i10b 1
!s100 [`gzEkheDg4=XCK]jT_LP3
I9cL^8>JnE>6g3a5NL86M_0
!s105 ring_router_mux_sv_unit
S1
R0
R23
Z109 8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
Z110 F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vring_router_mux_rr
R1
R18
DXx4 work 26 ring_router_mux_rr_sv_unit 0 22 c?6ddM<KfUU?m5]K0z6oX3
R3
r1
!s85 0
31
!i10b 1
!s100 R4jh4X8hm:Umej^f8lf`63
ITf]OMWL3]LgMU<I0JFB3j2
!s105 ring_router_mux_rr_sv_unit
S1
R0
R23
Z111 8../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
Z112 F../../../../dbg/rtl/verilog/soc/interconnect/ring_router_mux_rr.sv
R5
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xring_router_mux_rr_sv_unit
R1
R18
Vc?6ddM<KfUU?m5]K0z6oX3
r1
!s85 0
31
!i10b 1
!s100 ZJRU`OfR1`DS31i6IGVT?2
Ic?6ddM<KfUU?m5]K0z6oX3
!i103 1
S1
R0
R23
R111
R112
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xring_router_mux_sv_unit
R1
R18
V=mgXI>IYA>C^Ec9hbQNOz2
r1
!s85 0
31
!i10b 1
!s100 00iz=NIf:kFUY7]oH<[YK0
I=mgXI>IYA>C^Ec9hbQNOz2
!i103 1
S1
R0
R23
R109
R110
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xring_router_sv_unit
R1
R18
Vl<CP6EPV[NNQ7QQ<RYhnU3
r1
!s85 0
31
!i10b 1
!s100 EGIZT22iQ5^emV=AKo:Jh1
Il<CP6EPV[NNQ7QQ<RYhnU3
!i103 1
S1
R0
R23
R99
R100
R22
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vsram_sp
R1
R32
DXx4 work 15 sram_sp_sv_unit 0 22 lK76NE`8ZJ<eB?bdeB<zn3
R3
r1
!s85 0
31
!i10b 1
!s100 QYJnXn1Bm<X`4NYM@jgdG1
I2HKWS5bKf`=clLZW>23Lj2
!s105 sram_sp_sv_unit
S1
R0
R4
Z113 8../../../../rtl/verilog/soc/spram/sram_sp.sv
Z114 F../../../../rtl/verilog/soc/spram/sram_sp.sv
R30
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vsram_sp_impl_plain
R1
R32
DXx4 work 26 sram_sp_impl_plain_sv_unit 0 22 7[^bSmd]hGb<S4o5RhG743
R3
r1
!s85 0
31
!i10b 1
!s100 >04=iW7HlijAMRgJLm]d]0
IJ]aa3_Ya0z0^o[JFP?cR[0
!s105 sram_sp_impl_plain_sv_unit
S1
R0
R4
Z115 8../../../../rtl/verilog/soc/spram/sram_sp_impl_plain.sv
Z116 F../../../../rtl/verilog/soc/spram/sram_sp_impl_plain.sv
R30
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xsram_sp_impl_plain_sv_unit
R1
R32
V7[^bSmd]hGb<S4o5RhG743
r1
!s85 0
31
!i10b 1
!s100 Zz0fZLMDeXI7O33fYRU4K2
I7[^bSmd]hGb<S4o5RhG743
!i103 1
S1
R0
R4
R115
R116
R17
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xsram_sp_sv_unit
R1
R32
VlK76NE`8ZJ<eB?bdeB<zn3
r1
!s85 0
31
!i10b 1
!s100 NOzD:a5?32o?mzkL=U6hS2
IlK76NE`8ZJ<eB?bdeB<zn3
!i103 1
S1
R0
R4
R113
R114
R17
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vtrace_monitor
R1
R11
!i10b 1
!s100 RKB<5l6EKAW][_HR6mhGz2
Ig`md;cE<5i4^D[mOmH_m_1
R3
!s105 trace_monitor_sv_unit
S1
R0
R4
8../../../../bench/verilog/monitor/trace_monitor.sv
F../../../../bench/verilog/monitor/trace_monitor.sv
L0 36
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vwb2sram
R1
R32
DXx4 work 15 wb2sram_sv_unit 0 22 zj`9jII>OHB1`n8[AndZ33
R3
r1
!s85 0
31
!i10b 1
!s100 3Kg5@Ekkc@ldNMc7CP9om3
ILDmmG?92Xz1X[2MWzTPBA0
!s105 wb2sram_sv_unit
S1
R0
R4
Z117 8../../../../rtl/verilog/soc/spram/wb2sram.sv
Z118 F../../../../rtl/verilog/soc/spram/wb2sram.sv
R30
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xwb2sram_sv_unit
R1
R32
Vzj`9jII>OHB1`n8[AndZ33
r1
!s85 0
31
!i10b 1
!s100 7azOc2c5AC?8BC?mf2_Xg3
Izj`9jII>OHB1`n8[AndZ33
!i103 1
S1
R0
R4
R117
R118
R17
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
vwb_bus_b3
R1
R11
!i10b 1
!s100 6zof=0Ll2Q:TCnR0JBD2A2
I20Ik7E5F>8ecSX<2:_0M?3
R3
!s105 wb_bus_b3_sv_unit
S1
R0
R4
8../../../../rtl/verilog/soc/interconnection/bus/wb_bus_b3.sv
F../../../../rtl/verilog/soc/interconnection/bus/wb_bus_b3.sv
R17
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vwb_decode
R1
R11
!i10b 1
!s100 0gMfzYDZI9UCcL_Xj5hYm1
ICEo33k@^5@UGVhAz7in4Z2
R3
!s105 wb_decode_sv_unit
S1
R0
R4
8../../../../rtl/verilog/soc/interconnection/decode/wb_decode.sv
F../../../../rtl/verilog/soc/interconnection/decode/wb_decode.sv
R17
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vwb_mux
R1
R11
!i10b 1
!s100 lBSOUJA]nS9G0RTMW[loa3
INCZO4U<S41^RW3_a1>oXe0
R3
!s105 wb_mux_sv_unit
S1
R0
R4
8../../../../rtl/verilog/soc/interconnection/mux/wb_mux.sv
F../../../../rtl/verilog/soc/interconnection/mux/wb_mux.sv
R17
R6
r1
!s85 0
31
R7
R16
R8
!i113 1
o-sv
R9
R10
vwb_sram_sp
R1
R32
DXx4 work 18 wb_sram_sp_sv_unit 0 22 DLeJbGFEkHj?V8_HBj4^i0
R3
r1
!s85 0
31
!i10b 1
!s100 8?o:0OTk:GnV2ZL5`M8[l3
IS0GASDAPe<geO3=_=0OE:2
!s105 wb_sram_sp_sv_unit
S1
R0
R4
Z119 8../../../../rtl/verilog/soc/spram/wb_sram_sp.sv
Z120 F../../../../rtl/verilog/soc/spram/wb_sram_sp.sv
R30
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
Xwb_sram_sp_sv_unit
R1
R32
VDLeJbGFEkHj?V8_HBj4^i0
r1
!s85 0
31
!i10b 1
!s100 Z3AK5ePN@dDQlb2lCYFHn1
IDLeJbGFEkHj?V8_HBj4^i0
!i103 1
S1
R0
R4
R119
R120
R17
R6
R7
R16
R8
!i113 1
o-sv
R9
R10
