

================================================================
== Vitis HLS Report for 'split_tx_meta'
================================================================
* Date:           Tue Jul 19 06:17:19 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        udp_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.953 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      41|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      86|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      86|      77|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |tempLen_V_fu_112_p2               |         +|   0|  0|  23|          16|           4|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_54_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  41|          25|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done                       |   9|          2|    1|          2|
    |m_axis_tx_meta_V_TDATA_blk_n  |   9|          2|    1|          2|
    |s_axis_tx_meta_V_TDATA_blk_n  |   9|          2|    1|          2|
    |tx_udpMetaFifo_blk_n          |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  36|          8|    4|          8|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |meta_length_V_reg_147        |  16|   0|   16|          0|
    |p_Result_i_reg_152           |  32|   0|   32|          0|
    |tmp_i_reg_143                |   1|   0|    1|          0|
    |tmp_i_reg_143_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_reg_157                  |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  86|   0|   86|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|     split_tx_meta|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|     split_tx_meta|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|     split_tx_meta|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|     split_tx_meta|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|     split_tx_meta|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|     split_tx_meta|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|     split_tx_meta|  return value|
|s_axis_tx_meta_V_TVALID  |   in|    1|        axis|  s_axis_tx_meta_V|       pointer|
|s_axis_tx_meta_V_TDATA   |   in|  256|        axis|  s_axis_tx_meta_V|       pointer|
|s_axis_tx_meta_V_TREADY  |  out|    1|        axis|  s_axis_tx_meta_V|       pointer|
|m_axis_tx_meta_V_TREADY  |   in|    1|        axis|  m_axis_tx_meta_V|       pointer|
|m_axis_tx_meta_V_TDATA   |  out|   64|        axis|  m_axis_tx_meta_V|       pointer|
|m_axis_tx_meta_V_TVALID  |  out|    1|        axis|  m_axis_tx_meta_V|       pointer|
|tx_udpMetaFifo_din       |  out|   64|     ap_fifo|    tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_full_n    |   in|    1|     ap_fifo|    tx_udpMetaFifo|       pointer|
|tx_udpMetaFifo_write     |  out|    1|     ap_fifo|    tx_udpMetaFifo|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tx_udpMetaFifo, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %m_axis_tx_meta_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_axis_tx_meta_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:161]   --->   Operation 10 'specpipeline' 'specpipeline_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i256P128A, i256 %s_axis_tx_meta_V, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 11 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln167 = br i1 %tmp_i, void %split_tx_meta.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:167]   --->   Operation 12 'br' 'br_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%s_axis_tx_meta_V_read = read i256 @_ssdm_op_Read.axis.volatile.i256P128A, i256 %s_axis_tx_meta_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 13 'read' 's_axis_tx_meta_V_read' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%meta_length_V = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %s_axis_tx_meta_V_read, i32 160, i32 175" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 14 'partselect' 'meta_length_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %s_axis_tx_meta_V_read, i32 96, i32 127"   --->   Operation 15 'partselect' 'p_Result_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %s_axis_tx_meta_V_read, i32 128, i32 159" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 16 'partselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 17 [1/1] (0.78ns)   --->   "%tempLen_V = add i16 %meta_length_V, i16 8"   --->   Operation 17 'add' 'tempLen_V' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_5_i = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %tempLen_V, i32 %p_Result_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 18 'bitconcatenate' 'tmp_5_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i48 %tmp_5_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 19 'zext' 'zext_ln174' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_meta_V, i64 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 20 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i1.i16.i32, i1 1, i16 %tempLen_V, i32 %tmp" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 21 'bitconcatenate' 'or_ln' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i49 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 22 'zext' 'zext_ln174_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %tx_udpMetaFifo, i64 %zext_ln174_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 24 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %m_axis_tx_meta_V, i64 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln174 = br void %split_tx_meta.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/udp/udp.cpp:174]   --->   Operation 25 'br' 'br_ln174' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_axis_tx_meta_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_tx_meta_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ tx_udpMetaFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specinterface_ln0     (specinterface ) [ 0000]
specpipeline_ln161    (specpipeline  ) [ 0000]
tmp_i                 (nbreadreq     ) [ 0111]
br_ln167              (br            ) [ 0000]
s_axis_tx_meta_V_read (read          ) [ 0000]
meta_length_V         (partselect    ) [ 0110]
p_Result_i            (partselect    ) [ 0110]
tmp                   (partselect    ) [ 0110]
tempLen_V             (add           ) [ 0000]
tmp_5_i               (bitconcatenate) [ 0000]
zext_ln174            (zext          ) [ 0101]
or_ln                 (bitconcatenate) [ 0000]
zext_ln174_2          (zext          ) [ 0000]
write_ln174           (write         ) [ 0000]
write_ln174           (write         ) [ 0000]
br_ln174              (br            ) [ 0000]
ret_ln0               (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_axis_tx_meta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_tx_meta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_tx_meta_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_tx_meta_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tx_udpMetaFifo">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_udpMetaFifo"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i256P128A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i256P128A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_i_nbreadreq_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="256" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="s_axis_tx_meta_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="256" slack="0"/>
<pin id="64" dir="0" index="1" bw="256" slack="0"/>
<pin id="65" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_tx_meta_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="0" index="2" bw="48" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="write_ln174_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="64" slack="0"/>
<pin id="78" dir="0" index="2" bw="49" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="meta_length_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="256" slack="0"/>
<pin id="85" dir="0" index="2" bw="9" slack="0"/>
<pin id="86" dir="0" index="3" bw="9" slack="0"/>
<pin id="87" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="meta_length_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Result_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="256" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="8" slack="0"/>
<pin id="97" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="256" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="0" index="3" bw="9" slack="0"/>
<pin id="107" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tempLen_V_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="1"/>
<pin id="114" dir="0" index="1" bw="5" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempLen_V/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_5_i_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="48" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="1"/>
<pin id="121" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln174_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="48" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="or_ln_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="49" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="16" slack="0"/>
<pin id="133" dir="0" index="3" bw="32" slack="1"/>
<pin id="134" dir="1" index="4" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln174_2_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="49" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_2/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="tmp_i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="147" class="1005" name="meta_length_V_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="1"/>
<pin id="149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="meta_length_V "/>
</bind>
</comp>

<comp id="152" class="1005" name="p_Result_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_i "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="162" class="1005" name="zext_ln174_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="22" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="16" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="66"><net_src comp="24" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="46" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="52" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="62" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="28" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="62" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="62" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="110"><net_src comp="38" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="112" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="137"><net_src comp="112" pin="2"/><net_sink comp="129" pin=2"/></net>

<net id="141"><net_src comp="129" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="146"><net_src comp="54" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="82" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="155"><net_src comp="92" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="160"><net_src comp="102" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="129" pin=3"/></net>

<net id="165"><net_src comp="124" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_axis_tx_meta_V | {}
	Port: m_axis_tx_meta_V | {3 }
	Port: tx_udpMetaFifo | {2 }
 - Input state : 
	Port: split_tx_meta : s_axis_tx_meta_V | {1 }
	Port: split_tx_meta : m_axis_tx_meta_V | {}
	Port: split_tx_meta : tx_udpMetaFifo | {}
  - Chain level:
	State 1
	State 2
		tmp_5_i : 1
		zext_ln174 : 2
		write_ln174 : 3
		or_ln : 1
		zext_ln174_2 : 2
		write_ln174 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |         tempLen_V_fu_112         |    0    |    23   |
|----------|----------------------------------|---------|---------|
| nbreadreq|       tmp_i_nbreadreq_fu_54      |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   read   | s_axis_tx_meta_V_read_read_fu_62 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |          grp_write_fu_68         |    0    |    0    |
|          |      write_ln174_write_fu_75     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |        meta_length_V_fu_82       |    0    |    0    |
|partselect|         p_Result_i_fu_92         |    0    |    0    |
|          |            tmp_fu_102            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|          tmp_5_i_fu_117          |    0    |    0    |
|          |           or_ln_fu_129           |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |         zext_ln174_fu_124        |    0    |    0    |
|          |        zext_ln174_2_fu_138       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |    23   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|meta_length_V_reg_147|   16   |
|  p_Result_i_reg_152 |   32   |
|    tmp_i_reg_143    |    1   |
|     tmp_reg_157     |   32   |
|  zext_ln174_reg_162 |   64   |
+---------------------+--------+
|        Total        |   145  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_68 |  p2  |   2  |  48  |   96   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   96   ||  0.387  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   23   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   145  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   145  |   32   |
+-----------+--------+--------+--------+
