#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Fri Nov 15 15:27:16 2024
# Process ID: 38972
# Current directory: C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.runs/synth_1
# Command line: vivado.exe -log audio_pipeline.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_pipeline.tcl
# Log file: C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.runs/synth_1/audio_pipeline.vds
# Journal file: C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.runs/synth_1\vivado.jou
# Running On        :pwr_asus
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency     :2995 MHz
# CPU Physical cores:16
# CPU Logical cores :22
# Host memory       :16507 MB
# Swap memory       :8502 MB
# Total Virtual     :25009 MB
# Available Virtual :4933 MB
#-----------------------------------------------------------
source audio_pipeline.tcl -notrace
Command: synth_design -top audio_pipeline -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28568
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1482.082 ; gain = 446.508
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'CLK', assumed default net type 'wire' [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:20]
INFO: [Synth 8-6157] synthesizing module 'audio_pipeline' [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:42]
	Parameter DIV_RATIO bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:42]
WARNING: [Synth 8-6104] Input port 'pdm_clk' has an internal driver [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:21]
INFO: [Synth 8-6157] synthesizing module 'pdm_to_pcm' [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:56]
	Parameter DECIMATION_RATIO bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_to_pcm' (0#1) [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:56]
INFO: [Synth 8-6157] synthesizing module 'pwm_generator' [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:78]
	Parameter FREQ_DIV bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pwm_generator' (0#1) [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:78]
INFO: [Synth 8-6155] done synthesizing module 'audio_pipeline' (0#1) [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:3]
WARNING: [Synth 8-3848] Net CLK in module/entity audio_pipeline does not have driver. [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:20]
WARNING: [Synth 8-7129] Port clk in module audio_pipeline is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1591.820 ; gain = 556.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1591.820 ; gain = 556.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1591.820 ; gain = 556.246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1591.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/constrs_1/new/Urbana_Audio.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/constrs_1/new/Urbana_Audio.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/constrs_1/new/Urbana_Audio.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MIC_CLK'. [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/constrs_1/new/Urbana_Audio.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/constrs_1/new/Urbana_Audio.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/constrs_1/new/Urbana_Audio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/constrs_1/new/Urbana_Audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/audio_pipeline_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/audio_pipeline_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1665.074 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module audio_pipeline is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pdm_clk with 1st driver pin 'pdm_clk_gen/clk_out_reg/Q' [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:52]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin pdm_clk with 2nd driver pin 'pdm_clk' [C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.srcs/sources_1/new/Wrapper.V:3]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1665.074 ; gain = 629.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1665.074 ; gain = 556.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 1665.074 ; gain = 629.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.074 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f54a77b3
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 1665.074 ; gain = 1028.633
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/power/Documents/WSU/Fall_24/EE_415/Project/Audio_Proj/Audio_Proj.runs/synth_1/audio_pipeline.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file audio_pipeline_utilization_synth.rpt -pb audio_pipeline_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 15:28:03 2024...
