Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct  9 12:57:10 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_place_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.470        0.000                      0                12703       -0.317       -8.463                     60                12703        3.000        0.000                       0                  3836  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0              0.470        0.000                      0                 6340       -0.142       -0.516                     16                 6340        3.750        0.000                       0                  2817  
  clkdv            14.082        0.000                      0                 6252        0.091        0.000                      0                 6252        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdv         clk0                4.246        0.000                      0                   71       -0.317       -6.679                     32                   71  
clk0          clkdv               4.722        0.000                      0                   94       -0.226       -1.269                     12                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
Hold  :           16  Failing Endpoints,  Worst Slack       -0.142ns,  Total Violation       -0.516ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 radio_inst_1/wt0__0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/wt_reg_rep_bsel_rep/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        8.634ns  (logic 6.813ns (78.909%)  route 1.821ns (21.091%))
  Logic Levels:           5  (CARRY4=3 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.566ns = ( 8.434 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST2/O
                         net (fo=2821, estimated)     1.699    -0.926    radio_inst_1/CLK
    DSP48_X1Y57          DSP48E1                                      r  radio_inst_1/wt0__0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y57          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     3.280 r  radio_inst_1/wt0__0/PCOUT[47]
                         net (fo=1, estimated)        0.000     3.280    radio_inst_1/wt0__0_n_106
    DSP48_X1Y58          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     4.798 r  radio_inst_1/wt0__1/P[4]
                         net (fo=2, estimated)        1.015     5.813    radio_inst_1/wt0__1_n_101
    SLICE_X58Y145        LUT2 (Prop_lut2_I0_O)        0.124     5.937 r  radio_inst_1/wt_reg_rep_bsel_rep_i_15/O
                         net (fo=1, routed)           0.000     5.937    radio_inst_1/wt_reg_rep_bsel_rep_i_15_n_0
    SLICE_X58Y145        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.470 r  radio_inst_1/wt_reg_rep_bsel_rep_i_3/CO[3]
                         net (fo=1, estimated)        0.000     6.470    radio_inst_1/wt_reg_rep_bsel_rep_i_3_n_0
    SLICE_X58Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.587 r  radio_inst_1/wt_reg_rep_bsel_rep_i_2/CO[3]
                         net (fo=1, estimated)        0.000     6.587    radio_inst_1/wt_reg_rep_bsel_rep_i_2_n_0
    SLICE_X58Y147        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.902 r  radio_inst_1/wt_reg_rep_bsel_rep_i_1/O[3]
                         net (fo=1, estimated)        0.806     7.708    radio_inst_1/p_0_in[9]
    RAMB18_X1Y58         RAMB18E1                                     r  radio_inst_1/wt_reg_rep_bsel_rep/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=2821, estimated)     1.531     8.434    radio_inst_1/CLK
    RAMB18_X1Y58         RAMB18E1                                     r  radio_inst_1/wt_reg_rep_bsel_rep/CLKARDCLK
                         clock pessimism              0.553     8.987    
                         clock uncertainty           -0.059     8.928    
    RAMB18_X1Y58         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.749     8.179    radio_inst_1/wt_reg_rep_bsel_rep
  -------------------------------------------------------------------
                         required time                          8.179    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  0.470    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.142ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_140156380857840/result_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.469%)  route 0.216ns (60.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=2821, estimated)     0.566    -0.562    USER_DESIGN_INST_1/main_0_140156380857840/CLK
    SLICE_X28Y149        FDRE                                         r  USER_DESIGN_INST_1/main_0_140156380857840/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  USER_DESIGN_INST_1/main_0_140156380857840/result_reg[6]/Q
                         net (fo=9, estimated)        0.216    -0.204    USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_6_11/DIA0
    SLICE_X30Y150        RAMD32                                       r  USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=2821, estimated)     0.923    -0.729    USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_6_11/WCLK
    SLICE_X30Y150        RAMD32                                       r  USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_6_11/RAMA/CLK
                         clock pessimism              0.520    -0.210    
    SLICE_X30Y150        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.063    USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          0.063    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                 -0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKFBIN
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y149    USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y151    USER_DESIGN_INST_1/main_0_140156380857840/registers_reg_r1_0_15_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       14.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.082ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.901ns  (logic 3.241ns (54.923%)  route 2.660ns (45.077%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.671    -0.953    ethernet_inst_1/ETH_CLK_OBUF
    RAMB36_X0Y28         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y28         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.501 r  ethernet_inst_1/TX_MEMORY_reg/DOBDO[1]
                         net (fo=6, estimated)        1.411     2.912    ethernet_inst_1/p_0_in66_in
    SLICE_X4Y144         LUT6 (Prop_lut6_I1_O)        0.124     3.036 r  ethernet_inst_1/TXD[1]_i_11/O
                         net (fo=1, routed)           0.000     3.036    ethernet_inst_1/TXD[1]_i_11_n_0
    SLICE_X4Y144         MUXF7 (Prop_muxf7_I0_O)      0.212     3.248 r  ethernet_inst_1/TXD_reg[1]_i_6/O
                         net (fo=1, estimated)        0.315     3.563    ethernet_inst_1/TXD_reg[1]_i_6_n_0
    SLICE_X2Y144         LUT6 (Prop_lut6_I3_O)        0.299     3.862 r  ethernet_inst_1/TXD[1]_i_2/O
                         net (fo=1, estimated)        0.934     4.796    ethernet_inst_1/TXD[1]_i_2_n_0
    SLICE_X1Y146         LUT3 (Prop_lut3_I0_O)        0.152     4.948 r  ethernet_inst_1/TXD[1]_i_1/O
                         net (fo=1, routed)           0.000     4.948    ethernet_inst_1/TXD[1]_i_1_n_0
    SLICE_X1Y146         FDRE                                         r  ethernet_inst_1/TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    22.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    15.179 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    16.812    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.588    18.491    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X1Y146         FDRE                                         r  ethernet_inst_1/TXD_reg[1]/C
                         clock pessimism              0.553    19.044    
                         clock uncertainty           -0.089    18.955    
    SLICE_X1Y146         FDRE (Setup_fdre_C_D)        0.075    19.030    ethernet_inst_1/TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                 14.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_WRITE_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.797%)  route 0.112ns (44.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.725    -1.154    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.647    -0.481    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X13Y164        FDRE                                         r  ethernet_inst_1/RX_WRITE_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y164        FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  ethernet_inst_1/RX_WRITE_DATA_reg[3]/Q
                         net (fo=33, estimated)       0.112    -0.228    ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/DIA
    SLICE_X12Y164        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.763    -1.681    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.921    -0.731    ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/WCLK
    SLICE_X12Y164        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/RAMA/CLK
                         clock pessimism              0.266    -0.466    
    SLICE_X12Y164        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147    -0.319    ethernet_inst_1/RX_MEMORY_reg_1728_1791_3_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y25     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y161     ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X2Y161     ethernet_inst_1/RX_MEMORY_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.246ns,  Total Violation        0.000ns
Hold  :           32  Failing Endpoints,  Worst Slack       -0.317ns,  Total Violation       -6.679ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.246ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_1984_2047_15_15/DP/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 1.954ns (35.271%)  route 3.586ns (64.729%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.994ns
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.719    -2.720    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.630    -0.994    ethernet_inst_1/RX_MEMORY_reg_1984_2047_15_15/WCLK
    SLICE_X14Y146        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1984_2047_15_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y146        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314     0.320 r  ethernet_inst_1/RX_MEMORY_reg_1984_2047_15_15/DP/O
                         net (fo=1, estimated)        2.061     2.381    ethernet_inst_1/RX_MEMORY_reg_1984_2047_15_15_n_0
    SLICE_X13Y176        LUT6 (Prop_lut6_I0_O)        0.124     2.505 r  ethernet_inst_1/RX[15]_i_9/O
                         net (fo=1, routed)           0.000     2.505    ethernet_inst_1/RX[15]_i_9_n_0
    SLICE_X13Y176        MUXF7 (Prop_muxf7_I1_O)      0.217     2.722 r  ethernet_inst_1/RX_reg[15]_i_4/O
                         net (fo=1, estimated)        1.525     4.247    ethernet_inst_1/RX_reg[15]_i_4_n_0
    SLICE_X13Y155        LUT6 (Prop_lut6_I0_O)        0.299     4.546 r  ethernet_inst_1/RX[15]_i_3/O
                         net (fo=1, routed)           0.000     4.546    ethernet_inst_1/RX0[15]
    SLICE_X13Y155        FDRE                                         r  ethernet_inst_1/RX_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.903 r  BUFG_INST2/O
                         net (fo=2821, estimated)     1.685     8.588    ethernet_inst_1/CLK
    SLICE_X13Y155        FDRE                                         r  ethernet_inst_1/RX_reg[15]/C
                         clock pessimism              0.382     8.970    
                         clock uncertainty           -0.209     8.761    
    SLICE_X13Y155        FDRE (Setup_fdre_C_D)        0.031     8.792    ethernet_inst_1/RX_reg[15]
  -------------------------------------------------------------------
                         required time                          8.792    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  4.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.317ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_BUFFER_BUSY_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.644%)  route 0.137ns (49.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.725    -1.154    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.650    -0.478    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X21Y153        FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  ethernet_inst_1/RX_BUFFER_BUSY_reg[19]/Q
                         net (fo=1, estimated)        0.137    -0.199    ethernet_inst_1/RX_BUFFER_BUSY[19]
    SLICE_X23Y153        FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST2/O
                         net (fo=2821, estimated)     0.926    -0.726    ethernet_inst_1/CLK
    SLICE_X23Y153        FDRE                                         r  ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[19]/C
                         clock pessimism              0.566    -0.161    
                         clock uncertainty            0.209     0.048    
    SLICE_X23Y153        FDRE (Hold_fdre_C_D)         0.070     0.118    ethernet_inst_1/RX_BUFFER_BUSY_DEL_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                 -0.317    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        4.722ns,  Total Violation        0.000ns
Hold  :           12  Failing Endpoints,  Worst Slack       -0.226ns,  Total Violation       -1.269ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.722ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        4.934ns  (logic 1.125ns (22.801%)  route 3.809ns (77.199%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.513ns = ( 18.487 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.917ns = ( 9.083 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.382ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233    12.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154     5.561 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719     7.280    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     7.376 r  BUFG_INST2/O
                         net (fo=2821, estimated)     1.707     9.083    CLK
    SLICE_X88Y117        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y117        FDRE (Prop_fdre_C_Q)         0.478     9.561 f  INTERNAL_RST_reg/Q
                         net (fo=288, estimated)      3.310    12.871    CHARSVGA_INST_1/TIMEING1/INTERNAL_RST_reg
    SLICE_X5Y139         LUT3 (Prop_lut3_I0_O)        0.321    13.192 f  CHARSVGA_INST_1/TIMEING1/VTIMER_EN_i_1/O
                         net (fo=2, estimated)        0.499    13.691    CHARSVGA_INST_1/TIMEING1/VTIMER_EN_i_1_n_0
    SLICE_X6Y139         LUT6 (Prop_lut6_I5_O)        0.326    14.017 r  CHARSVGA_INST_1/TIMEING1/INTHSYNCH_i_1/O
                         net (fo=1, routed)           0.000    14.017    CHARSVGA_INST_1/TIMEING1/INTHSYNCH_i_1_n_0
    SLICE_X6Y139         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    22.583    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.404    15.179 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        1.633    16.812    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  BUFG_INST1/O
                         net (fo=1017, estimated)     1.584    18.487    CHARSVGA_INST_1/TIMEING1/ETH_CLK_OBUF
    SLICE_X6Y139         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg/C
                         clock pessimism              0.382    18.869    
                         clock uncertainty           -0.209    18.660    
    SLICE_X6Y139         FDRE (Setup_fdre_C_D)        0.079    18.739    CHARSVGA_INST_1/TIMEING1/INTHSYNCH_reg
  -------------------------------------------------------------------
                         required time                         18.739    
                         arrival time                         -14.017    
  -------------------------------------------------------------------
                         slack                                  4.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.226ns  (arrival time - required time)
  Source:                 ethernet_inst_1/GO_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/GO_DEL_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.798%)  route 0.213ns (60.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.566ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  BUFG_INST2/O
                         net (fo=2821, estimated)     0.568    -0.560    ethernet_inst_1/CLK
    SLICE_X13Y144        FDRE                                         r  ethernet_inst_1/GO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y144        FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  ethernet_inst_1/GO_reg/Q
                         net (fo=2, estimated)        0.213    -0.205    ethernet_inst_1/GO
    SLICE_X10Y145        FDRE                                         r  ethernet_inst_1/GO_DEL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, estimated)        0.763    -1.681    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  BUFG_INST1/O
                         net (fo=1017, estimated)     0.839    -0.813    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X10Y145        FDRE                                         r  ethernet_inst_1/GO_DEL_reg/C
                         clock pessimism              0.566    -0.248    
                         clock uncertainty            0.209    -0.039    
    SLICE_X10Y145        FDRE (Hold_fdre_C_D)         0.059     0.020    ethernet_inst_1/GO_DEL_reg
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                 -0.226    





