<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="WishBoneMonitor_Exemple.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sequencer.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sequencer.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Sequencer.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Sequencer.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sequencer.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sequencer.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sequencer.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sequencer.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sequencer_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sequencer_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sequencer_vhdl.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="WishBoneMonitor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="WishBoneMonitor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="WishBoneMonitor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="WishBoneMonitor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="WishBoneMonitor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="WishBoneMonitor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="WishBoneMonitor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="WishBoneMonitor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="WishBoneMonitor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="WishBoneMonitor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WishBoneMonitor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="WishBoneMonitor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="WishBoneMonitor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="WishBoneMonitor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="WishBoneMonitor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="WishBoneMonitor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="WishBoneMonitor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="WishBoneMonitor.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="WishBoneMonitor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="WishBoneMonitor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="WishBoneMonitor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="WishBoneMonitor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="WishBoneMonitor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="WishBoneMonitor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="WishBoneMonitor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="WishBoneMonitor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WishBoneMonitor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WishBoneMonitor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="WishBoneMonitor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="WishBoneMonitor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WishBoneMonitor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="WishBoneMonitor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="WishBoneMonitor_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="WishBoneMonitor_tb.fdo"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="WishBoneMonitor_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="WishBoneMonitor_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="WishBoneMonitor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="wishbonemonitor.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="wishbonemonitor.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="wishbonemonitor.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1284307165" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1284307165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284307165" xil_pn:in_ck="-581452315304008419" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1284307165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simulation/Modelsim/Sources/WishBoneMonitor_tb.vhd"/>
      <outfile xil_pn:name="Sources/Input_Synchro.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_AddrToRead.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_Pack.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_RTC.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_Recurrence.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_Sequencer.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_Timetable.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_Deserializer.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_FIFO.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_PACK.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_Sequencer.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_Serializer.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_StartBitDetector.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_wb.vhd"/>
      <outfile xil_pn:name="Sources/Lib/wb_Memory/FIFO.vhd"/>
      <outfile xil_pn:name="Sources/Lib/wb_Memory/wb_DualPortRAM.vhd"/>
      <outfile xil_pn:name="Sources/Lib/wb_Memory/wb_Memory_Pack.vhd"/>
      <outfile xil_pn:name="Sources/Sequencer.vhd"/>
      <outfile xil_pn:name="Sources/WishBoneMonitor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1284307165" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-675222416017758350" xil_pn:start_ts="1284307165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284307165" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4764014673065532916" xil_pn:start_ts="1284307165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284307165" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7170081264938522823" xil_pn:start_ts="1284307165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284307166" xil_pn:in_ck="-581452315304008419" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1284307165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Simulation/Modelsim/Sources/WishBoneMonitor_tb.vhd"/>
      <outfile xil_pn:name="Sources/Input_Synchro.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_AddrToRead.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_Pack.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_RTC.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_Recurrence.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_Sequencer.vhd"/>
      <outfile xil_pn:name="Sources/Lib/Mailbox/MailBox_Timetable.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_Deserializer.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_FIFO.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_PACK.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_Sequencer.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_Serializer.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_StartBitDetector.vhd"/>
      <outfile xil_pn:name="Sources/Lib/UART/UART_wb.vhd"/>
      <outfile xil_pn:name="Sources/Lib/wb_Memory/FIFO.vhd"/>
      <outfile xil_pn:name="Sources/Lib/wb_Memory/wb_DualPortRAM.vhd"/>
      <outfile xil_pn:name="Sources/Lib/wb_Memory/wb_Memory_Pack.vhd"/>
      <outfile xil_pn:name="Sources/Sequencer.vhd"/>
      <outfile xil_pn:name="Sources/WishBoneMonitor.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1284307167" xil_pn:in_ck="-581452315304008419" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-6160827311297487472" xil_pn:start_ts="1284307166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="WishBoneMonitor_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1284298719" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1284298719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284307160" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6524297713574903547" xil_pn:start_ts="1284307160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284307160" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7170081264938522823" xil_pn:start_ts="1284307160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284307160" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1284307160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284307160" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3837981520204157187" xil_pn:start_ts="1284307160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284307160" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1284307160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284307160" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7306892319782133437" xil_pn:start_ts="1284307160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284320935" xil_pn:in_ck="-4626875298954108223" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-4343743239604371222" xil_pn:start_ts="1284320905">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Sequencer.ngr"/>
      <outfile xil_pn:name="WishBoneMonitor.lso"/>
      <outfile xil_pn:name="WishBoneMonitor.ngc"/>
      <outfile xil_pn:name="WishBoneMonitor.ngr"/>
      <outfile xil_pn:name="WishBoneMonitor.prj"/>
      <outfile xil_pn:name="WishBoneMonitor.stx"/>
      <outfile xil_pn:name="WishBoneMonitor.syr"/>
      <outfile xil_pn:name="WishBoneMonitor.xst"/>
      <outfile xil_pn:name="WishBoneMonitor_vhdl.prj"/>
      <outfile xil_pn:name="WishBoneMonitor_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1284308019" xil_pn:in_ck="9062988670714017363" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3537543942964767784" xil_pn:start_ts="1284308019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1284320944" xil_pn:in_ck="-2330994152115973743" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2915913906206045926" xil_pn:start_ts="1284320935">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="WishBoneMonitor.bld"/>
      <outfile xil_pn:name="WishBoneMonitor.ngd"/>
      <outfile xil_pn:name="WishBoneMonitor_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1284320956" xil_pn:in_ck="-4525984893026649951" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="3188416950630775481" xil_pn:start_ts="1284320944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="WishBoneMonitor.pcf"/>
      <outfile xil_pn:name="WishBoneMonitor_map.map"/>
      <outfile xil_pn:name="WishBoneMonitor_map.mrp"/>
      <outfile xil_pn:name="WishBoneMonitor_map.ncd"/>
      <outfile xil_pn:name="WishBoneMonitor_map.ngm"/>
      <outfile xil_pn:name="WishBoneMonitor_map.xrpt"/>
      <outfile xil_pn:name="WishBoneMonitor_summary.xml"/>
      <outfile xil_pn:name="WishBoneMonitor_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1284321068" xil_pn:in_ck="-301633959502266342" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1284320956">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="WishBoneMonitor.ncd"/>
      <outfile xil_pn:name="WishBoneMonitor.pad"/>
      <outfile xil_pn:name="WishBoneMonitor.par"/>
      <outfile xil_pn:name="WishBoneMonitor.ptwx"/>
      <outfile xil_pn:name="WishBoneMonitor.unroutes"/>
      <outfile xil_pn:name="WishBoneMonitor.xpi"/>
      <outfile xil_pn:name="WishBoneMonitor_pad.csv"/>
      <outfile xil_pn:name="WishBoneMonitor_pad.txt"/>
      <outfile xil_pn:name="WishBoneMonitor_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1284321099" xil_pn:in_ck="9062988670714009738" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1284321068">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="WishBoneMonitor.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="wishbonemonitor.bgn"/>
      <outfile xil_pn:name="wishbonemonitor.bit"/>
      <outfile xil_pn:name="wishbonemonitor.drc"/>
    </transform>
    <transform xil_pn:end_ts="1284321068" xil_pn:in_ck="-6481316038969864547" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1284321061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="WishBoneMonitor.twr"/>
      <outfile xil_pn:name="WishBoneMonitor.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
