// Seed: 3949538407
module module_0 (
    input tri id_0,
    output uwire id_1#(
        .id_7 (1),
        .id_8 (~1 && 1),
        .id_9 (1),
        .id_10(1),
        .id_11(-1)
    ),
    input supply1 id_2,
    input wor id_3,
    output tri id_4,
    input tri0 id_5
);
  assign id_10 = -1;
  assign id_7  = "" != -1 & -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd92
) (
    output tri0 id_0
    , id_13,
    output supply0 id_1,
    input uwire id_2,
    input uwire id_3,
    output wire id_4,
    input wire id_5,
    output wand id_6,
    input wand id_7,
    input tri0 _id_8,
    output tri0 id_9,
    output supply1 id_10,
    input tri0 id_11
);
  parameter id_14 = 1;
  module_0 modCall_1 (
      id_11,
      id_4,
      id_7,
      id_2,
      id_1,
      id_7
  );
  assign modCall_1.id_5 = 0;
  assign id_9 = id_14 * id_7;
  logic [7:0][id_8] id_15;
endmodule
