Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Mar  9 23:38:38 2019
| Host         : NGJINYEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file solution_timing_summary_routed.rpt -pb solution_timing_summary_routed.pb -rpx solution_timing_summary_routed.rpx -warn_on_violation
| Design       : solution
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 95 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.544        0.000                      0                20958        0.098        0.000                      0                20958        4.750        0.000                       0                  8741  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.544        0.000                      0                20958        0.098        0.000                      0                20958        4.750        0.000                       0                  8741  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.403ns  (logic 4.512ns (39.568%)  route 6.891ns (60.432%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT4=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           1.146     7.934    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.058 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_i_113/O
                         net (fo=7, routed)           0.707     8.765    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/busy_4_reg_7672
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44/O
                         net (fo=1, routed)           0.483     9.372    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44_n_27
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.496 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25/O
                         net (fo=1, routed)           0.438     9.935    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25_n_27
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.059 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_6__4/O
                         net (fo=64, routed)          1.138    11.197    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__16/A3
    SLICE_X42Y9          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.124    11.321 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__16/SP/O
                         net (fo=1, routed)           0.931    12.252    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__16_n_27
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.124    12.376 r  search_po_0_U/solution_search_prcU_ram_U/q0[8]_i_1/O
                         net (fo=1, routed)           0.000    12.376    search_po_0_U/solution_search_prcU_ram_U/p_0_in[8]
    SLICE_X41Y10         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X41Y10         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.031    12.920    search_po_0_U/solution_search_prcU_ram_U/q0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -12.376    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.657ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.288ns  (logic 4.495ns (39.821%)  route 6.793ns (60.179%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT4=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           1.146     7.934    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.058 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_i_113/O
                         net (fo=7, routed)           0.707     8.765    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/busy_4_reg_7672
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44/O
                         net (fo=1, routed)           0.483     9.372    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44_n_27
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.496 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25/O
                         net (fo=1, routed)           0.438     9.935    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25_n_27
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.059 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_6__4/O
                         net (fo=64, routed)          1.109    11.168    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__14/A3
    SLICE_X46Y8          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    11.275 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__14/SP/O
                         net (fo=1, routed)           0.862    12.137    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__14_n_27
    SLICE_X44Y7          LUT6 (Prop_lut6_I1_O)        0.124    12.261 r  search_po_0_U/solution_search_prcU_ram_U/q0[7]_i_1/O
                         net (fo=1, routed)           0.000    12.261    search_po_0_U/solution_search_prcU_ram_U/p_0_in[7]
    SLICE_X44Y7          FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X44Y7          FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[7]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X44Y7          FDRE (Setup_fdre_C_D)        0.029    12.918    search_po_0_U/solution_search_prcU_ram_U/q0_reg[7]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.261    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.284ns  (logic 4.617ns (40.915%)  route 6.667ns (59.085%))
  Logic Levels:           19  (CARRY4=9 LUT2=3 LUT3=1 LUT6=5 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           0.844     7.632    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X53Y10         LUT3 (Prop_lut3_I1_O)        0.124     7.756 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[31]_i_3/O
                         net (fo=34, routed)          0.232     7.988    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146_reg[0]
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_47/O
                         net (fo=6, routed)           0.443     8.555    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_47_n_27
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.679 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, routed)           0.464     9.143    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_36_n_27
    SLICE_X50Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.267 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_16__0/O
                         net (fo=1, routed)           0.428     9.695    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_16__0_n_27
    SLICE_X49Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.819 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_3__4/O
                         net (fo=64, routed)          1.464    11.283    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__58/A0
    SLICE_X46Y16         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    11.388 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__58/SP/O
                         net (fo=1, routed)           0.746    12.133    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__58_n_27
    SLICE_X47Y15         LUT6 (Prop_lut6_I1_O)        0.124    12.257 r  search_po_0_U/solution_search_prcU_ram_U/q0[29]_i_1/O
                         net (fo=1, routed)           0.000    12.257    search_po_0_U/solution_search_prcU_ram_U/p_0_in[29]
    SLICE_X47Y15         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X47Y15         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[29]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X47Y15         FDRE (Setup_fdre_C_D)        0.031    12.920    search_po_0_U/solution_search_prcU_ram_U/q0_reg[29]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.278ns  (logic 4.720ns (41.849%)  route 6.558ns (58.151%))
  Logic Levels:           19  (CARRY4=9 LUT2=3 LUT3=1 LUT6=5 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           0.844     7.632    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X53Y10         LUT3 (Prop_lut3_I1_O)        0.124     7.756 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[31]_i_3/O
                         net (fo=34, routed)          0.232     7.988    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146_reg[0]
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_47/O
                         net (fo=6, routed)           0.443     8.555    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_47_n_27
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.679 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, routed)           0.464     9.143    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_36_n_27
    SLICE_X50Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.267 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_16__0/O
                         net (fo=1, routed)           0.428     9.695    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_16__0_n_27
    SLICE_X49Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.819 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_3__4/O
                         net (fo=64, routed)          1.288    11.107    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__11/A0
    SLICE_X42Y8          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.208    11.315 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.812    12.127    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__11_n_27
    SLICE_X45Y8          LUT6 (Prop_lut6_I4_O)        0.124    12.251 r  search_po_0_U/solution_search_prcU_ram_U/q0[6]_i_1/O
                         net (fo=1, routed)           0.000    12.251    search_po_0_U/solution_search_prcU_ram_U/p_0_in[6]
    SLICE_X45Y8          FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X45Y8          FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[6]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X45Y8          FDRE (Setup_fdre_C_D)        0.029    12.918    search_po_0_U/solution_search_prcU_ram_U/q0_reg[6]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.261ns  (logic 4.495ns (39.915%)  route 6.766ns (60.085%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT4=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           1.146     7.934    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.058 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_i_113/O
                         net (fo=7, routed)           0.707     8.765    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/busy_4_reg_7672
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44/O
                         net (fo=1, routed)           0.483     9.372    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44_n_27
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.496 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25/O
                         net (fo=1, routed)           0.438     9.935    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25_n_27
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.059 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_6__4/O
                         net (fo=64, routed)          1.138    11.197    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__20/A3
    SLICE_X42Y9          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    11.304 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__20/SP/O
                         net (fo=1, routed)           0.806    12.110    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__20_n_27
    SLICE_X41Y10         LUT6 (Prop_lut6_I1_O)        0.124    12.234 r  search_po_0_U/solution_search_prcU_ram_U/q0[10]_i_1/O
                         net (fo=1, routed)           0.000    12.234    search_po_0_U/solution_search_prcU_ram_U/p_0_in[10]
    SLICE_X41Y10         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X41Y10         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X41Y10         FDRE (Setup_fdre_C_D)        0.029    12.918    search_po_0_U/solution_search_prcU_ram_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.234    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.226ns  (logic 4.515ns (40.217%)  route 6.711ns (59.783%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT4=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           1.146     7.934    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.058 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_i_113/O
                         net (fo=7, routed)           0.707     8.765    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/busy_4_reg_7672
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44/O
                         net (fo=1, routed)           0.483     9.372    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44_n_27
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.496 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25/O
                         net (fo=1, routed)           0.438     9.935    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25_n_27
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.059 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_6__4/O
                         net (fo=64, routed)          0.935    10.994    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__4/A3
    SLICE_X46Y11         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.127    11.121 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__4/SP/O
                         net (fo=1, routed)           0.954    12.075    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__4_n_27
    SLICE_X41Y11         LUT6 (Prop_lut6_I1_O)        0.124    12.199 r  search_po_0_U/solution_search_prcU_ram_U/q0[2]_i_1/O
                         net (fo=1, routed)           0.000    12.199    search_po_0_U/solution_search_prcU_ram_U/p_0_in[2]
    SLICE_X41Y11         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X41Y11         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X41Y11         FDRE (Setup_fdre_C_D)        0.031    12.920    search_po_0_U/solution_search_prcU_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.222ns  (logic 4.495ns (40.055%)  route 6.727ns (59.945%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT4=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           1.146     7.934    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.058 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_i_113/O
                         net (fo=7, routed)           0.707     8.765    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/busy_4_reg_7672
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44/O
                         net (fo=1, routed)           0.483     9.372    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44_n_27
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.496 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25/O
                         net (fo=1, routed)           0.438     9.935    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25_n_27
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.059 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_6__4/O
                         net (fo=64, routed)          0.960    11.019    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__9/A3
    SLICE_X46Y9          RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    11.126 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__9/SP/O
                         net (fo=1, routed)           0.945    12.071    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__9_n_27
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    12.195 r  search_po_0_U/solution_search_prcU_ram_U/q0[5]_i_1/O
                         net (fo=1, routed)           0.000    12.195    search_po_0_U/solution_search_prcU_ram_U/p_0_in[5]
    SLICE_X48Y8          FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X48Y8          FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)        0.029    12.918    search_po_0_U/solution_search_prcU_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.724ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.223ns  (logic 4.495ns (40.052%)  route 6.728ns (59.948%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT4=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           1.146     7.934    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.058 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_i_113/O
                         net (fo=7, routed)           0.707     8.765    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/busy_4_reg_7672
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44/O
                         net (fo=1, routed)           0.483     9.372    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44_n_27
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.496 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25/O
                         net (fo=1, routed)           0.438     9.935    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25_n_27
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.059 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_6__4/O
                         net (fo=64, routed)          1.105    11.164    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__28/A3
    SLICE_X38Y11         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.107    11.271 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__28/SP/O
                         net (fo=1, routed)           0.801    12.072    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__28_n_27
    SLICE_X41Y11         LUT6 (Prop_lut6_I1_O)        0.124    12.196 r  search_po_0_U/solution_search_prcU_ram_U/q0[14]_i_1/O
                         net (fo=1, routed)           0.000    12.196    search_po_0_U/solution_search_prcU_ram_U/p_0_in[14]
    SLICE_X41Y11         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X41Y11         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[14]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X41Y11         FDRE (Setup_fdre_C_D)        0.031    12.920    search_po_0_U/solution_search_prcU_ram_U/q0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.203ns  (logic 4.617ns (41.212%)  route 6.586ns (58.788%))
  Logic Levels:           19  (CARRY4=9 LUT2=3 LUT3=1 LUT6=5 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           0.844     7.632    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X53Y10         LUT3 (Prop_lut3_I1_O)        0.124     7.756 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146[31]_i_3/O
                         net (fo=34, routed)          0.232     7.988    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/n_1_fu_146_reg[0]
    SLICE_X53Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.112 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_47/O
                         net (fo=6, routed)           0.443     8.555    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_47_n_27
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124     8.679 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_36/O
                         net (fo=1, routed)           0.464     9.143    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_36_n_27
    SLICE_X50Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.267 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_16__0/O
                         net (fo=1, routed)           0.428     9.695    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_16__0_n_27
    SLICE_X49Y11         LUT6 (Prop_lut6_I3_O)        0.124     9.819 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_3__4/O
                         net (fo=64, routed)          1.322    11.141    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__5/A0
    SLICE_X46Y13         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    11.246 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__5/SP/O
                         net (fo=1, routed)           0.806    12.052    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__5_n_27
    SLICE_X47Y11         LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  search_po_0_U/solution_search_prcU_ram_U/q0[3]_i_1/O
                         net (fo=1, routed)           0.000    12.176    search_po_0_U/solution_search_prcU_ram_U/p_0_in[3]
    SLICE_X47Y11         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X47Y11         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[3]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X47Y11         FDRE (Setup_fdre_C_D)        0.029    12.918    search_po_0_U/solution_search_prcU_ram_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.918    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 reg_1148_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            search_po_0_U/solution_search_prcU_ram_U/q0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (ap_clk rise@12.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        11.203ns  (logic 4.491ns (40.091%)  route 6.711ns (59.909%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT4=1 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.973     0.973    ap_clk
    SLICE_X59Y8          FDRE                                         r  reg_1148_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y8          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  reg_1148_reg[5]/Q
                         net (fo=12, routed)          0.678     2.107    grp_totalDepth_fu_1004/reg_1148_reg[31][5]
    SLICE_X59Y8          LUT2 (Prop_lut2_I1_O)        0.124     2.231 r  grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5/O
                         net (fo=1, routed)           0.000     2.231    grp_totalDepth_fu_1004/p_0_reg_794[7]_i_5_n_27
    SLICE_X59Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.781 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.781    grp_totalDepth_fu_1004/p_0_reg_794_reg[7]_i_2_n_27
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.895 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.895    grp_totalDepth_fu_1004/p_0_reg_794_reg[11]_i_2_n_27
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.009 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.009    grp_totalDepth_fu_1004/p_0_reg_794_reg[15]_i_2_n_27
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.123 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.123    grp_totalDepth_fu_1004/p_0_reg_794_reg[19]_i_2_n_27
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.237 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.237    grp_totalDepth_fu_1004/p_0_reg_794_reg[23]_i_2_n_27
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.571 r  grp_totalDepth_fu_1004/p_0_reg_794_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.619     4.191    grp_totalDepth_fu_1004/tmp_119_fu_2000_p2[25]
    SLICE_X57Y13         LUT2 (Prop_lut2_I0_O)        0.303     4.494 r  grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42/O
                         net (fo=1, routed)           0.000     4.494    grp_totalDepth_fu_1004/ap_CS_fsm[49]_i_42_n_27
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.044 r  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.044    grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_24_n_27
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.357 f  grp_totalDepth_fu_1004/ap_CS_fsm_reg[49]_i_23/O[3]
                         net (fo=2, routed)           0.750     6.106    search_po_0_U/solution_search_prcU_ram_U/depthPhase2_1_fu_142_reg[30][27]
    SLICE_X54Y11         LUT2 (Prop_lut2_I1_O)        0.306     6.412 r  search_po_0_U/solution_search_prcU_ram_U/ap_CS_fsm[49]_i_10/O
                         net (fo=1, routed)           0.000     6.412    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/depthPhase2_1_fu_142_reg[30]_0[3]
    SLICE_X54Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.788 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ap_CS_fsm_reg[49]_i_2/CO[3]
                         net (fo=8, routed)           1.146     7.934    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/tmp_72_fu_1469_p2
    SLICE_X51Y10         LUT4 (Prop_lut4_I1_O)        0.124     8.058 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_i_113/O
                         net (fo=7, routed)           0.707     8.765    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/busy_4_reg_7672
    SLICE_X52Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.889 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44/O
                         net (fo=1, routed)           0.483     9.372    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_44_n_27
    SLICE_X53Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.496 f  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25/O
                         net (fo=1, routed)           0.438     9.935    grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_25_n_27
    SLICE_X49Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.059 r  grp_totalDepth_fu_1004/search_minDistPhase2_U/totalDepth_searchocq_ram_U/ram_reg_0_15_0_0_i_6__4/O
                         net (fo=64, routed)          1.076    11.135    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__33/A3
    SLICE_X42Y11         RAMS32 (Prop_rams32_ADR3_O)
                                                      0.103    11.238 r  search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__33/SP/O
                         net (fo=1, routed)           0.813    12.052    search_po_0_U/solution_search_prcU_ram_U/ram_reg_0_15_0_0__33_n_27
    SLICE_X41Y12         LUT6 (Prop_lut6_I4_O)        0.124    12.176 r  search_po_0_U/solution_search_prcU_ram_U/q0[17]_i_1/O
                         net (fo=1, routed)           0.000    12.176    search_po_0_U/solution_search_prcU_ram_U/p_0_in[17]
    SLICE_X41Y12         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    12.000    12.000 r  
                                                      0.000    12.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.924    12.924    search_po_0_U/solution_search_prcU_ram_U/ap_clk
    SLICE_X41Y12         FDRE                                         r  search_po_0_U/solution_search_prcU_ram_U/q0_reg[17]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X41Y12         FDRE (Setup_fdre_C_D)        0.031    12.920    search_po_0_U/solution_search_prcU_ram_U/q0_reg[17]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                         -12.176    
  -------------------------------------------------------------------
                         slack                                  0.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 URtoDF_Move_reg_2209_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    ap_clk
    SLICE_X37Y26         FDRE                                         r  URtoDF_Move_reg_2209_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  URtoDF_Move_reg_2209_reg[11]/Q
                         net (fo=1, routed)           0.054     0.605    grp_totalDepth_fu_1004/URtoDF_Move_reg_2209_reg[30][11]
    SLICE_X36Y26         FDRE                                         r  grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    grp_totalDepth_fu_1004/ap_clk
    SLICE_X36Y26         FDRE                                         r  grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.076     0.508    grp_totalDepth_fu_1004/sext9_cast_reg_2344_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/data_p2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X33Y1          FDRE                                         r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/data_p2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/data_p2_reg[4]/Q
                         net (fo=1, routed)           0.054     0.605    solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/data_p2_reg_n_27_[4]
    SLICE_X32Y1          LUT4 (Prop_lut4_I3_O)        0.045     0.650 r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/data_p1[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.650    solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/data_p1[4]_i_1__0_n_27
    SLICE_X32Y1          FDRE                                         r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X32Y1          FDRE                                         r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y1          FDRE (Hold_fdre_C_D)         0.121     0.553    solution_CTRL_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X23Y11         FDRE                                         r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y11         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2_reg[25]/Q
                         net (fo=1, routed)           0.054     0.605    solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p2[25]
    SLICE_X22Y11         LUT4 (Prop_lut4_I3_O)        0.045     0.650 r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1[25]_i_1/O
                         net (fo=1, routed)           0.000     0.650    solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1[25]_i_1_n_27
    SLICE_X22Y11         FDRE                                         r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X22Y11         FDRE                                         r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X22Y11         FDRE (Hold_fdre_C_D)         0.121     0.553    solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/edge4_3_fu_94_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/edge4_3_4_fu_110_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/ap_clk
    SLICE_X33Y43         FDRE                                         r  grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/edge4_3_fu_94_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/edge4_3_fu_94_reg[2]/Q
                         net (fo=2, routed)           0.065     0.616    grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/edge4_3_fu_94[2]
    SLICE_X32Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.661 r  grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/edge4_3_4_fu_110[2]_i_1/O
                         net (fo=1, routed)           0.000     0.661    grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/edge4_3_4_fu_110[2]_i_1_n_27
    SLICE_X32Y43         FDRE                                         r  grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/edge4_3_4_fu_110_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/ap_clk
    SLICE_X32Y43         FDRE                                         r  grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/edge4_3_4_fu_110_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y43         FDRE (Hold_fdre_C_D)         0.121     0.553    grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/edge4_3_4_fu_110_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/arr_i_reg_259_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/arr_i_be_reg_329_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_clk
    SLICE_X51Y72         FDRE                                         r  grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/arr_i_reg_259_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/arr_i_reg_259_reg[2]/Q
                         net (fo=2, routed)           0.066     0.617    grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/arr_i_reg_259[2]
    SLICE_X50Y72         LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/arr_i_be_reg_329[2]_i_1/O
                         net (fo=1, routed)           0.000     0.662    grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/arr_i_be_reg_329[2]_i_1_n_27
    SLICE_X50Y72         FDRE                                         r  grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/arr_i_be_reg_329_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/ap_clk
    SLICE_X50Y72         FDRE                                         r  grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/arr_i_be_reg_329_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y72         FDRE (Hold_fdre_C_D)         0.121     0.553    grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/arr_i_be_reg_329_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X23Y9          FDRE                                         r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y9          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/Q
                         net (fo=1, routed)           0.110     0.661    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/data_p1_reg[32][12]
    SLICE_X22Y8          SRL16E                                       r  solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X22Y8          SRL16E                                       r  solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X22Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X21Y8          FDRE                                         r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y8          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[32]/Q
                         net (fo=1, routed)           0.113     0.664    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/data_p1_reg[32][31]
    SLICE_X22Y7          SRL16E                                       r  solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X22Y7          SRL16E                                       r  solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X22Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.549    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5
  -------------------------------------------------------------------
                         required time                         -0.549    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X23Y10         FDRE                                         r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[13]/Q
                         net (fo=1, routed)           0.116     0.667    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/data_p1_reg[32][13]
    SLICE_X22Y8          SRL16E                                       r  solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X22Y8          SRL16E                                       r  solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X22Y8          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.547    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5
  -------------------------------------------------------------------
                         required time                         -0.547    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS_s_axi_U/int_FRtoBR_Move2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tmp_247_cast_reg_2224_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.559%)  route 0.077ns (35.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    solution_CTRL_BUS_s_axi_U/ap_clk
    SLICE_X33Y23         FDRE                                         r  solution_CTRL_BUS_s_axi_U/int_FRtoBR_Move2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS_s_axi_U/int_FRtoBR_Move2_reg[11]/Q
                         net (fo=3, routed)           0.077     0.629    FRtoBR_Move2[11]
    SLICE_X32Y23         FDRE                                         r  tmp_247_cast_reg_2224_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    ap_clk
    SLICE_X32Y23         FDRE                                         r  tmp_247_cast_reg_2224_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X32Y23         FDRE (Hold_fdre_C_D)         0.076     0.508    tmp_247_cast_reg_2224_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.410     0.410    solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X23Y10         FDRE                                         r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  solution_CTRL_BUS_m_axi_U/bus_read/rs_rreq/data_p1_reg[22]/Q
                         net (fo=1, routed)           0.113     0.664    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/data_p1_reg[32][22]
    SLICE_X22Y9          SRL16E                                       r  solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=8746, unset)         0.432     0.432    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X22Y9          SRL16E                                       r  solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5/CLK
                         clock pessimism              0.000     0.432    
    SLICE_X22Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.541    solution_CTRL_BUS_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         12.000      8.116      DSP48_X2Y32   grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         12.000      8.116      DSP48_X1Y8    tmp_221_reg_2644_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         12.000      8.116      DSP48_X1Y7    tmp_224_reg_2649_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         12.000      8.116      DSP48_X2Y22   grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         12.000      8.116      DSP48_X3Y24   grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_fu_350_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         12.000      8.313      DSP48_X2Y2    solution_mul_mul_Aem_U107/solution_mul_mul_Aem_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         12.000      8.313      DSP48_X2Y24   grp_get_coordcube_fu_978/grp_getURtoUL_fu_201/s_reg_913_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         12.000      8.313      DSP48_X0Y10   grp_get_coordcube_fu_978/grp_getFRtoBR_fu_189/s_reg_1192_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         12.000      8.313      DSP48_X3Y26   grp_get_coordcube_fu_978/grp_getURFtoDLF_fu_207/s_reg_553_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         12.000      8.313      DSP48_X2Y34   grp_get_coordcube_fu_978/grp_getUBtoDF_fu_195/s_reg_939_reg__1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_3_3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X46Y52  ccRet_co_0_U/solution_ccRet_co_0_ram_U/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X46Y52  ccRet_co_0_U/solution_ccRet_co_0_ram_U/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X50Y51  ccRet_cp_0_U/solution_ccRet_cp_0_ram_U/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X50Y51  ccRet_cp_0_U/solution_ccRet_cp_0_ram_U/ram_reg_0_7_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X50Y51  ccRet_cp_0_U/solution_ccRet_cp_0_ram_U/ram_reg_0_7_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X50Y55  ccRet_eo_0_U/solution_ccRet_eo_0_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X38Y53  grp_get_coordcube_fu_978/grp_getURtoDF_fu_213/edge6_U/getURtoDF_edge6_ram_U/ram_reg_0_7_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X46Y52  ccRet_co_0_U/solution_ccRet_co_0_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         6.000       4.750      SLICE_X46Y52  ccRet_co_0_U/solution_ccRet_co_0_ram_U/ram_reg_0_7_0_0/SP/CLK



