#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b3e310 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b35c70 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1b767d0 .functor NOT 1, L_0x1b780d0, C4<0>, C4<0>, C4<0>;
L_0x1b77ef0 .functor XOR 1, L_0x1b77c70, L_0x1b77dc0, C4<0>, C4<0>;
L_0x1b78060 .functor XOR 1, L_0x1b77ef0, L_0x1b77f90, C4<0>, C4<0>;
v0x1b75b90_0 .net *"_ivl_10", 0 0, L_0x1b77f90;  1 drivers
v0x1b75c90_0 .net *"_ivl_12", 0 0, L_0x1b78060;  1 drivers
v0x1b75d70_0 .net *"_ivl_2", 0 0, L_0x1b77bb0;  1 drivers
v0x1b75e30_0 .net *"_ivl_4", 0 0, L_0x1b77c70;  1 drivers
v0x1b75f10_0 .net *"_ivl_6", 0 0, L_0x1b77dc0;  1 drivers
v0x1b76040_0 .net *"_ivl_8", 0 0, L_0x1b77ef0;  1 drivers
v0x1b76120_0 .var "clk", 0 0;
v0x1b761c0_0 .var/2u "stats1", 159 0;
v0x1b76280_0 .var/2u "strobe", 0 0;
v0x1b763d0_0 .net "tb_match", 0 0, L_0x1b780d0;  1 drivers
v0x1b76490_0 .net "tb_mismatch", 0 0, L_0x1b767d0;  1 drivers
v0x1b76550_0 .net "x", 0 0, v0x1b72120_0;  1 drivers
v0x1b765f0_0 .net "y", 0 0, v0x1b721e0_0;  1 drivers
v0x1b76690_0 .net "z_dut", 0 0, L_0x1b779e0;  1 drivers
v0x1b76730_0 .net "z_ref", 0 0, L_0x1b768b0;  1 drivers
L_0x1b77bb0 .concat [ 1 0 0 0], L_0x1b768b0;
L_0x1b77c70 .concat [ 1 0 0 0], L_0x1b768b0;
L_0x1b77dc0 .concat [ 1 0 0 0], L_0x1b779e0;
L_0x1b77f90 .concat [ 1 0 0 0], L_0x1b768b0;
L_0x1b780d0 .cmp/eeq 1, L_0x1b77bb0, L_0x1b78060;
S_0x1b45520 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1b35c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b76840 .functor NOT 1, v0x1b721e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b768b0 .functor OR 1, v0x1b72120_0, L_0x1b76840, C4<0>, C4<0>;
v0x1b3f7f0_0 .net *"_ivl_0", 0 0, L_0x1b76840;  1 drivers
v0x1b3f890_0 .net "x", 0 0, v0x1b72120_0;  alias, 1 drivers
v0x1b71c70_0 .net "y", 0 0, v0x1b721e0_0;  alias, 1 drivers
v0x1b71d10_0 .net "z", 0 0, L_0x1b768b0;  alias, 1 drivers
S_0x1b71e50 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1b35c70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1b72040_0 .net "clk", 0 0, v0x1b76120_0;  1 drivers
v0x1b72120_0 .var "x", 0 0;
v0x1b721e0_0 .var "y", 0 0;
E_0x1b191d0 .event negedge, v0x1b72040_0;
E_0x1b1b650/0 .event negedge, v0x1b72040_0;
E_0x1b1b650/1 .event posedge, v0x1b72040_0;
E_0x1b1b650 .event/or E_0x1b1b650/0, E_0x1b1b650/1;
S_0x1b72280 .scope module, "top_module1" "top_module" 3 76, 4 15 0, S_0x1b35c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v0x1b75140_0 .net "and_out", 0 0, L_0x1b77810;  1 drivers
v0x1b75230_0 .net "or_out", 0 0, L_0x1b77780;  1 drivers
v0x1b75340_0 .net "out_A1", 0 0, L_0x1b76b80;  1 drivers
v0x1b75430_0 .net "out_A2", 0 0, L_0x1b770b0;  1 drivers
v0x1b75520_0 .net "out_B1", 0 0, L_0x1b76f30;  1 drivers
v0x1b75660_0 .net "out_B2", 0 0, L_0x1b77670;  1 drivers
v0x1b75750_0 .net "x", 0 0, v0x1b72120_0;  alias, 1 drivers
v0x1b757f0_0 .net "y", 0 0, v0x1b721e0_0;  alias, 1 drivers
v0x1b75890_0 .net "z", 0 0, L_0x1b779e0;  alias, 1 drivers
S_0x1b72460 .scope module, "and_gate_inst" "and_gate" 4 30, 4 42 0, S_0x1b72280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b77810 .functor AND 1, L_0x1b770b0, L_0x1b77670, C4<1>, C4<1>;
v0x1b726d0_0 .net "a", 0 0, L_0x1b770b0;  alias, 1 drivers
v0x1b727b0_0 .net "b", 0 0, L_0x1b77670;  alias, 1 drivers
v0x1b72870_0 .net "z", 0 0, L_0x1b77810;  alias, 1 drivers
S_0x1b729c0 .scope module, "inst_A1" "A" 4 23, 4 1 0, S_0x1b72280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b76af0 .functor XOR 1, v0x1b72120_0, v0x1b721e0_0, C4<0>, C4<0>;
L_0x1b76b80 .functor AND 1, L_0x1b76af0, v0x1b72120_0, C4<1>, C4<1>;
v0x1b72c10_0 .net *"_ivl_0", 0 0, L_0x1b76af0;  1 drivers
v0x1b72d10_0 .net "x", 0 0, v0x1b72120_0;  alias, 1 drivers
v0x1b72e20_0 .net "y", 0 0, v0x1b721e0_0;  alias, 1 drivers
v0x1b72f10_0 .net "z", 0 0, L_0x1b76b80;  alias, 1 drivers
S_0x1b73010 .scope module, "inst_A2" "A" 4 26, 4 1 0, S_0x1b72280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b77040 .functor XOR 1, v0x1b72120_0, v0x1b721e0_0, C4<0>, C4<0>;
L_0x1b770b0 .functor AND 1, L_0x1b77040, v0x1b72120_0, C4<1>, C4<1>;
v0x1b73260_0 .net *"_ivl_0", 0 0, L_0x1b77040;  1 drivers
v0x1b73340_0 .net "x", 0 0, v0x1b72120_0;  alias, 1 drivers
v0x1b73400_0 .net "y", 0 0, v0x1b721e0_0;  alias, 1 drivers
v0x1b734d0_0 .net "z", 0 0, L_0x1b770b0;  alias, 1 drivers
S_0x1b735c0 .scope module, "inst_B1" "B" 4 24, 4 8 0, S_0x1b72280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b76c60 .functor NOT 1, v0x1b721e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b76cf0 .functor AND 1, v0x1b72120_0, L_0x1b76c60, C4<1>, C4<1>;
L_0x1b76dd0 .functor NOT 1, v0x1b72120_0, C4<0>, C4<0>, C4<0>;
L_0x1b76e40 .functor AND 1, v0x1b721e0_0, L_0x1b76dd0, C4<1>, C4<1>;
L_0x1b76f30 .functor OR 1, L_0x1b76cf0, L_0x1b76e40, C4<0>, C4<0>;
v0x1b73810_0 .net *"_ivl_0", 0 0, L_0x1b76c60;  1 drivers
v0x1b73910_0 .net *"_ivl_2", 0 0, L_0x1b76cf0;  1 drivers
v0x1b739f0_0 .net *"_ivl_4", 0 0, L_0x1b76dd0;  1 drivers
v0x1b73ae0_0 .net *"_ivl_6", 0 0, L_0x1b76e40;  1 drivers
v0x1b73bc0_0 .net "x", 0 0, v0x1b72120_0;  alias, 1 drivers
v0x1b73cb0_0 .net "y", 0 0, v0x1b721e0_0;  alias, 1 drivers
v0x1b73de0_0 .net "z", 0 0, L_0x1b76f30;  alias, 1 drivers
S_0x1b73f20 .scope module, "inst_B2" "B" 4 27, 4 8 0, S_0x1b72280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b77190 .functor NOT 1, v0x1b721e0_0, C4<0>, C4<0>, C4<0>;
L_0x1b77220 .functor AND 1, v0x1b72120_0, L_0x1b77190, C4<1>, C4<1>;
L_0x1b77300 .functor NOT 1, v0x1b72120_0, C4<0>, C4<0>, C4<0>;
L_0x1b77580 .functor AND 1, v0x1b721e0_0, L_0x1b77300, C4<1>, C4<1>;
L_0x1b77670 .functor OR 1, L_0x1b77220, L_0x1b77580, C4<0>, C4<0>;
v0x1b74120_0 .net *"_ivl_0", 0 0, L_0x1b77190;  1 drivers
v0x1b74220_0 .net *"_ivl_2", 0 0, L_0x1b77220;  1 drivers
v0x1b74300_0 .net *"_ivl_4", 0 0, L_0x1b77300;  1 drivers
v0x1b743c0_0 .net *"_ivl_6", 0 0, L_0x1b77580;  1 drivers
v0x1b744a0_0 .net "x", 0 0, v0x1b72120_0;  alias, 1 drivers
v0x1b74590_0 .net "y", 0 0, v0x1b721e0_0;  alias, 1 drivers
v0x1b74630_0 .net "z", 0 0, L_0x1b77670;  alias, 1 drivers
S_0x1b74730 .scope module, "or_gate_inst" "or_gate" 4 29, 4 35 0, S_0x1b72280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b77780 .functor OR 1, L_0x1b76b80, L_0x1b76f30, C4<0>, C4<0>;
v0x1b74980_0 .net "a", 0 0, L_0x1b76b80;  alias, 1 drivers
v0x1b74a40_0 .net "b", 0 0, L_0x1b76f30;  alias, 1 drivers
v0x1b74b10_0 .net "z", 0 0, L_0x1b77780;  alias, 1 drivers
S_0x1b74c20 .scope module, "xor_gate_inst" "xor_gate" 4 32, 4 49 0, S_0x1b72280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1b779e0 .functor XOR 1, L_0x1b77780, L_0x1b77810, C4<0>, C4<0>;
v0x1b74e70_0 .net "a", 0 0, L_0x1b77780;  alias, 1 drivers
v0x1b74f60_0 .net "b", 0 0, L_0x1b77810;  alias, 1 drivers
v0x1b75030_0 .net "z", 0 0, L_0x1b779e0;  alias, 1 drivers
S_0x1b759e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1b35c70;
 .timescale -12 -12;
E_0x1b1b790 .event anyedge, v0x1b76280_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b76280_0;
    %nor/r;
    %assign/vec4 v0x1b76280_0, 0;
    %wait E_0x1b1b790;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b71e50;
T_1 ;
    %wait E_0x1b1b650;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1b721e0_0, 0;
    %assign/vec4 v0x1b72120_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1b71e50;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b191d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1b35c70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b76120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b76280_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b35c70;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b76120_0;
    %inv;
    %store/vec4 v0x1b76120_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1b35c70;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b72040_0, v0x1b76490_0, v0x1b76550_0, v0x1b765f0_0, v0x1b76730_0, v0x1b76690_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b35c70;
T_6 ;
    %load/vec4 v0x1b761c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1b761c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b761c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1b761c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b761c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b761c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b761c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1b35c70;
T_7 ;
    %wait E_0x1b1b650;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b761c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b761c0_0, 4, 32;
    %load/vec4 v0x1b763d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1b761c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b761c0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b761c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b761c0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1b76730_0;
    %load/vec4 v0x1b76730_0;
    %load/vec4 v0x1b76690_0;
    %xor;
    %load/vec4 v0x1b76730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1b761c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b761c0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1b761c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b761c0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/mt2015_q4/iter1/response2/top_module.sv";
