Return-Path: <linux-clk+bounces-31049-lists+linux-clk=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from dfw.mirrors.kernel.org (dfw.mirrors.kernel.org [IPv6:2605:f480:58:1:0:1994:3:14])
	by mail.lfdr.de (Postfix) with ESMTPS id 88F9DC7B24A
	for <lists+linux-clk@lfdr.de>; Fri, 21 Nov 2025 18:56:46 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by dfw.mirrors.kernel.org (Postfix) with ESMTPS id 283C04E1265
	for <lists+linux-clk@lfdr.de>; Fri, 21 Nov 2025 17:56:45 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id B5A1F2EA168;
	Fri, 21 Nov 2025 17:56:42 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b="Jb+JRjff";
	dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b="Fg2JaNmd"
X-Original-To: linux-clk@vger.kernel.org
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 2AF9428F948
	for <linux-clk@vger.kernel.org>; Fri, 21 Nov 2025 17:56:40 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1763747802; cv=none; b=T1Jf7loMb0vsuR7S0TGLfAtA5eIMX33I6K7KgKr2uwzss1Pl3rlhiDzc88698pWgWTjmc5/mfmTbEDXXqmINpNDxlMJPfyNo3r4X9KuxycDsUDSLhI6QV3MhNjOuByShqSi7ofmqbRsm++huD7r51kM5lAPKluB9aCYw27VojVk=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1763747802; c=relaxed/simple;
	bh=fy1OAyiWQ8tXXNz1A9JL1EaMw9CTUDiIXUySzIRwG/M=;
	h=From:Subject:Date:Message-Id:MIME-Version:Content-Type:To:Cc; b=ZvWVH0k1CJ58KNO8Uh1ATTzDSoO3Xgzfd7XdKI5YtVuerjBLabSlbVCufTa6H7iPZ8unIpmDEwYXJu7VbFSXgJfI52W2x4YID1AcltcII7o5G0GWdWRSfpkyy6FxlkPhQLnZ0neTylEfcKrYbqzVdX17zOg87+ZhixoVyLiKnnI=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=Jb+JRjff; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Fg2JaNmd; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=oss.qualcomm.com
Received: from pps.filterd (m0279865.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 5ALC3iBf2831860
	for <linux-clk@vger.kernel.org>; Fri, 21 Nov 2025 17:56:40 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:message-id
	:mime-version:subject:to; s=qcppdkim1; bh=hF45yioN2i80AO+xrs7lpU
	uXfS68L4/pxMqxakhD/Yk=; b=Jb+JRjffRGqLIe1I9+zF+9nu691NBuVM4wZU6Z
	HAfcumlpTYe8JxyoHMFJ1gvy3wHfZCdWZZLaCEzInBq91UR/nv15Q1z938DNIH2B
	oXuWGoKdOutbu3bYnnmKa+mlh9b94zRQaID6WpvM2Eor1s33ZNZb6PD1T163Voon
	CyiDHnsAwKT918eSOHIqpkHJcvK1Vxg0FWc74O6cuH557L2dJdAkv93bWMLmpZAp
	ZUJZQJgJUerhE1DX1XPD78o0FN4uV1gnyndjnQA9cb2gtE67XufdvK4bueFyUaeS
	2lJinrbCDofNAI59VH71F8rAE+anqPV3M2olw6eXMs6VrSgA==
Received: from mail-pf1-f199.google.com (mail-pf1-f199.google.com [209.85.210.199])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4ajhyq2e3v-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <linux-clk@vger.kernel.org>; Fri, 21 Nov 2025 17:56:40 +0000 (GMT)
Received: by mail-pf1-f199.google.com with SMTP id d2e1a72fcca58-7aa9f595688so4381828b3a.2
        for <linux-clk@vger.kernel.org>; Fri, 21 Nov 2025 09:56:39 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1763747799; x=1764352599; darn=vger.kernel.org;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:from:to:cc:subject:date:message-id:reply-to;
        bh=hF45yioN2i80AO+xrs7lpUuXfS68L4/pxMqxakhD/Yk=;
        b=Fg2JaNmdignCyvWG1NR7oR/nb49ZdlQkfpO71YIuGwyTbatJlXG1U93qHweIv71vL0
         CEYjp1/eduM/AhBJkHp44a/xh9f4etYhP9FwSJuUxnDWSy3qptzmnbpDdfyUaqMzu4ET
         3GyDo/k+OVyoyxIYWIxGEqesKneHJoXAxDJaVePz+Ae4g4TxABwSL/QtIs4xZYYDWFAk
         m1P5TFtYax9bE+DqNSqXTbqIU6I6tNrJ/HTzA8A/GtPBvGRKGwbSJgvmRatWZ9zNA6A1
         ExrdssFTcl78KbUd/esDD5RBNfuCklCDaYZk+URo6A7ty7/8rMnP/7W9JjGqWNysVU/Y
         grxw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1763747799; x=1764352599;
        h=cc:to:content-transfer-encoding:mime-version:message-id:date
         :subject:from:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
         :message-id:reply-to;
        bh=hF45yioN2i80AO+xrs7lpUuXfS68L4/pxMqxakhD/Yk=;
        b=bt6ywZkIKp0TBYLAKbaE+DVkeKvPUPVmTPuMh7yzDAREk8S+kgoetblruqNxdjtirB
         eJX0ik/a+8POWKmFa8jyahkh+2WR+BtSSFCkf1pn2diCb8Stu7nZ7Xn4JBCBbZdkhxJI
         lH+YyKrSY/n4/QyWGkT7HcnH69/1bFVsktFwvWp6FFHCLy89U8vRetmldqEawIzo1PMU
         9kl7InJ4SWDOE6pIqSgesw1c8znRwGsOui4ErFbycGI3aWypJI51POzNsjSIFXDizfC9
         Py0s1dxI1Zk9mKEs5+Zn1Q6cK/dN03m5dJiJc26SRHrDISnGsOldOkA6IKM1MtsTNYf/
         7KXQ==
X-Forwarded-Encrypted: i=1; AJvYcCXz2cFVMZYD1iatbJf8jM9y9mNOrMd5e8b7+qQKrIkeWTR/6D6Jivs4MjRhFhX7OogeyHKOpVZS6os=@vger.kernel.org
X-Gm-Message-State: AOJu0YwpRu1sl8o118zu8AWYZohfUsF3oOsAJvSrPzpW73ULhrCdXYV/
	GaY9OcL67sWHapRYLwvWs6bIhXEBJu10uFyPpcZ8i1J/3j/DPOf8FLhu1urVQdrnziJFj8GEiy9
	nNxGI8LPB9tdYIZKTzGcxdfMRfZz+ji1AJeXM3E1sLMLzVR8MwqIPQEt9L0/S1M4=
X-Gm-Gg: ASbGncsQketeAElpA6b6U6wfRVM22j4YJBCzisOBknBTpXPpIpngYELc2jjyqIDojH+
	BtLbVXKEODLn6hzwYHbXvpeTe1I/cdgKJutKICPDxN2j+Y+GeWHVCa89QnMKxiOpAijVsojO8em
	UF3fKbY5yWV6tzf41ShThd6v/ZUuBJRxoOU/8L30T+AWcJSGaC3yKYy+fQFuVG4UboQSx1tXKEn
	KU5bEQdlJcYea6qhSnCMtmnFthqGVyukgBr9PyWSCer6PLsxgA5WpXqyzhZoMbgeDUzru5pZIhh
	5C3hq9LXvYrY33yCFfmFuz7JxjlVJJ+MzOKJgP3Ik54FeE3hUEbjD4WmI+uZbk5OwfvVWB7ufiz
	wwrykNlsMrTUn2wOKI/YSeJgPs2lHxiLiFQ==
X-Received: by 2002:a05:6a00:18aa:b0:783:9b67:e96a with SMTP id d2e1a72fcca58-7c58988f790mr3572970b3a.0.1763747799343;
        Fri, 21 Nov 2025 09:56:39 -0800 (PST)
X-Google-Smtp-Source: AGHT+IFia0ajsNrlxP3jp5L8oHybsoZjqxRqeOSII1csnsLzjtyHZxIWW/jRb0d9MR0h8htoND6VPw==
X-Received: by 2002:a05:6a00:18aa:b0:783:9b67:e96a with SMTP id d2e1a72fcca58-7c58988f790mr3572945b3a.0.1763747798832;
        Fri, 21 Nov 2025 09:56:38 -0800 (PST)
Received: from hu-tdas-hyd.qualcomm.com ([202.46.22.19])
        by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-7c3ed471060sm6727883b3a.15.2025.11.21.09.56.35
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Fri, 21 Nov 2025 09:56:38 -0800 (PST)
From: Taniya Das <taniya.das@oss.qualcomm.com>
Subject: [PATCH v3 0/3] Add support for Clock controllers for Kaanapali
Date: Fri, 21 Nov 2025 23:26:26 +0530
Message-Id: <20251121-gcc_kaanapali-v3-v3-0-89a594985a46@oss.qualcomm.com>
Precedence: bulk
X-Mailing-List: linux-clk@vger.kernel.org
List-Id: <linux-clk.vger.kernel.org>
List-Subscribe: <mailto:linux-clk+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-clk+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Transfer-Encoding: 7bit
X-B4-Tracking: v=1; b=H4sIAMqnIGkC/x3MQQqAIBBA0avErBMaraCuEhGTTjUUFgoSRHdPW
 r7F/w9EDsIR+uKBwEminD7DlAXYjfzKSlw26Eo3iBrVau20E3m66BCVjKK5Q8aqbWZXQ86uwIv
 c/3IY3/cDEG/aqGIAAAA=
X-Change-ID: 20251121-gcc_kaanapali-v3-ab91e1065bd4
To: Bjorn Andersson <andersson@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>
Cc: Ajit Pandey <ajit.pandey@oss.qualcomm.com>,
        Imran Shaik <imran.shaik@oss.qualcomm.com>,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
        linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        linux-kernel@vger.kernel.org, Taniya Das <taniya.das@oss.qualcomm.com>,
        Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>,
        Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
X-Mailer: b4 0.15-dev-aa3f6
X-Proofpoint-GUID: WKCCZHa429TkqIE7q1YvicDOcvsnKr_Y
X-Proofpoint-ORIG-GUID: WKCCZHa429TkqIE7q1YvicDOcvsnKr_Y
X-Authority-Analysis: v=2.4 cv=N94k1m9B c=1 sm=1 tr=0 ts=6920a7d8 cx=c_pps
 a=WW5sKcV1LcKqjgzy2JUPuA==:117 a=fChuTYTh2wq5r3m49p7fHw==:17
 a=IkcTkHD0fZMA:10 a=6UeiqGixMTsA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=EUspDBNiAAAA:8 a=VwQbUJbxAAAA:8
 a=pU5keNj5C49EkLXuPzUA:9 a=QEXdDO2ut3YA:10 a=OpyuDcXvxspvyRM73sMx:22
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUxMTIxMDEzNCBTYWx0ZWRfX0CmDwtXm41Zd
 uwHlRQTZIPnwNf9zj6kB79i8aQNnn+mPyPehLPGyO1rpLZtUSO4SO7O9rEuaL5f+4iWhYGW5IbA
 uvB0PaUlwL8CdYuiVUAAbEQFBOKDwACcv/7uJRBEvTOJvW0fpsJo+Xc7n855yifoXfc9h7JgCCR
 r8pyED/pXKC0VACfwBDC2PqLWqgmOrt77c086aWPFic8x5KiNDMhL4BLclYfX+4Bp7r5UjBlBam
 F7VrLjjk7foViKax5p/2uWnnZVBkZ2RDZ49nE5f3ZqBIpkUvgHU84qJWM4hhe1VET3K/Px+GAT+
 e1ekeMBkua4dA4tA/LEjL58m/Ljx9T81LA1gxqiX+ZqEbf48VhvmkxcrDVzPNuY34bVdGN1k6xd
 h6rBZQ7OUECi9YwlID8eVmO+g4FXXg==
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1121,Hydra:6.1.9,FMLib:17.12.100.49
 definitions=2025-11-21_05,2025-11-21_01,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 bulkscore=0 suspectscore=0 spamscore=0 adultscore=0 clxscore=1015
 priorityscore=1501 impostorscore=0 malwarescore=0 phishscore=0
 lowpriorityscore=0 classifier=typeunknown authscore=0 authtc= authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2510240001
 definitions=main-2511210134

Add support for Global clock controller(GCC), TCSR and the RPMH clock
controller for the Qualcomm Kaanapali SoC.

Kaanapali(Snapdragon SoC from Qualcomm):
https://www.qualcomm.com/products/mobile/snapdragon/smartphones/snapdragon-8-series-mobile-platforms/snapdragon-8-elite-gen-5

Changes in v3:
 - Update the new RPMH clocks to use 'clkN' convention which was not
   moved completely in v2 patchset [Dmitry].
 - Use lower case of the target name in Kconfig and Driver code [Dmitry]
 - Update the TCSRCC clock offsets as per the latest discussion for
   mapping the TCSR base to '0x1fc0000'.
 - Add RB tag from [Konrad] for GCC
 - Link to v2: https://lore.kernel.org/r/20251030-gcc_kaanapali-v2-v2-0-a774a587af6f@oss.qualcomm.com

Changes in v2:
  - Update the commit message for all dt-bindings to incorporate
    "SoC/platform" inplace of drivers [Krzysztof]
  - Add RB tag from [Krzysztof] for dt-bindings
  - Split the TCSRCC to a new driver instead of reusing the SM8750
    driver with offset updates [Dmitry]
  - Update the new RPMH clocks to use 'clkN' convention [Dmitry]
  - Add RB tag from [Dmitry] for GCC
  - This series does not have any strict PLL code dependencies [Bjorn], thus
    drop them and will be added in the Multimedia clock controller
    series. Drop the following patches.
	- Update the PLL support for cal_l
	- Add support for controlling Pongo EKO_T PLL
	- Add support for controlling Rivian PLL
  - Link to v1: https://lore.kernel.org/lkml/20250924-knp-clk-v1-0-29b02b818782@oss.qualcomm.com/

Signed-off-by: Taniya Das <taniya.das@oss.qualcomm.com>
---
Taniya Das (3):
      clk: qcom: rpmh: Add support for Kaanapali rpmh clocks
      clk: qcom: Add TCSR clock driver for Kaanapali
      clk: qcom: Add support for Global clock controller on Kaanapali

 drivers/clk/qcom/Kconfig            |   17 +
 drivers/clk/qcom/Makefile           |    2 +
 drivers/clk/qcom/clk-rpmh.c         |   41 +
 drivers/clk/qcom/gcc-kaanapali.c    | 3541 +++++++++++++++++++++++++++++++++++
 drivers/clk/qcom/tcsrcc-kaanapali.c |  141 ++
 5 files changed, 3742 insertions(+)
---
base-commit: 88cbd8ac379cf5ce68b7efcfd4d1484a6871ee0b
change-id: 20251121-gcc_kaanapali-v3-ab91e1065bd4

Best regards,
-- 
Taniya Das <taniya.das@oss.qualcomm.com>


