
/* THIS FILE HAS BEEN GENERATED, DO NOT MODIFY IT.
 */

/*
 * Copyright (C) 2020 GreenWaves Technologies
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#ifndef __ARCHI_SOC_EU_REGS__
#define __ARCHI_SOC_EU_REGS__

#if !defined(LANGUAGE_ASSEMBLY) && !defined(__ASSEMBLER__)


#endif




//
// REGISTERS
//

// SoC software events trigger command register.
#define SOC_EU_SW_EVENT_OFFSET                   0x0

// FC event unit event dispatch mask configuration register for events 0 to 31.
#define SOC_EU_FC_MASK_0_OFFSET                  0x4

// FC event unit event dispatch mask configuration register for events 32 to 63.
#define SOC_EU_FC_MASK_1_OFFSET                  0x8

// FC event unit event dispatch mask configuration register for events 64 to 95.
#define SOC_EU_FC_MASK_2_OFFSET                  0xc

// FC event unit event dispatch mask configuration register for events 96 to 127.
#define SOC_EU_FC_MASK_3_OFFSET                  0x10

// FC event unit event dispatch mask configuration register for events 128 to 159.
#define SOC_EU_FC_MASK_4_OFFSET                  0x14

// FC event unit event dispatch mask configuration register for events 160 to 191.
#define SOC_EU_FC_MASK_5_OFFSET                  0x18

// FC event unit event dispatch mask configuration register for events 192 to 223.
#define SOC_EU_FC_MASK_6_OFFSET                  0x1c

// FC event unit event dispatch mask configuration register for events 224 to 255.
#define SOC_EU_FC_MASK_7_OFFSET                  0x20

// Cluster event dispatch mask configuration register for events 0 to 31.
#define SOC_EU_CL_MASK_0_OFFSET                  0x24

// Cluster event dispatch mask configuration register for events 32 to 63.
#define SOC_EU_CL_MASK_1_OFFSET                  0x28

// Cluster event dispatch mask configuration register for events 64 to 95.
#define SOC_EU_CL_MASK_2_OFFSET                  0x2c

// Cluster event dispatch mask configuration register for events 96 to 127.
#define SOC_EU_CL_MASK_3_OFFSET                  0x30

// Cluster event dispatch mask configuration register for events 128 to 159.
#define SOC_EU_CL_MASK_4_OFFSET                  0x34

// Cluster event dispatch mask configuration register for events 160 to 191.
#define SOC_EU_CL_MASK_5_OFFSET                  0x38

// Cluster event dispatch mask configuration register for events 192 to 223.
#define SOC_EU_CL_MASK_6_OFFSET                  0x3c

// Cluster event dispatch mask configuration register for events 224 to 255.
#define SOC_EU_CL_MASK_7_OFFSET                  0x40

// uDMA event dispatch mask configuration registerfor events 0 to 31.
#define SOC_EU_PR_MASK_0_OFFSET                  0x44

// uDMA event dispatch mask configuration registerfor events 32 to 63.
#define SOC_EU_PR_MASK_1_OFFSET                  0x48

// uDMA event dispatch mask configuration registerfor events 64 to 95.
#define SOC_EU_PR_MASK_2_OFFSET                  0x4c

// uDMA event dispatch mask configuration registerfor events 96 to 127.
#define SOC_EU_PR_MASK_3_OFFSET                  0x50

// uDMA event dispatch mask configuration registerfor events 128 to 159.
#define SOC_EU_PR_MASK_4_OFFSET                  0x54

// uDMA event dispatch mask configuration registerfor events 160 to 191.
#define SOC_EU_PR_MASK_5_OFFSET                  0x58

// uDMA event dispatch mask configuration registerfor events 192 to 223.
#define SOC_EU_PR_MASK_6_OFFSET                  0x5c

// uDMA event dispatch mask configuration registerfor events 224 to 255.
#define SOC_EU_PR_MASK_7_OFFSET                  0x60

// Event queue overflow status register for events 0 to 31.
#define SOC_EU_ERR_0_OFFSET                      0x64

// Event queue overflow status register for events 32 to 63.
#define SOC_EU_ERR_1_OFFSET                      0x68

// Event queue overflow status register for events 64 to 95.
#define SOC_EU_ERR_2_OFFSET                      0x6c

// Event queue overflow status register for events 96 to 127.
#define SOC_EU_ERR_3_OFFSET                      0x70

// Event queue overflow status register for events 128 to 159.
#define SOC_EU_ERR_4_OFFSET                      0x74

// Event queue overflow status register for events 160 to 191.
#define SOC_EU_ERR_5_OFFSET                      0x78

// Event queue overflow status register for events 192 to 223.
#define SOC_EU_ERR_6_OFFSET                      0x7c

// Event queue overflow status register for events 224 to 255.
#define SOC_EU_ERR_7_OFFSET                      0x80

// FC High Timer1 source event configuration register.
#define SOC_EU_TIMER1_SEL_HI_OFFSET              0x84

// FC Low Timer1 source event configuration register.
#define SOC_EU_TIMER1_SEL_LO_OFFSET              0x88

// FC High Timer2 source event configuration register.
#define SOC_EU_TIMER2_SEL_HI_OFFSET              0x8c

// FC Low Timer2 source event configuration register.
#define SOC_EU_TIMER2_SEL_LO_OFFSET              0x90

#endif
