{"vcs1":{"timestamp_begin":1759394986.022533248, "rt":0.93, "ut":0.30, "st":0.14}}
{"vcselab":{"timestamp_begin":1759394987.016088901, "rt":0.60, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1759394987.668533052, "rt":0.21, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759394985.683357529}
{"VCS_COMP_START_TIME": 1759394985.683357529}
{"VCS_COMP_END_TIME": 1759394988.623554394}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog6 +notimingcheck"}
{"vcs1": {"peak_mem": 368916}}
{"vcselab": {"peak_mem": 229964}}
