
PruMoPaP6482_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003820  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08003a04  08003a04  00013a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a88  08003a88  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003a88  08003a88  00013a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a90  08003a90  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a90  08003a90  00013a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a94  08003a94  00013a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003a98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000e0  20000070  08003b08  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000150  08003b08  00020150  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008b48  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001510  00000000  00000000  00028be1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000800  00000000  00000000  0002a0f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000778  00000000  00000000  0002a8f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d22c  00000000  00000000  0002b070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000093f0  00000000  00000000  0004829c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aac34  00000000  00000000  0005168c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fc2c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002454  00000000  00000000  000fc310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	080039ec 	.word	0x080039ec

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	080039ec 	.word	0x080039ec

08000224 <__aeabi_uldivmod>:
 8000224:	b953      	cbnz	r3, 800023c <__aeabi_uldivmod+0x18>
 8000226:	b94a      	cbnz	r2, 800023c <__aeabi_uldivmod+0x18>
 8000228:	2900      	cmp	r1, #0
 800022a:	bf08      	it	eq
 800022c:	2800      	cmpeq	r0, #0
 800022e:	bf1c      	itt	ne
 8000230:	f04f 31ff 	movne.w	r1, #4294967295
 8000234:	f04f 30ff 	movne.w	r0, #4294967295
 8000238:	f000 b976 	b.w	8000528 <__aeabi_idiv0>
 800023c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000240:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000244:	f000 f806 	bl	8000254 <__udivmoddi4>
 8000248:	f8dd e004 	ldr.w	lr, [sp, #4]
 800024c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000250:	b004      	add	sp, #16
 8000252:	4770      	bx	lr

08000254 <__udivmoddi4>:
 8000254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000258:	9e08      	ldr	r6, [sp, #32]
 800025a:	460d      	mov	r5, r1
 800025c:	4604      	mov	r4, r0
 800025e:	4688      	mov	r8, r1
 8000260:	2b00      	cmp	r3, #0
 8000262:	d14d      	bne.n	8000300 <__udivmoddi4+0xac>
 8000264:	428a      	cmp	r2, r1
 8000266:	4694      	mov	ip, r2
 8000268:	d968      	bls.n	800033c <__udivmoddi4+0xe8>
 800026a:	fab2 f282 	clz	r2, r2
 800026e:	b152      	cbz	r2, 8000286 <__udivmoddi4+0x32>
 8000270:	fa01 f302 	lsl.w	r3, r1, r2
 8000274:	f1c2 0120 	rsb	r1, r2, #32
 8000278:	fa20 f101 	lsr.w	r1, r0, r1
 800027c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000280:	ea41 0803 	orr.w	r8, r1, r3
 8000284:	4094      	lsls	r4, r2
 8000286:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800028a:	fbb8 f7f1 	udiv	r7, r8, r1
 800028e:	fa1f fe8c 	uxth.w	lr, ip
 8000292:	fb01 8817 	mls	r8, r1, r7, r8
 8000296:	fb07 f00e 	mul.w	r0, r7, lr
 800029a:	0c23      	lsrs	r3, r4, #16
 800029c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a0:	4298      	cmp	r0, r3
 80002a2:	d90a      	bls.n	80002ba <__udivmoddi4+0x66>
 80002a4:	eb1c 0303 	adds.w	r3, ip, r3
 80002a8:	f107 35ff 	add.w	r5, r7, #4294967295
 80002ac:	f080 811e 	bcs.w	80004ec <__udivmoddi4+0x298>
 80002b0:	4298      	cmp	r0, r3
 80002b2:	f240 811b 	bls.w	80004ec <__udivmoddi4+0x298>
 80002b6:	3f02      	subs	r7, #2
 80002b8:	4463      	add	r3, ip
 80002ba:	1a1b      	subs	r3, r3, r0
 80002bc:	fbb3 f0f1 	udiv	r0, r3, r1
 80002c0:	fb01 3310 	mls	r3, r1, r0, r3
 80002c4:	fb00 fe0e 	mul.w	lr, r0, lr
 80002c8:	b2a4      	uxth	r4, r4
 80002ca:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002ce:	45a6      	cmp	lr, r4
 80002d0:	d90a      	bls.n	80002e8 <__udivmoddi4+0x94>
 80002d2:	eb1c 0404 	adds.w	r4, ip, r4
 80002d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80002da:	f080 8109 	bcs.w	80004f0 <__udivmoddi4+0x29c>
 80002de:	45a6      	cmp	lr, r4
 80002e0:	f240 8106 	bls.w	80004f0 <__udivmoddi4+0x29c>
 80002e4:	4464      	add	r4, ip
 80002e6:	3802      	subs	r0, #2
 80002e8:	2100      	movs	r1, #0
 80002ea:	eba4 040e 	sub.w	r4, r4, lr
 80002ee:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002f2:	b11e      	cbz	r6, 80002fc <__udivmoddi4+0xa8>
 80002f4:	2300      	movs	r3, #0
 80002f6:	40d4      	lsrs	r4, r2
 80002f8:	e9c6 4300 	strd	r4, r3, [r6]
 80002fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000300:	428b      	cmp	r3, r1
 8000302:	d908      	bls.n	8000316 <__udivmoddi4+0xc2>
 8000304:	2e00      	cmp	r6, #0
 8000306:	f000 80ee 	beq.w	80004e6 <__udivmoddi4+0x292>
 800030a:	2100      	movs	r1, #0
 800030c:	e9c6 0500 	strd	r0, r5, [r6]
 8000310:	4608      	mov	r0, r1
 8000312:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000316:	fab3 f183 	clz	r1, r3
 800031a:	2900      	cmp	r1, #0
 800031c:	d14a      	bne.n	80003b4 <__udivmoddi4+0x160>
 800031e:	42ab      	cmp	r3, r5
 8000320:	d302      	bcc.n	8000328 <__udivmoddi4+0xd4>
 8000322:	4282      	cmp	r2, r0
 8000324:	f200 80fc 	bhi.w	8000520 <__udivmoddi4+0x2cc>
 8000328:	1a84      	subs	r4, r0, r2
 800032a:	eb65 0303 	sbc.w	r3, r5, r3
 800032e:	2001      	movs	r0, #1
 8000330:	4698      	mov	r8, r3
 8000332:	2e00      	cmp	r6, #0
 8000334:	d0e2      	beq.n	80002fc <__udivmoddi4+0xa8>
 8000336:	e9c6 4800 	strd	r4, r8, [r6]
 800033a:	e7df      	b.n	80002fc <__udivmoddi4+0xa8>
 800033c:	b902      	cbnz	r2, 8000340 <__udivmoddi4+0xec>
 800033e:	deff      	udf	#255	; 0xff
 8000340:	fab2 f282 	clz	r2, r2
 8000344:	2a00      	cmp	r2, #0
 8000346:	f040 8091 	bne.w	800046c <__udivmoddi4+0x218>
 800034a:	eba1 000c 	sub.w	r0, r1, ip
 800034e:	2101      	movs	r1, #1
 8000350:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000354:	fa1f fe8c 	uxth.w	lr, ip
 8000358:	fbb0 f3f7 	udiv	r3, r0, r7
 800035c:	fb07 0013 	mls	r0, r7, r3, r0
 8000360:	0c25      	lsrs	r5, r4, #16
 8000362:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 8000366:	fb0e f003 	mul.w	r0, lr, r3
 800036a:	42a8      	cmp	r0, r5
 800036c:	d908      	bls.n	8000380 <__udivmoddi4+0x12c>
 800036e:	eb1c 0505 	adds.w	r5, ip, r5
 8000372:	f103 38ff 	add.w	r8, r3, #4294967295
 8000376:	d202      	bcs.n	800037e <__udivmoddi4+0x12a>
 8000378:	42a8      	cmp	r0, r5
 800037a:	f200 80ce 	bhi.w	800051a <__udivmoddi4+0x2c6>
 800037e:	4643      	mov	r3, r8
 8000380:	1a2d      	subs	r5, r5, r0
 8000382:	fbb5 f0f7 	udiv	r0, r5, r7
 8000386:	fb07 5510 	mls	r5, r7, r0, r5
 800038a:	fb0e fe00 	mul.w	lr, lr, r0
 800038e:	b2a4      	uxth	r4, r4
 8000390:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000394:	45a6      	cmp	lr, r4
 8000396:	d908      	bls.n	80003aa <__udivmoddi4+0x156>
 8000398:	eb1c 0404 	adds.w	r4, ip, r4
 800039c:	f100 35ff 	add.w	r5, r0, #4294967295
 80003a0:	d202      	bcs.n	80003a8 <__udivmoddi4+0x154>
 80003a2:	45a6      	cmp	lr, r4
 80003a4:	f200 80b6 	bhi.w	8000514 <__udivmoddi4+0x2c0>
 80003a8:	4628      	mov	r0, r5
 80003aa:	eba4 040e 	sub.w	r4, r4, lr
 80003ae:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003b2:	e79e      	b.n	80002f2 <__udivmoddi4+0x9e>
 80003b4:	f1c1 0720 	rsb	r7, r1, #32
 80003b8:	408b      	lsls	r3, r1
 80003ba:	fa22 fc07 	lsr.w	ip, r2, r7
 80003be:	ea4c 0c03 	orr.w	ip, ip, r3
 80003c2:	fa25 fa07 	lsr.w	sl, r5, r7
 80003c6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003ca:	fbba f8f9 	udiv	r8, sl, r9
 80003ce:	fa20 f307 	lsr.w	r3, r0, r7
 80003d2:	fb09 aa18 	mls	sl, r9, r8, sl
 80003d6:	408d      	lsls	r5, r1
 80003d8:	fa1f fe8c 	uxth.w	lr, ip
 80003dc:	431d      	orrs	r5, r3
 80003de:	fa00 f301 	lsl.w	r3, r0, r1
 80003e2:	fb08 f00e 	mul.w	r0, r8, lr
 80003e6:	0c2c      	lsrs	r4, r5, #16
 80003e8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80003ec:	42a0      	cmp	r0, r4
 80003ee:	fa02 f201 	lsl.w	r2, r2, r1
 80003f2:	d90b      	bls.n	800040c <__udivmoddi4+0x1b8>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003fc:	f080 8088 	bcs.w	8000510 <__udivmoddi4+0x2bc>
 8000400:	42a0      	cmp	r0, r4
 8000402:	f240 8085 	bls.w	8000510 <__udivmoddi4+0x2bc>
 8000406:	f1a8 0802 	sub.w	r8, r8, #2
 800040a:	4464      	add	r4, ip
 800040c:	1a24      	subs	r4, r4, r0
 800040e:	fbb4 f0f9 	udiv	r0, r4, r9
 8000412:	fb09 4410 	mls	r4, r9, r0, r4
 8000416:	fb00 fe0e 	mul.w	lr, r0, lr
 800041a:	b2ad      	uxth	r5, r5
 800041c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x1e2>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 35ff 	add.w	r5, r0, #4294967295
 800042c:	d26c      	bcs.n	8000508 <__udivmoddi4+0x2b4>
 800042e:	45a6      	cmp	lr, r4
 8000430:	d96a      	bls.n	8000508 <__udivmoddi4+0x2b4>
 8000432:	3802      	subs	r0, #2
 8000434:	4464      	add	r4, ip
 8000436:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800043a:	fba0 9502 	umull	r9, r5, r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	42ac      	cmp	r4, r5
 8000444:	46c8      	mov	r8, r9
 8000446:	46ae      	mov	lr, r5
 8000448:	d356      	bcc.n	80004f8 <__udivmoddi4+0x2a4>
 800044a:	d053      	beq.n	80004f4 <__udivmoddi4+0x2a0>
 800044c:	2e00      	cmp	r6, #0
 800044e:	d069      	beq.n	8000524 <__udivmoddi4+0x2d0>
 8000450:	ebb3 0208 	subs.w	r2, r3, r8
 8000454:	eb64 040e 	sbc.w	r4, r4, lr
 8000458:	fa22 f301 	lsr.w	r3, r2, r1
 800045c:	fa04 f707 	lsl.w	r7, r4, r7
 8000460:	431f      	orrs	r7, r3
 8000462:	40cc      	lsrs	r4, r1
 8000464:	e9c6 7400 	strd	r7, r4, [r6]
 8000468:	2100      	movs	r1, #0
 800046a:	e747      	b.n	80002fc <__udivmoddi4+0xa8>
 800046c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000470:	f1c2 0120 	rsb	r1, r2, #32
 8000474:	fa25 f301 	lsr.w	r3, r5, r1
 8000478:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800047c:	fa20 f101 	lsr.w	r1, r0, r1
 8000480:	4095      	lsls	r5, r2
 8000482:	430d      	orrs	r5, r1
 8000484:	fbb3 f1f7 	udiv	r1, r3, r7
 8000488:	fb07 3311 	mls	r3, r7, r1, r3
 800048c:	fa1f fe8c 	uxth.w	lr, ip
 8000490:	0c28      	lsrs	r0, r5, #16
 8000492:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000496:	fb01 f30e 	mul.w	r3, r1, lr
 800049a:	4283      	cmp	r3, r0
 800049c:	fa04 f402 	lsl.w	r4, r4, r2
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x260>
 80004a2:	eb1c 0000 	adds.w	r0, ip, r0
 80004a6:	f101 38ff 	add.w	r8, r1, #4294967295
 80004aa:	d22f      	bcs.n	800050c <__udivmoddi4+0x2b8>
 80004ac:	4283      	cmp	r3, r0
 80004ae:	d92d      	bls.n	800050c <__udivmoddi4+0x2b8>
 80004b0:	3902      	subs	r1, #2
 80004b2:	4460      	add	r0, ip
 80004b4:	1ac0      	subs	r0, r0, r3
 80004b6:	fbb0 f3f7 	udiv	r3, r0, r7
 80004ba:	fb07 0013 	mls	r0, r7, r3, r0
 80004be:	b2ad      	uxth	r5, r5
 80004c0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80004c4:	fb03 f00e 	mul.w	r0, r3, lr
 80004c8:	42a8      	cmp	r0, r5
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x28a>
 80004cc:	eb1c 0505 	adds.w	r5, ip, r5
 80004d0:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d4:	d216      	bcs.n	8000504 <__udivmoddi4+0x2b0>
 80004d6:	42a8      	cmp	r0, r5
 80004d8:	d914      	bls.n	8000504 <__udivmoddi4+0x2b0>
 80004da:	3b02      	subs	r3, #2
 80004dc:	4465      	add	r5, ip
 80004de:	1a28      	subs	r0, r5, r0
 80004e0:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004e4:	e738      	b.n	8000358 <__udivmoddi4+0x104>
 80004e6:	4631      	mov	r1, r6
 80004e8:	4630      	mov	r0, r6
 80004ea:	e707      	b.n	80002fc <__udivmoddi4+0xa8>
 80004ec:	462f      	mov	r7, r5
 80004ee:	e6e4      	b.n	80002ba <__udivmoddi4+0x66>
 80004f0:	4618      	mov	r0, r3
 80004f2:	e6f9      	b.n	80002e8 <__udivmoddi4+0x94>
 80004f4:	454b      	cmp	r3, r9
 80004f6:	d2a9      	bcs.n	800044c <__udivmoddi4+0x1f8>
 80004f8:	ebb9 0802 	subs.w	r8, r9, r2
 80004fc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000500:	3801      	subs	r0, #1
 8000502:	e7a3      	b.n	800044c <__udivmoddi4+0x1f8>
 8000504:	4643      	mov	r3, r8
 8000506:	e7ea      	b.n	80004de <__udivmoddi4+0x28a>
 8000508:	4628      	mov	r0, r5
 800050a:	e794      	b.n	8000436 <__udivmoddi4+0x1e2>
 800050c:	4641      	mov	r1, r8
 800050e:	e7d1      	b.n	80004b4 <__udivmoddi4+0x260>
 8000510:	46d0      	mov	r8, sl
 8000512:	e77b      	b.n	800040c <__udivmoddi4+0x1b8>
 8000514:	4464      	add	r4, ip
 8000516:	3802      	subs	r0, #2
 8000518:	e747      	b.n	80003aa <__udivmoddi4+0x156>
 800051a:	3b02      	subs	r3, #2
 800051c:	4465      	add	r5, ip
 800051e:	e72f      	b.n	8000380 <__udivmoddi4+0x12c>
 8000520:	4608      	mov	r0, r1
 8000522:	e706      	b.n	8000332 <__udivmoddi4+0xde>
 8000524:	4631      	mov	r1, r6
 8000526:	e6e9      	b.n	80002fc <__udivmoddi4+0xa8>

08000528 <__aeabi_idiv0>:
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop

0800052c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b08a      	sub	sp, #40	; 0x28
 8000530:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000532:	f000 fe0d 	bl	8001150 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000536:	f000 fb3b 	bl	8000bb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800053a:	f000 fbe7 	bl	8000d0c <MX_GPIO_Init>
  MX_SPI1_Init();
 800053e:	f000 fb85 	bl	8000c4c <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000542:	f000 fbb9 	bl	8000cb8 <MX_USART1_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(LED_READY_GPIO_Port, LED_READY_Pin, 0);
 8000546:	2200      	movs	r2, #0
 8000548:	2108      	movs	r1, #8
 800054a:	48ce      	ldr	r0, [pc, #824]	; (8000884 <main+0x358>)
 800054c:	f001 f8ee 	bl	800172c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_BUSY_GPIO_Port, LED_BUSY_Pin, 0);
 8000550:	2200      	movs	r2, #0
 8000552:	2104      	movs	r1, #4
 8000554:	48cb      	ldr	r0, [pc, #812]	; (8000884 <main+0x358>)
 8000556:	f001 f8e9 	bl	800172c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 0);
 800055a:	2200      	movs	r2, #0
 800055c:	2102      	movs	r1, #2
 800055e:	48c9      	ldr	r0, [pc, #804]	; (8000884 <main+0x358>)
 8000560:	f001 f8e4 	bl	800172c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_SPARE_GPIO_Port, LED_SPARE_Pin, 0);
 8000564:	2200      	movs	r2, #0
 8000566:	2101      	movs	r1, #1
 8000568:	48c6      	ldr	r0, [pc, #792]	; (8000884 <main+0x358>)
 800056a:	f001 f8df 	bl	800172c <HAL_GPIO_WritePin>
 //  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1); //Estado inicial del pin de selección para la comunicación SPI

   uint8_t comand[]={0};
 800056e:	2300      	movs	r3, #0
 8000570:	723b      	strb	r3, [r7, #8]
   uint8_t direction[]={0};
 8000572:	2300      	movs	r3, #0
 8000574:	713b      	strb	r3, [r7, #4]

   uint32_t pasos = 200;
 8000576:	23c8      	movs	r3, #200	; 0xc8
 8000578:	627b      	str	r3, [r7, #36]	; 0x24
   uint8_t fwd = 1;
 800057a:	2301      	movs	r3, #1
 800057c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   uint8_t move = 0x40;
 8000580:	2340      	movs	r3, #64	; 0x40
 8000582:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

   uint8_t el_pos = 0x00;
 8000586:	2300      	movs	r3, #0
 8000588:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
   uint8_t t_val = 0b01111100;
 800058c:	237c      	movs	r3, #124	; 0x7c
 800058e:	f887 3020 	strb.w	r3, [r7, #32]
   uint8_t t_fast = 0b11111111;
 8000592:	23ff      	movs	r3, #255	; 0xff
 8000594:	77fb      	strb	r3, [r7, #31]
   uint8_t ton_min = 0b11111111;
 8000596:	23ff      	movs	r3, #255	; 0xff
 8000598:	77bb      	strb	r3, [r7, #30]
   uint8_t toff_min = 0b11111111;
 800059a:	23ff      	movs	r3, #255	; 0xff
 800059c:	777b      	strb	r3, [r7, #29]
   uint8_t ocd_th = 0x08;
 800059e:	2308      	movs	r3, #8
 80005a0:	773b      	strb	r3, [r7, #28]

   uint8_t step_mode_bit3 = 0x1 << 3;
 80005a2:	2308      	movs	r3, #8
 80005a4:	76fb      	strb	r3, [r7, #27]
   uint8_t step_sel = (step_mode_bit3 | 0x00);
 80005a6:	7efb      	ldrb	r3, [r7, #27]
 80005a8:	76bb      	strb	r3, [r7, #26]
   uint8_t sync_sel = 0x00;
 80005aa:	2300      	movs	r3, #0
 80005ac:	767b      	strb	r3, [r7, #25]
   uint8_t step_mode = (sync_sel | \
 80005ae:	7e7a      	ldrb	r2, [r7, #25]
 80005b0:	7ebb      	ldrb	r3, [r7, #26]
 80005b2:	4313      	orrs	r3, r2
 80005b4:	763b      	strb	r3, [r7, #24]
 		  	  	  	  step_sel);

   uint8_t alarm_en = 0b11111111;
 80005b6:	23ff      	movs	r3, #255	; 0xff
 80005b8:	75fb      	strb	r3, [r7, #23]

   uint16_t config_osc_sel = 0x0000;
 80005ba:	2300      	movs	r3, #0
 80005bc:	82bb      	strh	r3, [r7, #20]
   uint16_t config_oc_sd = 0x0080; //Para el motor ante una detección de sobre corriente. 0x0000 para deshabilitarlo.
 80005be:	2380      	movs	r3, #128	; 0x80
 80005c0:	827b      	strh	r3, [r7, #18]
   uint16_t config_pow_sr = 0x0000;
 80005c2:	2300      	movs	r3, #0
 80005c4:	823b      	strh	r3, [r7, #16]
   uint16_t config_tq_reg = 0x0000;
 80005c6:	2300      	movs	r3, #0
 80005c8:	81fb      	strh	r3, [r7, #14]
   uint16_t config_toff = 0x007F;
 80005ca:	237f      	movs	r3, #127	; 0x7f
 80005cc:	81bb      	strh	r3, [r7, #12]
   uint16_t config_reg = (config_osc_sel | \
 80005ce:	8aba      	ldrh	r2, [r7, #20]
 80005d0:	8a7b      	ldrh	r3, [r7, #18]
 80005d2:	4313      	orrs	r3, r2
 80005d4:	b29a      	uxth	r2, r3
 80005d6:	8a3b      	ldrh	r3, [r7, #16]
 80005d8:	4313      	orrs	r3, r2
 80005da:	b29a      	uxth	r2, r3
 80005dc:	89fb      	ldrh	r3, [r7, #14]
 80005de:	4313      	orrs	r3, r2
 80005e0:	b29a      	uxth	r2, r3
 80005e2:	89bb      	ldrh	r3, [r7, #12]
 80005e4:	4313      	orrs	r3, r2
 80005e6:	817b      	strh	r3, [r7, #10]
   uint8_t estado_spi_tx;


   //Configuraciones de los modos básicos en los registros esenciales:
   //Posición electrica:
   direction[3] = 0x02;
 80005e8:	2302      	movs	r3, #2
 80005ea:	71fb      	strb	r3, [r7, #7]
   comand [2] = el_pos;
 80005ec:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80005f0:	72bb      	strb	r3, [r7, #10]
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 80005f2:	2200      	movs	r2, #0
 80005f4:	2110      	movs	r1, #16
 80005f6:	48a4      	ldr	r0, [pc, #656]	; (8000888 <main+0x35c>)
 80005f8:	f001 f898 	bl	800172c <HAL_GPIO_WritePin>
   estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) direction, 1, 100);
 80005fc:	1d39      	adds	r1, r7, #4
 80005fe:	2364      	movs	r3, #100	; 0x64
 8000600:	2201      	movs	r2, #1
 8000602:	48a2      	ldr	r0, [pc, #648]	; (800088c <main+0x360>)
 8000604:	f001 fe72 	bl	80022ec <HAL_SPI_Transmit>
 8000608:	4603      	mov	r3, r0
 800060a:	727b      	strb	r3, [r7, #9]
   HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 800060c:	f107 0108 	add.w	r1, r7, #8
 8000610:	2364      	movs	r3, #100	; 0x64
 8000612:	2203      	movs	r2, #3
 8000614:	489d      	ldr	r0, [pc, #628]	; (800088c <main+0x360>)
 8000616:	f001 fe69 	bl	80022ec <HAL_SPI_Transmit>
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 800061a:	2201      	movs	r2, #1
 800061c:	2110      	movs	r1, #16
 800061e:	489a      	ldr	r0, [pc, #616]	; (8000888 <main+0x35c>)
 8000620:	f001 f884 	bl	800172c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 8000624:	2201      	movs	r2, #1
 8000626:	2102      	movs	r1, #2
 8000628:	4896      	ldr	r0, [pc, #600]	; (8000884 <main+0x358>)
 800062a:	f001 f87f 	bl	800172c <HAL_GPIO_WritePin>
   recibir ();
 800062e:	f000 fbfb 	bl	8000e28 <recibir>
   estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 8000632:	2364      	movs	r3, #100	; 0x64
 8000634:	2201      	movs	r2, #1
 8000636:	4996      	ldr	r1, [pc, #600]	; (8000890 <main+0x364>)
 8000638:	4896      	ldr	r0, [pc, #600]	; (8000894 <main+0x368>)
 800063a:	f002 fbab 	bl	8002d94 <HAL_UART_Transmit>
 800063e:	4603      	mov	r3, r0
 8000640:	461a      	mov	r2, r3
 8000642:	4b95      	ldr	r3, [pc, #596]	; (8000898 <main+0x36c>)
 8000644:	701a      	strb	r2, [r3, #0]
   sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 8000646:	4b94      	ldr	r3, [pc, #592]	; (8000898 <main+0x36c>)
 8000648:	781b      	ldrb	r3, [r3, #0]
 800064a:	461a      	mov	r2, r3
 800064c:	4993      	ldr	r1, [pc, #588]	; (800089c <main+0x370>)
 800064e:	4890      	ldr	r0, [pc, #576]	; (8000890 <main+0x364>)
 8000650:	f002 fd52 	bl	80030f8 <siprintf>

   //Valor de regulación de corriente de torque
   direction[3] = 0x09;
 8000654:	2309      	movs	r3, #9
 8000656:	71fb      	strb	r3, [r7, #7]
   comand [2] = t_val;
 8000658:	f897 3020 	ldrb.w	r3, [r7, #32]
 800065c:	72bb      	strb	r3, [r7, #10]
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 800065e:	2200      	movs	r2, #0
 8000660:	2110      	movs	r1, #16
 8000662:	4889      	ldr	r0, [pc, #548]	; (8000888 <main+0x35c>)
 8000664:	f001 f862 	bl	800172c <HAL_GPIO_WritePin>
   estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) direction, 1, 100);
 8000668:	1d39      	adds	r1, r7, #4
 800066a:	2364      	movs	r3, #100	; 0x64
 800066c:	2201      	movs	r2, #1
 800066e:	4887      	ldr	r0, [pc, #540]	; (800088c <main+0x360>)
 8000670:	f001 fe3c 	bl	80022ec <HAL_SPI_Transmit>
 8000674:	4603      	mov	r3, r0
 8000676:	727b      	strb	r3, [r7, #9]
   HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 8000678:	f107 0108 	add.w	r1, r7, #8
 800067c:	2364      	movs	r3, #100	; 0x64
 800067e:	2203      	movs	r2, #3
 8000680:	4882      	ldr	r0, [pc, #520]	; (800088c <main+0x360>)
 8000682:	f001 fe33 	bl	80022ec <HAL_SPI_Transmit>
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 8000686:	2201      	movs	r2, #1
 8000688:	2110      	movs	r1, #16
 800068a:	487f      	ldr	r0, [pc, #508]	; (8000888 <main+0x35c>)
 800068c:	f001 f84e 	bl	800172c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 8000690:	2201      	movs	r2, #1
 8000692:	2102      	movs	r1, #2
 8000694:	487b      	ldr	r0, [pc, #492]	; (8000884 <main+0x358>)
 8000696:	f001 f849 	bl	800172c <HAL_GPIO_WritePin>
   recibir ();
 800069a:	f000 fbc5 	bl	8000e28 <recibir>
   estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 800069e:	2364      	movs	r3, #100	; 0x64
 80006a0:	2201      	movs	r2, #1
 80006a2:	497b      	ldr	r1, [pc, #492]	; (8000890 <main+0x364>)
 80006a4:	487b      	ldr	r0, [pc, #492]	; (8000894 <main+0x368>)
 80006a6:	f002 fb75 	bl	8002d94 <HAL_UART_Transmit>
 80006aa:	4603      	mov	r3, r0
 80006ac:	461a      	mov	r2, r3
 80006ae:	4b7a      	ldr	r3, [pc, #488]	; (8000898 <main+0x36c>)
 80006b0:	701a      	strb	r2, [r3, #0]
   sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 80006b2:	4b79      	ldr	r3, [pc, #484]	; (8000898 <main+0x36c>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	461a      	mov	r2, r3
 80006b8:	4978      	ldr	r1, [pc, #480]	; (800089c <main+0x370>)
 80006ba:	4875      	ldr	r0, [pc, #468]	; (8000890 <main+0x364>)
 80006bc:	f002 fd1c 	bl	80030f8 <siprintf>

   //Maximum fast decay time (TOFF_FAST) and the maximum fall step time (FALL_STEP) used by the current control system
   direction[3] = 0x0E;
 80006c0:	230e      	movs	r3, #14
 80006c2:	71fb      	strb	r3, [r7, #7]
   comand [2] = t_fast;
 80006c4:	7ffb      	ldrb	r3, [r7, #31]
 80006c6:	72bb      	strb	r3, [r7, #10]
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2110      	movs	r1, #16
 80006cc:	486e      	ldr	r0, [pc, #440]	; (8000888 <main+0x35c>)
 80006ce:	f001 f82d 	bl	800172c <HAL_GPIO_WritePin>
   estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) direction, 1, 100);
 80006d2:	1d39      	adds	r1, r7, #4
 80006d4:	2364      	movs	r3, #100	; 0x64
 80006d6:	2201      	movs	r2, #1
 80006d8:	486c      	ldr	r0, [pc, #432]	; (800088c <main+0x360>)
 80006da:	f001 fe07 	bl	80022ec <HAL_SPI_Transmit>
 80006de:	4603      	mov	r3, r0
 80006e0:	727b      	strb	r3, [r7, #9]
   HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 80006e2:	f107 0108 	add.w	r1, r7, #8
 80006e6:	2364      	movs	r3, #100	; 0x64
 80006e8:	2203      	movs	r2, #3
 80006ea:	4868      	ldr	r0, [pc, #416]	; (800088c <main+0x360>)
 80006ec:	f001 fdfe 	bl	80022ec <HAL_SPI_Transmit>
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 80006f0:	2201      	movs	r2, #1
 80006f2:	2110      	movs	r1, #16
 80006f4:	4864      	ldr	r0, [pc, #400]	; (8000888 <main+0x35c>)
 80006f6:	f001 f819 	bl	800172c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 80006fa:	2201      	movs	r2, #1
 80006fc:	2102      	movs	r1, #2
 80006fe:	4861      	ldr	r0, [pc, #388]	; (8000884 <main+0x358>)
 8000700:	f001 f814 	bl	800172c <HAL_GPIO_WritePin>
   recibir ();
 8000704:	f000 fb90 	bl	8000e28 <recibir>
   estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 8000708:	2364      	movs	r3, #100	; 0x64
 800070a:	2201      	movs	r2, #1
 800070c:	4960      	ldr	r1, [pc, #384]	; (8000890 <main+0x364>)
 800070e:	4861      	ldr	r0, [pc, #388]	; (8000894 <main+0x368>)
 8000710:	f002 fb40 	bl	8002d94 <HAL_UART_Transmit>
 8000714:	4603      	mov	r3, r0
 8000716:	461a      	mov	r2, r3
 8000718:	4b5f      	ldr	r3, [pc, #380]	; (8000898 <main+0x36c>)
 800071a:	701a      	strb	r2, [r3, #0]
   sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 800071c:	4b5e      	ldr	r3, [pc, #376]	; (8000898 <main+0x36c>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	461a      	mov	r2, r3
 8000722:	495e      	ldr	r1, [pc, #376]	; (800089c <main+0x370>)
 8000724:	485a      	ldr	r0, [pc, #360]	; (8000890 <main+0x364>)
 8000726:	f002 fce7 	bl	80030f8 <siprintf>

   //Mínimo tiempo encendido, en ambos casos se configura con el máximo permitido.
   direction[3] = 0x0F;
 800072a:	230f      	movs	r3, #15
 800072c:	71fb      	strb	r3, [r7, #7]
   comand [2] = ton_min;
 800072e:	7fbb      	ldrb	r3, [r7, #30]
 8000730:	72bb      	strb	r3, [r7, #10]
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 8000732:	2200      	movs	r2, #0
 8000734:	2110      	movs	r1, #16
 8000736:	4854      	ldr	r0, [pc, #336]	; (8000888 <main+0x35c>)
 8000738:	f000 fff8 	bl	800172c <HAL_GPIO_WritePin>
   estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) direction, 1, 100);
 800073c:	1d39      	adds	r1, r7, #4
 800073e:	2364      	movs	r3, #100	; 0x64
 8000740:	2201      	movs	r2, #1
 8000742:	4852      	ldr	r0, [pc, #328]	; (800088c <main+0x360>)
 8000744:	f001 fdd2 	bl	80022ec <HAL_SPI_Transmit>
 8000748:	4603      	mov	r3, r0
 800074a:	727b      	strb	r3, [r7, #9]
   HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 800074c:	f107 0108 	add.w	r1, r7, #8
 8000750:	2364      	movs	r3, #100	; 0x64
 8000752:	2203      	movs	r2, #3
 8000754:	484d      	ldr	r0, [pc, #308]	; (800088c <main+0x360>)
 8000756:	f001 fdc9 	bl	80022ec <HAL_SPI_Transmit>
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 800075a:	2201      	movs	r2, #1
 800075c:	2110      	movs	r1, #16
 800075e:	484a      	ldr	r0, [pc, #296]	; (8000888 <main+0x35c>)
 8000760:	f000 ffe4 	bl	800172c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 8000764:	2201      	movs	r2, #1
 8000766:	2102      	movs	r1, #2
 8000768:	4846      	ldr	r0, [pc, #280]	; (8000884 <main+0x358>)
 800076a:	f000 ffdf 	bl	800172c <HAL_GPIO_WritePin>
   recibir ();
 800076e:	f000 fb5b 	bl	8000e28 <recibir>
   estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 8000772:	2364      	movs	r3, #100	; 0x64
 8000774:	2201      	movs	r2, #1
 8000776:	4946      	ldr	r1, [pc, #280]	; (8000890 <main+0x364>)
 8000778:	4846      	ldr	r0, [pc, #280]	; (8000894 <main+0x368>)
 800077a:	f002 fb0b 	bl	8002d94 <HAL_UART_Transmit>
 800077e:	4603      	mov	r3, r0
 8000780:	461a      	mov	r2, r3
 8000782:	4b45      	ldr	r3, [pc, #276]	; (8000898 <main+0x36c>)
 8000784:	701a      	strb	r2, [r3, #0]
   sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 8000786:	4b44      	ldr	r3, [pc, #272]	; (8000898 <main+0x36c>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	461a      	mov	r2, r3
 800078c:	4943      	ldr	r1, [pc, #268]	; (800089c <main+0x370>)
 800078e:	4840      	ldr	r0, [pc, #256]	; (8000890 <main+0x364>)
 8000790:	f002 fcb2 	bl	80030f8 <siprintf>

   //Mínimo tiempo apagado
   direction[3] = 0x10;
 8000794:	2310      	movs	r3, #16
 8000796:	71fb      	strb	r3, [r7, #7]
   comand [2] = toff_min;
 8000798:	7f7b      	ldrb	r3, [r7, #29]
 800079a:	72bb      	strb	r3, [r7, #10]
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 800079c:	2200      	movs	r2, #0
 800079e:	2110      	movs	r1, #16
 80007a0:	4839      	ldr	r0, [pc, #228]	; (8000888 <main+0x35c>)
 80007a2:	f000 ffc3 	bl	800172c <HAL_GPIO_WritePin>
   estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) direction, 1, 100);
 80007a6:	1d39      	adds	r1, r7, #4
 80007a8:	2364      	movs	r3, #100	; 0x64
 80007aa:	2201      	movs	r2, #1
 80007ac:	4837      	ldr	r0, [pc, #220]	; (800088c <main+0x360>)
 80007ae:	f001 fd9d 	bl	80022ec <HAL_SPI_Transmit>
 80007b2:	4603      	mov	r3, r0
 80007b4:	727b      	strb	r3, [r7, #9]
   HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 80007b6:	f107 0108 	add.w	r1, r7, #8
 80007ba:	2364      	movs	r3, #100	; 0x64
 80007bc:	2203      	movs	r2, #3
 80007be:	4833      	ldr	r0, [pc, #204]	; (800088c <main+0x360>)
 80007c0:	f001 fd94 	bl	80022ec <HAL_SPI_Transmit>
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 80007c4:	2201      	movs	r2, #1
 80007c6:	2110      	movs	r1, #16
 80007c8:	482f      	ldr	r0, [pc, #188]	; (8000888 <main+0x35c>)
 80007ca:	f000 ffaf 	bl	800172c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 80007ce:	2201      	movs	r2, #1
 80007d0:	2102      	movs	r1, #2
 80007d2:	482c      	ldr	r0, [pc, #176]	; (8000884 <main+0x358>)
 80007d4:	f000 ffaa 	bl	800172c <HAL_GPIO_WritePin>
   recibir ();
 80007d8:	f000 fb26 	bl	8000e28 <recibir>
   estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 80007dc:	2364      	movs	r3, #100	; 0x64
 80007de:	2201      	movs	r2, #1
 80007e0:	492b      	ldr	r1, [pc, #172]	; (8000890 <main+0x364>)
 80007e2:	482c      	ldr	r0, [pc, #176]	; (8000894 <main+0x368>)
 80007e4:	f002 fad6 	bl	8002d94 <HAL_UART_Transmit>
 80007e8:	4603      	mov	r3, r0
 80007ea:	461a      	mov	r2, r3
 80007ec:	4b2a      	ldr	r3, [pc, #168]	; (8000898 <main+0x36c>)
 80007ee:	701a      	strb	r2, [r3, #0]
   sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 80007f0:	4b29      	ldr	r3, [pc, #164]	; (8000898 <main+0x36c>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	461a      	mov	r2, r3
 80007f6:	4929      	ldr	r1, [pc, #164]	; (800089c <main+0x370>)
 80007f8:	4825      	ldr	r0, [pc, #148]	; (8000890 <main+0x364>)
 80007fa:	f002 fc7d 	bl	80030f8 <siprintf>

   //Valor de umbral de sobre corriente
   direction[3] = 0x13;
 80007fe:	2313      	movs	r3, #19
 8000800:	71fb      	strb	r3, [r7, #7]
   comand [2] = ocd_th;
 8000802:	7f3b      	ldrb	r3, [r7, #28]
 8000804:	72bb      	strb	r3, [r7, #10]
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 8000806:	2200      	movs	r2, #0
 8000808:	2110      	movs	r1, #16
 800080a:	481f      	ldr	r0, [pc, #124]	; (8000888 <main+0x35c>)
 800080c:	f000 ff8e 	bl	800172c <HAL_GPIO_WritePin>
   estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) direction, 1, 100);
 8000810:	1d39      	adds	r1, r7, #4
 8000812:	2364      	movs	r3, #100	; 0x64
 8000814:	2201      	movs	r2, #1
 8000816:	481d      	ldr	r0, [pc, #116]	; (800088c <main+0x360>)
 8000818:	f001 fd68 	bl	80022ec <HAL_SPI_Transmit>
 800081c:	4603      	mov	r3, r0
 800081e:	727b      	strb	r3, [r7, #9]
   HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 8000820:	f107 0108 	add.w	r1, r7, #8
 8000824:	2364      	movs	r3, #100	; 0x64
 8000826:	2203      	movs	r2, #3
 8000828:	4818      	ldr	r0, [pc, #96]	; (800088c <main+0x360>)
 800082a:	f001 fd5f 	bl	80022ec <HAL_SPI_Transmit>
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 800082e:	2201      	movs	r2, #1
 8000830:	2110      	movs	r1, #16
 8000832:	4815      	ldr	r0, [pc, #84]	; (8000888 <main+0x35c>)
 8000834:	f000 ff7a 	bl	800172c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 8000838:	2201      	movs	r2, #1
 800083a:	2102      	movs	r1, #2
 800083c:	4811      	ldr	r0, [pc, #68]	; (8000884 <main+0x358>)
 800083e:	f000 ff75 	bl	800172c <HAL_GPIO_WritePin>
   recibir ();
 8000842:	f000 faf1 	bl	8000e28 <recibir>
   estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 8000846:	2364      	movs	r3, #100	; 0x64
 8000848:	2201      	movs	r2, #1
 800084a:	4911      	ldr	r1, [pc, #68]	; (8000890 <main+0x364>)
 800084c:	4811      	ldr	r0, [pc, #68]	; (8000894 <main+0x368>)
 800084e:	f002 faa1 	bl	8002d94 <HAL_UART_Transmit>
 8000852:	4603      	mov	r3, r0
 8000854:	461a      	mov	r2, r3
 8000856:	4b10      	ldr	r3, [pc, #64]	; (8000898 <main+0x36c>)
 8000858:	701a      	strb	r2, [r3, #0]
   sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 800085a:	4b0f      	ldr	r3, [pc, #60]	; (8000898 <main+0x36c>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	461a      	mov	r2, r3
 8000860:	490e      	ldr	r1, [pc, #56]	; (800089c <main+0x370>)
 8000862:	480b      	ldr	r0, [pc, #44]	; (8000890 <main+0x364>)
 8000864:	f002 fc48 	bl	80030f8 <siprintf>

   // Configuración del modo de paso
   direction[3] = 0x18;
 8000868:	2318      	movs	r3, #24
 800086a:	71fb      	strb	r3, [r7, #7]
   comand [2] = config_reg;
 800086c:	897b      	ldrh	r3, [r7, #10]
 800086e:	b2db      	uxtb	r3, r3
 8000870:	72bb      	strb	r3, [r7, #10]
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 8000872:	2200      	movs	r2, #0
 8000874:	2110      	movs	r1, #16
 8000876:	4804      	ldr	r0, [pc, #16]	; (8000888 <main+0x35c>)
 8000878:	f000 ff58 	bl	800172c <HAL_GPIO_WritePin>
   estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) direction, 1, 100);
 800087c:	1d39      	adds	r1, r7, #4
 800087e:	2364      	movs	r3, #100	; 0x64
 8000880:	2201      	movs	r2, #1
 8000882:	e00d      	b.n	80008a0 <main+0x374>
 8000884:	40011000 	.word	0x40011000
 8000888:	40010800 	.word	0x40010800
 800088c:	2000008c 	.word	0x2000008c
 8000890:	20000130 	.word	0x20000130
 8000894:	200000e4 	.word	0x200000e4
 8000898:	2000012c 	.word	0x2000012c
 800089c:	08003a04 	.word	0x08003a04
 80008a0:	48bc      	ldr	r0, [pc, #752]	; (8000b94 <main+0x668>)
 80008a2:	f001 fd23 	bl	80022ec <HAL_SPI_Transmit>
 80008a6:	4603      	mov	r3, r0
 80008a8:	727b      	strb	r3, [r7, #9]
   HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 80008aa:	f107 0108 	add.w	r1, r7, #8
 80008ae:	2364      	movs	r3, #100	; 0x64
 80008b0:	2203      	movs	r2, #3
 80008b2:	48b8      	ldr	r0, [pc, #736]	; (8000b94 <main+0x668>)
 80008b4:	f001 fd1a 	bl	80022ec <HAL_SPI_Transmit>
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 80008b8:	2201      	movs	r2, #1
 80008ba:	2110      	movs	r1, #16
 80008bc:	48b6      	ldr	r0, [pc, #728]	; (8000b98 <main+0x66c>)
 80008be:	f000 ff35 	bl	800172c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 80008c2:	2201      	movs	r2, #1
 80008c4:	2102      	movs	r1, #2
 80008c6:	48b5      	ldr	r0, [pc, #724]	; (8000b9c <main+0x670>)
 80008c8:	f000 ff30 	bl	800172c <HAL_GPIO_WritePin>
   recibir ();
 80008cc:	f000 faac 	bl	8000e28 <recibir>
   estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 80008d0:	2364      	movs	r3, #100	; 0x64
 80008d2:	2201      	movs	r2, #1
 80008d4:	49b2      	ldr	r1, [pc, #712]	; (8000ba0 <main+0x674>)
 80008d6:	48b3      	ldr	r0, [pc, #716]	; (8000ba4 <main+0x678>)
 80008d8:	f002 fa5c 	bl	8002d94 <HAL_UART_Transmit>
 80008dc:	4603      	mov	r3, r0
 80008de:	461a      	mov	r2, r3
 80008e0:	4bb1      	ldr	r3, [pc, #708]	; (8000ba8 <main+0x67c>)
 80008e2:	701a      	strb	r2, [r3, #0]
   sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 80008e4:	4bb0      	ldr	r3, [pc, #704]	; (8000ba8 <main+0x67c>)
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	461a      	mov	r2, r3
 80008ea:	49b0      	ldr	r1, [pc, #704]	; (8000bac <main+0x680>)
 80008ec:	48ac      	ldr	r0, [pc, #688]	; (8000ba0 <main+0x674>)
 80008ee:	f002 fc03 	bl	80030f8 <siprintf>

   //Habilitación de alarmas
   direction[3] = 0x17;
 80008f2:	2317      	movs	r3, #23
 80008f4:	71fb      	strb	r3, [r7, #7]
   comand [2] = alarm_en;
 80008f6:	7dfb      	ldrb	r3, [r7, #23]
 80008f8:	72bb      	strb	r3, [r7, #10]
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 80008fa:	2200      	movs	r2, #0
 80008fc:	2110      	movs	r1, #16
 80008fe:	48a6      	ldr	r0, [pc, #664]	; (8000b98 <main+0x66c>)
 8000900:	f000 ff14 	bl	800172c <HAL_GPIO_WritePin>
   estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) direction, 1, 100);
 8000904:	1d39      	adds	r1, r7, #4
 8000906:	2364      	movs	r3, #100	; 0x64
 8000908:	2201      	movs	r2, #1
 800090a:	48a2      	ldr	r0, [pc, #648]	; (8000b94 <main+0x668>)
 800090c:	f001 fcee 	bl	80022ec <HAL_SPI_Transmit>
 8000910:	4603      	mov	r3, r0
 8000912:	727b      	strb	r3, [r7, #9]
   HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 8000914:	f107 0108 	add.w	r1, r7, #8
 8000918:	2364      	movs	r3, #100	; 0x64
 800091a:	2203      	movs	r2, #3
 800091c:	489d      	ldr	r0, [pc, #628]	; (8000b94 <main+0x668>)
 800091e:	f001 fce5 	bl	80022ec <HAL_SPI_Transmit>
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 8000922:	2201      	movs	r2, #1
 8000924:	2110      	movs	r1, #16
 8000926:	489c      	ldr	r0, [pc, #624]	; (8000b98 <main+0x66c>)
 8000928:	f000 ff00 	bl	800172c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 800092c:	2201      	movs	r2, #1
 800092e:	2102      	movs	r1, #2
 8000930:	489a      	ldr	r0, [pc, #616]	; (8000b9c <main+0x670>)
 8000932:	f000 fefb 	bl	800172c <HAL_GPIO_WritePin>
   recibir ();
 8000936:	f000 fa77 	bl	8000e28 <recibir>
   estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 800093a:	2364      	movs	r3, #100	; 0x64
 800093c:	2201      	movs	r2, #1
 800093e:	4998      	ldr	r1, [pc, #608]	; (8000ba0 <main+0x674>)
 8000940:	4898      	ldr	r0, [pc, #608]	; (8000ba4 <main+0x678>)
 8000942:	f002 fa27 	bl	8002d94 <HAL_UART_Transmit>
 8000946:	4603      	mov	r3, r0
 8000948:	461a      	mov	r2, r3
 800094a:	4b97      	ldr	r3, [pc, #604]	; (8000ba8 <main+0x67c>)
 800094c:	701a      	strb	r2, [r3, #0]
   sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 800094e:	4b96      	ldr	r3, [pc, #600]	; (8000ba8 <main+0x67c>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	461a      	mov	r2, r3
 8000954:	4995      	ldr	r1, [pc, #596]	; (8000bac <main+0x680>)
 8000956:	4892      	ldr	r0, [pc, #584]	; (8000ba0 <main+0x674>)
 8000958:	f002 fbce 	bl	80030f8 <siprintf>

   //Configuraciones del registro CONFIG
   direction[3] = 0x16;
 800095c:	2316      	movs	r3, #22
 800095e:	71fb      	strb	r3, [r7, #7]
   comand [2] = step_mode;
 8000960:	7e3b      	ldrb	r3, [r7, #24]
 8000962:	72bb      	strb	r3, [r7, #10]
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 8000964:	2200      	movs	r2, #0
 8000966:	2110      	movs	r1, #16
 8000968:	488b      	ldr	r0, [pc, #556]	; (8000b98 <main+0x66c>)
 800096a:	f000 fedf 	bl	800172c <HAL_GPIO_WritePin>
   estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) direction, 1, 100);
 800096e:	1d39      	adds	r1, r7, #4
 8000970:	2364      	movs	r3, #100	; 0x64
 8000972:	2201      	movs	r2, #1
 8000974:	4887      	ldr	r0, [pc, #540]	; (8000b94 <main+0x668>)
 8000976:	f001 fcb9 	bl	80022ec <HAL_SPI_Transmit>
 800097a:	4603      	mov	r3, r0
 800097c:	727b      	strb	r3, [r7, #9]
   HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 800097e:	f107 0108 	add.w	r1, r7, #8
 8000982:	2364      	movs	r3, #100	; 0x64
 8000984:	2203      	movs	r2, #3
 8000986:	4883      	ldr	r0, [pc, #524]	; (8000b94 <main+0x668>)
 8000988:	f001 fcb0 	bl	80022ec <HAL_SPI_Transmit>
   HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 800098c:	2201      	movs	r2, #1
 800098e:	2110      	movs	r1, #16
 8000990:	4881      	ldr	r0, [pc, #516]	; (8000b98 <main+0x66c>)
 8000992:	f000 fecb 	bl	800172c <HAL_GPIO_WritePin>
   HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 8000996:	2201      	movs	r2, #1
 8000998:	2102      	movs	r1, #2
 800099a:	4880      	ldr	r0, [pc, #512]	; (8000b9c <main+0x670>)
 800099c:	f000 fec6 	bl	800172c <HAL_GPIO_WritePin>
   recibir ();
 80009a0:	f000 fa42 	bl	8000e28 <recibir>
   estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 80009a4:	2364      	movs	r3, #100	; 0x64
 80009a6:	2201      	movs	r2, #1
 80009a8:	497d      	ldr	r1, [pc, #500]	; (8000ba0 <main+0x674>)
 80009aa:	487e      	ldr	r0, [pc, #504]	; (8000ba4 <main+0x678>)
 80009ac:	f002 f9f2 	bl	8002d94 <HAL_UART_Transmit>
 80009b0:	4603      	mov	r3, r0
 80009b2:	461a      	mov	r2, r3
 80009b4:	4b7c      	ldr	r3, [pc, #496]	; (8000ba8 <main+0x67c>)
 80009b6:	701a      	strb	r2, [r3, #0]
   sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 80009b8:	4b7b      	ldr	r3, [pc, #492]	; (8000ba8 <main+0x67c>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	461a      	mov	r2, r3
 80009be:	497b      	ldr	r1, [pc, #492]	; (8000bac <main+0x680>)
 80009c0:	4877      	ldr	r0, [pc, #476]	; (8000ba0 <main+0x674>)
 80009c2:	f002 fb99 	bl	80030f8 <siprintf>


   while (1)
   {
 	  HAL_GPIO_WritePin(LED_READY_GPIO_Port, LED_READY_Pin, 0);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2108      	movs	r1, #8
 80009ca:	4874      	ldr	r0, [pc, #464]	; (8000b9c <main+0x670>)
 80009cc:	f000 feae 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED_BUSY_GPIO_Port, LED_BUSY_Pin, 0);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2104      	movs	r1, #4
 80009d4:	4871      	ldr	r0, [pc, #452]	; (8000b9c <main+0x670>)
 80009d6:	f000 fea9 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 0);
 80009da:	2200      	movs	r2, #0
 80009dc:	2102      	movs	r1, #2
 80009de:	486f      	ldr	r0, [pc, #444]	; (8000b9c <main+0x670>)
 80009e0:	f000 fea4 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED_SPARE_GPIO_Port, LED_SPARE_Pin, 0);
 80009e4:	2200      	movs	r2, #0
 80009e6:	2101      	movs	r1, #1
 80009e8:	486c      	ldr	r0, [pc, #432]	; (8000b9c <main+0x670>)
 80009ea:	f000 fe9f 	bl	800172c <HAL_GPIO_WritePin>

 	  direction[3] = (move | fwd);
 80009ee:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 80009f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80009f6:	4313      	orrs	r3, r2
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	71fb      	strb	r3, [r7, #7]
 	  comand [2] = pasos >> 16;
 80009fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009fe:	0c1b      	lsrs	r3, r3, #16
 8000a00:	b2db      	uxtb	r3, r3
 8000a02:	72bb      	strb	r3, [r7, #10]
 	  comand [1] = pasos >> 8;
 8000a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a06:	0a1b      	lsrs	r3, r3, #8
 8000a08:	b2db      	uxtb	r3, r3
 8000a0a:	727b      	strb	r3, [r7, #9]
 	  comand [0] = pasos;
 8000a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a0e:	b2db      	uxtb	r3, r3
 8000a10:	723b      	strb	r3, [r7, #8]

 	  // Mover motor hacia adelante por 5s
 	  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2110      	movs	r1, #16
 8000a16:	4860      	ldr	r0, [pc, #384]	; (8000b98 <main+0x66c>)
 8000a18:	f000 fe88 	bl	800172c <HAL_GPIO_WritePin>
 	  //Se envía la dirección o registro a escribirse
 	  estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) direction, 1, 100);
 8000a1c:	1d39      	adds	r1, r7, #4
 8000a1e:	2364      	movs	r3, #100	; 0x64
 8000a20:	2201      	movs	r2, #1
 8000a22:	485c      	ldr	r0, [pc, #368]	; (8000b94 <main+0x668>)
 8000a24:	f001 fc62 	bl	80022ec <HAL_SPI_Transmit>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	727b      	strb	r3, [r7, #9]
 	  //Encender LED para depurar
 	  if (estado_spi_tx==HAL_OK) HAL_GPIO_WritePin(LED_READY_GPIO_Port, LED_READY_Pin, 1);
 8000a2c:	7a7b      	ldrb	r3, [r7, #9]
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d105      	bne.n	8000a3e <main+0x512>
 8000a32:	2201      	movs	r2, #1
 8000a34:	2108      	movs	r1, #8
 8000a36:	4859      	ldr	r0, [pc, #356]	; (8000b9c <main+0x670>)
 8000a38:	f000 fe78 	bl	800172c <HAL_GPIO_WritePin>
 8000a3c:	e004      	b.n	8000a48 <main+0x51c>
 	  else HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 8000a3e:	2201      	movs	r2, #1
 8000a40:	2102      	movs	r1, #2
 8000a42:	4856      	ldr	r0, [pc, #344]	; (8000b9c <main+0x670>)
 8000a44:	f000 fe72 	bl	800172c <HAL_GPIO_WritePin>
 	  //Se envía el comando
 	  estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 8000a48:	f107 0108 	add.w	r1, r7, #8
 8000a4c:	2364      	movs	r3, #100	; 0x64
 8000a4e:	2203      	movs	r2, #3
 8000a50:	4850      	ldr	r0, [pc, #320]	; (8000b94 <main+0x668>)
 8000a52:	f001 fc4b 	bl	80022ec <HAL_SPI_Transmit>
 8000a56:	4603      	mov	r3, r0
 8000a58:	727b      	strb	r3, [r7, #9]
 	  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	2110      	movs	r1, #16
 8000a5e:	484e      	ldr	r0, [pc, #312]	; (8000b98 <main+0x66c>)
 8000a60:	f000 fe64 	bl	800172c <HAL_GPIO_WritePin>
 	  if (estado_spi_tx==HAL_OK) HAL_GPIO_WritePin(LED_READY_GPIO_Port, LED_READY_Pin, 1);
 8000a64:	7a7b      	ldrb	r3, [r7, #9]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d105      	bne.n	8000a76 <main+0x54a>
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	2108      	movs	r1, #8
 8000a6e:	484b      	ldr	r0, [pc, #300]	; (8000b9c <main+0x670>)
 8000a70:	f000 fe5c 	bl	800172c <HAL_GPIO_WritePin>
 8000a74:	e004      	b.n	8000a80 <main+0x554>
 	  else HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 8000a76:	2201      	movs	r2, #1
 8000a78:	2102      	movs	r1, #2
 8000a7a:	4848      	ldr	r0, [pc, #288]	; (8000b9c <main+0x670>)
 8000a7c:	f000 fe56 	bl	800172c <HAL_GPIO_WritePin>

 	  recibir ();
 8000a80:	f000 f9d2 	bl	8000e28 <recibir>
 	  estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 8000a84:	2364      	movs	r3, #100	; 0x64
 8000a86:	2201      	movs	r2, #1
 8000a88:	4945      	ldr	r1, [pc, #276]	; (8000ba0 <main+0x674>)
 8000a8a:	4846      	ldr	r0, [pc, #280]	; (8000ba4 <main+0x678>)
 8000a8c:	f002 f982 	bl	8002d94 <HAL_UART_Transmit>
 8000a90:	4603      	mov	r3, r0
 8000a92:	461a      	mov	r2, r3
 8000a94:	4b44      	ldr	r3, [pc, #272]	; (8000ba8 <main+0x67c>)
 8000a96:	701a      	strb	r2, [r3, #0]
 	  sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 8000a98:	4b43      	ldr	r3, [pc, #268]	; (8000ba8 <main+0x67c>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	4943      	ldr	r1, [pc, #268]	; (8000bac <main+0x680>)
 8000aa0:	483f      	ldr	r0, [pc, #252]	; (8000ba0 <main+0x674>)
 8000aa2:	f002 fb29 	bl	80030f8 <siprintf>


 	  HAL_Delay (5000);
 8000aa6:	f241 3088 	movw	r0, #5000	; 0x1388
 8000aaa:	f000 fbb3 	bl	8001214 <HAL_Delay>
 	  HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 0);
 8000aae:	2200      	movs	r2, #0
 8000ab0:	2102      	movs	r1, #2
 8000ab2:	483a      	ldr	r0, [pc, #232]	; (8000b9c <main+0x670>)
 8000ab4:	f000 fe3a 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED_READY_GPIO_Port, LED_READY_Pin, 0);
 8000ab8:	2200      	movs	r2, #0
 8000aba:	2108      	movs	r1, #8
 8000abc:	4837      	ldr	r0, [pc, #220]	; (8000b9c <main+0x670>)
 8000abe:	f000 fe35 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED_BUSY_GPIO_Port, LED_BUSY_Pin, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2104      	movs	r1, #4
 8000ac6:	4835      	ldr	r0, [pc, #212]	; (8000b9c <main+0x670>)
 8000ac8:	f000 fe30 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED_SPARE_GPIO_Port, LED_SPARE_Pin, 0);
 8000acc:	2200      	movs	r2, #0
 8000ace:	2101      	movs	r1, #1
 8000ad0:	4832      	ldr	r0, [pc, #200]	; (8000b9c <main+0x670>)
 8000ad2:	f000 fe2b 	bl	800172c <HAL_GPIO_WritePin>

 	  //Detener motor
 	  comand [0] = 0xB0;
 8000ad6:	23b0      	movs	r3, #176	; 0xb0
 8000ad8:	723b      	strb	r3, [r7, #8]
 	  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 8000ada:	2200      	movs	r2, #0
 8000adc:	2110      	movs	r1, #16
 8000ade:	482e      	ldr	r0, [pc, #184]	; (8000b98 <main+0x66c>)
 8000ae0:	f000 fe24 	bl	800172c <HAL_GPIO_WritePin>
 	  estado_spi_tx= HAL_SPI_Transmit(&hspi1, (uint8_t*) comand, 3, 100);
 8000ae4:	f107 0108 	add.w	r1, r7, #8
 8000ae8:	2364      	movs	r3, #100	; 0x64
 8000aea:	2203      	movs	r2, #3
 8000aec:	4829      	ldr	r0, [pc, #164]	; (8000b94 <main+0x668>)
 8000aee:	f001 fbfd 	bl	80022ec <HAL_SPI_Transmit>
 8000af2:	4603      	mov	r3, r0
 8000af4:	727b      	strb	r3, [r7, #9]
 	  if (estado_spi_tx==HAL_OK) HAL_GPIO_WritePin(LED_READY_GPIO_Port, LED_READY_Pin, 1);
 8000af6:	7a7b      	ldrb	r3, [r7, #9]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d105      	bne.n	8000b08 <main+0x5dc>
 8000afc:	2201      	movs	r2, #1
 8000afe:	2108      	movs	r1, #8
 8000b00:	4826      	ldr	r0, [pc, #152]	; (8000b9c <main+0x670>)
 8000b02:	f000 fe13 	bl	800172c <HAL_GPIO_WritePin>
 8000b06:	e004      	b.n	8000b12 <main+0x5e6>
 	  else HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 1);
 8000b08:	2201      	movs	r2, #1
 8000b0a:	2102      	movs	r1, #2
 8000b0c:	4823      	ldr	r0, [pc, #140]	; (8000b9c <main+0x670>)
 8000b0e:	f000 fe0d 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 8000b12:	2201      	movs	r2, #1
 8000b14:	2110      	movs	r1, #16
 8000b16:	4820      	ldr	r0, [pc, #128]	; (8000b98 <main+0x66c>)
 8000b18:	f000 fe08 	bl	800172c <HAL_GPIO_WritePin>

 	  recibir ();
 8000b1c:	f000 f984 	bl	8000e28 <recibir>
 	  estado_rx = HAL_UART_Transmit(&huart1, rx_buffer, 1, 100);
 8000b20:	2364      	movs	r3, #100	; 0x64
 8000b22:	2201      	movs	r2, #1
 8000b24:	491e      	ldr	r1, [pc, #120]	; (8000ba0 <main+0x674>)
 8000b26:	481f      	ldr	r0, [pc, #124]	; (8000ba4 <main+0x678>)
 8000b28:	f002 f934 	bl	8002d94 <HAL_UART_Transmit>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	461a      	mov	r2, r3
 8000b30:	4b1d      	ldr	r3, [pc, #116]	; (8000ba8 <main+0x67c>)
 8000b32:	701a      	strb	r2, [r3, #0]
 	  sprintf (rx_buffer, "Valor recibido: %u,\n\r", estado_rx);
 8000b34:	4b1c      	ldr	r3, [pc, #112]	; (8000ba8 <main+0x67c>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	461a      	mov	r2, r3
 8000b3a:	491c      	ldr	r1, [pc, #112]	; (8000bac <main+0x680>)
 8000b3c:	4818      	ldr	r0, [pc, #96]	; (8000ba0 <main+0x674>)
 8000b3e:	f002 fadb 	bl	80030f8 <siprintf>

 	  if (estado_rx==HAL_OK) HAL_GPIO_WritePin(LED_BUSY_GPIO_Port, LED_BUSY_Pin, 1);
 8000b42:	4b19      	ldr	r3, [pc, #100]	; (8000ba8 <main+0x67c>)
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d105      	bne.n	8000b56 <main+0x62a>
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	2104      	movs	r1, #4
 8000b4e:	4813      	ldr	r0, [pc, #76]	; (8000b9c <main+0x670>)
 8000b50:	f000 fdec 	bl	800172c <HAL_GPIO_WritePin>
 8000b54:	e004      	b.n	8000b60 <main+0x634>
 	  else HAL_GPIO_WritePin(LED_SPARE_GPIO_Port, LED_SPARE_Pin, 1);
 8000b56:	2201      	movs	r2, #1
 8000b58:	2101      	movs	r1, #1
 8000b5a:	4810      	ldr	r0, [pc, #64]	; (8000b9c <main+0x670>)
 8000b5c:	f000 fde6 	bl	800172c <HAL_GPIO_WritePin>

 	  HAL_Delay (1000);
 8000b60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b64:	f000 fb56 	bl	8001214 <HAL_Delay>
 	  HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, 0);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	2102      	movs	r1, #2
 8000b6c:	480b      	ldr	r0, [pc, #44]	; (8000b9c <main+0x670>)
 8000b6e:	f000 fddd 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED_READY_GPIO_Port, LED_READY_Pin, 0);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2108      	movs	r1, #8
 8000b76:	4809      	ldr	r0, [pc, #36]	; (8000b9c <main+0x670>)
 8000b78:	f000 fdd8 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED_BUSY_GPIO_Port, LED_BUSY_Pin, 0);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2104      	movs	r1, #4
 8000b80:	4806      	ldr	r0, [pc, #24]	; (8000b9c <main+0x670>)
 8000b82:	f000 fdd3 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED_SPARE_GPIO_Port, LED_SPARE_Pin, 0);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2101      	movs	r1, #1
 8000b8a:	4804      	ldr	r0, [pc, #16]	; (8000b9c <main+0x670>)
 8000b8c:	f000 fdce 	bl	800172c <HAL_GPIO_WritePin>
 	  HAL_GPIO_WritePin(LED_READY_GPIO_Port, LED_READY_Pin, 0);
 8000b90:	e719      	b.n	80009c6 <main+0x49a>
 8000b92:	bf00      	nop
 8000b94:	2000008c 	.word	0x2000008c
 8000b98:	40010800 	.word	0x40010800
 8000b9c:	40011000 	.word	0x40011000
 8000ba0:	20000130 	.word	0x20000130
 8000ba4:	200000e4 	.word	0x200000e4
 8000ba8:	2000012c 	.word	0x2000012c
 8000bac:	08003a04 	.word	0x08003a04

08000bb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b094      	sub	sp, #80	; 0x50
 8000bb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bb6:	f107 0318 	add.w	r3, r7, #24
 8000bba:	2238      	movs	r2, #56	; 0x38
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f002 fa92 	bl	80030e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bc4:	1d3b      	adds	r3, r7, #4
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
 8000bce:	60da      	str	r2, [r3, #12]
 8000bd0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000be0:	2301      	movs	r3, #1
 8000be2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8000be4:	2300      	movs	r3, #0
 8000be6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be8:	2302      	movs	r3, #2
 8000bea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bf0:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000bf2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000bf6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bfc:	f107 0318 	add.w	r3, r7, #24
 8000c00:	4618      	mov	r0, r3
 8000c02:	f000 fdab 	bl	800175c <HAL_RCC_OscConfig>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <SystemClock_Config+0x60>
  {
    Error_Handler();
 8000c0c:	f000 f948 	bl	8000ea0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c10:	230f      	movs	r3, #15
 8000c12:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c14:	2302      	movs	r3, #2
 8000c16:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c26:	1d3b      	adds	r3, r7, #4
 8000c28:	2102      	movs	r1, #2
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f001 f8ac 	bl	8001d88 <HAL_RCC_ClockConfig>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000c36:	f000 f933 	bl	8000ea0 <Error_Handler>
  }

  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8000c3a:	4b03      	ldr	r3, [pc, #12]	; (8000c48 <SystemClock_Config+0x98>)
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	601a      	str	r2, [r3, #0]
}
 8000c40:	bf00      	nop
 8000c42:	3750      	adds	r7, #80	; 0x50
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	42420070 	.word	0x42420070

08000c4c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c50:	4b17      	ldr	r3, [pc, #92]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c52:	4a18      	ldr	r2, [pc, #96]	; (8000cb4 <MX_SPI1_Init+0x68>)
 8000c54:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c56:	4b16      	ldr	r3, [pc, #88]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c5c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000c5e:	4b14      	ldr	r3, [pc, #80]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c64:	4b12      	ldr	r3, [pc, #72]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c6a:	4b11      	ldr	r3, [pc, #68]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c70:	4b0f      	ldr	r3, [pc, #60]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000c76:	4b0e      	ldr	r3, [pc, #56]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c7c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000c7e:	4b0c      	ldr	r3, [pc, #48]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c80:	2210      	movs	r2, #16
 8000c82:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c84:	4b0a      	ldr	r3, [pc, #40]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c8a:	4b09      	ldr	r3, [pc, #36]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c90:	4b07      	ldr	r3, [pc, #28]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000c96:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c98:	220a      	movs	r2, #10
 8000c9a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000c9c:	4804      	ldr	r0, [pc, #16]	; (8000cb0 <MX_SPI1_Init+0x64>)
 8000c9e:	f001 faa1 	bl	80021e4 <HAL_SPI_Init>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ca8:	f000 f8fa 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000cac:	bf00      	nop
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	2000008c 	.word	0x2000008c
 8000cb4:	40013000 	.word	0x40013000

08000cb8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000cbc:	4b11      	ldr	r3, [pc, #68]	; (8000d04 <MX_USART1_UART_Init+0x4c>)
 8000cbe:	4a12      	ldr	r2, [pc, #72]	; (8000d08 <MX_USART1_UART_Init+0x50>)
 8000cc0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000cc2:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <MX_USART1_UART_Init+0x4c>)
 8000cc4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cc8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000cca:	4b0e      	ldr	r3, [pc, #56]	; (8000d04 <MX_USART1_UART_Init+0x4c>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000cd0:	4b0c      	ldr	r3, [pc, #48]	; (8000d04 <MX_USART1_UART_Init+0x4c>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	; (8000d04 <MX_USART1_UART_Init+0x4c>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000cdc:	4b09      	ldr	r3, [pc, #36]	; (8000d04 <MX_USART1_UART_Init+0x4c>)
 8000cde:	220c      	movs	r2, #12
 8000ce0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ce2:	4b08      	ldr	r3, [pc, #32]	; (8000d04 <MX_USART1_UART_Init+0x4c>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <MX_USART1_UART_Init+0x4c>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000cee:	4805      	ldr	r0, [pc, #20]	; (8000d04 <MX_USART1_UART_Init+0x4c>)
 8000cf0:	f002 f800 	bl	8002cf4 <HAL_UART_Init>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000cfa:	f000 f8d1 	bl	8000ea0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000cfe:	bf00      	nop
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	200000e4 	.word	0x200000e4
 8000d08:	40013800 	.word	0x40013800

08000d0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b088      	sub	sp, #32
 8000d10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d12:	f107 0310 	add.w	r3, r7, #16
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	605a      	str	r2, [r3, #4]
 8000d1c:	609a      	str	r2, [r3, #8]
 8000d1e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d20:	4b3d      	ldr	r3, [pc, #244]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d22:	699b      	ldr	r3, [r3, #24]
 8000d24:	4a3c      	ldr	r2, [pc, #240]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d26:	f043 0320 	orr.w	r3, r3, #32
 8000d2a:	6193      	str	r3, [r2, #24]
 8000d2c:	4b3a      	ldr	r3, [pc, #232]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d2e:	699b      	ldr	r3, [r3, #24]
 8000d30:	f003 0320 	and.w	r3, r3, #32
 8000d34:	60fb      	str	r3, [r7, #12]
 8000d36:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d38:	4b37      	ldr	r3, [pc, #220]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d3a:	699b      	ldr	r3, [r3, #24]
 8000d3c:	4a36      	ldr	r2, [pc, #216]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d3e:	f043 0310 	orr.w	r3, r3, #16
 8000d42:	6193      	str	r3, [r2, #24]
 8000d44:	4b34      	ldr	r3, [pc, #208]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d46:	699b      	ldr	r3, [r3, #24]
 8000d48:	f003 0310 	and.w	r3, r3, #16
 8000d4c:	60bb      	str	r3, [r7, #8]
 8000d4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d50:	4b31      	ldr	r3, [pc, #196]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d52:	699b      	ldr	r3, [r3, #24]
 8000d54:	4a30      	ldr	r2, [pc, #192]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d56:	f043 0304 	orr.w	r3, r3, #4
 8000d5a:	6193      	str	r3, [r2, #24]
 8000d5c:	4b2e      	ldr	r3, [pc, #184]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d5e:	699b      	ldr	r3, [r3, #24]
 8000d60:	f003 0304 	and.w	r3, r3, #4
 8000d64:	607b      	str	r3, [r7, #4]
 8000d66:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d68:	4b2b      	ldr	r3, [pc, #172]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d6a:	699b      	ldr	r3, [r3, #24]
 8000d6c:	4a2a      	ldr	r2, [pc, #168]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d6e:	f043 0308 	orr.w	r3, r3, #8
 8000d72:	6193      	str	r3, [r2, #24]
 8000d74:	4b28      	ldr	r3, [pc, #160]	; (8000e18 <MX_GPIO_Init+0x10c>)
 8000d76:	699b      	ldr	r3, [r3, #24]
 8000d78:	f003 0308 	and.w	r3, r3, #8
 8000d7c:	603b      	str	r3, [r7, #0]
 8000d7e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_SPARE_Pin|LED_ERROR_Pin|LED_BUSY_Pin|LED_READY_Pin
 8000d80:	2200      	movs	r2, #0
 8000d82:	213f      	movs	r1, #63	; 0x3f
 8000d84:	4825      	ldr	r0, [pc, #148]	; (8000e1c <MX_GPIO_Init+0x110>)
 8000d86:	f000 fcd1 	bl	800172c <HAL_GPIO_WritePin>
                          |SW_Pin|STBY_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STCK_Pin|CS_Pin, GPIO_PIN_RESET);
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	2118      	movs	r1, #24
 8000d8e:	4824      	ldr	r0, [pc, #144]	; (8000e20 <MX_GPIO_Init+0x114>)
 8000d90:	f000 fccc 	bl	800172c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, FLAG_Pin|BUSY_Pin, GPIO_PIN_RESET);
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8000d9a:	4822      	ldr	r0, [pc, #136]	; (8000e24 <MX_GPIO_Init+0x118>)
 8000d9c:	f000 fcc6 	bl	800172c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_SPARE_Pin LED_ERROR_Pin LED_BUSY_Pin LED_READY_Pin
                           SW_Pin STBY_RESET_Pin */
  GPIO_InitStruct.Pin = LED_SPARE_Pin|LED_ERROR_Pin|LED_BUSY_Pin|LED_READY_Pin
 8000da0:	233f      	movs	r3, #63	; 0x3f
 8000da2:	613b      	str	r3, [r7, #16]
                          |SW_Pin|STBY_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da4:	2301      	movs	r3, #1
 8000da6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dac:	2302      	movs	r3, #2
 8000dae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db0:	f107 0310 	add.w	r3, r7, #16
 8000db4:	4619      	mov	r1, r3
 8000db6:	4819      	ldr	r0, [pc, #100]	; (8000e1c <MX_GPIO_Init+0x110>)
 8000db8:	f000 fb34 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_Pin RIGHT_Pin */
  GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin;
 8000dbc:	2306      	movs	r3, #6
 8000dbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc8:	f107 0310 	add.w	r3, r7, #16
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4814      	ldr	r0, [pc, #80]	; (8000e20 <MX_GPIO_Init+0x114>)
 8000dd0:	f000 fb28 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : STCK_Pin CS_Pin */
  GPIO_InitStruct.Pin = STCK_Pin|CS_Pin;
 8000dd4:	2318      	movs	r3, #24
 8000dd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de0:	2302      	movs	r3, #2
 8000de2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de4:	f107 0310 	add.w	r3, r7, #16
 8000de8:	4619      	mov	r1, r3
 8000dea:	480d      	ldr	r0, [pc, #52]	; (8000e20 <MX_GPIO_Init+0x114>)
 8000dec:	f000 fb1a 	bl	8001424 <HAL_GPIO_Init>

  /*Configure GPIO pins : FLAG_Pin BUSY_Pin */
  GPIO_InitStruct.Pin = FLAG_Pin|BUSY_Pin;
 8000df0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000df4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df6:	2301      	movs	r3, #1
 8000df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e02:	f107 0310 	add.w	r3, r7, #16
 8000e06:	4619      	mov	r1, r3
 8000e08:	4806      	ldr	r0, [pc, #24]	; (8000e24 <MX_GPIO_Init+0x118>)
 8000e0a:	f000 fb0b 	bl	8001424 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e0e:	bf00      	nop
 8000e10:	3720      	adds	r7, #32
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40021000 	.word	0x40021000
 8000e1c:	40011000 	.word	0x40011000
 8000e20:	40010800 	.word	0x40010800
 8000e24:	40010c00 	.word	0x40010c00

08000e28 <recibir>:

/* USER CODE BEGIN 4 */
void recibir ()
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
	get_status[0] = 0b11010000;
 8000e2c:	4b16      	ldr	r3, [pc, #88]	; (8000e88 <recibir+0x60>)
 8000e2e:	22d0      	movs	r2, #208	; 0xd0
 8000e30:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 8000e32:	2200      	movs	r2, #0
 8000e34:	2110      	movs	r1, #16
 8000e36:	4815      	ldr	r0, [pc, #84]	; (8000e8c <recibir+0x64>)
 8000e38:	f000 fc78 	bl	800172c <HAL_GPIO_WritePin>
	estado_spi_tx = HAL_SPI_Transmit(&hspi1, (uint8_t*) get_status, 1, 100);
 8000e3c:	2364      	movs	r3, #100	; 0x64
 8000e3e:	2201      	movs	r2, #1
 8000e40:	4911      	ldr	r1, [pc, #68]	; (8000e88 <recibir+0x60>)
 8000e42:	4813      	ldr	r0, [pc, #76]	; (8000e90 <recibir+0x68>)
 8000e44:	f001 fa52 	bl	80022ec <HAL_SPI_Transmit>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	4b11      	ldr	r3, [pc, #68]	; (8000e94 <recibir+0x6c>)
 8000e4e:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 8000e50:	2201      	movs	r2, #1
 8000e52:	2110      	movs	r1, #16
 8000e54:	480d      	ldr	r0, [pc, #52]	; (8000e8c <recibir+0x64>)
 8000e56:	f000 fc69 	bl	800172c <HAL_GPIO_WritePin>
	//Escuchar respuesta del driver:
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 0);
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	2110      	movs	r1, #16
 8000e5e:	480b      	ldr	r0, [pc, #44]	; (8000e8c <recibir+0x64>)
 8000e60:	f000 fc64 	bl	800172c <HAL_GPIO_WritePin>
	estado_rx = HAL_SPI_Receive(&hspi1, rx_buffer, 1, 1000);
 8000e64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e68:	2201      	movs	r2, #1
 8000e6a:	490b      	ldr	r1, [pc, #44]	; (8000e98 <recibir+0x70>)
 8000e6c:	4808      	ldr	r0, [pc, #32]	; (8000e90 <recibir+0x68>)
 8000e6e:	f001 fb80 	bl	8002572 <HAL_SPI_Receive>
 8000e72:	4603      	mov	r3, r0
 8000e74:	461a      	mov	r2, r3
 8000e76:	4b09      	ldr	r3, [pc, #36]	; (8000e9c <recibir+0x74>)
 8000e78:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, 1);
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	2110      	movs	r1, #16
 8000e7e:	4803      	ldr	r0, [pc, #12]	; (8000e8c <recibir+0x64>)
 8000e80:	f000 fc54 	bl	800172c <HAL_GPIO_WritePin>
}
 8000e84:	bf00      	nop
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000134 	.word	0x20000134
 8000e8c:	40010800 	.word	0x40010800
 8000e90:	2000008c 	.word	0x2000008c
 8000e94:	2000012d 	.word	0x2000012d
 8000e98:	20000130 	.word	0x20000130
 8000e9c:	2000012c 	.word	0x2000012c

08000ea0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea4:	b672      	cpsid	i
}
 8000ea6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <Error_Handler+0x8>
	...

08000eac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000eb2:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <HAL_MspInit+0x5c>)
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	4a14      	ldr	r2, [pc, #80]	; (8000f08 <HAL_MspInit+0x5c>)
 8000eb8:	f043 0301 	orr.w	r3, r3, #1
 8000ebc:	6193      	str	r3, [r2, #24]
 8000ebe:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <HAL_MspInit+0x5c>)
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	60bb      	str	r3, [r7, #8]
 8000ec8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eca:	4b0f      	ldr	r3, [pc, #60]	; (8000f08 <HAL_MspInit+0x5c>)
 8000ecc:	69db      	ldr	r3, [r3, #28]
 8000ece:	4a0e      	ldr	r2, [pc, #56]	; (8000f08 <HAL_MspInit+0x5c>)
 8000ed0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ed4:	61d3      	str	r3, [r2, #28]
 8000ed6:	4b0c      	ldr	r3, [pc, #48]	; (8000f08 <HAL_MspInit+0x5c>)
 8000ed8:	69db      	ldr	r3, [r3, #28]
 8000eda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ede:	607b      	str	r3, [r7, #4]
 8000ee0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NONJTRST: Full SWJ (JTAG-DP + SW-DP) but without NJTRST
  */
  __HAL_AFIO_REMAP_SWJ_NONJTRST();
 8000ee2:	4b0a      	ldr	r3, [pc, #40]	; (8000f0c <HAL_MspInit+0x60>)
 8000ee4:	685b      	ldr	r3, [r3, #4]
 8000ee6:	60fb      	str	r3, [r7, #12]
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000eee:	60fb      	str	r3, [r7, #12]
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	4a04      	ldr	r2, [pc, #16]	; (8000f0c <HAL_MspInit+0x60>)
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000efe:	bf00      	nop
 8000f00:	3714      	adds	r7, #20
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr
 8000f08:	40021000 	.word	0x40021000
 8000f0c:	40010000 	.word	0x40010000

08000f10 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 0310 	add.w	r3, r7, #16
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a1b      	ldr	r2, [pc, #108]	; (8000f98 <HAL_SPI_MspInit+0x88>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d12f      	bne.n	8000f90 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000f30:	4b1a      	ldr	r3, [pc, #104]	; (8000f9c <HAL_SPI_MspInit+0x8c>)
 8000f32:	699b      	ldr	r3, [r3, #24]
 8000f34:	4a19      	ldr	r2, [pc, #100]	; (8000f9c <HAL_SPI_MspInit+0x8c>)
 8000f36:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000f3a:	6193      	str	r3, [r2, #24]
 8000f3c:	4b17      	ldr	r3, [pc, #92]	; (8000f9c <HAL_SPI_MspInit+0x8c>)
 8000f3e:	699b      	ldr	r3, [r3, #24]
 8000f40:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000f44:	60fb      	str	r3, [r7, #12]
 8000f46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f48:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <HAL_SPI_MspInit+0x8c>)
 8000f4a:	699b      	ldr	r3, [r3, #24]
 8000f4c:	4a13      	ldr	r2, [pc, #76]	; (8000f9c <HAL_SPI_MspInit+0x8c>)
 8000f4e:	f043 0304 	orr.w	r3, r3, #4
 8000f52:	6193      	str	r3, [r2, #24]
 8000f54:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <HAL_SPI_MspInit+0x8c>)
 8000f56:	699b      	ldr	r3, [r3, #24]
 8000f58:	f003 0304 	and.w	r3, r3, #4
 8000f5c:	60bb      	str	r3, [r7, #8]
 8000f5e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000f60:	23a0      	movs	r3, #160	; 0xa0
 8000f62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f64:	2302      	movs	r3, #2
 8000f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6c:	f107 0310 	add.w	r3, r7, #16
 8000f70:	4619      	mov	r1, r3
 8000f72:	480b      	ldr	r0, [pc, #44]	; (8000fa0 <HAL_SPI_MspInit+0x90>)
 8000f74:	f000 fa56 	bl	8001424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000f78:	2340      	movs	r3, #64	; 0x40
 8000f7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f80:	2300      	movs	r3, #0
 8000f82:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f84:	f107 0310 	add.w	r3, r7, #16
 8000f88:	4619      	mov	r1, r3
 8000f8a:	4805      	ldr	r0, [pc, #20]	; (8000fa0 <HAL_SPI_MspInit+0x90>)
 8000f8c:	f000 fa4a 	bl	8001424 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f90:	bf00      	nop
 8000f92:	3720      	adds	r7, #32
 8000f94:	46bd      	mov	sp, r7
 8000f96:	bd80      	pop	{r7, pc}
 8000f98:	40013000 	.word	0x40013000
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	40010800 	.word	0x40010800

08000fa4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b088      	sub	sp, #32
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fac:	f107 0310 	add.w	r3, r7, #16
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	4a1c      	ldr	r2, [pc, #112]	; (8001030 <HAL_UART_MspInit+0x8c>)
 8000fc0:	4293      	cmp	r3, r2
 8000fc2:	d131      	bne.n	8001028 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000fc4:	4b1b      	ldr	r3, [pc, #108]	; (8001034 <HAL_UART_MspInit+0x90>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	4a1a      	ldr	r2, [pc, #104]	; (8001034 <HAL_UART_MspInit+0x90>)
 8000fca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fce:	6193      	str	r3, [r2, #24]
 8000fd0:	4b18      	ldr	r3, [pc, #96]	; (8001034 <HAL_UART_MspInit+0x90>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
 8000fd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fdc:	4b15      	ldr	r3, [pc, #84]	; (8001034 <HAL_UART_MspInit+0x90>)
 8000fde:	699b      	ldr	r3, [r3, #24]
 8000fe0:	4a14      	ldr	r2, [pc, #80]	; (8001034 <HAL_UART_MspInit+0x90>)
 8000fe2:	f043 0304 	orr.w	r3, r3, #4
 8000fe6:	6193      	str	r3, [r2, #24]
 8000fe8:	4b12      	ldr	r3, [pc, #72]	; (8001034 <HAL_UART_MspInit+0x90>)
 8000fea:	699b      	ldr	r3, [r3, #24]
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	60bb      	str	r3, [r7, #8]
 8000ff2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ff4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ff8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ffe:	2303      	movs	r3, #3
 8001000:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001002:	f107 0310 	add.w	r3, r7, #16
 8001006:	4619      	mov	r1, r3
 8001008:	480b      	ldr	r0, [pc, #44]	; (8001038 <HAL_UART_MspInit+0x94>)
 800100a:	f000 fa0b 	bl	8001424 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800100e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001012:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001018:	2300      	movs	r3, #0
 800101a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101c:	f107 0310 	add.w	r3, r7, #16
 8001020:	4619      	mov	r1, r3
 8001022:	4805      	ldr	r0, [pc, #20]	; (8001038 <HAL_UART_MspInit+0x94>)
 8001024:	f000 f9fe 	bl	8001424 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001028:	bf00      	nop
 800102a:	3720      	adds	r7, #32
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40013800 	.word	0x40013800
 8001034:	40021000 	.word	0x40021000
 8001038:	40010800 	.word	0x40010800

0800103c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800103c:	b480      	push	{r7}
 800103e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001040:	e7fe      	b.n	8001040 <NMI_Handler+0x4>

08001042 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001042:	b480      	push	{r7}
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001046:	e7fe      	b.n	8001046 <HardFault_Handler+0x4>

08001048 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800104c:	e7fe      	b.n	800104c <MemManage_Handler+0x4>

0800104e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800104e:	b480      	push	{r7}
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001052:	e7fe      	b.n	8001052 <BusFault_Handler+0x4>

08001054 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001058:	e7fe      	b.n	8001058 <UsageFault_Handler+0x4>

0800105a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800105a:	b480      	push	{r7}
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr

08001066 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001066:	b480      	push	{r7}
 8001068:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	46bd      	mov	sp, r7
 800106e:	bc80      	pop	{r7}
 8001070:	4770      	bx	lr

08001072 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001072:	b480      	push	{r7}
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001076:	bf00      	nop
 8001078:	46bd      	mov	sp, r7
 800107a:	bc80      	pop	{r7}
 800107c:	4770      	bx	lr

0800107e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001082:	f000 f8ab 	bl	80011dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
	...

0800108c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001094:	4a14      	ldr	r2, [pc, #80]	; (80010e8 <_sbrk+0x5c>)
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <_sbrk+0x60>)
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010a0:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <_sbrk+0x64>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d102      	bne.n	80010ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a8:	4b11      	ldr	r3, [pc, #68]	; (80010f0 <_sbrk+0x64>)
 80010aa:	4a12      	ldr	r2, [pc, #72]	; (80010f4 <_sbrk+0x68>)
 80010ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010ae:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <_sbrk+0x64>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4413      	add	r3, r2
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d207      	bcs.n	80010cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010bc:	f001 ffea 	bl	8003094 <__errno>
 80010c0:	4603      	mov	r3, r0
 80010c2:	220c      	movs	r2, #12
 80010c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010c6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ca:	e009      	b.n	80010e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <_sbrk+0x64>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010d2:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <_sbrk+0x64>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	4a05      	ldr	r2, [pc, #20]	; (80010f0 <_sbrk+0x64>)
 80010dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010de:	68fb      	ldr	r3, [r7, #12]
}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3718      	adds	r7, #24
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20010000 	.word	0x20010000
 80010ec:	00000400 	.word	0x00000400
 80010f0:	20000138 	.word	0x20000138
 80010f4:	20000150 	.word	0x20000150

080010f8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010fc:	bf00      	nop
 80010fe:	46bd      	mov	sp, r7
 8001100:	bc80      	pop	{r7}
 8001102:	4770      	bx	lr

08001104 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001104:	f7ff fff8 	bl	80010f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001108:	480b      	ldr	r0, [pc, #44]	; (8001138 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800110a:	490c      	ldr	r1, [pc, #48]	; (800113c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800110c:	4a0c      	ldr	r2, [pc, #48]	; (8001140 <LoopFillZerobss+0x16>)
  movs r3, #0
 800110e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001110:	e002      	b.n	8001118 <LoopCopyDataInit>

08001112 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001112:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001114:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001116:	3304      	adds	r3, #4

08001118 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001118:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800111a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800111c:	d3f9      	bcc.n	8001112 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800111e:	4a09      	ldr	r2, [pc, #36]	; (8001144 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001120:	4c09      	ldr	r4, [pc, #36]	; (8001148 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001122:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001124:	e001      	b.n	800112a <LoopFillZerobss>

08001126 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001126:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001128:	3204      	adds	r2, #4

0800112a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800112a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800112c:	d3fb      	bcc.n	8001126 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800112e:	f001 ffb7 	bl	80030a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001132:	f7ff f9fb 	bl	800052c <main>
  bx lr
 8001136:	4770      	bx	lr
  ldr r0, =_sdata
 8001138:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800113c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001140:	08003a98 	.word	0x08003a98
  ldr r2, =_sbss
 8001144:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001148:	20000150 	.word	0x20000150

0800114c <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800114c:	e7fe      	b.n	800114c <ADC1_2_IRQHandler>
	...

08001150 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001154:	4b08      	ldr	r3, [pc, #32]	; (8001178 <HAL_Init+0x28>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a07      	ldr	r2, [pc, #28]	; (8001178 <HAL_Init+0x28>)
 800115a:	f043 0310 	orr.w	r3, r3, #16
 800115e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001160:	2003      	movs	r0, #3
 8001162:	f000 f92b 	bl	80013bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001166:	200f      	movs	r0, #15
 8001168:	f000 f808 	bl	800117c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800116c:	f7ff fe9e 	bl	8000eac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001170:	2300      	movs	r3, #0
}
 8001172:	4618      	mov	r0, r3
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40022000 	.word	0x40022000

0800117c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_InitTick+0x54>)
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <HAL_InitTick+0x58>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	4619      	mov	r1, r3
 800118e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001192:	fbb3 f3f1 	udiv	r3, r3, r1
 8001196:	fbb2 f3f3 	udiv	r3, r2, r3
 800119a:	4618      	mov	r0, r3
 800119c:	f000 f935 	bl	800140a <HAL_SYSTICK_Config>
 80011a0:	4603      	mov	r3, r0
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d001      	beq.n	80011aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	e00e      	b.n	80011c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2b0f      	cmp	r3, #15
 80011ae:	d80a      	bhi.n	80011c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011b0:	2200      	movs	r2, #0
 80011b2:	6879      	ldr	r1, [r7, #4]
 80011b4:	f04f 30ff 	mov.w	r0, #4294967295
 80011b8:	f000 f90b 	bl	80013d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011bc:	4a06      	ldr	r2, [pc, #24]	; (80011d8 <HAL_InitTick+0x5c>)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011c2:	2300      	movs	r3, #0
 80011c4:	e000      	b.n	80011c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011c6:	2301      	movs	r3, #1
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3708      	adds	r7, #8
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bd80      	pop	{r7, pc}
 80011d0:	20000000 	.word	0x20000000
 80011d4:	20000008 	.word	0x20000008
 80011d8:	20000004 	.word	0x20000004

080011dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011e0:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <HAL_IncTick+0x1c>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	4b05      	ldr	r3, [pc, #20]	; (80011fc <HAL_IncTick+0x20>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4413      	add	r3, r2
 80011ec:	4a03      	ldr	r2, [pc, #12]	; (80011fc <HAL_IncTick+0x20>)
 80011ee:	6013      	str	r3, [r2, #0]
}
 80011f0:	bf00      	nop
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bc80      	pop	{r7}
 80011f6:	4770      	bx	lr
 80011f8:	20000008 	.word	0x20000008
 80011fc:	2000013c 	.word	0x2000013c

08001200 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  return uwTick;
 8001204:	4b02      	ldr	r3, [pc, #8]	; (8001210 <HAL_GetTick+0x10>)
 8001206:	681b      	ldr	r3, [r3, #0]
}
 8001208:	4618      	mov	r0, r3
 800120a:	46bd      	mov	sp, r7
 800120c:	bc80      	pop	{r7}
 800120e:	4770      	bx	lr
 8001210:	2000013c 	.word	0x2000013c

08001214 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800121c:	f7ff fff0 	bl	8001200 <HAL_GetTick>
 8001220:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	f1b3 3fff 	cmp.w	r3, #4294967295
 800122c:	d005      	beq.n	800123a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800122e:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <HAL_Delay+0x44>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	4413      	add	r3, r2
 8001238:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800123a:	bf00      	nop
 800123c:	f7ff ffe0 	bl	8001200 <HAL_GetTick>
 8001240:	4602      	mov	r2, r0
 8001242:	68bb      	ldr	r3, [r7, #8]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	68fa      	ldr	r2, [r7, #12]
 8001248:	429a      	cmp	r2, r3
 800124a:	d8f7      	bhi.n	800123c <HAL_Delay+0x28>
  {
  }
}
 800124c:	bf00      	nop
 800124e:	bf00      	nop
 8001250:	3710      	adds	r7, #16
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000008 	.word	0x20000008

0800125c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800126c:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 800126e:	68db      	ldr	r3, [r3, #12]
 8001270:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001278:	4013      	ands	r3, r2
 800127a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001284:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001288:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800128c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800128e:	4a04      	ldr	r2, [pc, #16]	; (80012a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	60d3      	str	r3, [r2, #12]
}
 8001294:	bf00      	nop
 8001296:	3714      	adds	r7, #20
 8001298:	46bd      	mov	sp, r7
 800129a:	bc80      	pop	{r7}
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80012a8:	4b04      	ldr	r3, [pc, #16]	; (80012bc <__NVIC_GetPriorityGrouping+0x18>)
 80012aa:	68db      	ldr	r3, [r3, #12]
 80012ac:	0a1b      	lsrs	r3, r3, #8
 80012ae:	f003 0307 	and.w	r3, r3, #7
}
 80012b2:	4618      	mov	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bc80      	pop	{r7}
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	e000ed00 	.word	0xe000ed00

080012c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	6039      	str	r1, [r7, #0]
 80012ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	db0a      	blt.n	80012ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	b2da      	uxtb	r2, r3
 80012d8:	490c      	ldr	r1, [pc, #48]	; (800130c <__NVIC_SetPriority+0x4c>)
 80012da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012de:	0112      	lsls	r2, r2, #4
 80012e0:	b2d2      	uxtb	r2, r2
 80012e2:	440b      	add	r3, r1
 80012e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012e8:	e00a      	b.n	8001300 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	b2da      	uxtb	r2, r3
 80012ee:	4908      	ldr	r1, [pc, #32]	; (8001310 <__NVIC_SetPriority+0x50>)
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	f003 030f 	and.w	r3, r3, #15
 80012f6:	3b04      	subs	r3, #4
 80012f8:	0112      	lsls	r2, r2, #4
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	440b      	add	r3, r1
 80012fe:	761a      	strb	r2, [r3, #24]
}
 8001300:	bf00      	nop
 8001302:	370c      	adds	r7, #12
 8001304:	46bd      	mov	sp, r7
 8001306:	bc80      	pop	{r7}
 8001308:	4770      	bx	lr
 800130a:	bf00      	nop
 800130c:	e000e100 	.word	0xe000e100
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001314:	b480      	push	{r7}
 8001316:	b089      	sub	sp, #36	; 0x24
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	60b9      	str	r1, [r7, #8]
 800131e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	f003 0307 	and.w	r3, r3, #7
 8001326:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	f1c3 0307 	rsb	r3, r3, #7
 800132e:	2b04      	cmp	r3, #4
 8001330:	bf28      	it	cs
 8001332:	2304      	movcs	r3, #4
 8001334:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001336:	69fb      	ldr	r3, [r7, #28]
 8001338:	3304      	adds	r3, #4
 800133a:	2b06      	cmp	r3, #6
 800133c:	d902      	bls.n	8001344 <NVIC_EncodePriority+0x30>
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	3b03      	subs	r3, #3
 8001342:	e000      	b.n	8001346 <NVIC_EncodePriority+0x32>
 8001344:	2300      	movs	r3, #0
 8001346:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001348:	f04f 32ff 	mov.w	r2, #4294967295
 800134c:	69bb      	ldr	r3, [r7, #24]
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	43da      	mvns	r2, r3
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	401a      	ands	r2, r3
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800135c:	f04f 31ff 	mov.w	r1, #4294967295
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	fa01 f303 	lsl.w	r3, r1, r3
 8001366:	43d9      	mvns	r1, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800136c:	4313      	orrs	r3, r2
         );
}
 800136e:	4618      	mov	r0, r3
 8001370:	3724      	adds	r7, #36	; 0x24
 8001372:	46bd      	mov	sp, r7
 8001374:	bc80      	pop	{r7}
 8001376:	4770      	bx	lr

08001378 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3b01      	subs	r3, #1
 8001384:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001388:	d301      	bcc.n	800138e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800138a:	2301      	movs	r3, #1
 800138c:	e00f      	b.n	80013ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800138e:	4a0a      	ldr	r2, [pc, #40]	; (80013b8 <SysTick_Config+0x40>)
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	3b01      	subs	r3, #1
 8001394:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001396:	210f      	movs	r1, #15
 8001398:	f04f 30ff 	mov.w	r0, #4294967295
 800139c:	f7ff ff90 	bl	80012c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013a0:	4b05      	ldr	r3, [pc, #20]	; (80013b8 <SysTick_Config+0x40>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013a6:	4b04      	ldr	r3, [pc, #16]	; (80013b8 <SysTick_Config+0x40>)
 80013a8:	2207      	movs	r2, #7
 80013aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013ac:	2300      	movs	r3, #0
}
 80013ae:	4618      	mov	r0, r3
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	e000e010 	.word	0xe000e010

080013bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f7ff ff49 	bl	800125c <__NVIC_SetPriorityGrouping>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b086      	sub	sp, #24
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	4603      	mov	r3, r0
 80013da:	60b9      	str	r1, [r7, #8]
 80013dc:	607a      	str	r2, [r7, #4]
 80013de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013e4:	f7ff ff5e 	bl	80012a4 <__NVIC_GetPriorityGrouping>
 80013e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	68b9      	ldr	r1, [r7, #8]
 80013ee:	6978      	ldr	r0, [r7, #20]
 80013f0:	f7ff ff90 	bl	8001314 <NVIC_EncodePriority>
 80013f4:	4602      	mov	r2, r0
 80013f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013fa:	4611      	mov	r1, r2
 80013fc:	4618      	mov	r0, r3
 80013fe:	f7ff ff5f 	bl	80012c0 <__NVIC_SetPriority>
}
 8001402:	bf00      	nop
 8001404:	3718      	adds	r7, #24
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800140a:	b580      	push	{r7, lr}
 800140c:	b082      	sub	sp, #8
 800140e:	af00      	add	r7, sp, #0
 8001410:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff ffb0 	bl	8001378 <SysTick_Config>
 8001418:	4603      	mov	r3, r0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
	...

08001424 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001424:	b480      	push	{r7}
 8001426:	b08b      	sub	sp, #44	; 0x2c
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800142e:	2300      	movs	r3, #0
 8001430:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001432:	2300      	movs	r3, #0
 8001434:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001436:	e169      	b.n	800170c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001438:	2201      	movs	r2, #1
 800143a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	69fa      	ldr	r2, [r7, #28]
 8001448:	4013      	ands	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	429a      	cmp	r2, r3
 8001452:	f040 8158 	bne.w	8001706 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	4a9a      	ldr	r2, [pc, #616]	; (80016c4 <HAL_GPIO_Init+0x2a0>)
 800145c:	4293      	cmp	r3, r2
 800145e:	d05e      	beq.n	800151e <HAL_GPIO_Init+0xfa>
 8001460:	4a98      	ldr	r2, [pc, #608]	; (80016c4 <HAL_GPIO_Init+0x2a0>)
 8001462:	4293      	cmp	r3, r2
 8001464:	d875      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 8001466:	4a98      	ldr	r2, [pc, #608]	; (80016c8 <HAL_GPIO_Init+0x2a4>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d058      	beq.n	800151e <HAL_GPIO_Init+0xfa>
 800146c:	4a96      	ldr	r2, [pc, #600]	; (80016c8 <HAL_GPIO_Init+0x2a4>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d86f      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 8001472:	4a96      	ldr	r2, [pc, #600]	; (80016cc <HAL_GPIO_Init+0x2a8>)
 8001474:	4293      	cmp	r3, r2
 8001476:	d052      	beq.n	800151e <HAL_GPIO_Init+0xfa>
 8001478:	4a94      	ldr	r2, [pc, #592]	; (80016cc <HAL_GPIO_Init+0x2a8>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d869      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 800147e:	4a94      	ldr	r2, [pc, #592]	; (80016d0 <HAL_GPIO_Init+0x2ac>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d04c      	beq.n	800151e <HAL_GPIO_Init+0xfa>
 8001484:	4a92      	ldr	r2, [pc, #584]	; (80016d0 <HAL_GPIO_Init+0x2ac>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d863      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 800148a:	4a92      	ldr	r2, [pc, #584]	; (80016d4 <HAL_GPIO_Init+0x2b0>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d046      	beq.n	800151e <HAL_GPIO_Init+0xfa>
 8001490:	4a90      	ldr	r2, [pc, #576]	; (80016d4 <HAL_GPIO_Init+0x2b0>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d85d      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 8001496:	2b12      	cmp	r3, #18
 8001498:	d82a      	bhi.n	80014f0 <HAL_GPIO_Init+0xcc>
 800149a:	2b12      	cmp	r3, #18
 800149c:	d859      	bhi.n	8001552 <HAL_GPIO_Init+0x12e>
 800149e:	a201      	add	r2, pc, #4	; (adr r2, 80014a4 <HAL_GPIO_Init+0x80>)
 80014a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014a4:	0800151f 	.word	0x0800151f
 80014a8:	080014f9 	.word	0x080014f9
 80014ac:	0800150b 	.word	0x0800150b
 80014b0:	0800154d 	.word	0x0800154d
 80014b4:	08001553 	.word	0x08001553
 80014b8:	08001553 	.word	0x08001553
 80014bc:	08001553 	.word	0x08001553
 80014c0:	08001553 	.word	0x08001553
 80014c4:	08001553 	.word	0x08001553
 80014c8:	08001553 	.word	0x08001553
 80014cc:	08001553 	.word	0x08001553
 80014d0:	08001553 	.word	0x08001553
 80014d4:	08001553 	.word	0x08001553
 80014d8:	08001553 	.word	0x08001553
 80014dc:	08001553 	.word	0x08001553
 80014e0:	08001553 	.word	0x08001553
 80014e4:	08001553 	.word	0x08001553
 80014e8:	08001501 	.word	0x08001501
 80014ec:	08001515 	.word	0x08001515
 80014f0:	4a79      	ldr	r2, [pc, #484]	; (80016d8 <HAL_GPIO_Init+0x2b4>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d013      	beq.n	800151e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014f6:	e02c      	b.n	8001552 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	623b      	str	r3, [r7, #32]
          break;
 80014fe:	e029      	b.n	8001554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	3304      	adds	r3, #4
 8001506:	623b      	str	r3, [r7, #32]
          break;
 8001508:	e024      	b.n	8001554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	3308      	adds	r3, #8
 8001510:	623b      	str	r3, [r7, #32]
          break;
 8001512:	e01f      	b.n	8001554 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	330c      	adds	r3, #12
 800151a:	623b      	str	r3, [r7, #32]
          break;
 800151c:	e01a      	b.n	8001554 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d102      	bne.n	800152c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001526:	2304      	movs	r3, #4
 8001528:	623b      	str	r3, [r7, #32]
          break;
 800152a:	e013      	b.n	8001554 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	2b01      	cmp	r3, #1
 8001532:	d105      	bne.n	8001540 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001534:	2308      	movs	r3, #8
 8001536:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	69fa      	ldr	r2, [r7, #28]
 800153c:	611a      	str	r2, [r3, #16]
          break;
 800153e:	e009      	b.n	8001554 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001540:	2308      	movs	r3, #8
 8001542:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	69fa      	ldr	r2, [r7, #28]
 8001548:	615a      	str	r2, [r3, #20]
          break;
 800154a:	e003      	b.n	8001554 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800154c:	2300      	movs	r3, #0
 800154e:	623b      	str	r3, [r7, #32]
          break;
 8001550:	e000      	b.n	8001554 <HAL_GPIO_Init+0x130>
          break;
 8001552:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001554:	69bb      	ldr	r3, [r7, #24]
 8001556:	2bff      	cmp	r3, #255	; 0xff
 8001558:	d801      	bhi.n	800155e <HAL_GPIO_Init+0x13a>
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	e001      	b.n	8001562 <HAL_GPIO_Init+0x13e>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	3304      	adds	r3, #4
 8001562:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	2bff      	cmp	r3, #255	; 0xff
 8001568:	d802      	bhi.n	8001570 <HAL_GPIO_Init+0x14c>
 800156a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	e002      	b.n	8001576 <HAL_GPIO_Init+0x152>
 8001570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001572:	3b08      	subs	r3, #8
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	210f      	movs	r1, #15
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	fa01 f303 	lsl.w	r3, r1, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	401a      	ands	r2, r3
 8001588:	6a39      	ldr	r1, [r7, #32]
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	fa01 f303 	lsl.w	r3, r1, r3
 8001590:	431a      	orrs	r2, r3
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	f000 80b1 	beq.w	8001706 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015a4:	4b4d      	ldr	r3, [pc, #308]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 80015a6:	699b      	ldr	r3, [r3, #24]
 80015a8:	4a4c      	ldr	r2, [pc, #304]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 80015aa:	f043 0301 	orr.w	r3, r3, #1
 80015ae:	6193      	str	r3, [r2, #24]
 80015b0:	4b4a      	ldr	r3, [pc, #296]	; (80016dc <HAL_GPIO_Init+0x2b8>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	f003 0301 	and.w	r3, r3, #1
 80015b8:	60bb      	str	r3, [r7, #8]
 80015ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015bc:	4a48      	ldr	r2, [pc, #288]	; (80016e0 <HAL_GPIO_Init+0x2bc>)
 80015be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c0:	089b      	lsrs	r3, r3, #2
 80015c2:	3302      	adds	r3, #2
 80015c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015cc:	f003 0303 	and.w	r3, r3, #3
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	220f      	movs	r2, #15
 80015d4:	fa02 f303 	lsl.w	r3, r2, r3
 80015d8:	43db      	mvns	r3, r3
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	4013      	ands	r3, r2
 80015de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4a40      	ldr	r2, [pc, #256]	; (80016e4 <HAL_GPIO_Init+0x2c0>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d013      	beq.n	8001610 <HAL_GPIO_Init+0x1ec>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a3f      	ldr	r2, [pc, #252]	; (80016e8 <HAL_GPIO_Init+0x2c4>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d00d      	beq.n	800160c <HAL_GPIO_Init+0x1e8>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a3e      	ldr	r2, [pc, #248]	; (80016ec <HAL_GPIO_Init+0x2c8>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d007      	beq.n	8001608 <HAL_GPIO_Init+0x1e4>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a3d      	ldr	r2, [pc, #244]	; (80016f0 <HAL_GPIO_Init+0x2cc>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d101      	bne.n	8001604 <HAL_GPIO_Init+0x1e0>
 8001600:	2303      	movs	r3, #3
 8001602:	e006      	b.n	8001612 <HAL_GPIO_Init+0x1ee>
 8001604:	2304      	movs	r3, #4
 8001606:	e004      	b.n	8001612 <HAL_GPIO_Init+0x1ee>
 8001608:	2302      	movs	r3, #2
 800160a:	e002      	b.n	8001612 <HAL_GPIO_Init+0x1ee>
 800160c:	2301      	movs	r3, #1
 800160e:	e000      	b.n	8001612 <HAL_GPIO_Init+0x1ee>
 8001610:	2300      	movs	r3, #0
 8001612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001614:	f002 0203 	and.w	r2, r2, #3
 8001618:	0092      	lsls	r2, r2, #2
 800161a:	4093      	lsls	r3, r2
 800161c:	68fa      	ldr	r2, [r7, #12]
 800161e:	4313      	orrs	r3, r2
 8001620:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001622:	492f      	ldr	r1, [pc, #188]	; (80016e0 <HAL_GPIO_Init+0x2bc>)
 8001624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001626:	089b      	lsrs	r3, r3, #2
 8001628:	3302      	adds	r3, #2
 800162a:	68fa      	ldr	r2, [r7, #12]
 800162c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001638:	2b00      	cmp	r3, #0
 800163a:	d006      	beq.n	800164a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800163c:	4b2d      	ldr	r3, [pc, #180]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800163e:	689a      	ldr	r2, [r3, #8]
 8001640:	492c      	ldr	r1, [pc, #176]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 8001642:	69bb      	ldr	r3, [r7, #24]
 8001644:	4313      	orrs	r3, r2
 8001646:	608b      	str	r3, [r1, #8]
 8001648:	e006      	b.n	8001658 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800164a:	4b2a      	ldr	r3, [pc, #168]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800164c:	689a      	ldr	r2, [r3, #8]
 800164e:	69bb      	ldr	r3, [r7, #24]
 8001650:	43db      	mvns	r3, r3
 8001652:	4928      	ldr	r1, [pc, #160]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 8001654:	4013      	ands	r3, r2
 8001656:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d006      	beq.n	8001672 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001664:	4b23      	ldr	r3, [pc, #140]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 8001666:	68da      	ldr	r2, [r3, #12]
 8001668:	4922      	ldr	r1, [pc, #136]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	4313      	orrs	r3, r2
 800166e:	60cb      	str	r3, [r1, #12]
 8001670:	e006      	b.n	8001680 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001672:	4b20      	ldr	r3, [pc, #128]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 8001674:	68da      	ldr	r2, [r3, #12]
 8001676:	69bb      	ldr	r3, [r7, #24]
 8001678:	43db      	mvns	r3, r3
 800167a:	491e      	ldr	r1, [pc, #120]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800167c:	4013      	ands	r3, r2
 800167e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d006      	beq.n	800169a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800168c:	4b19      	ldr	r3, [pc, #100]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800168e:	685a      	ldr	r2, [r3, #4]
 8001690:	4918      	ldr	r1, [pc, #96]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 8001692:	69bb      	ldr	r3, [r7, #24]
 8001694:	4313      	orrs	r3, r2
 8001696:	604b      	str	r3, [r1, #4]
 8001698:	e006      	b.n	80016a8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800169a:	4b16      	ldr	r3, [pc, #88]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 800169c:	685a      	ldr	r2, [r3, #4]
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	43db      	mvns	r3, r3
 80016a2:	4914      	ldr	r1, [pc, #80]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 80016a4:	4013      	ands	r3, r2
 80016a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d021      	beq.n	80016f8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016b4:	4b0f      	ldr	r3, [pc, #60]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	490e      	ldr	r1, [pc, #56]	; (80016f4 <HAL_GPIO_Init+0x2d0>)
 80016ba:	69bb      	ldr	r3, [r7, #24]
 80016bc:	4313      	orrs	r3, r2
 80016be:	600b      	str	r3, [r1, #0]
 80016c0:	e021      	b.n	8001706 <HAL_GPIO_Init+0x2e2>
 80016c2:	bf00      	nop
 80016c4:	10320000 	.word	0x10320000
 80016c8:	10310000 	.word	0x10310000
 80016cc:	10220000 	.word	0x10220000
 80016d0:	10210000 	.word	0x10210000
 80016d4:	10120000 	.word	0x10120000
 80016d8:	10110000 	.word	0x10110000
 80016dc:	40021000 	.word	0x40021000
 80016e0:	40010000 	.word	0x40010000
 80016e4:	40010800 	.word	0x40010800
 80016e8:	40010c00 	.word	0x40010c00
 80016ec:	40011000 	.word	0x40011000
 80016f0:	40011400 	.word	0x40011400
 80016f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016f8:	4b0b      	ldr	r3, [pc, #44]	; (8001728 <HAL_GPIO_Init+0x304>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	43db      	mvns	r3, r3
 8001700:	4909      	ldr	r1, [pc, #36]	; (8001728 <HAL_GPIO_Init+0x304>)
 8001702:	4013      	ands	r3, r2
 8001704:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001708:	3301      	adds	r3, #1
 800170a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001712:	fa22 f303 	lsr.w	r3, r2, r3
 8001716:	2b00      	cmp	r3, #0
 8001718:	f47f ae8e 	bne.w	8001438 <HAL_GPIO_Init+0x14>
  }
}
 800171c:	bf00      	nop
 800171e:	bf00      	nop
 8001720:	372c      	adds	r7, #44	; 0x2c
 8001722:	46bd      	mov	sp, r7
 8001724:	bc80      	pop	{r7}
 8001726:	4770      	bx	lr
 8001728:	40010400 	.word	0x40010400

0800172c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	460b      	mov	r3, r1
 8001736:	807b      	strh	r3, [r7, #2]
 8001738:	4613      	mov	r3, r2
 800173a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800173c:	787b      	ldrb	r3, [r7, #1]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d003      	beq.n	800174a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001742:	887a      	ldrh	r2, [r7, #2]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001748:	e003      	b.n	8001752 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800174a:	887b      	ldrh	r3, [r7, #2]
 800174c:	041a      	lsls	r2, r3, #16
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	611a      	str	r2, [r3, #16]
}
 8001752:	bf00      	nop
 8001754:	370c      	adds	r7, #12
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr

0800175c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b086      	sub	sp, #24
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d101      	bne.n	800176e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e304      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f003 0301 	and.w	r3, r3, #1
 8001776:	2b00      	cmp	r3, #0
 8001778:	f000 8087 	beq.w	800188a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800177c:	4b92      	ldr	r3, [pc, #584]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f003 030c 	and.w	r3, r3, #12
 8001784:	2b04      	cmp	r3, #4
 8001786:	d00c      	beq.n	80017a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001788:	4b8f      	ldr	r3, [pc, #572]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f003 030c 	and.w	r3, r3, #12
 8001790:	2b08      	cmp	r3, #8
 8001792:	d112      	bne.n	80017ba <HAL_RCC_OscConfig+0x5e>
 8001794:	4b8c      	ldr	r3, [pc, #560]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800179c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017a0:	d10b      	bne.n	80017ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017a2:	4b89      	ldr	r3, [pc, #548]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d06c      	beq.n	8001888 <HAL_RCC_OscConfig+0x12c>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d168      	bne.n	8001888 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e2de      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017c2:	d106      	bne.n	80017d2 <HAL_RCC_OscConfig+0x76>
 80017c4:	4b80      	ldr	r3, [pc, #512]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a7f      	ldr	r2, [pc, #508]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80017ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80017ce:	6013      	str	r3, [r2, #0]
 80017d0:	e02e      	b.n	8001830 <HAL_RCC_OscConfig+0xd4>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d10c      	bne.n	80017f4 <HAL_RCC_OscConfig+0x98>
 80017da:	4b7b      	ldr	r3, [pc, #492]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a7a      	ldr	r2, [pc, #488]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80017e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80017e4:	6013      	str	r3, [r2, #0]
 80017e6:	4b78      	ldr	r3, [pc, #480]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a77      	ldr	r2, [pc, #476]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80017ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017f0:	6013      	str	r3, [r2, #0]
 80017f2:	e01d      	b.n	8001830 <HAL_RCC_OscConfig+0xd4>
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80017fc:	d10c      	bne.n	8001818 <HAL_RCC_OscConfig+0xbc>
 80017fe:	4b72      	ldr	r3, [pc, #456]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	4a71      	ldr	r2, [pc, #452]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 8001804:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001808:	6013      	str	r3, [r2, #0]
 800180a:	4b6f      	ldr	r3, [pc, #444]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a6e      	ldr	r2, [pc, #440]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 8001810:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001814:	6013      	str	r3, [r2, #0]
 8001816:	e00b      	b.n	8001830 <HAL_RCC_OscConfig+0xd4>
 8001818:	4b6b      	ldr	r3, [pc, #428]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a6a      	ldr	r2, [pc, #424]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 800181e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001822:	6013      	str	r3, [r2, #0]
 8001824:	4b68      	ldr	r3, [pc, #416]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a67      	ldr	r2, [pc, #412]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 800182a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800182e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	689b      	ldr	r3, [r3, #8]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d013      	beq.n	8001860 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001838:	f7ff fce2 	bl	8001200 <HAL_GetTick>
 800183c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800183e:	e008      	b.n	8001852 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001840:	f7ff fcde 	bl	8001200 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	2b64      	cmp	r3, #100	; 0x64
 800184c:	d901      	bls.n	8001852 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800184e:	2303      	movs	r3, #3
 8001850:	e292      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001852:	4b5d      	ldr	r3, [pc, #372]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800185a:	2b00      	cmp	r3, #0
 800185c:	d0f0      	beq.n	8001840 <HAL_RCC_OscConfig+0xe4>
 800185e:	e014      	b.n	800188a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001860:	f7ff fcce 	bl	8001200 <HAL_GetTick>
 8001864:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001866:	e008      	b.n	800187a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001868:	f7ff fcca 	bl	8001200 <HAL_GetTick>
 800186c:	4602      	mov	r2, r0
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	1ad3      	subs	r3, r2, r3
 8001872:	2b64      	cmp	r3, #100	; 0x64
 8001874:	d901      	bls.n	800187a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e27e      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800187a:	4b53      	ldr	r3, [pc, #332]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d1f0      	bne.n	8001868 <HAL_RCC_OscConfig+0x10c>
 8001886:	e000      	b.n	800188a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001888:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0302 	and.w	r3, r3, #2
 8001892:	2b00      	cmp	r3, #0
 8001894:	d063      	beq.n	800195e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001896:	4b4c      	ldr	r3, [pc, #304]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f003 030c 	and.w	r3, r3, #12
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d00b      	beq.n	80018ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018a2:	4b49      	ldr	r3, [pc, #292]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f003 030c 	and.w	r3, r3, #12
 80018aa:	2b08      	cmp	r3, #8
 80018ac:	d11c      	bne.n	80018e8 <HAL_RCC_OscConfig+0x18c>
 80018ae:	4b46      	ldr	r3, [pc, #280]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d116      	bne.n	80018e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018ba:	4b43      	ldr	r3, [pc, #268]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d005      	beq.n	80018d2 <HAL_RCC_OscConfig+0x176>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	695b      	ldr	r3, [r3, #20]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d001      	beq.n	80018d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e252      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d2:	4b3d      	ldr	r3, [pc, #244]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	699b      	ldr	r3, [r3, #24]
 80018de:	00db      	lsls	r3, r3, #3
 80018e0:	4939      	ldr	r1, [pc, #228]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 80018e2:	4313      	orrs	r3, r2
 80018e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018e6:	e03a      	b.n	800195e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	695b      	ldr	r3, [r3, #20]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d020      	beq.n	8001932 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018f0:	4b36      	ldr	r3, [pc, #216]	; (80019cc <HAL_RCC_OscConfig+0x270>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f6:	f7ff fc83 	bl	8001200 <HAL_GetTick>
 80018fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018fc:	e008      	b.n	8001910 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018fe:	f7ff fc7f 	bl	8001200 <HAL_GetTick>
 8001902:	4602      	mov	r2, r0
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d901      	bls.n	8001910 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e233      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001910:	4b2d      	ldr	r3, [pc, #180]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 0302 	and.w	r3, r3, #2
 8001918:	2b00      	cmp	r3, #0
 800191a:	d0f0      	beq.n	80018fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800191c:	4b2a      	ldr	r3, [pc, #168]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	00db      	lsls	r3, r3, #3
 800192a:	4927      	ldr	r1, [pc, #156]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 800192c:	4313      	orrs	r3, r2
 800192e:	600b      	str	r3, [r1, #0]
 8001930:	e015      	b.n	800195e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001932:	4b26      	ldr	r3, [pc, #152]	; (80019cc <HAL_RCC_OscConfig+0x270>)
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001938:	f7ff fc62 	bl	8001200 <HAL_GetTick>
 800193c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800193e:	e008      	b.n	8001952 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001940:	f7ff fc5e 	bl	8001200 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b02      	cmp	r3, #2
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e212      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001952:	4b1d      	ldr	r3, [pc, #116]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	2b00      	cmp	r3, #0
 800195c:	d1f0      	bne.n	8001940 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f003 0308 	and.w	r3, r3, #8
 8001966:	2b00      	cmp	r3, #0
 8001968:	d03a      	beq.n	80019e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d019      	beq.n	80019a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001972:	4b17      	ldr	r3, [pc, #92]	; (80019d0 <HAL_RCC_OscConfig+0x274>)
 8001974:	2201      	movs	r2, #1
 8001976:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001978:	f7ff fc42 	bl	8001200 <HAL_GetTick>
 800197c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800197e:	e008      	b.n	8001992 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001980:	f7ff fc3e 	bl	8001200 <HAL_GetTick>
 8001984:	4602      	mov	r2, r0
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	1ad3      	subs	r3, r2, r3
 800198a:	2b02      	cmp	r3, #2
 800198c:	d901      	bls.n	8001992 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e1f2      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001992:	4b0d      	ldr	r3, [pc, #52]	; (80019c8 <HAL_RCC_OscConfig+0x26c>)
 8001994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	2b00      	cmp	r3, #0
 800199c:	d0f0      	beq.n	8001980 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800199e:	2001      	movs	r0, #1
 80019a0:	f000 fc02 	bl	80021a8 <RCC_Delay>
 80019a4:	e01c      	b.n	80019e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019a6:	4b0a      	ldr	r3, [pc, #40]	; (80019d0 <HAL_RCC_OscConfig+0x274>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ac:	f7ff fc28 	bl	8001200 <HAL_GetTick>
 80019b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019b2:	e00f      	b.n	80019d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019b4:	f7ff fc24 	bl	8001200 <HAL_GetTick>
 80019b8:	4602      	mov	r2, r0
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d908      	bls.n	80019d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80019c2:	2303      	movs	r3, #3
 80019c4:	e1d8      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
 80019c6:	bf00      	nop
 80019c8:	40021000 	.word	0x40021000
 80019cc:	42420000 	.word	0x42420000
 80019d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019d4:	4b9b      	ldr	r3, [pc, #620]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 80019d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d8:	f003 0302 	and.w	r3, r3, #2
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d1e9      	bne.n	80019b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f003 0304 	and.w	r3, r3, #4
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f000 80a6 	beq.w	8001b3a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019ee:	2300      	movs	r3, #0
 80019f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019f2:	4b94      	ldr	r3, [pc, #592]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d10d      	bne.n	8001a1a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019fe:	4b91      	ldr	r3, [pc, #580]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a00:	69db      	ldr	r3, [r3, #28]
 8001a02:	4a90      	ldr	r2, [pc, #576]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a08:	61d3      	str	r3, [r2, #28]
 8001a0a:	4b8e      	ldr	r3, [pc, #568]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a0c:	69db      	ldr	r3, [r3, #28]
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a16:	2301      	movs	r3, #1
 8001a18:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a1a:	4b8b      	ldr	r3, [pc, #556]	; (8001c48 <HAL_RCC_OscConfig+0x4ec>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d118      	bne.n	8001a58 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a26:	4b88      	ldr	r3, [pc, #544]	; (8001c48 <HAL_RCC_OscConfig+0x4ec>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a87      	ldr	r2, [pc, #540]	; (8001c48 <HAL_RCC_OscConfig+0x4ec>)
 8001a2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a32:	f7ff fbe5 	bl	8001200 <HAL_GetTick>
 8001a36:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a38:	e008      	b.n	8001a4c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a3a:	f7ff fbe1 	bl	8001200 <HAL_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	1ad3      	subs	r3, r2, r3
 8001a44:	2b64      	cmp	r3, #100	; 0x64
 8001a46:	d901      	bls.n	8001a4c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a48:	2303      	movs	r3, #3
 8001a4a:	e195      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a4c:	4b7e      	ldr	r3, [pc, #504]	; (8001c48 <HAL_RCC_OscConfig+0x4ec>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d0f0      	beq.n	8001a3a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	691b      	ldr	r3, [r3, #16]
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d106      	bne.n	8001a6e <HAL_RCC_OscConfig+0x312>
 8001a60:	4b78      	ldr	r3, [pc, #480]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a62:	6a1b      	ldr	r3, [r3, #32]
 8001a64:	4a77      	ldr	r2, [pc, #476]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a66:	f043 0301 	orr.w	r3, r3, #1
 8001a6a:	6213      	str	r3, [r2, #32]
 8001a6c:	e02d      	b.n	8001aca <HAL_RCC_OscConfig+0x36e>
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	691b      	ldr	r3, [r3, #16]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d10c      	bne.n	8001a90 <HAL_RCC_OscConfig+0x334>
 8001a76:	4b73      	ldr	r3, [pc, #460]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a78:	6a1b      	ldr	r3, [r3, #32]
 8001a7a:	4a72      	ldr	r2, [pc, #456]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a7c:	f023 0301 	bic.w	r3, r3, #1
 8001a80:	6213      	str	r3, [r2, #32]
 8001a82:	4b70      	ldr	r3, [pc, #448]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a84:	6a1b      	ldr	r3, [r3, #32]
 8001a86:	4a6f      	ldr	r2, [pc, #444]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a88:	f023 0304 	bic.w	r3, r3, #4
 8001a8c:	6213      	str	r3, [r2, #32]
 8001a8e:	e01c      	b.n	8001aca <HAL_RCC_OscConfig+0x36e>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	691b      	ldr	r3, [r3, #16]
 8001a94:	2b05      	cmp	r3, #5
 8001a96:	d10c      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x356>
 8001a98:	4b6a      	ldr	r3, [pc, #424]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	4a69      	ldr	r2, [pc, #420]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001a9e:	f043 0304 	orr.w	r3, r3, #4
 8001aa2:	6213      	str	r3, [r2, #32]
 8001aa4:	4b67      	ldr	r3, [pc, #412]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001aa6:	6a1b      	ldr	r3, [r3, #32]
 8001aa8:	4a66      	ldr	r2, [pc, #408]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	6213      	str	r3, [r2, #32]
 8001ab0:	e00b      	b.n	8001aca <HAL_RCC_OscConfig+0x36e>
 8001ab2:	4b64      	ldr	r3, [pc, #400]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001ab4:	6a1b      	ldr	r3, [r3, #32]
 8001ab6:	4a63      	ldr	r2, [pc, #396]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001ab8:	f023 0301 	bic.w	r3, r3, #1
 8001abc:	6213      	str	r3, [r2, #32]
 8001abe:	4b61      	ldr	r3, [pc, #388]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001ac0:	6a1b      	ldr	r3, [r3, #32]
 8001ac2:	4a60      	ldr	r2, [pc, #384]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001ac4:	f023 0304 	bic.w	r3, r3, #4
 8001ac8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	691b      	ldr	r3, [r3, #16]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d015      	beq.n	8001afe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ad2:	f7ff fb95 	bl	8001200 <HAL_GetTick>
 8001ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad8:	e00a      	b.n	8001af0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ada:	f7ff fb91 	bl	8001200 <HAL_GetTick>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	693b      	ldr	r3, [r7, #16]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ae8:	4293      	cmp	r3, r2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e143      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001af0:	4b54      	ldr	r3, [pc, #336]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001af2:	6a1b      	ldr	r3, [r3, #32]
 8001af4:	f003 0302 	and.w	r3, r3, #2
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d0ee      	beq.n	8001ada <HAL_RCC_OscConfig+0x37e>
 8001afc:	e014      	b.n	8001b28 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001afe:	f7ff fb7f 	bl	8001200 <HAL_GetTick>
 8001b02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b04:	e00a      	b.n	8001b1c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b06:	f7ff fb7b 	bl	8001200 <HAL_GetTick>
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	1ad3      	subs	r3, r2, r3
 8001b10:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d901      	bls.n	8001b1c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e12d      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b1c:	4b49      	ldr	r3, [pc, #292]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001b1e:	6a1b      	ldr	r3, [r3, #32]
 8001b20:	f003 0302 	and.w	r3, r3, #2
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d1ee      	bne.n	8001b06 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b28:	7dfb      	ldrb	r3, [r7, #23]
 8001b2a:	2b01      	cmp	r3, #1
 8001b2c:	d105      	bne.n	8001b3a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b2e:	4b45      	ldr	r3, [pc, #276]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001b30:	69db      	ldr	r3, [r3, #28]
 8001b32:	4a44      	ldr	r2, [pc, #272]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001b34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b38:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	f000 808c 	beq.w	8001c5c <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8001b44:	4b3f      	ldr	r3, [pc, #252]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b50:	d10e      	bne.n	8001b70 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8001b52:	4b3c      	ldr	r3, [pc, #240]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8001b5a:	2b08      	cmp	r3, #8
 8001b5c:	d108      	bne.n	8001b70 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8001b5e:	4b39      	ldr	r3, [pc, #228]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8001b66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b6a:	d101      	bne.n	8001b70 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e103      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d14e      	bne.n	8001c16 <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8001b78:	4b32      	ldr	r3, [pc, #200]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d009      	beq.n	8001b98 <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8001b84:	4b2f      	ldr	r3, [pc, #188]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d001      	beq.n	8001b98 <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e0ef      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8001b98:	4b2c      	ldr	r3, [pc, #176]	; (8001c4c <HAL_RCC_OscConfig+0x4f0>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9e:	f7ff fb2f 	bl	8001200 <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001ba4:	e008      	b.n	8001bb8 <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8001ba6:	f7ff fb2b 	bl	8001200 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b64      	cmp	r3, #100	; 0x64
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e0df      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8001bb8:	4b22      	ldr	r3, [pc, #136]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d1f0      	bne.n	8001ba6 <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8001bc4:	4b1f      	ldr	r3, [pc, #124]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bd0:	491c      	ldr	r1, [pc, #112]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 8001bd6:	4b1b      	ldr	r3, [pc, #108]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001bd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bda:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001be2:	4918      	ldr	r1, [pc, #96]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001be4:	4313      	orrs	r3, r2
 8001be6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 8001be8:	4b18      	ldr	r3, [pc, #96]	; (8001c4c <HAL_RCC_OscConfig+0x4f0>)
 8001bea:	2201      	movs	r2, #1
 8001bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bee:	f7ff fb07 	bl	8001200 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8001bf4:	e008      	b.n	8001c08 <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8001bf6:	f7ff fb03 	bl	8001200 <HAL_GetTick>
 8001bfa:	4602      	mov	r2, r0
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	1ad3      	subs	r3, r2, r3
 8001c00:	2b64      	cmp	r3, #100	; 0x64
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e0b7      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 8001c08:	4b0e      	ldr	r3, [pc, #56]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d0f0      	beq.n	8001bf6 <HAL_RCC_OscConfig+0x49a>
 8001c14:	e022      	b.n	8001c5c <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 8001c16:	4b0b      	ldr	r3, [pc, #44]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c1a:	4a0a      	ldr	r2, [pc, #40]	; (8001c44 <HAL_RCC_OscConfig+0x4e8>)
 8001c1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c20:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8001c22:	4b0a      	ldr	r3, [pc, #40]	; (8001c4c <HAL_RCC_OscConfig+0x4f0>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c28:	f7ff faea 	bl	8001200 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8001c2e:	e00f      	b.n	8001c50 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8001c30:	f7ff fae6 	bl	8001200 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b64      	cmp	r3, #100	; 0x64
 8001c3c:	d908      	bls.n	8001c50 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e09a      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
 8001c42:	bf00      	nop
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40007000 	.word	0x40007000
 8001c4c:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8001c50:	4b4b      	ldr	r3, [pc, #300]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1e9      	bne.n	8001c30 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6a1b      	ldr	r3, [r3, #32]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	f000 8088 	beq.w	8001d76 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c66:	4b46      	ldr	r3, [pc, #280]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f003 030c 	and.w	r3, r3, #12
 8001c6e:	2b08      	cmp	r3, #8
 8001c70:	d068      	beq.n	8001d44 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a1b      	ldr	r3, [r3, #32]
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d14d      	bne.n	8001d16 <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c7a:	4b42      	ldr	r3, [pc, #264]	; (8001d84 <HAL_RCC_OscConfig+0x628>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c80:	f7ff fabe 	bl	8001200 <HAL_GetTick>
 8001c84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c86:	e008      	b.n	8001c9a <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c88:	f7ff faba 	bl	8001200 <HAL_GetTick>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	693b      	ldr	r3, [r7, #16]
 8001c90:	1ad3      	subs	r3, r2, r3
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d901      	bls.n	8001c9a <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 8001c96:	2303      	movs	r3, #3
 8001c98:	e06e      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c9a:	4b39      	ldr	r3, [pc, #228]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d1f0      	bne.n	8001c88 <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001caa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cae:	d10f      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8001cb0:	4b33      	ldr	r3, [pc, #204]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001cb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	4931      	ldr	r1, [pc, #196]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cbe:	4b30      	ldr	r3, [pc, #192]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cc2:	f023 020f 	bic.w	r2, r3, #15
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	492d      	ldr	r1, [pc, #180]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cd0:	4b2b      	ldr	r3, [pc, #172]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ce0:	430b      	orrs	r3, r1
 8001ce2:	4927      	ldr	r1, [pc, #156]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ce8:	4b26      	ldr	r3, [pc, #152]	; (8001d84 <HAL_RCC_OscConfig+0x628>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cee:	f7ff fa87 	bl	8001200 <HAL_GetTick>
 8001cf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cf4:	e008      	b.n	8001d08 <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cf6:	f7ff fa83 	bl	8001200 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d901      	bls.n	8001d08 <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e037      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d08:	4b1d      	ldr	r3, [pc, #116]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d0f0      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x59a>
 8001d14:	e02f      	b.n	8001d76 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d16:	4b1b      	ldr	r3, [pc, #108]	; (8001d84 <HAL_RCC_OscConfig+0x628>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d1c:	f7ff fa70 	bl	8001200 <HAL_GetTick>
 8001d20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d22:	e008      	b.n	8001d36 <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d24:	f7ff fa6c 	bl	8001200 <HAL_GetTick>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	2b02      	cmp	r3, #2
 8001d30:	d901      	bls.n	8001d36 <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8001d32:	2303      	movs	r3, #3
 8001d34:	e020      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d36:	4b12      	ldr	r3, [pc, #72]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d1f0      	bne.n	8001d24 <HAL_RCC_OscConfig+0x5c8>
 8001d42:	e018      	b.n	8001d76 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a1b      	ldr	r3, [r3, #32]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d101      	bne.n	8001d50 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	e013      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d50:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <HAL_RCC_OscConfig+0x624>)
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d106      	bne.n	8001d72 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d001      	beq.n	8001d76 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e000      	b.n	8001d78 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3718      	adds	r7, #24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40021000 	.word	0x40021000
 8001d84:	42420060 	.word	0x42420060

08001d88 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b084      	sub	sp, #16
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d101      	bne.n	8001d9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e0d0      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d9c:	4b6a      	ldr	r3, [pc, #424]	; (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d910      	bls.n	8001dcc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001daa:	4b67      	ldr	r3, [pc, #412]	; (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f023 0207 	bic.w	r2, r3, #7
 8001db2:	4965      	ldr	r1, [pc, #404]	; (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	4313      	orrs	r3, r2
 8001db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dba:	4b63      	ldr	r3, [pc, #396]	; (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f003 0307 	and.w	r3, r3, #7
 8001dc2:	683a      	ldr	r2, [r7, #0]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d001      	beq.n	8001dcc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e0b8      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0302 	and.w	r3, r3, #2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d020      	beq.n	8001e1a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0304 	and.w	r3, r3, #4
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d005      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001de4:	4b59      	ldr	r3, [pc, #356]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	4a58      	ldr	r2, [pc, #352]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001dea:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001dee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f003 0308 	and.w	r3, r3, #8
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d005      	beq.n	8001e08 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001dfc:	4b53      	ldr	r3, [pc, #332]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	4a52      	ldr	r2, [pc, #328]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e02:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e06:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e08:	4b50      	ldr	r3, [pc, #320]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	494d      	ldr	r1, [pc, #308]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d040      	beq.n	8001ea8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d107      	bne.n	8001e3e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2e:	4b47      	ldr	r3, [pc, #284]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d115      	bne.n	8001e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e07f      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b02      	cmp	r3, #2
 8001e44:	d107      	bne.n	8001e56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e46:	4b41      	ldr	r3, [pc, #260]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d109      	bne.n	8001e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e073      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e56:	4b3d      	ldr	r3, [pc, #244]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0302 	and.w	r3, r3, #2
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d101      	bne.n	8001e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e62:	2301      	movs	r3, #1
 8001e64:	e06b      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e66:	4b39      	ldr	r3, [pc, #228]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f023 0203 	bic.w	r2, r3, #3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	4936      	ldr	r1, [pc, #216]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e74:	4313      	orrs	r3, r2
 8001e76:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e78:	f7ff f9c2 	bl	8001200 <HAL_GetTick>
 8001e7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7e:	e00a      	b.n	8001e96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e80:	f7ff f9be 	bl	8001200 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d901      	bls.n	8001e96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e053      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e96:	4b2d      	ldr	r3, [pc, #180]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f003 020c 	and.w	r2, r3, #12
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	429a      	cmp	r2, r3
 8001ea6:	d1eb      	bne.n	8001e80 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ea8:	4b27      	ldr	r3, [pc, #156]	; (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0307 	and.w	r3, r3, #7
 8001eb0:	683a      	ldr	r2, [r7, #0]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	d210      	bcs.n	8001ed8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb6:	4b24      	ldr	r3, [pc, #144]	; (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f023 0207 	bic.w	r2, r3, #7
 8001ebe:	4922      	ldr	r1, [pc, #136]	; (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001ec0:	683b      	ldr	r3, [r7, #0]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec6:	4b20      	ldr	r3, [pc, #128]	; (8001f48 <HAL_RCC_ClockConfig+0x1c0>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0307 	and.w	r3, r3, #7
 8001ece:	683a      	ldr	r2, [r7, #0]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d001      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	e032      	b.n	8001f3e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0304 	and.w	r3, r3, #4
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d008      	beq.n	8001ef6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ee4:	4b19      	ldr	r3, [pc, #100]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	4916      	ldr	r1, [pc, #88]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0308 	and.w	r3, r3, #8
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d009      	beq.n	8001f16 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f02:	4b12      	ldr	r3, [pc, #72]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	691b      	ldr	r3, [r3, #16]
 8001f0e:	00db      	lsls	r3, r3, #3
 8001f10:	490e      	ldr	r1, [pc, #56]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001f12:	4313      	orrs	r3, r2
 8001f14:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f16:	f000 f821 	bl	8001f5c <HAL_RCC_GetSysClockFreq>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <HAL_RCC_ClockConfig+0x1c4>)
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	091b      	lsrs	r3, r3, #4
 8001f22:	f003 030f 	and.w	r3, r3, #15
 8001f26:	490a      	ldr	r1, [pc, #40]	; (8001f50 <HAL_RCC_ClockConfig+0x1c8>)
 8001f28:	5ccb      	ldrb	r3, [r1, r3]
 8001f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8001f2e:	4a09      	ldr	r2, [pc, #36]	; (8001f54 <HAL_RCC_ClockConfig+0x1cc>)
 8001f30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f32:	4b09      	ldr	r3, [pc, #36]	; (8001f58 <HAL_RCC_ClockConfig+0x1d0>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4618      	mov	r0, r3
 8001f38:	f7ff f920 	bl	800117c <HAL_InitTick>

  return HAL_OK;
 8001f3c:	2300      	movs	r3, #0
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40022000 	.word	0x40022000
 8001f4c:	40021000 	.word	0x40021000
 8001f50:	08003a1c 	.word	0x08003a1c
 8001f54:	20000000 	.word	0x20000000
 8001f58:	20000004 	.word	0x20000004

08001f5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001f60:	b092      	sub	sp, #72	; 0x48
 8001f62:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f68:	2300      	movs	r3, #0
 8001f6a:	63bb      	str	r3, [r7, #56]	; 0x38
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	647b      	str	r3, [r7, #68]	; 0x44
 8001f70:	2300      	movs	r3, #0
 8001f72:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t sysclockfreq = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	643b      	str	r3, [r7, #64]	; 0x40
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	633b      	str	r3, [r7, #48]	; 0x30
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f80:	4b6b      	ldr	r3, [pc, #428]	; (8002130 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f88:	f003 030c 	and.w	r3, r3, #12
 8001f8c:	2b04      	cmp	r3, #4
 8001f8e:	d002      	beq.n	8001f96 <HAL_RCC_GetSysClockFreq+0x3a>
 8001f90:	2b08      	cmp	r3, #8
 8001f92:	d003      	beq.n	8001f9c <HAL_RCC_GetSysClockFreq+0x40>
 8001f94:	e0c3      	b.n	800211e <HAL_RCC_GetSysClockFreq+0x1c2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f96:	4b67      	ldr	r3, [pc, #412]	; (8002134 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8001f98:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001f9a:	e0c3      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f9e:	0c9b      	lsrs	r3, r3, #18
 8001fa0:	f003 020f 	and.w	r2, r3, #15
 8001fa4:	4b64      	ldr	r3, [pc, #400]	; (8002138 <HAL_RCC_GetSysClockFreq+0x1dc>)
 8001fa6:	5c9b      	ldrb	r3, [r3, r2]
 8001fa8:	637b      	str	r3, [r7, #52]	; 0x34
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001faa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	f000 80ac 	beq.w	800210e <HAL_RCC_GetSysClockFreq+0x1b2>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001fb6:	4b5e      	ldr	r3, [pc, #376]	; (8002130 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8001fb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fba:	f003 020f 	and.w	r2, r3, #15
 8001fbe:	4b5f      	ldr	r3, [pc, #380]	; (800213c <HAL_RCC_GetSysClockFreq+0x1e0>)
 8001fc0:	5c9b      	ldrb	r3, [r3, r2]
 8001fc2:	63bb      	str	r3, [r7, #56]	; 0x38
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8001fc4:	4b5a      	ldr	r3, [pc, #360]	; (8002130 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8001fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fc8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	f000 808c 	beq.w	80020ea <HAL_RCC_GetSysClockFreq+0x18e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8001fd2:	4b57      	ldr	r3, [pc, #348]	; (8002130 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8001fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd6:	091b      	lsrs	r3, r3, #4
 8001fd8:	f003 030f 	and.w	r3, r3, #15
 8001fdc:	3301      	adds	r3, #1
 8001fde:	633b      	str	r3, [r7, #48]	; 0x30
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8001fe0:	4b53      	ldr	r3, [pc, #332]	; (8002130 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8001fe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe4:	0a1b      	lsrs	r3, r3, #8
 8001fe6:	f003 030f 	and.w	r3, r3, #15
 8001fea:	3302      	adds	r3, #2
 8001fec:	62fb      	str	r3, [r7, #44]	; 0x2c
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8001fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	623b      	str	r3, [r7, #32]
 8001ff4:	627a      	str	r2, [r7, #36]	; 0x24
 8001ff6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	4611      	mov	r1, r2
 8001ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002000:	fb00 f203 	mul.w	r2, r0, r3
 8002004:	6a3b      	ldr	r3, [r7, #32]
 8002006:	fb03 f301 	mul.w	r3, r3, r1
 800200a:	4413      	add	r3, r2
 800200c:	6a3a      	ldr	r2, [r7, #32]
 800200e:	fba2 4500 	umull	r4, r5, r2, r0
 8002012:	442b      	add	r3, r5
 8002014:	461d      	mov	r5, r3
 8002016:	4622      	mov	r2, r4
 8002018:	462b      	mov	r3, r5
 800201a:	f04f 0000 	mov.w	r0, #0
 800201e:	f04f 0100 	mov.w	r1, #0
 8002022:	0159      	lsls	r1, r3, #5
 8002024:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002028:	0150      	lsls	r0, r2, #5
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	ebb2 0a04 	subs.w	sl, r2, r4
 8002032:	eb63 0b05 	sbc.w	fp, r3, r5
 8002036:	f04f 0200 	mov.w	r2, #0
 800203a:	f04f 0300 	mov.w	r3, #0
 800203e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002042:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002046:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800204a:	ebb2 080a 	subs.w	r8, r2, sl
 800204e:	eb63 090b 	sbc.w	r9, r3, fp
 8002052:	f04f 0200 	mov.w	r2, #0
 8002056:	f04f 0300 	mov.w	r3, #0
 800205a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800205e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002062:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002066:	4690      	mov	r8, r2
 8002068:	4699      	mov	r9, r3
 800206a:	eb18 0304 	adds.w	r3, r8, r4
 800206e:	603b      	str	r3, [r7, #0]
 8002070:	eb49 0305 	adc.w	r3, r9, r5
 8002074:	607b      	str	r3, [r7, #4]
 8002076:	f04f 0200 	mov.w	r2, #0
 800207a:	f04f 0300 	mov.w	r3, #0
 800207e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002082:	4629      	mov	r1, r5
 8002084:	024b      	lsls	r3, r1, #9
 8002086:	4620      	mov	r0, r4
 8002088:	4629      	mov	r1, r5
 800208a:	4604      	mov	r4, r0
 800208c:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8002090:	4601      	mov	r1, r0
 8002092:	024a      	lsls	r2, r1, #9
 8002094:	4610      	mov	r0, r2
 8002096:	4619      	mov	r1, r3
 8002098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800209a:	2200      	movs	r2, #0
 800209c:	613b      	str	r3, [r7, #16]
 800209e:	617a      	str	r2, [r7, #20]
 80020a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020a2:	2200      	movs	r2, #0
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	60fa      	str	r2, [r7, #12]
 80020a8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80020ac:	4622      	mov	r2, r4
 80020ae:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80020b2:	4645      	mov	r5, r8
 80020b4:	fb05 f202 	mul.w	r2, r5, r2
 80020b8:	46cc      	mov	ip, r9
 80020ba:	4625      	mov	r5, r4
 80020bc:	461c      	mov	r4, r3
 80020be:	4623      	mov	r3, r4
 80020c0:	fb03 f30c 	mul.w	r3, r3, ip
 80020c4:	4413      	add	r3, r2
 80020c6:	4622      	mov	r2, r4
 80020c8:	4644      	mov	r4, r8
 80020ca:	fba2 2404 	umull	r2, r4, r2, r4
 80020ce:	61fc      	str	r4, [r7, #28]
 80020d0:	61ba      	str	r2, [r7, #24]
 80020d2:	69fa      	ldr	r2, [r7, #28]
 80020d4:	4413      	add	r3, r2
 80020d6:	61fb      	str	r3, [r7, #28]
 80020d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80020dc:	f7fe f8a2 	bl	8000224 <__aeabi_uldivmod>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	4613      	mov	r3, r2
 80020e6:	647b      	str	r3, [r7, #68]	; 0x44
 80020e8:	e007      	b.n	80020fa <HAL_RCC_GetSysClockFreq+0x19e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 80020ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80020ec:	4a11      	ldr	r2, [pc, #68]	; (8002134 <HAL_RCC_GetSysClockFreq+0x1d8>)
 80020ee:	fb03 f202 	mul.w	r2, r3, r2
 80020f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80020f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f8:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80020fa:	4b0f      	ldr	r3, [pc, #60]	; (8002138 <HAL_RCC_GetSysClockFreq+0x1dc>)
 80020fc:	7b5b      	ldrb	r3, [r3, #13]
 80020fe:	461a      	mov	r2, r3
 8002100:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002102:	4293      	cmp	r3, r2
 8002104:	d108      	bne.n	8002118 <HAL_RCC_GetSysClockFreq+0x1bc>
        {
          pllclk = pllclk / 2;
 8002106:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002108:	085b      	lsrs	r3, r3, #1
 800210a:	647b      	str	r3, [r7, #68]	; 0x44
 800210c:	e004      	b.n	8002118 <HAL_RCC_GetSysClockFreq+0x1bc>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800210e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002110:	4a0b      	ldr	r2, [pc, #44]	; (8002140 <HAL_RCC_GetSysClockFreq+0x1e4>)
 8002112:	fb02 f303 	mul.w	r3, r2, r3
 8002116:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllclk;
 8002118:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800211a:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800211c:	e002      	b.n	8002124 <HAL_RCC_GetSysClockFreq+0x1c8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800211e:	4b05      	ldr	r3, [pc, #20]	; (8002134 <HAL_RCC_GetSysClockFreq+0x1d8>)
 8002120:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8002122:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002124:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8002126:	4618      	mov	r0, r3
 8002128:	3748      	adds	r7, #72	; 0x48
 800212a:	46bd      	mov	sp, r7
 800212c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002130:	40021000 	.word	0x40021000
 8002134:	007a1200 	.word	0x007a1200
 8002138:	08003a34 	.word	0x08003a34
 800213c:	08003a44 	.word	0x08003a44
 8002140:	003d0900 	.word	0x003d0900

08002144 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002148:	4b02      	ldr	r3, [pc, #8]	; (8002154 <HAL_RCC_GetHCLKFreq+0x10>)
 800214a:	681b      	ldr	r3, [r3, #0]
}
 800214c:	4618      	mov	r0, r3
 800214e:	46bd      	mov	sp, r7
 8002150:	bc80      	pop	{r7}
 8002152:	4770      	bx	lr
 8002154:	20000000 	.word	0x20000000

08002158 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800215c:	f7ff fff2 	bl	8002144 <HAL_RCC_GetHCLKFreq>
 8002160:	4602      	mov	r2, r0
 8002162:	4b05      	ldr	r3, [pc, #20]	; (8002178 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	0a1b      	lsrs	r3, r3, #8
 8002168:	f003 0307 	and.w	r3, r3, #7
 800216c:	4903      	ldr	r1, [pc, #12]	; (800217c <HAL_RCC_GetPCLK1Freq+0x24>)
 800216e:	5ccb      	ldrb	r3, [r1, r3]
 8002170:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002174:	4618      	mov	r0, r3
 8002176:	bd80      	pop	{r7, pc}
 8002178:	40021000 	.word	0x40021000
 800217c:	08003a2c 	.word	0x08003a2c

08002180 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002184:	f7ff ffde 	bl	8002144 <HAL_RCC_GetHCLKFreq>
 8002188:	4602      	mov	r2, r0
 800218a:	4b05      	ldr	r3, [pc, #20]	; (80021a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	0adb      	lsrs	r3, r3, #11
 8002190:	f003 0307 	and.w	r3, r3, #7
 8002194:	4903      	ldr	r1, [pc, #12]	; (80021a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002196:	5ccb      	ldrb	r3, [r1, r3]
 8002198:	fa22 f303 	lsr.w	r3, r2, r3
}
 800219c:	4618      	mov	r0, r3
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	40021000 	.word	0x40021000
 80021a4:	08003a2c 	.word	0x08003a2c

080021a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80021b0:	4b0a      	ldr	r3, [pc, #40]	; (80021dc <RCC_Delay+0x34>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a0a      	ldr	r2, [pc, #40]	; (80021e0 <RCC_Delay+0x38>)
 80021b6:	fba2 2303 	umull	r2, r3, r2, r3
 80021ba:	0a5b      	lsrs	r3, r3, #9
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	fb02 f303 	mul.w	r3, r2, r3
 80021c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80021c4:	bf00      	nop
  }
  while (Delay --);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	1e5a      	subs	r2, r3, #1
 80021ca:	60fa      	str	r2, [r7, #12]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d1f9      	bne.n	80021c4 <RCC_Delay+0x1c>
}
 80021d0:	bf00      	nop
 80021d2:	bf00      	nop
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bc80      	pop	{r7}
 80021da:	4770      	bx	lr
 80021dc:	20000000 	.word	0x20000000
 80021e0:	10624dd3 	.word	0x10624dd3

080021e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e076      	b.n	80022e4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d108      	bne.n	8002210 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002206:	d009      	beq.n	800221c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2200      	movs	r2, #0
 800220c:	61da      	str	r2, [r3, #28]
 800220e:	e005      	b.n	800221c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2200      	movs	r2, #0
 8002214:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2200      	movs	r2, #0
 800221a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002228:	b2db      	uxtb	r3, r3
 800222a:	2b00      	cmp	r3, #0
 800222c:	d106      	bne.n	800223c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2200      	movs	r2, #0
 8002232:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f7fe fe6a 	bl	8000f10 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2202      	movs	r2, #2
 8002240:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002252:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002264:	431a      	orrs	r2, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	68db      	ldr	r3, [r3, #12]
 800226a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800226e:	431a      	orrs	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	691b      	ldr	r3, [r3, #16]
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	431a      	orrs	r2, r3
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	695b      	ldr	r3, [r3, #20]
 800227e:	f003 0301 	and.w	r3, r3, #1
 8002282:	431a      	orrs	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800228c:	431a      	orrs	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002296:	431a      	orrs	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6a1b      	ldr	r3, [r3, #32]
 800229c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022a0:	ea42 0103 	orr.w	r1, r2, r3
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	0c1a      	lsrs	r2, r3, #16
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f002 0204 	and.w	r2, r2, #4
 80022c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	69da      	ldr	r2, [r3, #28]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2201      	movs	r2, #1
 80022de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b088      	sub	sp, #32
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	603b      	str	r3, [r7, #0]
 80022f8:	4613      	mov	r3, r2
 80022fa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80022fc:	2300      	movs	r3, #0
 80022fe:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002306:	2b01      	cmp	r3, #1
 8002308:	d101      	bne.n	800230e <HAL_SPI_Transmit+0x22>
 800230a:	2302      	movs	r3, #2
 800230c:	e12d      	b.n	800256a <HAL_SPI_Transmit+0x27e>
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002316:	f7fe ff73 	bl	8001200 <HAL_GetTick>
 800231a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800231c:	88fb      	ldrh	r3, [r7, #6]
 800231e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002326:	b2db      	uxtb	r3, r3
 8002328:	2b01      	cmp	r3, #1
 800232a:	d002      	beq.n	8002332 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800232c:	2302      	movs	r3, #2
 800232e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002330:	e116      	b.n	8002560 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d002      	beq.n	800233e <HAL_SPI_Transmit+0x52>
 8002338:	88fb      	ldrh	r3, [r7, #6]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d102      	bne.n	8002344 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002342:	e10d      	b.n	8002560 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	2203      	movs	r2, #3
 8002348:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2200      	movs	r2, #0
 8002350:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	68ba      	ldr	r2, [r7, #8]
 8002356:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	88fa      	ldrh	r2, [r7, #6]
 800235c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	88fa      	ldrh	r2, [r7, #6]
 8002362:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2200      	movs	r2, #0
 8002380:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800238a:	d10f      	bne.n	80023ac <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800239a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023b6:	2b40      	cmp	r3, #64	; 0x40
 80023b8:	d007      	beq.n	80023ca <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80023c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023d2:	d14f      	bne.n	8002474 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d002      	beq.n	80023e2 <HAL_SPI_Transmit+0xf6>
 80023dc:	8afb      	ldrh	r3, [r7, #22]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d142      	bne.n	8002468 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e6:	881a      	ldrh	r2, [r3, #0]
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	1c9a      	adds	r2, r3, #2
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	3b01      	subs	r3, #1
 8002400:	b29a      	uxth	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002406:	e02f      	b.n	8002468 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b02      	cmp	r3, #2
 8002414:	d112      	bne.n	800243c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241a:	881a      	ldrh	r2, [r3, #0]
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002426:	1c9a      	adds	r2, r3, #2
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002430:	b29b      	uxth	r3, r3
 8002432:	3b01      	subs	r3, #1
 8002434:	b29a      	uxth	r2, r3
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	86da      	strh	r2, [r3, #54]	; 0x36
 800243a:	e015      	b.n	8002468 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800243c:	f7fe fee0 	bl	8001200 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	69bb      	ldr	r3, [r7, #24]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	429a      	cmp	r2, r3
 800244a:	d803      	bhi.n	8002454 <HAL_SPI_Transmit+0x168>
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002452:	d102      	bne.n	800245a <HAL_SPI_Transmit+0x16e>
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d106      	bne.n	8002468 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	2201      	movs	r2, #1
 8002462:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002466:	e07b      	b.n	8002560 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800246c:	b29b      	uxth	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1ca      	bne.n	8002408 <HAL_SPI_Transmit+0x11c>
 8002472:	e050      	b.n	8002516 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d002      	beq.n	8002482 <HAL_SPI_Transmit+0x196>
 800247c:	8afb      	ldrh	r3, [r7, #22]
 800247e:	2b01      	cmp	r3, #1
 8002480:	d144      	bne.n	800250c <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	330c      	adds	r3, #12
 800248c:	7812      	ldrb	r2, [r2, #0]
 800248e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002494:	1c5a      	adds	r2, r3, #1
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800249e:	b29b      	uxth	r3, r3
 80024a0:	3b01      	subs	r3, #1
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80024a8:	e030      	b.n	800250c <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	689b      	ldr	r3, [r3, #8]
 80024b0:	f003 0302 	and.w	r3, r3, #2
 80024b4:	2b02      	cmp	r3, #2
 80024b6:	d113      	bne.n	80024e0 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	330c      	adds	r3, #12
 80024c2:	7812      	ldrb	r2, [r2, #0]
 80024c4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ca:	1c5a      	adds	r2, r3, #1
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	3b01      	subs	r3, #1
 80024d8:	b29a      	uxth	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	86da      	strh	r2, [r3, #54]	; 0x36
 80024de:	e015      	b.n	800250c <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80024e0:	f7fe fe8e 	bl	8001200 <HAL_GetTick>
 80024e4:	4602      	mov	r2, r0
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d803      	bhi.n	80024f8 <HAL_SPI_Transmit+0x20c>
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f6:	d102      	bne.n	80024fe <HAL_SPI_Transmit+0x212>
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d106      	bne.n	800250c <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 80024fe:	2303      	movs	r3, #3
 8002500:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2201      	movs	r2, #1
 8002506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 800250a:	e029      	b.n	8002560 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002510:	b29b      	uxth	r3, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1c9      	bne.n	80024aa <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	6839      	ldr	r1, [r7, #0]
 800251a:	68f8      	ldr	r0, [r7, #12]
 800251c:	f000 fbcc 	bl	8002cb8 <SPI_EndRxTxTransaction>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d002      	beq.n	800252c <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2220      	movs	r2, #32
 800252a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d10a      	bne.n	800254a <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002534:	2300      	movs	r3, #0
 8002536:	613b      	str	r3, [r7, #16]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	613b      	str	r3, [r7, #16]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	613b      	str	r3, [r7, #16]
 8002548:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800254e:	2b00      	cmp	r3, #0
 8002550:	d002      	beq.n	8002558 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	77fb      	strb	r3, [r7, #31]
 8002556:	e003      	b.n	8002560 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2201      	movs	r2, #1
 800255c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002568:	7ffb      	ldrb	r3, [r7, #31]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3720      	adds	r7, #32
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b088      	sub	sp, #32
 8002576:	af02      	add	r7, sp, #8
 8002578:	60f8      	str	r0, [r7, #12]
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	603b      	str	r3, [r7, #0]
 800257e:	4613      	mov	r3, r2
 8002580:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002582:	2300      	movs	r3, #0
 8002584:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b01      	cmp	r3, #1
 8002590:	d002      	beq.n	8002598 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8002592:	2302      	movs	r3, #2
 8002594:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002596:	e0fb      	b.n	8002790 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80025a0:	d112      	bne.n	80025c8 <HAL_SPI_Receive+0x56>
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d10e      	bne.n	80025c8 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2204      	movs	r2, #4
 80025ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80025b2:	88fa      	ldrh	r2, [r7, #6]
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	9300      	str	r3, [sp, #0]
 80025b8:	4613      	mov	r3, r2
 80025ba:	68ba      	ldr	r2, [r7, #8]
 80025bc:	68b9      	ldr	r1, [r7, #8]
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f000 f8ef 	bl	80027a2 <HAL_SPI_TransmitReceive>
 80025c4:	4603      	mov	r3, r0
 80025c6:	e0e8      	b.n	800279a <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d101      	bne.n	80025d6 <HAL_SPI_Receive+0x64>
 80025d2:	2302      	movs	r3, #2
 80025d4:	e0e1      	b.n	800279a <HAL_SPI_Receive+0x228>
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2201      	movs	r2, #1
 80025da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80025de:	f7fe fe0f 	bl	8001200 <HAL_GetTick>
 80025e2:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d002      	beq.n	80025f0 <HAL_SPI_Receive+0x7e>
 80025ea:	88fb      	ldrh	r3, [r7, #6]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d102      	bne.n	80025f6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80025f4:	e0cc      	b.n	8002790 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2204      	movs	r2, #4
 80025fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	68ba      	ldr	r2, [r7, #8]
 8002608:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	88fa      	ldrh	r2, [r7, #6]
 800260e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	88fa      	ldrh	r2, [r7, #6]
 8002614:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2200      	movs	r2, #0
 8002626:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	2200      	movs	r2, #0
 800262c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	2200      	movs	r2, #0
 8002632:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800263c:	d10f      	bne.n	800265e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800264c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800265c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002668:	2b40      	cmp	r3, #64	; 0x40
 800266a:	d007      	beq.n	800267c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800267a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	68db      	ldr	r3, [r3, #12]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d16a      	bne.n	800275a <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002684:	e032      	b.n	80026ec <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f003 0301 	and.w	r3, r3, #1
 8002690:	2b01      	cmp	r3, #1
 8002692:	d115      	bne.n	80026c0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f103 020c 	add.w	r2, r3, #12
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026a0:	7812      	ldrb	r2, [r2, #0]
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026aa:	1c5a      	adds	r2, r3, #1
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	3b01      	subs	r3, #1
 80026b8:	b29a      	uxth	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80026be:	e015      	b.n	80026ec <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80026c0:	f7fe fd9e 	bl	8001200 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d803      	bhi.n	80026d8 <HAL_SPI_Receive+0x166>
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026d6:	d102      	bne.n	80026de <HAL_SPI_Receive+0x16c>
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d106      	bne.n	80026ec <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 80026de:	2303      	movs	r3, #3
 80026e0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	2201      	movs	r2, #1
 80026e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 80026ea:	e051      	b.n	8002790 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d1c7      	bne.n	8002686 <HAL_SPI_Receive+0x114>
 80026f6:	e035      	b.n	8002764 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689b      	ldr	r3, [r3, #8]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b01      	cmp	r3, #1
 8002704:	d113      	bne.n	800272e <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68da      	ldr	r2, [r3, #12]
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002710:	b292      	uxth	r2, r2
 8002712:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002718:	1c9a      	adds	r2, r3, #2
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002722:	b29b      	uxth	r3, r3
 8002724:	3b01      	subs	r3, #1
 8002726:	b29a      	uxth	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800272c:	e015      	b.n	800275a <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800272e:	f7fe fd67 	bl	8001200 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	683a      	ldr	r2, [r7, #0]
 800273a:	429a      	cmp	r2, r3
 800273c:	d803      	bhi.n	8002746 <HAL_SPI_Receive+0x1d4>
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002744:	d102      	bne.n	800274c <HAL_SPI_Receive+0x1da>
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d106      	bne.n	800275a <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800274c:	2303      	movs	r3, #3
 800274e:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8002758:	e01a      	b.n	8002790 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800275e:	b29b      	uxth	r3, r3
 8002760:	2b00      	cmp	r3, #0
 8002762:	d1c9      	bne.n	80026f8 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	6839      	ldr	r1, [r7, #0]
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f000 fa53 	bl	8002c14 <SPI_EndRxTransaction>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d002      	beq.n	800277a <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2220      	movs	r2, #32
 8002778:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800277e:	2b00      	cmp	r3, #0
 8002780:	d002      	beq.n	8002788 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	75fb      	strb	r3, [r7, #23]
 8002786:	e003      	b.n	8002790 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002798:	7dfb      	ldrb	r3, [r7, #23]
}
 800279a:	4618      	mov	r0, r3
 800279c:	3718      	adds	r7, #24
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b08c      	sub	sp, #48	; 0x30
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	60f8      	str	r0, [r7, #12]
 80027aa:	60b9      	str	r1, [r7, #8]
 80027ac:	607a      	str	r2, [r7, #4]
 80027ae:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80027b0:	2301      	movs	r3, #1
 80027b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80027b4:	2300      	movs	r3, #0
 80027b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d101      	bne.n	80027c8 <HAL_SPI_TransmitReceive+0x26>
 80027c4:	2302      	movs	r3, #2
 80027c6:	e198      	b.n	8002afa <HAL_SPI_TransmitReceive+0x358>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027d0:	f7fe fd16 	bl	8001200 <HAL_GetTick>
 80027d4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80027dc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80027e6:	887b      	ldrh	r3, [r7, #2]
 80027e8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80027ea:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d00f      	beq.n	8002812 <HAL_SPI_TransmitReceive+0x70>
 80027f2:	69fb      	ldr	r3, [r7, #28]
 80027f4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027f8:	d107      	bne.n	800280a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d103      	bne.n	800280a <HAL_SPI_TransmitReceive+0x68>
 8002802:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002806:	2b04      	cmp	r3, #4
 8002808:	d003      	beq.n	8002812 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800280a:	2302      	movs	r3, #2
 800280c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8002810:	e16d      	b.n	8002aee <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d005      	beq.n	8002824 <HAL_SPI_TransmitReceive+0x82>
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d002      	beq.n	8002824 <HAL_SPI_TransmitReceive+0x82>
 800281e:	887b      	ldrh	r3, [r7, #2]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d103      	bne.n	800282c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800282a:	e160      	b.n	8002aee <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b04      	cmp	r3, #4
 8002836:	d003      	beq.n	8002840 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2205      	movs	r2, #5
 800283c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	887a      	ldrh	r2, [r7, #2]
 8002850:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	887a      	ldrh	r2, [r7, #2]
 8002856:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	887a      	ldrh	r2, [r7, #2]
 8002862:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	887a      	ldrh	r2, [r7, #2]
 8002868:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002880:	2b40      	cmp	r3, #64	; 0x40
 8002882:	d007      	beq.n	8002894 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002892:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800289c:	d17c      	bne.n	8002998 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d002      	beq.n	80028ac <HAL_SPI_TransmitReceive+0x10a>
 80028a6:	8b7b      	ldrh	r3, [r7, #26]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d16a      	bne.n	8002982 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b0:	881a      	ldrh	r2, [r3, #0]
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028bc:	1c9a      	adds	r2, r3, #2
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	3b01      	subs	r3, #1
 80028ca:	b29a      	uxth	r2, r3
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028d0:	e057      	b.n	8002982 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b02      	cmp	r3, #2
 80028de:	d11b      	bne.n	8002918 <HAL_SPI_TransmitReceive+0x176>
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d016      	beq.n	8002918 <HAL_SPI_TransmitReceive+0x176>
 80028ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d113      	bne.n	8002918 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f4:	881a      	ldrh	r2, [r3, #0]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002900:	1c9a      	adds	r2, r3, #2
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800290a:	b29b      	uxth	r3, r3
 800290c:	3b01      	subs	r3, #1
 800290e:	b29a      	uxth	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002914:	2300      	movs	r3, #0
 8002916:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b01      	cmp	r3, #1
 8002924:	d119      	bne.n	800295a <HAL_SPI_TransmitReceive+0x1b8>
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800292a:	b29b      	uxth	r3, r3
 800292c:	2b00      	cmp	r3, #0
 800292e:	d014      	beq.n	800295a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	68da      	ldr	r2, [r3, #12]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800293a:	b292      	uxth	r2, r2
 800293c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002942:	1c9a      	adds	r2, r3, #2
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800294c:	b29b      	uxth	r3, r3
 800294e:	3b01      	subs	r3, #1
 8002950:	b29a      	uxth	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002956:	2301      	movs	r3, #1
 8002958:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800295a:	f7fe fc51 	bl	8001200 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002966:	429a      	cmp	r2, r3
 8002968:	d80b      	bhi.n	8002982 <HAL_SPI_TransmitReceive+0x1e0>
 800296a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800296c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002970:	d007      	beq.n	8002982 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8002980:	e0b5      	b.n	8002aee <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002986:	b29b      	uxth	r3, r3
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1a2      	bne.n	80028d2 <HAL_SPI_TransmitReceive+0x130>
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002990:	b29b      	uxth	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d19d      	bne.n	80028d2 <HAL_SPI_TransmitReceive+0x130>
 8002996:	e080      	b.n	8002a9a <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d002      	beq.n	80029a6 <HAL_SPI_TransmitReceive+0x204>
 80029a0:	8b7b      	ldrh	r3, [r7, #26]
 80029a2:	2b01      	cmp	r3, #1
 80029a4:	d16f      	bne.n	8002a86 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	330c      	adds	r3, #12
 80029b0:	7812      	ldrb	r2, [r2, #0]
 80029b2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b8:	1c5a      	adds	r2, r3, #1
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	3b01      	subs	r3, #1
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029cc:	e05b      	b.n	8002a86 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d11c      	bne.n	8002a16 <HAL_SPI_TransmitReceive+0x274>
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029e0:	b29b      	uxth	r3, r3
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d017      	beq.n	8002a16 <HAL_SPI_TransmitReceive+0x274>
 80029e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029e8:	2b01      	cmp	r3, #1
 80029ea:	d114      	bne.n	8002a16 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	330c      	adds	r3, #12
 80029f6:	7812      	ldrb	r2, [r2, #0]
 80029f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029fe:	1c5a      	adds	r2, r3, #1
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	b29a      	uxth	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a12:	2300      	movs	r3, #0
 8002a14:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	f003 0301 	and.w	r3, r3, #1
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d119      	bne.n	8002a58 <HAL_SPI_TransmitReceive+0x2b6>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d014      	beq.n	8002a58 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68da      	ldr	r2, [r3, #12]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a38:	b2d2      	uxtb	r2, r2
 8002a3a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a40:	1c5a      	adds	r2, r3, #1
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a54:	2301      	movs	r3, #1
 8002a56:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002a58:	f7fe fbd2 	bl	8001200 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d803      	bhi.n	8002a70 <HAL_SPI_TransmitReceive+0x2ce>
 8002a68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a6e:	d102      	bne.n	8002a76 <HAL_SPI_TransmitReceive+0x2d4>
 8002a70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d107      	bne.n	8002a86 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8002a84:	e033      	b.n	8002aee <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d19e      	bne.n	80029ce <HAL_SPI_TransmitReceive+0x22c>
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d199      	bne.n	80029ce <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a9c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f000 f90a 	bl	8002cb8 <SPI_EndRxTxTransaction>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d006      	beq.n	8002ab8 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2220      	movs	r2, #32
 8002ab4:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002ab6:	e01a      	b.n	8002aee <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	689b      	ldr	r3, [r3, #8]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d10a      	bne.n	8002ad6 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	617b      	str	r3, [r7, #20]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	617b      	str	r3, [r7, #20]
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	617b      	str	r3, [r7, #20]
 8002ad4:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d003      	beq.n	8002ae6 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8002ae4:	e003      	b.n	8002aee <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002af6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	3730      	adds	r7, #48	; 0x30
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bd80      	pop	{r7, pc}
	...

08002b04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b088      	sub	sp, #32
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	60f8      	str	r0, [r7, #12]
 8002b0c:	60b9      	str	r1, [r7, #8]
 8002b0e:	603b      	str	r3, [r7, #0]
 8002b10:	4613      	mov	r3, r2
 8002b12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002b14:	f7fe fb74 	bl	8001200 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b1c:	1a9b      	subs	r3, r3, r2
 8002b1e:	683a      	ldr	r2, [r7, #0]
 8002b20:	4413      	add	r3, r2
 8002b22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002b24:	f7fe fb6c 	bl	8001200 <HAL_GetTick>
 8002b28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b2a:	4b39      	ldr	r3, [pc, #228]	; (8002c10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	015b      	lsls	r3, r3, #5
 8002b30:	0d1b      	lsrs	r3, r3, #20
 8002b32:	69fa      	ldr	r2, [r7, #28]
 8002b34:	fb02 f303 	mul.w	r3, r2, r3
 8002b38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b3a:	e054      	b.n	8002be6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b42:	d050      	beq.n	8002be6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b44:	f7fe fb5c 	bl	8001200 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	69fa      	ldr	r2, [r7, #28]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d902      	bls.n	8002b5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d13d      	bne.n	8002bd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	685a      	ldr	r2, [r3, #4]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002b68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b72:	d111      	bne.n	8002b98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b7c:	d004      	beq.n	8002b88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b86:	d107      	bne.n	8002b98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ba0:	d10f      	bne.n	8002bc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002bb0:	601a      	str	r2, [r3, #0]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	681a      	ldr	r2, [r3, #0]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002bc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002bd2:	2303      	movs	r3, #3
 8002bd4:	e017      	b.n	8002c06 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d101      	bne.n	8002be0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	3b01      	subs	r3, #1
 8002be4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	689a      	ldr	r2, [r3, #8]
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	68ba      	ldr	r2, [r7, #8]
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	bf0c      	ite	eq
 8002bf6:	2301      	moveq	r3, #1
 8002bf8:	2300      	movne	r3, #0
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d19b      	bne.n	8002b3c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3720      	adds	r7, #32
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	20000000 	.word	0x20000000

08002c14 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af02      	add	r7, sp, #8
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c28:	d111      	bne.n	8002c4e <SPI_EndRxTransaction+0x3a>
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002c32:	d004      	beq.n	8002c3e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c3c:	d107      	bne.n	8002c4e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c4c:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	685b      	ldr	r3, [r3, #4]
 8002c52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002c56:	d117      	bne.n	8002c88 <SPI_EndRxTransaction+0x74>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c60:	d112      	bne.n	8002c88 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	9300      	str	r3, [sp, #0]
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	2101      	movs	r1, #1
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	f7ff ff49 	bl	8002b04 <SPI_WaitFlagStateUntilTimeout>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d01a      	beq.n	8002cae <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c7c:	f043 0220 	orr.w	r2, r3, #32
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002c84:	2303      	movs	r3, #3
 8002c86:	e013      	b.n	8002cb0 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	9300      	str	r3, [sp, #0]
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	2200      	movs	r2, #0
 8002c90:	2180      	movs	r1, #128	; 0x80
 8002c92:	68f8      	ldr	r0, [r7, #12]
 8002c94:	f7ff ff36 	bl	8002b04 <SPI_WaitFlagStateUntilTimeout>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d007      	beq.n	8002cae <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ca2:	f043 0220 	orr.w	r2, r3, #32
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e000      	b.n	8002cb0 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8002cae:	2300      	movs	r3, #0
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b086      	sub	sp, #24
 8002cbc:	af02      	add	r7, sp, #8
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	60b9      	str	r1, [r7, #8]
 8002cc2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	2180      	movs	r1, #128	; 0x80
 8002cce:	68f8      	ldr	r0, [r7, #12]
 8002cd0:	f7ff ff18 	bl	8002b04 <SPI_WaitFlagStateUntilTimeout>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d007      	beq.n	8002cea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cde:	f043 0220 	orr.w	r2, r3, #32
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002ce6:	2303      	movs	r3, #3
 8002ce8:	e000      	b.n	8002cec <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8002cea:	2300      	movs	r3, #0
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3710      	adds	r7, #16
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b082      	sub	sp, #8
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d101      	bne.n	8002d06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e042      	b.n	8002d8c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d106      	bne.n	8002d20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f7fe f942 	bl	8000fa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2224      	movs	r2, #36	; 0x24
 8002d24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68da      	ldr	r2, [r3, #12]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 f91d 	bl	8002f78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	691a      	ldr	r2, [r3, #16]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002d4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	695a      	ldr	r2, [r3, #20]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002d5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	68da      	ldr	r2, [r3, #12]
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2220      	movs	r2, #32
 8002d78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2220      	movs	r2, #32
 8002d80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002d8a:	2300      	movs	r3, #0
}
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}

08002d94 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b08a      	sub	sp, #40	; 0x28
 8002d98:	af02      	add	r7, sp, #8
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	60b9      	str	r1, [r7, #8]
 8002d9e:	603b      	str	r3, [r7, #0]
 8002da0:	4613      	mov	r3, r2
 8002da2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002da4:	2300      	movs	r3, #0
 8002da6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b20      	cmp	r3, #32
 8002db2:	d16d      	bne.n	8002e90 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d002      	beq.n	8002dc0 <HAL_UART_Transmit+0x2c>
 8002dba:	88fb      	ldrh	r3, [r7, #6]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d101      	bne.n	8002dc4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e066      	b.n	8002e92 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2221      	movs	r2, #33	; 0x21
 8002dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dd2:	f7fe fa15 	bl	8001200 <HAL_GetTick>
 8002dd6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	88fa      	ldrh	r2, [r7, #6]
 8002ddc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	88fa      	ldrh	r2, [r7, #6]
 8002de2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	689b      	ldr	r3, [r3, #8]
 8002de8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002dec:	d108      	bne.n	8002e00 <HAL_UART_Transmit+0x6c>
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	691b      	ldr	r3, [r3, #16]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d104      	bne.n	8002e00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002df6:	2300      	movs	r3, #0
 8002df8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	61bb      	str	r3, [r7, #24]
 8002dfe:	e003      	b.n	8002e08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002e04:	2300      	movs	r3, #0
 8002e06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002e08:	e02a      	b.n	8002e60 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002e0a:	683b      	ldr	r3, [r7, #0]
 8002e0c:	9300      	str	r3, [sp, #0]
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	2200      	movs	r2, #0
 8002e12:	2180      	movs	r1, #128	; 0x80
 8002e14:	68f8      	ldr	r0, [r7, #12]
 8002e16:	f000 f840 	bl	8002e9a <UART_WaitOnFlagUntilTimeout>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d001      	beq.n	8002e24 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002e20:	2303      	movs	r3, #3
 8002e22:	e036      	b.n	8002e92 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10b      	bne.n	8002e42 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	881b      	ldrh	r3, [r3, #0]
 8002e2e:	461a      	mov	r2, r3
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e3a:	69bb      	ldr	r3, [r7, #24]
 8002e3c:	3302      	adds	r3, #2
 8002e3e:	61bb      	str	r3, [r7, #24]
 8002e40:	e007      	b.n	8002e52 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	781a      	ldrb	r2, [r3, #0]
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	3301      	adds	r3, #1
 8002e50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d1cf      	bne.n	8002e0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	9300      	str	r3, [sp, #0]
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2200      	movs	r2, #0
 8002e72:	2140      	movs	r1, #64	; 0x40
 8002e74:	68f8      	ldr	r0, [r7, #12]
 8002e76:	f000 f810 	bl	8002e9a <UART_WaitOnFlagUntilTimeout>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d001      	beq.n	8002e84 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e006      	b.n	8002e92 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2220      	movs	r2, #32
 8002e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	e000      	b.n	8002e92 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8002e90:	2302      	movs	r3, #2
  }
}
 8002e92:	4618      	mov	r0, r3
 8002e94:	3720      	adds	r7, #32
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b090      	sub	sp, #64	; 0x40
 8002e9e:	af00      	add	r7, sp, #0
 8002ea0:	60f8      	str	r0, [r7, #12]
 8002ea2:	60b9      	str	r1, [r7, #8]
 8002ea4:	603b      	str	r3, [r7, #0]
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002eaa:	e050      	b.n	8002f4e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002eac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb2:	d04c      	beq.n	8002f4e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002eb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d007      	beq.n	8002eca <UART_WaitOnFlagUntilTimeout+0x30>
 8002eba:	f7fe f9a1 	bl	8001200 <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ec6:	429a      	cmp	r2, r3
 8002ec8:	d241      	bcs.n	8002f4e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	330c      	adds	r3, #12
 8002ed0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ed4:	e853 3f00 	ldrex	r3, [r3]
 8002ed8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ee0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	330c      	adds	r3, #12
 8002ee8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002eea:	637a      	str	r2, [r7, #52]	; 0x34
 8002eec:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ef0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ef2:	e841 2300 	strex	r3, r2, [r1]
 8002ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002ef8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1e5      	bne.n	8002eca <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	3314      	adds	r3, #20
 8002f04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	e853 3f00 	ldrex	r3, [r3]
 8002f0c:	613b      	str	r3, [r7, #16]
   return(result);
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	f023 0301 	bic.w	r3, r3, #1
 8002f14:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	3314      	adds	r3, #20
 8002f1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f1e:	623a      	str	r2, [r7, #32]
 8002f20:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f22:	69f9      	ldr	r1, [r7, #28]
 8002f24:	6a3a      	ldr	r2, [r7, #32]
 8002f26:	e841 2300 	strex	r3, r2, [r1]
 8002f2a:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f2c:	69bb      	ldr	r3, [r7, #24]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d1e5      	bne.n	8002efe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2220      	movs	r2, #32
 8002f36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	2220      	movs	r2, #32
 8002f3e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e00f      	b.n	8002f6e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	4013      	ands	r3, r2
 8002f58:	68ba      	ldr	r2, [r7, #8]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	bf0c      	ite	eq
 8002f5e:	2301      	moveq	r3, #1
 8002f60:	2300      	movne	r3, #0
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	461a      	mov	r2, r3
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	429a      	cmp	r2, r3
 8002f6a:	d09f      	beq.n	8002eac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3740      	adds	r7, #64	; 0x40
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
	...

08002f78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b084      	sub	sp, #16
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	691b      	ldr	r3, [r3, #16]
 8002f86:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68da      	ldr	r2, [r3, #12]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	430a      	orrs	r2, r1
 8002f94:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	689a      	ldr	r2, [r3, #8]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	691b      	ldr	r3, [r3, #16]
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	695b      	ldr	r3, [r3, #20]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68db      	ldr	r3, [r3, #12]
 8002fae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002fb2:	f023 030c 	bic.w	r3, r3, #12
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6812      	ldr	r2, [r2, #0]
 8002fba:	68b9      	ldr	r1, [r7, #8]
 8002fbc:	430b      	orrs	r3, r1
 8002fbe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	695b      	ldr	r3, [r3, #20]
 8002fc6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	699a      	ldr	r2, [r3, #24]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a2c      	ldr	r2, [pc, #176]	; (800308c <UART_SetConfig+0x114>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d103      	bne.n	8002fe8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002fe0:	f7ff f8ce 	bl	8002180 <HAL_RCC_GetPCLK2Freq>
 8002fe4:	60f8      	str	r0, [r7, #12]
 8002fe6:	e002      	b.n	8002fee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002fe8:	f7ff f8b6 	bl	8002158 <HAL_RCC_GetPCLK1Freq>
 8002fec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	009b      	lsls	r3, r3, #2
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009a      	lsls	r2, r3, #2
 8002ff8:	441a      	add	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	fbb2 f3f3 	udiv	r3, r2, r3
 8003004:	4a22      	ldr	r2, [pc, #136]	; (8003090 <UART_SetConfig+0x118>)
 8003006:	fba2 2303 	umull	r2, r3, r2, r3
 800300a:	095b      	lsrs	r3, r3, #5
 800300c:	0119      	lsls	r1, r3, #4
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	4613      	mov	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	009a      	lsls	r2, r3, #2
 8003018:	441a      	add	r2, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	009b      	lsls	r3, r3, #2
 8003020:	fbb2 f2f3 	udiv	r2, r2, r3
 8003024:	4b1a      	ldr	r3, [pc, #104]	; (8003090 <UART_SetConfig+0x118>)
 8003026:	fba3 0302 	umull	r0, r3, r3, r2
 800302a:	095b      	lsrs	r3, r3, #5
 800302c:	2064      	movs	r0, #100	; 0x64
 800302e:	fb00 f303 	mul.w	r3, r0, r3
 8003032:	1ad3      	subs	r3, r2, r3
 8003034:	011b      	lsls	r3, r3, #4
 8003036:	3332      	adds	r3, #50	; 0x32
 8003038:	4a15      	ldr	r2, [pc, #84]	; (8003090 <UART_SetConfig+0x118>)
 800303a:	fba2 2303 	umull	r2, r3, r2, r3
 800303e:	095b      	lsrs	r3, r3, #5
 8003040:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003044:	4419      	add	r1, r3
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	4613      	mov	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	009a      	lsls	r2, r3, #2
 8003050:	441a      	add	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	fbb2 f2f3 	udiv	r2, r2, r3
 800305c:	4b0c      	ldr	r3, [pc, #48]	; (8003090 <UART_SetConfig+0x118>)
 800305e:	fba3 0302 	umull	r0, r3, r3, r2
 8003062:	095b      	lsrs	r3, r3, #5
 8003064:	2064      	movs	r0, #100	; 0x64
 8003066:	fb00 f303 	mul.w	r3, r0, r3
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	3332      	adds	r3, #50	; 0x32
 8003070:	4a07      	ldr	r2, [pc, #28]	; (8003090 <UART_SetConfig+0x118>)
 8003072:	fba2 2303 	umull	r2, r3, r2, r3
 8003076:	095b      	lsrs	r3, r3, #5
 8003078:	f003 020f 	and.w	r2, r3, #15
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	440a      	add	r2, r1
 8003082:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003084:	bf00      	nop
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}
 800308c:	40013800 	.word	0x40013800
 8003090:	51eb851f 	.word	0x51eb851f

08003094 <__errno>:
 8003094:	4b01      	ldr	r3, [pc, #4]	; (800309c <__errno+0x8>)
 8003096:	6818      	ldr	r0, [r3, #0]
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	2000000c 	.word	0x2000000c

080030a0 <__libc_init_array>:
 80030a0:	b570      	push	{r4, r5, r6, lr}
 80030a2:	2600      	movs	r6, #0
 80030a4:	4d0c      	ldr	r5, [pc, #48]	; (80030d8 <__libc_init_array+0x38>)
 80030a6:	4c0d      	ldr	r4, [pc, #52]	; (80030dc <__libc_init_array+0x3c>)
 80030a8:	1b64      	subs	r4, r4, r5
 80030aa:	10a4      	asrs	r4, r4, #2
 80030ac:	42a6      	cmp	r6, r4
 80030ae:	d109      	bne.n	80030c4 <__libc_init_array+0x24>
 80030b0:	f000 fc9c 	bl	80039ec <_init>
 80030b4:	2600      	movs	r6, #0
 80030b6:	4d0a      	ldr	r5, [pc, #40]	; (80030e0 <__libc_init_array+0x40>)
 80030b8:	4c0a      	ldr	r4, [pc, #40]	; (80030e4 <__libc_init_array+0x44>)
 80030ba:	1b64      	subs	r4, r4, r5
 80030bc:	10a4      	asrs	r4, r4, #2
 80030be:	42a6      	cmp	r6, r4
 80030c0:	d105      	bne.n	80030ce <__libc_init_array+0x2e>
 80030c2:	bd70      	pop	{r4, r5, r6, pc}
 80030c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80030c8:	4798      	blx	r3
 80030ca:	3601      	adds	r6, #1
 80030cc:	e7ee      	b.n	80030ac <__libc_init_array+0xc>
 80030ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80030d2:	4798      	blx	r3
 80030d4:	3601      	adds	r6, #1
 80030d6:	e7f2      	b.n	80030be <__libc_init_array+0x1e>
 80030d8:	08003a90 	.word	0x08003a90
 80030dc:	08003a90 	.word	0x08003a90
 80030e0:	08003a90 	.word	0x08003a90
 80030e4:	08003a94 	.word	0x08003a94

080030e8 <memset>:
 80030e8:	4603      	mov	r3, r0
 80030ea:	4402      	add	r2, r0
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d100      	bne.n	80030f2 <memset+0xa>
 80030f0:	4770      	bx	lr
 80030f2:	f803 1b01 	strb.w	r1, [r3], #1
 80030f6:	e7f9      	b.n	80030ec <memset+0x4>

080030f8 <siprintf>:
 80030f8:	b40e      	push	{r1, r2, r3}
 80030fa:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80030fe:	b500      	push	{lr}
 8003100:	b09c      	sub	sp, #112	; 0x70
 8003102:	ab1d      	add	r3, sp, #116	; 0x74
 8003104:	9002      	str	r0, [sp, #8]
 8003106:	9006      	str	r0, [sp, #24]
 8003108:	9107      	str	r1, [sp, #28]
 800310a:	9104      	str	r1, [sp, #16]
 800310c:	4808      	ldr	r0, [pc, #32]	; (8003130 <siprintf+0x38>)
 800310e:	4909      	ldr	r1, [pc, #36]	; (8003134 <siprintf+0x3c>)
 8003110:	f853 2b04 	ldr.w	r2, [r3], #4
 8003114:	9105      	str	r1, [sp, #20]
 8003116:	6800      	ldr	r0, [r0, #0]
 8003118:	a902      	add	r1, sp, #8
 800311a:	9301      	str	r3, [sp, #4]
 800311c:	f000 f868 	bl	80031f0 <_svfiprintf_r>
 8003120:	2200      	movs	r2, #0
 8003122:	9b02      	ldr	r3, [sp, #8]
 8003124:	701a      	strb	r2, [r3, #0]
 8003126:	b01c      	add	sp, #112	; 0x70
 8003128:	f85d eb04 	ldr.w	lr, [sp], #4
 800312c:	b003      	add	sp, #12
 800312e:	4770      	bx	lr
 8003130:	2000000c 	.word	0x2000000c
 8003134:	ffff0208 	.word	0xffff0208

08003138 <__ssputs_r>:
 8003138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800313c:	688e      	ldr	r6, [r1, #8]
 800313e:	4682      	mov	sl, r0
 8003140:	429e      	cmp	r6, r3
 8003142:	460c      	mov	r4, r1
 8003144:	4690      	mov	r8, r2
 8003146:	461f      	mov	r7, r3
 8003148:	d838      	bhi.n	80031bc <__ssputs_r+0x84>
 800314a:	898a      	ldrh	r2, [r1, #12]
 800314c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003150:	d032      	beq.n	80031b8 <__ssputs_r+0x80>
 8003152:	6825      	ldr	r5, [r4, #0]
 8003154:	6909      	ldr	r1, [r1, #16]
 8003156:	3301      	adds	r3, #1
 8003158:	eba5 0901 	sub.w	r9, r5, r1
 800315c:	6965      	ldr	r5, [r4, #20]
 800315e:	444b      	add	r3, r9
 8003160:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003164:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003168:	106d      	asrs	r5, r5, #1
 800316a:	429d      	cmp	r5, r3
 800316c:	bf38      	it	cc
 800316e:	461d      	movcc	r5, r3
 8003170:	0553      	lsls	r3, r2, #21
 8003172:	d531      	bpl.n	80031d8 <__ssputs_r+0xa0>
 8003174:	4629      	mov	r1, r5
 8003176:	f000 fb6f 	bl	8003858 <_malloc_r>
 800317a:	4606      	mov	r6, r0
 800317c:	b950      	cbnz	r0, 8003194 <__ssputs_r+0x5c>
 800317e:	230c      	movs	r3, #12
 8003180:	f04f 30ff 	mov.w	r0, #4294967295
 8003184:	f8ca 3000 	str.w	r3, [sl]
 8003188:	89a3      	ldrh	r3, [r4, #12]
 800318a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800318e:	81a3      	strh	r3, [r4, #12]
 8003190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003194:	464a      	mov	r2, r9
 8003196:	6921      	ldr	r1, [r4, #16]
 8003198:	f000 face 	bl	8003738 <memcpy>
 800319c:	89a3      	ldrh	r3, [r4, #12]
 800319e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80031a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031a6:	81a3      	strh	r3, [r4, #12]
 80031a8:	6126      	str	r6, [r4, #16]
 80031aa:	444e      	add	r6, r9
 80031ac:	6026      	str	r6, [r4, #0]
 80031ae:	463e      	mov	r6, r7
 80031b0:	6165      	str	r5, [r4, #20]
 80031b2:	eba5 0509 	sub.w	r5, r5, r9
 80031b6:	60a5      	str	r5, [r4, #8]
 80031b8:	42be      	cmp	r6, r7
 80031ba:	d900      	bls.n	80031be <__ssputs_r+0x86>
 80031bc:	463e      	mov	r6, r7
 80031be:	4632      	mov	r2, r6
 80031c0:	4641      	mov	r1, r8
 80031c2:	6820      	ldr	r0, [r4, #0]
 80031c4:	f000 fac6 	bl	8003754 <memmove>
 80031c8:	68a3      	ldr	r3, [r4, #8]
 80031ca:	2000      	movs	r0, #0
 80031cc:	1b9b      	subs	r3, r3, r6
 80031ce:	60a3      	str	r3, [r4, #8]
 80031d0:	6823      	ldr	r3, [r4, #0]
 80031d2:	4433      	add	r3, r6
 80031d4:	6023      	str	r3, [r4, #0]
 80031d6:	e7db      	b.n	8003190 <__ssputs_r+0x58>
 80031d8:	462a      	mov	r2, r5
 80031da:	f000 fbb1 	bl	8003940 <_realloc_r>
 80031de:	4606      	mov	r6, r0
 80031e0:	2800      	cmp	r0, #0
 80031e2:	d1e1      	bne.n	80031a8 <__ssputs_r+0x70>
 80031e4:	4650      	mov	r0, sl
 80031e6:	6921      	ldr	r1, [r4, #16]
 80031e8:	f000 face 	bl	8003788 <_free_r>
 80031ec:	e7c7      	b.n	800317e <__ssputs_r+0x46>
	...

080031f0 <_svfiprintf_r>:
 80031f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031f4:	4698      	mov	r8, r3
 80031f6:	898b      	ldrh	r3, [r1, #12]
 80031f8:	4607      	mov	r7, r0
 80031fa:	061b      	lsls	r3, r3, #24
 80031fc:	460d      	mov	r5, r1
 80031fe:	4614      	mov	r4, r2
 8003200:	b09d      	sub	sp, #116	; 0x74
 8003202:	d50e      	bpl.n	8003222 <_svfiprintf_r+0x32>
 8003204:	690b      	ldr	r3, [r1, #16]
 8003206:	b963      	cbnz	r3, 8003222 <_svfiprintf_r+0x32>
 8003208:	2140      	movs	r1, #64	; 0x40
 800320a:	f000 fb25 	bl	8003858 <_malloc_r>
 800320e:	6028      	str	r0, [r5, #0]
 8003210:	6128      	str	r0, [r5, #16]
 8003212:	b920      	cbnz	r0, 800321e <_svfiprintf_r+0x2e>
 8003214:	230c      	movs	r3, #12
 8003216:	603b      	str	r3, [r7, #0]
 8003218:	f04f 30ff 	mov.w	r0, #4294967295
 800321c:	e0d1      	b.n	80033c2 <_svfiprintf_r+0x1d2>
 800321e:	2340      	movs	r3, #64	; 0x40
 8003220:	616b      	str	r3, [r5, #20]
 8003222:	2300      	movs	r3, #0
 8003224:	9309      	str	r3, [sp, #36]	; 0x24
 8003226:	2320      	movs	r3, #32
 8003228:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800322c:	2330      	movs	r3, #48	; 0x30
 800322e:	f04f 0901 	mov.w	r9, #1
 8003232:	f8cd 800c 	str.w	r8, [sp, #12]
 8003236:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80033dc <_svfiprintf_r+0x1ec>
 800323a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800323e:	4623      	mov	r3, r4
 8003240:	469a      	mov	sl, r3
 8003242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003246:	b10a      	cbz	r2, 800324c <_svfiprintf_r+0x5c>
 8003248:	2a25      	cmp	r2, #37	; 0x25
 800324a:	d1f9      	bne.n	8003240 <_svfiprintf_r+0x50>
 800324c:	ebba 0b04 	subs.w	fp, sl, r4
 8003250:	d00b      	beq.n	800326a <_svfiprintf_r+0x7a>
 8003252:	465b      	mov	r3, fp
 8003254:	4622      	mov	r2, r4
 8003256:	4629      	mov	r1, r5
 8003258:	4638      	mov	r0, r7
 800325a:	f7ff ff6d 	bl	8003138 <__ssputs_r>
 800325e:	3001      	adds	r0, #1
 8003260:	f000 80aa 	beq.w	80033b8 <_svfiprintf_r+0x1c8>
 8003264:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003266:	445a      	add	r2, fp
 8003268:	9209      	str	r2, [sp, #36]	; 0x24
 800326a:	f89a 3000 	ldrb.w	r3, [sl]
 800326e:	2b00      	cmp	r3, #0
 8003270:	f000 80a2 	beq.w	80033b8 <_svfiprintf_r+0x1c8>
 8003274:	2300      	movs	r3, #0
 8003276:	f04f 32ff 	mov.w	r2, #4294967295
 800327a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800327e:	f10a 0a01 	add.w	sl, sl, #1
 8003282:	9304      	str	r3, [sp, #16]
 8003284:	9307      	str	r3, [sp, #28]
 8003286:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800328a:	931a      	str	r3, [sp, #104]	; 0x68
 800328c:	4654      	mov	r4, sl
 800328e:	2205      	movs	r2, #5
 8003290:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003294:	4851      	ldr	r0, [pc, #324]	; (80033dc <_svfiprintf_r+0x1ec>)
 8003296:	f000 fa41 	bl	800371c <memchr>
 800329a:	9a04      	ldr	r2, [sp, #16]
 800329c:	b9d8      	cbnz	r0, 80032d6 <_svfiprintf_r+0xe6>
 800329e:	06d0      	lsls	r0, r2, #27
 80032a0:	bf44      	itt	mi
 80032a2:	2320      	movmi	r3, #32
 80032a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80032a8:	0711      	lsls	r1, r2, #28
 80032aa:	bf44      	itt	mi
 80032ac:	232b      	movmi	r3, #43	; 0x2b
 80032ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80032b2:	f89a 3000 	ldrb.w	r3, [sl]
 80032b6:	2b2a      	cmp	r3, #42	; 0x2a
 80032b8:	d015      	beq.n	80032e6 <_svfiprintf_r+0xf6>
 80032ba:	4654      	mov	r4, sl
 80032bc:	2000      	movs	r0, #0
 80032be:	f04f 0c0a 	mov.w	ip, #10
 80032c2:	9a07      	ldr	r2, [sp, #28]
 80032c4:	4621      	mov	r1, r4
 80032c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032ca:	3b30      	subs	r3, #48	; 0x30
 80032cc:	2b09      	cmp	r3, #9
 80032ce:	d94e      	bls.n	800336e <_svfiprintf_r+0x17e>
 80032d0:	b1b0      	cbz	r0, 8003300 <_svfiprintf_r+0x110>
 80032d2:	9207      	str	r2, [sp, #28]
 80032d4:	e014      	b.n	8003300 <_svfiprintf_r+0x110>
 80032d6:	eba0 0308 	sub.w	r3, r0, r8
 80032da:	fa09 f303 	lsl.w	r3, r9, r3
 80032de:	4313      	orrs	r3, r2
 80032e0:	46a2      	mov	sl, r4
 80032e2:	9304      	str	r3, [sp, #16]
 80032e4:	e7d2      	b.n	800328c <_svfiprintf_r+0x9c>
 80032e6:	9b03      	ldr	r3, [sp, #12]
 80032e8:	1d19      	adds	r1, r3, #4
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	9103      	str	r1, [sp, #12]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	bfbb      	ittet	lt
 80032f2:	425b      	neglt	r3, r3
 80032f4:	f042 0202 	orrlt.w	r2, r2, #2
 80032f8:	9307      	strge	r3, [sp, #28]
 80032fa:	9307      	strlt	r3, [sp, #28]
 80032fc:	bfb8      	it	lt
 80032fe:	9204      	strlt	r2, [sp, #16]
 8003300:	7823      	ldrb	r3, [r4, #0]
 8003302:	2b2e      	cmp	r3, #46	; 0x2e
 8003304:	d10c      	bne.n	8003320 <_svfiprintf_r+0x130>
 8003306:	7863      	ldrb	r3, [r4, #1]
 8003308:	2b2a      	cmp	r3, #42	; 0x2a
 800330a:	d135      	bne.n	8003378 <_svfiprintf_r+0x188>
 800330c:	9b03      	ldr	r3, [sp, #12]
 800330e:	3402      	adds	r4, #2
 8003310:	1d1a      	adds	r2, r3, #4
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	9203      	str	r2, [sp, #12]
 8003316:	2b00      	cmp	r3, #0
 8003318:	bfb8      	it	lt
 800331a:	f04f 33ff 	movlt.w	r3, #4294967295
 800331e:	9305      	str	r3, [sp, #20]
 8003320:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80033e0 <_svfiprintf_r+0x1f0>
 8003324:	2203      	movs	r2, #3
 8003326:	4650      	mov	r0, sl
 8003328:	7821      	ldrb	r1, [r4, #0]
 800332a:	f000 f9f7 	bl	800371c <memchr>
 800332e:	b140      	cbz	r0, 8003342 <_svfiprintf_r+0x152>
 8003330:	2340      	movs	r3, #64	; 0x40
 8003332:	eba0 000a 	sub.w	r0, r0, sl
 8003336:	fa03 f000 	lsl.w	r0, r3, r0
 800333a:	9b04      	ldr	r3, [sp, #16]
 800333c:	3401      	adds	r4, #1
 800333e:	4303      	orrs	r3, r0
 8003340:	9304      	str	r3, [sp, #16]
 8003342:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003346:	2206      	movs	r2, #6
 8003348:	4826      	ldr	r0, [pc, #152]	; (80033e4 <_svfiprintf_r+0x1f4>)
 800334a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800334e:	f000 f9e5 	bl	800371c <memchr>
 8003352:	2800      	cmp	r0, #0
 8003354:	d038      	beq.n	80033c8 <_svfiprintf_r+0x1d8>
 8003356:	4b24      	ldr	r3, [pc, #144]	; (80033e8 <_svfiprintf_r+0x1f8>)
 8003358:	bb1b      	cbnz	r3, 80033a2 <_svfiprintf_r+0x1b2>
 800335a:	9b03      	ldr	r3, [sp, #12]
 800335c:	3307      	adds	r3, #7
 800335e:	f023 0307 	bic.w	r3, r3, #7
 8003362:	3308      	adds	r3, #8
 8003364:	9303      	str	r3, [sp, #12]
 8003366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003368:	4433      	add	r3, r6
 800336a:	9309      	str	r3, [sp, #36]	; 0x24
 800336c:	e767      	b.n	800323e <_svfiprintf_r+0x4e>
 800336e:	460c      	mov	r4, r1
 8003370:	2001      	movs	r0, #1
 8003372:	fb0c 3202 	mla	r2, ip, r2, r3
 8003376:	e7a5      	b.n	80032c4 <_svfiprintf_r+0xd4>
 8003378:	2300      	movs	r3, #0
 800337a:	f04f 0c0a 	mov.w	ip, #10
 800337e:	4619      	mov	r1, r3
 8003380:	3401      	adds	r4, #1
 8003382:	9305      	str	r3, [sp, #20]
 8003384:	4620      	mov	r0, r4
 8003386:	f810 2b01 	ldrb.w	r2, [r0], #1
 800338a:	3a30      	subs	r2, #48	; 0x30
 800338c:	2a09      	cmp	r2, #9
 800338e:	d903      	bls.n	8003398 <_svfiprintf_r+0x1a8>
 8003390:	2b00      	cmp	r3, #0
 8003392:	d0c5      	beq.n	8003320 <_svfiprintf_r+0x130>
 8003394:	9105      	str	r1, [sp, #20]
 8003396:	e7c3      	b.n	8003320 <_svfiprintf_r+0x130>
 8003398:	4604      	mov	r4, r0
 800339a:	2301      	movs	r3, #1
 800339c:	fb0c 2101 	mla	r1, ip, r1, r2
 80033a0:	e7f0      	b.n	8003384 <_svfiprintf_r+0x194>
 80033a2:	ab03      	add	r3, sp, #12
 80033a4:	9300      	str	r3, [sp, #0]
 80033a6:	462a      	mov	r2, r5
 80033a8:	4638      	mov	r0, r7
 80033aa:	4b10      	ldr	r3, [pc, #64]	; (80033ec <_svfiprintf_r+0x1fc>)
 80033ac:	a904      	add	r1, sp, #16
 80033ae:	f3af 8000 	nop.w
 80033b2:	1c42      	adds	r2, r0, #1
 80033b4:	4606      	mov	r6, r0
 80033b6:	d1d6      	bne.n	8003366 <_svfiprintf_r+0x176>
 80033b8:	89ab      	ldrh	r3, [r5, #12]
 80033ba:	065b      	lsls	r3, r3, #25
 80033bc:	f53f af2c 	bmi.w	8003218 <_svfiprintf_r+0x28>
 80033c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80033c2:	b01d      	add	sp, #116	; 0x74
 80033c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033c8:	ab03      	add	r3, sp, #12
 80033ca:	9300      	str	r3, [sp, #0]
 80033cc:	462a      	mov	r2, r5
 80033ce:	4638      	mov	r0, r7
 80033d0:	4b06      	ldr	r3, [pc, #24]	; (80033ec <_svfiprintf_r+0x1fc>)
 80033d2:	a904      	add	r1, sp, #16
 80033d4:	f000 f87c 	bl	80034d0 <_printf_i>
 80033d8:	e7eb      	b.n	80033b2 <_svfiprintf_r+0x1c2>
 80033da:	bf00      	nop
 80033dc:	08003a54 	.word	0x08003a54
 80033e0:	08003a5a 	.word	0x08003a5a
 80033e4:	08003a5e 	.word	0x08003a5e
 80033e8:	00000000 	.word	0x00000000
 80033ec:	08003139 	.word	0x08003139

080033f0 <_printf_common>:
 80033f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033f4:	4616      	mov	r6, r2
 80033f6:	4699      	mov	r9, r3
 80033f8:	688a      	ldr	r2, [r1, #8]
 80033fa:	690b      	ldr	r3, [r1, #16]
 80033fc:	4607      	mov	r7, r0
 80033fe:	4293      	cmp	r3, r2
 8003400:	bfb8      	it	lt
 8003402:	4613      	movlt	r3, r2
 8003404:	6033      	str	r3, [r6, #0]
 8003406:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800340a:	460c      	mov	r4, r1
 800340c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003410:	b10a      	cbz	r2, 8003416 <_printf_common+0x26>
 8003412:	3301      	adds	r3, #1
 8003414:	6033      	str	r3, [r6, #0]
 8003416:	6823      	ldr	r3, [r4, #0]
 8003418:	0699      	lsls	r1, r3, #26
 800341a:	bf42      	ittt	mi
 800341c:	6833      	ldrmi	r3, [r6, #0]
 800341e:	3302      	addmi	r3, #2
 8003420:	6033      	strmi	r3, [r6, #0]
 8003422:	6825      	ldr	r5, [r4, #0]
 8003424:	f015 0506 	ands.w	r5, r5, #6
 8003428:	d106      	bne.n	8003438 <_printf_common+0x48>
 800342a:	f104 0a19 	add.w	sl, r4, #25
 800342e:	68e3      	ldr	r3, [r4, #12]
 8003430:	6832      	ldr	r2, [r6, #0]
 8003432:	1a9b      	subs	r3, r3, r2
 8003434:	42ab      	cmp	r3, r5
 8003436:	dc28      	bgt.n	800348a <_printf_common+0x9a>
 8003438:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800343c:	1e13      	subs	r3, r2, #0
 800343e:	6822      	ldr	r2, [r4, #0]
 8003440:	bf18      	it	ne
 8003442:	2301      	movne	r3, #1
 8003444:	0692      	lsls	r2, r2, #26
 8003446:	d42d      	bmi.n	80034a4 <_printf_common+0xb4>
 8003448:	4649      	mov	r1, r9
 800344a:	4638      	mov	r0, r7
 800344c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003450:	47c0      	blx	r8
 8003452:	3001      	adds	r0, #1
 8003454:	d020      	beq.n	8003498 <_printf_common+0xa8>
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	68e5      	ldr	r5, [r4, #12]
 800345a:	f003 0306 	and.w	r3, r3, #6
 800345e:	2b04      	cmp	r3, #4
 8003460:	bf18      	it	ne
 8003462:	2500      	movne	r5, #0
 8003464:	6832      	ldr	r2, [r6, #0]
 8003466:	f04f 0600 	mov.w	r6, #0
 800346a:	68a3      	ldr	r3, [r4, #8]
 800346c:	bf08      	it	eq
 800346e:	1aad      	subeq	r5, r5, r2
 8003470:	6922      	ldr	r2, [r4, #16]
 8003472:	bf08      	it	eq
 8003474:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003478:	4293      	cmp	r3, r2
 800347a:	bfc4      	itt	gt
 800347c:	1a9b      	subgt	r3, r3, r2
 800347e:	18ed      	addgt	r5, r5, r3
 8003480:	341a      	adds	r4, #26
 8003482:	42b5      	cmp	r5, r6
 8003484:	d11a      	bne.n	80034bc <_printf_common+0xcc>
 8003486:	2000      	movs	r0, #0
 8003488:	e008      	b.n	800349c <_printf_common+0xac>
 800348a:	2301      	movs	r3, #1
 800348c:	4652      	mov	r2, sl
 800348e:	4649      	mov	r1, r9
 8003490:	4638      	mov	r0, r7
 8003492:	47c0      	blx	r8
 8003494:	3001      	adds	r0, #1
 8003496:	d103      	bne.n	80034a0 <_printf_common+0xb0>
 8003498:	f04f 30ff 	mov.w	r0, #4294967295
 800349c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034a0:	3501      	adds	r5, #1
 80034a2:	e7c4      	b.n	800342e <_printf_common+0x3e>
 80034a4:	2030      	movs	r0, #48	; 0x30
 80034a6:	18e1      	adds	r1, r4, r3
 80034a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80034ac:	1c5a      	adds	r2, r3, #1
 80034ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80034b2:	4422      	add	r2, r4
 80034b4:	3302      	adds	r3, #2
 80034b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80034ba:	e7c5      	b.n	8003448 <_printf_common+0x58>
 80034bc:	2301      	movs	r3, #1
 80034be:	4622      	mov	r2, r4
 80034c0:	4649      	mov	r1, r9
 80034c2:	4638      	mov	r0, r7
 80034c4:	47c0      	blx	r8
 80034c6:	3001      	adds	r0, #1
 80034c8:	d0e6      	beq.n	8003498 <_printf_common+0xa8>
 80034ca:	3601      	adds	r6, #1
 80034cc:	e7d9      	b.n	8003482 <_printf_common+0x92>
	...

080034d0 <_printf_i>:
 80034d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034d4:	7e0f      	ldrb	r7, [r1, #24]
 80034d6:	4691      	mov	r9, r2
 80034d8:	2f78      	cmp	r7, #120	; 0x78
 80034da:	4680      	mov	r8, r0
 80034dc:	460c      	mov	r4, r1
 80034de:	469a      	mov	sl, r3
 80034e0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80034e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80034e6:	d807      	bhi.n	80034f8 <_printf_i+0x28>
 80034e8:	2f62      	cmp	r7, #98	; 0x62
 80034ea:	d80a      	bhi.n	8003502 <_printf_i+0x32>
 80034ec:	2f00      	cmp	r7, #0
 80034ee:	f000 80d9 	beq.w	80036a4 <_printf_i+0x1d4>
 80034f2:	2f58      	cmp	r7, #88	; 0x58
 80034f4:	f000 80a4 	beq.w	8003640 <_printf_i+0x170>
 80034f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003500:	e03a      	b.n	8003578 <_printf_i+0xa8>
 8003502:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003506:	2b15      	cmp	r3, #21
 8003508:	d8f6      	bhi.n	80034f8 <_printf_i+0x28>
 800350a:	a101      	add	r1, pc, #4	; (adr r1, 8003510 <_printf_i+0x40>)
 800350c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003510:	08003569 	.word	0x08003569
 8003514:	0800357d 	.word	0x0800357d
 8003518:	080034f9 	.word	0x080034f9
 800351c:	080034f9 	.word	0x080034f9
 8003520:	080034f9 	.word	0x080034f9
 8003524:	080034f9 	.word	0x080034f9
 8003528:	0800357d 	.word	0x0800357d
 800352c:	080034f9 	.word	0x080034f9
 8003530:	080034f9 	.word	0x080034f9
 8003534:	080034f9 	.word	0x080034f9
 8003538:	080034f9 	.word	0x080034f9
 800353c:	0800368b 	.word	0x0800368b
 8003540:	080035ad 	.word	0x080035ad
 8003544:	0800366d 	.word	0x0800366d
 8003548:	080034f9 	.word	0x080034f9
 800354c:	080034f9 	.word	0x080034f9
 8003550:	080036ad 	.word	0x080036ad
 8003554:	080034f9 	.word	0x080034f9
 8003558:	080035ad 	.word	0x080035ad
 800355c:	080034f9 	.word	0x080034f9
 8003560:	080034f9 	.word	0x080034f9
 8003564:	08003675 	.word	0x08003675
 8003568:	682b      	ldr	r3, [r5, #0]
 800356a:	1d1a      	adds	r2, r3, #4
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	602a      	str	r2, [r5, #0]
 8003570:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003574:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003578:	2301      	movs	r3, #1
 800357a:	e0a4      	b.n	80036c6 <_printf_i+0x1f6>
 800357c:	6820      	ldr	r0, [r4, #0]
 800357e:	6829      	ldr	r1, [r5, #0]
 8003580:	0606      	lsls	r6, r0, #24
 8003582:	f101 0304 	add.w	r3, r1, #4
 8003586:	d50a      	bpl.n	800359e <_printf_i+0xce>
 8003588:	680e      	ldr	r6, [r1, #0]
 800358a:	602b      	str	r3, [r5, #0]
 800358c:	2e00      	cmp	r6, #0
 800358e:	da03      	bge.n	8003598 <_printf_i+0xc8>
 8003590:	232d      	movs	r3, #45	; 0x2d
 8003592:	4276      	negs	r6, r6
 8003594:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003598:	230a      	movs	r3, #10
 800359a:	485e      	ldr	r0, [pc, #376]	; (8003714 <_printf_i+0x244>)
 800359c:	e019      	b.n	80035d2 <_printf_i+0x102>
 800359e:	680e      	ldr	r6, [r1, #0]
 80035a0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80035a4:	602b      	str	r3, [r5, #0]
 80035a6:	bf18      	it	ne
 80035a8:	b236      	sxthne	r6, r6
 80035aa:	e7ef      	b.n	800358c <_printf_i+0xbc>
 80035ac:	682b      	ldr	r3, [r5, #0]
 80035ae:	6820      	ldr	r0, [r4, #0]
 80035b0:	1d19      	adds	r1, r3, #4
 80035b2:	6029      	str	r1, [r5, #0]
 80035b4:	0601      	lsls	r1, r0, #24
 80035b6:	d501      	bpl.n	80035bc <_printf_i+0xec>
 80035b8:	681e      	ldr	r6, [r3, #0]
 80035ba:	e002      	b.n	80035c2 <_printf_i+0xf2>
 80035bc:	0646      	lsls	r6, r0, #25
 80035be:	d5fb      	bpl.n	80035b8 <_printf_i+0xe8>
 80035c0:	881e      	ldrh	r6, [r3, #0]
 80035c2:	2f6f      	cmp	r7, #111	; 0x6f
 80035c4:	bf0c      	ite	eq
 80035c6:	2308      	moveq	r3, #8
 80035c8:	230a      	movne	r3, #10
 80035ca:	4852      	ldr	r0, [pc, #328]	; (8003714 <_printf_i+0x244>)
 80035cc:	2100      	movs	r1, #0
 80035ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80035d2:	6865      	ldr	r5, [r4, #4]
 80035d4:	2d00      	cmp	r5, #0
 80035d6:	bfa8      	it	ge
 80035d8:	6821      	ldrge	r1, [r4, #0]
 80035da:	60a5      	str	r5, [r4, #8]
 80035dc:	bfa4      	itt	ge
 80035de:	f021 0104 	bicge.w	r1, r1, #4
 80035e2:	6021      	strge	r1, [r4, #0]
 80035e4:	b90e      	cbnz	r6, 80035ea <_printf_i+0x11a>
 80035e6:	2d00      	cmp	r5, #0
 80035e8:	d04d      	beq.n	8003686 <_printf_i+0x1b6>
 80035ea:	4615      	mov	r5, r2
 80035ec:	fbb6 f1f3 	udiv	r1, r6, r3
 80035f0:	fb03 6711 	mls	r7, r3, r1, r6
 80035f4:	5dc7      	ldrb	r7, [r0, r7]
 80035f6:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80035fa:	4637      	mov	r7, r6
 80035fc:	42bb      	cmp	r3, r7
 80035fe:	460e      	mov	r6, r1
 8003600:	d9f4      	bls.n	80035ec <_printf_i+0x11c>
 8003602:	2b08      	cmp	r3, #8
 8003604:	d10b      	bne.n	800361e <_printf_i+0x14e>
 8003606:	6823      	ldr	r3, [r4, #0]
 8003608:	07de      	lsls	r6, r3, #31
 800360a:	d508      	bpl.n	800361e <_printf_i+0x14e>
 800360c:	6923      	ldr	r3, [r4, #16]
 800360e:	6861      	ldr	r1, [r4, #4]
 8003610:	4299      	cmp	r1, r3
 8003612:	bfde      	ittt	le
 8003614:	2330      	movle	r3, #48	; 0x30
 8003616:	f805 3c01 	strble.w	r3, [r5, #-1]
 800361a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800361e:	1b52      	subs	r2, r2, r5
 8003620:	6122      	str	r2, [r4, #16]
 8003622:	464b      	mov	r3, r9
 8003624:	4621      	mov	r1, r4
 8003626:	4640      	mov	r0, r8
 8003628:	f8cd a000 	str.w	sl, [sp]
 800362c:	aa03      	add	r2, sp, #12
 800362e:	f7ff fedf 	bl	80033f0 <_printf_common>
 8003632:	3001      	adds	r0, #1
 8003634:	d14c      	bne.n	80036d0 <_printf_i+0x200>
 8003636:	f04f 30ff 	mov.w	r0, #4294967295
 800363a:	b004      	add	sp, #16
 800363c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003640:	4834      	ldr	r0, [pc, #208]	; (8003714 <_printf_i+0x244>)
 8003642:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003646:	6829      	ldr	r1, [r5, #0]
 8003648:	6823      	ldr	r3, [r4, #0]
 800364a:	f851 6b04 	ldr.w	r6, [r1], #4
 800364e:	6029      	str	r1, [r5, #0]
 8003650:	061d      	lsls	r5, r3, #24
 8003652:	d514      	bpl.n	800367e <_printf_i+0x1ae>
 8003654:	07df      	lsls	r7, r3, #31
 8003656:	bf44      	itt	mi
 8003658:	f043 0320 	orrmi.w	r3, r3, #32
 800365c:	6023      	strmi	r3, [r4, #0]
 800365e:	b91e      	cbnz	r6, 8003668 <_printf_i+0x198>
 8003660:	6823      	ldr	r3, [r4, #0]
 8003662:	f023 0320 	bic.w	r3, r3, #32
 8003666:	6023      	str	r3, [r4, #0]
 8003668:	2310      	movs	r3, #16
 800366a:	e7af      	b.n	80035cc <_printf_i+0xfc>
 800366c:	6823      	ldr	r3, [r4, #0]
 800366e:	f043 0320 	orr.w	r3, r3, #32
 8003672:	6023      	str	r3, [r4, #0]
 8003674:	2378      	movs	r3, #120	; 0x78
 8003676:	4828      	ldr	r0, [pc, #160]	; (8003718 <_printf_i+0x248>)
 8003678:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800367c:	e7e3      	b.n	8003646 <_printf_i+0x176>
 800367e:	0659      	lsls	r1, r3, #25
 8003680:	bf48      	it	mi
 8003682:	b2b6      	uxthmi	r6, r6
 8003684:	e7e6      	b.n	8003654 <_printf_i+0x184>
 8003686:	4615      	mov	r5, r2
 8003688:	e7bb      	b.n	8003602 <_printf_i+0x132>
 800368a:	682b      	ldr	r3, [r5, #0]
 800368c:	6826      	ldr	r6, [r4, #0]
 800368e:	1d18      	adds	r0, r3, #4
 8003690:	6961      	ldr	r1, [r4, #20]
 8003692:	6028      	str	r0, [r5, #0]
 8003694:	0635      	lsls	r5, r6, #24
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	d501      	bpl.n	800369e <_printf_i+0x1ce>
 800369a:	6019      	str	r1, [r3, #0]
 800369c:	e002      	b.n	80036a4 <_printf_i+0x1d4>
 800369e:	0670      	lsls	r0, r6, #25
 80036a0:	d5fb      	bpl.n	800369a <_printf_i+0x1ca>
 80036a2:	8019      	strh	r1, [r3, #0]
 80036a4:	2300      	movs	r3, #0
 80036a6:	4615      	mov	r5, r2
 80036a8:	6123      	str	r3, [r4, #16]
 80036aa:	e7ba      	b.n	8003622 <_printf_i+0x152>
 80036ac:	682b      	ldr	r3, [r5, #0]
 80036ae:	2100      	movs	r1, #0
 80036b0:	1d1a      	adds	r2, r3, #4
 80036b2:	602a      	str	r2, [r5, #0]
 80036b4:	681d      	ldr	r5, [r3, #0]
 80036b6:	6862      	ldr	r2, [r4, #4]
 80036b8:	4628      	mov	r0, r5
 80036ba:	f000 f82f 	bl	800371c <memchr>
 80036be:	b108      	cbz	r0, 80036c4 <_printf_i+0x1f4>
 80036c0:	1b40      	subs	r0, r0, r5
 80036c2:	6060      	str	r0, [r4, #4]
 80036c4:	6863      	ldr	r3, [r4, #4]
 80036c6:	6123      	str	r3, [r4, #16]
 80036c8:	2300      	movs	r3, #0
 80036ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036ce:	e7a8      	b.n	8003622 <_printf_i+0x152>
 80036d0:	462a      	mov	r2, r5
 80036d2:	4649      	mov	r1, r9
 80036d4:	4640      	mov	r0, r8
 80036d6:	6923      	ldr	r3, [r4, #16]
 80036d8:	47d0      	blx	sl
 80036da:	3001      	adds	r0, #1
 80036dc:	d0ab      	beq.n	8003636 <_printf_i+0x166>
 80036de:	6823      	ldr	r3, [r4, #0]
 80036e0:	079b      	lsls	r3, r3, #30
 80036e2:	d413      	bmi.n	800370c <_printf_i+0x23c>
 80036e4:	68e0      	ldr	r0, [r4, #12]
 80036e6:	9b03      	ldr	r3, [sp, #12]
 80036e8:	4298      	cmp	r0, r3
 80036ea:	bfb8      	it	lt
 80036ec:	4618      	movlt	r0, r3
 80036ee:	e7a4      	b.n	800363a <_printf_i+0x16a>
 80036f0:	2301      	movs	r3, #1
 80036f2:	4632      	mov	r2, r6
 80036f4:	4649      	mov	r1, r9
 80036f6:	4640      	mov	r0, r8
 80036f8:	47d0      	blx	sl
 80036fa:	3001      	adds	r0, #1
 80036fc:	d09b      	beq.n	8003636 <_printf_i+0x166>
 80036fe:	3501      	adds	r5, #1
 8003700:	68e3      	ldr	r3, [r4, #12]
 8003702:	9903      	ldr	r1, [sp, #12]
 8003704:	1a5b      	subs	r3, r3, r1
 8003706:	42ab      	cmp	r3, r5
 8003708:	dcf2      	bgt.n	80036f0 <_printf_i+0x220>
 800370a:	e7eb      	b.n	80036e4 <_printf_i+0x214>
 800370c:	2500      	movs	r5, #0
 800370e:	f104 0619 	add.w	r6, r4, #25
 8003712:	e7f5      	b.n	8003700 <_printf_i+0x230>
 8003714:	08003a65 	.word	0x08003a65
 8003718:	08003a76 	.word	0x08003a76

0800371c <memchr>:
 800371c:	4603      	mov	r3, r0
 800371e:	b510      	push	{r4, lr}
 8003720:	b2c9      	uxtb	r1, r1
 8003722:	4402      	add	r2, r0
 8003724:	4293      	cmp	r3, r2
 8003726:	4618      	mov	r0, r3
 8003728:	d101      	bne.n	800372e <memchr+0x12>
 800372a:	2000      	movs	r0, #0
 800372c:	e003      	b.n	8003736 <memchr+0x1a>
 800372e:	7804      	ldrb	r4, [r0, #0]
 8003730:	3301      	adds	r3, #1
 8003732:	428c      	cmp	r4, r1
 8003734:	d1f6      	bne.n	8003724 <memchr+0x8>
 8003736:	bd10      	pop	{r4, pc}

08003738 <memcpy>:
 8003738:	440a      	add	r2, r1
 800373a:	4291      	cmp	r1, r2
 800373c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003740:	d100      	bne.n	8003744 <memcpy+0xc>
 8003742:	4770      	bx	lr
 8003744:	b510      	push	{r4, lr}
 8003746:	f811 4b01 	ldrb.w	r4, [r1], #1
 800374a:	4291      	cmp	r1, r2
 800374c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003750:	d1f9      	bne.n	8003746 <memcpy+0xe>
 8003752:	bd10      	pop	{r4, pc}

08003754 <memmove>:
 8003754:	4288      	cmp	r0, r1
 8003756:	b510      	push	{r4, lr}
 8003758:	eb01 0402 	add.w	r4, r1, r2
 800375c:	d902      	bls.n	8003764 <memmove+0x10>
 800375e:	4284      	cmp	r4, r0
 8003760:	4623      	mov	r3, r4
 8003762:	d807      	bhi.n	8003774 <memmove+0x20>
 8003764:	1e43      	subs	r3, r0, #1
 8003766:	42a1      	cmp	r1, r4
 8003768:	d008      	beq.n	800377c <memmove+0x28>
 800376a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800376e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003772:	e7f8      	b.n	8003766 <memmove+0x12>
 8003774:	4601      	mov	r1, r0
 8003776:	4402      	add	r2, r0
 8003778:	428a      	cmp	r2, r1
 800377a:	d100      	bne.n	800377e <memmove+0x2a>
 800377c:	bd10      	pop	{r4, pc}
 800377e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003782:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003786:	e7f7      	b.n	8003778 <memmove+0x24>

08003788 <_free_r>:
 8003788:	b538      	push	{r3, r4, r5, lr}
 800378a:	4605      	mov	r5, r0
 800378c:	2900      	cmp	r1, #0
 800378e:	d040      	beq.n	8003812 <_free_r+0x8a>
 8003790:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003794:	1f0c      	subs	r4, r1, #4
 8003796:	2b00      	cmp	r3, #0
 8003798:	bfb8      	it	lt
 800379a:	18e4      	addlt	r4, r4, r3
 800379c:	f000 f910 	bl	80039c0 <__malloc_lock>
 80037a0:	4a1c      	ldr	r2, [pc, #112]	; (8003814 <_free_r+0x8c>)
 80037a2:	6813      	ldr	r3, [r2, #0]
 80037a4:	b933      	cbnz	r3, 80037b4 <_free_r+0x2c>
 80037a6:	6063      	str	r3, [r4, #4]
 80037a8:	6014      	str	r4, [r2, #0]
 80037aa:	4628      	mov	r0, r5
 80037ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037b0:	f000 b90c 	b.w	80039cc <__malloc_unlock>
 80037b4:	42a3      	cmp	r3, r4
 80037b6:	d908      	bls.n	80037ca <_free_r+0x42>
 80037b8:	6820      	ldr	r0, [r4, #0]
 80037ba:	1821      	adds	r1, r4, r0
 80037bc:	428b      	cmp	r3, r1
 80037be:	bf01      	itttt	eq
 80037c0:	6819      	ldreq	r1, [r3, #0]
 80037c2:	685b      	ldreq	r3, [r3, #4]
 80037c4:	1809      	addeq	r1, r1, r0
 80037c6:	6021      	streq	r1, [r4, #0]
 80037c8:	e7ed      	b.n	80037a6 <_free_r+0x1e>
 80037ca:	461a      	mov	r2, r3
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	b10b      	cbz	r3, 80037d4 <_free_r+0x4c>
 80037d0:	42a3      	cmp	r3, r4
 80037d2:	d9fa      	bls.n	80037ca <_free_r+0x42>
 80037d4:	6811      	ldr	r1, [r2, #0]
 80037d6:	1850      	adds	r0, r2, r1
 80037d8:	42a0      	cmp	r0, r4
 80037da:	d10b      	bne.n	80037f4 <_free_r+0x6c>
 80037dc:	6820      	ldr	r0, [r4, #0]
 80037de:	4401      	add	r1, r0
 80037e0:	1850      	adds	r0, r2, r1
 80037e2:	4283      	cmp	r3, r0
 80037e4:	6011      	str	r1, [r2, #0]
 80037e6:	d1e0      	bne.n	80037aa <_free_r+0x22>
 80037e8:	6818      	ldr	r0, [r3, #0]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	4401      	add	r1, r0
 80037ee:	6011      	str	r1, [r2, #0]
 80037f0:	6053      	str	r3, [r2, #4]
 80037f2:	e7da      	b.n	80037aa <_free_r+0x22>
 80037f4:	d902      	bls.n	80037fc <_free_r+0x74>
 80037f6:	230c      	movs	r3, #12
 80037f8:	602b      	str	r3, [r5, #0]
 80037fa:	e7d6      	b.n	80037aa <_free_r+0x22>
 80037fc:	6820      	ldr	r0, [r4, #0]
 80037fe:	1821      	adds	r1, r4, r0
 8003800:	428b      	cmp	r3, r1
 8003802:	bf01      	itttt	eq
 8003804:	6819      	ldreq	r1, [r3, #0]
 8003806:	685b      	ldreq	r3, [r3, #4]
 8003808:	1809      	addeq	r1, r1, r0
 800380a:	6021      	streq	r1, [r4, #0]
 800380c:	6063      	str	r3, [r4, #4]
 800380e:	6054      	str	r4, [r2, #4]
 8003810:	e7cb      	b.n	80037aa <_free_r+0x22>
 8003812:	bd38      	pop	{r3, r4, r5, pc}
 8003814:	20000140 	.word	0x20000140

08003818 <sbrk_aligned>:
 8003818:	b570      	push	{r4, r5, r6, lr}
 800381a:	4e0e      	ldr	r6, [pc, #56]	; (8003854 <sbrk_aligned+0x3c>)
 800381c:	460c      	mov	r4, r1
 800381e:	6831      	ldr	r1, [r6, #0]
 8003820:	4605      	mov	r5, r0
 8003822:	b911      	cbnz	r1, 800382a <sbrk_aligned+0x12>
 8003824:	f000 f8bc 	bl	80039a0 <_sbrk_r>
 8003828:	6030      	str	r0, [r6, #0]
 800382a:	4621      	mov	r1, r4
 800382c:	4628      	mov	r0, r5
 800382e:	f000 f8b7 	bl	80039a0 <_sbrk_r>
 8003832:	1c43      	adds	r3, r0, #1
 8003834:	d00a      	beq.n	800384c <sbrk_aligned+0x34>
 8003836:	1cc4      	adds	r4, r0, #3
 8003838:	f024 0403 	bic.w	r4, r4, #3
 800383c:	42a0      	cmp	r0, r4
 800383e:	d007      	beq.n	8003850 <sbrk_aligned+0x38>
 8003840:	1a21      	subs	r1, r4, r0
 8003842:	4628      	mov	r0, r5
 8003844:	f000 f8ac 	bl	80039a0 <_sbrk_r>
 8003848:	3001      	adds	r0, #1
 800384a:	d101      	bne.n	8003850 <sbrk_aligned+0x38>
 800384c:	f04f 34ff 	mov.w	r4, #4294967295
 8003850:	4620      	mov	r0, r4
 8003852:	bd70      	pop	{r4, r5, r6, pc}
 8003854:	20000144 	.word	0x20000144

08003858 <_malloc_r>:
 8003858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800385c:	1ccd      	adds	r5, r1, #3
 800385e:	f025 0503 	bic.w	r5, r5, #3
 8003862:	3508      	adds	r5, #8
 8003864:	2d0c      	cmp	r5, #12
 8003866:	bf38      	it	cc
 8003868:	250c      	movcc	r5, #12
 800386a:	2d00      	cmp	r5, #0
 800386c:	4607      	mov	r7, r0
 800386e:	db01      	blt.n	8003874 <_malloc_r+0x1c>
 8003870:	42a9      	cmp	r1, r5
 8003872:	d905      	bls.n	8003880 <_malloc_r+0x28>
 8003874:	230c      	movs	r3, #12
 8003876:	2600      	movs	r6, #0
 8003878:	603b      	str	r3, [r7, #0]
 800387a:	4630      	mov	r0, r6
 800387c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003880:	4e2e      	ldr	r6, [pc, #184]	; (800393c <_malloc_r+0xe4>)
 8003882:	f000 f89d 	bl	80039c0 <__malloc_lock>
 8003886:	6833      	ldr	r3, [r6, #0]
 8003888:	461c      	mov	r4, r3
 800388a:	bb34      	cbnz	r4, 80038da <_malloc_r+0x82>
 800388c:	4629      	mov	r1, r5
 800388e:	4638      	mov	r0, r7
 8003890:	f7ff ffc2 	bl	8003818 <sbrk_aligned>
 8003894:	1c43      	adds	r3, r0, #1
 8003896:	4604      	mov	r4, r0
 8003898:	d14d      	bne.n	8003936 <_malloc_r+0xde>
 800389a:	6834      	ldr	r4, [r6, #0]
 800389c:	4626      	mov	r6, r4
 800389e:	2e00      	cmp	r6, #0
 80038a0:	d140      	bne.n	8003924 <_malloc_r+0xcc>
 80038a2:	6823      	ldr	r3, [r4, #0]
 80038a4:	4631      	mov	r1, r6
 80038a6:	4638      	mov	r0, r7
 80038a8:	eb04 0803 	add.w	r8, r4, r3
 80038ac:	f000 f878 	bl	80039a0 <_sbrk_r>
 80038b0:	4580      	cmp	r8, r0
 80038b2:	d13a      	bne.n	800392a <_malloc_r+0xd2>
 80038b4:	6821      	ldr	r1, [r4, #0]
 80038b6:	3503      	adds	r5, #3
 80038b8:	1a6d      	subs	r5, r5, r1
 80038ba:	f025 0503 	bic.w	r5, r5, #3
 80038be:	3508      	adds	r5, #8
 80038c0:	2d0c      	cmp	r5, #12
 80038c2:	bf38      	it	cc
 80038c4:	250c      	movcc	r5, #12
 80038c6:	4638      	mov	r0, r7
 80038c8:	4629      	mov	r1, r5
 80038ca:	f7ff ffa5 	bl	8003818 <sbrk_aligned>
 80038ce:	3001      	adds	r0, #1
 80038d0:	d02b      	beq.n	800392a <_malloc_r+0xd2>
 80038d2:	6823      	ldr	r3, [r4, #0]
 80038d4:	442b      	add	r3, r5
 80038d6:	6023      	str	r3, [r4, #0]
 80038d8:	e00e      	b.n	80038f8 <_malloc_r+0xa0>
 80038da:	6822      	ldr	r2, [r4, #0]
 80038dc:	1b52      	subs	r2, r2, r5
 80038de:	d41e      	bmi.n	800391e <_malloc_r+0xc6>
 80038e0:	2a0b      	cmp	r2, #11
 80038e2:	d916      	bls.n	8003912 <_malloc_r+0xba>
 80038e4:	1961      	adds	r1, r4, r5
 80038e6:	42a3      	cmp	r3, r4
 80038e8:	6025      	str	r5, [r4, #0]
 80038ea:	bf18      	it	ne
 80038ec:	6059      	strne	r1, [r3, #4]
 80038ee:	6863      	ldr	r3, [r4, #4]
 80038f0:	bf08      	it	eq
 80038f2:	6031      	streq	r1, [r6, #0]
 80038f4:	5162      	str	r2, [r4, r5]
 80038f6:	604b      	str	r3, [r1, #4]
 80038f8:	4638      	mov	r0, r7
 80038fa:	f104 060b 	add.w	r6, r4, #11
 80038fe:	f000 f865 	bl	80039cc <__malloc_unlock>
 8003902:	f026 0607 	bic.w	r6, r6, #7
 8003906:	1d23      	adds	r3, r4, #4
 8003908:	1af2      	subs	r2, r6, r3
 800390a:	d0b6      	beq.n	800387a <_malloc_r+0x22>
 800390c:	1b9b      	subs	r3, r3, r6
 800390e:	50a3      	str	r3, [r4, r2]
 8003910:	e7b3      	b.n	800387a <_malloc_r+0x22>
 8003912:	6862      	ldr	r2, [r4, #4]
 8003914:	42a3      	cmp	r3, r4
 8003916:	bf0c      	ite	eq
 8003918:	6032      	streq	r2, [r6, #0]
 800391a:	605a      	strne	r2, [r3, #4]
 800391c:	e7ec      	b.n	80038f8 <_malloc_r+0xa0>
 800391e:	4623      	mov	r3, r4
 8003920:	6864      	ldr	r4, [r4, #4]
 8003922:	e7b2      	b.n	800388a <_malloc_r+0x32>
 8003924:	4634      	mov	r4, r6
 8003926:	6876      	ldr	r6, [r6, #4]
 8003928:	e7b9      	b.n	800389e <_malloc_r+0x46>
 800392a:	230c      	movs	r3, #12
 800392c:	4638      	mov	r0, r7
 800392e:	603b      	str	r3, [r7, #0]
 8003930:	f000 f84c 	bl	80039cc <__malloc_unlock>
 8003934:	e7a1      	b.n	800387a <_malloc_r+0x22>
 8003936:	6025      	str	r5, [r4, #0]
 8003938:	e7de      	b.n	80038f8 <_malloc_r+0xa0>
 800393a:	bf00      	nop
 800393c:	20000140 	.word	0x20000140

08003940 <_realloc_r>:
 8003940:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003944:	4680      	mov	r8, r0
 8003946:	4614      	mov	r4, r2
 8003948:	460e      	mov	r6, r1
 800394a:	b921      	cbnz	r1, 8003956 <_realloc_r+0x16>
 800394c:	4611      	mov	r1, r2
 800394e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003952:	f7ff bf81 	b.w	8003858 <_malloc_r>
 8003956:	b92a      	cbnz	r2, 8003964 <_realloc_r+0x24>
 8003958:	f7ff ff16 	bl	8003788 <_free_r>
 800395c:	4625      	mov	r5, r4
 800395e:	4628      	mov	r0, r5
 8003960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003964:	f000 f838 	bl	80039d8 <_malloc_usable_size_r>
 8003968:	4284      	cmp	r4, r0
 800396a:	4607      	mov	r7, r0
 800396c:	d802      	bhi.n	8003974 <_realloc_r+0x34>
 800396e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003972:	d812      	bhi.n	800399a <_realloc_r+0x5a>
 8003974:	4621      	mov	r1, r4
 8003976:	4640      	mov	r0, r8
 8003978:	f7ff ff6e 	bl	8003858 <_malloc_r>
 800397c:	4605      	mov	r5, r0
 800397e:	2800      	cmp	r0, #0
 8003980:	d0ed      	beq.n	800395e <_realloc_r+0x1e>
 8003982:	42bc      	cmp	r4, r7
 8003984:	4622      	mov	r2, r4
 8003986:	4631      	mov	r1, r6
 8003988:	bf28      	it	cs
 800398a:	463a      	movcs	r2, r7
 800398c:	f7ff fed4 	bl	8003738 <memcpy>
 8003990:	4631      	mov	r1, r6
 8003992:	4640      	mov	r0, r8
 8003994:	f7ff fef8 	bl	8003788 <_free_r>
 8003998:	e7e1      	b.n	800395e <_realloc_r+0x1e>
 800399a:	4635      	mov	r5, r6
 800399c:	e7df      	b.n	800395e <_realloc_r+0x1e>
	...

080039a0 <_sbrk_r>:
 80039a0:	b538      	push	{r3, r4, r5, lr}
 80039a2:	2300      	movs	r3, #0
 80039a4:	4d05      	ldr	r5, [pc, #20]	; (80039bc <_sbrk_r+0x1c>)
 80039a6:	4604      	mov	r4, r0
 80039a8:	4608      	mov	r0, r1
 80039aa:	602b      	str	r3, [r5, #0]
 80039ac:	f7fd fb6e 	bl	800108c <_sbrk>
 80039b0:	1c43      	adds	r3, r0, #1
 80039b2:	d102      	bne.n	80039ba <_sbrk_r+0x1a>
 80039b4:	682b      	ldr	r3, [r5, #0]
 80039b6:	b103      	cbz	r3, 80039ba <_sbrk_r+0x1a>
 80039b8:	6023      	str	r3, [r4, #0]
 80039ba:	bd38      	pop	{r3, r4, r5, pc}
 80039bc:	20000148 	.word	0x20000148

080039c0 <__malloc_lock>:
 80039c0:	4801      	ldr	r0, [pc, #4]	; (80039c8 <__malloc_lock+0x8>)
 80039c2:	f000 b811 	b.w	80039e8 <__retarget_lock_acquire_recursive>
 80039c6:	bf00      	nop
 80039c8:	2000014c 	.word	0x2000014c

080039cc <__malloc_unlock>:
 80039cc:	4801      	ldr	r0, [pc, #4]	; (80039d4 <__malloc_unlock+0x8>)
 80039ce:	f000 b80c 	b.w	80039ea <__retarget_lock_release_recursive>
 80039d2:	bf00      	nop
 80039d4:	2000014c 	.word	0x2000014c

080039d8 <_malloc_usable_size_r>:
 80039d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039dc:	1f18      	subs	r0, r3, #4
 80039de:	2b00      	cmp	r3, #0
 80039e0:	bfbc      	itt	lt
 80039e2:	580b      	ldrlt	r3, [r1, r0]
 80039e4:	18c0      	addlt	r0, r0, r3
 80039e6:	4770      	bx	lr

080039e8 <__retarget_lock_acquire_recursive>:
 80039e8:	4770      	bx	lr

080039ea <__retarget_lock_release_recursive>:
 80039ea:	4770      	bx	lr

080039ec <_init>:
 80039ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ee:	bf00      	nop
 80039f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039f2:	bc08      	pop	{r3}
 80039f4:	469e      	mov	lr, r3
 80039f6:	4770      	bx	lr

080039f8 <_fini>:
 80039f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039fa:	bf00      	nop
 80039fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039fe:	bc08      	pop	{r3}
 8003a00:	469e      	mov	lr, r3
 8003a02:	4770      	bx	lr
