--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Jan 31 13:38:53 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top_mod
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sys_clk_c]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 978.100ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             comm_cnt_i7  (from sys_clk_c +)
   Destination:    FD1P3AY    SP             state_i0  (to sys_clk_c +)

   Delay:                  21.615ns  (29.4% logic, 70.6% route), 13 logic levels.

 Constraint Details:

     21.615ns data_path comm_cnt_i7 to state_i0 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 978.100ns

 Path Details: comm_cnt_i7 to state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              comm_cnt_i7 (from sys_clk_c)
Route         9   e 1.632                                  comm_cnt[7]
LUT4        ---     0.493              B to Z              comm_cnt_7__I_0_203_i13_2_lut_rep_104
Route        15   e 1.811                                  n5035
LUT4        ---     0.493              A to Z              i1_2_lut_rep_86_3_lut_4_lut
Route         2   e 1.141                                  n5017
LUT4        ---     0.493              C to Z              i3871_2_lut_3_lut_4_lut_4_lut
Route         1   e 0.941                                  n4692
LUT4        ---     0.493              C to Z              i1_4_lut
Route         4   e 1.340                                  n2782
LUT4        ---     0.493              C to Z              i1_2_lut_rep_74_3_lut_4_lut
Route         1   e 0.941                                  n5005
LUT4        ---     0.493              C to Z              i7_4_lut
Route         1   e 0.941                                  n16_adj_489
LUT4        ---     0.493              B to Z              i8_4_lut
Route         1   e 0.941                                  n19_adj_465
LUT4        ---     0.493              A to Z              i3903_4_lut
Route         1   e 0.941                                  n4724
LUT4        ---     0.493              B to Z              i2_4_lut_adj_45
Route        13   e 1.803                                  n2777
LUT4        ---     0.493              A to Z              i1_4_lut_adj_41
Route         1   e 0.941                                  n4_adj_471
LUT4        ---     0.493              D to Z              i26_4_lut
Route         1   e 0.941                                  n11_adj_477
LUT4        ---     0.493              C to Z              i1_3_lut
Route         1   e 0.941                                  sys_clk_c_enable_32
                  --------
                   21.615  (29.4% logic, 70.6% route), 13 logic levels.


Passed:  The following path meets requirements by 978.100ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             comm_cnt_i6  (from sys_clk_c +)
   Destination:    FD1P3AY    SP             state_i0  (to sys_clk_c +)

   Delay:                  21.615ns  (29.4% logic, 70.6% route), 13 logic levels.

 Constraint Details:

     21.615ns data_path comm_cnt_i6 to state_i0 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 978.100ns

 Path Details: comm_cnt_i6 to state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              comm_cnt_i6 (from sys_clk_c)
Route         9   e 1.632                                  comm_cnt[6]
LUT4        ---     0.493              A to Z              comm_cnt_7__I_0_203_i13_2_lut_rep_104
Route        15   e 1.811                                  n5035
LUT4        ---     0.493              A to Z              i1_2_lut_rep_86_3_lut_4_lut
Route         2   e 1.141                                  n5017
LUT4        ---     0.493              C to Z              i3871_2_lut_3_lut_4_lut_4_lut
Route         1   e 0.941                                  n4692
LUT4        ---     0.493              C to Z              i1_4_lut
Route         4   e 1.340                                  n2782
LUT4        ---     0.493              C to Z              i1_2_lut_rep_74_3_lut_4_lut
Route         1   e 0.941                                  n5005
LUT4        ---     0.493              C to Z              i7_4_lut
Route         1   e 0.941                                  n16_adj_489
LUT4        ---     0.493              B to Z              i8_4_lut
Route         1   e 0.941                                  n19_adj_465
LUT4        ---     0.493              A to Z              i3903_4_lut
Route         1   e 0.941                                  n4724
LUT4        ---     0.493              B to Z              i2_4_lut_adj_45
Route        13   e 1.803                                  n2777
LUT4        ---     0.493              A to Z              i1_4_lut_adj_41
Route         1   e 0.941                                  n4_adj_471
LUT4        ---     0.493              D to Z              i26_4_lut
Route         1   e 0.941                                  n11_adj_477
LUT4        ---     0.493              C to Z              i1_3_lut
Route         1   e 0.941                                  sys_clk_c_enable_32
                  --------
                   21.615  (29.4% logic, 70.6% route), 13 logic levels.


Passed:  The following path meets requirements by 978.182ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             comm_cnt_i7  (from sys_clk_c +)
   Destination:    FD1P3AY    SP             state_i0  (to sys_clk_c +)

   Delay:                  21.533ns  (29.5% logic, 70.5% route), 13 logic levels.

 Constraint Details:

     21.533ns data_path comm_cnt_i7 to state_i0 meets
    1000.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 999.715ns) by 978.182ns

 Path Details: comm_cnt_i7 to state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              comm_cnt_i7 (from sys_clk_c)
Route         9   e 1.632                                  comm_cnt[7]
LUT4        ---     0.493              B to Z              comm_cnt_7__I_0_203_i13_2_lut_rep_104
Route        15   e 1.811                                  n5035
LUT4        ---     0.493              B to Z              comm_cnt_7__I_0_222_i15_2_lut_3_lut_4_lut
Route         3   e 1.258                                  n15_adj_482
LUT4        ---     0.493              C to Z              i3909_4_lut
Route         1   e 0.941                                  n4730
LUT4        ---     0.493              B to Z              i3_4_lut_adj_27
Route         2   e 1.141                                  n4682
LUT4        ---     0.493              A to Z              i5_4_lut_adj_53
Route         1   e 0.941                                  n14_adj_490
LUT4        ---     0.493              B to Z              i7_4_lut
Route         1   e 0.941                                  n16_adj_489
LUT4        ---     0.493              B to Z              i8_4_lut
Route         1   e 0.941                                  n19_adj_465
LUT4        ---     0.493              A to Z              i3903_4_lut
Route         1   e 0.941                                  n4724
LUT4        ---     0.493              B to Z              i2_4_lut_adj_45
Route        13   e 1.803                                  n2777
LUT4        ---     0.493              A to Z              i1_4_lut_adj_41
Route         1   e 0.941                                  n4_adj_471
LUT4        ---     0.493              D to Z              i26_4_lut
Route         1   e 0.941                                  n11_adj_477
LUT4        ---     0.493              C to Z              i1_3_lut
Route         1   e 0.941                                  sys_clk_c_enable_32
                  --------
                   21.533  (29.5% logic, 70.5% route), 13 logic levels.

Report: 21.900 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sys_clk_c]               |  1000.000 ns|    21.900 ns|    13  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  6197 paths, 378 nets, and 1061 connections (99.1% coverage)


Peak memory: 72204288 bytes, TRCE: 2854912 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
