clk_division.v,verilog,xil_defaultlib,../../../../project_13.srcs/sources_1/ip/Clk_Division_0/clk_division.v,
Clk_Division_0.v,verilog,xil_defaultlib,../../../../project_13.srcs/sources_1/ip/Clk_Division_0/sim/Clk_Division_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
