/// Auto-generated register definitions for STK
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f4::stm32f407::stk {

// ============================================================================
// STK - SysTick timer
// Base Address: 0xE000E010
// ============================================================================

/// STK Register Structure
struct STK_Registers {

    /// SysTick control and status
          register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CTRL;

    /// SysTick reload value register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LOAD;

    /// SysTick current value register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t VAL;

    /// SysTick calibration value
          register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CALIB;
};

static_assert(sizeof(STK_Registers) >= 16, "STK_Registers size mismatch");

/// STK peripheral instance
constexpr STK_Registers* STK = 
    reinterpret_cast<STK_Registers*>(0xE000E010);

}  // namespace alloy::hal::st::stm32f4::stm32f407::stk
