// Seed: 3233848156
module module_0 (
    output id_0,
    input id_1,
    output logic id_2,
    input reg id_3,
    output id_4,
    output id_5,
    output logic id_6,
    input id_7
);
  logic id_8 = 1;
  always @(negedge id_1) id_0 <= id_3;
  assign id_8 = 1;
  assign id_4 = 1;
  logic id_9;
  assign id_5 = 1;
  logic id_10;
  assign id_8 = id_9;
  logic id_11;
  logic id_12, id_13;
endmodule
