{
    "version": "0.0-3702-g73f291dc",
    "description": "Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, and formatter.",
    "homepage": "https://github.com/chipsalliance/verible",
    "license": "Apache-2.0",
    "url": "https://github.com/chipsalliance/verible/releases/download/v0.0-3702-g73f291dc/verible-v0.0-3702-g73f291dc-win64.zip",
    "hash": "9c9018d07944debafcf857f440f14f34e576961ea1f85228aa0f77e73b2d46ba",
    "extract_dir": "verible-v0.0-3702-g73f291dc-win64",
    "bin": [
        "verible-patch-tool.exe",
        "verible-verilog-diff.exe",
        "verible-verilog-format.exe",
        "verible-verilog-kythe-extractor.exe",
        "verible-verilog-kythe-kzip-writer.exe",
        "verible-verilog-lint.exe",
        "verible-verilog-ls.exe",
        "verible-verilog-obfuscate.exe",
        "verible-verilog-preprocessor.exe",
        "verible-verilog-project.exe",
        "verible-verilog-syntax.exe"
    ],
    "checkver": {
        "url": "https://github.com/chipsalliance/verible/releases/latest",
        "regex": "([\\d.]+)-([0-9]{4})-(g[0-9a-z]{8})",
        "replace": "${1}-${2}-${3}"
    },
    "autoupdate": {
        "url": "https://github.com/chipsalliance/verible/releases/download/v$version/verible-v$version-win64.zip",
        "extract_dir": "verible-v$version-win64"
    }
}
