# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do parte2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2 {C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:33 on Apr 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2" C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/parte2.v 
# -- Compiling module parte2
# 
# Top level modules:
# 	parte2
# End time: 16:27:33 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2 {C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:33 on Apr 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2" C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/memory.v 
# -- Compiling module memory
# 
# Top level modules:
# 	memory
# End time: 16:27:34 on Apr 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2 {C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:34 on Apr 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2" C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/counter.v 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 16:27:34 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2 {C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:34 on Apr 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2" C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/cache.v 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 16:27:34 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2 {C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:36 on Apr 13,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2" C:/Users/felip/Desktop/CEFET/Materias/AOC2/LAOC2/pratica4/computer_architecture_snooping/parte2/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 16:27:36 on Apr 13,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim -gui -l msim_transcript work.parte2
# vsim -gui -l msim_transcript work.parte2 
# Start time: 16:27:52 on Apr 13,2021
# Loading work.parte2
# Loading work.counter
# Loading work.cache
# Loading work.memory
# Loading work.bus
add wave -position end  sim:/parte2/Instruc
wave create -driver freeze -pattern constant -value 0000000000 -range 9 0 -starttime 0ps -endtime 300ps sim:/parte2/Instruc
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
force -freeze sim:/parte2/clock 1 0, 0 {50 ps} -r 100
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ps -dutycycle 50 -starttime 0ps -endtime 2000ps sim:/parte2/clock
wave create -driver freeze -pattern constant -value 0010000000 -range 9 0 -starttime 301ps -endtime 600ps sim:/parte2/Instruc
# /parte2/Instruc already exists in the wave, cannot add twice
# Usage: wave create -pattern <clock|constant|random|repeater|counter|none> <args>
# See Command Reference manual for pattern specific <args>
wave modify -driver freeze -pattern constant -value 0010000000 -range 9 0 -starttime 301ps -endtime 600ps Edit:/parte2/Instruc
add wave  \
sim:/parte2/Instruc
add wave -position insertpoint  \
sim:/parte2/Instruc
# End time: 16:35:03 on Apr 13,2021, Elapsed time: 0:07:11
# Errors: 1, Warnings: 0
