
                             Synplify (R) Premier 

                Version O-2018.09-SP1 for RHEL64 - Nov 27, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Starting:    /vol/synopsys/fpga/O-2018.09-SP1/linux_a_64/mbin/synplify
Install:     /vol/synopsys/fpga/O-2018.09-SP1
Hostname:    joker.ece.northwestern.edu
Date:        Fri Mar  8 14:35:02 2024
Version:     O-2018.09-SP1

Arguments:   -product synplify_premier
ProductType: synplify_premier

License checkout: synplifypremierdp
License: synplifypremierdp from server synopsyslm.ece.northwestern.edu (Using premium license)
Licensed Vendor: All FPGA
License Option: ident



/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/arctan.prjlog file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/Sub.srr"
Running: rev_1 in foreground

Running arctan|rev_1

Running Flow: compile (Compile) on arctan|rev_1
# Fri Mar  8 14:36:43 2024

Running Flow: compile_flow (Compile Process) on arctan|rev_1
# Fri Mar  8 14:36:43 2024
License granted for 4 parallel jobs

Running: compiler (Compile Input) on arctan|rev_1
# Fri Mar  8 14:36:43 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/Sub_comp.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/Sub.srs

compiler completed
# Fri Mar  8 14:36:48 2024

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on arctan|rev_1
# Fri Mar  8 14:36:48 2024

multi_srs_gen completed
# Fri Mar  8 14:36:49 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/Sub_mult.srs to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/Sub.srs
Complete: Compile Process on arctan|rev_1

Running: premap (Premap) on arctan|rev_1
# Fri Mar  8 14:36:49 2024

premap completed with warnings
# Fri Mar  8 14:36:51 2024

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on arctan|rev_1

Running Flow: map (Map) on arctan|rev_1
# Fri Mar  8 14:36:51 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on arctan|rev_1
# Fri Mar  8 14:36:51 2024
Copied /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synwork/Sub_m.srm to /home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/Sub.srm
fpga_mapper exited with errors
Job failed on: arctan|rev_1

Job: "fpga_mapper" terminated with error status: 2
See log file: "/home/ted4152/Winter24/FPGA/387Final/implmentation/sv/rev_1/synlog/Sub_fpga_mapper.srr"
# Fri Mar  8 14:38:03 2024

Return Code: 2
Run Time:00h:01m:12s
Complete: Map on arctan|rev_1
Complete: Logic Synthesis on arctan|rev_1
2exit status=2
License checkin: synplifypremierdp
