read_verilog ../top_dff.v
synth -top top
proc
flatten
opt
expose -dff

