/*
 * Copyright (C) 2018 Marvell International Ltd.
 *
 * SPDX-License-Identifier:    GPL-2.0
 * https://spdx.org/licenses
 */

#include "cn9130-db.dtsi"

/ {
	model = "Model: Marvell CN9130 development board (CP NOR) setup(A)";
	compatible = "marvell,cn9130-db-A", "marvell,armada-ap807-quad",
		     "marvell,armada-ap807";

	chosen {
		stdout-path = "serial0:115200n8";
	};

	aliases {
		i2c0 = &cp0_i2c0;
		ethernet0 = &cp0_eth0;
		ethernet1 = &cp0_eth1;
		ethernet2 = &cp0_eth2;
	};

	memory@00000000 {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x80000000>;
	};
};

&uart0 {
	status = "okay";
};

/* on-board eMMC - U9 */
&ap_sdhci0 {
	pinctrl-names = "default";
	bus-width = <8>;
	status = "okay";
	mmc-ddr-1_8v;
	mmc-hs400-1_8v;
/*	vqmmc-supply = <&ap0_reg_sd_vccq>;*/
};

&cp0_eth0 {
led-active = <92 1>; /* NUM Active_low */
led-link-10G = <93 1>;
led-link-1G = <94 1>;
/*
comphy_settings_num = <2>;
comphy_settings = <0x834 0x49D6>,
					<0xC40 0xF2BF>;
*/
};

&cp0_qnap_comphy_settings {
	status = "okay";
	comphy_settings = 
					/* SATA */
					<0xF2122844 0x4958>,
					<0xF2122C50 0xf0fe>,
					<0xF212283C 0x4958>,
					<0xF2122834 0x4958>,
					/* PCIE */
					<0xF2125844 0x0CF2>,
					/* HS-SGMII */
					<0xF2121834 0x48F2>;
					/* SFP */
					/* <0xF2124834 0x49D6>, */
					/* <0xF2124C40 0xF2BF>; */
};

&cp0_uart0 {
	status = "okay";
};

&cp0_rtc {
	status = "disabled";
};

&cp0_i2c0 {
	pinctrl-names = "default";
	pinctrl-0 = <&cp0_i2c0_pins>;
	status = "okay";
	clock-frequency = <100000>;
	rtc@32 {
		compatible = "epson,rx8130";
		reg = <0x32>;
		wakeup-source;
        trickle-diode-disable;
	};
};

&cp0_spi0 {
	status = "okay";
};

&cp0_spi1 {
	pinctrl-names = "default";
	pinctrl-0 = <&cp0_spi0_pins>;
	reg = <0x700680 0x50>,		/* control */
	      <0x2000000 0x1000000>;	/* CS0 */
	status = "okay";

	spi-flash@0 {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "jedec,spi-nor";
		reg = <0x0>;
		/* On-board MUX does not allow higher frequencies */
		spi-max-frequency = <40000000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "U-Boot";
				reg = <0x0 0x3E0000>;
			};

			partition@3F0000 {
				label = "U-boot Env";
				reg = <0x3F0000 0x10000>;
			};

			partition@400000 {
				label = "ALL partition";
				reg = <0x0 0x400000>;
			};
		};
	};
};

&cp0_pcie2 {
	status = "okay";
	num-lanes = <1>;
	num-viewport = <8>;
	/* Generic PHY, providing serdes lanes */
	phys = <&cp0_comphy5 2>;
};

&cp0_sata0 {
	status = "okay";
	sata-port@0 {
		status = "okay";
		phys = <&cp0_comphy2 0>;
	};
	sata-port@1 {
		status = "okay";
		phys = <&cp0_comphy0 1>;
	};
};

&cp0_xmdio {
	status = "okay";
	nbaset_phy0: ethernet-phy@0 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <0>;
	};
	nbaset_phy1: ethernet-phy@1 {
		compatible = "ethernet-phy-ieee802.3-c45";
		reg = <1>;
	};
};



&cp0_usb3_0 {
	status = "okay";
	/*
	usb-phy = <&cp0_usb3_0_phy0>;
	phy-names = "usb";
	*/
};

&cp0_usb3_1 {
	status = "okay";
	/*
	usb-phy = <&cp0_usb3_0_phy1>;
	phy-names = "usb";
	*/
};

