-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
-- Date        : Thu Apr 18 18:12:08 2024
-- Host        : SamCheung running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {c:/Users/Winte/OneDrive/Documents/College Textbooks and Materials/2024
--               Senior
--               Spring/Embedded/Labs/Lab5v2/Lab5v2.gen/sources_1/bd/uproc_top_level/ip/uproc_top_level_controls_0_0/uproc_top_level_controls_0_0_sim_netlist.vhdl}
-- Design      : uproc_top_level_controls_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity uproc_top_level_controls_0_0_controls is
  port (
    irAddr : out STD_LOGIC_VECTOR ( 13 downto 0 );
    rID1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rID2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    regwD1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    fbAddr1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fbDout1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dAddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aluA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aluB : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aluOp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    charSend : out STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_enR1 : out STD_LOGIC;
    fbWr_en : out STD_LOGIC;
    send : out STD_LOGIC;
    en : in STD_LOGIC;
    regrD2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    regrD1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clk : in STD_LOGIC;
    irWord : in STD_LOGIC_VECTOR ( 30 downto 0 );
    newchar : in STD_LOGIC;
    ready : in STD_LOGIC;
    aluResult : in STD_LOGIC_VECTOR ( 15 downto 0 );
    d_In : in STD_LOGIC_VECTOR ( 15 downto 0 );
    charRec : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of uproc_top_level_controls_0_0_controls : entity is "controls";
end uproc_top_level_controls_0_0_controls;

architecture STRUCTURE of uproc_top_level_controls_0_0_controls is
  signal \FSM_onehot_curr[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[11]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[12]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[16]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[17]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[18]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[19]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[20]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[24]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[25]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[26]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[27]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[27]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[27]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[28]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[29]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[30]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[30]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[7]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr[9]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[15]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[16]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[17]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[18]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[19]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[21]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[22]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[23]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[24]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[25]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[26]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[27]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[28]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[29]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[30]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[31]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_curr_reg_n_0_[9]\ : STD_LOGIC;
  signal aluOp0 : STD_LOGIC;
  signal aluRes : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal aluRes0 : STD_LOGIC;
  signal \aluRes[0]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[10]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[11]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[12]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[13]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[14]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[15]_i_3_n_0\ : STD_LOGIC;
  signal \aluRes[1]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[2]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[3]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[4]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[5]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[6]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[7]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[7]_i_3_n_0\ : STD_LOGIC;
  signal \aluRes[8]_i_2_n_0\ : STD_LOGIC;
  signal \aluRes[9]_i_2_n_0\ : STD_LOGIC;
  signal aluRes_1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal charSend0 : STD_LOGIC;
  signal \curr1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \curr1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \curr1_carry__0_n_2\ : STD_LOGIC;
  signal \curr1_carry__0_n_3\ : STD_LOGIC;
  signal curr1_carry_i_1_n_0 : STD_LOGIC;
  signal curr1_carry_i_2_n_0 : STD_LOGIC;
  signal curr1_carry_i_3_n_0 : STD_LOGIC;
  signal curr1_carry_i_4_n_0 : STD_LOGIC;
  signal curr1_carry_n_0 : STD_LOGIC;
  signal curr1_carry_n_1 : STD_LOGIC;
  signal curr1_carry_n_2 : STD_LOGIC;
  signal curr1_carry_n_3 : STD_LOGIC;
  signal fbDout10 : STD_LOGIC;
  signal \^fbwr_en\ : STD_LOGIC;
  signal fbWr_en_i_1_n_0 : STD_LOGIC;
  signal imm : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal imm0 : STD_LOGIC;
  signal \imm_reg_n_0_[0]\ : STD_LOGIC;
  signal \imm_reg_n_0_[10]\ : STD_LOGIC;
  signal \imm_reg_n_0_[11]\ : STD_LOGIC;
  signal \imm_reg_n_0_[12]\ : STD_LOGIC;
  signal \imm_reg_n_0_[13]\ : STD_LOGIC;
  signal \imm_reg_n_0_[14]\ : STD_LOGIC;
  signal \imm_reg_n_0_[15]\ : STD_LOGIC;
  signal \imm_reg_n_0_[1]\ : STD_LOGIC;
  signal \imm_reg_n_0_[2]\ : STD_LOGIC;
  signal \imm_reg_n_0_[3]\ : STD_LOGIC;
  signal \imm_reg_n_0_[4]\ : STD_LOGIC;
  signal \imm_reg_n_0_[5]\ : STD_LOGIC;
  signal \imm_reg_n_0_[6]\ : STD_LOGIC;
  signal \imm_reg_n_0_[7]\ : STD_LOGIC;
  signal \imm_reg_n_0_[8]\ : STD_LOGIC;
  signal \imm_reg_n_0_[9]\ : STD_LOGIC;
  signal in11 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal in17 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal in3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal instruction : STD_LOGIC;
  signal instruction0 : STD_LOGIC;
  signal \instruction_reg_n_0_[10]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[17]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[18]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[19]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[1]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[20]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[21]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[22]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[23]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[24]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[25]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[26]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[2]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[3]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[4]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[5]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[6]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[7]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[8]\ : STD_LOGIC;
  signal \instruction_reg_n_0_[9]\ : STD_LOGIC;
  signal \^iraddr\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal op : STD_LOGIC;
  signal op0 : STD_LOGIC;
  signal \op_reg_n_0_[0]\ : STD_LOGIC;
  signal \op_reg_n_0_[1]\ : STD_LOGIC;
  signal \op_reg_n_0_[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pc : STD_LOGIC;
  signal pc0 : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal rID10 : STD_LOGIC;
  signal \rID1[0]_i_1_n_0\ : STD_LOGIC;
  signal \rID1[0]_i_2_n_0\ : STD_LOGIC;
  signal \rID1[1]_i_1_n_0\ : STD_LOGIC;
  signal \rID1[2]_i_1_n_0\ : STD_LOGIC;
  signal \rID1[3]_i_1_n_0\ : STD_LOGIC;
  signal \rID1[4]_i_2_n_0\ : STD_LOGIC;
  signal \rID1[4]_i_3_n_0\ : STD_LOGIC;
  signal rID20 : STD_LOGIC;
  signal \rID2[0]_i_1_n_0\ : STD_LOGIC;
  signal \rID2[1]_i_1_n_0\ : STD_LOGIC;
  signal \rID2[2]_i_1_n_0\ : STD_LOGIC;
  signal \rID2[3]_i_1_n_0\ : STD_LOGIC;
  signal \rID2[4]_i_2_n_0\ : STD_LOGIC;
  signal reg10 : STD_LOGIC;
  signal \reg1[0]_i_1_n_0\ : STD_LOGIC;
  signal \reg1[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg1[4]_i_1_n_0\ : STD_LOGIC;
  signal \reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg1_reg_n_0_[4]\ : STD_LOGIC;
  signal regv1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal regv10 : STD_LOGIC;
  signal regv2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal regv20 : STD_LOGIC;
  signal \regv2[15]_i_3_n_0\ : STD_LOGIC;
  signal \regv2_reg_n_0_[0]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[10]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[11]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[12]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[13]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[14]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[15]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[1]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[2]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[3]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[4]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[5]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[6]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[7]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[8]\ : STD_LOGIC;
  signal \regv2_reg_n_0_[9]\ : STD_LOGIC;
  signal regwD10 : STD_LOGIC;
  signal regwD1_2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^send\ : STD_LOGIC;
  signal send_i_1_n_0 : STD_LOGIC;
  signal temp : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal temp0 : STD_LOGIC;
  signal \temp0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \temp0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \temp0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \temp0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \temp0_carry__0_n_0\ : STD_LOGIC;
  signal \temp0_carry__0_n_1\ : STD_LOGIC;
  signal \temp0_carry__0_n_2\ : STD_LOGIC;
  signal \temp0_carry__0_n_3\ : STD_LOGIC;
  signal \temp0_carry__0_n_4\ : STD_LOGIC;
  signal \temp0_carry__0_n_5\ : STD_LOGIC;
  signal \temp0_carry__0_n_6\ : STD_LOGIC;
  signal \temp0_carry__0_n_7\ : STD_LOGIC;
  signal \temp0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \temp0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \temp0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \temp0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \temp0_carry__1_n_0\ : STD_LOGIC;
  signal \temp0_carry__1_n_1\ : STD_LOGIC;
  signal \temp0_carry__1_n_2\ : STD_LOGIC;
  signal \temp0_carry__1_n_3\ : STD_LOGIC;
  signal \temp0_carry__1_n_4\ : STD_LOGIC;
  signal \temp0_carry__1_n_5\ : STD_LOGIC;
  signal \temp0_carry__1_n_6\ : STD_LOGIC;
  signal \temp0_carry__1_n_7\ : STD_LOGIC;
  signal \temp0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \temp0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \temp0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \temp0_carry__2_n_2\ : STD_LOGIC;
  signal \temp0_carry__2_n_3\ : STD_LOGIC;
  signal \temp0_carry__2_n_5\ : STD_LOGIC;
  signal \temp0_carry__2_n_6\ : STD_LOGIC;
  signal \temp0_carry__2_n_7\ : STD_LOGIC;
  signal temp0_carry_i_1_n_0 : STD_LOGIC;
  signal temp0_carry_i_2_n_0 : STD_LOGIC;
  signal temp0_carry_i_3_n_0 : STD_LOGIC;
  signal temp0_carry_i_4_n_0 : STD_LOGIC;
  signal temp0_carry_n_0 : STD_LOGIC;
  signal temp0_carry_n_1 : STD_LOGIC;
  signal temp0_carry_n_2 : STD_LOGIC;
  signal temp0_carry_n_3 : STD_LOGIC;
  signal temp0_carry_n_4 : STD_LOGIC;
  signal temp0_carry_n_5 : STD_LOGIC;
  signal temp0_carry_n_6 : STD_LOGIC;
  signal temp0_carry_n_7 : STD_LOGIC;
  signal temp_0 : STD_LOGIC;
  signal \^wr_enr1\ : STD_LOGIC;
  signal wr_enR1_i_1_n_0 : STD_LOGIC;
  signal wr_enR1_i_2_n_0 : STD_LOGIC;
  signal NLW_curr1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_curr1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_curr1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_temp0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_temp0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_curr[16]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FSM_onehot_curr[24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \FSM_onehot_curr[25]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \FSM_onehot_curr[27]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_onehot_curr[7]_i_2\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[0]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[10]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[11]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[12]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[13]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[14]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[15]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[16]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[17]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[18]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[19]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[1]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[20]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[21]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[22]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[23]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[24]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[25]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[26]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[27]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[28]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[29]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[2]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[30]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[31]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[3]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[4]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[5]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[6]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[7]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[8]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_curr_reg[9]\ : label is "recv:00000000000000000000000010000000,clrscr:00100000000000000000000000000000,jal:00010000000000000000000000000000,jr:00000000000000000000000001000000,store:00001000000000000000000000000000,equals:00000000000000100000000000000000,send2:00000000000000000000100000000000,decode3:00000000000000000000000000001000,decode2:00000000000000000000000000000100,send1:00000000000000000000010000000000,wpix:00000000000000000000001000000000,jmp:00000100000000000000000000000000,sw:00000001000000000000000000000000,decode1:00000000000000000000000000000010,lw2:00000000001000000000000000000000,calc4:00000000000000001000000000000000,fetch:00000000000000000000000000000001,lw1:00000000000100000000000000000000,calc3:00000000000000000100000000000000,lw4:00000000100000000000000000000000,lw3:00000000010000000000000000000000,jops:00000010000000000000000000000000,iops:00000000000000010000000000000000,ori:00000000000010000000000000000000,calc2:00000000000000000010000000000000,finish2:10000000000000000000000000000000,nequals:00000000000001000000000000000000,finish1:01000000000000000000000000000000,calc1:00000000000000000001000000000000,rops:00000000000000000000000000100000,decode4:00000000000000000000000000010000,rpix:00000000000000000000000100000000";
  attribute SOFT_HLUTNM of \aluRes[7]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \imm[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \imm[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \imm[11]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \imm[12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \imm[13]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \imm[14]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \imm[15]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \imm[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \imm[2]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \imm[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \imm[4]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \imm[5]_i_1\ : label is "soft_lutpair3";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of plusOp_carry : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \plusOp_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \rID1[4]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \reg1[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \regv2[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \regwD1[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \regwD1[13]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \regwD1[14]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \regwD1[15]_i_2\ : label is "soft_lutpair10";
  attribute ADDER_THRESHOLD of temp0_carry : label is 35;
  attribute ADDER_THRESHOLD of \temp0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \temp0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \temp0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of wr_enR1_i_2 : label is "soft_lutpair2";
begin
  fbWr_en <= \^fbwr_en\;
  irAddr(13 downto 0) <= \^iraddr\(13 downto 0);
  send <= \^send\;
  wr_enR1 <= \^wr_enr1\;
\FSM_onehot_curr[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \op_reg_n_0_[2]\,
      I1 => \op_reg_n_0_[0]\,
      I2 => \op_reg_n_0_[1]\,
      I3 => in3(1),
      I4 => in3(0),
      I5 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => \FSM_onehot_curr[10]_i_1_n_0\
    );
\FSM_onehot_curr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ready,
      I1 => \FSM_onehot_curr_reg_n_0_[11]\,
      I2 => \FSM_onehot_curr_reg_n_0_[10]\,
      O => \FSM_onehot_curr[11]_i_1_n_0\
    );
\FSM_onehot_curr[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000700FF00FF00"
    )
        port map (
      I0 => \op_reg_n_0_[0]\,
      I1 => \op_reg_n_0_[1]\,
      I2 => \op_reg_n_0_[2]\,
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      I4 => in3(1),
      I5 => in3(0),
      O => \FSM_onehot_curr[12]_i_1_n_0\
    );
\FSM_onehot_curr[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[4]\,
      I1 => in3(1),
      I2 => in3(0),
      O => \FSM_onehot_curr[16]_i_1_n_0\
    );
\FSM_onehot_curr[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => in3(1),
      I1 => \op_reg_n_0_[2]\,
      I2 => in3(0),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      I4 => \op_reg_n_0_[0]\,
      I5 => \op_reg_n_0_[1]\,
      O => \FSM_onehot_curr[17]_i_1_n_0\
    );
\FSM_onehot_curr[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => in3(1),
      I1 => \op_reg_n_0_[2]\,
      I2 => in3(0),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      I4 => \op_reg_n_0_[0]\,
      I5 => \op_reg_n_0_[1]\,
      O => \FSM_onehot_curr[18]_i_1_n_0\
    );
\FSM_onehot_curr[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => in3(1),
      I1 => \op_reg_n_0_[2]\,
      I2 => in3(0),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      I4 => \op_reg_n_0_[1]\,
      I5 => \op_reg_n_0_[0]\,
      O => \FSM_onehot_curr[19]_i_1_n_0\
    );
\FSM_onehot_curr[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => in3(1),
      I1 => \op_reg_n_0_[2]\,
      I2 => in3(0),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      I4 => \op_reg_n_0_[1]\,
      I5 => \op_reg_n_0_[0]\,
      O => \FSM_onehot_curr[20]_i_1_n_0\
    );
\FSM_onehot_curr[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => in3(0),
      I1 => \op_reg_n_0_[2]\,
      I2 => in3(1),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => \FSM_onehot_curr[24]_i_1_n_0\
    );
\FSM_onehot_curr[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[4]\,
      I1 => in3(1),
      I2 => in3(0),
      O => \FSM_onehot_curr[25]_i_1_n_0\
    );
\FSM_onehot_curr[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \op_reg_n_0_[0]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \op_reg_n_0_[2]\,
      I3 => in3(1),
      I4 => \op_reg_n_0_[1]\,
      I5 => in3(0),
      O => \FSM_onehot_curr[26]_i_1_n_0\
    );
\FSM_onehot_curr[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \FSM_onehot_curr[27]_i_2_n_0\,
      I1 => \FSM_onehot_curr[27]_i_3_n_0\,
      I2 => newchar,
      I3 => \FSM_onehot_curr_reg_n_0_[7]\,
      O => \FSM_onehot_curr[27]_i_1_n_0\
    );
\FSM_onehot_curr[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[18]\,
      I1 => \FSM_onehot_curr_reg_n_0_[8]\,
      I2 => \FSM_onehot_curr_reg_n_0_[23]\,
      I3 => \FSM_onehot_curr_reg_n_0_[6]\,
      O => \FSM_onehot_curr[27]_i_2_n_0\
    );
\FSM_onehot_curr[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[19]\,
      I1 => \FSM_onehot_curr_reg_n_0_[15]\,
      I2 => \FSM_onehot_curr_reg_n_0_[26]\,
      I3 => \FSM_onehot_curr_reg_n_0_[17]\,
      I4 => \curr1_carry__0_n_2\,
      O => \FSM_onehot_curr[27]_i_3_n_0\
    );
\FSM_onehot_curr[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[25]\,
      I1 => \op_reg_n_0_[0]\,
      I2 => \op_reg_n_0_[2]\,
      I3 => in3(1),
      I4 => \op_reg_n_0_[1]\,
      I5 => in3(0),
      O => \FSM_onehot_curr[28]_i_1_n_0\
    );
\FSM_onehot_curr[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => \op_reg_n_0_[2]\,
      I1 => in3(1),
      I2 => \op_reg_n_0_[1]\,
      I3 => in3(0),
      I4 => \FSM_onehot_curr_reg_n_0_[25]\,
      O => \FSM_onehot_curr[29]_i_1_n_0\
    );
\FSM_onehot_curr[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAEAE"
    )
        port map (
      I0 => \FSM_onehot_curr[30]_i_2_n_0\,
      I1 => \FSM_onehot_curr_reg_n_0_[17]\,
      I2 => \curr1_carry__0_n_2\,
      I3 => ready,
      I4 => \FSM_onehot_curr_reg_n_0_[11]\,
      O => \FSM_onehot_curr[30]_i_1_n_0\
    );
\FSM_onehot_curr[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[9]\,
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => \FSM_onehot_curr_reg_n_0_[24]\,
      I3 => \FSM_onehot_curr_reg_n_0_[28]\,
      I4 => \FSM_onehot_curr_reg_n_0_[29]\,
      O => \FSM_onehot_curr[30]_i_2_n_0\
    );
\FSM_onehot_curr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[4]\,
      I1 => in3(1),
      O => \FSM_onehot_curr[5]_i_1_n_0\
    );
\FSM_onehot_curr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \op_reg_n_0_[1]\,
      I1 => \op_reg_n_0_[0]\,
      I2 => \op_reg_n_0_[2]\,
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      I4 => in3(0),
      I5 => in3(1),
      O => \FSM_onehot_curr[6]_i_1_n_0\
    );
\FSM_onehot_curr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0202"
    )
        port map (
      I0 => \FSM_onehot_curr[7]_i_2_n_0\,
      I1 => \op_reg_n_0_[0]\,
      I2 => \op_reg_n_0_[1]\,
      I3 => newchar,
      I4 => \FSM_onehot_curr_reg_n_0_[7]\,
      O => \FSM_onehot_curr[7]_i_1_n_0\
    );
\FSM_onehot_curr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => in3(1),
      I1 => in3(0),
      I2 => \FSM_onehot_curr_reg_n_0_[5]\,
      I3 => \op_reg_n_0_[2]\,
      O => \FSM_onehot_curr[7]_i_2_n_0\
    );
\FSM_onehot_curr[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \op_reg_n_0_[2]\,
      I1 => \FSM_onehot_curr_reg_n_0_[5]\,
      I2 => in3(0),
      I3 => in3(1),
      I4 => \op_reg_n_0_[1]\,
      I5 => \op_reg_n_0_[0]\,
      O => \FSM_onehot_curr[8]_i_1_n_0\
    );
\FSM_onehot_curr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \op_reg_n_0_[0]\,
      I1 => \op_reg_n_0_[1]\,
      I2 => \op_reg_n_0_[2]\,
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      I4 => in3(0),
      I5 => in3(1),
      O => \FSM_onehot_curr[9]_i_1_n_0\
    );
\FSM_onehot_curr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr_reg_n_0_[31]\,
      Q => pc,
      R => '0'
    );
\FSM_onehot_curr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[10]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[10]\,
      R => '0'
    );
\FSM_onehot_curr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[11]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[11]\,
      R => '0'
    );
\FSM_onehot_curr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[12]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[12]\,
      R => '0'
    );
\FSM_onehot_curr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr_reg_n_0_[12]\,
      Q => \FSM_onehot_curr_reg_n_0_[13]\,
      R => '0'
    );
\FSM_onehot_curr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr_reg_n_0_[13]\,
      Q => \FSM_onehot_curr_reg_n_0_[14]\,
      R => '0'
    );
\FSM_onehot_curr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr_reg_n_0_[14]\,
      Q => \FSM_onehot_curr_reg_n_0_[15]\,
      R => '0'
    );
\FSM_onehot_curr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[16]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[16]\,
      R => '0'
    );
\FSM_onehot_curr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[17]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[17]\,
      R => '0'
    );
\FSM_onehot_curr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[18]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[18]\,
      R => '0'
    );
\FSM_onehot_curr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[19]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[19]\,
      R => '0'
    );
\FSM_onehot_curr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => pc,
      Q => instruction,
      R => '0'
    );
\FSM_onehot_curr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[20]_i_1_n_0\,
      Q => temp_0,
      R => '0'
    );
\FSM_onehot_curr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => temp_0,
      Q => \FSM_onehot_curr_reg_n_0_[21]\,
      R => '0'
    );
\FSM_onehot_curr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr_reg_n_0_[21]\,
      Q => \FSM_onehot_curr_reg_n_0_[22]\,
      R => '0'
    );
\FSM_onehot_curr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr_reg_n_0_[22]\,
      Q => \FSM_onehot_curr_reg_n_0_[23]\,
      R => '0'
    );
\FSM_onehot_curr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[24]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[24]\,
      R => '0'
    );
\FSM_onehot_curr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[25]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[25]\,
      R => '0'
    );
\FSM_onehot_curr_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[26]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[26]\,
      R => '0'
    );
\FSM_onehot_curr_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[27]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[27]\,
      R => '0'
    );
\FSM_onehot_curr_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[28]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[28]\,
      R => '0'
    );
\FSM_onehot_curr_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[29]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[29]\,
      R => '0'
    );
\FSM_onehot_curr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => instruction,
      Q => \FSM_onehot_curr_reg_n_0_[2]\,
      R => '0'
    );
\FSM_onehot_curr_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[30]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[30]\,
      R => '0'
    );
\FSM_onehot_curr_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr_reg_n_0_[30]\,
      Q => \FSM_onehot_curr_reg_n_0_[31]\,
      R => '0'
    );
\FSM_onehot_curr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr_reg_n_0_[2]\,
      Q => op,
      R => '0'
    );
\FSM_onehot_curr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => op,
      Q => \FSM_onehot_curr_reg_n_0_[4]\,
      R => '0'
    );
\FSM_onehot_curr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[5]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[5]\,
      R => '0'
    );
\FSM_onehot_curr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[6]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[6]\,
      R => '0'
    );
\FSM_onehot_curr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[7]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[7]\,
      R => '0'
    );
\FSM_onehot_curr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[8]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[8]\,
      R => '0'
    );
\FSM_onehot_curr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => \FSM_onehot_curr[9]_i_1_n_0\,
      Q => \FSM_onehot_curr_reg_n_0_[9]\,
      R => '0'
    );
\aluA[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en,
      I1 => \FSM_onehot_curr_reg_n_0_[13]\,
      O => aluOp0
    );
\aluA_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(0),
      Q => aluA(0),
      R => '0'
    );
\aluA_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(10),
      Q => aluA(10),
      R => '0'
    );
\aluA_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(11),
      Q => aluA(11),
      R => '0'
    );
\aluA_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(12),
      Q => aluA(12),
      R => '0'
    );
\aluA_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(13),
      Q => aluA(13),
      R => '0'
    );
\aluA_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(14),
      Q => aluA(14),
      R => '0'
    );
\aluA_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(15),
      Q => aluA(15),
      R => '0'
    );
\aluA_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(1),
      Q => aluA(1),
      R => '0'
    );
\aluA_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(2),
      Q => aluA(2),
      R => '0'
    );
\aluA_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(3),
      Q => aluA(3),
      R => '0'
    );
\aluA_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(4),
      Q => aluA(4),
      R => '0'
    );
\aluA_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(5),
      Q => aluA(5),
      R => '0'
    );
\aluA_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(6),
      Q => aluA(6),
      R => '0'
    );
\aluA_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(7),
      Q => aluA(7),
      R => '0'
    );
\aluA_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(8),
      Q => aluA(8),
      R => '0'
    );
\aluA_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD1(9),
      Q => aluA(9),
      R => '0'
    );
\aluB_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(0),
      Q => aluB(0),
      R => '0'
    );
\aluB_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(10),
      Q => aluB(10),
      R => '0'
    );
\aluB_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(11),
      Q => aluB(11),
      R => '0'
    );
\aluB_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(12),
      Q => aluB(12),
      R => '0'
    );
\aluB_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(13),
      Q => aluB(13),
      R => '0'
    );
\aluB_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(14),
      Q => aluB(14),
      R => '0'
    );
\aluB_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(15),
      Q => aluB(15),
      R => '0'
    );
\aluB_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(1),
      Q => aluB(1),
      R => '0'
    );
\aluB_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(2),
      Q => aluB(2),
      R => '0'
    );
\aluB_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(3),
      Q => aluB(3),
      R => '0'
    );
\aluB_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(4),
      Q => aluB(4),
      R => '0'
    );
\aluB_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(5),
      Q => aluB(5),
      R => '0'
    );
\aluB_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(6),
      Q => aluB(6),
      R => '0'
    );
\aluB_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(7),
      Q => aluB(7),
      R => '0'
    );
\aluB_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(8),
      Q => aluB(8),
      R => '0'
    );
\aluB_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => regrD2(9),
      Q => aluB(9),
      R => '0'
    );
\aluOp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => \op_reg_n_0_[0]\,
      Q => aluOp(0),
      R => '0'
    );
\aluOp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => \op_reg_n_0_[1]\,
      Q => aluOp(1),
      R => '0'
    );
\aluOp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => \op_reg_n_0_[2]\,
      Q => aluOp(2),
      R => '0'
    );
\aluOp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluOp0,
      D => in3(0),
      Q => aluOp(3),
      R => '0'
    );
\aluRes[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[0]_i_2_n_0\,
      I1 => \aluRes[7]_i_3_n_0\,
      I2 => \imm_reg_n_0_[0]\,
      I3 => aluResult(0),
      I4 => \FSM_onehot_curr_reg_n_0_[15]\,
      O => aluRes_1(0)
    );
\aluRes[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => d_In(0),
      I1 => \FSM_onehot_curr_reg_n_0_[22]\,
      I2 => \regv2_reg_n_0_[0]\,
      I3 => \FSM_onehot_curr_reg_n_0_[19]\,
      I4 => \FSM_onehot_curr_reg_n_0_[7]\,
      I5 => charRec(0),
      O => \aluRes[0]_i_2_n_0\
    );
\aluRes[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[10]_i_2_n_0\,
      I1 => d_In(10),
      I2 => \FSM_onehot_curr_reg_n_0_[22]\,
      I3 => \regv2_reg_n_0_[10]\,
      I4 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => aluRes_1(10)
    );
\aluRes[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[15]\,
      I1 => aluResult(10),
      I2 => \imm_reg_n_0_[10]\,
      I3 => \FSM_onehot_curr_reg_n_0_[17]\,
      I4 => \FSM_onehot_curr_reg_n_0_[26]\,
      I5 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => \aluRes[10]_i_2_n_0\
    );
\aluRes[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[11]_i_2_n_0\,
      I1 => d_In(11),
      I2 => \FSM_onehot_curr_reg_n_0_[22]\,
      I3 => \regv2_reg_n_0_[11]\,
      I4 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => aluRes_1(11)
    );
\aluRes[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[15]\,
      I1 => aluResult(11),
      I2 => \imm_reg_n_0_[11]\,
      I3 => \FSM_onehot_curr_reg_n_0_[17]\,
      I4 => \FSM_onehot_curr_reg_n_0_[26]\,
      I5 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => \aluRes[11]_i_2_n_0\
    );
\aluRes[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[12]_i_2_n_0\,
      I1 => d_In(12),
      I2 => \FSM_onehot_curr_reg_n_0_[22]\,
      I3 => \regv2_reg_n_0_[12]\,
      I4 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => aluRes_1(12)
    );
\aluRes[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[15]\,
      I1 => aluResult(12),
      I2 => \imm_reg_n_0_[12]\,
      I3 => \FSM_onehot_curr_reg_n_0_[17]\,
      I4 => \FSM_onehot_curr_reg_n_0_[26]\,
      I5 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => \aluRes[12]_i_2_n_0\
    );
\aluRes[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[13]_i_2_n_0\,
      I1 => d_In(13),
      I2 => \FSM_onehot_curr_reg_n_0_[22]\,
      I3 => \regv2_reg_n_0_[13]\,
      I4 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => aluRes_1(13)
    );
\aluRes[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[15]\,
      I1 => aluResult(13),
      I2 => \imm_reg_n_0_[13]\,
      I3 => \FSM_onehot_curr_reg_n_0_[17]\,
      I4 => \FSM_onehot_curr_reg_n_0_[26]\,
      I5 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => \aluRes[13]_i_2_n_0\
    );
\aluRes[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[14]_i_2_n_0\,
      I1 => d_In(14),
      I2 => \FSM_onehot_curr_reg_n_0_[22]\,
      I3 => \regv2_reg_n_0_[14]\,
      I4 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => aluRes_1(14)
    );
\aluRes[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[15]\,
      I1 => aluResult(14),
      I2 => \imm_reg_n_0_[14]\,
      I3 => \FSM_onehot_curr_reg_n_0_[17]\,
      I4 => \FSM_onehot_curr_reg_n_0_[26]\,
      I5 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => \aluRes[14]_i_2_n_0\
    );
\aluRes[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => \FSM_onehot_curr[27]_i_3_n_0\,
      I1 => \FSM_onehot_curr_reg_n_0_[30]\,
      I2 => \FSM_onehot_curr_reg_n_0_[22]\,
      I3 => en,
      I4 => \FSM_onehot_curr_reg_n_0_[7]\,
      O => aluRes0
    );
\aluRes[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[15]_i_3_n_0\,
      I1 => d_In(15),
      I2 => \FSM_onehot_curr_reg_n_0_[22]\,
      I3 => \regv2_reg_n_0_[15]\,
      I4 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => aluRes_1(15)
    );
\aluRes[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[15]\,
      I1 => aluResult(15),
      I2 => \imm_reg_n_0_[15]\,
      I3 => \FSM_onehot_curr_reg_n_0_[17]\,
      I4 => \FSM_onehot_curr_reg_n_0_[26]\,
      I5 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => \aluRes[15]_i_3_n_0\
    );
\aluRes[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[1]_i_2_n_0\,
      I1 => \aluRes[7]_i_3_n_0\,
      I2 => \imm_reg_n_0_[1]\,
      I3 => aluResult(1),
      I4 => \FSM_onehot_curr_reg_n_0_[15]\,
      O => aluRes_1(1)
    );
\aluRes[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => d_In(1),
      I1 => \FSM_onehot_curr_reg_n_0_[22]\,
      I2 => \regv2_reg_n_0_[1]\,
      I3 => \FSM_onehot_curr_reg_n_0_[19]\,
      I4 => \FSM_onehot_curr_reg_n_0_[7]\,
      I5 => charRec(1),
      O => \aluRes[1]_i_2_n_0\
    );
\aluRes[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[2]_i_2_n_0\,
      I1 => \aluRes[7]_i_3_n_0\,
      I2 => \imm_reg_n_0_[2]\,
      I3 => aluResult(2),
      I4 => \FSM_onehot_curr_reg_n_0_[15]\,
      O => aluRes_1(2)
    );
\aluRes[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => d_In(2),
      I1 => \FSM_onehot_curr_reg_n_0_[22]\,
      I2 => \regv2_reg_n_0_[2]\,
      I3 => \FSM_onehot_curr_reg_n_0_[19]\,
      I4 => \FSM_onehot_curr_reg_n_0_[7]\,
      I5 => charRec(2),
      O => \aluRes[2]_i_2_n_0\
    );
\aluRes[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[3]_i_2_n_0\,
      I1 => \aluRes[7]_i_3_n_0\,
      I2 => \imm_reg_n_0_[3]\,
      I3 => aluResult(3),
      I4 => \FSM_onehot_curr_reg_n_0_[15]\,
      O => aluRes_1(3)
    );
\aluRes[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => d_In(3),
      I1 => \FSM_onehot_curr_reg_n_0_[22]\,
      I2 => \regv2_reg_n_0_[3]\,
      I3 => \FSM_onehot_curr_reg_n_0_[19]\,
      I4 => \FSM_onehot_curr_reg_n_0_[7]\,
      I5 => charRec(3),
      O => \aluRes[3]_i_2_n_0\
    );
\aluRes[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[4]_i_2_n_0\,
      I1 => \aluRes[7]_i_3_n_0\,
      I2 => \imm_reg_n_0_[4]\,
      I3 => aluResult(4),
      I4 => \FSM_onehot_curr_reg_n_0_[15]\,
      O => aluRes_1(4)
    );
\aluRes[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => d_In(4),
      I1 => \FSM_onehot_curr_reg_n_0_[22]\,
      I2 => \regv2_reg_n_0_[4]\,
      I3 => \FSM_onehot_curr_reg_n_0_[19]\,
      I4 => \FSM_onehot_curr_reg_n_0_[7]\,
      I5 => charRec(4),
      O => \aluRes[4]_i_2_n_0\
    );
\aluRes[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[5]_i_2_n_0\,
      I1 => \aluRes[7]_i_3_n_0\,
      I2 => \imm_reg_n_0_[5]\,
      I3 => aluResult(5),
      I4 => \FSM_onehot_curr_reg_n_0_[15]\,
      O => aluRes_1(5)
    );
\aluRes[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => d_In(5),
      I1 => \FSM_onehot_curr_reg_n_0_[22]\,
      I2 => \regv2_reg_n_0_[5]\,
      I3 => \FSM_onehot_curr_reg_n_0_[19]\,
      I4 => \FSM_onehot_curr_reg_n_0_[7]\,
      I5 => charRec(5),
      O => \aluRes[5]_i_2_n_0\
    );
\aluRes[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[6]_i_2_n_0\,
      I1 => \aluRes[7]_i_3_n_0\,
      I2 => \imm_reg_n_0_[6]\,
      I3 => aluResult(6),
      I4 => \FSM_onehot_curr_reg_n_0_[15]\,
      O => aluRes_1(6)
    );
\aluRes[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => d_In(6),
      I1 => \FSM_onehot_curr_reg_n_0_[22]\,
      I2 => \regv2_reg_n_0_[6]\,
      I3 => \FSM_onehot_curr_reg_n_0_[19]\,
      I4 => \FSM_onehot_curr_reg_n_0_[7]\,
      I5 => charRec(6),
      O => \aluRes[6]_i_2_n_0\
    );
\aluRes[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[7]_i_2_n_0\,
      I1 => \aluRes[7]_i_3_n_0\,
      I2 => \imm_reg_n_0_[7]\,
      I3 => aluResult(7),
      I4 => \FSM_onehot_curr_reg_n_0_[15]\,
      O => aluRes_1(7)
    );
\aluRes[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => d_In(7),
      I1 => \FSM_onehot_curr_reg_n_0_[22]\,
      I2 => \regv2_reg_n_0_[7]\,
      I3 => \FSM_onehot_curr_reg_n_0_[19]\,
      I4 => \FSM_onehot_curr_reg_n_0_[7]\,
      I5 => charRec(7),
      O => \aluRes[7]_i_2_n_0\
    );
\aluRes[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[17]\,
      I1 => \FSM_onehot_curr_reg_n_0_[26]\,
      I2 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => \aluRes[7]_i_3_n_0\
    );
\aluRes[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[8]_i_2_n_0\,
      I1 => d_In(8),
      I2 => \FSM_onehot_curr_reg_n_0_[22]\,
      I3 => \regv2_reg_n_0_[8]\,
      I4 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => aluRes_1(8)
    );
\aluRes[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[15]\,
      I1 => aluResult(8),
      I2 => \imm_reg_n_0_[8]\,
      I3 => \FSM_onehot_curr_reg_n_0_[17]\,
      I4 => \FSM_onehot_curr_reg_n_0_[26]\,
      I5 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => \aluRes[8]_i_2_n_0\
    );
\aluRes[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \aluRes[9]_i_2_n_0\,
      I1 => d_In(9),
      I2 => \FSM_onehot_curr_reg_n_0_[22]\,
      I3 => \regv2_reg_n_0_[9]\,
      I4 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => aluRes_1(9)
    );
\aluRes[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F8F8F8F888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[15]\,
      I1 => aluResult(9),
      I2 => \imm_reg_n_0_[9]\,
      I3 => \FSM_onehot_curr_reg_n_0_[17]\,
      I4 => \FSM_onehot_curr_reg_n_0_[26]\,
      I5 => \FSM_onehot_curr_reg_n_0_[19]\,
      O => \aluRes[9]_i_2_n_0\
    );
\aluRes_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(0),
      Q => aluRes(0),
      R => '0'
    );
\aluRes_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(10),
      Q => aluRes(10),
      R => '0'
    );
\aluRes_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(11),
      Q => aluRes(11),
      R => '0'
    );
\aluRes_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(12),
      Q => aluRes(12),
      R => '0'
    );
\aluRes_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(13),
      Q => aluRes(13),
      R => '0'
    );
\aluRes_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(14),
      Q => aluRes(14),
      R => '0'
    );
\aluRes_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(15),
      Q => aluRes(15),
      R => '0'
    );
\aluRes_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(1),
      Q => aluRes(1),
      R => '0'
    );
\aluRes_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(2),
      Q => aluRes(2),
      R => '0'
    );
\aluRes_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(3),
      Q => aluRes(3),
      R => '0'
    );
\aluRes_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(4),
      Q => aluRes(4),
      R => '0'
    );
\aluRes_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(5),
      Q => aluRes(5),
      R => '0'
    );
\aluRes_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(6),
      Q => aluRes(6),
      R => '0'
    );
\aluRes_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(7),
      Q => aluRes(7),
      R => '0'
    );
\aluRes_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(8),
      Q => aluRes(8),
      R => '0'
    );
\aluRes_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => aluRes0,
      D => aluRes_1(9),
      Q => aluRes(9),
      R => '0'
    );
\charSend[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en,
      I1 => \FSM_onehot_curr_reg_n_0_[11]\,
      O => charSend0
    );
\charSend_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => charSend0,
      D => regrD1(0),
      Q => charSend(0),
      R => '0'
    );
\charSend_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => charSend0,
      D => regrD1(1),
      Q => charSend(1),
      R => '0'
    );
\charSend_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => charSend0,
      D => regrD1(2),
      Q => charSend(2),
      R => '0'
    );
\charSend_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => charSend0,
      D => regrD1(3),
      Q => charSend(3),
      R => '0'
    );
\charSend_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => charSend0,
      D => regrD1(4),
      Q => charSend(4),
      R => '0'
    );
\charSend_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => charSend0,
      D => regrD1(5),
      Q => charSend(5),
      R => '0'
    );
\charSend_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => charSend0,
      D => regrD1(6),
      Q => charSend(6),
      R => '0'
    );
\charSend_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => charSend0,
      D => regrD1(7),
      Q => charSend(7),
      R => '0'
    );
curr1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => curr1_carry_n_0,
      CO(2) => curr1_carry_n_1,
      CO(1) => curr1_carry_n_2,
      CO(0) => curr1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_curr1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => curr1_carry_i_1_n_0,
      S(2) => curr1_carry_i_2_n_0,
      S(1) => curr1_carry_i_3_n_0,
      S(0) => curr1_carry_i_4_n_0
    );
\curr1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => curr1_carry_n_0,
      CO(3 downto 2) => \NLW_curr1_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \curr1_carry__0_n_2\,
      CO(0) => \curr1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_curr1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \curr1_carry__0_i_1_n_0\,
      S(0) => \curr1_carry__0_i_2_n_0\
    );
\curr1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => regrD2(15),
      I1 => regrD1(15),
      O => \curr1_carry__0_i_1_n_0\
    );
\curr1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => regrD1(12),
      I1 => regrD2(12),
      I2 => regrD1(13),
      I3 => regrD2(13),
      I4 => regrD2(14),
      I5 => regrD1(14),
      O => \curr1_carry__0_i_2_n_0\
    );
curr1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => regrD1(9),
      I1 => regrD2(9),
      I2 => regrD1(10),
      I3 => regrD2(10),
      I4 => regrD2(11),
      I5 => regrD1(11),
      O => curr1_carry_i_1_n_0
    );
curr1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => regrD1(6),
      I1 => regrD2(6),
      I2 => regrD1(7),
      I3 => regrD2(7),
      I4 => regrD2(8),
      I5 => regrD1(8),
      O => curr1_carry_i_2_n_0
    );
curr1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => regrD1(3),
      I1 => regrD2(3),
      I2 => regrD1(4),
      I3 => regrD2(4),
      I4 => regrD2(5),
      I5 => regrD1(5),
      O => curr1_carry_i_3_n_0
    );
curr1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => regrD1(0),
      I1 => regrD2(0),
      I2 => regrD1(1),
      I3 => regrD2(1),
      I4 => regrD2(2),
      I5 => regrD1(2),
      O => curr1_carry_i_4_n_0
    );
\dAddr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en,
      I1 => temp_0,
      O => temp0
    );
\dAddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(0),
      Q => dAddr(0),
      R => '0'
    );
\dAddr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(10),
      Q => dAddr(10),
      R => '0'
    );
\dAddr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(11),
      Q => dAddr(11),
      R => '0'
    );
\dAddr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(12),
      Q => dAddr(12),
      R => '0'
    );
\dAddr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(13),
      Q => dAddr(13),
      R => '0'
    );
\dAddr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(14),
      Q => dAddr(14),
      R => '0'
    );
\dAddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(1),
      Q => dAddr(1),
      R => '0'
    );
\dAddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(2),
      Q => dAddr(2),
      R => '0'
    );
\dAddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(3),
      Q => dAddr(3),
      R => '0'
    );
\dAddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(4),
      Q => dAddr(4),
      R => '0'
    );
\dAddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(5),
      Q => dAddr(5),
      R => '0'
    );
\dAddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(6),
      Q => dAddr(6),
      R => '0'
    );
\dAddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(7),
      Q => dAddr(7),
      R => '0'
    );
\dAddr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(8),
      Q => dAddr(8),
      R => '0'
    );
\dAddr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp(9),
      Q => dAddr(9),
      R => '0'
    );
\fbAddr1[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en,
      I1 => \FSM_onehot_curr_reg_n_0_[9]\,
      O => fbDout10
    );
\fbAddr1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(0),
      Q => fbAddr1(0),
      R => '0'
    );
\fbAddr1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(10),
      Q => fbAddr1(10),
      R => '0'
    );
\fbAddr1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(11),
      Q => fbAddr1(11),
      R => '0'
    );
\fbAddr1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(1),
      Q => fbAddr1(1),
      R => '0'
    );
\fbAddr1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(2),
      Q => fbAddr1(2),
      R => '0'
    );
\fbAddr1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(3),
      Q => fbAddr1(3),
      R => '0'
    );
\fbAddr1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(4),
      Q => fbAddr1(4),
      R => '0'
    );
\fbAddr1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(5),
      Q => fbAddr1(5),
      R => '0'
    );
\fbAddr1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(6),
      Q => fbAddr1(6),
      R => '0'
    );
\fbAddr1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(7),
      Q => fbAddr1(7),
      R => '0'
    );
\fbAddr1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(8),
      Q => fbAddr1(8),
      R => '0'
    );
\fbAddr1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => regv1(9),
      Q => fbAddr1(9),
      R => '0'
    );
\fbDout1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[0]\,
      Q => fbDout1(0),
      R => '0'
    );
\fbDout1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[10]\,
      Q => fbDout1(10),
      R => '0'
    );
\fbDout1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[11]\,
      Q => fbDout1(11),
      R => '0'
    );
\fbDout1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[12]\,
      Q => fbDout1(12),
      R => '0'
    );
\fbDout1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[13]\,
      Q => fbDout1(13),
      R => '0'
    );
\fbDout1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[14]\,
      Q => fbDout1(14),
      R => '0'
    );
\fbDout1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[15]\,
      Q => fbDout1(15),
      R => '0'
    );
\fbDout1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[1]\,
      Q => fbDout1(1),
      R => '0'
    );
\fbDout1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[2]\,
      Q => fbDout1(2),
      R => '0'
    );
\fbDout1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[3]\,
      Q => fbDout1(3),
      R => '0'
    );
\fbDout1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[4]\,
      Q => fbDout1(4),
      R => '0'
    );
\fbDout1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[5]\,
      Q => fbDout1(5),
      R => '0'
    );
\fbDout1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[6]\,
      Q => fbDout1(6),
      R => '0'
    );
\fbDout1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[7]\,
      Q => fbDout1(7),
      R => '0'
    );
\fbDout1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[8]\,
      Q => fbDout1(8),
      R => '0'
    );
\fbDout1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => fbDout10,
      D => \regv2_reg_n_0_[9]\,
      Q => fbDout1(9),
      R => '0'
    );
fbWr_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA0"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[9]\,
      I1 => \FSM_onehot_curr_reg_n_0_[30]\,
      I2 => en,
      I3 => \^fbwr_en\,
      O => fbWr_en_i_1_n_0
    );
fbWr_en_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => fbWr_en_i_1_n_0,
      Q => \^fbwr_en\,
      R => '0'
    );
\imm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => in17(0),
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \instruction_reg_n_0_[1]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(0)
    );
\imm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[21]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => in17(0),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(10)
    );
\imm[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[22]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => p_1_in(0),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(11)
    );
\imm[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[23]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => p_1_in(1),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(12)
    );
\imm[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[24]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => p_1_in(2),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(13)
    );
\imm[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[25]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => p_1_in(3),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(14)
    );
\imm[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[16]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => en,
      O => imm0
    );
\imm[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[26]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => p_1_in(4),
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(15)
    );
\imm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \instruction_reg_n_0_[2]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(1)
    );
\imm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_1_in(1),
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \instruction_reg_n_0_[3]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(2)
    );
\imm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_1_in(2),
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \instruction_reg_n_0_[4]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(3)
    );
\imm[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \instruction_reg_n_0_[5]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(4)
    );
\imm[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => p_1_in(4),
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \instruction_reg_n_0_[6]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(5)
    );
\imm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[17]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \instruction_reg_n_0_[7]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(6)
    );
\imm[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[18]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \instruction_reg_n_0_[8]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(7)
    );
\imm[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[19]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \instruction_reg_n_0_[9]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(8)
    );
\imm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[20]\,
      I1 => \FSM_onehot_curr_reg_n_0_[25]\,
      I2 => \instruction_reg_n_0_[10]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => imm(9)
    );
\imm_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(0),
      Q => \imm_reg_n_0_[0]\,
      R => '0'
    );
\imm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(10),
      Q => \imm_reg_n_0_[10]\,
      R => '0'
    );
\imm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(11),
      Q => \imm_reg_n_0_[11]\,
      R => '0'
    );
\imm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(12),
      Q => \imm_reg_n_0_[12]\,
      R => '0'
    );
\imm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(13),
      Q => \imm_reg_n_0_[13]\,
      R => '0'
    );
\imm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(14),
      Q => \imm_reg_n_0_[14]\,
      R => '0'
    );
\imm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(15),
      Q => \imm_reg_n_0_[15]\,
      R => '0'
    );
\imm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(1),
      Q => \imm_reg_n_0_[1]\,
      R => '0'
    );
\imm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(2),
      Q => \imm_reg_n_0_[2]\,
      R => '0'
    );
\imm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(3),
      Q => \imm_reg_n_0_[3]\,
      R => '0'
    );
\imm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(4),
      Q => \imm_reg_n_0_[4]\,
      R => '0'
    );
\imm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(5),
      Q => \imm_reg_n_0_[5]\,
      R => '0'
    );
\imm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(6),
      Q => \imm_reg_n_0_[6]\,
      R => '0'
    );
\imm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(7),
      Q => \imm_reg_n_0_[7]\,
      R => '0'
    );
\imm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(8),
      Q => \imm_reg_n_0_[8]\,
      R => '0'
    );
\imm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => imm0,
      D => imm(9),
      Q => \imm_reg_n_0_[9]\,
      R => '0'
    );
\instruction[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en,
      I1 => instruction,
      O => instruction0
    );
\instruction_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(9),
      Q => \instruction_reg_n_0_[10]\,
      R => '0'
    );
\instruction_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(10),
      Q => in17(0),
      R => '0'
    );
\instruction_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(11),
      Q => p_1_in(0),
      R => '0'
    );
\instruction_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(12),
      Q => p_1_in(1),
      R => '0'
    );
\instruction_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(13),
      Q => p_1_in(2),
      R => '0'
    );
\instruction_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(14),
      Q => p_1_in(3),
      R => '0'
    );
\instruction_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(15),
      Q => p_1_in(4),
      R => '0'
    );
\instruction_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(16),
      Q => \instruction_reg_n_0_[17]\,
      R => '0'
    );
\instruction_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(17),
      Q => \instruction_reg_n_0_[18]\,
      R => '0'
    );
\instruction_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(18),
      Q => \instruction_reg_n_0_[19]\,
      R => '0'
    );
\instruction_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(0),
      Q => \instruction_reg_n_0_[1]\,
      R => '0'
    );
\instruction_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(19),
      Q => \instruction_reg_n_0_[20]\,
      R => '0'
    );
\instruction_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(20),
      Q => \instruction_reg_n_0_[21]\,
      R => '0'
    );
\instruction_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(21),
      Q => \instruction_reg_n_0_[22]\,
      R => '0'
    );
\instruction_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(22),
      Q => \instruction_reg_n_0_[23]\,
      R => '0'
    );
\instruction_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(23),
      Q => \instruction_reg_n_0_[24]\,
      R => '0'
    );
\instruction_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(24),
      Q => \instruction_reg_n_0_[25]\,
      R => '0'
    );
\instruction_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(25),
      Q => \instruction_reg_n_0_[26]\,
      R => '0'
    );
\instruction_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(26),
      Q => p_0_in(0),
      R => '0'
    );
\instruction_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(27),
      Q => p_0_in(1),
      R => '0'
    );
\instruction_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(28),
      Q => p_0_in(2),
      R => '0'
    );
\instruction_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(1),
      Q => \instruction_reg_n_0_[2]\,
      R => '0'
    );
\instruction_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(29),
      Q => p_0_in(3),
      R => '0'
    );
\instruction_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(30),
      Q => p_0_in(4),
      R => '0'
    );
\instruction_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(2),
      Q => \instruction_reg_n_0_[3]\,
      R => '0'
    );
\instruction_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(3),
      Q => \instruction_reg_n_0_[4]\,
      R => '0'
    );
\instruction_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(4),
      Q => \instruction_reg_n_0_[5]\,
      R => '0'
    );
\instruction_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(5),
      Q => \instruction_reg_n_0_[6]\,
      R => '0'
    );
\instruction_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(6),
      Q => \instruction_reg_n_0_[7]\,
      R => '0'
    );
\instruction_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(7),
      Q => \instruction_reg_n_0_[8]\,
      R => '0'
    );
\instruction_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => instruction0,
      D => irWord(8),
      Q => \instruction_reg_n_0_[9]\,
      R => '0'
    );
\op[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en,
      I1 => op,
      O => op0
    );
\op_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => op0,
      D => p_0_in(0),
      Q => \op_reg_n_0_[0]\,
      R => '0'
    );
\op_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => op0,
      D => p_0_in(1),
      Q => \op_reg_n_0_[1]\,
      R => '0'
    );
\op_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => op0,
      D => p_0_in(2),
      Q => \op_reg_n_0_[2]\,
      R => '0'
    );
\op_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => op0,
      D => p_0_in(3),
      Q => in3(0),
      R => '0'
    );
\op_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => op0,
      D => p_0_in(4),
      Q => in3(1),
      R => '0'
    );
\pc[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => en,
      I1 => pc,
      O => pc0
    );
\pc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(0),
      Q => \^iraddr\(0),
      R => '0'
    );
\pc_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(10),
      Q => \^iraddr\(10),
      R => '0'
    );
\pc_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(11),
      Q => \^iraddr\(11),
      R => '0'
    );
\pc_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(12),
      Q => \^iraddr\(12),
      R => '0'
    );
\pc_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(13),
      Q => \^iraddr\(13),
      R => '0'
    );
\pc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(1),
      Q => \^iraddr\(1),
      R => '0'
    );
\pc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(2),
      Q => \^iraddr\(2),
      R => '0'
    );
\pc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(3),
      Q => \^iraddr\(3),
      R => '0'
    );
\pc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(4),
      Q => \^iraddr\(4),
      R => '0'
    );
\pc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(5),
      Q => \^iraddr\(5),
      R => '0'
    );
\pc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(6),
      Q => \^iraddr\(6),
      R => '0'
    );
\pc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(7),
      Q => \^iraddr\(7),
      R => '0'
    );
\pc_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(8),
      Q => \^iraddr\(8),
      R => '0'
    );
\pc_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => pc0,
      D => regrD1(9),
      Q => \^iraddr\(9),
      R => '0'
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^iraddr\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in11(4 downto 1),
      S(3 downto 0) => \^iraddr\(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in11(8 downto 5),
      S(3 downto 0) => \^iraddr\(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in11(12 downto 9),
      S(3 downto 0) => \^iraddr\(12 downto 9)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in11(13),
      S(3 downto 1) => B"000",
      S(0) => \^iraddr\(13)
    );
\rID1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFECFFECFFEC"
    )
        port map (
      I0 => \rID1[4]_i_3_n_0\,
      I1 => \rID1[0]_i_2_n_0\,
      I2 => \reg1_reg_n_0_[0]\,
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      I4 => \instruction_reg_n_0_[17]\,
      I5 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => \rID1[0]_i_1_n_0\
    );
\rID1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[16]\,
      I1 => \instruction_reg_n_0_[22]\,
      I2 => \FSM_onehot_curr_reg_n_0_[26]\,
      I3 => \FSM_onehot_curr_reg_n_0_[31]\,
      O => \rID1[0]_i_2_n_0\
    );
\rID1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8FF888888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[5]\,
      I1 => \instruction_reg_n_0_[18]\,
      I2 => \reg1_reg_n_0_[1]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      I4 => \instruction_reg_n_0_[23]\,
      I5 => \rID1[4]_i_3_n_0\,
      O => \rID1[1]_i_1_n_0\
    );
\rID1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8FF888888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[5]\,
      I1 => \instruction_reg_n_0_[19]\,
      I2 => \reg1_reg_n_0_[2]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      I4 => \instruction_reg_n_0_[24]\,
      I5 => \rID1[4]_i_3_n_0\,
      O => \rID1[2]_i_1_n_0\
    );
\rID1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8FF888888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[5]\,
      I1 => \instruction_reg_n_0_[20]\,
      I2 => \reg1_reg_n_0_[3]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      I4 => \instruction_reg_n_0_[25]\,
      I5 => \rID1[4]_i_3_n_0\,
      O => \rID1[3]_i_1_n_0\
    );
\rID1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFFFEAAAA"
    )
        port map (
      I0 => rID20,
      I1 => \rID1[4]_i_3_n_0\,
      I2 => \FSM_onehot_curr_reg_n_0_[26]\,
      I3 => \FSM_onehot_curr_reg_n_0_[31]\,
      I4 => en,
      I5 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => rID10
    );
\rID1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8F8F8FF888888"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[5]\,
      I1 => \instruction_reg_n_0_[21]\,
      I2 => \reg1_reg_n_0_[4]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      I4 => \instruction_reg_n_0_[26]\,
      I5 => \rID1[4]_i_3_n_0\,
      O => \rID1[4]_i_2_n_0\
    );
\rID1[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[19]\,
      I1 => \FSM_onehot_curr_reg_n_0_[10]\,
      I2 => \FSM_onehot_curr_reg_n_0_[27]\,
      I3 => \FSM_onehot_curr_reg_n_0_[9]\,
      O => \rID1[4]_i_3_n_0\
    );
\rID1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rID10,
      D => \rID1[0]_i_1_n_0\,
      Q => rID1(0),
      R => '0'
    );
\rID1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rID10,
      D => \rID1[1]_i_1_n_0\,
      Q => rID1(1),
      R => '0'
    );
\rID1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rID10,
      D => \rID1[2]_i_1_n_0\,
      Q => rID1(2),
      R => '0'
    );
\rID1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rID10,
      D => \rID1[3]_i_1_n_0\,
      Q => rID1(3),
      R => '0'
    );
\rID1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rID10,
      D => \rID1[4]_i_2_n_0\,
      Q => rID1(4),
      R => '0'
    );
\rID2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[17]\,
      I1 => \FSM_onehot_curr_reg_n_0_[16]\,
      I2 => p_1_in(0),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => \rID2[0]_i_1_n_0\
    );
\rID2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[18]\,
      I1 => \FSM_onehot_curr_reg_n_0_[16]\,
      I2 => p_1_in(1),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => \rID2[1]_i_1_n_0\
    );
\rID2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[19]\,
      I1 => \FSM_onehot_curr_reg_n_0_[16]\,
      I2 => p_1_in(2),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => \rID2[2]_i_1_n_0\
    );
\rID2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[20]\,
      I1 => \FSM_onehot_curr_reg_n_0_[16]\,
      I2 => p_1_in(3),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => \rID2[3]_i_1_n_0\
    );
\rID2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[30]\,
      I1 => \FSM_onehot_curr_reg_n_0_[16]\,
      I2 => \FSM_onehot_curr_reg_n_0_[5]\,
      I3 => en,
      O => rID20
    );
\rID2[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \instruction_reg_n_0_[21]\,
      I1 => \FSM_onehot_curr_reg_n_0_[16]\,
      I2 => p_1_in(4),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => \rID2[4]_i_2_n_0\
    );
\rID2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rID20,
      D => \rID2[0]_i_1_n_0\,
      Q => rID2(0),
      R => '0'
    );
\rID2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rID20,
      D => \rID2[1]_i_1_n_0\,
      Q => rID2(1),
      R => '0'
    );
\rID2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rID20,
      D => \rID2[2]_i_1_n_0\,
      Q => rID2(2),
      R => '0'
    );
\rID2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rID20,
      D => \rID2[3]_i_1_n_0\,
      Q => rID2(3),
      R => '0'
    );
\rID2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => rID20,
      D => \rID2[4]_i_2_n_0\,
      Q => rID2(4),
      R => '0'
    );
\reg1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFFFFFEFC0000"
    )
        port map (
      I0 => \instruction_reg_n_0_[22]\,
      I1 => \FSM_onehot_curr_reg_n_0_[17]\,
      I2 => \FSM_onehot_curr_reg_n_0_[26]\,
      I3 => \reg1[0]_i_2_n_0\,
      I4 => reg10,
      I5 => \reg1_reg_n_0_[0]\,
      O => \reg1[0]_i_1_n_0\
    );
\reg1[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[16]\,
      I1 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => \reg1[0]_i_2_n_0\
    );
\reg1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA00"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[26]\,
      I1 => \FSM_onehot_curr_reg_n_0_[17]\,
      I2 => \curr1_carry__0_n_2\,
      I3 => en,
      I4 => \FSM_onehot_curr_reg_n_0_[5]\,
      I5 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => \reg1[4]_i_1_n_0\
    );
\reg1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0E0E0E0"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[16]\,
      I1 => \FSM_onehot_curr_reg_n_0_[5]\,
      I2 => en,
      I3 => \curr1_carry__0_n_2\,
      I4 => \FSM_onehot_curr_reg_n_0_[17]\,
      I5 => \FSM_onehot_curr_reg_n_0_[26]\,
      O => reg10
    );
\reg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \reg1[0]_i_1_n_0\,
      Q => \reg1_reg_n_0_[0]\,
      R => '0'
    );
\reg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reg10,
      D => \instruction_reg_n_0_[23]\,
      Q => \reg1_reg_n_0_[1]\,
      R => \reg1[4]_i_1_n_0\
    );
\reg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reg10,
      D => \instruction_reg_n_0_[24]\,
      Q => \reg1_reg_n_0_[2]\,
      R => \reg1[4]_i_1_n_0\
    );
\reg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reg10,
      D => \instruction_reg_n_0_[25]\,
      Q => \reg1_reg_n_0_[3]\,
      R => \reg1[4]_i_1_n_0\
    );
\reg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => reg10,
      D => \instruction_reg_n_0_[26]\,
      Q => \reg1_reg_n_0_[4]\,
      R => \reg1[4]_i_1_n_0\
    );
\regv1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0E0"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => \FSM_onehot_curr_reg_n_0_[9]\,
      I2 => en,
      I3 => \FSM_onehot_curr_reg_n_0_[11]\,
      O => regv10
    );
\regv1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(0),
      Q => regv1(0),
      R => '0'
    );
\regv1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(10),
      Q => regv1(10),
      R => '0'
    );
\regv1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(11),
      Q => regv1(11),
      R => '0'
    );
\regv1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(1),
      Q => regv1(1),
      R => '0'
    );
\regv1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(2),
      Q => regv1(2),
      R => '0'
    );
\regv1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(3),
      Q => regv1(3),
      R => '0'
    );
\regv1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(4),
      Q => regv1(4),
      R => '0'
    );
\regv1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(5),
      Q => regv1(5),
      R => '0'
    );
\regv1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(6),
      Q => regv1(6),
      R => '0'
    );
\regv1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(7),
      Q => regv1(7),
      R => '0'
    );
\regv1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(8),
      Q => regv1(8),
      R => '0'
    );
\regv1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv10,
      D => regrD1(9),
      Q => regv1(9),
      R => '0'
    );
\regv2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(0),
      I2 => regrD1(0),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(0)
    );
\regv2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(10),
      I2 => regrD1(10),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(10)
    );
\regv2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(11),
      I2 => regrD1(11),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(11)
    );
\regv2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(12),
      I2 => regrD1(12),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(12)
    );
\regv2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(13),
      I2 => regrD1(13),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(13)
    );
\regv2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(14),
      I2 => regrD1(14),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(14)
    );
\regv2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FF00FE00"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[17]\,
      I1 => temp_0,
      I2 => \FSM_onehot_curr_reg_n_0_[13]\,
      I3 => en,
      I4 => \FSM_onehot_curr_reg_n_0_[16]\,
      I5 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv20
    );
\regv2[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(15),
      I2 => regrD1(15),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(15)
    );
\regv2[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[13]\,
      I1 => temp_0,
      I2 => \FSM_onehot_curr_reg_n_0_[17]\,
      I3 => \FSM_onehot_curr_reg_n_0_[16]\,
      O => \regv2[15]_i_3_n_0\
    );
\regv2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(1),
      I2 => regrD1(1),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(1)
    );
\regv2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(2),
      I2 => regrD1(2),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(2)
    );
\regv2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(3),
      I2 => regrD1(3),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(3)
    );
\regv2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(4),
      I2 => regrD1(4),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(4)
    );
\regv2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(5),
      I2 => regrD1(5),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(5)
    );
\regv2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(6),
      I2 => regrD1(6),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(6)
    );
\regv2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(7),
      I2 => regrD1(7),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(7)
    );
\regv2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(8),
      I2 => regrD1(8),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(8)
    );
\regv2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \regv2[15]_i_3_n_0\,
      I1 => regrD2(9),
      I2 => regrD1(9),
      I3 => \FSM_onehot_curr_reg_n_0_[5]\,
      O => regv2(9)
    );
\regv2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(0),
      Q => \regv2_reg_n_0_[0]\,
      R => '0'
    );
\regv2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(10),
      Q => \regv2_reg_n_0_[10]\,
      R => '0'
    );
\regv2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(11),
      Q => \regv2_reg_n_0_[11]\,
      R => '0'
    );
\regv2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(12),
      Q => \regv2_reg_n_0_[12]\,
      R => '0'
    );
\regv2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(13),
      Q => \regv2_reg_n_0_[13]\,
      R => '0'
    );
\regv2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(14),
      Q => \regv2_reg_n_0_[14]\,
      R => '0'
    );
\regv2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(15),
      Q => \regv2_reg_n_0_[15]\,
      R => '0'
    );
\regv2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(1),
      Q => \regv2_reg_n_0_[1]\,
      R => '0'
    );
\regv2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(2),
      Q => \regv2_reg_n_0_[2]\,
      R => '0'
    );
\regv2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(3),
      Q => \regv2_reg_n_0_[3]\,
      R => '0'
    );
\regv2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(4),
      Q => \regv2_reg_n_0_[4]\,
      R => '0'
    );
\regv2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(5),
      Q => \regv2_reg_n_0_[5]\,
      R => '0'
    );
\regv2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(6),
      Q => \regv2_reg_n_0_[6]\,
      R => '0'
    );
\regv2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(7),
      Q => \regv2_reg_n_0_[7]\,
      R => '0'
    );
\regv2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(8),
      Q => \regv2_reg_n_0_[8]\,
      R => '0'
    );
\regv2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regv20,
      D => regv2(9),
      Q => \regv2_reg_n_0_[9]\,
      R => '0'
    );
\regwD1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => aluRes(0),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => \^iraddr\(0),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(0)
    );
\regwD1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(10),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(10),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(10)
    );
\regwD1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(11),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(11),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(11)
    );
\regwD1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(12),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(12),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(12)
    );
\regwD1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(13),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(13),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(13)
    );
\regwD1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[27]\,
      I1 => aluRes(14),
      O => regwD1_2(14)
    );
\regwD1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[27]\,
      I1 => \FSM_onehot_curr_reg_n_0_[2]\,
      I2 => en,
      O => regwD10
    );
\regwD1[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[27]\,
      I1 => aluRes(15),
      O => regwD1_2(15)
    );
\regwD1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(1),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(1),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(1)
    );
\regwD1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(2),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(2),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(2)
    );
\regwD1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(3),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(3),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(3)
    );
\regwD1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(4),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(4),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(4)
    );
\regwD1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(5),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(5),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(5)
    );
\regwD1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(6),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(6),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(6)
    );
\regwD1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(7),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(7),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(7)
    );
\regwD1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(8),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(8),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(8)
    );
\regwD1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => aluRes(9),
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      I2 => in11(9),
      I3 => \FSM_onehot_curr_reg_n_0_[2]\,
      O => regwD1_2(9)
    );
\regwD1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(0),
      Q => regwD1(0),
      R => '0'
    );
\regwD1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(10),
      Q => regwD1(10),
      R => '0'
    );
\regwD1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(11),
      Q => regwD1(11),
      R => '0'
    );
\regwD1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(12),
      Q => regwD1(12),
      R => '0'
    );
\regwD1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(13),
      Q => regwD1(13),
      R => '0'
    );
\regwD1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(14),
      Q => regwD1(14),
      R => '0'
    );
\regwD1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(15),
      Q => regwD1(15),
      R => '0'
    );
\regwD1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(1),
      Q => regwD1(1),
      R => '0'
    );
\regwD1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(2),
      Q => regwD1(2),
      R => '0'
    );
\regwD1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(3),
      Q => regwD1(3),
      R => '0'
    );
\regwD1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(4),
      Q => regwD1(4),
      R => '0'
    );
\regwD1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(5),
      Q => regwD1(5),
      R => '0'
    );
\regwD1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(6),
      Q => regwD1(6),
      R => '0'
    );
\regwD1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(7),
      Q => regwD1(7),
      R => '0'
    );
\regwD1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(8),
      Q => regwD1(8),
      R => '0'
    );
\regwD1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => regwD10,
      D => regwD1_2(9),
      Q => regwD1(9),
      R => '0'
    );
send_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFA0"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[11]\,
      I1 => \FSM_onehot_curr_reg_n_0_[30]\,
      I2 => en,
      I3 => \^send\,
      O => send_i_1_n_0
    );
send_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => send_i_1_n_0,
      Q => \^send\,
      R => '0'
    );
temp0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => temp0_carry_n_0,
      CO(2) => temp0_carry_n_1,
      CO(1) => temp0_carry_n_2,
      CO(0) => temp0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => regrD2(3 downto 0),
      O(3) => temp0_carry_n_4,
      O(2) => temp0_carry_n_5,
      O(1) => temp0_carry_n_6,
      O(0) => temp0_carry_n_7,
      S(3) => temp0_carry_i_1_n_0,
      S(2) => temp0_carry_i_2_n_0,
      S(1) => temp0_carry_i_3_n_0,
      S(0) => temp0_carry_i_4_n_0
    );
\temp0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => temp0_carry_n_0,
      CO(3) => \temp0_carry__0_n_0\,
      CO(2) => \temp0_carry__0_n_1\,
      CO(1) => \temp0_carry__0_n_2\,
      CO(0) => \temp0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => regrD2(7 downto 4),
      O(3) => \temp0_carry__0_n_4\,
      O(2) => \temp0_carry__0_n_5\,
      O(1) => \temp0_carry__0_n_6\,
      O(0) => \temp0_carry__0_n_7\,
      S(3) => \temp0_carry__0_i_1_n_0\,
      S(2) => \temp0_carry__0_i_2_n_0\,
      S(1) => \temp0_carry__0_i_3_n_0\,
      S(0) => \temp0_carry__0_i_4_n_0\
    );
\temp0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(7),
      I1 => \imm_reg_n_0_[7]\,
      O => \temp0_carry__0_i_1_n_0\
    );
\temp0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(6),
      I1 => \imm_reg_n_0_[6]\,
      O => \temp0_carry__0_i_2_n_0\
    );
\temp0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(5),
      I1 => \imm_reg_n_0_[5]\,
      O => \temp0_carry__0_i_3_n_0\
    );
\temp0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(4),
      I1 => \imm_reg_n_0_[4]\,
      O => \temp0_carry__0_i_4_n_0\
    );
\temp0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp0_carry__0_n_0\,
      CO(3) => \temp0_carry__1_n_0\,
      CO(2) => \temp0_carry__1_n_1\,
      CO(1) => \temp0_carry__1_n_2\,
      CO(0) => \temp0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => regrD2(11 downto 8),
      O(3) => \temp0_carry__1_n_4\,
      O(2) => \temp0_carry__1_n_5\,
      O(1) => \temp0_carry__1_n_6\,
      O(0) => \temp0_carry__1_n_7\,
      S(3) => \temp0_carry__1_i_1_n_0\,
      S(2) => \temp0_carry__1_i_2_n_0\,
      S(1) => \temp0_carry__1_i_3_n_0\,
      S(0) => \temp0_carry__1_i_4_n_0\
    );
\temp0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(11),
      I1 => \imm_reg_n_0_[11]\,
      O => \temp0_carry__1_i_1_n_0\
    );
\temp0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(10),
      I1 => \imm_reg_n_0_[10]\,
      O => \temp0_carry__1_i_2_n_0\
    );
\temp0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(9),
      I1 => \imm_reg_n_0_[9]\,
      O => \temp0_carry__1_i_3_n_0\
    );
\temp0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(8),
      I1 => \imm_reg_n_0_[8]\,
      O => \temp0_carry__1_i_4_n_0\
    );
\temp0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \temp0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_temp0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \temp0_carry__2_n_2\,
      CO(0) => \temp0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => regrD2(13 downto 12),
      O(3) => \NLW_temp0_carry__2_O_UNCONNECTED\(3),
      O(2) => \temp0_carry__2_n_5\,
      O(1) => \temp0_carry__2_n_6\,
      O(0) => \temp0_carry__2_n_7\,
      S(3) => '0',
      S(2) => \temp0_carry__2_i_1_n_0\,
      S(1) => \temp0_carry__2_i_2_n_0\,
      S(0) => \temp0_carry__2_i_3_n_0\
    );
\temp0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(14),
      I1 => \imm_reg_n_0_[14]\,
      O => \temp0_carry__2_i_1_n_0\
    );
\temp0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(13),
      I1 => \imm_reg_n_0_[13]\,
      O => \temp0_carry__2_i_2_n_0\
    );
\temp0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(12),
      I1 => \imm_reg_n_0_[12]\,
      O => \temp0_carry__2_i_3_n_0\
    );
temp0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(3),
      I1 => \imm_reg_n_0_[3]\,
      O => temp0_carry_i_1_n_0
    );
temp0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(2),
      I1 => \imm_reg_n_0_[2]\,
      O => temp0_carry_i_2_n_0
    );
temp0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(1),
      I1 => \imm_reg_n_0_[1]\,
      O => temp0_carry_i_3_n_0
    );
temp0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => regrD2(0),
      I1 => \imm_reg_n_0_[0]\,
      O => temp0_carry_i_4_n_0
    );
\temp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp0_carry_n_7,
      Q => temp(0),
      R => '0'
    );
\temp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__1_n_5\,
      Q => temp(10),
      R => '0'
    );
\temp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__1_n_4\,
      Q => temp(11),
      R => '0'
    );
\temp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__2_n_7\,
      Q => temp(12),
      R => '0'
    );
\temp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__2_n_6\,
      Q => temp(13),
      R => '0'
    );
\temp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__2_n_5\,
      Q => temp(14),
      R => '0'
    );
\temp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp0_carry_n_6,
      Q => temp(1),
      R => '0'
    );
\temp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp0_carry_n_5,
      Q => temp(2),
      R => '0'
    );
\temp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => temp0_carry_n_4,
      Q => temp(3),
      R => '0'
    );
\temp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__0_n_7\,
      Q => temp(4),
      R => '0'
    );
\temp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__0_n_6\,
      Q => temp(5),
      R => '0'
    );
\temp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__0_n_5\,
      Q => temp(6),
      R => '0'
    );
\temp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__0_n_4\,
      Q => temp(7),
      R => '0'
    );
\temp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__1_n_7\,
      Q => temp(8),
      R => '0'
    );
\temp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => temp0,
      D => \temp0_carry__1_n_6\,
      Q => temp(9),
      R => '0'
    );
wr_enR1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCDDCDDDCC88CC88"
    )
        port map (
      I0 => rID20,
      I1 => wr_enR1_i_2_n_0,
      I2 => \FSM_onehot_curr_reg_n_0_[25]\,
      I3 => en,
      I4 => op,
      I5 => \^wr_enr1\,
      O => wr_enR1_i_1_n_0
    );
wr_enR1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_curr_reg_n_0_[2]\,
      I1 => \FSM_onehot_curr_reg_n_0_[27]\,
      O => wr_enR1_i_2_n_0
    );
wr_enR1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_enR1_i_1_n_0,
      Q => \^wr_enr1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity uproc_top_level_controls_0_0 is
  port (
    clk : in STD_LOGIC;
    en : in STD_LOGIC;
    rst : in STD_LOGIC;
    rID1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rID2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_enR1 : out STD_LOGIC;
    wr_enR2 : out STD_LOGIC;
    regrD1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    regrD2 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    regwD1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    regwD2 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    fbRST : out STD_LOGIC;
    fbAddr1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    fbDin1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    fbDout1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    fbWr_en : out STD_LOGIC;
    irAddr : out STD_LOGIC_VECTOR ( 13 downto 0 );
    irWord : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dAddr : out STD_LOGIC_VECTOR ( 14 downto 0 );
    d_wr_en : out STD_LOGIC;
    d_Out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    d_In : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aluA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aluB : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aluOp : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aluResult : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ready : in STD_LOGIC;
    newchar : in STD_LOGIC;
    send : out STD_LOGIC;
    charRec : in STD_LOGIC_VECTOR ( 7 downto 0 );
    charSend : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of uproc_top_level_controls_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of uproc_top_level_controls_0_0 : entity is "uproc_top_level_controls_0_0,controls,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of uproc_top_level_controls_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of uproc_top_level_controls_0_0 : entity is "module_ref";
  attribute x_core_info : string;
  attribute x_core_info of uproc_top_level_controls_0_0 : entity is "controls,Vivado 2021.1";
end uproc_top_level_controls_0_0;

architecture STRUCTURE of uproc_top_level_controls_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute x_interface_info : string;
  attribute x_interface_info of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 128000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN uproc_top_level_clk, INSERT_VIP 0";
  attribute x_interface_info of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute x_interface_parameter of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  d_Out(15) <= \<const0>\;
  d_Out(14) <= \<const0>\;
  d_Out(13) <= \<const0>\;
  d_Out(12) <= \<const0>\;
  d_Out(11) <= \<const0>\;
  d_Out(10) <= \<const0>\;
  d_Out(9) <= \<const0>\;
  d_Out(8) <= \<const0>\;
  d_Out(7) <= \<const0>\;
  d_Out(6) <= \<const0>\;
  d_Out(5) <= \<const0>\;
  d_Out(4) <= \<const0>\;
  d_Out(3) <= \<const0>\;
  d_Out(2) <= \<const0>\;
  d_Out(1) <= \<const0>\;
  d_Out(0) <= \<const0>\;
  d_wr_en <= \<const0>\;
  fbRST <= \<const0>\;
  regwD2(15) <= \<const0>\;
  regwD2(14) <= \<const0>\;
  regwD2(13) <= \<const0>\;
  regwD2(12) <= \<const0>\;
  regwD2(11) <= \<const0>\;
  regwD2(10) <= \<const0>\;
  regwD2(9) <= \<const0>\;
  regwD2(8) <= \<const0>\;
  regwD2(7) <= \<const0>\;
  regwD2(6) <= \<const0>\;
  regwD2(5) <= \<const0>\;
  regwD2(4) <= \<const0>\;
  regwD2(3) <= \<const0>\;
  regwD2(2) <= \<const0>\;
  regwD2(1) <= \<const0>\;
  regwD2(0) <= \<const0>\;
  wr_enR2 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.uproc_top_level_controls_0_0_controls
     port map (
      aluA(15 downto 0) => aluA(15 downto 0),
      aluB(15 downto 0) => aluB(15 downto 0),
      aluOp(3 downto 0) => aluOp(3 downto 0),
      aluResult(15 downto 0) => aluResult(15 downto 0),
      charRec(7 downto 0) => charRec(7 downto 0),
      charSend(7 downto 0) => charSend(7 downto 0),
      clk => clk,
      dAddr(14 downto 0) => dAddr(14 downto 0),
      d_In(15 downto 0) => d_In(15 downto 0),
      en => en,
      fbAddr1(11 downto 0) => fbAddr1(11 downto 0),
      fbDout1(15 downto 0) => fbDout1(15 downto 0),
      fbWr_en => fbWr_en,
      irAddr(13 downto 0) => irAddr(13 downto 0),
      irWord(30 downto 0) => irWord(31 downto 1),
      newchar => newchar,
      rID1(4 downto 0) => rID1(4 downto 0),
      rID2(4 downto 0) => rID2(4 downto 0),
      ready => ready,
      regrD1(15 downto 0) => regrD1(15 downto 0),
      regrD2(15 downto 0) => regrD2(15 downto 0),
      regwD1(15 downto 0) => regwD1(15 downto 0),
      send => send,
      wr_enR1 => wr_enR1
    );
end STRUCTURE;
