
*** Running vivado
    with args -log bd_85ad_init_reduce_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_85ad_init_reduce_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3017112 on Tue Sep 29 20:16:41 MDT 2020
  **** IP Build 3016781 on Tue Sep 29 23:22:34 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/ravic/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "led_3bits" preset_proc "led_3bits_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "uart2_bank306" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "dc_pl_gpio" preset_proc "dc_pl_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysctlr_gpio" preset_proc "sysctlr_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk0" preset_proc "sysclk0_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk1" preset_proc "sysclk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk3" preset_proc "sysclk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "push_button_4bits" preset_proc "PUSH_BUTTON_4Bits_Preset" not found in preset file.
WARNING: [Board 49-131] In interface "sys_diff_clock" preset_proc "sys_diff_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sys_diff_clock" preset_proc "sys_diff_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sys_diff_clock_233" preset_proc "sys_diff_clock_233_preset" not found in preset file.
WARNING: [Board 49-131] In interface "push_buttons" preset_proc "push_buttons_preset" not found in preset file.
WARNING: [Board 49-131] In interface "uart2_bank306" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "dc_pl_gpio" preset_proc "dc_pl_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysctlr_gpio" preset_proc "sysctlr_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "led_3bits" preset_proc "led_3bits_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_sysclk_300" preset_proc "default_sysclk_300_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk_125" preset_proc "sysclk_125_preset" not found in preset file.
WARNING: [Board 49-131] In interface "user_prog_clock" preset_proc "user_prog_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_sysclk_300" preset_proc "default_sysclk_300_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk_125" preset_proc "sysclk_125_preset" not found in preset file.
WARNING: [Board 49-131] In interface "user_prog_clock" preset_proc "user_prog_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "led_3bits" preset_proc "led_3bits_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
enable_beta_device: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2442.664 ; gain = 14.152 ; free physical = 28977 ; free virtual = 54292
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
source bd_85ad_init_reduce_0.tcl -notrace
INFO: Dispatch client connection id - 42487
WARNING: [Board 49-131] In interface "pci_express_x4" preset_proc "pciex4_preset" not found in preset file.
WARNING: [Board 49-131] In interface "qsfp_4x" preset_proc "qsfp0_4x_preset" not found in preset file.
WARNING: [Board 49-131] In interface "pci_express_x4" preset_proc "pciex4_preset" not found in preset file.
WARNING: [Board 49-131] In interface "qsfp_4x" preset_proc "qsfp0_4x_preset" not found in preset file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_85ad_init_reduce_0
Command: synth_design -top bd_85ad_init_reduce_0 -part xcu50-fsvh2104-2LV-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2LV-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19755
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3361.996 ; gain = 153.719 ; free physical = 17010 ; free virtual = 42325
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_init_reduce_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_16/synth/bd_85ad_init_reduce_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'util_reduced_logic_v2_0_4_util_reduced_logic' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
	Parameter C_OPERATION bound to: and - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'util_reduced_logic_v2_0_4_util_reduced_logic' (1#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_init_reduce_0' (2#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_16/synth/bd_85ad_init_reduce_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3406.902 ; gain = 198.625 ; free physical = 16587 ; free virtual = 41903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3423.746 ; gain = 215.469 ; free physical = 17570 ; free virtual = 42886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3423.746 ; gain = 215.469 ; free physical = 17567 ; free virtual = 42884
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3423.746 ; gain = 0.000 ; free physical = 17535 ; free virtual = 42852
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3453.562 ; gain = 0.000 ; free physical = 16158 ; free virtual = 41476
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3465.469 ; gain = 11.906 ; free physical = 16144 ; free virtual = 41462
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3465.469 ; gain = 257.191 ; free physical = 17580 ; free virtual = 42949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2LV-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3465.469 ; gain = 257.191 ; free physical = 17576 ; free virtual = 42946
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3465.469 ; gain = 257.191 ; free physical = 17571 ; free virtual = 42941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3465.469 ; gain = 257.191 ; free physical = 17582 ; free virtual = 42935
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3465.469 ; gain = 257.191 ; free physical = 17701 ; free virtual = 43056
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 3842.125 ; gain = 633.848 ; free physical = 16584 ; free virtual = 41968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 3842.125 ; gain = 633.848 ; free physical = 16583 ; free virtual = 41967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 3861.156 ; gain = 652.879 ; free physical = 16570 ; free virtual = 41956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3867.094 ; gain = 658.816 ; free physical = 16341 ; free virtual = 41803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3867.094 ; gain = 658.816 ; free physical = 16341 ; free virtual = 41803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3867.094 ; gain = 658.816 ; free physical = 16340 ; free virtual = 41802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3867.094 ; gain = 658.816 ; free physical = 16335 ; free virtual = 41798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3867.094 ; gain = 658.816 ; free physical = 16337 ; free virtual = 41799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3867.094 ; gain = 658.816 ; free physical = 16342 ; free virtual = 41805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3867.094 ; gain = 658.816 ; free physical = 16342 ; free virtual = 41805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 3867.094 ; gain = 617.094 ; free physical = 16370 ; free virtual = 41833
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 3867.102 ; gain = 658.816 ; free physical = 16376 ; free virtual = 41839
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3867.102 ; gain = 0.000 ; free physical = 16368 ; free virtual = 41831
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3919.336 ; gain = 0.000 ; free physical = 16301 ; free virtual = 41763
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 3919.336 ; gain = 1466.418 ; free physical = 16422 ; free virtual = 41884
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_85ad_init_reduce_0, cache-ID = 3da31a4b0a55b29e
INFO: [Common 17-1381] The checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_85ad_init_reduce_0_utilization_synth.rpt -pb bd_85ad_init_reduce_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 18:08:11 2020...
