Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jul 18 16:29:14 2020
| Host         : DESKTOP-DT3LPHO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dtw_4F_32bit_256x256_timing_summary_routed.rpt -pb dtw_4F_32bit_256x256_timing_summary_routed.pb -rpx dtw_4F_32bit_256x256_timing_summary_routed.rpx -warn_on_violation
| Design       : dtw_4F_32bit_256x256
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     11.847        0.000                      0                  830        0.050        0.000                      0                  830       24.500        0.000                       0                   281  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        11.847        0.000                      0                  830        0.050        0.000                      0                  830       24.500        0.000                       0                   281  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       11.847ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.847ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.978ns  (logic 17.826ns (46.937%)  route 20.152ns (53.063%))
  Logic Levels:           65  (CARRY4=38 LUT2=12 LUT3=7 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 55.109 - 50.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.877     5.722    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     6.156 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=4, routed)           1.254     7.410    euclidean_distance_inst/inner_product_F2[16]
    SLICE_X92Y49         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  euclidean_distance_inst/inst1_i_44/O
                         net (fo=2, routed)           0.466     8.026    euclidean_distance_inst/inst1_i_44_n_0
    SLICE_X92Y49         LUT5 (Prop_lut5_I1_O)        0.328     8.354 r  euclidean_distance_inst/inst1_i_7/O
                         net (fo=2, routed)           0.660     9.014    euclidean_distance_inst/inst1_i_7_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  euclidean_distance_inst/inst1_i_10/O
                         net (fo=1, routed)           0.000     9.138    euclidean_distance_inst/inst1_i_10_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  euclidean_distance_inst/inst1_i_1/CO[3]
                         net (fo=6, routed)           1.536    11.224    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/s_axis_cartesian_tdata[3]
    SLICE_X93Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_1__2/O
                         net (fo=12, routed)          0.810    12.158    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X102Y61        LUT2 (Prop_lut2_I0_O)        0.124    12.282 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.282    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.662 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.662    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.985 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=18, routed)          0.653    13.638    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X103Y58        LUT3 (Prop_lut3_I1_O)        0.306    13.944 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_3__6/O
                         net (fo=2, routed)           0.537    14.481    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    14.605 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.605    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.981 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.981    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.220 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=17, routed)          0.528    15.748    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X103Y57        LUT3 (Prop_lut3_I1_O)        0.301    16.049 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.563    16.612    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X104Y57        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.016 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.016    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.331 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=18, routed)          0.721    18.052    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/S[2]
    SLICE_X101Y55        LUT3 (Prop_lut3_I1_O)        0.307    18.359 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6/O
                         net (fo=2, routed)           0.528    18.887    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X100Y55        LUT2 (Prop_lut2_I1_O)        0.124    19.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.011    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.391 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.391    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.508 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.508    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.727 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.543    20.269    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X99Y55         LUT3 (Prop_lut3_I1_O)        0.295    20.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.503    21.067    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.124    21.191 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.191    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X98Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.571 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.571    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X98Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.688 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.688    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.582    22.593    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.306    22.899 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.528    23.426    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124    23.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    23.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.930 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.930    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.047 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.047    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.286 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.499    24.785    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X97Y54         LUT5 (Prop_lut5_I3_O)        0.301    25.086 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6__2/O
                         net (fo=4, routed)           0.706    25.792    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X95Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.916 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.916    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.466 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.466    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.779 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.621    27.401    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y60         LUT3 (Prop_lut3_I1_O)        0.306    27.707 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_5__4/O
                         net (fo=2, routed)           0.668    28.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X94Y60         LUT2 (Prop_lut2_I1_O)        0.124    28.498 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.498    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.874 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.874    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.991 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.991    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.210 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.547    29.758    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1[5]
    SLICE_X96Y59         LUT5 (Prop_lut5_I3_O)        0.295    30.053 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_9__1/O
                         net (fo=4, routed)           1.078    31.130    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124    31.254 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    31.254    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.786 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.786    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.900 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.900    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.234 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.741    32.976    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X85Y58         LUT5 (Prop_lut5_I3_O)        0.303    33.279 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.501    33.780    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X83Y58         LUT2 (Prop_lut2_I1_O)        0.124    33.904 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    33.904    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.436 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.436    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X83Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.789 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.660    35.449    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.302    35.751 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__2/O
                         net (fo=2, routed)           0.569    36.320    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.444 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    36.444    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.994 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.994    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.108 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.108    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.421 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           1.066    38.486    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    39.324 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.324    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.438 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.438    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.677 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           0.683    40.360    dtw_value_comp_inst/m_axis_dout_tdata[8]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.302    40.662 r  dtw_value_comp_inst/dtw_cell_out[11]_i_14/O
                         net (fo=1, routed)           0.000    40.662    euclidean_distance_inst/dtw_cell_out[8]_i_2_1[0]
    SLICE_X91Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.194 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.194    euclidean_distance_inst/dtw_cell_out_reg[11]_i_4_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.308    dtw_matrix_memory_inst/dtw_cell_out[16]_i_2_0[0]
    SLICE_X91Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.422    dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.536    dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_4_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.870 r  dtw_matrix_memory_inst/dtw_cell_out_reg[27]_i_4/O[1]
                         net (fo=1, routed)           1.090    42.960    dtw_value_comp_inst/data4[25]
    SLICE_X86Y65         LUT6 (Prop_lut6_I0_O)        0.303    43.263 r  dtw_value_comp_inst/dtw_cell_out[25]_i_2/O
                         net (fo=1, routed)           0.313    43.576    dtw_value_comp_inst/dtw_cell_out[25]_i_2_n_0
    SLICE_X86Y64         LUT6 (Prop_lut6_I0_O)        0.124    43.700 r  dtw_value_comp_inst/dtw_cell_out[25]_i_1/O
                         net (fo=1, routed)           0.000    43.700    dtw_value_comp_inst/dtw_cell_out[25]
    SLICE_X86Y64         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.544    55.109    dtw_value_comp_inst/CLK
    SLICE_X86Y64         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[25]/C
                         clock pessimism              0.395    55.503    
                         clock uncertainty           -0.035    55.468    
    SLICE_X86Y64         FDRE (Setup_fdre_C_D)        0.079    55.547    dtw_value_comp_inst/dtw_cell_out_reg[25]
  -------------------------------------------------------------------
                         required time                         55.547    
                         arrival time                         -43.700    
  -------------------------------------------------------------------
                         slack                                 11.847    

Slack (MET) :             11.911ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.867ns  (logic 17.616ns (46.521%)  route 20.251ns (53.479%))
  Logic Levels:           64  (CARRY4=37 LUT2=12 LUT3=7 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.110ns = ( 55.110 - 50.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.877     5.722    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     6.156 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=4, routed)           1.254     7.410    euclidean_distance_inst/inner_product_F2[16]
    SLICE_X92Y49         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  euclidean_distance_inst/inst1_i_44/O
                         net (fo=2, routed)           0.466     8.026    euclidean_distance_inst/inst1_i_44_n_0
    SLICE_X92Y49         LUT5 (Prop_lut5_I1_O)        0.328     8.354 r  euclidean_distance_inst/inst1_i_7/O
                         net (fo=2, routed)           0.660     9.014    euclidean_distance_inst/inst1_i_7_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  euclidean_distance_inst/inst1_i_10/O
                         net (fo=1, routed)           0.000     9.138    euclidean_distance_inst/inst1_i_10_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  euclidean_distance_inst/inst1_i_1/CO[3]
                         net (fo=6, routed)           1.536    11.224    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/s_axis_cartesian_tdata[3]
    SLICE_X93Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_1__2/O
                         net (fo=12, routed)          0.810    12.158    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X102Y61        LUT2 (Prop_lut2_I0_O)        0.124    12.282 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.282    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.662 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.662    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.985 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=18, routed)          0.653    13.638    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X103Y58        LUT3 (Prop_lut3_I1_O)        0.306    13.944 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_3__6/O
                         net (fo=2, routed)           0.537    14.481    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    14.605 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.605    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.981 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.981    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.220 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=17, routed)          0.528    15.748    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X103Y57        LUT3 (Prop_lut3_I1_O)        0.301    16.049 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.563    16.612    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X104Y57        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.016 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.016    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.331 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=18, routed)          0.721    18.052    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/S[2]
    SLICE_X101Y55        LUT3 (Prop_lut3_I1_O)        0.307    18.359 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6/O
                         net (fo=2, routed)           0.528    18.887    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X100Y55        LUT2 (Prop_lut2_I1_O)        0.124    19.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.011    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.391 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.391    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.508 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.508    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.727 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.543    20.269    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X99Y55         LUT3 (Prop_lut3_I1_O)        0.295    20.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.503    21.067    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.124    21.191 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.191    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X98Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.571 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.571    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X98Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.688 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.688    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.582    22.593    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.306    22.899 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.528    23.426    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124    23.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    23.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.930 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.930    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.047 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.047    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.286 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.499    24.785    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X97Y54         LUT5 (Prop_lut5_I3_O)        0.301    25.086 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6__2/O
                         net (fo=4, routed)           0.706    25.792    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X95Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.916 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.916    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.466 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.466    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.779 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.621    27.401    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y60         LUT3 (Prop_lut3_I1_O)        0.306    27.707 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_5__4/O
                         net (fo=2, routed)           0.668    28.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X94Y60         LUT2 (Prop_lut2_I1_O)        0.124    28.498 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.498    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.874 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.874    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.991 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.991    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.210 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.547    29.758    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1[5]
    SLICE_X96Y59         LUT5 (Prop_lut5_I3_O)        0.295    30.053 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_9__1/O
                         net (fo=4, routed)           1.078    31.130    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124    31.254 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    31.254    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.786 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.786    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.900 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.900    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.234 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.741    32.976    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X85Y58         LUT5 (Prop_lut5_I3_O)        0.303    33.279 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.501    33.780    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X83Y58         LUT2 (Prop_lut2_I1_O)        0.124    33.904 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    33.904    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.436 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.436    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X83Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.789 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.660    35.449    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.302    35.751 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__2/O
                         net (fo=2, routed)           0.569    36.320    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.444 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    36.444    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.994 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.994    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.108 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.108    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.421 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           1.066    38.486    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    39.324 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.324    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.438 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.438    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.677 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           0.683    40.360    dtw_value_comp_inst/m_axis_dout_tdata[8]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.302    40.662 r  dtw_value_comp_inst/dtw_cell_out[11]_i_14/O
                         net (fo=1, routed)           0.000    40.662    euclidean_distance_inst/dtw_cell_out[8]_i_2_1[0]
    SLICE_X91Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.194 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.194    euclidean_distance_inst/dtw_cell_out_reg[11]_i_4_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.308    dtw_matrix_memory_inst/dtw_cell_out[16]_i_2_0[0]
    SLICE_X91Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.422    dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.661 r  dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_4/O[2]
                         net (fo=1, routed)           0.930    42.591    dtw_value_comp_inst/data4[22]
    SLICE_X87Y64         LUT6 (Prop_lut6_I0_O)        0.302    42.893 r  dtw_value_comp_inst/dtw_cell_out[22]_i_2/O
                         net (fo=1, routed)           0.572    43.465    dtw_value_comp_inst/dtw_cell_out[22]_i_2_n_0
    SLICE_X87Y62         LUT6 (Prop_lut6_I0_O)        0.124    43.589 r  dtw_value_comp_inst/dtw_cell_out[22]_i_1/O
                         net (fo=1, routed)           0.000    43.589    dtw_value_comp_inst/dtw_cell_out[22]
    SLICE_X87Y62         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.545    55.110    dtw_value_comp_inst/CLK
    SLICE_X87Y62         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[22]/C
                         clock pessimism              0.395    55.504    
                         clock uncertainty           -0.035    55.469    
    SLICE_X87Y62         FDRE (Setup_fdre_C_D)        0.031    55.500    dtw_value_comp_inst/dtw_cell_out_reg[22]
  -------------------------------------------------------------------
                         required time                         55.500    
                         arrival time                         -43.589    
  -------------------------------------------------------------------
                         slack                                 11.911    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.917ns  (logic 18.019ns (47.522%)  route 19.898ns (52.478%))
  Logic Levels:           67  (CARRY4=40 LUT2=12 LUT3=7 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 55.163 - 50.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.877     5.722    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     6.156 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=4, routed)           1.254     7.410    euclidean_distance_inst/inner_product_F2[16]
    SLICE_X92Y49         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  euclidean_distance_inst/inst1_i_44/O
                         net (fo=2, routed)           0.466     8.026    euclidean_distance_inst/inst1_i_44_n_0
    SLICE_X92Y49         LUT5 (Prop_lut5_I1_O)        0.328     8.354 r  euclidean_distance_inst/inst1_i_7/O
                         net (fo=2, routed)           0.660     9.014    euclidean_distance_inst/inst1_i_7_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  euclidean_distance_inst/inst1_i_10/O
                         net (fo=1, routed)           0.000     9.138    euclidean_distance_inst/inst1_i_10_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  euclidean_distance_inst/inst1_i_1/CO[3]
                         net (fo=6, routed)           1.536    11.224    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/s_axis_cartesian_tdata[3]
    SLICE_X93Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_1__2/O
                         net (fo=12, routed)          0.810    12.158    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X102Y61        LUT2 (Prop_lut2_I0_O)        0.124    12.282 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.282    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.662 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.662    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.985 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=18, routed)          0.653    13.638    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X103Y58        LUT3 (Prop_lut3_I1_O)        0.306    13.944 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_3__6/O
                         net (fo=2, routed)           0.537    14.481    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    14.605 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.605    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.981 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.981    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.220 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=17, routed)          0.528    15.748    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X103Y57        LUT3 (Prop_lut3_I1_O)        0.301    16.049 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.563    16.612    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X104Y57        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.016 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.016    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.331 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=18, routed)          0.721    18.052    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/S[2]
    SLICE_X101Y55        LUT3 (Prop_lut3_I1_O)        0.307    18.359 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6/O
                         net (fo=2, routed)           0.528    18.887    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X100Y55        LUT2 (Prop_lut2_I1_O)        0.124    19.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.011    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.391 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.391    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.508 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.508    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.727 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.543    20.269    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X99Y55         LUT3 (Prop_lut3_I1_O)        0.295    20.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.503    21.067    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.124    21.191 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.191    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X98Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.571 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.571    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X98Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.688 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.688    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.582    22.593    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.306    22.899 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.528    23.426    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124    23.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    23.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.930 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.930    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.047 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.047    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.286 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.499    24.785    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X97Y54         LUT5 (Prop_lut5_I3_O)        0.301    25.086 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6__2/O
                         net (fo=4, routed)           0.706    25.792    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X95Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.916 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.916    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.466 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.466    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.779 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.621    27.401    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y60         LUT3 (Prop_lut3_I1_O)        0.306    27.707 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_5__4/O
                         net (fo=2, routed)           0.668    28.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X94Y60         LUT2 (Prop_lut2_I1_O)        0.124    28.498 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.498    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.874 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.874    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.991 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.991    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.210 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.547    29.758    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1[5]
    SLICE_X96Y59         LUT5 (Prop_lut5_I3_O)        0.295    30.053 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_9__1/O
                         net (fo=4, routed)           1.078    31.130    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124    31.254 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    31.254    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.786 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.786    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.900 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.900    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.234 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.741    32.976    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X85Y58         LUT5 (Prop_lut5_I3_O)        0.303    33.279 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.501    33.780    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X83Y58         LUT2 (Prop_lut2_I1_O)        0.124    33.904 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    33.904    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.436 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.436    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X83Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.789 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.660    35.449    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.302    35.751 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__2/O
                         net (fo=2, routed)           0.569    36.320    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.444 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    36.444    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.994 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.994    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.108 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.108    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.421 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           1.066    38.486    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    39.324 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.324    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.438 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.438    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.772 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=9, routed)           0.864    40.636    dtw_value_comp_inst/m_axis_dout_tdata[7]
    SLICE_X89Y59         LUT2 (Prop_lut2_I0_O)        0.303    40.939 r  dtw_value_comp_inst/dtw_cell_out[7]_i_19/O
                         net (fo=1, routed)           0.000    40.939    euclidean_distance_inst/dtw_cell_out[4]_i_2[3]
    SLICE_X89Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.340 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.340    euclidean_distance_inst/dtw_cell_out_reg[7]_i_6_n_0
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.454 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.454    euclidean_distance_inst/dtw_cell_out_reg[11]_i_6_n_0
    SLICE_X89Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.568 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.568    dtw_matrix_memory_inst/dtw_cell_out[16]_i_2[0]
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.682 r  dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.682    dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_6_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.796 r  dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.796    dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_6_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.910 r  dtw_matrix_memory_inst/dtw_cell_out_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.910    dtw_matrix_memory_inst/dtw_cell_out_reg[27]_i_6_n_0
    SLICE_X89Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.244 r  dtw_matrix_memory_inst/dtw_cell_out_reg[31]_i_6/O[1]
                         net (fo=1, routed)           0.686    42.930    dtw_value_comp_inst/data2[29]
    SLICE_X90Y68         LUT6 (Prop_lut6_I5_O)        0.303    43.233 r  dtw_value_comp_inst/dtw_cell_out[29]_i_2/O
                         net (fo=1, routed)           0.282    43.515    dtw_value_comp_inst/dtw_cell_out[29]_i_2_n_0
    SLICE_X90Y68         LUT6 (Prop_lut6_I0_O)        0.124    43.639 r  dtw_value_comp_inst/dtw_cell_out[29]_i_1/O
                         net (fo=1, routed)           0.000    43.639    dtw_value_comp_inst/dtw_cell_out[29]
    SLICE_X90Y68         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.598    55.163    dtw_value_comp_inst/CLK
    SLICE_X90Y68         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[29]/C
                         clock pessimism              0.395    55.557    
                         clock uncertainty           -0.035    55.522    
    SLICE_X90Y68         FDRE (Setup_fdre_C_D)        0.079    55.601    dtw_value_comp_inst/dtw_cell_out_reg[29]
  -------------------------------------------------------------------
                         required time                         55.601    
                         arrival time                         -43.639    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.968ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.811ns  (logic 17.502ns (46.289%)  route 20.309ns (53.711%))
  Logic Levels:           63  (CARRY4=36 LUT2=12 LUT3=7 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 55.111 - 50.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.877     5.722    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     6.156 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=4, routed)           1.254     7.410    euclidean_distance_inst/inner_product_F2[16]
    SLICE_X92Y49         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  euclidean_distance_inst/inst1_i_44/O
                         net (fo=2, routed)           0.466     8.026    euclidean_distance_inst/inst1_i_44_n_0
    SLICE_X92Y49         LUT5 (Prop_lut5_I1_O)        0.328     8.354 r  euclidean_distance_inst/inst1_i_7/O
                         net (fo=2, routed)           0.660     9.014    euclidean_distance_inst/inst1_i_7_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  euclidean_distance_inst/inst1_i_10/O
                         net (fo=1, routed)           0.000     9.138    euclidean_distance_inst/inst1_i_10_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  euclidean_distance_inst/inst1_i_1/CO[3]
                         net (fo=6, routed)           1.536    11.224    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/s_axis_cartesian_tdata[3]
    SLICE_X93Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_1__2/O
                         net (fo=12, routed)          0.810    12.158    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X102Y61        LUT2 (Prop_lut2_I0_O)        0.124    12.282 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.282    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.662 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.662    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.985 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=18, routed)          0.653    13.638    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X103Y58        LUT3 (Prop_lut3_I1_O)        0.306    13.944 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_3__6/O
                         net (fo=2, routed)           0.537    14.481    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    14.605 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.605    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.981 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.981    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.220 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=17, routed)          0.528    15.748    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X103Y57        LUT3 (Prop_lut3_I1_O)        0.301    16.049 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.563    16.612    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X104Y57        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.016 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.016    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.331 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=18, routed)          0.721    18.052    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/S[2]
    SLICE_X101Y55        LUT3 (Prop_lut3_I1_O)        0.307    18.359 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6/O
                         net (fo=2, routed)           0.528    18.887    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X100Y55        LUT2 (Prop_lut2_I1_O)        0.124    19.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.011    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.391 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.391    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.508 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.508    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.727 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.543    20.269    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X99Y55         LUT3 (Prop_lut3_I1_O)        0.295    20.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.503    21.067    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.124    21.191 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.191    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X98Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.571 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.571    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X98Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.688 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.688    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.582    22.593    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.306    22.899 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.528    23.426    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124    23.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    23.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.930 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.930    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.047 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.047    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.286 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.499    24.785    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X97Y54         LUT5 (Prop_lut5_I3_O)        0.301    25.086 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6__2/O
                         net (fo=4, routed)           0.706    25.792    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X95Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.916 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.916    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.466 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.466    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.779 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.621    27.401    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y60         LUT3 (Prop_lut3_I1_O)        0.306    27.707 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_5__4/O
                         net (fo=2, routed)           0.668    28.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X94Y60         LUT2 (Prop_lut2_I1_O)        0.124    28.498 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.498    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.874 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.874    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.991 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.991    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.210 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.547    29.758    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1[5]
    SLICE_X96Y59         LUT5 (Prop_lut5_I3_O)        0.295    30.053 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_9__1/O
                         net (fo=4, routed)           1.078    31.130    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124    31.254 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    31.254    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.786 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.786    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.900 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.900    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.234 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.741    32.976    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X85Y58         LUT5 (Prop_lut5_I3_O)        0.303    33.279 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.501    33.780    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X83Y58         LUT2 (Prop_lut2_I1_O)        0.124    33.904 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    33.904    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.436 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.436    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X83Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.789 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.660    35.449    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.302    35.751 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__2/O
                         net (fo=2, routed)           0.569    36.320    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.444 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    36.444    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.994 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.994    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.108 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.108    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.421 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           1.066    38.486    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    39.324 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.324    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.438 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.438    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.677 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           0.683    40.360    dtw_value_comp_inst/m_axis_dout_tdata[8]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.302    40.662 r  dtw_value_comp_inst/dtw_cell_out[11]_i_14/O
                         net (fo=1, routed)           0.000    40.662    euclidean_distance_inst/dtw_cell_out[8]_i_2_1[0]
    SLICE_X91Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.194 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.194    euclidean_distance_inst/dtw_cell_out_reg[11]_i_4_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.308    dtw_matrix_memory_inst/dtw_cell_out[16]_i_2_0[0]
    SLICE_X91Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.547 r  dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4/O[2]
                         net (fo=1, routed)           1.078    42.625    dtw_value_comp_inst/data4[18]
    SLICE_X87Y63         LUT6 (Prop_lut6_I0_O)        0.302    42.927 r  dtw_value_comp_inst/dtw_cell_out[18]_i_2/O
                         net (fo=1, routed)           0.482    43.409    dtw_value_comp_inst/dtw_cell_out[18]_i_2_n_0
    SLICE_X87Y61         LUT6 (Prop_lut6_I0_O)        0.124    43.533 r  dtw_value_comp_inst/dtw_cell_out[18]_i_1/O
                         net (fo=1, routed)           0.000    43.533    dtw_value_comp_inst/dtw_cell_out[18]
    SLICE_X87Y61         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.546    55.111    dtw_value_comp_inst/CLK
    SLICE_X87Y61         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[18]/C
                         clock pessimism              0.395    55.505    
                         clock uncertainty           -0.035    55.470    
    SLICE_X87Y61         FDRE (Setup_fdre_C_D)        0.031    55.501    dtw_value_comp_inst/dtw_cell_out_reg[18]
  -------------------------------------------------------------------
                         required time                         55.501    
                         arrival time                         -43.533    
  -------------------------------------------------------------------
                         slack                                 11.968    

Slack (MET) :             11.974ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.802ns  (logic 17.697ns (46.815%)  route 20.105ns (53.185%))
  Logic Levels:           65  (CARRY4=38 LUT2=12 LUT3=7 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns = ( 55.108 - 50.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.877     5.722    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     6.156 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=4, routed)           1.254     7.410    euclidean_distance_inst/inner_product_F2[16]
    SLICE_X92Y49         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  euclidean_distance_inst/inst1_i_44/O
                         net (fo=2, routed)           0.466     8.026    euclidean_distance_inst/inst1_i_44_n_0
    SLICE_X92Y49         LUT5 (Prop_lut5_I1_O)        0.328     8.354 r  euclidean_distance_inst/inst1_i_7/O
                         net (fo=2, routed)           0.660     9.014    euclidean_distance_inst/inst1_i_7_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  euclidean_distance_inst/inst1_i_10/O
                         net (fo=1, routed)           0.000     9.138    euclidean_distance_inst/inst1_i_10_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  euclidean_distance_inst/inst1_i_1/CO[3]
                         net (fo=6, routed)           1.536    11.224    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/s_axis_cartesian_tdata[3]
    SLICE_X93Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_1__2/O
                         net (fo=12, routed)          0.810    12.158    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X102Y61        LUT2 (Prop_lut2_I0_O)        0.124    12.282 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.282    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.662 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.662    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.985 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=18, routed)          0.653    13.638    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X103Y58        LUT3 (Prop_lut3_I1_O)        0.306    13.944 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_3__6/O
                         net (fo=2, routed)           0.537    14.481    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    14.605 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.605    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.981 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.981    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.220 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=17, routed)          0.528    15.748    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X103Y57        LUT3 (Prop_lut3_I1_O)        0.301    16.049 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.563    16.612    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X104Y57        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.016 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.016    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.331 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=18, routed)          0.721    18.052    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/S[2]
    SLICE_X101Y55        LUT3 (Prop_lut3_I1_O)        0.307    18.359 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6/O
                         net (fo=2, routed)           0.528    18.887    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X100Y55        LUT2 (Prop_lut2_I1_O)        0.124    19.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.011    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.391 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.391    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.508 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.508    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.727 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.543    20.269    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X99Y55         LUT3 (Prop_lut3_I1_O)        0.295    20.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.503    21.067    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.124    21.191 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.191    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X98Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.571 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.571    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X98Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.688 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.688    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.582    22.593    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.306    22.899 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.528    23.426    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124    23.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    23.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.930 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.930    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.047 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.047    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.286 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.499    24.785    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X97Y54         LUT5 (Prop_lut5_I3_O)        0.301    25.086 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6__2/O
                         net (fo=4, routed)           0.706    25.792    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X95Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.916 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.916    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.466 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.466    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.779 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.621    27.401    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y60         LUT3 (Prop_lut3_I1_O)        0.306    27.707 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_5__4/O
                         net (fo=2, routed)           0.668    28.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X94Y60         LUT2 (Prop_lut2_I1_O)        0.124    28.498 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.498    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.874 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.874    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.991 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.991    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.210 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.547    29.758    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1[5]
    SLICE_X96Y59         LUT5 (Prop_lut5_I3_O)        0.295    30.053 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_9__1/O
                         net (fo=4, routed)           1.078    31.130    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124    31.254 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    31.254    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.786 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.786    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.900 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.900    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.234 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.741    32.976    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X85Y58         LUT5 (Prop_lut5_I3_O)        0.303    33.279 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.501    33.780    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X83Y58         LUT2 (Prop_lut2_I1_O)        0.124    33.904 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    33.904    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.436 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.436    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X83Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.789 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.660    35.449    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.302    35.751 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__2/O
                         net (fo=2, routed)           0.569    36.320    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.444 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    36.444    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.994 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.994    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.108 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.108    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.421 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           1.066    38.486    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853    39.339 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=9, routed)           0.798    40.138    dtw_value_comp_inst/m_axis_dout_tdata[0]
    SLICE_X90Y60         LUT2 (Prop_lut2_I0_O)        0.302    40.440 r  dtw_value_comp_inst/dtw_cell_out[3]_i_18/O
                         net (fo=1, routed)           0.000    40.440    euclidean_distance_inst/dtw_cell_out[0]_i_2_0[0]
    SLICE_X90Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.953 r  euclidean_distance_inst/dtw_cell_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.953    euclidean_distance_inst/dtw_cell_out_reg[3]_i_5_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.070 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.070    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X90Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.187 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.187    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.304 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.304    dtw_value_comp_inst/CO[0]
    SLICE_X90Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.421 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.421    dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.538 r  dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.538    dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    41.853 r  dtw_value_comp_inst/dtw_cell_out_reg[27]_i_5/O[3]
                         net (fo=1, routed)           0.834    42.686    dtw_value_comp_inst/data3[27]
    SLICE_X87Y65         LUT6 (Prop_lut6_I4_O)        0.307    42.993 r  dtw_value_comp_inst/dtw_cell_out[27]_i_2/O
                         net (fo=1, routed)           0.407    43.400    dtw_value_comp_inst/dtw_cell_out[27]_i_2_n_0
    SLICE_X87Y65         LUT6 (Prop_lut6_I0_O)        0.124    43.524 r  dtw_value_comp_inst/dtw_cell_out[27]_i_1/O
                         net (fo=1, routed)           0.000    43.524    dtw_value_comp_inst/dtw_cell_out[27]
    SLICE_X87Y65         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.543    55.108    dtw_value_comp_inst/CLK
    SLICE_X87Y65         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[27]/C
                         clock pessimism              0.395    55.502    
                         clock uncertainty           -0.035    55.467    
    SLICE_X87Y65         FDRE (Setup_fdre_C_D)        0.031    55.498    dtw_value_comp_inst/dtw_cell_out_reg[27]
  -------------------------------------------------------------------
                         required time                         55.498    
                         arrival time                         -43.524    
  -------------------------------------------------------------------
                         slack                                 11.974    

Slack (MET) :             12.060ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.718ns  (logic 17.789ns (47.164%)  route 19.929ns (52.836%))
  Logic Levels:           66  (CARRY4=39 LUT2=12 LUT3=7 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 55.109 - 50.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.877     5.722    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     6.156 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=4, routed)           1.254     7.410    euclidean_distance_inst/inner_product_F2[16]
    SLICE_X92Y49         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  euclidean_distance_inst/inst1_i_44/O
                         net (fo=2, routed)           0.466     8.026    euclidean_distance_inst/inst1_i_44_n_0
    SLICE_X92Y49         LUT5 (Prop_lut5_I1_O)        0.328     8.354 r  euclidean_distance_inst/inst1_i_7/O
                         net (fo=2, routed)           0.660     9.014    euclidean_distance_inst/inst1_i_7_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  euclidean_distance_inst/inst1_i_10/O
                         net (fo=1, routed)           0.000     9.138    euclidean_distance_inst/inst1_i_10_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  euclidean_distance_inst/inst1_i_1/CO[3]
                         net (fo=6, routed)           1.536    11.224    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/s_axis_cartesian_tdata[3]
    SLICE_X93Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_1__2/O
                         net (fo=12, routed)          0.810    12.158    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X102Y61        LUT2 (Prop_lut2_I0_O)        0.124    12.282 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.282    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.662 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.662    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.985 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=18, routed)          0.653    13.638    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X103Y58        LUT3 (Prop_lut3_I1_O)        0.306    13.944 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_3__6/O
                         net (fo=2, routed)           0.537    14.481    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    14.605 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.605    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.981 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.981    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.220 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=17, routed)          0.528    15.748    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X103Y57        LUT3 (Prop_lut3_I1_O)        0.301    16.049 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.563    16.612    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X104Y57        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.016 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.016    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.331 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=18, routed)          0.721    18.052    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/S[2]
    SLICE_X101Y55        LUT3 (Prop_lut3_I1_O)        0.307    18.359 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6/O
                         net (fo=2, routed)           0.528    18.887    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X100Y55        LUT2 (Prop_lut2_I1_O)        0.124    19.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.011    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.391 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.391    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.508 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.508    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.727 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.543    20.269    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X99Y55         LUT3 (Prop_lut3_I1_O)        0.295    20.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.503    21.067    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.124    21.191 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.191    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X98Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.571 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.571    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X98Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.688 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.688    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.582    22.593    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.306    22.899 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.528    23.426    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124    23.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    23.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.930 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.930    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.047 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.047    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.286 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.499    24.785    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X97Y54         LUT5 (Prop_lut5_I3_O)        0.301    25.086 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6__2/O
                         net (fo=4, routed)           0.706    25.792    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X95Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.916 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.916    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.466 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.466    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.779 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.621    27.401    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y60         LUT3 (Prop_lut3_I1_O)        0.306    27.707 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_5__4/O
                         net (fo=2, routed)           0.668    28.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X94Y60         LUT2 (Prop_lut2_I1_O)        0.124    28.498 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.498    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.874 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.874    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.991 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.991    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.210 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.547    29.758    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1[5]
    SLICE_X96Y59         LUT5 (Prop_lut5_I3_O)        0.295    30.053 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_9__1/O
                         net (fo=4, routed)           1.078    31.130    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124    31.254 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    31.254    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.786 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.786    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.900 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.900    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.234 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.741    32.976    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X85Y58         LUT5 (Prop_lut5_I3_O)        0.303    33.279 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.501    33.780    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X83Y58         LUT2 (Prop_lut2_I1_O)        0.124    33.904 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    33.904    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.436 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.436    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X83Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.789 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.660    35.449    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.302    35.751 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__2/O
                         net (fo=2, routed)           0.569    36.320    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.444 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    36.444    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.994 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.994    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.108 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.108    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.421 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           1.066    38.486    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    39.324 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.324    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.438 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.438    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.772 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=9, routed)           0.864    40.636    dtw_value_comp_inst/m_axis_dout_tdata[7]
    SLICE_X89Y59         LUT2 (Prop_lut2_I0_O)        0.303    40.939 r  dtw_value_comp_inst/dtw_cell_out[7]_i_19/O
                         net (fo=1, routed)           0.000    40.939    euclidean_distance_inst/dtw_cell_out[4]_i_2[3]
    SLICE_X89Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.340 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.340    euclidean_distance_inst/dtw_cell_out_reg[7]_i_6_n_0
    SLICE_X89Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.454 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.454    euclidean_distance_inst/dtw_cell_out_reg[11]_i_6_n_0
    SLICE_X89Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.568 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    41.568    dtw_matrix_memory_inst/dtw_cell_out[16]_i_2[0]
    SLICE_X89Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.682 r  dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.682    dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_6_n_0
    SLICE_X89Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.796 r  dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    41.796    dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_6_n_0
    SLICE_X89Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    42.018 r  dtw_matrix_memory_inst/dtw_cell_out_reg[27]_i_6/O[0]
                         net (fo=1, routed)           0.578    42.596    dtw_value_comp_inst/data2[24]
    SLICE_X88Y65         LUT6 (Prop_lut6_I5_O)        0.299    42.895 r  dtw_value_comp_inst/dtw_cell_out[24]_i_2/O
                         net (fo=1, routed)           0.421    43.316    dtw_value_comp_inst/dtw_cell_out[24]_i_2_n_0
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.124    43.440 r  dtw_value_comp_inst/dtw_cell_out[24]_i_1/O
                         net (fo=1, routed)           0.000    43.440    dtw_value_comp_inst/dtw_cell_out[24]
    SLICE_X88Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.544    55.109    dtw_value_comp_inst/CLK
    SLICE_X88Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[24]/C
                         clock pessimism              0.395    55.503    
                         clock uncertainty           -0.035    55.468    
    SLICE_X88Y63         FDRE (Setup_fdre_C_D)        0.031    55.499    dtw_value_comp_inst/dtw_cell_out_reg[24]
  -------------------------------------------------------------------
                         required time                         55.499    
                         arrival time                         -43.440    
  -------------------------------------------------------------------
                         slack                                 12.060    

Slack (MET) :             12.062ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.715ns  (logic 17.730ns (47.010%)  route 19.985ns (52.990%))
  Logic Levels:           65  (CARRY4=38 LUT2=12 LUT3=7 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 55.109 - 50.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.877     5.722    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     6.156 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=4, routed)           1.254     7.410    euclidean_distance_inst/inner_product_F2[16]
    SLICE_X92Y49         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  euclidean_distance_inst/inst1_i_44/O
                         net (fo=2, routed)           0.466     8.026    euclidean_distance_inst/inst1_i_44_n_0
    SLICE_X92Y49         LUT5 (Prop_lut5_I1_O)        0.328     8.354 r  euclidean_distance_inst/inst1_i_7/O
                         net (fo=2, routed)           0.660     9.014    euclidean_distance_inst/inst1_i_7_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  euclidean_distance_inst/inst1_i_10/O
                         net (fo=1, routed)           0.000     9.138    euclidean_distance_inst/inst1_i_10_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  euclidean_distance_inst/inst1_i_1/CO[3]
                         net (fo=6, routed)           1.536    11.224    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/s_axis_cartesian_tdata[3]
    SLICE_X93Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_1__2/O
                         net (fo=12, routed)          0.810    12.158    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X102Y61        LUT2 (Prop_lut2_I0_O)        0.124    12.282 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.282    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.662 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.662    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.985 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=18, routed)          0.653    13.638    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X103Y58        LUT3 (Prop_lut3_I1_O)        0.306    13.944 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_3__6/O
                         net (fo=2, routed)           0.537    14.481    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    14.605 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.605    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.981 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.981    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.220 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=17, routed)          0.528    15.748    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X103Y57        LUT3 (Prop_lut3_I1_O)        0.301    16.049 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.563    16.612    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X104Y57        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.016 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.016    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.331 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=18, routed)          0.721    18.052    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/S[2]
    SLICE_X101Y55        LUT3 (Prop_lut3_I1_O)        0.307    18.359 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6/O
                         net (fo=2, routed)           0.528    18.887    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X100Y55        LUT2 (Prop_lut2_I1_O)        0.124    19.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.011    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.391 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.391    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.508 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.508    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.727 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.543    20.269    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X99Y55         LUT3 (Prop_lut3_I1_O)        0.295    20.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.503    21.067    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.124    21.191 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.191    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X98Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.571 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.571    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X98Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.688 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.688    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.582    22.593    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.306    22.899 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.528    23.426    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124    23.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    23.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.930 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.930    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.047 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.047    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.286 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.499    24.785    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X97Y54         LUT5 (Prop_lut5_I3_O)        0.301    25.086 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6__2/O
                         net (fo=4, routed)           0.706    25.792    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X95Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.916 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.916    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.466 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.466    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.779 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.621    27.401    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y60         LUT3 (Prop_lut3_I1_O)        0.306    27.707 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_5__4/O
                         net (fo=2, routed)           0.668    28.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X94Y60         LUT2 (Prop_lut2_I1_O)        0.124    28.498 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.498    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.874 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.874    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.991 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.991    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.210 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.547    29.758    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1[5]
    SLICE_X96Y59         LUT5 (Prop_lut5_I3_O)        0.295    30.053 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_9__1/O
                         net (fo=4, routed)           1.078    31.130    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124    31.254 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    31.254    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.786 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.786    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.900 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.900    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.234 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.741    32.976    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X85Y58         LUT5 (Prop_lut5_I3_O)        0.303    33.279 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.501    33.780    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X83Y58         LUT2 (Prop_lut2_I1_O)        0.124    33.904 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    33.904    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.436 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.436    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X83Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.789 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.660    35.449    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.302    35.751 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__2/O
                         net (fo=2, routed)           0.569    36.320    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.444 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    36.444    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.994 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.994    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.108 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.108    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.421 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           1.066    38.486    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    39.324 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.324    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.438 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.438    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.677 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           0.683    40.360    dtw_value_comp_inst/m_axis_dout_tdata[8]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.302    40.662 r  dtw_value_comp_inst/dtw_cell_out[11]_i_14/O
                         net (fo=1, routed)           0.000    40.662    euclidean_distance_inst/dtw_cell_out[8]_i_2_1[0]
    SLICE_X91Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.194 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.194    euclidean_distance_inst/dtw_cell_out_reg[11]_i_4_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.308    dtw_matrix_memory_inst/dtw_cell_out[16]_i_2_0[0]
    SLICE_X91Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.422    dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.536    dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_4_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.775 r  dtw_matrix_memory_inst/dtw_cell_out_reg[27]_i_4/O[2]
                         net (fo=1, routed)           0.944    42.719    dtw_value_comp_inst/data4[26]
    SLICE_X87Y65         LUT6 (Prop_lut6_I0_O)        0.302    43.021 r  dtw_value_comp_inst/dtw_cell_out[26]_i_2/O
                         net (fo=1, routed)           0.293    43.313    dtw_value_comp_inst/dtw_cell_out[26]_i_2_n_0
    SLICE_X87Y63         LUT6 (Prop_lut6_I0_O)        0.124    43.437 r  dtw_value_comp_inst/dtw_cell_out[26]_i_1/O
                         net (fo=1, routed)           0.000    43.437    dtw_value_comp_inst/dtw_cell_out[26]
    SLICE_X87Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.544    55.109    dtw_value_comp_inst/CLK
    SLICE_X87Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[26]/C
                         clock pessimism              0.395    55.503    
                         clock uncertainty           -0.035    55.468    
    SLICE_X87Y63         FDRE (Setup_fdre_C_D)        0.031    55.499    dtw_value_comp_inst/dtw_cell_out_reg[26]
  -------------------------------------------------------------------
                         required time                         55.499    
                         arrival time                         -43.437    
  -------------------------------------------------------------------
                         slack                                 12.062    

Slack (MET) :             12.066ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.713ns  (logic 17.484ns (46.361%)  route 20.229ns (53.639%))
  Logic Levels:           62  (CARRY4=35 LUT2=12 LUT3=7 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 55.111 - 50.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.877     5.722    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     6.156 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=4, routed)           1.254     7.410    euclidean_distance_inst/inner_product_F2[16]
    SLICE_X92Y49         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  euclidean_distance_inst/inst1_i_44/O
                         net (fo=2, routed)           0.466     8.026    euclidean_distance_inst/inst1_i_44_n_0
    SLICE_X92Y49         LUT5 (Prop_lut5_I1_O)        0.328     8.354 r  euclidean_distance_inst/inst1_i_7/O
                         net (fo=2, routed)           0.660     9.014    euclidean_distance_inst/inst1_i_7_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  euclidean_distance_inst/inst1_i_10/O
                         net (fo=1, routed)           0.000     9.138    euclidean_distance_inst/inst1_i_10_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  euclidean_distance_inst/inst1_i_1/CO[3]
                         net (fo=6, routed)           1.536    11.224    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/s_axis_cartesian_tdata[3]
    SLICE_X93Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_1__2/O
                         net (fo=12, routed)          0.810    12.158    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X102Y61        LUT2 (Prop_lut2_I0_O)        0.124    12.282 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.282    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.662 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.662    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.985 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=18, routed)          0.653    13.638    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X103Y58        LUT3 (Prop_lut3_I1_O)        0.306    13.944 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_3__6/O
                         net (fo=2, routed)           0.537    14.481    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    14.605 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.605    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.981 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.981    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.220 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=17, routed)          0.528    15.748    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X103Y57        LUT3 (Prop_lut3_I1_O)        0.301    16.049 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.563    16.612    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X104Y57        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.016 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.016    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.331 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=18, routed)          0.721    18.052    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/S[2]
    SLICE_X101Y55        LUT3 (Prop_lut3_I1_O)        0.307    18.359 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6/O
                         net (fo=2, routed)           0.528    18.887    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X100Y55        LUT2 (Prop_lut2_I1_O)        0.124    19.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.011    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.391 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.391    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.508 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.508    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.727 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.543    20.269    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X99Y55         LUT3 (Prop_lut3_I1_O)        0.295    20.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.503    21.067    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.124    21.191 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.191    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X98Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.571 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.571    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X98Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.688 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.688    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.582    22.593    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.306    22.899 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.528    23.426    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124    23.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    23.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.930 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.930    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.047 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.047    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.286 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.499    24.785    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X97Y54         LUT5 (Prop_lut5_I3_O)        0.301    25.086 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6__2/O
                         net (fo=4, routed)           0.706    25.792    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X95Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.916 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.916    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.466 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.466    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.779 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.621    27.401    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y60         LUT3 (Prop_lut3_I1_O)        0.306    27.707 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_5__4/O
                         net (fo=2, routed)           0.668    28.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X94Y60         LUT2 (Prop_lut2_I1_O)        0.124    28.498 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.498    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.874 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.874    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.991 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.991    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.210 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.547    29.758    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1[5]
    SLICE_X96Y59         LUT5 (Prop_lut5_I3_O)        0.295    30.053 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_9__1/O
                         net (fo=4, routed)           1.078    31.130    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124    31.254 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    31.254    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.786 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.786    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.900 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.900    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.234 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.741    32.976    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X85Y58         LUT5 (Prop_lut5_I3_O)        0.303    33.279 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.501    33.780    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X83Y58         LUT2 (Prop_lut2_I1_O)        0.124    33.904 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    33.904    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.436 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.436    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X83Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.789 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.660    35.449    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.302    35.751 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__2/O
                         net (fo=2, routed)           0.569    36.320    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.444 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    36.444    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.994 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.994    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.108 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.108    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.421 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           1.066    38.486    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    39.324 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.324    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.438 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.438    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.677 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           0.683    40.360    dtw_value_comp_inst/m_axis_dout_tdata[8]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.302    40.662 r  dtw_value_comp_inst/dtw_cell_out[11]_i_14/O
                         net (fo=1, routed)           0.000    40.662    euclidean_distance_inst/dtw_cell_out[8]_i_2_1[0]
    SLICE_X91Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.194 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.194    euclidean_distance_inst/dtw_cell_out_reg[11]_i_4_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.528 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_7/O[1]
                         net (fo=1, routed)           0.906    42.434    dtw_value_comp_inst/data4[13]
    SLICE_X88Y62         LUT6 (Prop_lut6_I0_O)        0.303    42.737 r  dtw_value_comp_inst/dtw_cell_out[13]_i_2/O
                         net (fo=1, routed)           0.574    43.311    euclidean_distance_inst/dtw_cell_out_reg[13]
    SLICE_X88Y61         LUT6 (Prop_lut6_I0_O)        0.124    43.435 r  euclidean_distance_inst/dtw_cell_out[13]_i_1/O
                         net (fo=1, routed)           0.000    43.435    dtw_value_comp_inst/D[13]
    SLICE_X88Y61         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.546    55.111    dtw_value_comp_inst/CLK
    SLICE_X88Y61         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[13]/C
                         clock pessimism              0.395    55.505    
                         clock uncertainty           -0.035    55.470    
    SLICE_X88Y61         FDRE (Setup_fdre_C_D)        0.031    55.501    dtw_value_comp_inst/dtw_cell_out_reg[13]
  -------------------------------------------------------------------
                         required time                         55.501    
                         arrival time                         -43.435    
  -------------------------------------------------------------------
                         slack                                 12.066    

Slack (MET) :             12.073ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.704ns  (logic 17.587ns (46.644%)  route 20.117ns (53.356%))
  Logic Levels:           64  (CARRY4=37 LUT2=12 LUT3=7 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.109ns = ( 55.109 - 50.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.877     5.722    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     6.156 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=4, routed)           1.254     7.410    euclidean_distance_inst/inner_product_F2[16]
    SLICE_X92Y49         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  euclidean_distance_inst/inst1_i_44/O
                         net (fo=2, routed)           0.466     8.026    euclidean_distance_inst/inst1_i_44_n_0
    SLICE_X92Y49         LUT5 (Prop_lut5_I1_O)        0.328     8.354 r  euclidean_distance_inst/inst1_i_7/O
                         net (fo=2, routed)           0.660     9.014    euclidean_distance_inst/inst1_i_7_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  euclidean_distance_inst/inst1_i_10/O
                         net (fo=1, routed)           0.000     9.138    euclidean_distance_inst/inst1_i_10_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  euclidean_distance_inst/inst1_i_1/CO[3]
                         net (fo=6, routed)           1.536    11.224    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/s_axis_cartesian_tdata[3]
    SLICE_X93Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_1__2/O
                         net (fo=12, routed)          0.810    12.158    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X102Y61        LUT2 (Prop_lut2_I0_O)        0.124    12.282 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.282    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.662 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.662    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.985 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=18, routed)          0.653    13.638    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X103Y58        LUT3 (Prop_lut3_I1_O)        0.306    13.944 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_3__6/O
                         net (fo=2, routed)           0.537    14.481    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    14.605 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.605    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.981 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.981    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.220 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=17, routed)          0.528    15.748    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X103Y57        LUT3 (Prop_lut3_I1_O)        0.301    16.049 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.563    16.612    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X104Y57        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.016 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.016    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.331 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=18, routed)          0.721    18.052    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/S[2]
    SLICE_X101Y55        LUT3 (Prop_lut3_I1_O)        0.307    18.359 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6/O
                         net (fo=2, routed)           0.528    18.887    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X100Y55        LUT2 (Prop_lut2_I1_O)        0.124    19.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.011    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.391 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.391    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.508 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.508    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.727 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.543    20.269    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X99Y55         LUT3 (Prop_lut3_I1_O)        0.295    20.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.503    21.067    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.124    21.191 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.191    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X98Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.571 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.571    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X98Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.688 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.688    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.582    22.593    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.306    22.899 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.528    23.426    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124    23.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    23.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.930 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.930    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.047 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.047    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.286 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.499    24.785    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X97Y54         LUT5 (Prop_lut5_I3_O)        0.301    25.086 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6__2/O
                         net (fo=4, routed)           0.706    25.792    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X95Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.916 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.916    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.466 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.466    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.779 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.621    27.401    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y60         LUT3 (Prop_lut3_I1_O)        0.306    27.707 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_5__4/O
                         net (fo=2, routed)           0.668    28.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X94Y60         LUT2 (Prop_lut2_I1_O)        0.124    28.498 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.498    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.874 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.874    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.991 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.991    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.210 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.547    29.758    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1[5]
    SLICE_X96Y59         LUT5 (Prop_lut5_I3_O)        0.295    30.053 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_9__1/O
                         net (fo=4, routed)           1.078    31.130    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124    31.254 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    31.254    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.786 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.786    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.900 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.900    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.234 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.741    32.976    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X85Y58         LUT5 (Prop_lut5_I3_O)        0.303    33.279 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.501    33.780    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X83Y58         LUT2 (Prop_lut2_I1_O)        0.124    33.904 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    33.904    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.436 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.436    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X83Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.789 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.660    35.449    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.302    35.751 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__2/O
                         net (fo=2, routed)           0.569    36.320    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.444 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    36.444    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.994 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.994    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.108 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.108    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.421 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           1.066    38.486    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.853    39.339 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=9, routed)           0.798    40.138    dtw_value_comp_inst/m_axis_dout_tdata[0]
    SLICE_X90Y60         LUT2 (Prop_lut2_I0_O)        0.302    40.440 r  dtw_value_comp_inst/dtw_cell_out[3]_i_18/O
                         net (fo=1, routed)           0.000    40.440    euclidean_distance_inst/dtw_cell_out[0]_i_2_0[0]
    SLICE_X90Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    40.953 r  euclidean_distance_inst/dtw_cell_out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.953    euclidean_distance_inst/dtw_cell_out_reg[3]_i_5_n_0
    SLICE_X90Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.070 r  euclidean_distance_inst/dtw_cell_out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.070    euclidean_distance_inst/dtw_cell_out_reg[7]_i_5_n_0
    SLICE_X90Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.187 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.187    euclidean_distance_inst/dtw_cell_out_reg[11]_i_5_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.304 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000    41.304    dtw_value_comp_inst/CO[0]
    SLICE_X90Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.421 r  dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5/CO[3]
                         net (fo=1, routed)           0.000    41.421    dtw_value_comp_inst/dtw_cell_out_reg[19]_i_5_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.744 r  dtw_value_comp_inst/dtw_cell_out_reg[23]_i_5/O[1]
                         net (fo=1, routed)           0.811    42.554    dtw_value_comp_inst/data3[21]
    SLICE_X88Y64         LUT6 (Prop_lut6_I4_O)        0.306    42.860 r  dtw_value_comp_inst/dtw_cell_out[21]_i_2/O
                         net (fo=1, routed)           0.442    43.302    dtw_value_comp_inst/dtw_cell_out[21]_i_2_n_0
    SLICE_X88Y63         LUT6 (Prop_lut6_I0_O)        0.124    43.426 r  dtw_value_comp_inst/dtw_cell_out[21]_i_1/O
                         net (fo=1, routed)           0.000    43.426    dtw_value_comp_inst/dtw_cell_out[21]
    SLICE_X88Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.544    55.109    dtw_value_comp_inst/CLK
    SLICE_X88Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[21]/C
                         clock pessimism              0.395    55.503    
                         clock uncertainty           -0.035    55.468    
    SLICE_X88Y63         FDRE (Setup_fdre_C_D)        0.031    55.499    dtw_value_comp_inst/dtw_cell_out_reg[21]
  -------------------------------------------------------------------
                         required time                         55.499    
                         arrival time                         -43.426    
  -------------------------------------------------------------------
                         slack                                 12.073    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_value_comp_inst/dtw_cell_out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (sys_clk_pin rise@50.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.686ns  (logic 17.844ns (47.349%)  route 19.842ns (52.651%))
  Logic Levels:           66  (CARRY4=39 LUT2=12 LUT3=7 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 55.107 - 50.000 ) 
    Source Clock Delay      (SCD):    5.722ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.573     1.573 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.744    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.845 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.877     5.722    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y20          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     6.156 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[16]
                         net (fo=4, routed)           1.254     7.410    euclidean_distance_inst/inner_product_F2[16]
    SLICE_X92Y49         LUT3 (Prop_lut3_I2_O)        0.150     7.560 r  euclidean_distance_inst/inst1_i_44/O
                         net (fo=2, routed)           0.466     8.026    euclidean_distance_inst/inst1_i_44_n_0
    SLICE_X92Y49         LUT5 (Prop_lut5_I1_O)        0.328     8.354 r  euclidean_distance_inst/inst1_i_7/O
                         net (fo=2, routed)           0.660     9.014    euclidean_distance_inst/inst1_i_7_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.138 r  euclidean_distance_inst/inst1_i_10/O
                         net (fo=1, routed)           0.000     9.138    euclidean_distance_inst/inst1_i_10_n_0
    SLICE_X93Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.688 r  euclidean_distance_inst/inst1_i_1/CO[3]
                         net (fo=6, routed)           1.536    11.224    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/s_axis_cartesian_tdata[3]
    SLICE_X93Y60         LUT2 (Prop_lut2_I0_O)        0.124    11.348 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_1__2/O
                         net (fo=12, routed)          0.810    12.158    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X102Y61        LUT2 (Prop_lut2_I0_O)        0.124    12.282 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    12.282    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X102Y61        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.662 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.662    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.985 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[1]
                         net (fo=18, routed)          0.653    13.638    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/S[0]
    SLICE_X103Y58        LUT3 (Prop_lut3_I1_O)        0.306    13.944 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_3__6/O
                         net (fo=2, routed)           0.537    14.481    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124    14.605 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1/O
                         net (fo=1, routed)           0.000    14.605    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor_i_1_n_0
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.981 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    14.981    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.220 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=17, routed)          0.528    15.748    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X103Y57        LUT3 (Prop_lut3_I1_O)        0.301    16.049 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_5/O
                         net (fo=2, routed)           0.563    16.612    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X104Y57        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    17.016 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    17.016    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.331 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=18, routed)          0.721    18.052    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/S[2]
    SLICE_X101Y55        LUT3 (Prop_lut3_I1_O)        0.307    18.359 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6/O
                         net (fo=2, routed)           0.528    18.887    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X100Y55        LUT2 (Prop_lut2_I1_O)        0.124    19.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    19.011    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X100Y55        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.391 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.391    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X100Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.508 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    19.508    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X100Y57        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.727 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor_CARRY4/O[0]
                         net (fo=19, routed)          0.543    20.269    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/S[3]
    SLICE_X99Y55         LUT3 (Prop_lut3_I1_O)        0.295    20.564 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_7/O
                         net (fo=2, routed)           0.503    21.067    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.124    21.191 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    21.191    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X98Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.571 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.571    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X98Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.688 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    21.688    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X98Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.011 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=19, routed)          0.582    22.593    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X97Y54         LUT3 (Prop_lut3_I1_O)        0.306    22.899 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_8/O
                         net (fo=2, routed)           0.528    23.426    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X96Y54         LUT2 (Prop_lut2_I1_O)        0.124    23.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1/O
                         net (fo=1, routed)           0.000    23.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor_i_1_n_0
    SLICE_X96Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    23.930 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    23.930    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X96Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.047 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    24.047    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X96Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.286 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=19, routed)          0.499    24.785    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/B[0]
    SLICE_X97Y54         LUT5 (Prop_lut5_I3_O)        0.301    25.086 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[8].gen_pre_mid.gen_rem/gen_rem_inc/inst_i_6__2/O
                         net (fo=4, routed)           0.706    25.792    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[5]
    SLICE_X95Y58         LUT2 (Prop_lut2_I1_O)        0.124    25.916 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1/O
                         net (fo=1, routed)           0.000    25.916    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor_i_1_n_0
    SLICE_X95Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.466 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    26.466    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X95Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.779 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=20, routed)          0.621    27.401    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/S[4]
    SLICE_X96Y60         LUT3 (Prop_lut3_I1_O)        0.306    27.707 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_5__4/O
                         net (fo=2, routed)           0.668    28.374    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[7]
    SLICE_X94Y60         LUT2 (Prop_lut2_I1_O)        0.124    28.498 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1/O
                         net (fo=1, routed)           0.000    28.498    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor_i_1_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.874 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.874    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.991 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    28.991    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.210 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[10].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor_CARRY4/O[0]
                         net (fo=23, routed)          0.547    29.758    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1[5]
    SLICE_X96Y59         LUT5 (Prop_lut5_I3_O)        0.295    30.053 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[9].gen_post_mid.gen_rem/gen_rem_inc/inst_i_9__1/O
                         net (fo=4, routed)           1.078    31.130    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[4]
    SLICE_X84Y59         LUT2 (Prop_lut2_I1_O)        0.124    31.254 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    31.254    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X84Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.786 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.786    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X84Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.900 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    31.900    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X84Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.234 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=24, routed)          0.741    32.976    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/S[7]
    SLICE_X85Y58         LUT5 (Prop_lut5_I3_O)        0.303    33.279 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__1/O
                         net (fo=3, routed)           0.501    33.780    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X83Y58         LUT2 (Prop_lut2_I1_O)        0.124    33.904 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1/O
                         net (fo=1, routed)           0.000    33.904    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor_i_1_n_0
    SLICE_X83Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.436 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.436    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X83Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.550 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    34.550    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X83Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    34.789 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=15, routed)          0.660    35.449    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/S[1]
    SLICE_X84Y57         LUT5 (Prop_lut5_I3_O)        0.302    35.751 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_rem_inc/inst_i_10__2/O
                         net (fo=2, routed)           0.569    36.320    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[3]
    SLICE_X81Y59         LUT2 (Prop_lut2_I1_O)        0.124    36.444 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1/O
                         net (fo=1, routed)           0.000    36.444    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux_i_1_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.994 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    36.994    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.108 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    37.108    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.421 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_rem/gen_rem_inc/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           1.066    38.486    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[0]
    SLICE_X93Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    39.324 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.324    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X93Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.438 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    39.438    euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X93Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.677 r  euclidean_distance_inst/inst1/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_last.gen_round.gen_add/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=9, routed)           0.683    40.360    dtw_value_comp_inst/m_axis_dout_tdata[8]
    SLICE_X91Y61         LUT2 (Prop_lut2_I0_O)        0.302    40.662 r  dtw_value_comp_inst/dtw_cell_out[11]_i_14/O
                         net (fo=1, routed)           0.000    40.662    euclidean_distance_inst/dtw_cell_out[8]_i_2_1[0]
    SLICE_X91Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.194 r  euclidean_distance_inst/dtw_cell_out_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.194    euclidean_distance_inst/dtw_cell_out_reg[11]_i_4_n_0
    SLICE_X91Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.308 r  euclidean_distance_inst/dtw_cell_out_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    41.308    dtw_matrix_memory_inst/dtw_cell_out[16]_i_2_0[0]
    SLICE_X91Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.422 r  dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.422    dtw_matrix_memory_inst/dtw_cell_out_reg[19]_i_4_n_0
    SLICE_X91Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.536 r  dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.536    dtw_matrix_memory_inst/dtw_cell_out_reg[23]_i_4_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.650 r  dtw_matrix_memory_inst/dtw_cell_out_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    41.650    dtw_matrix_memory_inst/dtw_cell_out_reg[27]_i_4_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    41.889 r  dtw_matrix_memory_inst/dtw_cell_out_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.813    42.702    dtw_value_comp_inst/data4[30]
    SLICE_X88Y66         LUT6 (Prop_lut6_I0_O)        0.302    43.004 r  dtw_value_comp_inst/dtw_cell_out[30]_i_2/O
                         net (fo=1, routed)           0.280    43.284    dtw_value_comp_inst/dtw_cell_out[30]_i_2_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I0_O)        0.124    43.408 r  dtw_value_comp_inst/dtw_cell_out[30]_i_1/O
                         net (fo=1, routed)           0.000    43.408    dtw_value_comp_inst/dtw_cell_out[30]
    SLICE_X88Y66         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     50.000    50.000 r  
    U7                                                0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         1.502    51.502 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    53.474    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    53.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         1.542    55.107    dtw_value_comp_inst/CLK
    SLICE_X88Y66         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[30]/C
                         clock pessimism              0.395    55.501    
                         clock uncertainty           -0.035    55.466    
    SLICE_X88Y66         FDRE (Setup_fdre_C_D)        0.031    55.497    dtw_value_comp_inst/dtw_cell_out_reg[30]
  -------------------------------------------------------------------
                         required time                         55.497    
                         arrival time                         -43.408    
  -------------------------------------------------------------------
                         slack                                 12.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 memory_controller_inst/memory_address_generator_inst/test_data_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            memory_controller_inst/memory_address_generator_inst/test_data_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.496%)  route 0.223ns (54.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.588     1.617    memory_controller_inst/memory_address_generator_inst/clk
    SLICE_X84Y49         FDRE                                         r  memory_controller_inst/memory_address_generator_inst/test_data_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     1.758 r  memory_controller_inst/memory_address_generator_inst/test_data_counter_reg[1]/Q
                         net (fo=8, routed)           0.223     1.981    memory_controller_inst/memory_address_generator_inst/test_data_counter_reg_n_0_[1]
    SLICE_X85Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.026 r  memory_controller_inst/memory_address_generator_inst/test_data_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.026    memory_controller_inst/memory_address_generator_inst/test_data_counter[3]
    SLICE_X85Y50         FDRE                                         r  memory_controller_inst/memory_address_generator_inst/test_data_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.855     2.132    memory_controller_inst/memory_address_generator_inst/clk
    SLICE_X85Y50         FDRE                                         r  memory_controller_inst/memory_address_generator_inst/test_data_counter_reg[3]/C
                         clock pessimism             -0.248     1.884    
    SLICE_X85Y50         FDRE (Hold_fdre_C_D)         0.091     1.975    memory_controller_inst/memory_address_generator_inst/test_data_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.504%)  route 0.256ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.586     1.615    memory_controller_inst/memory_address_generator_inst/clk
    SLICE_X88Y50         FDRE                                         r  memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.256     2.012    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X4Y20         RAMB18E1                                     r  temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.921     2.199    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y20         RAMB18E1                                     r  temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.717    
    RAMB18_X4Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.900    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.141ns (27.416%)  route 0.373ns (72.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.610ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.581     1.610    dtw_value_comp_inst/CLK
    SLICE_X88Y63         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.141     1.751 r  dtw_value_comp_inst/dtw_cell_out_reg[24]/Q
                         net (fo=4, routed)           0.373     2.124    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[24]
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.919     2.197    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.715    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     2.011    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.370%)  route 0.258ns (64.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.586     1.615    memory_controller_inst/memory_address_generator_inst/clk
    SLICE_X87Y52         FDRE                                         r  memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[4]/Q
                         net (fo=2, routed)           0.258     2.014    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X4Y20         RAMB18E1                                     r  temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.921     2.199    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y20         RAMB18E1                                     r  temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.482     1.717    
    RAMB18_X4Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.900    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.365%)  route 0.258ns (64.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.586     1.615    memory_controller_inst/memory_address_generator_inst/clk
    SLICE_X88Y50         FDRE                                         r  memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y50         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[2]/Q
                         net (fo=2, routed)           0.258     2.014    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X4Y20         RAMB18E1                                     r  temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.920     2.198    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y20         RAMB18E1                                     r  temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.716    
    RAMB18_X4Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.899    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.232%)  route 0.259ns (64.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.586     1.615    memory_controller_inst/memory_address_generator_inst/clk
    SLICE_X87Y52         FDRE                                         r  memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  memory_controller_inst/memory_address_generator_inst/temp_mem_addr_reg[4]/Q
                         net (fo=2, routed)           0.259     2.015    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]
    RAMB18_X4Y20         RAMB18E1                                     r  temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.920     2.198    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X4Y20         RAMB18E1                                     r  temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.482     1.716    
    RAMB18_X4Y20         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.899    temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dtw_value_comp_inst/dtw_cell_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.266%)  route 0.376ns (72.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.582     1.611    dtw_value_comp_inst/CLK
    SLICE_X87Y62         FDRE                                         r  dtw_value_comp_inst/dtw_cell_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y62         FDRE (Prop_fdre_C_Q)         0.141     1.752 r  dtw_value_comp_inst/dtw_cell_out_reg[23]/Q
                         net (fo=4, routed)           0.376     2.128    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[23]
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.919     2.197    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y11         RAMB36E1                                     r  dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.482     1.715    
    RAMB36_X4Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     2.011    dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 memory_controller_inst/memory_address_generator_inst/FSM_sequential_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            memory_controller_inst/memory_address_generator_inst/FSM_sequential_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (38.963%)  route 0.291ns (61.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.588     1.617    memory_controller_inst/memory_address_generator_inst/clk
    SLICE_X84Y49         FDRE                                         r  memory_controller_inst/memory_address_generator_inst/FSM_sequential_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y49         FDRE (Prop_fdre_C_Q)         0.141     1.758 f  memory_controller_inst/memory_address_generator_inst/FSM_sequential_y_reg[3]/Q
                         net (fo=76, routed)          0.291     2.049    memory_controller_inst/memory_address_generator_inst/y[3]
    SLICE_X88Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.094 r  memory_controller_inst/memory_address_generator_inst/FSM_sequential_y[1]_i_1/O
                         net (fo=1, routed)           0.000     2.094    memory_controller_inst/memory_address_generator_inst/FSM_sequential_y[1]_i_1_n_0
    SLICE_X88Y50         FDRE                                         r  memory_controller_inst/memory_address_generator_inst/FSM_sequential_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.856     2.133    memory_controller_inst/memory_address_generator_inst/clk
    SLICE_X88Y50         FDRE                                         r  memory_controller_inst/memory_address_generator_inst/FSM_sequential_y_reg[1]/C
                         clock pessimism             -0.248     1.885    
    SLICE_X88Y50         FDRE (Hold_fdre_C_D)         0.091     1.976    memory_controller_inst/memory_address_generator_inst/FSM_sequential_y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.566%)  route 0.212ns (56.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.609     1.638    euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X94Y53         FDRE                                         r  euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y53         FDRE (Prop_fdre_C_Q)         0.164     1.802 r  euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.212     2.015    euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive_0[0]
    DSP48_X3Y21          DSP48E1                                      r  euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.968     2.245    euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y21          DSP48E1                                      r  euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.482     1.763    
    DSP48_X3Y21          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113     1.876    euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.422%)  route 0.214ns (56.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.246ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     1.003    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.029 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.610     1.639    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/i_op4/CLK
    SLICE_X94Y52         FDRE                                         r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y52         FDRE (Prop_fdre_C_Q)         0.164     1.803 r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.214     2.017    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive_0[0]
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/OPMODE[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    U7                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U7                   IBUF (Prop_ibuf_I_O)         0.529     0.529 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.248    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.277 r  clk_IBUF_BUFG_inst/O
                         net (fo=280, routed)         0.969     2.246    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y20          DSP48E1                                      r  euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.482     1.764    
    DSP48_X3Y20          DSP48E1 (Hold_dsp48e1_CLK_OPMODE[0])
                                                      0.113     1.877    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y11   dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB36_X4Y12   dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y11   dtw_matrix_memory_inst/even_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB36_X4Y12   dtw_matrix_memory_inst/odd_rows/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X4Y20   temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X4Y20   temp_test_memory_inst/template_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X4Y21   temp_test_memory_inst/test_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         50.000      47.424     RAMB18_X4Y21   temp_test_memory_inst/test_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X3Y20    euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X96Y54   euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X96Y54   euclidean_distance_inst/dsp_inst2/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X94Y53   euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X91Y51   euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X94Y53   euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op3/opt_has_pipe.first_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X94Y53   euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X91Y51   euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X94Y53   euclidean_distance_inst/dsp_inst4/U0/i_synth/i_synth_option.i_synth_model/i_op4/opt_has_pipe.first_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X87Y65   dtw_value_comp_inst/dtw_cell_out_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X87Y65   dtw_value_comp_inst/vector1_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X87Y60   dtw_value_comp_inst/dtw_cell_out_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y59   dtw_value_comp_inst/dtw_cell_out_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X88Y60   dtw_value_comp_inst/dtw_cell_out_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y53   memory_controller_inst/memory_address_generator_inst/even_addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X86Y62   dtw_value_comp_inst/dtw_cell_out_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X87Y62   dtw_value_comp_inst/dtw_cell_out_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X87Y62   dtw_value_comp_inst/dtw_cell_out_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X90Y53   memory_controller_inst/memory_address_generator_inst/even_addra_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X89Y66   dtw_value_comp_inst/dtw_cell_out_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X88Y66   dtw_value_comp_inst/dtw_cell_out_reg[30]/C



