
Demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005d74  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  08005eb4  08005eb4  00015eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800619c  0800619c  0001619c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080061a4  080061a4  000161a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080061a8  080061a8  000161a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000068  20000008  080061ac  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000584  20000070  08006214  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000c04  200005f4  08006214  000205f4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 11 .debug_info   00014db8  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00003064  00000000  00000000  00034e9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 000016b0  00000000  00000000  00037f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001124  00000000  00000000  000395b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00022ce1  00000000  00000000  0003a6d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00015983  00000000  00000000  0005d3b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000d9756  00000000  00000000  00072d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  00006524  00000000  00000000  0014c490  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000004a  00000000  00000000  001529b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000070 	.word	0x20000070
 800015c:	00000000 	.word	0x00000000
 8000160:	08005e9c 	.word	0x08005e9c

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000074 	.word	0x20000074
 800017c:	08005e9c 	.word	0x08005e9c

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__aeabi_d2uiz>:
 80009cc:	004a      	lsls	r2, r1, #1
 80009ce:	d211      	bcs.n	80009f4 <__aeabi_d2uiz+0x28>
 80009d0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009d4:	d211      	bcs.n	80009fa <__aeabi_d2uiz+0x2e>
 80009d6:	d50d      	bpl.n	80009f4 <__aeabi_d2uiz+0x28>
 80009d8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009dc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009e0:	d40e      	bmi.n	8000a00 <__aeabi_d2uiz+0x34>
 80009e2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009ea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009ee:	fa23 f002 	lsr.w	r0, r3, r2
 80009f2:	4770      	bx	lr
 80009f4:	f04f 0000 	mov.w	r0, #0
 80009f8:	4770      	bx	lr
 80009fa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009fe:	d102      	bne.n	8000a06 <__aeabi_d2uiz+0x3a>
 8000a00:	f04f 30ff 	mov.w	r0, #4294967295
 8000a04:	4770      	bx	lr
 8000a06:	f04f 0000 	mov.w	r0, #0
 8000a0a:	4770      	bx	lr

08000a0c <__aeabi_uldivmod>:
 8000a0c:	b953      	cbnz	r3, 8000a24 <__aeabi_uldivmod+0x18>
 8000a0e:	b94a      	cbnz	r2, 8000a24 <__aeabi_uldivmod+0x18>
 8000a10:	2900      	cmp	r1, #0
 8000a12:	bf08      	it	eq
 8000a14:	2800      	cmpeq	r0, #0
 8000a16:	bf1c      	itt	ne
 8000a18:	f04f 31ff 	movne.w	r1, #4294967295
 8000a1c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a20:	f000 b970 	b.w	8000d04 <__aeabi_idiv0>
 8000a24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a2c:	f000 f806 	bl	8000a3c <__udivmoddi4>
 8000a30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a38:	b004      	add	sp, #16
 8000a3a:	4770      	bx	lr

08000a3c <__udivmoddi4>:
 8000a3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a40:	9e08      	ldr	r6, [sp, #32]
 8000a42:	460d      	mov	r5, r1
 8000a44:	4604      	mov	r4, r0
 8000a46:	460f      	mov	r7, r1
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d14a      	bne.n	8000ae2 <__udivmoddi4+0xa6>
 8000a4c:	428a      	cmp	r2, r1
 8000a4e:	4694      	mov	ip, r2
 8000a50:	d965      	bls.n	8000b1e <__udivmoddi4+0xe2>
 8000a52:	fab2 f382 	clz	r3, r2
 8000a56:	b143      	cbz	r3, 8000a6a <__udivmoddi4+0x2e>
 8000a58:	fa02 fc03 	lsl.w	ip, r2, r3
 8000a5c:	f1c3 0220 	rsb	r2, r3, #32
 8000a60:	409f      	lsls	r7, r3
 8000a62:	fa20 f202 	lsr.w	r2, r0, r2
 8000a66:	4317      	orrs	r7, r2
 8000a68:	409c      	lsls	r4, r3
 8000a6a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000a6e:	fa1f f58c 	uxth.w	r5, ip
 8000a72:	fbb7 f1fe 	udiv	r1, r7, lr
 8000a76:	0c22      	lsrs	r2, r4, #16
 8000a78:	fb0e 7711 	mls	r7, lr, r1, r7
 8000a7c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000a80:	fb01 f005 	mul.w	r0, r1, r5
 8000a84:	4290      	cmp	r0, r2
 8000a86:	d90a      	bls.n	8000a9e <__udivmoddi4+0x62>
 8000a88:	eb1c 0202 	adds.w	r2, ip, r2
 8000a8c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000a90:	f080 811c 	bcs.w	8000ccc <__udivmoddi4+0x290>
 8000a94:	4290      	cmp	r0, r2
 8000a96:	f240 8119 	bls.w	8000ccc <__udivmoddi4+0x290>
 8000a9a:	3902      	subs	r1, #2
 8000a9c:	4462      	add	r2, ip
 8000a9e:	1a12      	subs	r2, r2, r0
 8000aa0:	b2a4      	uxth	r4, r4
 8000aa2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000aa6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000aaa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000aae:	fb00 f505 	mul.w	r5, r0, r5
 8000ab2:	42a5      	cmp	r5, r4
 8000ab4:	d90a      	bls.n	8000acc <__udivmoddi4+0x90>
 8000ab6:	eb1c 0404 	adds.w	r4, ip, r4
 8000aba:	f100 32ff 	add.w	r2, r0, #4294967295
 8000abe:	f080 8107 	bcs.w	8000cd0 <__udivmoddi4+0x294>
 8000ac2:	42a5      	cmp	r5, r4
 8000ac4:	f240 8104 	bls.w	8000cd0 <__udivmoddi4+0x294>
 8000ac8:	4464      	add	r4, ip
 8000aca:	3802      	subs	r0, #2
 8000acc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ad0:	1b64      	subs	r4, r4, r5
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	b11e      	cbz	r6, 8000ade <__udivmoddi4+0xa2>
 8000ad6:	40dc      	lsrs	r4, r3
 8000ad8:	2300      	movs	r3, #0
 8000ada:	e9c6 4300 	strd	r4, r3, [r6]
 8000ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae2:	428b      	cmp	r3, r1
 8000ae4:	d908      	bls.n	8000af8 <__udivmoddi4+0xbc>
 8000ae6:	2e00      	cmp	r6, #0
 8000ae8:	f000 80ed 	beq.w	8000cc6 <__udivmoddi4+0x28a>
 8000aec:	2100      	movs	r1, #0
 8000aee:	e9c6 0500 	strd	r0, r5, [r6]
 8000af2:	4608      	mov	r0, r1
 8000af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000af8:	fab3 f183 	clz	r1, r3
 8000afc:	2900      	cmp	r1, #0
 8000afe:	d149      	bne.n	8000b94 <__udivmoddi4+0x158>
 8000b00:	42ab      	cmp	r3, r5
 8000b02:	d302      	bcc.n	8000b0a <__udivmoddi4+0xce>
 8000b04:	4282      	cmp	r2, r0
 8000b06:	f200 80f8 	bhi.w	8000cfa <__udivmoddi4+0x2be>
 8000b0a:	1a84      	subs	r4, r0, r2
 8000b0c:	eb65 0203 	sbc.w	r2, r5, r3
 8000b10:	2001      	movs	r0, #1
 8000b12:	4617      	mov	r7, r2
 8000b14:	2e00      	cmp	r6, #0
 8000b16:	d0e2      	beq.n	8000ade <__udivmoddi4+0xa2>
 8000b18:	e9c6 4700 	strd	r4, r7, [r6]
 8000b1c:	e7df      	b.n	8000ade <__udivmoddi4+0xa2>
 8000b1e:	b902      	cbnz	r2, 8000b22 <__udivmoddi4+0xe6>
 8000b20:	deff      	udf	#255	; 0xff
 8000b22:	fab2 f382 	clz	r3, r2
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	f040 8090 	bne.w	8000c4c <__udivmoddi4+0x210>
 8000b2c:	1a8a      	subs	r2, r1, r2
 8000b2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b32:	fa1f fe8c 	uxth.w	lr, ip
 8000b36:	2101      	movs	r1, #1
 8000b38:	fbb2 f5f7 	udiv	r5, r2, r7
 8000b3c:	fb07 2015 	mls	r0, r7, r5, r2
 8000b40:	0c22      	lsrs	r2, r4, #16
 8000b42:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000b46:	fb0e f005 	mul.w	r0, lr, r5
 8000b4a:	4290      	cmp	r0, r2
 8000b4c:	d908      	bls.n	8000b60 <__udivmoddi4+0x124>
 8000b4e:	eb1c 0202 	adds.w	r2, ip, r2
 8000b52:	f105 38ff 	add.w	r8, r5, #4294967295
 8000b56:	d202      	bcs.n	8000b5e <__udivmoddi4+0x122>
 8000b58:	4290      	cmp	r0, r2
 8000b5a:	f200 80cb 	bhi.w	8000cf4 <__udivmoddi4+0x2b8>
 8000b5e:	4645      	mov	r5, r8
 8000b60:	1a12      	subs	r2, r2, r0
 8000b62:	b2a4      	uxth	r4, r4
 8000b64:	fbb2 f0f7 	udiv	r0, r2, r7
 8000b68:	fb07 2210 	mls	r2, r7, r0, r2
 8000b6c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000b70:	fb0e fe00 	mul.w	lr, lr, r0
 8000b74:	45a6      	cmp	lr, r4
 8000b76:	d908      	bls.n	8000b8a <__udivmoddi4+0x14e>
 8000b78:	eb1c 0404 	adds.w	r4, ip, r4
 8000b7c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b80:	d202      	bcs.n	8000b88 <__udivmoddi4+0x14c>
 8000b82:	45a6      	cmp	lr, r4
 8000b84:	f200 80bb 	bhi.w	8000cfe <__udivmoddi4+0x2c2>
 8000b88:	4610      	mov	r0, r2
 8000b8a:	eba4 040e 	sub.w	r4, r4, lr
 8000b8e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000b92:	e79f      	b.n	8000ad4 <__udivmoddi4+0x98>
 8000b94:	f1c1 0720 	rsb	r7, r1, #32
 8000b98:	408b      	lsls	r3, r1
 8000b9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000b9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ba2:	fa05 f401 	lsl.w	r4, r5, r1
 8000ba6:	fa20 f307 	lsr.w	r3, r0, r7
 8000baa:	40fd      	lsrs	r5, r7
 8000bac:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bb0:	4323      	orrs	r3, r4
 8000bb2:	fbb5 f8f9 	udiv	r8, r5, r9
 8000bb6:	fa1f fe8c 	uxth.w	lr, ip
 8000bba:	fb09 5518 	mls	r5, r9, r8, r5
 8000bbe:	0c1c      	lsrs	r4, r3, #16
 8000bc0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000bc4:	fb08 f50e 	mul.w	r5, r8, lr
 8000bc8:	42a5      	cmp	r5, r4
 8000bca:	fa02 f201 	lsl.w	r2, r2, r1
 8000bce:	fa00 f001 	lsl.w	r0, r0, r1
 8000bd2:	d90b      	bls.n	8000bec <__udivmoddi4+0x1b0>
 8000bd4:	eb1c 0404 	adds.w	r4, ip, r4
 8000bd8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000bdc:	f080 8088 	bcs.w	8000cf0 <__udivmoddi4+0x2b4>
 8000be0:	42a5      	cmp	r5, r4
 8000be2:	f240 8085 	bls.w	8000cf0 <__udivmoddi4+0x2b4>
 8000be6:	f1a8 0802 	sub.w	r8, r8, #2
 8000bea:	4464      	add	r4, ip
 8000bec:	1b64      	subs	r4, r4, r5
 8000bee:	b29d      	uxth	r5, r3
 8000bf0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000bf4:	fb09 4413 	mls	r4, r9, r3, r4
 8000bf8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000bfc:	fb03 fe0e 	mul.w	lr, r3, lr
 8000c00:	45a6      	cmp	lr, r4
 8000c02:	d908      	bls.n	8000c16 <__udivmoddi4+0x1da>
 8000c04:	eb1c 0404 	adds.w	r4, ip, r4
 8000c08:	f103 35ff 	add.w	r5, r3, #4294967295
 8000c0c:	d26c      	bcs.n	8000ce8 <__udivmoddi4+0x2ac>
 8000c0e:	45a6      	cmp	lr, r4
 8000c10:	d96a      	bls.n	8000ce8 <__udivmoddi4+0x2ac>
 8000c12:	3b02      	subs	r3, #2
 8000c14:	4464      	add	r4, ip
 8000c16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1a:	fba3 9502 	umull	r9, r5, r3, r2
 8000c1e:	eba4 040e 	sub.w	r4, r4, lr
 8000c22:	42ac      	cmp	r4, r5
 8000c24:	46c8      	mov	r8, r9
 8000c26:	46ae      	mov	lr, r5
 8000c28:	d356      	bcc.n	8000cd8 <__udivmoddi4+0x29c>
 8000c2a:	d053      	beq.n	8000cd4 <__udivmoddi4+0x298>
 8000c2c:	b156      	cbz	r6, 8000c44 <__udivmoddi4+0x208>
 8000c2e:	ebb0 0208 	subs.w	r2, r0, r8
 8000c32:	eb64 040e 	sbc.w	r4, r4, lr
 8000c36:	fa04 f707 	lsl.w	r7, r4, r7
 8000c3a:	40ca      	lsrs	r2, r1
 8000c3c:	40cc      	lsrs	r4, r1
 8000c3e:	4317      	orrs	r7, r2
 8000c40:	e9c6 7400 	strd	r7, r4, [r6]
 8000c44:	4618      	mov	r0, r3
 8000c46:	2100      	movs	r1, #0
 8000c48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4c:	f1c3 0120 	rsb	r1, r3, #32
 8000c50:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c54:	fa20 f201 	lsr.w	r2, r0, r1
 8000c58:	fa25 f101 	lsr.w	r1, r5, r1
 8000c5c:	409d      	lsls	r5, r3
 8000c5e:	432a      	orrs	r2, r5
 8000c60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c64:	fa1f fe8c 	uxth.w	lr, ip
 8000c68:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c6c:	fb07 1510 	mls	r5, r7, r0, r1
 8000c70:	0c11      	lsrs	r1, r2, #16
 8000c72:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000c76:	fb00 f50e 	mul.w	r5, r0, lr
 8000c7a:	428d      	cmp	r5, r1
 8000c7c:	fa04 f403 	lsl.w	r4, r4, r3
 8000c80:	d908      	bls.n	8000c94 <__udivmoddi4+0x258>
 8000c82:	eb1c 0101 	adds.w	r1, ip, r1
 8000c86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c8a:	d22f      	bcs.n	8000cec <__udivmoddi4+0x2b0>
 8000c8c:	428d      	cmp	r5, r1
 8000c8e:	d92d      	bls.n	8000cec <__udivmoddi4+0x2b0>
 8000c90:	3802      	subs	r0, #2
 8000c92:	4461      	add	r1, ip
 8000c94:	1b49      	subs	r1, r1, r5
 8000c96:	b292      	uxth	r2, r2
 8000c98:	fbb1 f5f7 	udiv	r5, r1, r7
 8000c9c:	fb07 1115 	mls	r1, r7, r5, r1
 8000ca0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ca4:	fb05 f10e 	mul.w	r1, r5, lr
 8000ca8:	4291      	cmp	r1, r2
 8000caa:	d908      	bls.n	8000cbe <__udivmoddi4+0x282>
 8000cac:	eb1c 0202 	adds.w	r2, ip, r2
 8000cb0:	f105 38ff 	add.w	r8, r5, #4294967295
 8000cb4:	d216      	bcs.n	8000ce4 <__udivmoddi4+0x2a8>
 8000cb6:	4291      	cmp	r1, r2
 8000cb8:	d914      	bls.n	8000ce4 <__udivmoddi4+0x2a8>
 8000cba:	3d02      	subs	r5, #2
 8000cbc:	4462      	add	r2, ip
 8000cbe:	1a52      	subs	r2, r2, r1
 8000cc0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000cc4:	e738      	b.n	8000b38 <__udivmoddi4+0xfc>
 8000cc6:	4631      	mov	r1, r6
 8000cc8:	4630      	mov	r0, r6
 8000cca:	e708      	b.n	8000ade <__udivmoddi4+0xa2>
 8000ccc:	4639      	mov	r1, r7
 8000cce:	e6e6      	b.n	8000a9e <__udivmoddi4+0x62>
 8000cd0:	4610      	mov	r0, r2
 8000cd2:	e6fb      	b.n	8000acc <__udivmoddi4+0x90>
 8000cd4:	4548      	cmp	r0, r9
 8000cd6:	d2a9      	bcs.n	8000c2c <__udivmoddi4+0x1f0>
 8000cd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000cdc:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	e7a3      	b.n	8000c2c <__udivmoddi4+0x1f0>
 8000ce4:	4645      	mov	r5, r8
 8000ce6:	e7ea      	b.n	8000cbe <__udivmoddi4+0x282>
 8000ce8:	462b      	mov	r3, r5
 8000cea:	e794      	b.n	8000c16 <__udivmoddi4+0x1da>
 8000cec:	4640      	mov	r0, r8
 8000cee:	e7d1      	b.n	8000c94 <__udivmoddi4+0x258>
 8000cf0:	46d0      	mov	r8, sl
 8000cf2:	e77b      	b.n	8000bec <__udivmoddi4+0x1b0>
 8000cf4:	3d02      	subs	r5, #2
 8000cf6:	4462      	add	r2, ip
 8000cf8:	e732      	b.n	8000b60 <__udivmoddi4+0x124>
 8000cfa:	4608      	mov	r0, r1
 8000cfc:	e70a      	b.n	8000b14 <__udivmoddi4+0xd8>
 8000cfe:	4464      	add	r4, ip
 8000d00:	3802      	subs	r0, #2
 8000d02:	e742      	b.n	8000b8a <__udivmoddi4+0x14e>

08000d04 <__aeabi_idiv0>:
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop

08000d08 <Verify_Current_Speed>:

	return Array_To_Int(subbuff);
}

uint16_t Verify_Current_Speed()
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b088      	sub	sp, #32
 8000d0c:	af00      	add	r7, sp, #0
	char tx_buff[]={'@', MOTOR_ADDRESS, 'V','M', '\r'};
 8000d0e:	4a1a      	ldr	r2, [pc, #104]	; (8000d78 <Verify_Current_Speed+0x70>)
 8000d10:	f107 0318 	add.w	r3, r7, #24
 8000d14:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000d18:	6018      	str	r0, [r3, #0]
 8000d1a:	3304      	adds	r3, #4
 8000d1c:	7019      	strb	r1, [r3, #0]
	Motor_Transmit(tx_buff, sizeof(tx_buff));
 8000d1e:	f107 0318 	add.w	r3, r7, #24
 8000d22:	2105      	movs	r1, #5
 8000d24:	4618      	mov	r0, r3
 8000d26:	f000 fb7d 	bl	8001424 <Motor_Transmit>

	uint8_t rx_buff[10];
	uint8_t size = Motor_Receive(rx_buff); //M9999
 8000d2a:	f107 030c 	add.w	r3, r7, #12
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 fb8c 	bl	800144c <Motor_Receive>
 8000d34:	4603      	mov	r3, r0
 8000d36:	77fb      	strb	r3, [r7, #31]
	if (size == 0)
 8000d38:	7ffb      	ldrb	r3, [r7, #31]
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d101      	bne.n	8000d42 <Verify_Current_Speed+0x3a>
	{
		return 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	e015      	b.n	8000d6e <Verify_Current_Speed+0x66>
	}

	char subbuff[5];
	memcpy( subbuff, &rx_buff[1], size - 2 );
 8000d42:	7ffb      	ldrb	r3, [r7, #31]
 8000d44:	3b02      	subs	r3, #2
 8000d46:	461a      	mov	r2, r3
 8000d48:	f107 030c 	add.w	r3, r7, #12
 8000d4c:	1c59      	adds	r1, r3, #1
 8000d4e:	1d3b      	adds	r3, r7, #4
 8000d50:	4618      	mov	r0, r3
 8000d52:	f004 fac9 	bl	80052e8 <memcpy>
	subbuff[size - 2] = '\0';
 8000d56:	7ffb      	ldrb	r3, [r7, #31]
 8000d58:	3b02      	subs	r3, #2
 8000d5a:	3320      	adds	r3, #32
 8000d5c:	443b      	add	r3, r7
 8000d5e:	2200      	movs	r2, #0
 8000d60:	f803 2c1c 	strb.w	r2, [r3, #-28]

	return Array_To_Int(subbuff);
 8000d64:	1d3b      	adds	r3, r7, #4
 8000d66:	4618      	mov	r0, r3
 8000d68:	f001 f84a 	bl	8001e00 <Array_To_Int>
 8000d6c:	4603      	mov	r3, r0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3720      	adds	r7, #32
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	08005f1c 	.word	0x08005f1c

08000d7c <Hard_Brake>:
	char buff[]={'@', MOTOR_ADDRESS, ',', '\r'};
	Motor_Transmit(buff, sizeof(buff));
}

void Hard_Brake()
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
	char buff[]={'@', MOTOR_ADDRESS, '.', '\r'};
 8000d82:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <Hard_Brake+0x1c>)
 8000d84:	607b      	str	r3, [r7, #4]
	Motor_Transmit(buff, sizeof(buff));
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	2104      	movs	r1, #4
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f000 fb4a 	bl	8001424 <Motor_Transmit>
}
 8000d90:	bf00      	nop
 8000d92:	3708      	adds	r7, #8
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	0d2e3040 	.word	0x0d2e3040

08000d9c <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000da4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000da8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000dac:	f023 0218 	bic.w	r2, r3, #24
 8000db0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000dbc:	bf00      	nop
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr

08000dc8 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000dd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000dd4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000dd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000de0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000de4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	4013      	ands	r3, r2
 8000dea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000dec:	68fb      	ldr	r3, [r7, #12]
}
 8000dee:	bf00      	nop
 8000df0:	3714      	adds	r7, #20
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
	...

08000dfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e00:	f001 f892 	bl	8001f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e04:	f000 f8ce 	bl	8000fa4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000e08:	f000 f942 	bl	8001090 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e0c:	f000 fa20 	bl	8001250 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000e10:	f000 f95c 	bl	80010cc <MX_LPUART1_UART_Init>
  MX_USART1_UART_Init();
 8000e14:	f000 f9a6 	bl	8001164 <MX_USART1_UART_Init>
  MX_USB_PCD_Init();
 8000e18:	f000 f9f2 	bl	8001200 <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
  state = 0;
 8000e1c:	4b5c      	ldr	r3, [pc, #368]	; (8000f90 <main+0x194>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	601a      	str	r2, [r3, #0]
  state_changed = 1;
 8000e22:	4b5c      	ldr	r3, [pc, #368]	; (8000f94 <main+0x198>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	601a      	str	r2, [r3, #0]
  SevenSegment_Off();
 8000e28:	f000 fd10 	bl	800184c <SevenSegment_Off>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SevenSegment_UpdateAllDigits(current_rpm);
 8000e2c:	4b5a      	ldr	r3, [pc, #360]	; (8000f98 <main+0x19c>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4618      	mov	r0, r3
 8000e32:	f000 fc13 	bl	800165c <SevenSegment_UpdateAllDigits>

	  if (state == 0){
 8000e36:	4b56      	ldr	r3, [pc, #344]	; (8000f90 <main+0x194>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d10d      	bne.n	8000e5a <main+0x5e>

		  //nothing running, waiting for input
		  // NEW MOTOR: running big motor up until satisfied by pressing button
		  if (state_changed == 1)
 8000e3e:	4b55      	ldr	r3, [pc, #340]	; (8000f94 <main+0x198>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d102      	bne.n	8000e4c <main+0x50>
		  {
			  state_changed = 0;
 8000e46:	4b53      	ldr	r3, [pc, #332]	; (8000f94 <main+0x198>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
		  }

		  Blue_On();
 8000e4c:	f001 f81a 	bl	8001e84 <Blue_On>
		  Green_Off();
 8000e50:	f001 f80c 	bl	8001e6c <Green_Off>
		  Red_Off();
 8000e54:	f000 fff2 	bl	8001e3c <Red_Off>
 8000e58:	e7e8      	b.n	8000e2c <main+0x30>
	  }
	  else if (state == 1){
 8000e5a:	4b4d      	ldr	r3, [pc, #308]	; (8000f90 <main+0x194>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d11a      	bne.n	8000e98 <main+0x9c>
		  //start motor spinning
		  // NEW MOTOR: ready to launch, waiting for right position
		  if (state_changed == 1)
 8000e62:	4b4c      	ldr	r3, [pc, #304]	; (8000f94 <main+0x198>)
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d105      	bne.n	8000e76 <main+0x7a>
		  {
#if (ANAHEIM == 1)
				  Arm_Spin_State(ARM_SPEED);
#endif

			ready_to_launch = 1;
 8000e6a:	4b4c      	ldr	r3, [pc, #304]	; (8000f9c <main+0x1a0>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	701a      	strb	r2, [r3, #0]
			state_changed = 0;
 8000e70:	4b48      	ldr	r3, [pc, #288]	; (8000f94 <main+0x198>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	601a      	str	r2, [r3, #0]
		  {
			  state = 2;
			  state_changed = 1;
		  }
#else
		  if (launched == 1)
 8000e76:	4b4a      	ldr	r3, [pc, #296]	; (8000fa0 <main+0x1a4>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	2b01      	cmp	r3, #1
 8000e7c:	d105      	bne.n	8000e8a <main+0x8e>
		  {
			  state = 2;
 8000e7e:	4b44      	ldr	r3, [pc, #272]	; (8000f90 <main+0x194>)
 8000e80:	2202      	movs	r2, #2
 8000e82:	601a      	str	r2, [r3, #0]
			  state_changed = 1;
 8000e84:	4b43      	ldr	r3, [pc, #268]	; (8000f94 <main+0x198>)
 8000e86:	2201      	movs	r2, #1
 8000e88:	601a      	str	r2, [r3, #0]
		  }
#endif

		  Blue_Off();
 8000e8a:	f001 f807 	bl	8001e9c <Blue_Off>
		  Green_Off();
 8000e8e:	f000 ffed 	bl	8001e6c <Green_Off>
		  Red_On();
 8000e92:	f000 ffc7 	bl	8001e24 <Red_On>
 8000e96:	e7c9      	b.n	8000e2c <main+0x30>
		  //HAL_Delay(100);
	  }
	  else if (state == 2){
 8000e98:	4b3d      	ldr	r3, [pc, #244]	; (8000f90 <main+0x194>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d117      	bne.n	8000ed0 <main+0xd4>
		  //motor is up to speed
		  // NEW MOTOR: after launching, slowing down motor
		  if (state_changed == 1)
 8000ea0:	4b3c      	ldr	r3, [pc, #240]	; (8000f94 <main+0x198>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2b01      	cmp	r3, #1
 8000ea6:	d102      	bne.n	8000eae <main+0xb2>
		  {
			  state_changed = 0;
 8000ea8:	4b3a      	ldr	r3, [pc, #232]	; (8000f94 <main+0x198>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	601a      	str	r2, [r3, #0]
		  }
#if (ANAHEIM == 0)
		  if (current_rpm < 5){
 8000eae:	4b3a      	ldr	r3, [pc, #232]	; (8000f98 <main+0x19c>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2b04      	cmp	r3, #4
 8000eb4:	d805      	bhi.n	8000ec2 <main+0xc6>
			  state = 3;
 8000eb6:	4b36      	ldr	r3, [pc, #216]	; (8000f90 <main+0x194>)
 8000eb8:	2203      	movs	r2, #3
 8000eba:	601a      	str	r2, [r3, #0]
			  state_changed = 4;
 8000ebc:	4b35      	ldr	r3, [pc, #212]	; (8000f94 <main+0x198>)
 8000ebe:	2204      	movs	r2, #4
 8000ec0:	601a      	str	r2, [r3, #0]
		  }
#endif

		  Blue_Off();
 8000ec2:	f000 ffeb 	bl	8001e9c <Blue_Off>
		  Green_On();
 8000ec6:	f000 ffc5 	bl	8001e54 <Green_On>
		  Red_Off();
 8000eca:	f000 ffb7 	bl	8001e3c <Red_Off>
 8000ece:	e7ad      	b.n	8000e2c <main+0x30>
	  }
	  else if (state == 3){
 8000ed0:	4b2f      	ldr	r3, [pc, #188]	; (8000f90 <main+0x194>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2b03      	cmp	r3, #3
 8000ed6:	d10d      	bne.n	8000ef4 <main+0xf8>
		  //ready to launch, waiting for right position
		  // NEW MOTOR: motor stopped, disc launched, press button to restart
		  if (state_changed == 1)
 8000ed8:	4b2e      	ldr	r3, [pc, #184]	; (8000f94 <main+0x198>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d102      	bne.n	8000ee6 <main+0xea>
		  {
			  state_changed = 0;
 8000ee0:	4b2c      	ldr	r3, [pc, #176]	; (8000f94 <main+0x198>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	601a      	str	r2, [r3, #0]
			  state = 4;
			  state_changed = 1;
		  }
#endif

		  Blue_Off();
 8000ee6:	f000 ffd9 	bl	8001e9c <Blue_Off>
		  Green_On();
 8000eea:	f000 ffb3 	bl	8001e54 <Green_On>
		  Red_On();
 8000eee:	f000 ff99 	bl	8001e24 <Red_On>
 8000ef2:	e79b      	b.n	8000e2c <main+0x30>
	  }
	  else if (state == 4){
 8000ef4:	4b26      	ldr	r3, [pc, #152]	; (8000f90 <main+0x194>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b04      	cmp	r3, #4
 8000efa:	d11a      	bne.n	8000f32 <main+0x136>
		  //after launching, slow motor
		  if (state_changed == 1)
 8000efc:	4b25      	ldr	r3, [pc, #148]	; (8000f94 <main+0x198>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d104      	bne.n	8000f0e <main+0x112>
		  {
			  Hard_Brake();
 8000f04:	f7ff ff3a 	bl	8000d7c <Hard_Brake>
			  //Coast();
			  state_changed = 0;
 8000f08:	4b22      	ldr	r3, [pc, #136]	; (8000f94 <main+0x198>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]
		  }

		  if (Arm_Stopped() == 1)
 8000f0e:	f000 fcfd 	bl	800190c <Arm_Stopped>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d105      	bne.n	8000f24 <main+0x128>
		  {
			  state = 5;
 8000f18:	4b1d      	ldr	r3, [pc, #116]	; (8000f90 <main+0x194>)
 8000f1a:	2205      	movs	r2, #5
 8000f1c:	601a      	str	r2, [r3, #0]
			  state_changed = 1;
 8000f1e:	4b1d      	ldr	r3, [pc, #116]	; (8000f94 <main+0x198>)
 8000f20:	2201      	movs	r2, #1
 8000f22:	601a      	str	r2, [r3, #0]
		  }

		  Blue_On();
 8000f24:	f000 ffae 	bl	8001e84 <Blue_On>
		  Green_Off();
 8000f28:	f000 ffa0 	bl	8001e6c <Green_Off>
		  Red_Off();
 8000f2c:	f000 ff86 	bl	8001e3c <Red_Off>
 8000f30:	e77c      	b.n	8000e2c <main+0x30>
	  }
	  else if (state == 5){
 8000f32:	4b17      	ldr	r3, [pc, #92]	; (8000f90 <main+0x194>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2b05      	cmp	r3, #5
 8000f38:	d10d      	bne.n	8000f56 <main+0x15a>
		  //motor stopped, disc launched
		  if (state_changed == 1)
 8000f3a:	4b16      	ldr	r3, [pc, #88]	; (8000f94 <main+0x198>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d102      	bne.n	8000f48 <main+0x14c>
		  {
			  state_changed = 0;
 8000f42:	4b14      	ldr	r3, [pc, #80]	; (8000f94 <main+0x198>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]
		  }

		  Blue_On();
 8000f48:	f000 ff9c 	bl	8001e84 <Blue_On>
		  Green_Off();
 8000f4c:	f000 ff8e 	bl	8001e6c <Green_Off>
		  Red_On();
 8000f50:	f000 ff68 	bl	8001e24 <Red_On>
 8000f54:	e76a      	b.n	8000e2c <main+0x30>
	  }
	  else if (state == 6){
 8000f56:	4b0e      	ldr	r3, [pc, #56]	; (8000f90 <main+0x194>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2b06      	cmp	r3, #6
 8000f5c:	d113      	bne.n	8000f86 <main+0x18a>
		  // manually launch disc
		  if (state_changed == 1)
 8000f5e:	4b0d      	ldr	r3, [pc, #52]	; (8000f94 <main+0x198>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d108      	bne.n	8000f78 <main+0x17c>
		  {
			  Launch_Disc_State(ARM_SPEED);
 8000f66:	20fa      	movs	r0, #250	; 0xfa
 8000f68:	f000 fce1 	bl	800192e <Launch_Disc_State>
			  state = 4;
 8000f6c:	4b08      	ldr	r3, [pc, #32]	; (8000f90 <main+0x194>)
 8000f6e:	2204      	movs	r2, #4
 8000f70:	601a      	str	r2, [r3, #0]
			  state_changed = 1;
 8000f72:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <main+0x198>)
 8000f74:	2201      	movs	r2, #1
 8000f76:	601a      	str	r2, [r3, #0]
			  //state_changed = 0;
		  }

		  Blue_On();
 8000f78:	f000 ff84 	bl	8001e84 <Blue_On>
		  Green_On();
 8000f7c:	f000 ff6a 	bl	8001e54 <Green_On>
		  Red_Off();
 8000f80:	f000 ff5c 	bl	8001e3c <Red_Off>
 8000f84:	e752      	b.n	8000e2c <main+0x30>
	  }
	  else{
		  state = 0;
 8000f86:	4b02      	ldr	r3, [pc, #8]	; (8000f90 <main+0x194>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
	  SevenSegment_UpdateAllDigits(current_rpm);
 8000f8c:	e74e      	b.n	8000e2c <main+0x30>
 8000f8e:	bf00      	nop
 8000f90:	20000490 	.word	0x20000490
 8000f94:	20000494 	.word	0x20000494
 8000f98:	20000498 	.word	0x20000498
 8000f9c:	200004a0 	.word	0x200004a0
 8000fa0:	200004a1 	.word	0x200004a1

08000fa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b09a      	sub	sp, #104	; 0x68
 8000fa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000faa:	f107 0320 	add.w	r3, r7, #32
 8000fae:	2248      	movs	r2, #72	; 0x48
 8000fb0:	2100      	movs	r1, #0
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f004 f964 	bl	8005280 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb8:	1d3b      	adds	r3, r7, #4
 8000fba:	2200      	movs	r2, #0
 8000fbc:	601a      	str	r2, [r3, #0]
 8000fbe:	605a      	str	r2, [r3, #4]
 8000fc0:	609a      	str	r2, [r3, #8]
 8000fc2:	60da      	str	r2, [r3, #12]
 8000fc4:	611a      	str	r2, [r3, #16]
 8000fc6:	615a      	str	r2, [r3, #20]
 8000fc8:	619a      	str	r2, [r3, #24]

  /** Macro to configure the PLL multiplication factor
  */
  __HAL_RCC_PLL_PLLM_CONFIG(RCC_PLLM_DIV1);
 8000fca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000fd4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000fd8:	60d3      	str	r3, [r2, #12]

  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_MSI);
 8000fda:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000fde:	68db      	ldr	r3, [r3, #12]
 8000fe0:	f023 0303 	bic.w	r3, r3, #3
 8000fe4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	60d3      	str	r3, [r2, #12]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000fee:	f001 fbed 	bl	80027cc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000ff2:	2000      	movs	r0, #0
 8000ff4:	f7ff fed2 	bl	8000d9c <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ff8:	4b24      	ldr	r3, [pc, #144]	; (800108c <SystemClock_Config+0xe8>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001000:	4a22      	ldr	r2, [pc, #136]	; (800108c <SystemClock_Config+0xe8>)
 8001002:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	4b20      	ldr	r3, [pc, #128]	; (800108c <SystemClock_Config+0xe8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001010:	603b      	str	r3, [r7, #0]
 8001012:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8001014:	2327      	movs	r3, #39	; 0x27
 8001016:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001018:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800101c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800101e:	2301      	movs	r3, #1
 8001020:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001022:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001026:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001028:	2301      	movs	r3, #1
 800102a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800102c:	2340      	movs	r3, #64	; 0x40
 800102e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001030:	2300      	movs	r3, #0
 8001032:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001034:	2360      	movs	r3, #96	; 0x60
 8001036:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001038:	2300      	movs	r3, #0
 800103a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800103c:	f107 0320 	add.w	r3, r7, #32
 8001040:	4618      	mov	r0, r3
 8001042:	f001 ff57 	bl	8002ef4 <HAL_RCC_OscConfig>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800104c:	f000 fb00 	bl	8001650 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8001050:	236f      	movs	r3, #111	; 0x6f
 8001052:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001054:	2302      	movs	r3, #2
 8001056:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001058:	2300      	movs	r3, #0
 800105a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800105c:	2300      	movs	r3, #0
 800105e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001060:	2300      	movs	r3, #0
 8001062:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8001064:	2300      	movs	r3, #0
 8001066:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8001068:	2300      	movs	r3, #0
 800106a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	2101      	movs	r1, #1
 8001070:	4618      	mov	r0, r3
 8001072:	f002 fab3 	bl	80035dc <HAL_RCC_ClockConfig>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 800107c:	f000 fae8 	bl	8001650 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001080:	f003 f86e 	bl	8004160 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001084:	bf00      	nop
 8001086:	3768      	adds	r7, #104	; 0x68
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	58000400 	.word	0x58000400

08001090 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b094      	sub	sp, #80	; 0x50
 8001094:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001096:	463b      	mov	r3, r7
 8001098:	2250      	movs	r2, #80	; 0x50
 800109a:	2100      	movs	r1, #0
 800109c:	4618      	mov	r0, r3
 800109e:	f004 f8ef 	bl	8005280 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 80010a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010a6:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 80010a8:	2300      	movs	r3, #0
 80010aa:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80010ac:	2300      	movs	r3, #0
 80010ae:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010b0:	463b      	mov	r3, r7
 80010b2:	4618      	mov	r0, r3
 80010b4:	f002 fede 	bl	8003e74 <HAL_RCCEx_PeriphCLKConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 80010be:	f000 fac7 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 80010c2:	bf00      	nop
 80010c4:	3750      	adds	r7, #80	; 0x50
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80010d0:	4b22      	ldr	r3, [pc, #136]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 80010d2:	4a23      	ldr	r2, [pc, #140]	; (8001160 <MX_LPUART1_UART_Init+0x94>)
 80010d4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 38400;
 80010d6:	4b21      	ldr	r3, [pc, #132]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 80010d8:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80010dc:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010de:	4b1f      	ldr	r3, [pc, #124]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80010e4:	4b1d      	ldr	r3, [pc, #116]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80010ea:	4b1c      	ldr	r3, [pc, #112]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80010f0:	4b1a      	ldr	r3, [pc, #104]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 80010f2:	220c      	movs	r2, #12
 80010f4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010f6:	4b19      	ldr	r3, [pc, #100]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010fc:	4b17      	ldr	r3, [pc, #92]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 80010fe:	2200      	movs	r2, #0
 8001100:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001102:	4b16      	ldr	r3, [pc, #88]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 8001104:	2200      	movs	r2, #0
 8001106:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001108:	4b14      	ldr	r3, [pc, #80]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 800110a:	2200      	movs	r2, #0
 800110c:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800110e:	4b13      	ldr	r3, [pc, #76]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 8001110:	2200      	movs	r2, #0
 8001112:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001114:	4811      	ldr	r0, [pc, #68]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 8001116:	f003 f95a 	bl	80043ce <HAL_UART_Init>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001120:	f000 fa96 	bl	8001650 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001124:	2100      	movs	r1, #0
 8001126:	480d      	ldr	r0, [pc, #52]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 8001128:	f003 ff78 	bl	800501c <HAL_UARTEx_SetTxFifoThreshold>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001132:	f000 fa8d 	bl	8001650 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001136:	2100      	movs	r1, #0
 8001138:	4808      	ldr	r0, [pc, #32]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 800113a:	f003 ffad 	bl	8005098 <HAL_UARTEx_SetRxFifoThreshold>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001144:	f000 fa84 	bl	8001650 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001148:	4804      	ldr	r0, [pc, #16]	; (800115c <MX_LPUART1_UART_Init+0x90>)
 800114a:	f003 ff2e 	bl	8004faa <HAL_UARTEx_DisableFifoMode>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001154:	f000 fa7c 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	2000008c 	.word	0x2000008c
 8001160:	40008000 	.word	0x40008000

08001164 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001168:	4b23      	ldr	r3, [pc, #140]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 800116a:	4a24      	ldr	r2, [pc, #144]	; (80011fc <MX_USART1_UART_Init+0x98>)
 800116c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800116e:	4b22      	ldr	r3, [pc, #136]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 8001170:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001174:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_7B;
 8001176:	4b20      	ldr	r3, [pc, #128]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 8001178:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800117c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800117e:	4b1e      	ldr	r3, [pc, #120]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 8001180:	2200      	movs	r2, #0
 8001182:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001184:	4b1c      	ldr	r3, [pc, #112]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 8001186:	2200      	movs	r2, #0
 8001188:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800118a:	4b1b      	ldr	r3, [pc, #108]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 800118c:	220c      	movs	r2, #12
 800118e:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001190:	4b19      	ldr	r3, [pc, #100]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 8001192:	2200      	movs	r2, #0
 8001194:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001196:	4b18      	ldr	r3, [pc, #96]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 8001198:	2200      	movs	r2, #0
 800119a:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800119c:	4b16      	ldr	r3, [pc, #88]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 800119e:	2200      	movs	r2, #0
 80011a0:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011a2:	4b15      	ldr	r3, [pc, #84]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011a8:	4b13      	ldr	r3, [pc, #76]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011ae:	4812      	ldr	r0, [pc, #72]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 80011b0:	f003 f90d 	bl	80043ce <HAL_UART_Init>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 80011ba:	f000 fa49 	bl	8001650 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011be:	2100      	movs	r1, #0
 80011c0:	480d      	ldr	r0, [pc, #52]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 80011c2:	f003 ff2b 	bl	800501c <HAL_UARTEx_SetTxFifoThreshold>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 80011cc:	f000 fa40 	bl	8001650 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011d0:	2100      	movs	r1, #0
 80011d2:	4809      	ldr	r0, [pc, #36]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 80011d4:	f003 ff60 	bl	8005098 <HAL_UARTEx_SetRxFifoThreshold>
 80011d8:	4603      	mov	r3, r0
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d001      	beq.n	80011e2 <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 80011de:	f000 fa37 	bl	8001650 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011e2:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_USART1_UART_Init+0x94>)
 80011e4:	f003 fee1 	bl	8004faa <HAL_UARTEx_DisableFifoMode>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 80011ee:	f000 fa2f 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000120 	.word	0x20000120
 80011fc:	40013800 	.word	0x40013800

08001200 <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 8001204:	4b10      	ldr	r3, [pc, #64]	; (8001248 <MX_USB_PCD_Init+0x48>)
 8001206:	4a11      	ldr	r2, [pc, #68]	; (800124c <MX_USB_PCD_Init+0x4c>)
 8001208:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800120a:	4b0f      	ldr	r3, [pc, #60]	; (8001248 <MX_USB_PCD_Init+0x48>)
 800120c:	2208      	movs	r2, #8
 800120e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8001210:	4b0d      	ldr	r3, [pc, #52]	; (8001248 <MX_USB_PCD_Init+0x48>)
 8001212:	2202      	movs	r2, #2
 8001214:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001216:	4b0c      	ldr	r3, [pc, #48]	; (8001248 <MX_USB_PCD_Init+0x48>)
 8001218:	2202      	movs	r2, #2
 800121a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800121c:	4b0a      	ldr	r3, [pc, #40]	; (8001248 <MX_USB_PCD_Init+0x48>)
 800121e:	2200      	movs	r2, #0
 8001220:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8001222:	4b09      	ldr	r3, [pc, #36]	; (8001248 <MX_USB_PCD_Init+0x48>)
 8001224:	2200      	movs	r2, #0
 8001226:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8001228:	4b07      	ldr	r3, [pc, #28]	; (8001248 <MX_USB_PCD_Init+0x48>)
 800122a:	2200      	movs	r2, #0
 800122c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800122e:	4b06      	ldr	r3, [pc, #24]	; (8001248 <MX_USB_PCD_Init+0x48>)
 8001230:	2200      	movs	r2, #0
 8001232:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8001234:	4804      	ldr	r0, [pc, #16]	; (8001248 <MX_USB_PCD_Init+0x48>)
 8001236:	f001 f9d1 	bl	80025dc <HAL_PCD_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 8001240:	f000 fa06 	bl	8001650 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}
 8001248:	200001b4 	.word	0x200001b4
 800124c:	40006800 	.word	0x40006800

08001250 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001264:	2004      	movs	r0, #4
 8001266:	f7ff fdaf 	bl	8000dc8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800126a:	2001      	movs	r0, #1
 800126c:	f7ff fdac 	bl	8000dc8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001270:	2002      	movs	r0, #2
 8001272:	f7ff fda9 	bl	8000dc8 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001276:	2008      	movs	r0, #8
 8001278:	f7ff fda6 	bl	8000dc8 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Solenoid_Pin|digit1_Pin|digit2_Pin|digit3_Pin
 800127c:	2200      	movs	r2, #0
 800127e:	f240 11e1 	movw	r1, #481	; 0x1e1
 8001282:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001286:	f001 f979 	bl	800257c <HAL_GPIO_WritePin>
                          |digit4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, segmentG_Pin|segmentA_Pin, GPIO_PIN_SET);
 800128a:	2201      	movs	r2, #1
 800128c:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8001290:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001294:	f001 f972 	bl	800257c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD2_Pin|LD3_Pin|LD1_Pin, GPIO_PIN_RESET);
 8001298:	2200      	movs	r2, #0
 800129a:	2123      	movs	r1, #35	; 0x23
 800129c:	4847      	ldr	r0, [pc, #284]	; (80013bc <MX_GPIO_Init+0x16c>)
 800129e:	f001 f96d 	bl	800257c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, segmentF_Pin|segmentE_Pin|segmentD_Pin|segmentC_Pin, GPIO_PIN_SET);
 80012a2:	2201      	movs	r2, #1
 80012a4:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80012a8:	4844      	ldr	r0, [pc, #272]	; (80013bc <MX_GPIO_Init+0x16c>)
 80012aa:	f001 f967 	bl	800257c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(segmentB_GPIO_Port, segmentB_Pin, GPIO_PIN_SET);
 80012ae:	2201      	movs	r2, #1
 80012b0:	2140      	movs	r1, #64	; 0x40
 80012b2:	4843      	ldr	r0, [pc, #268]	; (80013c0 <MX_GPIO_Init+0x170>)
 80012b4:	f001 f962 	bl	800257c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Solenoid_Pin */
  GPIO_InitStruct.Pin = Solenoid_Pin;
 80012b8:	2301      	movs	r3, #1
 80012ba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012bc:	2301      	movs	r3, #1
 80012be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012c0:	2301      	movs	r3, #1
 80012c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c4:	2300      	movs	r3, #0
 80012c6:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(Solenoid_GPIO_Port, &GPIO_InitStruct);
 80012c8:	1d3b      	adds	r3, r7, #4
 80012ca:	4619      	mov	r1, r3
 80012cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012d0:	f000 ffe4 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : segmentG_Pin digit1_Pin digit2_Pin digit3_Pin
                           digit4_Pin segmentA_Pin */
  GPIO_InitStruct.Pin = segmentG_Pin|digit1_Pin|digit2_Pin|digit3_Pin
 80012d4:	f44f 63be 	mov.w	r3, #1520	; 0x5f0
 80012d8:	607b      	str	r3, [r7, #4]
                          |digit4_Pin|segmentA_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012da:	2301      	movs	r3, #1
 80012dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012e6:	1d3b      	adds	r3, r7, #4
 80012e8:	4619      	mov	r1, r3
 80012ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012ee:	f000 ffd5 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : HALL_SENSOR_Pin */
  GPIO_InitStruct.Pin = HALL_SENSOR_Pin;
 80012f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012f8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012fe:	2301      	movs	r3, #1
 8001300:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(HALL_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	4619      	mov	r1, r3
 8001306:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800130a:	f000 ffc7 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800130e:	2310      	movs	r3, #16
 8001310:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001312:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001316:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001318:	2301      	movs	r3, #1
 800131a:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	4619      	mov	r1, r3
 8001320:	4827      	ldr	r0, [pc, #156]	; (80013c0 <MX_GPIO_Init+0x170>)
 8001322:	f000 ffbb 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD3_Pin segmentF_Pin segmentE_Pin
                           segmentD_Pin segmentC_Pin LD1_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD3_Pin|segmentF_Pin|segmentE_Pin
 8001326:	f24f 0323 	movw	r3, #61475	; 0xf023
 800132a:	607b      	str	r3, [r7, #4]
                          |segmentD_Pin|segmentC_Pin|LD1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800132c:	2301      	movs	r3, #1
 800132e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001330:	2300      	movs	r3, #0
 8001332:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001334:	2300      	movs	r3, #0
 8001336:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001338:	1d3b      	adds	r3, r7, #4
 800133a:	4619      	mov	r1, r3
 800133c:	481f      	ldr	r0, [pc, #124]	; (80013bc <MX_GPIO_Init+0x16c>)
 800133e:	f000 ffad 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pin : segmentB_Pin */
  GPIO_InitStruct.Pin = segmentB_Pin;
 8001342:	2340      	movs	r3, #64	; 0x40
 8001344:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001346:	2301      	movs	r3, #1
 8001348:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800134a:	2300      	movs	r3, #0
 800134c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	2300      	movs	r3, #0
 8001350:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(segmentB_GPIO_Port, &GPIO_InitStruct);
 8001352:	1d3b      	adds	r3, r7, #4
 8001354:	4619      	mov	r1, r3
 8001356:	481a      	ldr	r0, [pc, #104]	; (80013c0 <MX_GPIO_Init+0x170>)
 8001358:	f000 ffa0 	bl	800229c <HAL_GPIO_Init>

  /*Configure GPIO pins : B2_Pin B3_Pin */
  GPIO_InitStruct.Pin = B2_Pin|B3_Pin;
 800135c:	2303      	movs	r3, #3
 800135e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001360:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001364:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001366:	2301      	movs	r3, #1
 8001368:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800136a:	1d3b      	adds	r3, r7, #4
 800136c:	4619      	mov	r1, r3
 800136e:	4815      	ldr	r0, [pc, #84]	; (80013c4 <MX_GPIO_Init+0x174>)
 8001370:	f000 ff94 	bl	800229c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 2, 0);
 8001374:	2200      	movs	r2, #0
 8001376:	2102      	movs	r1, #2
 8001378:	2006      	movs	r0, #6
 800137a:	f000 ff5a 	bl	8002232 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800137e:	2006      	movs	r0, #6
 8001380:	f000 ff71 	bl	8002266 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 2, 0);
 8001384:	2200      	movs	r2, #0
 8001386:	2102      	movs	r1, #2
 8001388:	2007      	movs	r0, #7
 800138a:	f000 ff52 	bl	8002232 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800138e:	2007      	movs	r0, #7
 8001390:	f000 ff69 	bl	8002266 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 2, 0);
 8001394:	2200      	movs	r2, #0
 8001396:	2102      	movs	r1, #2
 8001398:	200a      	movs	r0, #10
 800139a:	f000 ff4a 	bl	8002232 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800139e:	200a      	movs	r0, #10
 80013a0:	f000 ff61 	bl	8002266 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2101      	movs	r1, #1
 80013a8:	2017      	movs	r0, #23
 80013aa:	f000 ff42 	bl	8002232 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80013ae:	2017      	movs	r0, #23
 80013b0:	f000 ff59 	bl	8002266 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80013b4:	bf00      	nop
 80013b6:	3718      	adds	r7, #24
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	48000400 	.word	0x48000400
 80013c0:	48000800 	.word	0x48000800
 80013c4:	48000c00 	.word	0x48000c00

080013c8 <B1_Pressed>:

/* USER CODE BEGIN 4 */
void B1_Pressed()
{
 80013c8:	b480      	push	{r7}
 80013ca:	af00      	add	r7, sp, #0
	{
		state = 0;
		state_changed = 1;
	}
#else
	if (state == 0){
 80013cc:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <B1_Pressed+0x38>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d106      	bne.n	80013e2 <B1_Pressed+0x1a>
		state = 1;
 80013d4:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <B1_Pressed+0x38>)
 80013d6:	2201      	movs	r2, #1
 80013d8:	601a      	str	r2, [r3, #0]
		state_changed = 1;
 80013da:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <B1_Pressed+0x3c>)
 80013dc:	2201      	movs	r2, #1
 80013de:	601a      	str	r2, [r3, #0]
	else if (state == 3){
		state = 0;
		state_changed = 1;
	}
#endif
}
 80013e0:	e009      	b.n	80013f6 <B1_Pressed+0x2e>
	else if (state == 3){
 80013e2:	4b07      	ldr	r3, [pc, #28]	; (8001400 <B1_Pressed+0x38>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2b03      	cmp	r3, #3
 80013e8:	d105      	bne.n	80013f6 <B1_Pressed+0x2e>
		state = 0;
 80013ea:	4b05      	ldr	r3, [pc, #20]	; (8001400 <B1_Pressed+0x38>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
		state_changed = 1;
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <B1_Pressed+0x3c>)
 80013f2:	2201      	movs	r2, #1
 80013f4:	601a      	str	r2, [r3, #0]
}
 80013f6:	bf00      	nop
 80013f8:	46bd      	mov	sp, r7
 80013fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fe:	4770      	bx	lr
 8001400:	20000490 	.word	0x20000490
 8001404:	20000494 	.word	0x20000494

08001408 <B2_Pressed>:

void B2_Pressed()
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
		Launch_Disc_State(ARM_SPEED);
		state = 4;
		state_changed = 1;
		*/
	}
}
 800140c:	bf00      	nop
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <B3_Pressed>:

void B3_Pressed()
{
 8001416:	b480      	push	{r7}
 8001418:	af00      	add	r7, sp, #0
#if (ANAHEIM == 1)
	state = 4;
	state_changed = 1;
#endif
}
 800141a:	bf00      	nop
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <Motor_Transmit>:

void Motor_Transmit(char tx_buff[], uint8_t size)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)tx_buff, size, 10);
 8001430:	78fb      	ldrb	r3, [r7, #3]
 8001432:	b29a      	uxth	r2, r3
 8001434:	230a      	movs	r3, #10
 8001436:	6879      	ldr	r1, [r7, #4]
 8001438:	4803      	ldr	r0, [pc, #12]	; (8001448 <Motor_Transmit+0x24>)
 800143a:	f003 f818 	bl	800446e <HAL_UART_Transmit>
	//HAL_UART_Transmit(&huart1, (uint8_t*)tx_buff, size, 10);
}
 800143e:	bf00      	nop
 8001440:	3708      	adds	r7, #8
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	2000008c 	.word	0x2000008c

0800144c <Motor_Receive>:

HAL_StatusTypeDef Motor_Receive(uint8_t rx_buff[])
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	//return HAL_UART_Receive(&hlpuart1, rx_buff, size, 10);
	//return HAL_UART_Receive(&huart1, rx_buff, size, 10);

	uint8_t rx_char[1];
	uint8_t i = 0;
 8001454:	2300      	movs	r3, #0
 8001456:	73fb      	strb	r3, [r7, #15]
	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, rx_char, 1, 10000);
 8001458:	f107 010c 	add.w	r1, r7, #12
 800145c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001460:	2201      	movs	r2, #1
 8001462:	4819      	ldr	r0, [pc, #100]	; (80014c8 <Motor_Receive+0x7c>)
 8001464:	f003 f891 	bl	800458a <HAL_UART_Receive>
 8001468:	4603      	mov	r3, r0
 800146a:	73bb      	strb	r3, [r7, #14]
	if (status != HAL_OK)
 800146c:	7bbb      	ldrb	r3, [r7, #14]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d001      	beq.n	8001476 <Motor_Receive+0x2a>
	{
		return 0;
 8001472:	2300      	movs	r3, #0
 8001474:	e023      	b.n	80014be <Motor_Receive+0x72>
	}
	rx_buff[i] = rx_char[0];
 8001476:	7bfb      	ldrb	r3, [r7, #15]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	4413      	add	r3, r2
 800147c:	7b3a      	ldrb	r2, [r7, #12]
 800147e:	701a      	strb	r2, [r3, #0]
	i++;
 8001480:	7bfb      	ldrb	r3, [r7, #15]
 8001482:	3301      	adds	r3, #1
 8001484:	73fb      	strb	r3, [r7, #15]
	while (rx_char[0] != '\r')
 8001486:	e016      	b.n	80014b6 <Motor_Receive+0x6a>
	{
		status = HAL_UART_Receive(&hlpuart1, rx_char, 1, 10000);
 8001488:	f107 010c 	add.w	r1, r7, #12
 800148c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001490:	2201      	movs	r2, #1
 8001492:	480d      	ldr	r0, [pc, #52]	; (80014c8 <Motor_Receive+0x7c>)
 8001494:	f003 f879 	bl	800458a <HAL_UART_Receive>
 8001498:	4603      	mov	r3, r0
 800149a:	73bb      	strb	r3, [r7, #14]
		if (status != HAL_OK)
 800149c:	7bbb      	ldrb	r3, [r7, #14]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <Motor_Receive+0x5a>
		{
			return 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	e00b      	b.n	80014be <Motor_Receive+0x72>
		}
		rx_buff[i] = rx_char[0];
 80014a6:	7bfb      	ldrb	r3, [r7, #15]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	4413      	add	r3, r2
 80014ac:	7b3a      	ldrb	r2, [r7, #12]
 80014ae:	701a      	strb	r2, [r3, #0]
		i++;
 80014b0:	7bfb      	ldrb	r3, [r7, #15]
 80014b2:	3301      	adds	r3, #1
 80014b4:	73fb      	strb	r3, [r7, #15]
	while (rx_char[0] != '\r')
 80014b6:	7b3b      	ldrb	r3, [r7, #12]
 80014b8:	2b0d      	cmp	r3, #13
 80014ba:	d1e5      	bne.n	8001488 <Motor_Receive+0x3c>
	}
	return i;
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3710      	adds	r7, #16
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	2000008c 	.word	0x2000008c

080014cc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_PIN)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b084      	sub	sp, #16
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	4603      	mov	r3, r0
 80014d4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_PIN == HALL_SENSOR_Pin){
 80014d6:	88fb      	ldrh	r3, [r7, #6]
 80014d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80014dc:	f040 8092 	bne.w	8001604 <HAL_GPIO_EXTI_Callback+0x138>
		uint32_t curr_tick = HAL_GetTick();
 80014e0:	f000 fd90 	bl	8002004 <HAL_GetTick>
 80014e4:	60b8      	str	r0, [r7, #8]
		uint32_t time_since_last = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	60fb      	str	r3, [r7, #12]
		if (curr_tick > hs_prev_tick){
 80014ea:	4b51      	ldr	r3, [pc, #324]	; (8001630 <HAL_GPIO_EXTI_Callback+0x164>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	68ba      	ldr	r2, [r7, #8]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d904      	bls.n	80014fe <HAL_GPIO_EXTI_Callback+0x32>
			time_since_last = curr_tick - hs_prev_tick;
 80014f4:	4b4e      	ldr	r3, [pc, #312]	; (8001630 <HAL_GPIO_EXTI_Callback+0x164>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	68ba      	ldr	r2, [r7, #8]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	60fb      	str	r3, [r7, #12]
		}
		current_rpm = (uint32_t)(1.0 / time_since_last * 60.0 * 1000.0);
 80014fe:	68f8      	ldr	r0, [r7, #12]
 8001500:	f7fe ffd8 	bl	80004b4 <__aeabi_ui2d>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	f04f 0000 	mov.w	r0, #0
 800150c:	4949      	ldr	r1, [pc, #292]	; (8001634 <HAL_GPIO_EXTI_Callback+0x168>)
 800150e:	f7ff f975 	bl	80007fc <__aeabi_ddiv>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4610      	mov	r0, r2
 8001518:	4619      	mov	r1, r3
 800151a:	f04f 0200 	mov.w	r2, #0
 800151e:	4b46      	ldr	r3, [pc, #280]	; (8001638 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001520:	f7ff f842 	bl	80005a8 <__aeabi_dmul>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	4610      	mov	r0, r2
 800152a:	4619      	mov	r1, r3
 800152c:	f04f 0200 	mov.w	r2, #0
 8001530:	4b42      	ldr	r3, [pc, #264]	; (800163c <HAL_GPIO_EXTI_Callback+0x170>)
 8001532:	f7ff f839 	bl	80005a8 <__aeabi_dmul>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4610      	mov	r0, r2
 800153c:	4619      	mov	r1, r3
 800153e:	f7ff fa45 	bl	80009cc <__aeabi_d2uiz>
 8001542:	4603      	mov	r3, r0
 8001544:	4a3e      	ldr	r2, [pc, #248]	; (8001640 <HAL_GPIO_EXTI_Callback+0x174>)
 8001546:	6013      	str	r3, [r2, #0]
		hs_prev_tick = curr_tick;
 8001548:	4a39      	ldr	r2, [pc, #228]	; (8001630 <HAL_GPIO_EXTI_Callback+0x164>)
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	6013      	str	r3, [r2, #0]

		if (ready_to_launch == 1){
 800154e:	4b3d      	ldr	r3, [pc, #244]	; (8001644 <HAL_GPIO_EXTI_Callback+0x178>)
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d167      	bne.n	8001626 <HAL_GPIO_EXTI_Callback+0x15a>
			ready_to_launch = 0;
 8001556:	4b3b      	ldr	r3, [pc, #236]	; (8001644 <HAL_GPIO_EXTI_Callback+0x178>)
 8001558:	2200      	movs	r2, #0
 800155a:	701a      	strb	r2, [r3, #0]
			HAL_Delay(1000.0 / (current_rpm / 60.0) / 4.0);
 800155c:	4b38      	ldr	r3, [pc, #224]	; (8001640 <HAL_GPIO_EXTI_Callback+0x174>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe ffa7 	bl	80004b4 <__aeabi_ui2d>
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	4b33      	ldr	r3, [pc, #204]	; (8001638 <HAL_GPIO_EXTI_Callback+0x16c>)
 800156c:	f7ff f946 	bl	80007fc <__aeabi_ddiv>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	f04f 0000 	mov.w	r0, #0
 8001578:	4930      	ldr	r1, [pc, #192]	; (800163c <HAL_GPIO_EXTI_Callback+0x170>)
 800157a:	f7ff f93f 	bl	80007fc <__aeabi_ddiv>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	4610      	mov	r0, r2
 8001584:	4619      	mov	r1, r3
 8001586:	f04f 0200 	mov.w	r2, #0
 800158a:	4b2f      	ldr	r3, [pc, #188]	; (8001648 <HAL_GPIO_EXTI_Callback+0x17c>)
 800158c:	f7ff f936 	bl	80007fc <__aeabi_ddiv>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	4610      	mov	r0, r2
 8001596:	4619      	mov	r1, r3
 8001598:	f7ff fa18 	bl	80009cc <__aeabi_d2uiz>
 800159c:	4603      	mov	r3, r0
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fd48 	bl	8002034 <HAL_Delay>
			Solenoid_Up();
 80015a4:	f000 f99e 	bl	80018e4 <Solenoid_Up>
			HAL_Delay(1.0/current_rpm*60.0*1000.0); //wait for full revolution to confirm launched
 80015a8:	4b25      	ldr	r3, [pc, #148]	; (8001640 <HAL_GPIO_EXTI_Callback+0x174>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7fe ff81 	bl	80004b4 <__aeabi_ui2d>
 80015b2:	4602      	mov	r2, r0
 80015b4:	460b      	mov	r3, r1
 80015b6:	f04f 0000 	mov.w	r0, #0
 80015ba:	491e      	ldr	r1, [pc, #120]	; (8001634 <HAL_GPIO_EXTI_Callback+0x168>)
 80015bc:	f7ff f91e 	bl	80007fc <__aeabi_ddiv>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4610      	mov	r0, r2
 80015c6:	4619      	mov	r1, r3
 80015c8:	f04f 0200 	mov.w	r2, #0
 80015cc:	4b1a      	ldr	r3, [pc, #104]	; (8001638 <HAL_GPIO_EXTI_Callback+0x16c>)
 80015ce:	f7fe ffeb 	bl	80005a8 <__aeabi_dmul>
 80015d2:	4602      	mov	r2, r0
 80015d4:	460b      	mov	r3, r1
 80015d6:	4610      	mov	r0, r2
 80015d8:	4619      	mov	r1, r3
 80015da:	f04f 0200 	mov.w	r2, #0
 80015de:	4b17      	ldr	r3, [pc, #92]	; (800163c <HAL_GPIO_EXTI_Callback+0x170>)
 80015e0:	f7fe ffe2 	bl	80005a8 <__aeabi_dmul>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4610      	mov	r0, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	f7ff f9ee 	bl	80009cc <__aeabi_d2uiz>
 80015f0:	4603      	mov	r3, r0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f000 fd1e 	bl	8002034 <HAL_Delay>
			Solenoid_Down();
 80015f8:	f000 f97e 	bl	80018f8 <Solenoid_Down>
			launched = 1;
 80015fc:	4b13      	ldr	r3, [pc, #76]	; (800164c <HAL_GPIO_EXTI_Callback+0x180>)
 80015fe:	2201      	movs	r2, #1
 8001600:	701a      	strb	r2, [r3, #0]

	}
	else if(GPIO_PIN == B1_Pin){B1_Pressed();}
	else if(GPIO_PIN == B2_Pin){B2_Pressed();}
	else if(GPIO_PIN == B3_Pin){B3_Pressed();}
}
 8001602:	e010      	b.n	8001626 <HAL_GPIO_EXTI_Callback+0x15a>
	else if(GPIO_PIN == B1_Pin){B1_Pressed();}
 8001604:	88fb      	ldrh	r3, [r7, #6]
 8001606:	2b10      	cmp	r3, #16
 8001608:	d102      	bne.n	8001610 <HAL_GPIO_EXTI_Callback+0x144>
 800160a:	f7ff fedd 	bl	80013c8 <B1_Pressed>
}
 800160e:	e00a      	b.n	8001626 <HAL_GPIO_EXTI_Callback+0x15a>
	else if(GPIO_PIN == B2_Pin){B2_Pressed();}
 8001610:	88fb      	ldrh	r3, [r7, #6]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d102      	bne.n	800161c <HAL_GPIO_EXTI_Callback+0x150>
 8001616:	f7ff fef7 	bl	8001408 <B2_Pressed>
}
 800161a:	e004      	b.n	8001626 <HAL_GPIO_EXTI_Callback+0x15a>
	else if(GPIO_PIN == B3_Pin){B3_Pressed();}
 800161c:	88fb      	ldrh	r3, [r7, #6]
 800161e:	2b02      	cmp	r3, #2
 8001620:	d101      	bne.n	8001626 <HAL_GPIO_EXTI_Callback+0x15a>
 8001622:	f7ff fef8 	bl	8001416 <B3_Pressed>
}
 8001626:	bf00      	nop
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	2000049c 	.word	0x2000049c
 8001634:	3ff00000 	.word	0x3ff00000
 8001638:	404e0000 	.word	0x404e0000
 800163c:	408f4000 	.word	0x408f4000
 8001640:	20000498 	.word	0x20000498
 8001644:	200004a0 	.word	0x200004a0
 8001648:	40100000 	.word	0x40100000
 800164c:	200004a1 	.word	0x200004a1

08001650 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001654:	b672      	cpsid	i
}
 8001656:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001658:	e7fe      	b.n	8001658 <Error_Handler+0x8>
	...

0800165c <SevenSegment_UpdateAllDigits>:
		0x7f,
		0x67
};

// Call this function as often as possible, each digit only flashes for a few ms
void SevenSegment_UpdateAllDigits(uint32_t value){
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	uint8_t tmp_digit1 = value/1000;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	4a45      	ldr	r2, [pc, #276]	; (800177c <SevenSegment_UpdateAllDigits+0x120>)
 8001668:	fba2 2303 	umull	r2, r3, r2, r3
 800166c:	099b      	lsrs	r3, r3, #6
 800166e:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp_digit2 = ((value/100)%10);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a43      	ldr	r2, [pc, #268]	; (8001780 <SevenSegment_UpdateAllDigits+0x124>)
 8001674:	fba2 2303 	umull	r2, r3, r2, r3
 8001678:	0959      	lsrs	r1, r3, #5
 800167a:	4b42      	ldr	r3, [pc, #264]	; (8001784 <SevenSegment_UpdateAllDigits+0x128>)
 800167c:	fba3 2301 	umull	r2, r3, r3, r1
 8001680:	08da      	lsrs	r2, r3, #3
 8001682:	4613      	mov	r3, r2
 8001684:	009b      	lsls	r3, r3, #2
 8001686:	4413      	add	r3, r2
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	1aca      	subs	r2, r1, r3
 800168c:	4613      	mov	r3, r2
 800168e:	73bb      	strb	r3, [r7, #14]
	uint8_t tmp_digit3 = ((value/10)%10);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a3c      	ldr	r2, [pc, #240]	; (8001784 <SevenSegment_UpdateAllDigits+0x128>)
 8001694:	fba2 2303 	umull	r2, r3, r2, r3
 8001698:	08d9      	lsrs	r1, r3, #3
 800169a:	4b3a      	ldr	r3, [pc, #232]	; (8001784 <SevenSegment_UpdateAllDigits+0x128>)
 800169c:	fba3 2301 	umull	r2, r3, r3, r1
 80016a0:	08da      	lsrs	r2, r3, #3
 80016a2:	4613      	mov	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	4413      	add	r3, r2
 80016a8:	005b      	lsls	r3, r3, #1
 80016aa:	1aca      	subs	r2, r1, r3
 80016ac:	4613      	mov	r3, r2
 80016ae:	737b      	strb	r3, [r7, #13]
	uint8_t tmp_digit4 = (value%10);
 80016b0:	6879      	ldr	r1, [r7, #4]
 80016b2:	4b34      	ldr	r3, [pc, #208]	; (8001784 <SevenSegment_UpdateAllDigits+0x128>)
 80016b4:	fba3 2301 	umull	r2, r3, r3, r1
 80016b8:	08da      	lsrs	r2, r3, #3
 80016ba:	4613      	mov	r3, r2
 80016bc:	009b      	lsls	r3, r3, #2
 80016be:	4413      	add	r3, r2
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	1aca      	subs	r2, r1, r3
 80016c4:	4613      	mov	r3, r2
 80016c6:	733b      	strb	r3, [r7, #12]

	SevenSegment_UpdateDigit(segmentNumber[tmp_digit1]);
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
 80016ca:	4a2f      	ldr	r2, [pc, #188]	; (8001788 <SevenSegment_UpdateAllDigits+0x12c>)
 80016cc:	5cd3      	ldrb	r3, [r2, r3]
 80016ce:	4618      	mov	r0, r3
 80016d0:	f000 f85c 	bl	800178c <SevenSegment_UpdateDigit>
	D1_LOW;
 80016d4:	2200      	movs	r2, #0
 80016d6:	2120      	movs	r1, #32
 80016d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016dc:	f000 ff4e 	bl	800257c <HAL_GPIO_WritePin>
	HAL_Delay(2);
 80016e0:	2002      	movs	r0, #2
 80016e2:	f000 fca7 	bl	8002034 <HAL_Delay>
	D1_HIGH;
 80016e6:	2201      	movs	r2, #1
 80016e8:	2120      	movs	r1, #32
 80016ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ee:	f000 ff45 	bl	800257c <HAL_GPIO_WritePin>

	SevenSegment_UpdateDigit(segmentNumber[tmp_digit2]);
 80016f2:	7bbb      	ldrb	r3, [r7, #14]
 80016f4:	4a24      	ldr	r2, [pc, #144]	; (8001788 <SevenSegment_UpdateAllDigits+0x12c>)
 80016f6:	5cd3      	ldrb	r3, [r2, r3]
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 f847 	bl	800178c <SevenSegment_UpdateDigit>
	D2_LOW;
 80016fe:	2200      	movs	r2, #0
 8001700:	2140      	movs	r1, #64	; 0x40
 8001702:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001706:	f000 ff39 	bl	800257c <HAL_GPIO_WritePin>
	HAL_Delay(2);
 800170a:	2002      	movs	r0, #2
 800170c:	f000 fc92 	bl	8002034 <HAL_Delay>
	D2_HIGH;
 8001710:	2201      	movs	r2, #1
 8001712:	2140      	movs	r1, #64	; 0x40
 8001714:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001718:	f000 ff30 	bl	800257c <HAL_GPIO_WritePin>

	SevenSegment_UpdateDigit(segmentNumber[tmp_digit3]);
 800171c:	7b7b      	ldrb	r3, [r7, #13]
 800171e:	4a1a      	ldr	r2, [pc, #104]	; (8001788 <SevenSegment_UpdateAllDigits+0x12c>)
 8001720:	5cd3      	ldrb	r3, [r2, r3]
 8001722:	4618      	mov	r0, r3
 8001724:	f000 f832 	bl	800178c <SevenSegment_UpdateDigit>
	D3_LOW;
 8001728:	2200      	movs	r2, #0
 800172a:	2180      	movs	r1, #128	; 0x80
 800172c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001730:	f000 ff24 	bl	800257c <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8001734:	2002      	movs	r0, #2
 8001736:	f000 fc7d 	bl	8002034 <HAL_Delay>
	D3_HIGH;
 800173a:	2201      	movs	r2, #1
 800173c:	2180      	movs	r1, #128	; 0x80
 800173e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001742:	f000 ff1b 	bl	800257c <HAL_GPIO_WritePin>

	SevenSegment_UpdateDigit(segmentNumber[tmp_digit4]);
 8001746:	7b3b      	ldrb	r3, [r7, #12]
 8001748:	4a0f      	ldr	r2, [pc, #60]	; (8001788 <SevenSegment_UpdateAllDigits+0x12c>)
 800174a:	5cd3      	ldrb	r3, [r2, r3]
 800174c:	4618      	mov	r0, r3
 800174e:	f000 f81d 	bl	800178c <SevenSegment_UpdateDigit>
	D4_LOW;
 8001752:	2200      	movs	r2, #0
 8001754:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001758:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800175c:	f000 ff0e 	bl	800257c <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8001760:	2002      	movs	r0, #2
 8001762:	f000 fc67 	bl	8002034 <HAL_Delay>
	D4_HIGH;
 8001766:	2201      	movs	r2, #1
 8001768:	f44f 7180 	mov.w	r1, #256	; 0x100
 800176c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001770:	f000 ff04 	bl	800257c <HAL_GPIO_WritePin>
}
 8001774:	bf00      	nop
 8001776:	3710      	adds	r7, #16
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	10624dd3 	.word	0x10624dd3
 8001780:	51eb851f 	.word	0x51eb851f
 8001784:	cccccccd 	.word	0xcccccccd
 8001788:	20000008 	.word	0x20000008

0800178c <SevenSegment_UpdateDigit>:

void SevenSegment_UpdateDigit(uint8_t number){
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	4603      	mov	r3, r0
 8001794:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(segmentA_GPIO_Port, segmentA_Pin, ((number>>0)&0x01));
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	f003 0301 	and.w	r3, r3, #1
 800179c:	b2db      	uxtb	r3, r3
 800179e:	461a      	mov	r2, r3
 80017a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a8:	f000 fee8 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentB_GPIO_Port, segmentB_Pin, ((number>>1)&0x01));
 80017ac:	79fb      	ldrb	r3, [r7, #7]
 80017ae:	085b      	lsrs	r3, r3, #1
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	461a      	mov	r2, r3
 80017ba:	2140      	movs	r1, #64	; 0x40
 80017bc:	4821      	ldr	r0, [pc, #132]	; (8001844 <SevenSegment_UpdateDigit+0xb8>)
 80017be:	f000 fedd 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentC_GPIO_Port, segmentC_Pin, ((number>>2)&0x01));
 80017c2:	79fb      	ldrb	r3, [r7, #7]
 80017c4:	089b      	lsrs	r3, r3, #2
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	f003 0301 	and.w	r3, r3, #1
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	461a      	mov	r2, r3
 80017d0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017d4:	481c      	ldr	r0, [pc, #112]	; (8001848 <SevenSegment_UpdateDigit+0xbc>)
 80017d6:	f000 fed1 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentD_GPIO_Port, segmentD_Pin, ((number>>3)&0x01));
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	08db      	lsrs	r3, r3, #3
 80017de:	b2db      	uxtb	r3, r3
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	461a      	mov	r2, r3
 80017e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017ec:	4816      	ldr	r0, [pc, #88]	; (8001848 <SevenSegment_UpdateDigit+0xbc>)
 80017ee:	f000 fec5 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentE_GPIO_Port, segmentE_Pin, ((number>>4)&0x01));
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	091b      	lsrs	r3, r3, #4
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	f003 0301 	and.w	r3, r3, #1
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	461a      	mov	r2, r3
 8001800:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001804:	4810      	ldr	r0, [pc, #64]	; (8001848 <SevenSegment_UpdateDigit+0xbc>)
 8001806:	f000 feb9 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentF_GPIO_Port, segmentF_Pin, ((number>>5)&0x01));
 800180a:	79fb      	ldrb	r3, [r7, #7]
 800180c:	095b      	lsrs	r3, r3, #5
 800180e:	b2db      	uxtb	r3, r3
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	b2db      	uxtb	r3, r3
 8001816:	461a      	mov	r2, r3
 8001818:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800181c:	480a      	ldr	r0, [pc, #40]	; (8001848 <SevenSegment_UpdateDigit+0xbc>)
 800181e:	f000 fead 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentG_GPIO_Port, segmentG_Pin, ((number>>6)&0x01));
 8001822:	79fb      	ldrb	r3, [r7, #7]
 8001824:	099b      	lsrs	r3, r3, #6
 8001826:	b2db      	uxtb	r3, r3
 8001828:	f003 0301 	and.w	r3, r3, #1
 800182c:	b2db      	uxtb	r3, r3
 800182e:	461a      	mov	r2, r3
 8001830:	2110      	movs	r1, #16
 8001832:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001836:	f000 fea1 	bl	800257c <HAL_GPIO_WritePin>
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	48000800 	.word	0x48000800
 8001848:	48000400 	.word	0x48000400

0800184c <SevenSegment_Off>:

void SevenSegment_Off(){
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
	// reset segment pins to low/OFF (set to high/ON)
	HAL_GPIO_WritePin(segmentA_GPIO_Port, segmentA_Pin, GPIO_PIN_RESET);
 8001850:	2200      	movs	r2, #0
 8001852:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001856:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800185a:	f000 fe8f 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentB_GPIO_Port, segmentB_Pin, GPIO_PIN_RESET);
 800185e:	2200      	movs	r2, #0
 8001860:	2140      	movs	r1, #64	; 0x40
 8001862:	481e      	ldr	r0, [pc, #120]	; (80018dc <SevenSegment_Off+0x90>)
 8001864:	f000 fe8a 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentC_GPIO_Port, segmentC_Pin, GPIO_PIN_RESET);
 8001868:	2200      	movs	r2, #0
 800186a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800186e:	481c      	ldr	r0, [pc, #112]	; (80018e0 <SevenSegment_Off+0x94>)
 8001870:	f000 fe84 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentD_GPIO_Port, segmentD_Pin, GPIO_PIN_RESET);
 8001874:	2200      	movs	r2, #0
 8001876:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800187a:	4819      	ldr	r0, [pc, #100]	; (80018e0 <SevenSegment_Off+0x94>)
 800187c:	f000 fe7e 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentE_GPIO_Port, segmentE_Pin, GPIO_PIN_RESET);
 8001880:	2200      	movs	r2, #0
 8001882:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001886:	4816      	ldr	r0, [pc, #88]	; (80018e0 <SevenSegment_Off+0x94>)
 8001888:	f000 fe78 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentF_GPIO_Port, segmentF_Pin, GPIO_PIN_RESET);
 800188c:	2200      	movs	r2, #0
 800188e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001892:	4813      	ldr	r0, [pc, #76]	; (80018e0 <SevenSegment_Off+0x94>)
 8001894:	f000 fe72 	bl	800257c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(segmentG_GPIO_Port, segmentG_Pin, GPIO_PIN_RESET);
 8001898:	2200      	movs	r2, #0
 800189a:	2110      	movs	r1, #16
 800189c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018a0:	f000 fe6c 	bl	800257c <HAL_GPIO_WritePin>

	// set all digit (grounds) to high/OFF (reset to low/ON)
	D1_HIGH;
 80018a4:	2201      	movs	r2, #1
 80018a6:	2120      	movs	r1, #32
 80018a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018ac:	f000 fe66 	bl	800257c <HAL_GPIO_WritePin>
	D2_HIGH;
 80018b0:	2201      	movs	r2, #1
 80018b2:	2140      	movs	r1, #64	; 0x40
 80018b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018b8:	f000 fe60 	bl	800257c <HAL_GPIO_WritePin>
	D3_HIGH;
 80018bc:	2201      	movs	r2, #1
 80018be:	2180      	movs	r1, #128	; 0x80
 80018c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018c4:	f000 fe5a 	bl	800257c <HAL_GPIO_WritePin>
	D4_HIGH;
 80018c8:	2201      	movs	r2, #1
 80018ca:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018d2:	f000 fe53 	bl	800257c <HAL_GPIO_WritePin>
}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	48000800 	.word	0x48000800
 80018e0:	48000400 	.word	0x48000400

080018e4 <Solenoid_Up>:

#include "main.h"
#include "solenoid.h"

void Solenoid_Up()
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Solenoid_GPIO_Port, Solenoid_Pin, GPIO_PIN_SET);
 80018e8:	2201      	movs	r2, #1
 80018ea:	2101      	movs	r1, #1
 80018ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f0:	f000 fe44 	bl	800257c <HAL_GPIO_WritePin>
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}

080018f8 <Solenoid_Down>:

void Solenoid_Down()
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Solenoid_GPIO_Port, Solenoid_Pin, GPIO_PIN_RESET);
 80018fc:	2200      	movs	r2, #0
 80018fe:	2101      	movs	r1, #1
 8001900:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001904:	f000 fe3a 	bl	800257c <HAL_GPIO_WritePin>
}
 8001908:	bf00      	nop
 800190a:	bd80      	pop	{r7, pc}

0800190c <Arm_Stopped>:
		return 0;
	}
}

uint8_t Arm_Stopped()
{
 800190c:	b580      	push	{r7, lr}
 800190e:	b082      	sub	sp, #8
 8001910:	af00      	add	r7, sp, #0
	uint16_t cur_motor_speed = Verify_Current_Speed();
 8001912:	f7ff f9f9 	bl	8000d08 <Verify_Current_Speed>
 8001916:	4603      	mov	r3, r0
 8001918:	80fb      	strh	r3, [r7, #6]

	if (cur_motor_speed < MOTOR_STOP_TOL)
 800191a:	88fb      	ldrh	r3, [r7, #6]
 800191c:	2b04      	cmp	r3, #4
 800191e:	d801      	bhi.n	8001924 <Arm_Stopped+0x18>
	{
		return 1;
 8001920:	2301      	movs	r3, #1
 8001922:	e000      	b.n	8001926 <Arm_Stopped+0x1a>
	}
	else
	{
		return 0;
 8001924:	2300      	movs	r3, #0
	}
}
 8001926:	4618      	mov	r0, r3
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}

0800192e <Launch_Disc_State>:
		return 0;
	}
}

void Launch_Disc_State(uint16_t set_arm_speed)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b084      	sub	sp, #16
 8001932:	af00      	add	r7, sp, #0
 8001934:	4603      	mov	r3, r0
 8001936:	80fb      	strh	r3, [r7, #6]
	uint16_t set_motor_speed = Calc_Big_Motor_Speed(set_arm_speed);
 8001938:	88fb      	ldrh	r3, [r7, #6]
 800193a:	4618      	mov	r0, r3
 800193c:	f000 f818 	bl	8001970 <Calc_Big_Motor_Speed>
 8001940:	4603      	mov	r3, r0
 8001942:	81fb      	strh	r3, [r7, #14]
	uint16_t launch_delay = Calc_Launch_Delay(set_motor_speed);
 8001944:	89fb      	ldrh	r3, [r7, #14]
 8001946:	4618      	mov	r0, r3
 8001948:	f000 f82e 	bl	80019a8 <Calc_Launch_Delay>
 800194c:	4603      	mov	r3, r0
 800194e:	81bb      	strh	r3, [r7, #12]

	HAL_Delay(launch_delay);
 8001950:	89bb      	ldrh	r3, [r7, #12]
 8001952:	4618      	mov	r0, r3
 8001954:	f000 fb6e 	bl	8002034 <HAL_Delay>
	//Blue_On();
	//HAL_Delay(500);
	//Blue_Off();
	//Green_On();
	Solenoid_Up();
 8001958:	f7ff ffc4 	bl	80018e4 <Solenoid_Up>
	//HAL_Delay(500);

	//Green_Off();
	//Red_On();
	//HAL_Delay(launch_delay*LAUNCH_DELAY_DIV); //wait for full rev to confirm launched
	HAL_Delay(500);
 800195c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001960:	f000 fb68 	bl	8002034 <HAL_Delay>
	//Red_Off();
	Solenoid_Down();
 8001964:	f7ff ffc8 	bl	80018f8 <Solenoid_Down>
}
 8001968:	bf00      	nop
 800196a:	3710      	adds	r7, #16
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <Calc_Big_Motor_Speed>:

uint16_t Calc_Big_Motor_Speed(uint16_t arm_speed)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	4603      	mov	r3, r0
 8001978:	80fb      	strh	r3, [r7, #6]
	return arm_speed * BIG_MOTOR_GEAR_RATIO;
 800197a:	88fb      	ldrh	r3, [r7, #6]
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe fda9 	bl	80004d4 <__aeabi_i2d>
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	4b07      	ldr	r3, [pc, #28]	; (80019a4 <Calc_Big_Motor_Speed+0x34>)
 8001988:	f7fe fe0e 	bl	80005a8 <__aeabi_dmul>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4610      	mov	r0, r2
 8001992:	4619      	mov	r1, r3
 8001994:	f7ff f81a 	bl	80009cc <__aeabi_d2uiz>
 8001998:	4603      	mov	r3, r0
 800199a:	b29b      	uxth	r3, r3
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40104000 	.word	0x40104000

080019a8 <Calc_Launch_Delay>:

uint16_t Calc_Launch_Delay(uint16_t motor_speed)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	4603      	mov	r3, r0
 80019b0:	80fb      	strh	r3, [r7, #6]
	uint16_t rev_period = 1000.0/(motor_speed/60.0);
 80019b2:	88fb      	ldrh	r3, [r7, #6]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7fe fd8d 	bl	80004d4 <__aeabi_i2d>
 80019ba:	f04f 0200 	mov.w	r2, #0
 80019be:	4b0c      	ldr	r3, [pc, #48]	; (80019f0 <Calc_Launch_Delay+0x48>)
 80019c0:	f7fe ff1c 	bl	80007fc <__aeabi_ddiv>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	f04f 0000 	mov.w	r0, #0
 80019cc:	4909      	ldr	r1, [pc, #36]	; (80019f4 <Calc_Launch_Delay+0x4c>)
 80019ce:	f7fe ff15 	bl	80007fc <__aeabi_ddiv>
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	4610      	mov	r0, r2
 80019d8:	4619      	mov	r1, r3
 80019da:	f7fe fff7 	bl	80009cc <__aeabi_d2uiz>
 80019de:	4603      	mov	r3, r0
 80019e0:	81fb      	strh	r3, [r7, #14]
	return rev_period /LAUNCH_DELAY_DIV;
 80019e2:	89fb      	ldrh	r3, [r7, #14]
 80019e4:	089b      	lsrs	r3, r3, #2
 80019e6:	b29b      	uxth	r3, r3
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	404e0000 	.word	0x404e0000
 80019f4:	408f4000 	.word	0x408f4000

080019f8 <LL_AHB2_GRP1_EnableClock>:
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001a00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a04:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a06:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001a10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4013      	ands	r3, r2
 8001a1a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
}
 8001a1e:	bf00      	nop
 8001a20:	3714      	adds	r7, #20
 8001a22:	46bd      	mov	sp, r7
 8001a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a28:	4770      	bx	lr

08001a2a <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001a2a:	b480      	push	{r7}
 8001a2c:	b085      	sub	sp, #20
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001a32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a36:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a38:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001a42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a46:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
}
 8001a50:	bf00      	nop
 8001a52:	3714      	adds	r7, #20
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr

08001a5c <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8001a64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a68:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a6a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	65cb      	str	r3, [r1, #92]	; 0x5c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8001a74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a78:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a80:	68fb      	ldr	r3, [r7, #12]
}
 8001a82:	bf00      	nop
 8001a84:	3714      	adds	r7, #20
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001a8e:	b480      	push	{r7}
 8001a90:	b085      	sub	sp, #20
 8001a92:	af00      	add	r7, sp, #0
 8001a94:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001a96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a9a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001a9c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001aa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001aaa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	4013      	ands	r3, r2
 8001ab0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
}
 8001ab4:	bf00      	nop
 8001ab6:	3714      	adds	r7, #20
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
	...

08001ad0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b09c      	sub	sp, #112	; 0x70
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ad8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]
 8001ae0:	605a      	str	r2, [r3, #4]
 8001ae2:	609a      	str	r2, [r3, #8]
 8001ae4:	60da      	str	r2, [r3, #12]
 8001ae6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001ae8:	f107 030c 	add.w	r3, r7, #12
 8001aec:	2250      	movs	r2, #80	; 0x50
 8001aee:	2100      	movs	r1, #0
 8001af0:	4618      	mov	r0, r3
 8001af2:	f003 fbc5 	bl	8005280 <memset>
  if(huart->Instance==LPUART1)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a2b      	ldr	r2, [pc, #172]	; (8001ba8 <HAL_UART_MspInit+0xd8>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d125      	bne.n	8001b4c <HAL_UART_MspInit+0x7c>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001b00:	2302      	movs	r3, #2
 8001b02:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001b04:	2300      	movs	r3, #0
 8001b06:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f002 f9b1 	bl	8003e74 <HAL_RCCEx_PeriphCLKConfig>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b18:	f7ff fd9a 	bl	8001650 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001b1c:	2001      	movs	r0, #1
 8001b1e:	f7ff ff9d 	bl	8001a5c <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b22:	2001      	movs	r0, #1
 8001b24:	f7ff ff68 	bl	80019f8 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = MOTOR_TX_Pin|MOTOR_RX_Pin;
 8001b28:	230c      	movs	r3, #12
 8001b2a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b30:	2301      	movs	r3, #1
 8001b32:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b34:	2300      	movs	r3, #0
 8001b36:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8001b38:	2308      	movs	r3, #8
 8001b3a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b3c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001b40:	4619      	mov	r1, r3
 8001b42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b46:	f000 fba9 	bl	800229c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001b4a:	e029      	b.n	8001ba0 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART1)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4a16      	ldr	r2, [pc, #88]	; (8001bac <HAL_UART_MspInit+0xdc>)
 8001b52:	4293      	cmp	r3, r2
 8001b54:	d124      	bne.n	8001ba0 <HAL_UART_MspInit+0xd0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001b56:	2301      	movs	r3, #1
 8001b58:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b5e:	f107 030c 	add.w	r3, r7, #12
 8001b62:	4618      	mov	r0, r3
 8001b64:	f002 f986 	bl	8003e74 <HAL_RCCEx_PeriphCLKConfig>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <HAL_UART_MspInit+0xa2>
      Error_Handler();
 8001b6e:	f7ff fd6f 	bl	8001650 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b72:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001b76:	f7ff ff8a 	bl	8001a8e <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b7a:	2002      	movs	r0, #2
 8001b7c:	f7ff ff3c 	bl	80019f8 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = STLINERX_Pin|STLINK_TX_Pin;
 8001b80:	23c0      	movs	r3, #192	; 0xc0
 8001b82:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b84:	2302      	movs	r3, #2
 8001b86:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b90:	2307      	movs	r3, #7
 8001b92:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b94:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4805      	ldr	r0, [pc, #20]	; (8001bb0 <HAL_UART_MspInit+0xe0>)
 8001b9c:	f000 fb7e 	bl	800229c <HAL_GPIO_Init>
}
 8001ba0:	bf00      	nop
 8001ba2:	3770      	adds	r7, #112	; 0x70
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40008000 	.word	0x40008000
 8001bac:	40013800 	.word	0x40013800
 8001bb0:	48000400 	.word	0x48000400

08001bb4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b09c      	sub	sp, #112	; 0x70
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bbc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001bcc:	f107 030c 	add.w	r3, r7, #12
 8001bd0:	2250      	movs	r2, #80	; 0x50
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f003 fb53 	bl	8005280 <memset>
  if(hpcd->Instance==USB)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a1f      	ldr	r2, [pc, #124]	; (8001c5c <HAL_PCD_MspInit+0xa8>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d136      	bne.n	8001c52 <HAL_PCD_MspInit+0x9e>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001be4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001be8:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 24;
 8001bea:	2318      	movs	r3, #24
 8001bec:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 8001bee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bf2:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001bf4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bf8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV2;
 8001bfa:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001bfe:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_USBCLK;
 8001c00:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c04:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001c06:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001c0a:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c0c:	f107 030c 	add.w	r3, r7, #12
 8001c10:	4618      	mov	r0, r3
 8001c12:	f002 f92f 	bl	8003e74 <HAL_RCCEx_PeriphCLKConfig>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <HAL_PCD_MspInit+0x6c>
    {
      Error_Handler();
 8001c1c:	f7ff fd18 	bl	8001650 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c20:	2001      	movs	r0, #1
 8001c22:	f7ff fee9 	bl	80019f8 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001c26:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001c2a:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c34:	2300      	movs	r3, #0
 8001c36:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001c38:	230a      	movs	r3, #10
 8001c3a:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c40:	4619      	mov	r1, r3
 8001c42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c46:	f000 fb29 	bl	800229c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001c4a:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8001c4e:	f7ff feec 	bl	8001a2a <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001c52:	bf00      	nop
 8001c54:	3770      	adds	r7, #112	; 0x70
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40006800 	.word	0x40006800

08001c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c64:	e7fe      	b.n	8001c64 <NMI_Handler+0x4>

08001c66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c66:	b480      	push	{r7}
 8001c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c6a:	e7fe      	b.n	8001c6a <HardFault_Handler+0x4>

08001c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c70:	e7fe      	b.n	8001c70 <MemManage_Handler+0x4>

08001c72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c76:	e7fe      	b.n	8001c76 <BusFault_Handler+0x4>

08001c78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c7c:	e7fe      	b.n	8001c7c <UsageFault_Handler+0x4>

08001c7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c82:	bf00      	nop
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr

08001c8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c90:	bf00      	nop
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr

08001c9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c9a:	b480      	push	{r7}
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cac:	f000 f996 	bl	8001fdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cb0:	bf00      	nop
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B2_Pin);
 8001cb8:	2001      	movs	r0, #1
 8001cba:	f000 fc77 	bl	80025ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B3_Pin);
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	f000 fc70 	bl	80025ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001ccc:	bf00      	nop
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001cd4:	2010      	movs	r0, #16
 8001cd6:	f000 fc69 	bl	80025ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001cde:	b580      	push	{r7, lr}
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HALL_SENSOR_Pin);
 8001ce2:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001ce6:	f000 fc61 	bl	80025ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
	...

08001cf0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001cf8:	4a14      	ldr	r2, [pc, #80]	; (8001d4c <_sbrk+0x5c>)
 8001cfa:	4b15      	ldr	r3, [pc, #84]	; (8001d50 <_sbrk+0x60>)
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d04:	4b13      	ldr	r3, [pc, #76]	; (8001d54 <_sbrk+0x64>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d102      	bne.n	8001d12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d0c:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <_sbrk+0x64>)
 8001d0e:	4a12      	ldr	r2, [pc, #72]	; (8001d58 <_sbrk+0x68>)
 8001d10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d12:	4b10      	ldr	r3, [pc, #64]	; (8001d54 <_sbrk+0x64>)
 8001d14:	681a      	ldr	r2, [r3, #0]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	4413      	add	r3, r2
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	d207      	bcs.n	8001d30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d20:	f003 fab6 	bl	8005290 <__errno>
 8001d24:	4603      	mov	r3, r0
 8001d26:	220c      	movs	r2, #12
 8001d28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001d2e:	e009      	b.n	8001d44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d30:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <_sbrk+0x64>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d36:	4b07      	ldr	r3, [pc, #28]	; (8001d54 <_sbrk+0x64>)
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	4413      	add	r3, r2
 8001d3e:	4a05      	ldr	r2, [pc, #20]	; (8001d54 <_sbrk+0x64>)
 8001d40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d42:	68fb      	ldr	r3, [r7, #12]
}
 8001d44:	4618      	mov	r0, r3
 8001d46:	3718      	adds	r7, #24
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	20030000 	.word	0x20030000
 8001d50:	00000800 	.word	0x00000800
 8001d54:	200004a4 	.word	0x200004a4
 8001d58:	200005f8 	.word	0x200005f8

08001d5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001d60:	4b24      	ldr	r3, [pc, #144]	; (8001df4 <SystemInit+0x98>)
 8001d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d66:	4a23      	ldr	r2, [pc, #140]	; (8001df4 <SystemInit+0x98>)
 8001d68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001d70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001d7a:	f043 0301 	orr.w	r3, r3, #1
 8001d7e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001d80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d84:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001d88:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001d8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d94:	4b18      	ldr	r3, [pc, #96]	; (8001df8 <SystemInit+0x9c>)
 8001d96:	4013      	ands	r3, r2
 8001d98:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001d9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001da2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001da6:	f023 0305 	bic.w	r3, r3, #5
 8001daa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001dae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001db2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001db6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001dba:	f023 0301 	bic.w	r3, r3, #1
 8001dbe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001dc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dc6:	4a0d      	ldr	r2, [pc, #52]	; (8001dfc <SystemInit+0xa0>)
 8001dc8:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8001dca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dce:	4a0b      	ldr	r2, [pc, #44]	; (8001dfc <SystemInit+0xa0>)
 8001dd0:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001dd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ddc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001de0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001de2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001de6:	2200      	movs	r2, #0
 8001de8:	619a      	str	r2, [r3, #24]
}
 8001dea:	bf00      	nop
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	e000ed00 	.word	0xe000ed00
 8001df8:	faf6fefb 	.word	0xfaf6fefb
 8001dfc:	22041000 	.word	0x22041000

08001e00 <Array_To_Int>:

#include "utilities.h"
#include <stdio.h>

uint16_t Array_To_Int(char array[])
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
	uint16_t i;
	sscanf(array, "%hd", &i);
 8001e08:	f107 030e 	add.w	r3, r7, #14
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	4904      	ldr	r1, [pc, #16]	; (8001e20 <Array_To_Int+0x20>)
 8001e10:	6878      	ldr	r0, [r7, #4]
 8001e12:	f003 fa07 	bl	8005224 <siscanf>
	return i;
 8001e16:	89fb      	ldrh	r3, [r7, #14]
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	08005f78 	.word	0x08005f78

08001e24 <Red_On>:

void Red_On()
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001e28:	2201      	movs	r2, #1
 8001e2a:	2102      	movs	r1, #2
 8001e2c:	4802      	ldr	r0, [pc, #8]	; (8001e38 <Red_On+0x14>)
 8001e2e:	f000 fba5 	bl	800257c <HAL_GPIO_WritePin>
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	48000400 	.word	0x48000400

08001e3c <Red_Off>:

void Red_Off()
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001e40:	2200      	movs	r2, #0
 8001e42:	2102      	movs	r1, #2
 8001e44:	4802      	ldr	r0, [pc, #8]	; (8001e50 <Red_Off+0x14>)
 8001e46:	f000 fb99 	bl	800257c <HAL_GPIO_WritePin>
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	48000400 	.word	0x48000400

08001e54 <Green_On>:

void Green_On()
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001e58:	2201      	movs	r2, #1
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	4802      	ldr	r0, [pc, #8]	; (8001e68 <Green_On+0x14>)
 8001e5e:	f000 fb8d 	bl	800257c <HAL_GPIO_WritePin>
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	48000400 	.word	0x48000400

08001e6c <Green_Off>:

void Green_Off()
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001e70:	2200      	movs	r2, #0
 8001e72:	2101      	movs	r1, #1
 8001e74:	4802      	ldr	r0, [pc, #8]	; (8001e80 <Green_Off+0x14>)
 8001e76:	f000 fb81 	bl	800257c <HAL_GPIO_WritePin>
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	48000400 	.word	0x48000400

08001e84 <Blue_On>:

void Blue_On()
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8001e88:	2201      	movs	r2, #1
 8001e8a:	2120      	movs	r1, #32
 8001e8c:	4802      	ldr	r0, [pc, #8]	; (8001e98 <Blue_On+0x14>)
 8001e8e:	f000 fb75 	bl	800257c <HAL_GPIO_WritePin>
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	48000400 	.word	0x48000400

08001e9c <Blue_Off>:

void Blue_Off()
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2120      	movs	r1, #32
 8001ea4:	4802      	ldr	r0, [pc, #8]	; (8001eb0 <Blue_Off+0x14>)
 8001ea6:	f000 fb69 	bl	800257c <HAL_GPIO_WritePin>
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	48000400 	.word	0x48000400

08001eb4 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001eb4:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001eb6:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eb8:	3304      	adds	r3, #4

08001eba <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eba:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ebc:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001ebe:	d3f9      	bcc.n	8001eb4 <CopyDataInit>
  bx lr
 8001ec0:	4770      	bx	lr

08001ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001ec2:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001ec4:	3004      	adds	r0, #4

08001ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001ec6:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001ec8:	d3fb      	bcc.n	8001ec2 <FillZerobss>
  bx lr
 8001eca:	4770      	bx	lr

08001ecc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ecc:	480c      	ldr	r0, [pc, #48]	; (8001f00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ece:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001ed0:	f7ff ff44 	bl	8001d5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001ed4:	480b      	ldr	r0, [pc, #44]	; (8001f04 <LoopForever+0x6>)
 8001ed6:	490c      	ldr	r1, [pc, #48]	; (8001f08 <LoopForever+0xa>)
 8001ed8:	4a0c      	ldr	r2, [pc, #48]	; (8001f0c <LoopForever+0xe>)
 8001eda:	2300      	movs	r3, #0
 8001edc:	f7ff ffed 	bl	8001eba <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001ee0:	480b      	ldr	r0, [pc, #44]	; (8001f10 <LoopForever+0x12>)
 8001ee2:	490c      	ldr	r1, [pc, #48]	; (8001f14 <LoopForever+0x16>)
 8001ee4:	4a0c      	ldr	r2, [pc, #48]	; (8001f18 <LoopForever+0x1a>)
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	f7ff ffe7 	bl	8001eba <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001eec:	480b      	ldr	r0, [pc, #44]	; (8001f1c <LoopForever+0x1e>)
 8001eee:	490c      	ldr	r1, [pc, #48]	; (8001f20 <LoopForever+0x22>)
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f7ff ffe8 	bl	8001ec6 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001ef6:	f003 f9d1 	bl	800529c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001efa:	f7fe ff7f 	bl	8000dfc <main>

08001efe <LoopForever>:

LoopForever:
  b LoopForever
 8001efe:	e7fe      	b.n	8001efe <LoopForever>
  ldr   r0, =_estack
 8001f00:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8001f04:	20000008 	.word	0x20000008
 8001f08:	20000070 	.word	0x20000070
 8001f0c:	080061ac 	.word	0x080061ac
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8001f10:	20030000 	.word	0x20030000
 8001f14:	20030000 	.word	0x20030000
 8001f18:	08006214 	.word	0x08006214
  INIT_BSS _sbss, _ebss
 8001f1c:	20000070 	.word	0x20000070
 8001f20:	200005f4 	.word	0x200005f4

08001f24 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001f24:	e7fe      	b.n	8001f24 <ADC1_IRQHandler>
	...

08001f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f32:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <HAL_Init+0x3c>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a0b      	ldr	r2, [pc, #44]	; (8001f64 <HAL_Init+0x3c>)
 8001f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f3c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f3e:	2003      	movs	r0, #3
 8001f40:	f000 f96c 	bl	800221c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001f44:	2000      	movs	r0, #0
 8001f46:	f000 f80f 	bl	8001f68 <HAL_InitTick>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d002      	beq.n	8001f56 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	71fb      	strb	r3, [r7, #7]
 8001f54:	e001      	b.n	8001f5a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001f56:	f7ff fdb3 	bl	8001ac0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3708      	adds	r7, #8
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	58004000 	.word	0x58004000

08001f68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001f70:	2300      	movs	r3, #0
 8001f72:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8001f74:	4b17      	ldr	r3, [pc, #92]	; (8001fd4 <HAL_InitTick+0x6c>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d024      	beq.n	8001fc6 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001f7c:	f001 fcda 	bl	8003934 <HAL_RCC_GetHCLKFreq>
 8001f80:	4602      	mov	r2, r0
 8001f82:	4b14      	ldr	r3, [pc, #80]	; (8001fd4 <HAL_InitTick+0x6c>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	4619      	mov	r1, r3
 8001f88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f8c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f94:	4618      	mov	r0, r3
 8001f96:	f000 f974 	bl	8002282 <HAL_SYSTICK_Config>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d10f      	bne.n	8001fc0 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b0f      	cmp	r3, #15
 8001fa4:	d809      	bhi.n	8001fba <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	6879      	ldr	r1, [r7, #4]
 8001faa:	f04f 30ff 	mov.w	r0, #4294967295
 8001fae:	f000 f940 	bl	8002232 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fb2:	4a09      	ldr	r2, [pc, #36]	; (8001fd8 <HAL_InitTick+0x70>)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6013      	str	r3, [r2, #0]
 8001fb8:	e007      	b.n	8001fca <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	73fb      	strb	r3, [r7, #15]
 8001fbe:	e004      	b.n	8001fca <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	73fb      	strb	r3, [r7, #15]
 8001fc4:	e001      	b.n	8001fca <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3710      	adds	r7, #16
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}
 8001fd4:	2000001c 	.word	0x2000001c
 8001fd8:	20000018 	.word	0x20000018

08001fdc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001fe0:	4b06      	ldr	r3, [pc, #24]	; (8001ffc <HAL_IncTick+0x20>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4b06      	ldr	r3, [pc, #24]	; (8002000 <HAL_IncTick+0x24>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4413      	add	r3, r2
 8001fec:	4a04      	ldr	r2, [pc, #16]	; (8002000 <HAL_IncTick+0x24>)
 8001fee:	6013      	str	r3, [r2, #0]
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	2000001c 	.word	0x2000001c
 8002000:	200004a8 	.word	0x200004a8

08002004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  return uwTick;
 8002008:	4b03      	ldr	r3, [pc, #12]	; (8002018 <HAL_GetTick+0x14>)
 800200a:	681b      	ldr	r3, [r3, #0]
}
 800200c:	4618      	mov	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	200004a8 	.word	0x200004a8

0800201c <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002020:	4b03      	ldr	r3, [pc, #12]	; (8002030 <HAL_GetTickPrio+0x14>)
 8002022:	681b      	ldr	r3, [r3, #0]
}
 8002024:	4618      	mov	r0, r3
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	20000018 	.word	0x20000018

08002034 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800203c:	f7ff ffe2 	bl	8002004 <HAL_GetTick>
 8002040:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800204c:	d005      	beq.n	800205a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800204e:	4b0a      	ldr	r3, [pc, #40]	; (8002078 <HAL_Delay+0x44>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	461a      	mov	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	4413      	add	r3, r2
 8002058:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800205a:	bf00      	nop
 800205c:	f7ff ffd2 	bl	8002004 <HAL_GetTick>
 8002060:	4602      	mov	r2, r0
 8002062:	68bb      	ldr	r3, [r7, #8]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	429a      	cmp	r2, r3
 800206a:	d8f7      	bhi.n	800205c <HAL_Delay+0x28>
  {
  }
}
 800206c:	bf00      	nop
 800206e:	bf00      	nop
 8002070:	3710      	adds	r7, #16
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	2000001c 	.word	0x2000001c

0800207c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800208c:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <__NVIC_SetPriorityGrouping+0x44>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002092:	68ba      	ldr	r2, [r7, #8]
 8002094:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002098:	4013      	ands	r3, r2
 800209a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020ae:	4a04      	ldr	r2, [pc, #16]	; (80020c0 <__NVIC_SetPriorityGrouping+0x44>)
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	60d3      	str	r3, [r2, #12]
}
 80020b4:	bf00      	nop
 80020b6:	3714      	adds	r7, #20
 80020b8:	46bd      	mov	sp, r7
 80020ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020be:	4770      	bx	lr
 80020c0:	e000ed00 	.word	0xe000ed00

080020c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020c8:	4b04      	ldr	r3, [pc, #16]	; (80020dc <__NVIC_GetPriorityGrouping+0x18>)
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	0a1b      	lsrs	r3, r3, #8
 80020ce:	f003 0307 	and.w	r3, r3, #7
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	e000ed00 	.word	0xe000ed00

080020e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	db0b      	blt.n	800210a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020f2:	79fb      	ldrb	r3, [r7, #7]
 80020f4:	f003 021f 	and.w	r2, r3, #31
 80020f8:	4907      	ldr	r1, [pc, #28]	; (8002118 <__NVIC_EnableIRQ+0x38>)
 80020fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fe:	095b      	lsrs	r3, r3, #5
 8002100:	2001      	movs	r0, #1
 8002102:	fa00 f202 	lsl.w	r2, r0, r2
 8002106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800210a:	bf00      	nop
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	e000e100 	.word	0xe000e100

0800211c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	6039      	str	r1, [r7, #0]
 8002126:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212c:	2b00      	cmp	r3, #0
 800212e:	db0a      	blt.n	8002146 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	b2da      	uxtb	r2, r3
 8002134:	490c      	ldr	r1, [pc, #48]	; (8002168 <__NVIC_SetPriority+0x4c>)
 8002136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800213a:	0112      	lsls	r2, r2, #4
 800213c:	b2d2      	uxtb	r2, r2
 800213e:	440b      	add	r3, r1
 8002140:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002144:	e00a      	b.n	800215c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	b2da      	uxtb	r2, r3
 800214a:	4908      	ldr	r1, [pc, #32]	; (800216c <__NVIC_SetPriority+0x50>)
 800214c:	79fb      	ldrb	r3, [r7, #7]
 800214e:	f003 030f 	and.w	r3, r3, #15
 8002152:	3b04      	subs	r3, #4
 8002154:	0112      	lsls	r2, r2, #4
 8002156:	b2d2      	uxtb	r2, r2
 8002158:	440b      	add	r3, r1
 800215a:	761a      	strb	r2, [r3, #24]
}
 800215c:	bf00      	nop
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr
 8002168:	e000e100 	.word	0xe000e100
 800216c:	e000ed00 	.word	0xe000ed00

08002170 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002170:	b480      	push	{r7}
 8002172:	b089      	sub	sp, #36	; 0x24
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f003 0307 	and.w	r3, r3, #7
 8002182:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	f1c3 0307 	rsb	r3, r3, #7
 800218a:	2b04      	cmp	r3, #4
 800218c:	bf28      	it	cs
 800218e:	2304      	movcs	r3, #4
 8002190:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	3304      	adds	r3, #4
 8002196:	2b06      	cmp	r3, #6
 8002198:	d902      	bls.n	80021a0 <NVIC_EncodePriority+0x30>
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	3b03      	subs	r3, #3
 800219e:	e000      	b.n	80021a2 <NVIC_EncodePriority+0x32>
 80021a0:	2300      	movs	r3, #0
 80021a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021a4:	f04f 32ff 	mov.w	r2, #4294967295
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	fa02 f303 	lsl.w	r3, r2, r3
 80021ae:	43da      	mvns	r2, r3
 80021b0:	68bb      	ldr	r3, [r7, #8]
 80021b2:	401a      	ands	r2, r3
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021b8:	f04f 31ff 	mov.w	r1, #4294967295
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	fa01 f303 	lsl.w	r3, r1, r3
 80021c2:	43d9      	mvns	r1, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021c8:	4313      	orrs	r3, r2
         );
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	3724      	adds	r7, #36	; 0x24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
	...

080021d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3b01      	subs	r3, #1
 80021e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021e8:	d301      	bcc.n	80021ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021ea:	2301      	movs	r3, #1
 80021ec:	e00f      	b.n	800220e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ee:	4a0a      	ldr	r2, [pc, #40]	; (8002218 <SysTick_Config+0x40>)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	3b01      	subs	r3, #1
 80021f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021f6:	210f      	movs	r1, #15
 80021f8:	f04f 30ff 	mov.w	r0, #4294967295
 80021fc:	f7ff ff8e 	bl	800211c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002200:	4b05      	ldr	r3, [pc, #20]	; (8002218 <SysTick_Config+0x40>)
 8002202:	2200      	movs	r2, #0
 8002204:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002206:	4b04      	ldr	r3, [pc, #16]	; (8002218 <SysTick_Config+0x40>)
 8002208:	2207      	movs	r2, #7
 800220a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800220c:	2300      	movs	r3, #0
}
 800220e:	4618      	mov	r0, r3
 8002210:	3708      	adds	r7, #8
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	e000e010 	.word	0xe000e010

0800221c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	b082      	sub	sp, #8
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f7ff ff29 	bl	800207c <__NVIC_SetPriorityGrouping>
}
 800222a:	bf00      	nop
 800222c:	3708      	adds	r7, #8
 800222e:	46bd      	mov	sp, r7
 8002230:	bd80      	pop	{r7, pc}

08002232 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b086      	sub	sp, #24
 8002236:	af00      	add	r7, sp, #0
 8002238:	4603      	mov	r3, r0
 800223a:	60b9      	str	r1, [r7, #8]
 800223c:	607a      	str	r2, [r7, #4]
 800223e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002240:	f7ff ff40 	bl	80020c4 <__NVIC_GetPriorityGrouping>
 8002244:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	68b9      	ldr	r1, [r7, #8]
 800224a:	6978      	ldr	r0, [r7, #20]
 800224c:	f7ff ff90 	bl	8002170 <NVIC_EncodePriority>
 8002250:	4602      	mov	r2, r0
 8002252:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002256:	4611      	mov	r1, r2
 8002258:	4618      	mov	r0, r3
 800225a:	f7ff ff5f 	bl	800211c <__NVIC_SetPriority>
}
 800225e:	bf00      	nop
 8002260:	3718      	adds	r7, #24
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}

08002266 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002266:	b580      	push	{r7, lr}
 8002268:	b082      	sub	sp, #8
 800226a:	af00      	add	r7, sp, #0
 800226c:	4603      	mov	r3, r0
 800226e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ff33 	bl	80020e0 <__NVIC_EnableIRQ>
}
 800227a:	bf00      	nop
 800227c:	3708      	adds	r7, #8
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}

08002282 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002282:	b580      	push	{r7, lr}
 8002284:	b082      	sub	sp, #8
 8002286:	af00      	add	r7, sp, #0
 8002288:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff ffa4 	bl	80021d8 <SysTick_Config>
 8002290:	4603      	mov	r3, r0
}
 8002292:	4618      	mov	r0, r3
 8002294:	3708      	adds	r7, #8
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800229c:	b480      	push	{r7}
 800229e:	b087      	sub	sp, #28
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
 80022a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80022a6:	2300      	movs	r3, #0
 80022a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022aa:	e14c      	b.n	8002546 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	2101      	movs	r1, #1
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	fa01 f303 	lsl.w	r3, r1, r3
 80022b8:	4013      	ands	r3, r2
 80022ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	f000 813e 	beq.w	8002540 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f003 0303 	and.w	r3, r3, #3
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d005      	beq.n	80022dc <HAL_GPIO_Init+0x40>
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685b      	ldr	r3, [r3, #4]
 80022d4:	f003 0303 	and.w	r3, r3, #3
 80022d8:	2b02      	cmp	r3, #2
 80022da:	d130      	bne.n	800233e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	2203      	movs	r2, #3
 80022e8:	fa02 f303 	lsl.w	r3, r2, r3
 80022ec:	43db      	mvns	r3, r3
 80022ee:	693a      	ldr	r2, [r7, #16]
 80022f0:	4013      	ands	r3, r2
 80022f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	68da      	ldr	r2, [r3, #12]
 80022f8:	697b      	ldr	r3, [r7, #20]
 80022fa:	005b      	lsls	r3, r3, #1
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	693a      	ldr	r2, [r7, #16]
 8002302:	4313      	orrs	r3, r2
 8002304:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	693a      	ldr	r2, [r7, #16]
 800230a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002312:	2201      	movs	r2, #1
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	fa02 f303 	lsl.w	r3, r2, r3
 800231a:	43db      	mvns	r3, r3
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4013      	ands	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	091b      	lsrs	r3, r3, #4
 8002328:	f003 0201 	and.w	r2, r3, #1
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	fa02 f303 	lsl.w	r3, r2, r3
 8002332:	693a      	ldr	r2, [r7, #16]
 8002334:	4313      	orrs	r3, r2
 8002336:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f003 0303 	and.w	r3, r3, #3
 8002346:	2b03      	cmp	r3, #3
 8002348:	d017      	beq.n	800237a <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	2203      	movs	r2, #3
 8002356:	fa02 f303 	lsl.w	r3, r2, r3
 800235a:	43db      	mvns	r3, r3
 800235c:	693a      	ldr	r2, [r7, #16]
 800235e:	4013      	ands	r3, r2
 8002360:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	689a      	ldr	r2, [r3, #8]
 8002366:	697b      	ldr	r3, [r7, #20]
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	693a      	ldr	r2, [r7, #16]
 8002370:	4313      	orrs	r3, r2
 8002372:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	693a      	ldr	r2, [r7, #16]
 8002378:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f003 0303 	and.w	r3, r3, #3
 8002382:	2b02      	cmp	r3, #2
 8002384:	d123      	bne.n	80023ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	08da      	lsrs	r2, r3, #3
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	3208      	adds	r2, #8
 800238e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002392:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	f003 0307 	and.w	r3, r3, #7
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	220f      	movs	r2, #15
 800239e:	fa02 f303 	lsl.w	r3, r2, r3
 80023a2:	43db      	mvns	r3, r3
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	4013      	ands	r3, r2
 80023a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	691a      	ldr	r2, [r3, #16]
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	f003 0307 	and.w	r3, r3, #7
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	08da      	lsrs	r2, r3, #3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3208      	adds	r2, #8
 80023c8:	6939      	ldr	r1, [r7, #16]
 80023ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	005b      	lsls	r3, r3, #1
 80023d8:	2203      	movs	r2, #3
 80023da:	fa02 f303 	lsl.w	r3, r2, r3
 80023de:	43db      	mvns	r3, r3
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	4013      	ands	r3, r2
 80023e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f003 0203 	and.w	r2, r3, #3
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	fa02 f303 	lsl.w	r3, r2, r3
 80023f6:	693a      	ldr	r2, [r7, #16]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	693a      	ldr	r2, [r7, #16]
 8002400:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800240a:	2b00      	cmp	r3, #0
 800240c:	f000 8098 	beq.w	8002540 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8002410:	4a54      	ldr	r2, [pc, #336]	; (8002564 <HAL_GPIO_Init+0x2c8>)
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	089b      	lsrs	r3, r3, #2
 8002416:	3302      	adds	r3, #2
 8002418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800241c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	f003 0303 	and.w	r3, r3, #3
 8002424:	009b      	lsls	r3, r3, #2
 8002426:	220f      	movs	r2, #15
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	43db      	mvns	r3, r3
 800242e:	693a      	ldr	r2, [r7, #16]
 8002430:	4013      	ands	r3, r2
 8002432:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800243a:	d019      	beq.n	8002470 <HAL_GPIO_Init+0x1d4>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	4a4a      	ldr	r2, [pc, #296]	; (8002568 <HAL_GPIO_Init+0x2cc>)
 8002440:	4293      	cmp	r3, r2
 8002442:	d013      	beq.n	800246c <HAL_GPIO_Init+0x1d0>
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	4a49      	ldr	r2, [pc, #292]	; (800256c <HAL_GPIO_Init+0x2d0>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d00d      	beq.n	8002468 <HAL_GPIO_Init+0x1cc>
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a48      	ldr	r2, [pc, #288]	; (8002570 <HAL_GPIO_Init+0x2d4>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d007      	beq.n	8002464 <HAL_GPIO_Init+0x1c8>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	4a47      	ldr	r2, [pc, #284]	; (8002574 <HAL_GPIO_Init+0x2d8>)
 8002458:	4293      	cmp	r3, r2
 800245a:	d101      	bne.n	8002460 <HAL_GPIO_Init+0x1c4>
 800245c:	2304      	movs	r3, #4
 800245e:	e008      	b.n	8002472 <HAL_GPIO_Init+0x1d6>
 8002460:	2307      	movs	r3, #7
 8002462:	e006      	b.n	8002472 <HAL_GPIO_Init+0x1d6>
 8002464:	2303      	movs	r3, #3
 8002466:	e004      	b.n	8002472 <HAL_GPIO_Init+0x1d6>
 8002468:	2302      	movs	r3, #2
 800246a:	e002      	b.n	8002472 <HAL_GPIO_Init+0x1d6>
 800246c:	2301      	movs	r3, #1
 800246e:	e000      	b.n	8002472 <HAL_GPIO_Init+0x1d6>
 8002470:	2300      	movs	r3, #0
 8002472:	697a      	ldr	r2, [r7, #20]
 8002474:	f002 0203 	and.w	r2, r2, #3
 8002478:	0092      	lsls	r2, r2, #2
 800247a:	4093      	lsls	r3, r2
 800247c:	693a      	ldr	r2, [r7, #16]
 800247e:	4313      	orrs	r3, r2
 8002480:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002482:	4938      	ldr	r1, [pc, #224]	; (8002564 <HAL_GPIO_Init+0x2c8>)
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	089b      	lsrs	r3, r3, #2
 8002488:	3302      	adds	r3, #2
 800248a:	693a      	ldr	r2, [r7, #16]
 800248c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002490:	4b39      	ldr	r3, [pc, #228]	; (8002578 <HAL_GPIO_Init+0x2dc>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	43db      	mvns	r3, r3
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	4013      	ands	r3, r2
 800249e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d003      	beq.n	80024b4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80024ac:	693a      	ldr	r2, [r7, #16]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80024b4:	4a30      	ldr	r2, [pc, #192]	; (8002578 <HAL_GPIO_Init+0x2dc>)
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80024ba:	4b2f      	ldr	r3, [pc, #188]	; (8002578 <HAL_GPIO_Init+0x2dc>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	43db      	mvns	r3, r3
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	4013      	ands	r3, r2
 80024c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d003      	beq.n	80024de <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80024d6:	693a      	ldr	r2, [r7, #16]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	4313      	orrs	r3, r2
 80024dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80024de:	4a26      	ldr	r2, [pc, #152]	; (8002578 <HAL_GPIO_Init+0x2dc>)
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80024e4:	4b24      	ldr	r3, [pc, #144]	; (8002578 <HAL_GPIO_Init+0x2dc>)
 80024e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80024ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	43db      	mvns	r3, r3
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	4013      	ands	r3, r2
 80024f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d003      	beq.n	800250a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4313      	orrs	r3, r2
 8002508:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800250a:	4a1b      	ldr	r2, [pc, #108]	; (8002578 <HAL_GPIO_Init+0x2dc>)
 800250c:	693b      	ldr	r3, [r7, #16]
 800250e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8002512:	4b19      	ldr	r3, [pc, #100]	; (8002578 <HAL_GPIO_Init+0x2dc>)
 8002514:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002518:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	43db      	mvns	r3, r3
 800251e:	693a      	ldr	r2, [r7, #16]
 8002520:	4013      	ands	r3, r2
 8002522:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800252c:	2b00      	cmp	r3, #0
 800252e:	d003      	beq.n	8002538 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	4313      	orrs	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002538:	4a0f      	ldr	r2, [pc, #60]	; (8002578 <HAL_GPIO_Init+0x2dc>)
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	3301      	adds	r3, #1
 8002544:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	681a      	ldr	r2, [r3, #0]
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	fa22 f303 	lsr.w	r3, r2, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	f47f aeab 	bne.w	80022ac <HAL_GPIO_Init+0x10>
  }
}
 8002556:	bf00      	nop
 8002558:	bf00      	nop
 800255a:	371c      	adds	r7, #28
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	40010000 	.word	0x40010000
 8002568:	48000400 	.word	0x48000400
 800256c:	48000800 	.word	0x48000800
 8002570:	48000c00 	.word	0x48000c00
 8002574:	48001000 	.word	0x48001000
 8002578:	58000800 	.word	0x58000800

0800257c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
 8002584:	460b      	mov	r3, r1
 8002586:	807b      	strh	r3, [r7, #2]
 8002588:	4613      	mov	r3, r2
 800258a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800258c:	787b      	ldrb	r3, [r7, #1]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d003      	beq.n	800259a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002592:	887a      	ldrh	r2, [r7, #2]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002598:	e002      	b.n	80025a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800259a:	887a      	ldrh	r2, [r7, #2]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	4603      	mov	r3, r0
 80025b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80025b6:	4b08      	ldr	r3, [pc, #32]	; (80025d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025b8:	68da      	ldr	r2, [r3, #12]
 80025ba:	88fb      	ldrh	r3, [r7, #6]
 80025bc:	4013      	ands	r3, r2
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d006      	beq.n	80025d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80025c2:	4a05      	ldr	r2, [pc, #20]	; (80025d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80025c4:	88fb      	ldrh	r3, [r7, #6]
 80025c6:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80025c8:	88fb      	ldrh	r3, [r7, #6]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7fe ff7e 	bl	80014cc <HAL_GPIO_EXTI_Callback>
  }
}
 80025d0:	bf00      	nop
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	58000800 	.word	0x58000800

080025dc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d101      	bne.n	80025ee <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e0c0      	b.n	8002770 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 3291 	ldrb.w	r3, [r3, #657]	; 0x291
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d106      	bne.n	8002608 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2200      	movs	r2, #0
 80025fe:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002602:	6878      	ldr	r0, [r7, #4]
 8002604:	f7ff fad6 	bl	8001bb4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2203      	movs	r2, #3
 800260c:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4618      	mov	r0, r3
 8002616:	f002 fdcb 	bl	80051b0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800261a:	2300      	movs	r3, #0
 800261c:	73fb      	strb	r3, [r7, #15]
 800261e:	e03e      	b.n	800269e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002620:	7bfa      	ldrb	r2, [r7, #15]
 8002622:	6879      	ldr	r1, [r7, #4]
 8002624:	4613      	mov	r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	4413      	add	r3, r2
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	440b      	add	r3, r1
 800262e:	3311      	adds	r3, #17
 8002630:	2201      	movs	r2, #1
 8002632:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002634:	7bfa      	ldrb	r2, [r7, #15]
 8002636:	6879      	ldr	r1, [r7, #4]
 8002638:	4613      	mov	r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	4413      	add	r3, r2
 800263e:	00db      	lsls	r3, r3, #3
 8002640:	440b      	add	r3, r1
 8002642:	3310      	adds	r3, #16
 8002644:	7bfa      	ldrb	r2, [r7, #15]
 8002646:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002648:	7bfa      	ldrb	r2, [r7, #15]
 800264a:	6879      	ldr	r1, [r7, #4]
 800264c:	4613      	mov	r3, r2
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	4413      	add	r3, r2
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	440b      	add	r3, r1
 8002656:	3313      	adds	r3, #19
 8002658:	2200      	movs	r2, #0
 800265a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800265c:	7bfa      	ldrb	r2, [r7, #15]
 800265e:	6879      	ldr	r1, [r7, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	4413      	add	r3, r2
 8002666:	00db      	lsls	r3, r3, #3
 8002668:	440b      	add	r3, r1
 800266a:	3320      	adds	r3, #32
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002670:	7bfa      	ldrb	r2, [r7, #15]
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	4613      	mov	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4413      	add	r3, r2
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	440b      	add	r3, r1
 800267e:	3324      	adds	r3, #36	; 0x24
 8002680:	2200      	movs	r2, #0
 8002682:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002684:	7bfb      	ldrb	r3, [r7, #15]
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	1c5a      	adds	r2, r3, #1
 800268a:	4613      	mov	r3, r2
 800268c:	009b      	lsls	r3, r3, #2
 800268e:	4413      	add	r3, r2
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	440b      	add	r3, r1
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002698:	7bfb      	ldrb	r3, [r7, #15]
 800269a:	3301      	adds	r3, #1
 800269c:	73fb      	strb	r3, [r7, #15]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	791b      	ldrb	r3, [r3, #4]
 80026a2:	7bfa      	ldrb	r2, [r7, #15]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	d3bb      	bcc.n	8002620 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026a8:	2300      	movs	r3, #0
 80026aa:	73fb      	strb	r3, [r7, #15]
 80026ac:	e044      	b.n	8002738 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80026ae:	7bfa      	ldrb	r2, [r7, #15]
 80026b0:	6879      	ldr	r1, [r7, #4]
 80026b2:	4613      	mov	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	4413      	add	r3, r2
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	440b      	add	r3, r1
 80026bc:	f203 1351 	addw	r3, r3, #337	; 0x151
 80026c0:	2200      	movs	r2, #0
 80026c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80026c4:	7bfa      	ldrb	r2, [r7, #15]
 80026c6:	6879      	ldr	r1, [r7, #4]
 80026c8:	4613      	mov	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4413      	add	r3, r2
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	440b      	add	r3, r1
 80026d2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80026d6:	7bfa      	ldrb	r2, [r7, #15]
 80026d8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80026da:	7bfa      	ldrb	r2, [r7, #15]
 80026dc:	6879      	ldr	r1, [r7, #4]
 80026de:	4613      	mov	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	00db      	lsls	r3, r3, #3
 80026e6:	440b      	add	r3, r1
 80026e8:	f203 1353 	addw	r3, r3, #339	; 0x153
 80026ec:	2200      	movs	r2, #0
 80026ee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80026f0:	7bfa      	ldrb	r2, [r7, #15]
 80026f2:	6879      	ldr	r1, [r7, #4]
 80026f4:	4613      	mov	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	4413      	add	r3, r2
 80026fa:	00db      	lsls	r3, r3, #3
 80026fc:	440b      	add	r3, r1
 80026fe:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8002702:	2200      	movs	r2, #0
 8002704:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002706:	7bfa      	ldrb	r2, [r7, #15]
 8002708:	6879      	ldr	r1, [r7, #4]
 800270a:	4613      	mov	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	00db      	lsls	r3, r3, #3
 8002712:	440b      	add	r3, r1
 8002714:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8002718:	2200      	movs	r2, #0
 800271a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800271c:	7bfa      	ldrb	r2, [r7, #15]
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	00db      	lsls	r3, r3, #3
 8002728:	440b      	add	r3, r1
 800272a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800272e:	2200      	movs	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002732:	7bfb      	ldrb	r3, [r7, #15]
 8002734:	3301      	adds	r3, #1
 8002736:	73fb      	strb	r3, [r7, #15]
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	791b      	ldrb	r3, [r3, #4]
 800273c:	7bfa      	ldrb	r2, [r7, #15]
 800273e:	429a      	cmp	r2, r3
 8002740:	d3b5      	bcc.n	80026ae <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6818      	ldr	r0, [r3, #0]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	3304      	adds	r3, #4
 800274a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800274e:	f002 fd4a 	bl	80051e6 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2200      	movs	r2, #0
 8002756:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	7a9b      	ldrb	r3, [r3, #10]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d102      	bne.n	800276e <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	f000 f805 	bl	8002778 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3710      	adds	r7, #16
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002778:	b480      	push	{r7}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	2201      	movs	r2, #1
 800278a:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  hpcd->LPM_State = LPM_L0;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 22c8 	strb.w	r2, [r3, #712]	; 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800279c:	b29b      	uxth	r3, r3
 800279e:	f043 0301 	orr.w	r3, r3, #1
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 80027b0:	b29b      	uxth	r3, r3
 80027b2:	f043 0302 	orr.w	r3, r3, #2
 80027b6:	b29a      	uxth	r2, r3
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3714      	adds	r7, #20
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027d0:	4b05      	ldr	r3, [pc, #20]	; (80027e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a04      	ldr	r2, [pc, #16]	; (80027e8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80027d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027da:	6013      	str	r3, [r2, #0]
}
 80027dc:	bf00      	nop
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	58000400 	.word	0x58000400

080027ec <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80027ec:	b480      	push	{r7}
 80027ee:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80027f0:	4b04      	ldr	r3, [pc, #16]	; (8002804 <HAL_PWREx_GetVoltageRange+0x18>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 80027f8:	4618      	mov	r0, r3
 80027fa:	46bd      	mov	sp, r7
 80027fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002800:	4770      	bx	lr
 8002802:	bf00      	nop
 8002804:	58000400 	.word	0x58000400

08002808 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8002808:	b480      	push	{r7}
 800280a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800280c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002816:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800281a:	d101      	bne.n	8002820 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800281c:	2301      	movs	r3, #1
 800281e:	e000      	b.n	8002822 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	46bd      	mov	sp, r7
 8002826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282a:	4770      	bx	lr

0800282c <LL_RCC_HSE_Enable>:
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8002830:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800283a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800283e:	6013      	str	r3, [r2, #0]
}
 8002840:	bf00      	nop
 8002842:	46bd      	mov	sp, r7
 8002844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002848:	4770      	bx	lr

0800284a <LL_RCC_HSE_Disable>:
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800284e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002858:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800285c:	6013      	str	r3, [r2, #0]
}
 800285e:	bf00      	nop
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <LL_RCC_HSE_IsReady>:
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800286c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002876:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800287a:	d101      	bne.n	8002880 <LL_RCC_HSE_IsReady+0x18>
 800287c:	2301      	movs	r3, #1
 800287e:	e000      	b.n	8002882 <LL_RCC_HSE_IsReady+0x1a>
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	46bd      	mov	sp, r7
 8002886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288a:	4770      	bx	lr

0800288c <LL_RCC_HSI_Enable>:
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002890:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800289a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800289e:	6013      	str	r3, [r2, #0]
}
 80028a0:	bf00      	nop
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr

080028aa <LL_RCC_HSI_Disable>:
{
 80028aa:	b480      	push	{r7}
 80028ac:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80028ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028bc:	6013      	str	r3, [r2, #0]
}
 80028be:	bf00      	nop
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <LL_RCC_HSI_IsReady>:
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80028cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028da:	d101      	bne.n	80028e0 <LL_RCC_HSI_IsReady+0x18>
 80028dc:	2301      	movs	r3, #1
 80028de:	e000      	b.n	80028e2 <LL_RCC_HSI_IsReady+0x1a>
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <LL_RCC_HSI_SetCalibTrimming>:
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80028f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	061b      	lsls	r3, r3, #24
 8002902:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002906:	4313      	orrs	r3, r2
 8002908:	604b      	str	r3, [r1, #4]
}
 800290a:	bf00      	nop
 800290c:	370c      	adds	r7, #12
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <LL_RCC_HSI48_Enable>:
{
 8002916:	b480      	push	{r7}
 8002918:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800291a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800291e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002922:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002926:	f043 0301 	orr.w	r3, r3, #1
 800292a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 800292e:	bf00      	nop
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <LL_RCC_HSI48_Disable>:
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800293c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002940:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002944:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002948:	f023 0301 	bic.w	r3, r3, #1
 800294c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8002950:	bf00      	nop
 8002952:	46bd      	mov	sp, r7
 8002954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002958:	4770      	bx	lr

0800295a <LL_RCC_HSI48_IsReady>:
{
 800295a:	b480      	push	{r7}
 800295c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800295e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002962:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b02      	cmp	r3, #2
 800296c:	d101      	bne.n	8002972 <LL_RCC_HSI48_IsReady+0x18>
 800296e:	2301      	movs	r3, #1
 8002970:	e000      	b.n	8002974 <LL_RCC_HSI48_IsReady+0x1a>
 8002972:	2300      	movs	r3, #0
}
 8002974:	4618      	mov	r0, r3
 8002976:	46bd      	mov	sp, r7
 8002978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297c:	4770      	bx	lr

0800297e <LL_RCC_LSE_Enable>:
{
 800297e:	b480      	push	{r7}
 8002980:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002982:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002986:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800298a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800298e:	f043 0301 	orr.w	r3, r3, #1
 8002992:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002996:	bf00      	nop
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <LL_RCC_LSE_Disable>:
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80029a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029b0:	f023 0301 	bic.w	r3, r3, #1
 80029b4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80029b8:	bf00      	nop
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr

080029c2 <LL_RCC_LSE_EnableBypass>:
{
 80029c2:	b480      	push	{r7}
 80029c4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80029c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029d2:	f043 0304 	orr.w	r3, r3, #4
 80029d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80029da:	bf00      	nop
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <LL_RCC_LSE_DisableBypass>:
{
 80029e4:	b480      	push	{r7}
 80029e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80029e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029f0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029f4:	f023 0304 	bic.w	r3, r3, #4
 80029f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80029fc:	bf00      	nop
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8002a06:	b480      	push	{r7}
 8002a08:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8002a0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a12:	f003 0302 	and.w	r3, r3, #2
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d101      	bne.n	8002a1e <LL_RCC_LSE_IsReady+0x18>
 8002a1a:	2301      	movs	r3, #1
 8002a1c:	e000      	b.n	8002a20 <LL_RCC_LSE_IsReady+0x1a>
 8002a1e:	2300      	movs	r3, #0
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002a2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a3a:	f043 0301 	orr.w	r3, r3, #1
 8002a3e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002a42:	bf00      	nop
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8002a50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a5c:	f023 0301 	bic.w	r3, r3, #1
 8002a60:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002a64:	bf00      	nop
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr

08002a6e <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8002a72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d101      	bne.n	8002a86 <LL_RCC_LSI1_IsReady+0x18>
 8002a82:	2301      	movs	r3, #1
 8002a84:	e000      	b.n	8002a88 <LL_RCC_LSI1_IsReady+0x1a>
 8002a86:	2300      	movs	r3, #0
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8002a92:	b480      	push	{r7}
 8002a94:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002a96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a9a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a9e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002aa2:	f043 0304 	orr.w	r3, r3, #4
 8002aa6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002aaa:	bf00      	nop
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8002ab8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002abc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ac0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ac4:	f023 0304 	bic.w	r3, r3, #4
 8002ac8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8002ada:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ade:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ae2:	f003 0308 	and.w	r3, r3, #8
 8002ae6:	2b08      	cmp	r3, #8
 8002ae8:	d101      	bne.n	8002aee <LL_RCC_LSI2_IsReady+0x18>
 8002aea:	2301      	movs	r3, #1
 8002aec:	e000      	b.n	8002af0 <LL_RCC_LSI2_IsReady+0x1a>
 8002aee:	2300      	movs	r3, #0
}
 8002af0:	4618      	mov	r0, r3
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b083      	sub	sp, #12
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8002b02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b0a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	021b      	lsls	r3, r3, #8
 8002b12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b16:	4313      	orrs	r3, r2
 8002b18:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8002b2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b36:	f043 0301 	orr.w	r3, r3, #1
 8002b3a:	6013      	str	r3, [r2, #0]
}
 8002b3c:	bf00      	nop
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr

08002b46 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002b46:	b480      	push	{r7}
 8002b48:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002b4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002b54:	f023 0301 	bic.w	r3, r3, #1
 8002b58:	6013      	str	r3, [r2, #0]
}
 8002b5a:	bf00      	nop
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002b68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b02      	cmp	r3, #2
 8002b74:	d101      	bne.n	8002b7a <LL_RCC_MSI_IsReady+0x16>
 8002b76:	2301      	movs	r3, #1
 8002b78:	e000      	b.n	8002b7c <LL_RCC_MSI_IsReady+0x18>
 8002b7a:	2300      	movs	r3, #0
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8002b8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b98:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	600b      	str	r3, [r1, #0]
}
 8002ba2:	bf00      	nop
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr

08002bae <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8002bae:	b480      	push	{r7}
 8002bb0:	b083      	sub	sp, #12
 8002bb2:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8002bb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002bbe:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2bb0      	cmp	r3, #176	; 0xb0
 8002bc4:	d901      	bls.n	8002bca <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8002bc6:	23b0      	movs	r3, #176	; 0xb0
 8002bc8:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8002bca:	687b      	ldr	r3, [r7, #4]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002be0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	021b      	lsls	r3, r3, #8
 8002bee:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	604b      	str	r3, [r1, #4]
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr

08002c02 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002c0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	f023 0203 	bic.w	r2, r3, #3
 8002c14:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	608b      	str	r3, [r1, #8]
}
 8002c1e:	bf00      	nop
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr

08002c2a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002c2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 030c 	and.w	r3, r3, #12
}
 8002c38:	4618      	mov	r0, r3
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr

08002c42 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002c42:	b480      	push	{r7}
 8002c44:	b083      	sub	sp, #12
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002c4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c54:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	608b      	str	r3, [r1, #8]
}
 8002c5e:	bf00      	nop
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002c72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c76:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002c7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4313      	orrs	r3, r2
 8002c86:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002c9e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ca2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002ca6:	f023 020f 	bic.w	r2, r3, #15
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	091b      	lsrs	r3, r3, #4
 8002cae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cb2:	4313      	orrs	r3, r2
 8002cb4:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002ccc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002cd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	608b      	str	r3, [r1, #8]
}
 8002ce0:	bf00      	nop
 8002ce2:	370c      	adds	r7, #12
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cea:	4770      	bx	lr

08002cec <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b083      	sub	sp, #12
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002cf4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002cfe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	4313      	orrs	r3, r2
 8002d06:	608b      	str	r3, [r1, #8]
}
 8002d08:	bf00      	nop
 8002d0a:	370c      	adds	r7, #12
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002d18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002d30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d34:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002d38:	011b      	lsls	r3, r3, #4
 8002d3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr

08002d48 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002d4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002d56:	4618      	mov	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5e:	4770      	bx	lr

08002d60 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002d64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr

08002d78 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002d8a:	6013      	str	r3, [r2, #0]
}
 8002d8c:	bf00      	nop
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr

08002d96 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8002d96:	b480      	push	{r7}
 8002d98:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002d9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002da4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002da8:	6013      	str	r3, [r2, #0]
}
 8002daa:	bf00      	nop
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002db8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dc2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002dc6:	d101      	bne.n	8002dcc <LL_RCC_PLL_IsReady+0x18>
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e000      	b.n	8002dce <LL_RCC_PLL_IsReady+0x1a>
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr

08002dd8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	0a1b      	lsrs	r3, r3, #8
 8002de4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr

08002df2 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002df2:	b480      	push	{r7}
 8002df4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002df6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8002e18:	4618      	mov	r0, r3
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr

08002e22 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002e22:	b480      	push	{r7}
 8002e24:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002e26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	f003 0303 	and.w	r3, r3, #3
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002e3a:	b480      	push	{r7}
 8002e3c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002e3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e4c:	d101      	bne.n	8002e52 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e000      	b.n	8002e54 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr

08002e5e <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e66:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e6e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002e72:	d101      	bne.n	8002e78 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002e74:	2301      	movs	r3, #1
 8002e76:	e000      	b.n	8002e7a <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e82:	4770      	bx	lr

08002e84 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002e88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e8c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002e90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e98:	d101      	bne.n	8002e9e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e000      	b.n	8002ea0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8002e9e:	2300      	movs	r3, #0
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr

08002eaa <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002eae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eb8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002ebc:	d101      	bne.n	8002ec2 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8002ec2:	2300      	movs	r3, #0
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr

08002ece <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002ed2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ed6:	689b      	ldr	r3, [r3, #8]
 8002ed8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002edc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002ee0:	d101      	bne.n	8002ee6 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e000      	b.n	8002ee8 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8002ee6:	2300      	movs	r3, #0
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
	...

08002ef4 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ef4:	b590      	push	{r4, r7, lr}
 8002ef6:	b08d      	sub	sp, #52	; 0x34
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d101      	bne.n	8002f06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f02:	2301      	movs	r3, #1
 8002f04:	e363      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0320 	and.w	r3, r3, #32
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	f000 808d 	beq.w	800302e <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f14:	f7ff fe89 	bl	8002c2a <LL_RCC_GetSysClkSource>
 8002f18:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f1a:	f7ff ff82 	bl	8002e22 <LL_RCC_PLL_GetMainSource>
 8002f1e:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d005      	beq.n	8002f32 <HAL_RCC_OscConfig+0x3e>
 8002f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f28:	2b0c      	cmp	r3, #12
 8002f2a:	d147      	bne.n	8002fbc <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8002f2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d144      	bne.n	8002fbc <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	69db      	ldr	r3, [r3, #28]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d101      	bne.n	8002f3e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	e347      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8002f42:	f7ff fe34 	bl	8002bae <LL_RCC_MSI_GetRange>
 8002f46:	4603      	mov	r3, r0
 8002f48:	429c      	cmp	r4, r3
 8002f4a:	d914      	bls.n	8002f76 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f50:	4618      	mov	r0, r3
 8002f52:	f000 fd2f 	bl	80039b4 <RCC_SetFlashLatencyFromMSIRange>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8002f5c:	2301      	movs	r3, #1
 8002f5e:	e336      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	4618      	mov	r0, r3
 8002f66:	f7ff fe0e 	bl	8002b86 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a1b      	ldr	r3, [r3, #32]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7ff fe32 	bl	8002bd8 <LL_RCC_MSI_SetCalibTrimming>
 8002f74:	e013      	b.n	8002f9e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7ff fe03 	bl	8002b86 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a1b      	ldr	r3, [r3, #32]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff fe27 	bl	8002bd8 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f000 fd10 	bl	80039b4 <RCC_SetFlashLatencyFromMSIRange>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e317      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002f9e:	f000 fcc9 	bl	8003934 <HAL_RCC_GetHCLKFreq>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	4aa4      	ldr	r2, [pc, #656]	; (8003238 <HAL_RCC_OscConfig+0x344>)
 8002fa6:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002fa8:	4ba4      	ldr	r3, [pc, #656]	; (800323c <HAL_RCC_OscConfig+0x348>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fe ffdb 	bl	8001f68 <HAL_InitTick>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d039      	beq.n	800302c <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e308      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d01e      	beq.n	8003002 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002fc4:	f7ff fdb0 	bl	8002b28 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002fc8:	f7ff f81c 	bl	8002004 <HAL_GetTick>
 8002fcc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002fd0:	f7ff f818 	bl	8002004 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e2f5      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002fe2:	f7ff fdbf 	bl	8002b64 <LL_RCC_MSI_IsReady>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d0f1      	beq.n	8002fd0 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	f7ff fdc8 	bl	8002b86 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a1b      	ldr	r3, [r3, #32]
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff fdec 	bl	8002bd8 <LL_RCC_MSI_SetCalibTrimming>
 8003000:	e015      	b.n	800302e <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003002:	f7ff fda0 	bl	8002b46 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003006:	f7fe fffd 	bl	8002004 <HAL_GetTick>
 800300a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800300c:	e008      	b.n	8003020 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800300e:	f7fe fff9 	bl	8002004 <HAL_GetTick>
 8003012:	4602      	mov	r2, r0
 8003014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003016:	1ad3      	subs	r3, r2, r3
 8003018:	2b02      	cmp	r3, #2
 800301a:	d901      	bls.n	8003020 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800301c:	2303      	movs	r3, #3
 800301e:	e2d6      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 8003020:	f7ff fda0 	bl	8002b64 <LL_RCC_MSI_IsReady>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f1      	bne.n	800300e <HAL_RCC_OscConfig+0x11a>
 800302a:	e000      	b.n	800302e <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800302c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0301 	and.w	r3, r3, #1
 8003036:	2b00      	cmp	r3, #0
 8003038:	d047      	beq.n	80030ca <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800303a:	f7ff fdf6 	bl	8002c2a <LL_RCC_GetSysClkSource>
 800303e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003040:	f7ff feef 	bl	8002e22 <LL_RCC_PLL_GetMainSource>
 8003044:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003046:	6a3b      	ldr	r3, [r7, #32]
 8003048:	2b08      	cmp	r3, #8
 800304a:	d005      	beq.n	8003058 <HAL_RCC_OscConfig+0x164>
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	2b0c      	cmp	r3, #12
 8003050:	d108      	bne.n	8003064 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	2b03      	cmp	r3, #3
 8003056:	d105      	bne.n	8003064 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d134      	bne.n	80030ca <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e2b4      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800306c:	d102      	bne.n	8003074 <HAL_RCC_OscConfig+0x180>
 800306e:	f7ff fbdd 	bl	800282c <LL_RCC_HSE_Enable>
 8003072:	e001      	b.n	8003078 <HAL_RCC_OscConfig+0x184>
 8003074:	f7ff fbe9 	bl	800284a <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	685b      	ldr	r3, [r3, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d012      	beq.n	80030a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003080:	f7fe ffc0 	bl	8002004 <HAL_GetTick>
 8003084:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003088:	f7fe ffbc 	bl	8002004 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b64      	cmp	r3, #100	; 0x64
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e299      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800309a:	f7ff fbe5 	bl	8002868 <LL_RCC_HSE_IsReady>
 800309e:	4603      	mov	r3, r0
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d0f1      	beq.n	8003088 <HAL_RCC_OscConfig+0x194>
 80030a4:	e011      	b.n	80030ca <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030a6:	f7fe ffad 	bl	8002004 <HAL_GetTick>
 80030aa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80030ac:	e008      	b.n	80030c0 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030ae:	f7fe ffa9 	bl	8002004 <HAL_GetTick>
 80030b2:	4602      	mov	r2, r0
 80030b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b6:	1ad3      	subs	r3, r2, r3
 80030b8:	2b64      	cmp	r3, #100	; 0x64
 80030ba:	d901      	bls.n	80030c0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80030bc:	2303      	movs	r3, #3
 80030be:	e286      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 80030c0:	f7ff fbd2 	bl	8002868 <LL_RCC_HSE_IsReady>
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1f1      	bne.n	80030ae <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d04c      	beq.n	8003170 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030d6:	f7ff fda8 	bl	8002c2a <LL_RCC_GetSysClkSource>
 80030da:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030dc:	f7ff fea1 	bl	8002e22 <LL_RCC_PLL_GetMainSource>
 80030e0:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	2b04      	cmp	r3, #4
 80030e6:	d005      	beq.n	80030f4 <HAL_RCC_OscConfig+0x200>
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	2b0c      	cmp	r3, #12
 80030ec:	d10e      	bne.n	800310c <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d10b      	bne.n	800310c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	68db      	ldr	r3, [r3, #12]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d101      	bne.n	8003100 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80030fc:	2301      	movs	r3, #1
 80030fe:	e266      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	691b      	ldr	r3, [r3, #16]
 8003104:	4618      	mov	r0, r3
 8003106:	f7ff fbf1 	bl	80028ec <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800310a:	e031      	b.n	8003170 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d019      	beq.n	8003148 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003114:	f7ff fbba 	bl	800288c <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003118:	f7fe ff74 	bl	8002004 <HAL_GetTick>
 800311c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003120:	f7fe ff70 	bl	8002004 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e24d      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 8003132:	f7ff fbc9 	bl	80028c8 <LL_RCC_HSI_IsReady>
 8003136:	4603      	mov	r3, r0
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0f1      	beq.n	8003120 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff fbd3 	bl	80028ec <LL_RCC_HSI_SetCalibTrimming>
 8003146:	e013      	b.n	8003170 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003148:	f7ff fbaf 	bl	80028aa <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314c:	f7fe ff5a 	bl	8002004 <HAL_GetTick>
 8003150:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8003152:	e008      	b.n	8003166 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003154:	f7fe ff56 	bl	8002004 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d901      	bls.n	8003166 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e233      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8003166:	f7ff fbaf 	bl	80028c8 <LL_RCC_HSI_IsReady>
 800316a:	4603      	mov	r3, r0
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1f1      	bne.n	8003154 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0308 	and.w	r3, r3, #8
 8003178:	2b00      	cmp	r3, #0
 800317a:	d106      	bne.n	800318a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8003184:	2b00      	cmp	r3, #0
 8003186:	f000 80a3 	beq.w	80032d0 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	695b      	ldr	r3, [r3, #20]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d076      	beq.n	8003280 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 0310 	and.w	r3, r3, #16
 800319a:	2b00      	cmp	r3, #0
 800319c:	d046      	beq.n	800322c <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800319e:	f7ff fc66 	bl	8002a6e <LL_RCC_LSI1_IsReady>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d113      	bne.n	80031d0 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80031a8:	f7ff fc3f 	bl	8002a2a <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80031ac:	f7fe ff2a 	bl	8002004 <HAL_GetTick>
 80031b0:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80031b4:	f7fe ff26 	bl	8002004 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e203      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80031c6:	f7ff fc52 	bl	8002a6e <LL_RCC_LSI1_IsReady>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d0f1      	beq.n	80031b4 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80031d0:	f7ff fc5f 	bl	8002a92 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d4:	f7fe ff16 	bl	8002004 <HAL_GetTick>
 80031d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80031dc:	f7fe ff12 	bl	8002004 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b03      	cmp	r3, #3
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e1ef      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80031ee:	f7ff fc72 	bl	8002ad6 <LL_RCC_LSI2_IsReady>
 80031f2:	4603      	mov	r3, r0
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d0f1      	beq.n	80031dc <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	699b      	ldr	r3, [r3, #24]
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff fc7c 	bl	8002afa <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8003202:	f7ff fc23 	bl	8002a4c <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003206:	f7fe fefd 	bl	8002004 <HAL_GetTick>
 800320a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800320e:	f7fe fef9 	bl	8002004 <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e1d6      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8003220:	f7ff fc25 	bl	8002a6e <LL_RCC_LSI1_IsReady>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1f1      	bne.n	800320e <HAL_RCC_OscConfig+0x31a>
 800322a:	e051      	b.n	80032d0 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800322c:	f7ff fbfd 	bl	8002a2a <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003230:	f7fe fee8 	bl	8002004 <HAL_GetTick>
 8003234:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003236:	e00c      	b.n	8003252 <HAL_RCC_OscConfig+0x35e>
 8003238:	20000014 	.word	0x20000014
 800323c:	20000018 	.word	0x20000018
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8003240:	f7fe fee0 	bl	8002004 <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	2b02      	cmp	r3, #2
 800324c:	d901      	bls.n	8003252 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800324e:	2303      	movs	r3, #3
 8003250:	e1bd      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 8003252:	f7ff fc0c 	bl	8002a6e <LL_RCC_LSI1_IsReady>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d0f1      	beq.n	8003240 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800325c:	f7ff fc2a 	bl	8002ab4 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003260:	e008      	b.n	8003274 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8003262:	f7fe fecf 	bl	8002004 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b03      	cmp	r3, #3
 800326e:	d901      	bls.n	8003274 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e1ac      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8003274:	f7ff fc2f 	bl	8002ad6 <LL_RCC_LSI2_IsReady>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d1f1      	bne.n	8003262 <HAL_RCC_OscConfig+0x36e>
 800327e:	e027      	b.n	80032d0 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8003280:	f7ff fc18 	bl	8002ab4 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003284:	f7fe febe 	bl	8002004 <HAL_GetTick>
 8003288:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800328c:	f7fe feba 	bl	8002004 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b03      	cmp	r3, #3
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e197      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800329e:	f7ff fc1a 	bl	8002ad6 <LL_RCC_LSI2_IsReady>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1f1      	bne.n	800328c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80032a8:	f7ff fbd0 	bl	8002a4c <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ac:	f7fe feaa 	bl	8002004 <HAL_GetTick>
 80032b0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80032b4:	f7fe fea6 	bl	8002004 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e183      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80032c6:	f7ff fbd2 	bl	8002a6e <LL_RCC_LSI1_IsReady>
 80032ca:	4603      	mov	r3, r0
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d1f1      	bne.n	80032b4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0304 	and.w	r3, r3, #4
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d05b      	beq.n	8003394 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032dc:	4ba7      	ldr	r3, [pc, #668]	; (800357c <HAL_RCC_OscConfig+0x688>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d114      	bne.n	8003312 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80032e8:	f7ff fa70 	bl	80027cc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032ec:	f7fe fe8a 	bl	8002004 <HAL_GetTick>
 80032f0:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032f4:	f7fe fe86 	bl	8002004 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e163      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003306:	4b9d      	ldr	r3, [pc, #628]	; (800357c <HAL_RCC_OscConfig+0x688>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800330e:	2b00      	cmp	r3, #0
 8003310:	d0f0      	beq.n	80032f4 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	2b01      	cmp	r3, #1
 8003318:	d102      	bne.n	8003320 <HAL_RCC_OscConfig+0x42c>
 800331a:	f7ff fb30 	bl	800297e <LL_RCC_LSE_Enable>
 800331e:	e00c      	b.n	800333a <HAL_RCC_OscConfig+0x446>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	2b05      	cmp	r3, #5
 8003326:	d104      	bne.n	8003332 <HAL_RCC_OscConfig+0x43e>
 8003328:	f7ff fb4b 	bl	80029c2 <LL_RCC_LSE_EnableBypass>
 800332c:	f7ff fb27 	bl	800297e <LL_RCC_LSE_Enable>
 8003330:	e003      	b.n	800333a <HAL_RCC_OscConfig+0x446>
 8003332:	f7ff fb35 	bl	80029a0 <LL_RCC_LSE_Disable>
 8003336:	f7ff fb55 	bl	80029e4 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d014      	beq.n	800336c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003342:	f7fe fe5f 	bl	8002004 <HAL_GetTick>
 8003346:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8003348:	e00a      	b.n	8003360 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800334a:	f7fe fe5b 	bl	8002004 <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	f241 3288 	movw	r2, #5000	; 0x1388
 8003358:	4293      	cmp	r3, r2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e136      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 8003360:	f7ff fb51 	bl	8002a06 <LL_RCC_LSE_IsReady>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d0ef      	beq.n	800334a <HAL_RCC_OscConfig+0x456>
 800336a:	e013      	b.n	8003394 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800336c:	f7fe fe4a 	bl	8002004 <HAL_GetTick>
 8003370:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8003372:	e00a      	b.n	800338a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003374:	f7fe fe46 	bl	8002004 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003382:	4293      	cmp	r3, r2
 8003384:	d901      	bls.n	800338a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e121      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800338a:	f7ff fb3c 	bl	8002a06 <LL_RCC_LSE_IsReady>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d1ef      	bne.n	8003374 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800339c:	2b00      	cmp	r3, #0
 800339e:	d02c      	beq.n	80033fa <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d014      	beq.n	80033d2 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033a8:	f7ff fab5 	bl	8002916 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033ac:	f7fe fe2a 	bl	8002004 <HAL_GetTick>
 80033b0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80033b2:	e008      	b.n	80033c6 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033b4:	f7fe fe26 	bl	8002004 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d901      	bls.n	80033c6 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 80033c2:	2303      	movs	r3, #3
 80033c4:	e103      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80033c6:	f7ff fac8 	bl	800295a <LL_RCC_HSI48_IsReady>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d0f1      	beq.n	80033b4 <HAL_RCC_OscConfig+0x4c0>
 80033d0:	e013      	b.n	80033fa <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033d2:	f7ff fab1 	bl	8002938 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033d6:	f7fe fe15 	bl	8002004 <HAL_GetTick>
 80033da:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80033dc:	e008      	b.n	80033f0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033de:	f7fe fe11 	bl	8002004 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d901      	bls.n	80033f0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	e0ee      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80033f0:	f7ff fab3 	bl	800295a <LL_RCC_HSI48_IsReady>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1f1      	bne.n	80033de <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033fe:	2b00      	cmp	r3, #0
 8003400:	f000 80e4 	beq.w	80035cc <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003404:	f7ff fc11 	bl	8002c2a <LL_RCC_GetSysClkSource>
 8003408:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800340a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003416:	2b02      	cmp	r3, #2
 8003418:	f040 80b4 	bne.w	8003584 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	f003 0203 	and.w	r2, r3, #3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003426:	429a      	cmp	r2, r3
 8003428:	d123      	bne.n	8003472 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003434:	429a      	cmp	r2, r3
 8003436:	d11c      	bne.n	8003472 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	0a1b      	lsrs	r3, r3, #8
 800343c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003444:	429a      	cmp	r2, r3
 8003446:	d114      	bne.n	8003472 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8003452:	429a      	cmp	r2, r3
 8003454:	d10d      	bne.n	8003472 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003460:	429a      	cmp	r2, r3
 8003462:	d106      	bne.n	8003472 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800346e:	429a      	cmp	r2, r3
 8003470:	d05d      	beq.n	800352e <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	2b0c      	cmp	r3, #12
 8003476:	d058      	beq.n	800352a <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003478:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d001      	beq.n	800348a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e0a1      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800348a:	f7ff fc84 	bl	8002d96 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800348e:	f7fe fdb9 	bl	8002004 <HAL_GetTick>
 8003492:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003494:	e008      	b.n	80034a8 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003496:	f7fe fdb5 	bl	8002004 <HAL_GetTick>
 800349a:	4602      	mov	r2, r0
 800349c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e092      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1ef      	bne.n	8003496 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034ba:	68da      	ldr	r2, [r3, #12]
 80034bc:	4b30      	ldr	r3, [pc, #192]	; (8003580 <HAL_RCC_OscConfig+0x68c>)
 80034be:	4013      	ands	r3, r2
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80034c4:	687a      	ldr	r2, [r7, #4]
 80034c6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80034c8:	4311      	orrs	r1, r2
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034ce:	0212      	lsls	r2, r2, #8
 80034d0:	4311      	orrs	r1, r2
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80034d6:	4311      	orrs	r1, r2
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80034dc:	4311      	orrs	r1, r2
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80034e2:	430a      	orrs	r2, r1
 80034e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80034e8:	4313      	orrs	r3, r2
 80034ea:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80034ec:	f7ff fc44 	bl	8002d78 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80034f4:	68db      	ldr	r3, [r3, #12]
 80034f6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80034fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034fe:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003500:	f7fe fd80 	bl	8002004 <HAL_GetTick>
 8003504:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003506:	e008      	b.n	800351a <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003508:	f7fe fd7c 	bl	8002004 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	2b02      	cmp	r3, #2
 8003514:	d901      	bls.n	800351a <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 8003516:	2303      	movs	r3, #3
 8003518:	e059      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800351a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0ef      	beq.n	8003508 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003528:	e050      	b.n	80035cc <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e04f      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800352e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d147      	bne.n	80035cc <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800353c:	f7ff fc1c 	bl	8002d78 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003540:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800354a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800354e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003550:	f7fe fd58 	bl	8002004 <HAL_GetTick>
 8003554:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003558:	f7fe fd54 	bl	8002004 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e031      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800356a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0ef      	beq.n	8003558 <HAL_RCC_OscConfig+0x664>
 8003578:	e028      	b.n	80035cc <HAL_RCC_OscConfig+0x6d8>
 800357a:	bf00      	nop
 800357c:	58000400 	.word	0x58000400
 8003580:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003584:	693b      	ldr	r3, [r7, #16]
 8003586:	2b0c      	cmp	r3, #12
 8003588:	d01e      	beq.n	80035c8 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800358a:	f7ff fc04 	bl	8002d96 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800358e:	f7fe fd39 	bl	8002004 <HAL_GetTick>
 8003592:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003594:	e008      	b.n	80035a8 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003596:	f7fe fd35 	bl	8002004 <HAL_GetTick>
 800359a:	4602      	mov	r2, r0
 800359c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	2b02      	cmp	r3, #2
 80035a2:	d901      	bls.n	80035a8 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 80035a4:	2303      	movs	r3, #3
 80035a6:	e012      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1ef      	bne.n	8003596 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80035b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80035ba:	68da      	ldr	r2, [r3, #12]
 80035bc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80035c0:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <HAL_RCC_OscConfig+0x6e4>)
 80035c2:	4013      	ands	r3, r2
 80035c4:	60cb      	str	r3, [r1, #12]
 80035c6:	e001      	b.n	80035cc <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e000      	b.n	80035ce <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3734      	adds	r7, #52	; 0x34
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd90      	pop	{r4, r7, pc}
 80035d6:	bf00      	nop
 80035d8:	eefefffc 	.word	0xeefefffc

080035dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d101      	bne.n	80035f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e12d      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035f0:	4b98      	ldr	r3, [pc, #608]	; (8003854 <HAL_RCC_ClockConfig+0x278>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	683a      	ldr	r2, [r7, #0]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d91b      	bls.n	8003636 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035fe:	4b95      	ldr	r3, [pc, #596]	; (8003854 <HAL_RCC_ClockConfig+0x278>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f023 0207 	bic.w	r2, r3, #7
 8003606:	4993      	ldr	r1, [pc, #588]	; (8003854 <HAL_RCC_ClockConfig+0x278>)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	4313      	orrs	r3, r2
 800360c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800360e:	f7fe fcf9 	bl	8002004 <HAL_GetTick>
 8003612:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003614:	e008      	b.n	8003628 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003616:	f7fe fcf5 	bl	8002004 <HAL_GetTick>
 800361a:	4602      	mov	r2, r0
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	1ad3      	subs	r3, r2, r3
 8003620:	2b02      	cmp	r3, #2
 8003622:	d901      	bls.n	8003628 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e111      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003628:	4b8a      	ldr	r3, [pc, #552]	; (8003854 <HAL_RCC_ClockConfig+0x278>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	683a      	ldr	r2, [r7, #0]
 8003632:	429a      	cmp	r2, r3
 8003634:	d1ef      	bne.n	8003616 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d016      	beq.n	8003670 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	4618      	mov	r0, r3
 8003648:	f7ff fafb 	bl	8002c42 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800364c:	f7fe fcda 	bl	8002004 <HAL_GetTick>
 8003650:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003652:	e008      	b.n	8003666 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003654:	f7fe fcd6 	bl	8002004 <HAL_GetTick>
 8003658:	4602      	mov	r2, r0
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	1ad3      	subs	r3, r2, r3
 800365e:	2b02      	cmp	r3, #2
 8003660:	d901      	bls.n	8003666 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8003662:	2303      	movs	r3, #3
 8003664:	e0f2      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8003666:	f7ff fbe8 	bl	8002e3a <LL_RCC_IsActiveFlag_HPRE>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d0f1      	beq.n	8003654 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f003 0320 	and.w	r3, r3, #32
 8003678:	2b00      	cmp	r3, #0
 800367a:	d016      	beq.n	80036aa <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	695b      	ldr	r3, [r3, #20]
 8003680:	4618      	mov	r0, r3
 8003682:	f7ff faf2 	bl	8002c6a <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003686:	f7fe fcbd 	bl	8002004 <HAL_GetTick>
 800368a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800368c:	e008      	b.n	80036a0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800368e:	f7fe fcb9 	bl	8002004 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e0d5      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80036a0:	f7ff fbdd 	bl	8002e5e <LL_RCC_IsActiveFlag_C2HPRE>
 80036a4:	4603      	mov	r3, r0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d0f1      	beq.n	800368e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d016      	beq.n	80036e4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	699b      	ldr	r3, [r3, #24]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7ff faeb 	bl	8002c96 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80036c0:	f7fe fca0 	bl	8002004 <HAL_GetTick>
 80036c4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80036c6:	e008      	b.n	80036da <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80036c8:	f7fe fc9c 	bl	8002004 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d901      	bls.n	80036da <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e0b8      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80036da:	f7ff fbd3 	bl	8002e84 <LL_RCC_IsActiveFlag_SHDHPRE>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d0f1      	beq.n	80036c8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	f003 0304 	and.w	r3, r3, #4
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d016      	beq.n	800371e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	68db      	ldr	r3, [r3, #12]
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7ff fae5 	bl	8002cc4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80036fa:	f7fe fc83 	bl	8002004 <HAL_GetTick>
 80036fe:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003700:	e008      	b.n	8003714 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003702:	f7fe fc7f 	bl	8002004 <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d901      	bls.n	8003714 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e09b      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003714:	f7ff fbc9 	bl	8002eaa <LL_RCC_IsActiveFlag_PPRE1>
 8003718:	4603      	mov	r3, r0
 800371a:	2b00      	cmp	r3, #0
 800371c:	d0f1      	beq.n	8003702 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0308 	and.w	r3, r3, #8
 8003726:	2b00      	cmp	r3, #0
 8003728:	d017      	beq.n	800375a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	691b      	ldr	r3, [r3, #16]
 800372e:	00db      	lsls	r3, r3, #3
 8003730:	4618      	mov	r0, r3
 8003732:	f7ff fadb 	bl	8002cec <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003736:	f7fe fc65 	bl	8002004 <HAL_GetTick>
 800373a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800373c:	e008      	b.n	8003750 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800373e:	f7fe fc61 	bl	8002004 <HAL_GetTick>
 8003742:	4602      	mov	r2, r0
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	1ad3      	subs	r3, r2, r3
 8003748:	2b02      	cmp	r3, #2
 800374a:	d901      	bls.n	8003750 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e07d      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003750:	f7ff fbbd 	bl	8002ece <LL_RCC_IsActiveFlag_PPRE2>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d0f1      	beq.n	800373e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d043      	beq.n	80037ee <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	2b02      	cmp	r3, #2
 800376c:	d106      	bne.n	800377c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800376e:	f7ff f87b 	bl	8002868 <LL_RCC_HSE_IsReady>
 8003772:	4603      	mov	r3, r0
 8003774:	2b00      	cmp	r3, #0
 8003776:	d11e      	bne.n	80037b6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003778:	2301      	movs	r3, #1
 800377a:	e067      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	2b03      	cmp	r3, #3
 8003782:	d106      	bne.n	8003792 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8003784:	f7ff fb16 	bl	8002db4 <LL_RCC_PLL_IsReady>
 8003788:	4603      	mov	r3, r0
 800378a:	2b00      	cmp	r3, #0
 800378c:	d113      	bne.n	80037b6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e05c      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d106      	bne.n	80037a8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800379a:	f7ff f9e3 	bl	8002b64 <LL_RCC_MSI_IsReady>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d108      	bne.n	80037b6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e051      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80037a8:	f7ff f88e 	bl	80028c8 <LL_RCC_HSI_IsReady>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d101      	bne.n	80037b6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e04a      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7ff fa21 	bl	8002c02 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037c0:	f7fe fc20 	bl	8002004 <HAL_GetTick>
 80037c4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037c6:	e00a      	b.n	80037de <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037c8:	f7fe fc1c 	bl	8002004 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d901      	bls.n	80037de <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e036      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037de:	f7ff fa24 	bl	8002c2a <LL_RCC_GetSysClkSource>
 80037e2:	4602      	mov	r2, r0
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	009b      	lsls	r3, r3, #2
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d1ec      	bne.n	80037c8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037ee:	4b19      	ldr	r3, [pc, #100]	; (8003854 <HAL_RCC_ClockConfig+0x278>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d21b      	bcs.n	8003834 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037fc:	4b15      	ldr	r3, [pc, #84]	; (8003854 <HAL_RCC_ClockConfig+0x278>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f023 0207 	bic.w	r2, r3, #7
 8003804:	4913      	ldr	r1, [pc, #76]	; (8003854 <HAL_RCC_ClockConfig+0x278>)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	4313      	orrs	r3, r2
 800380a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800380c:	f7fe fbfa 	bl	8002004 <HAL_GetTick>
 8003810:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003812:	e008      	b.n	8003826 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003814:	f7fe fbf6 	bl	8002004 <HAL_GetTick>
 8003818:	4602      	mov	r2, r0
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	1ad3      	subs	r3, r2, r3
 800381e:	2b02      	cmp	r3, #2
 8003820:	d901      	bls.n	8003826 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003822:	2303      	movs	r3, #3
 8003824:	e012      	b.n	800384c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003826:	4b0b      	ldr	r3, [pc, #44]	; (8003854 <HAL_RCC_ClockConfig+0x278>)
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f003 0307 	and.w	r3, r3, #7
 800382e:	683a      	ldr	r2, [r7, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d1ef      	bne.n	8003814 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003834:	f000 f87e 	bl	8003934 <HAL_RCC_GetHCLKFreq>
 8003838:	4603      	mov	r3, r0
 800383a:	4a07      	ldr	r2, [pc, #28]	; (8003858 <HAL_RCC_ClockConfig+0x27c>)
 800383c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800383e:	f7fe fbed 	bl	800201c <HAL_GetTickPrio>
 8003842:	4603      	mov	r3, r0
 8003844:	4618      	mov	r0, r3
 8003846:	f7fe fb8f 	bl	8001f68 <HAL_InitTick>
 800384a:	4603      	mov	r3, r0
}
 800384c:	4618      	mov	r0, r3
 800384e:	3710      	adds	r7, #16
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}
 8003854:	58004000 	.word	0x58004000
 8003858:	20000014 	.word	0x20000014

0800385c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800385c:	b590      	push	{r4, r7, lr}
 800385e:	b085      	sub	sp, #20
 8003860:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003862:	f7ff f9e2 	bl	8002c2a <LL_RCC_GetSysClkSource>
 8003866:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d10a      	bne.n	8003884 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800386e:	f7ff f99e 	bl	8002bae <LL_RCC_MSI_GetRange>
 8003872:	4603      	mov	r3, r0
 8003874:	091b      	lsrs	r3, r3, #4
 8003876:	f003 030f 	and.w	r3, r3, #15
 800387a:	4a2b      	ldr	r2, [pc, #172]	; (8003928 <HAL_RCC_GetSysClockFreq+0xcc>)
 800387c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003880:	60fb      	str	r3, [r7, #12]
 8003882:	e04b      	b.n	800391c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2b04      	cmp	r3, #4
 8003888:	d102      	bne.n	8003890 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800388a:	4b28      	ldr	r3, [pc, #160]	; (800392c <HAL_RCC_GetSysClockFreq+0xd0>)
 800388c:	60fb      	str	r3, [r7, #12]
 800388e:	e045      	b.n	800391c <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b08      	cmp	r3, #8
 8003894:	d10a      	bne.n	80038ac <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003896:	f7fe ffb7 	bl	8002808 <LL_RCC_HSE_IsEnabledDiv2>
 800389a:	4603      	mov	r3, r0
 800389c:	2b01      	cmp	r3, #1
 800389e:	d102      	bne.n	80038a6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80038a0:	4b22      	ldr	r3, [pc, #136]	; (800392c <HAL_RCC_GetSysClockFreq+0xd0>)
 80038a2:	60fb      	str	r3, [r7, #12]
 80038a4:	e03a      	b.n	800391c <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80038a6:	4b22      	ldr	r3, [pc, #136]	; (8003930 <HAL_RCC_GetSysClockFreq+0xd4>)
 80038a8:	60fb      	str	r3, [r7, #12]
 80038aa:	e037      	b.n	800391c <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80038ac:	f7ff fab9 	bl	8002e22 <LL_RCC_PLL_GetMainSource>
 80038b0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	2b02      	cmp	r3, #2
 80038b6:	d003      	beq.n	80038c0 <HAL_RCC_GetSysClockFreq+0x64>
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	2b03      	cmp	r3, #3
 80038bc:	d003      	beq.n	80038c6 <HAL_RCC_GetSysClockFreq+0x6a>
 80038be:	e00d      	b.n	80038dc <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80038c0:	4b1a      	ldr	r3, [pc, #104]	; (800392c <HAL_RCC_GetSysClockFreq+0xd0>)
 80038c2:	60bb      	str	r3, [r7, #8]
        break;
 80038c4:	e015      	b.n	80038f2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80038c6:	f7fe ff9f 	bl	8002808 <LL_RCC_HSE_IsEnabledDiv2>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d102      	bne.n	80038d6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 80038d0:	4b16      	ldr	r3, [pc, #88]	; (800392c <HAL_RCC_GetSysClockFreq+0xd0>)
 80038d2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 80038d4:	e00d      	b.n	80038f2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 80038d6:	4b16      	ldr	r3, [pc, #88]	; (8003930 <HAL_RCC_GetSysClockFreq+0xd4>)
 80038d8:	60bb      	str	r3, [r7, #8]
        break;
 80038da:	e00a      	b.n	80038f2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 80038dc:	f7ff f967 	bl	8002bae <LL_RCC_MSI_GetRange>
 80038e0:	4603      	mov	r3, r0
 80038e2:	091b      	lsrs	r3, r3, #4
 80038e4:	f003 030f 	and.w	r3, r3, #15
 80038e8:	4a0f      	ldr	r2, [pc, #60]	; (8003928 <HAL_RCC_GetSysClockFreq+0xcc>)
 80038ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038ee:	60bb      	str	r3, [r7, #8]
        break;
 80038f0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 80038f2:	f7ff fa71 	bl	8002dd8 <LL_RCC_PLL_GetN>
 80038f6:	4602      	mov	r2, r0
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	fb03 f402 	mul.w	r4, r3, r2
 80038fe:	f7ff fa84 	bl	8002e0a <LL_RCC_PLL_GetDivider>
 8003902:	4603      	mov	r3, r0
 8003904:	091b      	lsrs	r3, r3, #4
 8003906:	3301      	adds	r3, #1
 8003908:	fbb4 f4f3 	udiv	r4, r4, r3
 800390c:	f7ff fa71 	bl	8002df2 <LL_RCC_PLL_GetR>
 8003910:	4603      	mov	r3, r0
 8003912:	0f5b      	lsrs	r3, r3, #29
 8003914:	3301      	adds	r3, #1
 8003916:	fbb4 f3f3 	udiv	r3, r4, r3
 800391a:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800391c:	68fb      	ldr	r3, [r7, #12]
}
 800391e:	4618      	mov	r0, r3
 8003920:	3714      	adds	r7, #20
 8003922:	46bd      	mov	sp, r7
 8003924:	bd90      	pop	{r4, r7, pc}
 8003926:	bf00      	nop
 8003928:	08006014 	.word	0x08006014
 800392c:	00f42400 	.word	0x00f42400
 8003930:	01e84800 	.word	0x01e84800

08003934 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003934:	b598      	push	{r3, r4, r7, lr}
 8003936:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8003938:	f7ff ff90 	bl	800385c <HAL_RCC_GetSysClockFreq>
 800393c:	4604      	mov	r4, r0
 800393e:	f7ff f9e9 	bl	8002d14 <LL_RCC_GetAHBPrescaler>
 8003942:	4603      	mov	r3, r0
 8003944:	091b      	lsrs	r3, r3, #4
 8003946:	f003 030f 	and.w	r3, r3, #15
 800394a:	4a03      	ldr	r2, [pc, #12]	; (8003958 <HAL_RCC_GetHCLKFreq+0x24>)
 800394c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003950:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8003954:	4618      	mov	r0, r3
 8003956:	bd98      	pop	{r3, r4, r7, pc}
 8003958:	08005fb4 	.word	0x08005fb4

0800395c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800395c:	b598      	push	{r3, r4, r7, lr}
 800395e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003960:	f7ff ffe8 	bl	8003934 <HAL_RCC_GetHCLKFreq>
 8003964:	4604      	mov	r4, r0
 8003966:	f7ff f9ef 	bl	8002d48 <LL_RCC_GetAPB1Prescaler>
 800396a:	4603      	mov	r3, r0
 800396c:	0a1b      	lsrs	r3, r3, #8
 800396e:	f003 0307 	and.w	r3, r3, #7
 8003972:	4a04      	ldr	r2, [pc, #16]	; (8003984 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003974:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003978:	f003 031f 	and.w	r3, r3, #31
 800397c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003980:	4618      	mov	r0, r3
 8003982:	bd98      	pop	{r3, r4, r7, pc}
 8003984:	08005ff4 	.word	0x08005ff4

08003988 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003988:	b598      	push	{r3, r4, r7, lr}
 800398a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800398c:	f7ff ffd2 	bl	8003934 <HAL_RCC_GetHCLKFreq>
 8003990:	4604      	mov	r4, r0
 8003992:	f7ff f9e5 	bl	8002d60 <LL_RCC_GetAPB2Prescaler>
 8003996:	4603      	mov	r3, r0
 8003998:	0adb      	lsrs	r3, r3, #11
 800399a:	f003 0307 	and.w	r3, r3, #7
 800399e:	4a04      	ldr	r2, [pc, #16]	; (80039b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80039a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039a4:	f003 031f 	and.w	r3, r3, #31
 80039a8:	fa24 f303 	lsr.w	r3, r4, r3
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	bd98      	pop	{r3, r4, r7, pc}
 80039b0:	08005ff4 	.word	0x08005ff4

080039b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80039b4:	b590      	push	{r4, r7, lr}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2bb0      	cmp	r3, #176	; 0xb0
 80039c0:	d903      	bls.n	80039ca <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 80039c2:	4b15      	ldr	r3, [pc, #84]	; (8003a18 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80039c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c6:	60fb      	str	r3, [r7, #12]
 80039c8:	e007      	b.n	80039da <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	091b      	lsrs	r3, r3, #4
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	4a11      	ldr	r2, [pc, #68]	; (8003a18 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 80039d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039d8:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 80039da:	f7ff f9a7 	bl	8002d2c <LL_RCC_GetAHB4Prescaler>
 80039de:	4603      	mov	r3, r0
 80039e0:	091b      	lsrs	r3, r3, #4
 80039e2:	f003 030f 	and.w	r3, r3, #15
 80039e6:	4a0d      	ldr	r2, [pc, #52]	; (8003a1c <RCC_SetFlashLatencyFromMSIRange+0x68>)
 80039e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ec:	68fa      	ldr	r2, [r7, #12]
 80039ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f2:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	4a0a      	ldr	r2, [pc, #40]	; (8003a20 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 80039f8:	fba2 2303 	umull	r2, r3, r2, r3
 80039fc:	0c9c      	lsrs	r4, r3, #18
 80039fe:	f7fe fef5 	bl	80027ec <HAL_PWREx_GetVoltageRange>
 8003a02:	4603      	mov	r3, r0
 8003a04:	4619      	mov	r1, r3
 8003a06:	4620      	mov	r0, r4
 8003a08:	f000 f80c 	bl	8003a24 <RCC_SetFlashLatency>
 8003a0c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3714      	adds	r7, #20
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd90      	pop	{r4, r7, pc}
 8003a16:	bf00      	nop
 8003a18:	08006014 	.word	0x08006014
 8003a1c:	08005fb4 	.word	0x08005fb4
 8003a20:	431bde83 	.word	0x431bde83

08003a24 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003a24:	b590      	push	{r4, r7, lr}
 8003a26:	b093      	sub	sp, #76	; 0x4c
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8003a2e:	4b37      	ldr	r3, [pc, #220]	; (8003b0c <RCC_SetFlashLatency+0xe8>)
 8003a30:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8003a34:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a36:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8003a3a:	4a35      	ldr	r2, [pc, #212]	; (8003b10 <RCC_SetFlashLatency+0xec>)
 8003a3c:	f107 031c 	add.w	r3, r7, #28
 8003a40:	ca07      	ldmia	r2, {r0, r1, r2}
 8003a42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8003a46:	4b33      	ldr	r3, [pc, #204]	; (8003b14 <RCC_SetFlashLatency+0xf0>)
 8003a48:	f107 040c 	add.w	r4, r7, #12
 8003a4c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a4e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8003a52:	2300      	movs	r3, #0
 8003a54:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a5c:	d11a      	bne.n	8003a94 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003a5e:	2300      	movs	r3, #0
 8003a60:	643b      	str	r3, [r7, #64]	; 0x40
 8003a62:	e013      	b.n	8003a8c <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8003a64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	3348      	adds	r3, #72	; 0x48
 8003a6a:	443b      	add	r3, r7
 8003a6c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8003a70:	687a      	ldr	r2, [r7, #4]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d807      	bhi.n	8003a86 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003a76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	3348      	adds	r3, #72	; 0x48
 8003a7c:	443b      	add	r3, r7
 8003a7e:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003a82:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8003a84:	e020      	b.n	8003ac8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8003a86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a88:	3301      	adds	r3, #1
 8003a8a:	643b      	str	r3, [r7, #64]	; 0x40
 8003a8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a8e:	2b03      	cmp	r3, #3
 8003a90:	d9e8      	bls.n	8003a64 <RCC_SetFlashLatency+0x40>
 8003a92:	e019      	b.n	8003ac8 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003a94:	2300      	movs	r3, #0
 8003a96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a98:	e013      	b.n	8003ac2 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003a9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a9c:	009b      	lsls	r3, r3, #2
 8003a9e:	3348      	adds	r3, #72	; 0x48
 8003aa0:	443b      	add	r3, r7
 8003aa2:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d807      	bhi.n	8003abc <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003aac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	3348      	adds	r3, #72	; 0x48
 8003ab2:	443b      	add	r3, r7
 8003ab4:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8003ab8:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8003aba:	e005      	b.n	8003ac8 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003abe:	3301      	adds	r3, #1
 8003ac0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ac2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d9e8      	bls.n	8003a9a <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8003ac8:	4b13      	ldr	r3, [pc, #76]	; (8003b18 <RCC_SetFlashLatency+0xf4>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f023 0207 	bic.w	r2, r3, #7
 8003ad0:	4911      	ldr	r1, [pc, #68]	; (8003b18 <RCC_SetFlashLatency+0xf4>)
 8003ad2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003ad8:	f7fe fa94 	bl	8002004 <HAL_GetTick>
 8003adc:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003ade:	e008      	b.n	8003af2 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003ae0:	f7fe fa90 	bl	8002004 <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d901      	bls.n	8003af2 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e007      	b.n	8003b02 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003af2:	4b09      	ldr	r3, [pc, #36]	; (8003b18 <RCC_SetFlashLatency+0xf4>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f003 0307 	and.w	r3, r3, #7
 8003afa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d1ef      	bne.n	8003ae0 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	374c      	adds	r7, #76	; 0x4c
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd90      	pop	{r4, r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	08005f7c 	.word	0x08005f7c
 8003b10:	08005f8c 	.word	0x08005f8c
 8003b14:	08005f98 	.word	0x08005f98
 8003b18:	58004000 	.word	0x58004000

08003b1c <LL_RCC_LSE_IsEnabled>:
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8003b20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	d101      	bne.n	8003b34 <LL_RCC_LSE_IsEnabled+0x18>
 8003b30:	2301      	movs	r3, #1
 8003b32:	e000      	b.n	8003b36 <LL_RCC_LSE_IsEnabled+0x1a>
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <LL_RCC_LSE_IsReady>:
{
 8003b40:	b480      	push	{r7}
 8003b42:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003b44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d101      	bne.n	8003b58 <LL_RCC_LSE_IsReady+0x18>
 8003b54:	2301      	movs	r3, #1
 8003b56:	e000      	b.n	8003b5a <LL_RCC_LSE_IsReady+0x1a>
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <LL_RCC_MSI_EnablePLLMode>:
{
 8003b64:	b480      	push	{r7}
 8003b66:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
 8003b68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b72:	f043 0304 	orr.w	r3, r3, #4
 8003b76:	6013      	str	r3, [r2, #0]
}
 8003b78:	bf00      	nop
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b80:	4770      	bx	lr

08003b82 <LL_RCC_SetRFWKPClockSource>:
{
 8003b82:	b480      	push	{r7}
 8003b84:	b083      	sub	sp, #12
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8003b8a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b92:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003ba2:	bf00      	nop
 8003ba4:	370c      	adds	r7, #12
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bac:	4770      	bx	lr

08003bae <LL_RCC_SetSMPSClockSource>:
{
 8003bae:	b480      	push	{r7}
 8003bb0:	b083      	sub	sp, #12
 8003bb2:	af00      	add	r7, sp, #0
 8003bb4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8003bb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bbc:	f023 0203 	bic.w	r2, r3, #3
 8003bc0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003bca:	bf00      	nop
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr

08003bd6 <LL_RCC_SetSMPSPrescaler>:
{
 8003bd6:	b480      	push	{r7}
 8003bd8:	b083      	sub	sp, #12
 8003bda:	af00      	add	r7, sp, #0
 8003bdc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8003bde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003be8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	624b      	str	r3, [r1, #36]	; 0x24
}
 8003bf2:	bf00      	nop
 8003bf4:	370c      	adds	r7, #12
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr

08003bfe <LL_RCC_SetUSARTClockSource>:
{
 8003bfe:	b480      	push	{r7}
 8003c00:	b083      	sub	sp, #12
 8003c02:	af00      	add	r7, sp, #0
 8003c04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8003c06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c0e:	f023 0203 	bic.w	r2, r3, #3
 8003c12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003c1e:	bf00      	nop
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr

08003c2a <LL_RCC_SetLPUARTClockSource>:
{
 8003c2a:	b480      	push	{r7}
 8003c2c:	b083      	sub	sp, #12
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003c32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c3a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003c3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003c4a:	bf00      	nop
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr

08003c56 <LL_RCC_SetI2CClockSource>:
{
 8003c56:	b480      	push	{r7}
 8003c58:	b083      	sub	sp, #12
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003c5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c62:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	091b      	lsrs	r3, r3, #4
 8003c6a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003c6e:	43db      	mvns	r3, r3
 8003c70:	401a      	ands	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8003c7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003c84:	bf00      	nop
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8e:	4770      	bx	lr

08003c90 <LL_RCC_SetLPTIMClockSource>:
{
 8003c90:	b480      	push	{r7}
 8003c92:	b083      	sub	sp, #12
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8003c98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c9c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	0c1b      	lsrs	r3, r3, #16
 8003ca4:	041b      	lsls	r3, r3, #16
 8003ca6:	43db      	mvns	r3, r3
 8003ca8:	401a      	ands	r2, r3
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	041b      	lsls	r3, r3, #16
 8003cae:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <LL_RCC_SetSAIClockSource>:
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8003ccc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cd4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003cd8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <LL_RCC_SetRNGClockSource>:
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b083      	sub	sp, #12
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8003cf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d00:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8003d04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <LL_RCC_SetCLK48ClockSource>:
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8003d24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d2c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d30:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003d3c:	bf00      	nop
 8003d3e:	370c      	adds	r7, #12
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr

08003d48 <LL_RCC_SetUSBClockSource>:
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b082      	sub	sp, #8
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f7ff ffe3 	bl	8003d1c <LL_RCC_SetCLK48ClockSource>
}
 8003d56:	bf00      	nop
 8003d58:	3708      	adds	r7, #8
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <LL_RCC_SetADCClockSource>:
{
 8003d5e:	b480      	push	{r7}
 8003d60:	b083      	sub	sp, #12
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8003d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d6e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003d72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8003d7e:	bf00      	nop
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr

08003d8a <LL_RCC_SetRTCClockSource>:
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	b083      	sub	sp, #12
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003d92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003d9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d9e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	4313      	orrs	r3, r2
 8003da6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003daa:	bf00      	nop
 8003dac:	370c      	adds	r7, #12
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr

08003db6 <LL_RCC_GetRTCClockSource>:
{
 8003db6:	b480      	push	{r7}
 8003db8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003dba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dce:	4770      	bx	lr

08003dd0 <LL_RCC_ForceBackupDomainReset>:
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003dd4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ddc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003de0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003de4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003de8:	bf00      	nop
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr

08003df2 <LL_RCC_ReleaseBackupDomainReset>:
{
 8003df2:	b480      	push	{r7}
 8003df4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003df6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003dfe:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003e0a:	bf00      	nop
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <LL_RCC_PLLSAI1_Enable>:
{
 8003e14:	b480      	push	{r7}
 8003e16:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003e18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e22:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e26:	6013      	str	r3, [r2, #0]
}
 8003e28:	bf00      	nop
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e30:	4770      	bx	lr

08003e32 <LL_RCC_PLLSAI1_Disable>:
{
 8003e32:	b480      	push	{r7}
 8003e34:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8003e36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e40:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e44:	6013      	str	r3, [r2, #0]
}
 8003e46:	bf00      	nop
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <LL_RCC_PLLSAI1_IsReady>:
{
 8003e50:	b480      	push	{r7}
 8003e52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8003e54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e5e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e62:	d101      	bne.n	8003e68 <LL_RCC_PLLSAI1_IsReady+0x18>
 8003e64:	2301      	movs	r3, #1
 8003e66:	e000      	b.n	8003e6a <LL_RCC_PLLSAI1_IsReady+0x1a>
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b088      	sub	sp, #32
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8003e80:	2300      	movs	r3, #0
 8003e82:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d034      	beq.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e94:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003e98:	d021      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8003e9a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003e9e:	d81b      	bhi.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003ea0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003ea4:	d01d      	beq.n	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003ea6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003eaa:	d815      	bhi.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00b      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x54>
 8003eb0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003eb4:	d110      	bne.n	8003ed8 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8003eb6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ec4:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8003ec6:	e00d      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	3304      	adds	r3, #4
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 f94d 	bl	800416c <RCCEx_PLLSAI1_ConfigNP>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8003ed6:	e005      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	77fb      	strb	r3, [r7, #31]
        break;
 8003edc:	e002      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003ede:	bf00      	nop
 8003ee0:	e000      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 8003ee2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ee4:	7ffb      	ldrb	r3, [r7, #31]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d105      	bne.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f7ff fee8 	bl	8003cc4 <LL_RCC_SetSAIClockSource>
 8003ef4:	e001      	b.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ef6:	7ffb      	ldrb	r3, [r7, #31]
 8003ef8:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d046      	beq.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8003f06:	f7ff ff56 	bl	8003db6 <LL_RCC_GetRTCClockSource>
 8003f0a:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d03c      	beq.n	8003f90 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8003f16:	f7fe fc59 	bl	80027cc <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8003f1a:	69bb      	ldr	r3, [r7, #24]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d105      	bne.n	8003f2c <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7ff ff30 	bl	8003d8a <LL_RCC_SetRTCClockSource>
 8003f2a:	e02e      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8003f2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f34:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8003f36:	f7ff ff4b 	bl	8003dd0 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8003f3a:	f7ff ff5a 	bl	8003df2 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8003f4c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8003f56:	f7ff fde1 	bl	8003b1c <LL_RCC_LSE_IsEnabled>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d114      	bne.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003f60:	f7fe f850 	bl	8002004 <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8003f66:	e00b      	b.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f68:	f7fe f84c 	bl	8002004 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d902      	bls.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	77fb      	strb	r3, [r7, #31]
              break;
 8003f7e:	e004      	b.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 8003f80:	f7ff fdde 	bl	8003b40 <LL_RCC_LSE_IsReady>
 8003f84:	4603      	mov	r3, r0
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d1ee      	bne.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8003f8a:	7ffb      	ldrb	r3, [r7, #31]
 8003f8c:	77bb      	strb	r3, [r7, #30]
 8003f8e:	e001      	b.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f90:	7ffb      	ldrb	r3, [r7, #31]
 8003f92:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d004      	beq.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	699b      	ldr	r3, [r3, #24]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7ff fe2a 	bl	8003bfe <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d004      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	69db      	ldr	r3, [r3, #28]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f7ff fe35 	bl	8003c2a <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0310 	and.w	r3, r3, #16
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d004      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff fe5d 	bl	8003c90 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0320 	and.w	r3, r3, #32
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d004      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7ff fe52 	bl	8003c90 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f003 0304 	and.w	r3, r3, #4
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d004      	beq.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f7ff fe2a 	bl	8003c56 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0308 	and.w	r3, r3, #8
 800400a:	2b00      	cmp	r3, #0
 800400c:	d004      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004012:	4618      	mov	r0, r3
 8004014:	f7ff fe1f 	bl	8003c56 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004020:	2b00      	cmp	r3, #0
 8004022:	d022      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004028:	4618      	mov	r0, r3
 800402a:	f7ff fe8d 	bl	8003d48 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004032:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004036:	d107      	bne.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 8004038:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004042:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004046:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800404c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004050:	d10b      	bne.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	3304      	adds	r3, #4
 8004056:	4618      	mov	r0, r3
 8004058:	f000 f8e3 	bl	8004222 <RCCEx_PLLSAI1_ConfigNQ>
 800405c:	4603      	mov	r3, r0
 800405e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004060:	7ffb      	ldrb	r3, [r7, #31]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d001      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8004066:	7ffb      	ldrb	r3, [r7, #31]
 8004068:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004072:	2b00      	cmp	r3, #0
 8004074:	d02b      	beq.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800407a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800407e:	d008      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004084:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004088:	d003      	beq.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800408e:	2b00      	cmp	r3, #0
 8004090:	d105      	bne.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004096:	4618      	mov	r0, r3
 8004098:	f7ff fe2a 	bl	8003cf0 <LL_RCC_SetRNGClockSource>
 800409c:	e00a      	b.n	80040b4 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040a6:	60fb      	str	r3, [r7, #12]
 80040a8:	2000      	movs	r0, #0
 80040aa:	f7ff fe21 	bl	8003cf0 <LL_RCC_SetRNGClockSource>
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f7ff fe34 	bl	8003d1c <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 80040bc:	d107      	bne.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 80040be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040c2:	68db      	ldr	r3, [r3, #12]
 80040c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80040c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80040cc:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d022      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040de:	4618      	mov	r0, r3
 80040e0:	f7ff fe3d 	bl	8003d5e <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80040ec:	d107      	bne.n	80040fe <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80040ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80040f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040fc:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004102:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004106:	d10b      	bne.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3304      	adds	r3, #4
 800410c:	4618      	mov	r0, r3
 800410e:	f000 f8e3 	bl	80042d8 <RCCEx_PLLSAI1_ConfigNR>
 8004112:	4603      	mov	r3, r0
 8004114:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004116:	7ffb      	ldrb	r3, [r7, #31]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d001      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800411c:	7ffb      	ldrb	r3, [r7, #31]
 800411e:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004128:	2b00      	cmp	r3, #0
 800412a:	d004      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004130:	4618      	mov	r0, r3
 8004132:	f7ff fd26 	bl	8003b82 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d009      	beq.n	8004156 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004146:	4618      	mov	r0, r3
 8004148:	f7ff fd45 	bl	8003bd6 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004150:	4618      	mov	r0, r3
 8004152:	f7ff fd2c 	bl	8003bae <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8004156:	7fbb      	ldrb	r3, [r7, #30]
}
 8004158:	4618      	mov	r0, r3
 800415a:	3720      	adds	r7, #32
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	af00      	add	r7, sp, #0
  LL_RCC_MSI_EnablePLLMode() ;
 8004164:	f7ff fcfe 	bl	8003b64 <LL_RCC_MSI_EnablePLLMode>
}
 8004168:	bf00      	nop
 800416a:	bd80      	pop	{r7, pc}

0800416c <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004174:	2300      	movs	r3, #0
 8004176:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8004178:	f7ff fe5b 	bl	8003e32 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800417c:	f7fd ff42 	bl	8002004 <HAL_GetTick>
 8004180:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004182:	e009      	b.n	8004198 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004184:	f7fd ff3e 	bl	8002004 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	68bb      	ldr	r3, [r7, #8]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b02      	cmp	r3, #2
 8004190:	d902      	bls.n	8004198 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	73fb      	strb	r3, [r7, #15]
      break;
 8004196:	e004      	b.n	80041a2 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004198:	f7ff fe5a 	bl	8003e50 <LL_RCC_PLLSAI1_IsReady>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 80041a2:	7bfb      	ldrb	r3, [r7, #15]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d137      	bne.n	8004218 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80041a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	021b      	lsls	r3, r3, #8
 80041b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80041bc:	4313      	orrs	r3, r2
 80041be:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 80041c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80041d2:	4313      	orrs	r3, r2
 80041d4:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80041d6:	f7ff fe1d 	bl	8003e14 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041da:	f7fd ff13 	bl	8002004 <HAL_GetTick>
 80041de:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80041e0:	e009      	b.n	80041f6 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041e2:	f7fd ff0f 	bl	8002004 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d902      	bls.n	80041f6 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	73fb      	strb	r3, [r7, #15]
        break;
 80041f4:	e004      	b.n	8004200 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80041f6:	f7ff fe2b 	bl	8003e50 <LL_RCC_PLLSAI1_IsReady>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	d1f0      	bne.n	80041e2 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 8004200:	7bfb      	ldrb	r3, [r7, #15]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d108      	bne.n	8004218 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004206:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800420a:	691a      	ldr	r2, [r3, #16]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	691b      	ldr	r3, [r3, #16]
 8004210:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004214:	4313      	orrs	r3, r2
 8004216:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004218:	7bfb      	ldrb	r3, [r7, #15]
}
 800421a:	4618      	mov	r0, r3
 800421c:	3710      	adds	r7, #16
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}

08004222 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b084      	sub	sp, #16
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800422e:	f7ff fe00 	bl	8003e32 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004232:	f7fd fee7 	bl	8002004 <HAL_GetTick>
 8004236:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004238:	e009      	b.n	800424e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800423a:	f7fd fee3 	bl	8002004 <HAL_GetTick>
 800423e:	4602      	mov	r2, r0
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	1ad3      	subs	r3, r2, r3
 8004244:	2b02      	cmp	r3, #2
 8004246:	d902      	bls.n	800424e <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 8004248:	2303      	movs	r3, #3
 800424a:	73fb      	strb	r3, [r7, #15]
      break;
 800424c:	e004      	b.n	8004258 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800424e:	f7ff fdff 	bl	8003e50 <LL_RCC_PLLSAI1_IsReady>
 8004252:	4603      	mov	r3, r0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d1f0      	bne.n	800423a <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 8004258:	7bfb      	ldrb	r3, [r7, #15]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d137      	bne.n	80042ce <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800425e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004262:	691b      	ldr	r3, [r3, #16]
 8004264:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	021b      	lsls	r3, r3, #8
 800426e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004272:	4313      	orrs	r3, r2
 8004274:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8004276:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004288:	4313      	orrs	r3, r2
 800428a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800428c:	f7ff fdc2 	bl	8003e14 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004290:	f7fd feb8 	bl	8002004 <HAL_GetTick>
 8004294:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004296:	e009      	b.n	80042ac <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004298:	f7fd feb4 	bl	8002004 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	2b02      	cmp	r3, #2
 80042a4:	d902      	bls.n	80042ac <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	73fb      	strb	r3, [r7, #15]
        break;
 80042aa:	e004      	b.n	80042b6 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80042ac:	f7ff fdd0 	bl	8003e50 <LL_RCC_PLLSAI1_IsReady>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d1f0      	bne.n	8004298 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 80042b6:	7bfb      	ldrb	r3, [r7, #15]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d108      	bne.n	80042ce <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80042bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80042c0:	691a      	ldr	r2, [r3, #16]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80042ca:	4313      	orrs	r3, r2
 80042cc:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80042ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80042e0:	2300      	movs	r3, #0
 80042e2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80042e4:	f7ff fda5 	bl	8003e32 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80042e8:	f7fd fe8c 	bl	8002004 <HAL_GetTick>
 80042ec:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80042ee:	e009      	b.n	8004304 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80042f0:	f7fd fe88 	bl	8002004 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d902      	bls.n	8004304 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80042fe:	2303      	movs	r3, #3
 8004300:	73fb      	strb	r3, [r7, #15]
      break;
 8004302:	e004      	b.n	800430e <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8004304:	f7ff fda4 	bl	8003e50 <LL_RCC_PLLSAI1_IsReady>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d1f0      	bne.n	80042f0 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800430e:	7bfb      	ldrb	r3, [r7, #15]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d137      	bne.n	8004384 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8004314:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	021b      	lsls	r3, r3, #8
 8004324:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004328:	4313      	orrs	r3, r2
 800432a:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800432c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004330:	691b      	ldr	r3, [r3, #16]
 8004332:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800433e:	4313      	orrs	r3, r2
 8004340:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8004342:	f7ff fd67 	bl	8003e14 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004346:	f7fd fe5d 	bl	8002004 <HAL_GetTick>
 800434a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800434c:	e009      	b.n	8004362 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800434e:	f7fd fe59 	bl	8002004 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	2b02      	cmp	r3, #2
 800435a:	d902      	bls.n	8004362 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	73fb      	strb	r3, [r7, #15]
        break;
 8004360:	e004      	b.n	800436c <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8004362:	f7ff fd75 	bl	8003e50 <LL_RCC_PLLSAI1_IsReady>
 8004366:	4603      	mov	r3, r0
 8004368:	2b01      	cmp	r3, #1
 800436a:	d1f0      	bne.n	800434e <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800436c:	7bfb      	ldrb	r3, [r7, #15]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d108      	bne.n	8004384 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8004372:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004376:	691a      	ldr	r2, [r3, #16]
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	691b      	ldr	r3, [r3, #16]
 800437c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004380:	4313      	orrs	r3, r2
 8004382:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8004384:	7bfb      	ldrb	r3, [r7, #15]
}
 8004386:	4618      	mov	r0, r3
 8004388:	3710      	adds	r7, #16
 800438a:	46bd      	mov	sp, r7
 800438c:	bd80      	pop	{r7, pc}

0800438e <LL_RCC_GetUSARTClockSource>:
{
 800438e:	b480      	push	{r7}
 8004390:	b083      	sub	sp, #12
 8004392:	af00      	add	r7, sp, #0
 8004394:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8004396:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800439a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4013      	ands	r3, r2
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <LL_RCC_GetLPUARTClockSource>:
{
 80043ae:	b480      	push	{r7}
 80043b0:	b083      	sub	sp, #12
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 80043b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80043ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4013      	ands	r3, r2
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr

080043ce <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b082      	sub	sp, #8
 80043d2:	af00      	add	r7, sp, #0
 80043d4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d101      	bne.n	80043e0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043dc:	2301      	movs	r3, #1
 80043de:	e042      	b.n	8004466 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d106      	bne.n	80043f8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f7fd fb6c 	bl	8001ad0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2224      	movs	r2, #36	; 0x24
 80043fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 0201 	bic.w	r2, r2, #1
 800440e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004414:	2b00      	cmp	r3, #0
 8004416:	d002      	beq.n	800441e <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004418:	6878      	ldr	r0, [r7, #4]
 800441a:	f000 fba7 	bl	8004b6c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 f97c 	bl	800471c <UART_SetConfig>
 8004424:	4603      	mov	r3, r0
 8004426:	2b01      	cmp	r3, #1
 8004428:	d101      	bne.n	800442e <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e01b      	b.n	8004466 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800443c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	689a      	ldr	r2, [r3, #8]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800444c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f042 0201 	orr.w	r2, r2, #1
 800445c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 fc26 	bl	8004cb0 <UART_CheckIdleState>
 8004464:	4603      	mov	r3, r0
}
 8004466:	4618      	mov	r0, r3
 8004468:	3708      	adds	r7, #8
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800446e:	b580      	push	{r7, lr}
 8004470:	b08a      	sub	sp, #40	; 0x28
 8004472:	af02      	add	r7, sp, #8
 8004474:	60f8      	str	r0, [r7, #12]
 8004476:	60b9      	str	r1, [r7, #8]
 8004478:	603b      	str	r3, [r7, #0]
 800447a:	4613      	mov	r3, r2
 800447c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004484:	2b20      	cmp	r3, #32
 8004486:	d17b      	bne.n	8004580 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004488:	68bb      	ldr	r3, [r7, #8]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d002      	beq.n	8004494 <HAL_UART_Transmit+0x26>
 800448e:	88fb      	ldrh	r3, [r7, #6]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e074      	b.n	8004582 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2200      	movs	r2, #0
 800449c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2221      	movs	r2, #33	; 0x21
 80044a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044a8:	f7fd fdac 	bl	8002004 <HAL_GetTick>
 80044ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	88fa      	ldrh	r2, [r7, #6]
 80044b2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	88fa      	ldrh	r2, [r7, #6]
 80044ba:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044c6:	d108      	bne.n	80044da <HAL_UART_Transmit+0x6c>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d104      	bne.n	80044da <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80044d0:	2300      	movs	r3, #0
 80044d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	61bb      	str	r3, [r7, #24]
 80044d8:	e003      	b.n	80044e2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044de:	2300      	movs	r3, #0
 80044e0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80044e2:	e030      	b.n	8004546 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	9300      	str	r3, [sp, #0]
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	2200      	movs	r2, #0
 80044ec:	2180      	movs	r1, #128	; 0x80
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f000 fc88 	bl	8004e04 <UART_WaitOnFlagUntilTimeout>
 80044f4:	4603      	mov	r3, r0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d005      	beq.n	8004506 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2220      	movs	r2, #32
 80044fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8004502:	2303      	movs	r3, #3
 8004504:	e03d      	b.n	8004582 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004506:	69fb      	ldr	r3, [r7, #28]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d10b      	bne.n	8004524 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800450c:	69bb      	ldr	r3, [r7, #24]
 800450e:	881b      	ldrh	r3, [r3, #0]
 8004510:	461a      	mov	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800451a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	3302      	adds	r3, #2
 8004520:	61bb      	str	r3, [r7, #24]
 8004522:	e007      	b.n	8004534 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	781a      	ldrb	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	3301      	adds	r3, #1
 8004532:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800453a:	b29b      	uxth	r3, r3
 800453c:	3b01      	subs	r3, #1
 800453e:	b29a      	uxth	r2, r3
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800454c:	b29b      	uxth	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1c8      	bne.n	80044e4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	2200      	movs	r2, #0
 800455a:	2140      	movs	r1, #64	; 0x40
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f000 fc51 	bl	8004e04 <UART_WaitOnFlagUntilTimeout>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d005      	beq.n	8004574 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2220      	movs	r2, #32
 800456c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e006      	b.n	8004582 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	2220      	movs	r2, #32
 8004578:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800457c:	2300      	movs	r3, #0
 800457e:	e000      	b.n	8004582 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004580:	2302      	movs	r3, #2
  }
}
 8004582:	4618      	mov	r0, r3
 8004584:	3720      	adds	r7, #32
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}

0800458a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800458a:	b580      	push	{r7, lr}
 800458c:	b08a      	sub	sp, #40	; 0x28
 800458e:	af02      	add	r7, sp, #8
 8004590:	60f8      	str	r0, [r7, #12]
 8004592:	60b9      	str	r1, [r7, #8]
 8004594:	603b      	str	r3, [r7, #0]
 8004596:	4613      	mov	r3, r2
 8004598:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80045a0:	2b20      	cmp	r3, #32
 80045a2:	f040 80b5 	bne.w	8004710 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d002      	beq.n	80045b2 <HAL_UART_Receive+0x28>
 80045ac:	88fb      	ldrh	r3, [r7, #6]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d101      	bne.n	80045b6 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e0ad      	b.n	8004712 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2222      	movs	r2, #34	; 0x22
 80045c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	2200      	movs	r2, #0
 80045ca:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045cc:	f7fd fd1a 	bl	8002004 <HAL_GetTick>
 80045d0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	88fa      	ldrh	r2, [r7, #6]
 80045d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	88fa      	ldrh	r2, [r7, #6]
 80045de:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ea:	d10e      	bne.n	800460a <HAL_UART_Receive+0x80>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	691b      	ldr	r3, [r3, #16]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d105      	bne.n	8004600 <HAL_UART_Receive+0x76>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f240 12ff 	movw	r2, #511	; 0x1ff
 80045fa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80045fe:	e02d      	b.n	800465c <HAL_UART_Receive+0xd2>
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	22ff      	movs	r2, #255	; 0xff
 8004604:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004608:	e028      	b.n	800465c <HAL_UART_Receive+0xd2>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10d      	bne.n	800462e <HAL_UART_Receive+0xa4>
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d104      	bne.n	8004624 <HAL_UART_Receive+0x9a>
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	22ff      	movs	r2, #255	; 0xff
 800461e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004622:	e01b      	b.n	800465c <HAL_UART_Receive+0xd2>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	227f      	movs	r2, #127	; 0x7f
 8004628:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800462c:	e016      	b.n	800465c <HAL_UART_Receive+0xd2>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004636:	d10d      	bne.n	8004654 <HAL_UART_Receive+0xca>
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	691b      	ldr	r3, [r3, #16]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d104      	bne.n	800464a <HAL_UART_Receive+0xc0>
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	227f      	movs	r2, #127	; 0x7f
 8004644:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004648:	e008      	b.n	800465c <HAL_UART_Receive+0xd2>
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	223f      	movs	r2, #63	; 0x3f
 800464e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8004652:	e003      	b.n	800465c <HAL_UART_Receive+0xd2>
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2200      	movs	r2, #0
 8004658:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8004662:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800466c:	d108      	bne.n	8004680 <HAL_UART_Receive+0xf6>
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d104      	bne.n	8004680 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8004676:	2300      	movs	r3, #0
 8004678:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	61bb      	str	r3, [r7, #24]
 800467e:	e003      	b.n	8004688 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004680:	68bb      	ldr	r3, [r7, #8]
 8004682:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004684:	2300      	movs	r3, #0
 8004686:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004688:	e036      	b.n	80046f8 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	9300      	str	r3, [sp, #0]
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	2200      	movs	r2, #0
 8004692:	2120      	movs	r1, #32
 8004694:	68f8      	ldr	r0, [r7, #12]
 8004696:	f000 fbb5 	bl	8004e04 <UART_WaitOnFlagUntilTimeout>
 800469a:	4603      	mov	r3, r0
 800469c:	2b00      	cmp	r3, #0
 800469e:	d005      	beq.n	80046ac <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e032      	b.n	8004712 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80046ac:	69fb      	ldr	r3, [r7, #28]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d10c      	bne.n	80046cc <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b8:	b29a      	uxth	r2, r3
 80046ba:	8a7b      	ldrh	r3, [r7, #18]
 80046bc:	4013      	ands	r3, r2
 80046be:	b29a      	uxth	r2, r3
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	3302      	adds	r3, #2
 80046c8:	61bb      	str	r3, [r7, #24]
 80046ca:	e00c      	b.n	80046e6 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d2:	b2da      	uxtb	r2, r3
 80046d4:	8a7b      	ldrh	r3, [r7, #18]
 80046d6:	b2db      	uxtb	r3, r3
 80046d8:	4013      	ands	r3, r2
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	3301      	adds	r3, #1
 80046e4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	3b01      	subs	r3, #1
 80046f0:	b29a      	uxth	r2, r3
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80046fe:	b29b      	uxth	r3, r3
 8004700:	2b00      	cmp	r3, #0
 8004702:	d1c2      	bne.n	800468a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2220      	movs	r2, #32
 8004708:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 800470c:	2300      	movs	r3, #0
 800470e:	e000      	b.n	8004712 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8004710:	2302      	movs	r3, #2
  }
}
 8004712:	4618      	mov	r0, r3
 8004714:	3720      	adds	r7, #32
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
	...

0800471c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800471c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004720:	b08c      	sub	sp, #48	; 0x30
 8004722:	af00      	add	r7, sp, #0
 8004724:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004726:	2300      	movs	r3, #0
 8004728:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	689a      	ldr	r2, [r3, #8]
 8004730:	697b      	ldr	r3, [r7, #20]
 8004732:	691b      	ldr	r3, [r3, #16]
 8004734:	431a      	orrs	r2, r3
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	431a      	orrs	r2, r3
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	4313      	orrs	r3, r2
 8004742:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	681a      	ldr	r2, [r3, #0]
 800474a:	4baf      	ldr	r3, [pc, #700]	; (8004a08 <UART_SetConfig+0x2ec>)
 800474c:	4013      	ands	r3, r2
 800474e:	697a      	ldr	r2, [r7, #20]
 8004750:	6812      	ldr	r2, [r2, #0]
 8004752:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004754:	430b      	orrs	r3, r1
 8004756:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	430a      	orrs	r2, r1
 800476c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	699b      	ldr	r3, [r3, #24]
 8004772:	62fb      	str	r3, [r7, #44]	; 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4aa4      	ldr	r2, [pc, #656]	; (8004a0c <UART_SetConfig+0x2f0>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d004      	beq.n	8004788 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004784:	4313      	orrs	r3, r2
 8004786:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004788:	697b      	ldr	r3, [r7, #20]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004792:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	6812      	ldr	r2, [r2, #0]
 800479a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800479c:	430b      	orrs	r3, r1
 800479e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a6:	f023 010f 	bic.w	r1, r3, #15
 80047aa:	697b      	ldr	r3, [r7, #20]
 80047ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	430a      	orrs	r2, r1
 80047b4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047b6:	697b      	ldr	r3, [r7, #20]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	4a95      	ldr	r2, [pc, #596]	; (8004a10 <UART_SetConfig+0x2f4>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d125      	bne.n	800480c <UART_SetConfig+0xf0>
 80047c0:	2003      	movs	r0, #3
 80047c2:	f7ff fde4 	bl	800438e <LL_RCC_GetUSARTClockSource>
 80047c6:	4603      	mov	r3, r0
 80047c8:	2b03      	cmp	r3, #3
 80047ca:	d81b      	bhi.n	8004804 <UART_SetConfig+0xe8>
 80047cc:	a201      	add	r2, pc, #4	; (adr r2, 80047d4 <UART_SetConfig+0xb8>)
 80047ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047d2:	bf00      	nop
 80047d4:	080047e5 	.word	0x080047e5
 80047d8:	080047f5 	.word	0x080047f5
 80047dc:	080047ed 	.word	0x080047ed
 80047e0:	080047fd 	.word	0x080047fd
 80047e4:	2301      	movs	r3, #1
 80047e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047ea:	e042      	b.n	8004872 <UART_SetConfig+0x156>
 80047ec:	2302      	movs	r3, #2
 80047ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047f2:	e03e      	b.n	8004872 <UART_SetConfig+0x156>
 80047f4:	2304      	movs	r3, #4
 80047f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80047fa:	e03a      	b.n	8004872 <UART_SetConfig+0x156>
 80047fc:	2308      	movs	r3, #8
 80047fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004802:	e036      	b.n	8004872 <UART_SetConfig+0x156>
 8004804:	2310      	movs	r3, #16
 8004806:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800480a:	e032      	b.n	8004872 <UART_SetConfig+0x156>
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a7e      	ldr	r2, [pc, #504]	; (8004a0c <UART_SetConfig+0x2f0>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d12a      	bne.n	800486c <UART_SetConfig+0x150>
 8004816:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800481a:	f7ff fdc8 	bl	80043ae <LL_RCC_GetLPUARTClockSource>
 800481e:	4603      	mov	r3, r0
 8004820:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004824:	d01a      	beq.n	800485c <UART_SetConfig+0x140>
 8004826:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800482a:	d81b      	bhi.n	8004864 <UART_SetConfig+0x148>
 800482c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004830:	d00c      	beq.n	800484c <UART_SetConfig+0x130>
 8004832:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004836:	d815      	bhi.n	8004864 <UART_SetConfig+0x148>
 8004838:	2b00      	cmp	r3, #0
 800483a:	d003      	beq.n	8004844 <UART_SetConfig+0x128>
 800483c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004840:	d008      	beq.n	8004854 <UART_SetConfig+0x138>
 8004842:	e00f      	b.n	8004864 <UART_SetConfig+0x148>
 8004844:	2300      	movs	r3, #0
 8004846:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800484a:	e012      	b.n	8004872 <UART_SetConfig+0x156>
 800484c:	2302      	movs	r3, #2
 800484e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004852:	e00e      	b.n	8004872 <UART_SetConfig+0x156>
 8004854:	2304      	movs	r3, #4
 8004856:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800485a:	e00a      	b.n	8004872 <UART_SetConfig+0x156>
 800485c:	2308      	movs	r3, #8
 800485e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8004862:	e006      	b.n	8004872 <UART_SetConfig+0x156>
 8004864:	2310      	movs	r3, #16
 8004866:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800486a:	e002      	b.n	8004872 <UART_SetConfig+0x156>
 800486c:	2310      	movs	r3, #16
 800486e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a65      	ldr	r2, [pc, #404]	; (8004a0c <UART_SetConfig+0x2f0>)
 8004878:	4293      	cmp	r3, r2
 800487a:	f040 8097 	bne.w	80049ac <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800487e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004882:	2b08      	cmp	r3, #8
 8004884:	d823      	bhi.n	80048ce <UART_SetConfig+0x1b2>
 8004886:	a201      	add	r2, pc, #4	; (adr r2, 800488c <UART_SetConfig+0x170>)
 8004888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800488c:	080048b1 	.word	0x080048b1
 8004890:	080048cf 	.word	0x080048cf
 8004894:	080048b9 	.word	0x080048b9
 8004898:	080048cf 	.word	0x080048cf
 800489c:	080048bf 	.word	0x080048bf
 80048a0:	080048cf 	.word	0x080048cf
 80048a4:	080048cf 	.word	0x080048cf
 80048a8:	080048cf 	.word	0x080048cf
 80048ac:	080048c7 	.word	0x080048c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048b0:	f7ff f854 	bl	800395c <HAL_RCC_GetPCLK1Freq>
 80048b4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80048b6:	e010      	b.n	80048da <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048b8:	4b56      	ldr	r3, [pc, #344]	; (8004a14 <UART_SetConfig+0x2f8>)
 80048ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80048bc:	e00d      	b.n	80048da <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048be:	f7fe ffcd 	bl	800385c <HAL_RCC_GetSysClockFreq>
 80048c2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80048c4:	e009      	b.n	80048da <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048c6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048ca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80048cc:	e005      	b.n	80048da <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 80048ce:	2300      	movs	r3, #0
 80048d0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80048d8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80048da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048dc:	2b00      	cmp	r3, #0
 80048de:	f000 812b 	beq.w	8004b38 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e6:	4a4c      	ldr	r2, [pc, #304]	; (8004a18 <UART_SetConfig+0x2fc>)
 80048e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048ec:	461a      	mov	r2, r3
 80048ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80048f4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	685a      	ldr	r2, [r3, #4]
 80048fa:	4613      	mov	r3, r2
 80048fc:	005b      	lsls	r3, r3, #1
 80048fe:	4413      	add	r3, r2
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	429a      	cmp	r2, r3
 8004904:	d305      	bcc.n	8004912 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800490c:	69ba      	ldr	r2, [r7, #24]
 800490e:	429a      	cmp	r2, r3
 8004910:	d903      	bls.n	800491a <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004918:	e10e      	b.n	8004b38 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800491a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491c:	2200      	movs	r2, #0
 800491e:	60bb      	str	r3, [r7, #8]
 8004920:	60fa      	str	r2, [r7, #12]
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004926:	4a3c      	ldr	r2, [pc, #240]	; (8004a18 <UART_SetConfig+0x2fc>)
 8004928:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800492c:	b29b      	uxth	r3, r3
 800492e:	2200      	movs	r2, #0
 8004930:	603b      	str	r3, [r7, #0]
 8004932:	607a      	str	r2, [r7, #4]
 8004934:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004938:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800493c:	f7fc f866 	bl	8000a0c <__aeabi_uldivmod>
 8004940:	4602      	mov	r2, r0
 8004942:	460b      	mov	r3, r1
 8004944:	4610      	mov	r0, r2
 8004946:	4619      	mov	r1, r3
 8004948:	f04f 0200 	mov.w	r2, #0
 800494c:	f04f 0300 	mov.w	r3, #0
 8004950:	020b      	lsls	r3, r1, #8
 8004952:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004956:	0202      	lsls	r2, r0, #8
 8004958:	6979      	ldr	r1, [r7, #20]
 800495a:	6849      	ldr	r1, [r1, #4]
 800495c:	0849      	lsrs	r1, r1, #1
 800495e:	2000      	movs	r0, #0
 8004960:	460c      	mov	r4, r1
 8004962:	4605      	mov	r5, r0
 8004964:	eb12 0804 	adds.w	r8, r2, r4
 8004968:	eb43 0905 	adc.w	r9, r3, r5
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	469a      	mov	sl, r3
 8004974:	4693      	mov	fp, r2
 8004976:	4652      	mov	r2, sl
 8004978:	465b      	mov	r3, fp
 800497a:	4640      	mov	r0, r8
 800497c:	4649      	mov	r1, r9
 800497e:	f7fc f845 	bl	8000a0c <__aeabi_uldivmod>
 8004982:	4602      	mov	r2, r0
 8004984:	460b      	mov	r3, r1
 8004986:	4613      	mov	r3, r2
 8004988:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800498a:	6a3b      	ldr	r3, [r7, #32]
 800498c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004990:	d308      	bcc.n	80049a4 <UART_SetConfig+0x288>
 8004992:	6a3b      	ldr	r3, [r7, #32]
 8004994:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004998:	d204      	bcs.n	80049a4 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6a3a      	ldr	r2, [r7, #32]
 80049a0:	60da      	str	r2, [r3, #12]
 80049a2:	e0c9      	b.n	8004b38 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80049aa:	e0c5      	b.n	8004b38 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	69db      	ldr	r3, [r3, #28]
 80049b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049b4:	d16d      	bne.n	8004a92 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 80049b6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80049ba:	3b01      	subs	r3, #1
 80049bc:	2b07      	cmp	r3, #7
 80049be:	d82d      	bhi.n	8004a1c <UART_SetConfig+0x300>
 80049c0:	a201      	add	r2, pc, #4	; (adr r2, 80049c8 <UART_SetConfig+0x2ac>)
 80049c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049c6:	bf00      	nop
 80049c8:	080049e9 	.word	0x080049e9
 80049cc:	080049f1 	.word	0x080049f1
 80049d0:	08004a1d 	.word	0x08004a1d
 80049d4:	080049f7 	.word	0x080049f7
 80049d8:	08004a1d 	.word	0x08004a1d
 80049dc:	08004a1d 	.word	0x08004a1d
 80049e0:	08004a1d 	.word	0x08004a1d
 80049e4:	080049ff 	.word	0x080049ff
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80049e8:	f7fe ffce 	bl	8003988 <HAL_RCC_GetPCLK2Freq>
 80049ec:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80049ee:	e01b      	b.n	8004a28 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80049f0:	4b08      	ldr	r3, [pc, #32]	; (8004a14 <UART_SetConfig+0x2f8>)
 80049f2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80049f4:	e018      	b.n	8004a28 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80049f6:	f7fe ff31 	bl	800385c <HAL_RCC_GetSysClockFreq>
 80049fa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80049fc:	e014      	b.n	8004a28 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80049fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004a02:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004a04:	e010      	b.n	8004a28 <UART_SetConfig+0x30c>
 8004a06:	bf00      	nop
 8004a08:	cfff69f3 	.word	0xcfff69f3
 8004a0c:	40008000 	.word	0x40008000
 8004a10:	40013800 	.word	0x40013800
 8004a14:	00f42400 	.word	0x00f42400
 8004a18:	08006054 	.word	0x08006054
      default:
        pclk = 0U;
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004a26:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f000 8084 	beq.w	8004b38 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a34:	4a4b      	ldr	r2, [pc, #300]	; (8004b64 <UART_SetConfig+0x448>)
 8004a36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004a42:	005a      	lsls	r2, r3, #1
 8004a44:	697b      	ldr	r3, [r7, #20]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	085b      	lsrs	r3, r3, #1
 8004a4a:	441a      	add	r2, r3
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a54:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a56:	6a3b      	ldr	r3, [r7, #32]
 8004a58:	2b0f      	cmp	r3, #15
 8004a5a:	d916      	bls.n	8004a8a <UART_SetConfig+0x36e>
 8004a5c:	6a3b      	ldr	r3, [r7, #32]
 8004a5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a62:	d212      	bcs.n	8004a8a <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004a64:	6a3b      	ldr	r3, [r7, #32]
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	f023 030f 	bic.w	r3, r3, #15
 8004a6c:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004a6e:	6a3b      	ldr	r3, [r7, #32]
 8004a70:	085b      	lsrs	r3, r3, #1
 8004a72:	b29b      	uxth	r3, r3
 8004a74:	f003 0307 	and.w	r3, r3, #7
 8004a78:	b29a      	uxth	r2, r3
 8004a7a:	8bfb      	ldrh	r3, [r7, #30]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	8bfa      	ldrh	r2, [r7, #30]
 8004a86:	60da      	str	r2, [r3, #12]
 8004a88:	e056      	b.n	8004b38 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8004a90:	e052      	b.n	8004b38 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004a92:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8004a96:	3b01      	subs	r3, #1
 8004a98:	2b07      	cmp	r3, #7
 8004a9a:	d822      	bhi.n	8004ae2 <UART_SetConfig+0x3c6>
 8004a9c:	a201      	add	r2, pc, #4	; (adr r2, 8004aa4 <UART_SetConfig+0x388>)
 8004a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aa2:	bf00      	nop
 8004aa4:	08004ac5 	.word	0x08004ac5
 8004aa8:	08004acd 	.word	0x08004acd
 8004aac:	08004ae3 	.word	0x08004ae3
 8004ab0:	08004ad3 	.word	0x08004ad3
 8004ab4:	08004ae3 	.word	0x08004ae3
 8004ab8:	08004ae3 	.word	0x08004ae3
 8004abc:	08004ae3 	.word	0x08004ae3
 8004ac0:	08004adb 	.word	0x08004adb
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004ac4:	f7fe ff60 	bl	8003988 <HAL_RCC_GetPCLK2Freq>
 8004ac8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004aca:	e010      	b.n	8004aee <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004acc:	4b26      	ldr	r3, [pc, #152]	; (8004b68 <UART_SetConfig+0x44c>)
 8004ace:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004ad0:	e00d      	b.n	8004aee <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004ad2:	f7fe fec3 	bl	800385c <HAL_RCC_GetSysClockFreq>
 8004ad6:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8004ad8:	e009      	b.n	8004aee <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ada:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ade:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8004ae0:	e005      	b.n	8004aee <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8004aec:	bf00      	nop
    }

    if (pclk != 0U)
 8004aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d021      	beq.n	8004b38 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af8:	4a1a      	ldr	r2, [pc, #104]	; (8004b64 <UART_SetConfig+0x448>)
 8004afa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004afe:	461a      	mov	r2, r3
 8004b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b02:	fbb3 f2f2 	udiv	r2, r3, r2
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	085b      	lsrs	r3, r3, #1
 8004b0c:	441a      	add	r2, r3
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b16:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b18:	6a3b      	ldr	r3, [r7, #32]
 8004b1a:	2b0f      	cmp	r3, #15
 8004b1c:	d909      	bls.n	8004b32 <UART_SetConfig+0x416>
 8004b1e:	6a3b      	ldr	r3, [r7, #32]
 8004b20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b24:	d205      	bcs.n	8004b32 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b26:	6a3b      	ldr	r3, [r7, #32]
 8004b28:	b29a      	uxth	r2, r3
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	60da      	str	r2, [r3, #12]
 8004b30:	e002      	b.n	8004b38 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	2200      	movs	r2, #0
 8004b52:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8004b54:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3730      	adds	r7, #48	; 0x30
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b62:	bf00      	nop
 8004b64:	08006054 	.word	0x08006054
 8004b68:	00f42400 	.word	0x00f42400

08004b6c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b78:	f003 0308 	and.w	r3, r3, #8
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00a      	beq.n	8004b96 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	430a      	orrs	r2, r1
 8004b94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b9a:	f003 0301 	and.w	r3, r3, #1
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00a      	beq.n	8004bb8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bbc:	f003 0302 	and.w	r3, r3, #2
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d00a      	beq.n	8004bda <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bde:	f003 0304 	and.w	r3, r3, #4
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d00a      	beq.n	8004bfc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	430a      	orrs	r2, r1
 8004bfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c00:	f003 0310 	and.w	r3, r3, #16
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00a      	beq.n	8004c1e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	689b      	ldr	r3, [r3, #8]
 8004c0e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	430a      	orrs	r2, r1
 8004c1c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c22:	f003 0320 	and.w	r3, r3, #32
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00a      	beq.n	8004c40 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d01a      	beq.n	8004c82 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004c6a:	d10a      	bne.n	8004c82 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	430a      	orrs	r2, r1
 8004c80:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00a      	beq.n	8004ca4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	430a      	orrs	r2, r1
 8004ca2:	605a      	str	r2, [r3, #4]
  }
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b098      	sub	sp, #96	; 0x60
 8004cb4:	af02      	add	r7, sp, #8
 8004cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004cc0:	f7fd f9a0 	bl	8002004 <HAL_GetTick>
 8004cc4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0308 	and.w	r3, r3, #8
 8004cd0:	2b08      	cmp	r3, #8
 8004cd2:	d12f      	bne.n	8004d34 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cd4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004cd8:	9300      	str	r3, [sp, #0]
 8004cda:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cdc:	2200      	movs	r2, #0
 8004cde:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f000 f88e 	bl	8004e04 <UART_WaitOnFlagUntilTimeout>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d022      	beq.n	8004d34 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cf6:	e853 3f00 	ldrex	r3, [r3]
 8004cfa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004cfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cfe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d02:	653b      	str	r3, [r7, #80]	; 0x50
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	461a      	mov	r2, r3
 8004d0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d0c:	647b      	str	r3, [r7, #68]	; 0x44
 8004d0e:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d10:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004d12:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d14:	e841 2300 	strex	r3, r2, [r1]
 8004d18:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004d1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1e6      	bne.n	8004cee <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2220      	movs	r2, #32
 8004d24:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e063      	b.n	8004dfc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0304 	and.w	r3, r3, #4
 8004d3e:	2b04      	cmp	r3, #4
 8004d40:	d149      	bne.n	8004dd6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d42:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 f857 	bl	8004e04 <UART_WaitOnFlagUntilTimeout>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d03c      	beq.n	8004dd6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d64:	e853 3f00 	ldrex	r3, [r3]
 8004d68:	623b      	str	r3, [r7, #32]
   return(result);
 8004d6a:	6a3b      	ldr	r3, [r7, #32]
 8004d6c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d70:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	461a      	mov	r2, r3
 8004d78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d7a:	633b      	str	r3, [r7, #48]	; 0x30
 8004d7c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004d80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d82:	e841 2300 	strex	r3, r2, [r1]
 8004d86:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004d88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1e6      	bne.n	8004d5c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	3308      	adds	r3, #8
 8004d94:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	e853 3f00 	ldrex	r3, [r3]
 8004d9c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	f023 0301 	bic.w	r3, r3, #1
 8004da4:	64bb      	str	r3, [r7, #72]	; 0x48
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	3308      	adds	r3, #8
 8004dac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004dae:	61fa      	str	r2, [r7, #28]
 8004db0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db2:	69b9      	ldr	r1, [r7, #24]
 8004db4:	69fa      	ldr	r2, [r7, #28]
 8004db6:	e841 2300 	strex	r3, r2, [r1]
 8004dba:	617b      	str	r3, [r7, #20]
   return(result);
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d1e5      	bne.n	8004d8e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e012      	b.n	8004dfc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2220      	movs	r2, #32
 8004de2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	3758      	adds	r7, #88	; 0x58
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}

08004e04 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b084      	sub	sp, #16
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	60f8      	str	r0, [r7, #12]
 8004e0c:	60b9      	str	r1, [r7, #8]
 8004e0e:	603b      	str	r3, [r7, #0]
 8004e10:	4613      	mov	r3, r2
 8004e12:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e14:	e04f      	b.n	8004eb6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e16:	69bb      	ldr	r3, [r7, #24]
 8004e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e1c:	d04b      	beq.n	8004eb6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e1e:	f7fd f8f1 	bl	8002004 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	69ba      	ldr	r2, [r7, #24]
 8004e2a:	429a      	cmp	r2, r3
 8004e2c:	d302      	bcc.n	8004e34 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e2e:	69bb      	ldr	r3, [r7, #24]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d101      	bne.n	8004e38 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e34:	2303      	movs	r3, #3
 8004e36:	e04e      	b.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0304 	and.w	r3, r3, #4
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d037      	beq.n	8004eb6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	2b80      	cmp	r3, #128	; 0x80
 8004e4a:	d034      	beq.n	8004eb6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	2b40      	cmp	r3, #64	; 0x40
 8004e50:	d031      	beq.n	8004eb6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	69db      	ldr	r3, [r3, #28]
 8004e58:	f003 0308 	and.w	r3, r3, #8
 8004e5c:	2b08      	cmp	r3, #8
 8004e5e:	d110      	bne.n	8004e82 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2208      	movs	r2, #8
 8004e66:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e68:	68f8      	ldr	r0, [r7, #12]
 8004e6a:	f000 f838 	bl	8004ede <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2208      	movs	r2, #8
 8004e72:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e029      	b.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	69db      	ldr	r3, [r3, #28]
 8004e88:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e90:	d111      	bne.n	8004eb6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e9c:	68f8      	ldr	r0, [r7, #12]
 8004e9e:	f000 f81e 	bl	8004ede <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2220      	movs	r2, #32
 8004ea6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2200      	movs	r2, #0
 8004eae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8004eb2:	2303      	movs	r3, #3
 8004eb4:	e00f      	b.n	8004ed6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	69da      	ldr	r2, [r3, #28]
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	4013      	ands	r3, r2
 8004ec0:	68ba      	ldr	r2, [r7, #8]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	bf0c      	ite	eq
 8004ec6:	2301      	moveq	r3, #1
 8004ec8:	2300      	movne	r3, #0
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	461a      	mov	r2, r3
 8004ece:	79fb      	ldrb	r3, [r7, #7]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d0a0      	beq.n	8004e16 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004ed4:	2300      	movs	r3, #0
}
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	3710      	adds	r7, #16
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}

08004ede <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ede:	b480      	push	{r7}
 8004ee0:	b095      	sub	sp, #84	; 0x54
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eee:	e853 3f00 	ldrex	r3, [r3]
 8004ef2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004ef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ef6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004efa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	461a      	mov	r2, r3
 8004f02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004f04:	643b      	str	r3, [r7, #64]	; 0x40
 8004f06:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004f0a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004f0c:	e841 2300 	strex	r3, r2, [r1]
 8004f10:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004f12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1e6      	bne.n	8004ee6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	3308      	adds	r3, #8
 8004f1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f20:	6a3b      	ldr	r3, [r7, #32]
 8004f22:	e853 3f00 	ldrex	r3, [r3]
 8004f26:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f2e:	f023 0301 	bic.w	r3, r3, #1
 8004f32:	64bb      	str	r3, [r7, #72]	; 0x48
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	3308      	adds	r3, #8
 8004f3a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f3c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f44:	e841 2300 	strex	r3, r2, [r1]
 8004f48:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d1e3      	bne.n	8004f18 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d118      	bne.n	8004f8a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	e853 3f00 	ldrex	r3, [r3]
 8004f64:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	f023 0310 	bic.w	r3, r3, #16
 8004f6c:	647b      	str	r3, [r7, #68]	; 0x44
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	461a      	mov	r2, r3
 8004f74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004f76:	61bb      	str	r3, [r7, #24]
 8004f78:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f7a:	6979      	ldr	r1, [r7, #20]
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	e841 2300 	strex	r3, r2, [r1]
 8004f82:	613b      	str	r3, [r7, #16]
   return(result);
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d1e6      	bne.n	8004f58 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2220      	movs	r2, #32
 8004f8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	675a      	str	r2, [r3, #116]	; 0x74
}
 8004f9e:	bf00      	nop
 8004fa0:	3754      	adds	r7, #84	; 0x54
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr

08004faa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004faa:	b480      	push	{r7}
 8004fac:	b085      	sub	sp, #20
 8004fae:	af00      	add	r7, sp, #0
 8004fb0:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d101      	bne.n	8004fc0 <HAL_UARTEx_DisableFifoMode+0x16>
 8004fbc:	2302      	movs	r3, #2
 8004fbe:	e027      	b.n	8005010 <HAL_UARTEx_DisableFifoMode+0x66>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2224      	movs	r2, #36	; 0x24
 8004fcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f022 0201 	bic.w	r2, r2, #1
 8004fe6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004fee:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2220      	movs	r2, #32
 8005002:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2200      	movs	r2, #0
 800500a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
 8005024:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800502c:	2b01      	cmp	r3, #1
 800502e:	d101      	bne.n	8005034 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005030:	2302      	movs	r3, #2
 8005032:	e02d      	b.n	8005090 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2224      	movs	r2, #36	; 0x24
 8005040:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f022 0201 	bic.w	r2, r2, #1
 800505a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	430a      	orrs	r2, r1
 800506e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 f84f 	bl	8005114 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2220      	movs	r2, #32
 8005082:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3710      	adds	r7, #16
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}

08005098 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b084      	sub	sp, #16
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d101      	bne.n	80050b0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80050ac:	2302      	movs	r3, #2
 80050ae:	e02d      	b.n	800510c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2201      	movs	r2, #1
 80050b4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2224      	movs	r2, #36	; 0x24
 80050bc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f022 0201 	bic.w	r2, r2, #1
 80050d6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	683a      	ldr	r2, [r7, #0]
 80050e8:	430a      	orrs	r2, r1
 80050ea:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 f811 	bl	8005114 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2220      	movs	r2, #32
 80050fe:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005114:	b480      	push	{r7}
 8005116:	b085      	sub	sp, #20
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005120:	2b00      	cmp	r3, #0
 8005122:	d108      	bne.n	8005136 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005134:	e031      	b.n	800519a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005136:	2308      	movs	r3, #8
 8005138:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800513a:	2308      	movs	r3, #8
 800513c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	0e5b      	lsrs	r3, r3, #25
 8005146:	b2db      	uxtb	r3, r3
 8005148:	f003 0307 	and.w	r3, r3, #7
 800514c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	0f5b      	lsrs	r3, r3, #29
 8005156:	b2db      	uxtb	r3, r3
 8005158:	f003 0307 	and.w	r3, r3, #7
 800515c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800515e:	7bbb      	ldrb	r3, [r7, #14]
 8005160:	7b3a      	ldrb	r2, [r7, #12]
 8005162:	4911      	ldr	r1, [pc, #68]	; (80051a8 <UARTEx_SetNbDataToProcess+0x94>)
 8005164:	5c8a      	ldrb	r2, [r1, r2]
 8005166:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800516a:	7b3a      	ldrb	r2, [r7, #12]
 800516c:	490f      	ldr	r1, [pc, #60]	; (80051ac <UARTEx_SetNbDataToProcess+0x98>)
 800516e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005170:	fb93 f3f2 	sdiv	r3, r3, r2
 8005174:	b29a      	uxth	r2, r3
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800517c:	7bfb      	ldrb	r3, [r7, #15]
 800517e:	7b7a      	ldrb	r2, [r7, #13]
 8005180:	4909      	ldr	r1, [pc, #36]	; (80051a8 <UARTEx_SetNbDataToProcess+0x94>)
 8005182:	5c8a      	ldrb	r2, [r1, r2]
 8005184:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005188:	7b7a      	ldrb	r2, [r7, #13]
 800518a:	4908      	ldr	r1, [pc, #32]	; (80051ac <UARTEx_SetNbDataToProcess+0x98>)
 800518c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800518e:	fb93 f3f2 	sdiv	r3, r3, r2
 8005192:	b29a      	uxth	r2, r3
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800519a:	bf00      	nop
 800519c:	3714      	adds	r7, #20
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr
 80051a6:	bf00      	nop
 80051a8:	0800606c 	.word	0x0800606c
 80051ac:	08006074 	.word	0x08006074

080051b0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80051b8:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80051bc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80051c4:	b29a      	uxth	r2, r3
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	43db      	mvns	r3, r3
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	4013      	ands	r3, r2
 80051d0:	b29a      	uxth	r2, r3
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3714      	adds	r7, #20
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr

080051e6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80051e6:	b480      	push	{r7}
 80051e8:	b085      	sub	sp, #20
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	60f8      	str	r0, [r7, #12]
 80051ee:	1d3b      	adds	r3, r7, #4
 80051f0:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2200      	movs	r2, #0
 8005200:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2200      	movs	r2, #0
 8005208:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	2200      	movs	r2, #0
 8005210:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8005214:	2300      	movs	r3, #0
}
 8005216:	4618      	mov	r0, r3
 8005218:	3714      	adds	r7, #20
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
	...

08005224 <siscanf>:
 8005224:	b40e      	push	{r1, r2, r3}
 8005226:	b510      	push	{r4, lr}
 8005228:	b09f      	sub	sp, #124	; 0x7c
 800522a:	ac21      	add	r4, sp, #132	; 0x84
 800522c:	f44f 7101 	mov.w	r1, #516	; 0x204
 8005230:	f854 2b04 	ldr.w	r2, [r4], #4
 8005234:	9201      	str	r2, [sp, #4]
 8005236:	f8ad 101c 	strh.w	r1, [sp, #28]
 800523a:	9004      	str	r0, [sp, #16]
 800523c:	9008      	str	r0, [sp, #32]
 800523e:	f7fa ff9f 	bl	8000180 <strlen>
 8005242:	4b0c      	ldr	r3, [pc, #48]	; (8005274 <siscanf+0x50>)
 8005244:	9005      	str	r0, [sp, #20]
 8005246:	9009      	str	r0, [sp, #36]	; 0x24
 8005248:	930d      	str	r3, [sp, #52]	; 0x34
 800524a:	480b      	ldr	r0, [pc, #44]	; (8005278 <siscanf+0x54>)
 800524c:	9a01      	ldr	r2, [sp, #4]
 800524e:	6800      	ldr	r0, [r0, #0]
 8005250:	9403      	str	r4, [sp, #12]
 8005252:	2300      	movs	r3, #0
 8005254:	9311      	str	r3, [sp, #68]	; 0x44
 8005256:	9316      	str	r3, [sp, #88]	; 0x58
 8005258:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800525c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005260:	a904      	add	r1, sp, #16
 8005262:	4623      	mov	r3, r4
 8005264:	f000 f9a0 	bl	80055a8 <__ssvfiscanf_r>
 8005268:	b01f      	add	sp, #124	; 0x7c
 800526a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800526e:	b003      	add	sp, #12
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	0800527d 	.word	0x0800527d
 8005278:	2000006c 	.word	0x2000006c

0800527c <__seofread>:
 800527c:	2000      	movs	r0, #0
 800527e:	4770      	bx	lr

08005280 <memset>:
 8005280:	4402      	add	r2, r0
 8005282:	4603      	mov	r3, r0
 8005284:	4293      	cmp	r3, r2
 8005286:	d100      	bne.n	800528a <memset+0xa>
 8005288:	4770      	bx	lr
 800528a:	f803 1b01 	strb.w	r1, [r3], #1
 800528e:	e7f9      	b.n	8005284 <memset+0x4>

08005290 <__errno>:
 8005290:	4b01      	ldr	r3, [pc, #4]	; (8005298 <__errno+0x8>)
 8005292:	6818      	ldr	r0, [r3, #0]
 8005294:	4770      	bx	lr
 8005296:	bf00      	nop
 8005298:	2000006c 	.word	0x2000006c

0800529c <__libc_init_array>:
 800529c:	b570      	push	{r4, r5, r6, lr}
 800529e:	4d0d      	ldr	r5, [pc, #52]	; (80052d4 <__libc_init_array+0x38>)
 80052a0:	4c0d      	ldr	r4, [pc, #52]	; (80052d8 <__libc_init_array+0x3c>)
 80052a2:	1b64      	subs	r4, r4, r5
 80052a4:	10a4      	asrs	r4, r4, #2
 80052a6:	2600      	movs	r6, #0
 80052a8:	42a6      	cmp	r6, r4
 80052aa:	d109      	bne.n	80052c0 <__libc_init_array+0x24>
 80052ac:	4d0b      	ldr	r5, [pc, #44]	; (80052dc <__libc_init_array+0x40>)
 80052ae:	4c0c      	ldr	r4, [pc, #48]	; (80052e0 <__libc_init_array+0x44>)
 80052b0:	f000 fdf4 	bl	8005e9c <_init>
 80052b4:	1b64      	subs	r4, r4, r5
 80052b6:	10a4      	asrs	r4, r4, #2
 80052b8:	2600      	movs	r6, #0
 80052ba:	42a6      	cmp	r6, r4
 80052bc:	d105      	bne.n	80052ca <__libc_init_array+0x2e>
 80052be:	bd70      	pop	{r4, r5, r6, pc}
 80052c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80052c4:	4798      	blx	r3
 80052c6:	3601      	adds	r6, #1
 80052c8:	e7ee      	b.n	80052a8 <__libc_init_array+0xc>
 80052ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80052ce:	4798      	blx	r3
 80052d0:	3601      	adds	r6, #1
 80052d2:	e7f2      	b.n	80052ba <__libc_init_array+0x1e>
 80052d4:	080061a4 	.word	0x080061a4
 80052d8:	080061a4 	.word	0x080061a4
 80052dc:	080061a4 	.word	0x080061a4
 80052e0:	080061a8 	.word	0x080061a8

080052e4 <__retarget_lock_acquire_recursive>:
 80052e4:	4770      	bx	lr

080052e6 <__retarget_lock_release_recursive>:
 80052e6:	4770      	bx	lr

080052e8 <memcpy>:
 80052e8:	440a      	add	r2, r1
 80052ea:	4291      	cmp	r1, r2
 80052ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80052f0:	d100      	bne.n	80052f4 <memcpy+0xc>
 80052f2:	4770      	bx	lr
 80052f4:	b510      	push	{r4, lr}
 80052f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80052fe:	4291      	cmp	r1, r2
 8005300:	d1f9      	bne.n	80052f6 <memcpy+0xe>
 8005302:	bd10      	pop	{r4, pc}

08005304 <_free_r>:
 8005304:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005306:	2900      	cmp	r1, #0
 8005308:	d044      	beq.n	8005394 <_free_r+0x90>
 800530a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800530e:	9001      	str	r0, [sp, #4]
 8005310:	2b00      	cmp	r3, #0
 8005312:	f1a1 0404 	sub.w	r4, r1, #4
 8005316:	bfb8      	it	lt
 8005318:	18e4      	addlt	r4, r4, r3
 800531a:	f000 f8df 	bl	80054dc <__malloc_lock>
 800531e:	4a1e      	ldr	r2, [pc, #120]	; (8005398 <_free_r+0x94>)
 8005320:	9801      	ldr	r0, [sp, #4]
 8005322:	6813      	ldr	r3, [r2, #0]
 8005324:	b933      	cbnz	r3, 8005334 <_free_r+0x30>
 8005326:	6063      	str	r3, [r4, #4]
 8005328:	6014      	str	r4, [r2, #0]
 800532a:	b003      	add	sp, #12
 800532c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005330:	f000 b8da 	b.w	80054e8 <__malloc_unlock>
 8005334:	42a3      	cmp	r3, r4
 8005336:	d908      	bls.n	800534a <_free_r+0x46>
 8005338:	6825      	ldr	r5, [r4, #0]
 800533a:	1961      	adds	r1, r4, r5
 800533c:	428b      	cmp	r3, r1
 800533e:	bf01      	itttt	eq
 8005340:	6819      	ldreq	r1, [r3, #0]
 8005342:	685b      	ldreq	r3, [r3, #4]
 8005344:	1949      	addeq	r1, r1, r5
 8005346:	6021      	streq	r1, [r4, #0]
 8005348:	e7ed      	b.n	8005326 <_free_r+0x22>
 800534a:	461a      	mov	r2, r3
 800534c:	685b      	ldr	r3, [r3, #4]
 800534e:	b10b      	cbz	r3, 8005354 <_free_r+0x50>
 8005350:	42a3      	cmp	r3, r4
 8005352:	d9fa      	bls.n	800534a <_free_r+0x46>
 8005354:	6811      	ldr	r1, [r2, #0]
 8005356:	1855      	adds	r5, r2, r1
 8005358:	42a5      	cmp	r5, r4
 800535a:	d10b      	bne.n	8005374 <_free_r+0x70>
 800535c:	6824      	ldr	r4, [r4, #0]
 800535e:	4421      	add	r1, r4
 8005360:	1854      	adds	r4, r2, r1
 8005362:	42a3      	cmp	r3, r4
 8005364:	6011      	str	r1, [r2, #0]
 8005366:	d1e0      	bne.n	800532a <_free_r+0x26>
 8005368:	681c      	ldr	r4, [r3, #0]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	6053      	str	r3, [r2, #4]
 800536e:	440c      	add	r4, r1
 8005370:	6014      	str	r4, [r2, #0]
 8005372:	e7da      	b.n	800532a <_free_r+0x26>
 8005374:	d902      	bls.n	800537c <_free_r+0x78>
 8005376:	230c      	movs	r3, #12
 8005378:	6003      	str	r3, [r0, #0]
 800537a:	e7d6      	b.n	800532a <_free_r+0x26>
 800537c:	6825      	ldr	r5, [r4, #0]
 800537e:	1961      	adds	r1, r4, r5
 8005380:	428b      	cmp	r3, r1
 8005382:	bf04      	itt	eq
 8005384:	6819      	ldreq	r1, [r3, #0]
 8005386:	685b      	ldreq	r3, [r3, #4]
 8005388:	6063      	str	r3, [r4, #4]
 800538a:	bf04      	itt	eq
 800538c:	1949      	addeq	r1, r1, r5
 800538e:	6021      	streq	r1, [r4, #0]
 8005390:	6054      	str	r4, [r2, #4]
 8005392:	e7ca      	b.n	800532a <_free_r+0x26>
 8005394:	b003      	add	sp, #12
 8005396:	bd30      	pop	{r4, r5, pc}
 8005398:	200005ec 	.word	0x200005ec

0800539c <sbrk_aligned>:
 800539c:	b570      	push	{r4, r5, r6, lr}
 800539e:	4e0e      	ldr	r6, [pc, #56]	; (80053d8 <sbrk_aligned+0x3c>)
 80053a0:	460c      	mov	r4, r1
 80053a2:	6831      	ldr	r1, [r6, #0]
 80053a4:	4605      	mov	r5, r0
 80053a6:	b911      	cbnz	r1, 80053ae <sbrk_aligned+0x12>
 80053a8:	f000 fc38 	bl	8005c1c <_sbrk_r>
 80053ac:	6030      	str	r0, [r6, #0]
 80053ae:	4621      	mov	r1, r4
 80053b0:	4628      	mov	r0, r5
 80053b2:	f000 fc33 	bl	8005c1c <_sbrk_r>
 80053b6:	1c43      	adds	r3, r0, #1
 80053b8:	d00a      	beq.n	80053d0 <sbrk_aligned+0x34>
 80053ba:	1cc4      	adds	r4, r0, #3
 80053bc:	f024 0403 	bic.w	r4, r4, #3
 80053c0:	42a0      	cmp	r0, r4
 80053c2:	d007      	beq.n	80053d4 <sbrk_aligned+0x38>
 80053c4:	1a21      	subs	r1, r4, r0
 80053c6:	4628      	mov	r0, r5
 80053c8:	f000 fc28 	bl	8005c1c <_sbrk_r>
 80053cc:	3001      	adds	r0, #1
 80053ce:	d101      	bne.n	80053d4 <sbrk_aligned+0x38>
 80053d0:	f04f 34ff 	mov.w	r4, #4294967295
 80053d4:	4620      	mov	r0, r4
 80053d6:	bd70      	pop	{r4, r5, r6, pc}
 80053d8:	200005f0 	.word	0x200005f0

080053dc <_malloc_r>:
 80053dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80053e0:	1ccd      	adds	r5, r1, #3
 80053e2:	f025 0503 	bic.w	r5, r5, #3
 80053e6:	3508      	adds	r5, #8
 80053e8:	2d0c      	cmp	r5, #12
 80053ea:	bf38      	it	cc
 80053ec:	250c      	movcc	r5, #12
 80053ee:	2d00      	cmp	r5, #0
 80053f0:	4607      	mov	r7, r0
 80053f2:	db01      	blt.n	80053f8 <_malloc_r+0x1c>
 80053f4:	42a9      	cmp	r1, r5
 80053f6:	d905      	bls.n	8005404 <_malloc_r+0x28>
 80053f8:	230c      	movs	r3, #12
 80053fa:	603b      	str	r3, [r7, #0]
 80053fc:	2600      	movs	r6, #0
 80053fe:	4630      	mov	r0, r6
 8005400:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005404:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80054d8 <_malloc_r+0xfc>
 8005408:	f000 f868 	bl	80054dc <__malloc_lock>
 800540c:	f8d8 3000 	ldr.w	r3, [r8]
 8005410:	461c      	mov	r4, r3
 8005412:	bb5c      	cbnz	r4, 800546c <_malloc_r+0x90>
 8005414:	4629      	mov	r1, r5
 8005416:	4638      	mov	r0, r7
 8005418:	f7ff ffc0 	bl	800539c <sbrk_aligned>
 800541c:	1c43      	adds	r3, r0, #1
 800541e:	4604      	mov	r4, r0
 8005420:	d155      	bne.n	80054ce <_malloc_r+0xf2>
 8005422:	f8d8 4000 	ldr.w	r4, [r8]
 8005426:	4626      	mov	r6, r4
 8005428:	2e00      	cmp	r6, #0
 800542a:	d145      	bne.n	80054b8 <_malloc_r+0xdc>
 800542c:	2c00      	cmp	r4, #0
 800542e:	d048      	beq.n	80054c2 <_malloc_r+0xe6>
 8005430:	6823      	ldr	r3, [r4, #0]
 8005432:	4631      	mov	r1, r6
 8005434:	4638      	mov	r0, r7
 8005436:	eb04 0903 	add.w	r9, r4, r3
 800543a:	f000 fbef 	bl	8005c1c <_sbrk_r>
 800543e:	4581      	cmp	r9, r0
 8005440:	d13f      	bne.n	80054c2 <_malloc_r+0xe6>
 8005442:	6821      	ldr	r1, [r4, #0]
 8005444:	1a6d      	subs	r5, r5, r1
 8005446:	4629      	mov	r1, r5
 8005448:	4638      	mov	r0, r7
 800544a:	f7ff ffa7 	bl	800539c <sbrk_aligned>
 800544e:	3001      	adds	r0, #1
 8005450:	d037      	beq.n	80054c2 <_malloc_r+0xe6>
 8005452:	6823      	ldr	r3, [r4, #0]
 8005454:	442b      	add	r3, r5
 8005456:	6023      	str	r3, [r4, #0]
 8005458:	f8d8 3000 	ldr.w	r3, [r8]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d038      	beq.n	80054d2 <_malloc_r+0xf6>
 8005460:	685a      	ldr	r2, [r3, #4]
 8005462:	42a2      	cmp	r2, r4
 8005464:	d12b      	bne.n	80054be <_malloc_r+0xe2>
 8005466:	2200      	movs	r2, #0
 8005468:	605a      	str	r2, [r3, #4]
 800546a:	e00f      	b.n	800548c <_malloc_r+0xb0>
 800546c:	6822      	ldr	r2, [r4, #0]
 800546e:	1b52      	subs	r2, r2, r5
 8005470:	d41f      	bmi.n	80054b2 <_malloc_r+0xd6>
 8005472:	2a0b      	cmp	r2, #11
 8005474:	d917      	bls.n	80054a6 <_malloc_r+0xca>
 8005476:	1961      	adds	r1, r4, r5
 8005478:	42a3      	cmp	r3, r4
 800547a:	6025      	str	r5, [r4, #0]
 800547c:	bf18      	it	ne
 800547e:	6059      	strne	r1, [r3, #4]
 8005480:	6863      	ldr	r3, [r4, #4]
 8005482:	bf08      	it	eq
 8005484:	f8c8 1000 	streq.w	r1, [r8]
 8005488:	5162      	str	r2, [r4, r5]
 800548a:	604b      	str	r3, [r1, #4]
 800548c:	4638      	mov	r0, r7
 800548e:	f104 060b 	add.w	r6, r4, #11
 8005492:	f000 f829 	bl	80054e8 <__malloc_unlock>
 8005496:	f026 0607 	bic.w	r6, r6, #7
 800549a:	1d23      	adds	r3, r4, #4
 800549c:	1af2      	subs	r2, r6, r3
 800549e:	d0ae      	beq.n	80053fe <_malloc_r+0x22>
 80054a0:	1b9b      	subs	r3, r3, r6
 80054a2:	50a3      	str	r3, [r4, r2]
 80054a4:	e7ab      	b.n	80053fe <_malloc_r+0x22>
 80054a6:	42a3      	cmp	r3, r4
 80054a8:	6862      	ldr	r2, [r4, #4]
 80054aa:	d1dd      	bne.n	8005468 <_malloc_r+0x8c>
 80054ac:	f8c8 2000 	str.w	r2, [r8]
 80054b0:	e7ec      	b.n	800548c <_malloc_r+0xb0>
 80054b2:	4623      	mov	r3, r4
 80054b4:	6864      	ldr	r4, [r4, #4]
 80054b6:	e7ac      	b.n	8005412 <_malloc_r+0x36>
 80054b8:	4634      	mov	r4, r6
 80054ba:	6876      	ldr	r6, [r6, #4]
 80054bc:	e7b4      	b.n	8005428 <_malloc_r+0x4c>
 80054be:	4613      	mov	r3, r2
 80054c0:	e7cc      	b.n	800545c <_malloc_r+0x80>
 80054c2:	230c      	movs	r3, #12
 80054c4:	603b      	str	r3, [r7, #0]
 80054c6:	4638      	mov	r0, r7
 80054c8:	f000 f80e 	bl	80054e8 <__malloc_unlock>
 80054cc:	e797      	b.n	80053fe <_malloc_r+0x22>
 80054ce:	6025      	str	r5, [r4, #0]
 80054d0:	e7dc      	b.n	800548c <_malloc_r+0xb0>
 80054d2:	605b      	str	r3, [r3, #4]
 80054d4:	deff      	udf	#255	; 0xff
 80054d6:	bf00      	nop
 80054d8:	200005ec 	.word	0x200005ec

080054dc <__malloc_lock>:
 80054dc:	4801      	ldr	r0, [pc, #4]	; (80054e4 <__malloc_lock+0x8>)
 80054de:	f7ff bf01 	b.w	80052e4 <__retarget_lock_acquire_recursive>
 80054e2:	bf00      	nop
 80054e4:	200005e8 	.word	0x200005e8

080054e8 <__malloc_unlock>:
 80054e8:	4801      	ldr	r0, [pc, #4]	; (80054f0 <__malloc_unlock+0x8>)
 80054ea:	f7ff befc 	b.w	80052e6 <__retarget_lock_release_recursive>
 80054ee:	bf00      	nop
 80054f0:	200005e8 	.word	0x200005e8

080054f4 <_sungetc_r>:
 80054f4:	b538      	push	{r3, r4, r5, lr}
 80054f6:	1c4b      	adds	r3, r1, #1
 80054f8:	4614      	mov	r4, r2
 80054fa:	d103      	bne.n	8005504 <_sungetc_r+0x10>
 80054fc:	f04f 35ff 	mov.w	r5, #4294967295
 8005500:	4628      	mov	r0, r5
 8005502:	bd38      	pop	{r3, r4, r5, pc}
 8005504:	8993      	ldrh	r3, [r2, #12]
 8005506:	f023 0320 	bic.w	r3, r3, #32
 800550a:	8193      	strh	r3, [r2, #12]
 800550c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800550e:	6852      	ldr	r2, [r2, #4]
 8005510:	b2cd      	uxtb	r5, r1
 8005512:	b18b      	cbz	r3, 8005538 <_sungetc_r+0x44>
 8005514:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005516:	4293      	cmp	r3, r2
 8005518:	dd08      	ble.n	800552c <_sungetc_r+0x38>
 800551a:	6823      	ldr	r3, [r4, #0]
 800551c:	1e5a      	subs	r2, r3, #1
 800551e:	6022      	str	r2, [r4, #0]
 8005520:	f803 5c01 	strb.w	r5, [r3, #-1]
 8005524:	6863      	ldr	r3, [r4, #4]
 8005526:	3301      	adds	r3, #1
 8005528:	6063      	str	r3, [r4, #4]
 800552a:	e7e9      	b.n	8005500 <_sungetc_r+0xc>
 800552c:	4621      	mov	r1, r4
 800552e:	f000 fb3a 	bl	8005ba6 <__submore>
 8005532:	2800      	cmp	r0, #0
 8005534:	d0f1      	beq.n	800551a <_sungetc_r+0x26>
 8005536:	e7e1      	b.n	80054fc <_sungetc_r+0x8>
 8005538:	6921      	ldr	r1, [r4, #16]
 800553a:	6823      	ldr	r3, [r4, #0]
 800553c:	b151      	cbz	r1, 8005554 <_sungetc_r+0x60>
 800553e:	4299      	cmp	r1, r3
 8005540:	d208      	bcs.n	8005554 <_sungetc_r+0x60>
 8005542:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8005546:	42a9      	cmp	r1, r5
 8005548:	d104      	bne.n	8005554 <_sungetc_r+0x60>
 800554a:	3b01      	subs	r3, #1
 800554c:	3201      	adds	r2, #1
 800554e:	6023      	str	r3, [r4, #0]
 8005550:	6062      	str	r2, [r4, #4]
 8005552:	e7d5      	b.n	8005500 <_sungetc_r+0xc>
 8005554:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8005558:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800555c:	6363      	str	r3, [r4, #52]	; 0x34
 800555e:	2303      	movs	r3, #3
 8005560:	63a3      	str	r3, [r4, #56]	; 0x38
 8005562:	4623      	mov	r3, r4
 8005564:	f803 5f46 	strb.w	r5, [r3, #70]!
 8005568:	6023      	str	r3, [r4, #0]
 800556a:	2301      	movs	r3, #1
 800556c:	e7dc      	b.n	8005528 <_sungetc_r+0x34>

0800556e <__ssrefill_r>:
 800556e:	b510      	push	{r4, lr}
 8005570:	460c      	mov	r4, r1
 8005572:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005574:	b169      	cbz	r1, 8005592 <__ssrefill_r+0x24>
 8005576:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800557a:	4299      	cmp	r1, r3
 800557c:	d001      	beq.n	8005582 <__ssrefill_r+0x14>
 800557e:	f7ff fec1 	bl	8005304 <_free_r>
 8005582:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005584:	6063      	str	r3, [r4, #4]
 8005586:	2000      	movs	r0, #0
 8005588:	6360      	str	r0, [r4, #52]	; 0x34
 800558a:	b113      	cbz	r3, 8005592 <__ssrefill_r+0x24>
 800558c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800558e:	6023      	str	r3, [r4, #0]
 8005590:	bd10      	pop	{r4, pc}
 8005592:	6923      	ldr	r3, [r4, #16]
 8005594:	6023      	str	r3, [r4, #0]
 8005596:	2300      	movs	r3, #0
 8005598:	6063      	str	r3, [r4, #4]
 800559a:	89a3      	ldrh	r3, [r4, #12]
 800559c:	f043 0320 	orr.w	r3, r3, #32
 80055a0:	81a3      	strh	r3, [r4, #12]
 80055a2:	f04f 30ff 	mov.w	r0, #4294967295
 80055a6:	e7f3      	b.n	8005590 <__ssrefill_r+0x22>

080055a8 <__ssvfiscanf_r>:
 80055a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055ac:	460c      	mov	r4, r1
 80055ae:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80055b2:	2100      	movs	r1, #0
 80055b4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80055b8:	49a6      	ldr	r1, [pc, #664]	; (8005854 <__ssvfiscanf_r+0x2ac>)
 80055ba:	91a0      	str	r1, [sp, #640]	; 0x280
 80055bc:	f10d 0804 	add.w	r8, sp, #4
 80055c0:	49a5      	ldr	r1, [pc, #660]	; (8005858 <__ssvfiscanf_r+0x2b0>)
 80055c2:	4fa6      	ldr	r7, [pc, #664]	; (800585c <__ssvfiscanf_r+0x2b4>)
 80055c4:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8005860 <__ssvfiscanf_r+0x2b8>
 80055c8:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80055cc:	4606      	mov	r6, r0
 80055ce:	91a1      	str	r1, [sp, #644]	; 0x284
 80055d0:	9300      	str	r3, [sp, #0]
 80055d2:	7813      	ldrb	r3, [r2, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 815a 	beq.w	800588e <__ssvfiscanf_r+0x2e6>
 80055da:	5cf9      	ldrb	r1, [r7, r3]
 80055dc:	f011 0108 	ands.w	r1, r1, #8
 80055e0:	f102 0501 	add.w	r5, r2, #1
 80055e4:	d019      	beq.n	800561a <__ssvfiscanf_r+0x72>
 80055e6:	6863      	ldr	r3, [r4, #4]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	dd0f      	ble.n	800560c <__ssvfiscanf_r+0x64>
 80055ec:	6823      	ldr	r3, [r4, #0]
 80055ee:	781a      	ldrb	r2, [r3, #0]
 80055f0:	5cba      	ldrb	r2, [r7, r2]
 80055f2:	0712      	lsls	r2, r2, #28
 80055f4:	d401      	bmi.n	80055fa <__ssvfiscanf_r+0x52>
 80055f6:	462a      	mov	r2, r5
 80055f8:	e7eb      	b.n	80055d2 <__ssvfiscanf_r+0x2a>
 80055fa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80055fc:	3201      	adds	r2, #1
 80055fe:	9245      	str	r2, [sp, #276]	; 0x114
 8005600:	6862      	ldr	r2, [r4, #4]
 8005602:	3301      	adds	r3, #1
 8005604:	3a01      	subs	r2, #1
 8005606:	6062      	str	r2, [r4, #4]
 8005608:	6023      	str	r3, [r4, #0]
 800560a:	e7ec      	b.n	80055e6 <__ssvfiscanf_r+0x3e>
 800560c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800560e:	4621      	mov	r1, r4
 8005610:	4630      	mov	r0, r6
 8005612:	4798      	blx	r3
 8005614:	2800      	cmp	r0, #0
 8005616:	d0e9      	beq.n	80055ec <__ssvfiscanf_r+0x44>
 8005618:	e7ed      	b.n	80055f6 <__ssvfiscanf_r+0x4e>
 800561a:	2b25      	cmp	r3, #37	; 0x25
 800561c:	d012      	beq.n	8005644 <__ssvfiscanf_r+0x9c>
 800561e:	469a      	mov	sl, r3
 8005620:	6863      	ldr	r3, [r4, #4]
 8005622:	2b00      	cmp	r3, #0
 8005624:	f340 8091 	ble.w	800574a <__ssvfiscanf_r+0x1a2>
 8005628:	6822      	ldr	r2, [r4, #0]
 800562a:	7813      	ldrb	r3, [r2, #0]
 800562c:	4553      	cmp	r3, sl
 800562e:	f040 812e 	bne.w	800588e <__ssvfiscanf_r+0x2e6>
 8005632:	6863      	ldr	r3, [r4, #4]
 8005634:	3b01      	subs	r3, #1
 8005636:	6063      	str	r3, [r4, #4]
 8005638:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800563a:	3201      	adds	r2, #1
 800563c:	3301      	adds	r3, #1
 800563e:	6022      	str	r2, [r4, #0]
 8005640:	9345      	str	r3, [sp, #276]	; 0x114
 8005642:	e7d8      	b.n	80055f6 <__ssvfiscanf_r+0x4e>
 8005644:	9141      	str	r1, [sp, #260]	; 0x104
 8005646:	9143      	str	r1, [sp, #268]	; 0x10c
 8005648:	7853      	ldrb	r3, [r2, #1]
 800564a:	2b2a      	cmp	r3, #42	; 0x2a
 800564c:	bf02      	ittt	eq
 800564e:	2310      	moveq	r3, #16
 8005650:	1c95      	addeq	r5, r2, #2
 8005652:	9341      	streq	r3, [sp, #260]	; 0x104
 8005654:	220a      	movs	r2, #10
 8005656:	46aa      	mov	sl, r5
 8005658:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800565c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8005660:	2b09      	cmp	r3, #9
 8005662:	d91c      	bls.n	800569e <__ssvfiscanf_r+0xf6>
 8005664:	487e      	ldr	r0, [pc, #504]	; (8005860 <__ssvfiscanf_r+0x2b8>)
 8005666:	2203      	movs	r2, #3
 8005668:	f7fa fd92 	bl	8000190 <memchr>
 800566c:	b138      	cbz	r0, 800567e <__ssvfiscanf_r+0xd6>
 800566e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005670:	eba0 0009 	sub.w	r0, r0, r9
 8005674:	2301      	movs	r3, #1
 8005676:	4083      	lsls	r3, r0
 8005678:	4313      	orrs	r3, r2
 800567a:	9341      	str	r3, [sp, #260]	; 0x104
 800567c:	4655      	mov	r5, sl
 800567e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005682:	2b78      	cmp	r3, #120	; 0x78
 8005684:	d806      	bhi.n	8005694 <__ssvfiscanf_r+0xec>
 8005686:	2b57      	cmp	r3, #87	; 0x57
 8005688:	d810      	bhi.n	80056ac <__ssvfiscanf_r+0x104>
 800568a:	2b25      	cmp	r3, #37	; 0x25
 800568c:	d0c7      	beq.n	800561e <__ssvfiscanf_r+0x76>
 800568e:	d857      	bhi.n	8005740 <__ssvfiscanf_r+0x198>
 8005690:	2b00      	cmp	r3, #0
 8005692:	d065      	beq.n	8005760 <__ssvfiscanf_r+0x1b8>
 8005694:	2303      	movs	r3, #3
 8005696:	9347      	str	r3, [sp, #284]	; 0x11c
 8005698:	230a      	movs	r3, #10
 800569a:	9342      	str	r3, [sp, #264]	; 0x108
 800569c:	e076      	b.n	800578c <__ssvfiscanf_r+0x1e4>
 800569e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80056a0:	fb02 1103 	mla	r1, r2, r3, r1
 80056a4:	3930      	subs	r1, #48	; 0x30
 80056a6:	9143      	str	r1, [sp, #268]	; 0x10c
 80056a8:	4655      	mov	r5, sl
 80056aa:	e7d4      	b.n	8005656 <__ssvfiscanf_r+0xae>
 80056ac:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80056b0:	2a20      	cmp	r2, #32
 80056b2:	d8ef      	bhi.n	8005694 <__ssvfiscanf_r+0xec>
 80056b4:	a101      	add	r1, pc, #4	; (adr r1, 80056bc <__ssvfiscanf_r+0x114>)
 80056b6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80056ba:	bf00      	nop
 80056bc:	0800576f 	.word	0x0800576f
 80056c0:	08005695 	.word	0x08005695
 80056c4:	08005695 	.word	0x08005695
 80056c8:	080057cd 	.word	0x080057cd
 80056cc:	08005695 	.word	0x08005695
 80056d0:	08005695 	.word	0x08005695
 80056d4:	08005695 	.word	0x08005695
 80056d8:	08005695 	.word	0x08005695
 80056dc:	08005695 	.word	0x08005695
 80056e0:	08005695 	.word	0x08005695
 80056e4:	08005695 	.word	0x08005695
 80056e8:	080057e3 	.word	0x080057e3
 80056ec:	080057c9 	.word	0x080057c9
 80056f0:	08005747 	.word	0x08005747
 80056f4:	08005747 	.word	0x08005747
 80056f8:	08005747 	.word	0x08005747
 80056fc:	08005695 	.word	0x08005695
 8005700:	08005785 	.word	0x08005785
 8005704:	08005695 	.word	0x08005695
 8005708:	08005695 	.word	0x08005695
 800570c:	08005695 	.word	0x08005695
 8005710:	08005695 	.word	0x08005695
 8005714:	080057f3 	.word	0x080057f3
 8005718:	080057c1 	.word	0x080057c1
 800571c:	08005767 	.word	0x08005767
 8005720:	08005695 	.word	0x08005695
 8005724:	08005695 	.word	0x08005695
 8005728:	080057ef 	.word	0x080057ef
 800572c:	08005695 	.word	0x08005695
 8005730:	080057c9 	.word	0x080057c9
 8005734:	08005695 	.word	0x08005695
 8005738:	08005695 	.word	0x08005695
 800573c:	0800576f 	.word	0x0800576f
 8005740:	3b45      	subs	r3, #69	; 0x45
 8005742:	2b02      	cmp	r3, #2
 8005744:	d8a6      	bhi.n	8005694 <__ssvfiscanf_r+0xec>
 8005746:	2305      	movs	r3, #5
 8005748:	e01f      	b.n	800578a <__ssvfiscanf_r+0x1e2>
 800574a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800574c:	4621      	mov	r1, r4
 800574e:	4630      	mov	r0, r6
 8005750:	4798      	blx	r3
 8005752:	2800      	cmp	r0, #0
 8005754:	f43f af68 	beq.w	8005628 <__ssvfiscanf_r+0x80>
 8005758:	9844      	ldr	r0, [sp, #272]	; 0x110
 800575a:	2800      	cmp	r0, #0
 800575c:	f040 808d 	bne.w	800587a <__ssvfiscanf_r+0x2d2>
 8005760:	f04f 30ff 	mov.w	r0, #4294967295
 8005764:	e08f      	b.n	8005886 <__ssvfiscanf_r+0x2de>
 8005766:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005768:	f042 0220 	orr.w	r2, r2, #32
 800576c:	9241      	str	r2, [sp, #260]	; 0x104
 800576e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8005770:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005774:	9241      	str	r2, [sp, #260]	; 0x104
 8005776:	2210      	movs	r2, #16
 8005778:	2b6f      	cmp	r3, #111	; 0x6f
 800577a:	9242      	str	r2, [sp, #264]	; 0x108
 800577c:	bf34      	ite	cc
 800577e:	2303      	movcc	r3, #3
 8005780:	2304      	movcs	r3, #4
 8005782:	e002      	b.n	800578a <__ssvfiscanf_r+0x1e2>
 8005784:	2300      	movs	r3, #0
 8005786:	9342      	str	r3, [sp, #264]	; 0x108
 8005788:	2303      	movs	r3, #3
 800578a:	9347      	str	r3, [sp, #284]	; 0x11c
 800578c:	6863      	ldr	r3, [r4, #4]
 800578e:	2b00      	cmp	r3, #0
 8005790:	dd3d      	ble.n	800580e <__ssvfiscanf_r+0x266>
 8005792:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8005794:	0659      	lsls	r1, r3, #25
 8005796:	d404      	bmi.n	80057a2 <__ssvfiscanf_r+0x1fa>
 8005798:	6823      	ldr	r3, [r4, #0]
 800579a:	781a      	ldrb	r2, [r3, #0]
 800579c:	5cba      	ldrb	r2, [r7, r2]
 800579e:	0712      	lsls	r2, r2, #28
 80057a0:	d43c      	bmi.n	800581c <__ssvfiscanf_r+0x274>
 80057a2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80057a4:	2b02      	cmp	r3, #2
 80057a6:	dc4b      	bgt.n	8005840 <__ssvfiscanf_r+0x298>
 80057a8:	466b      	mov	r3, sp
 80057aa:	4622      	mov	r2, r4
 80057ac:	a941      	add	r1, sp, #260	; 0x104
 80057ae:	4630      	mov	r0, r6
 80057b0:	f000 f872 	bl	8005898 <_scanf_chars>
 80057b4:	2801      	cmp	r0, #1
 80057b6:	d06a      	beq.n	800588e <__ssvfiscanf_r+0x2e6>
 80057b8:	2802      	cmp	r0, #2
 80057ba:	f47f af1c 	bne.w	80055f6 <__ssvfiscanf_r+0x4e>
 80057be:	e7cb      	b.n	8005758 <__ssvfiscanf_r+0x1b0>
 80057c0:	2308      	movs	r3, #8
 80057c2:	9342      	str	r3, [sp, #264]	; 0x108
 80057c4:	2304      	movs	r3, #4
 80057c6:	e7e0      	b.n	800578a <__ssvfiscanf_r+0x1e2>
 80057c8:	220a      	movs	r2, #10
 80057ca:	e7d5      	b.n	8005778 <__ssvfiscanf_r+0x1d0>
 80057cc:	4629      	mov	r1, r5
 80057ce:	4640      	mov	r0, r8
 80057d0:	f000 f9b0 	bl	8005b34 <__sccl>
 80057d4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80057d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057da:	9341      	str	r3, [sp, #260]	; 0x104
 80057dc:	4605      	mov	r5, r0
 80057de:	2301      	movs	r3, #1
 80057e0:	e7d3      	b.n	800578a <__ssvfiscanf_r+0x1e2>
 80057e2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80057e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80057e8:	9341      	str	r3, [sp, #260]	; 0x104
 80057ea:	2300      	movs	r3, #0
 80057ec:	e7cd      	b.n	800578a <__ssvfiscanf_r+0x1e2>
 80057ee:	2302      	movs	r3, #2
 80057f0:	e7cb      	b.n	800578a <__ssvfiscanf_r+0x1e2>
 80057f2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80057f4:	06c3      	lsls	r3, r0, #27
 80057f6:	f53f aefe 	bmi.w	80055f6 <__ssvfiscanf_r+0x4e>
 80057fa:	9b00      	ldr	r3, [sp, #0]
 80057fc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80057fe:	1d19      	adds	r1, r3, #4
 8005800:	9100      	str	r1, [sp, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	07c0      	lsls	r0, r0, #31
 8005806:	bf4c      	ite	mi
 8005808:	801a      	strhmi	r2, [r3, #0]
 800580a:	601a      	strpl	r2, [r3, #0]
 800580c:	e6f3      	b.n	80055f6 <__ssvfiscanf_r+0x4e>
 800580e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005810:	4621      	mov	r1, r4
 8005812:	4630      	mov	r0, r6
 8005814:	4798      	blx	r3
 8005816:	2800      	cmp	r0, #0
 8005818:	d0bb      	beq.n	8005792 <__ssvfiscanf_r+0x1ea>
 800581a:	e79d      	b.n	8005758 <__ssvfiscanf_r+0x1b0>
 800581c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800581e:	3201      	adds	r2, #1
 8005820:	9245      	str	r2, [sp, #276]	; 0x114
 8005822:	6862      	ldr	r2, [r4, #4]
 8005824:	3a01      	subs	r2, #1
 8005826:	2a00      	cmp	r2, #0
 8005828:	6062      	str	r2, [r4, #4]
 800582a:	dd02      	ble.n	8005832 <__ssvfiscanf_r+0x28a>
 800582c:	3301      	adds	r3, #1
 800582e:	6023      	str	r3, [r4, #0]
 8005830:	e7b2      	b.n	8005798 <__ssvfiscanf_r+0x1f0>
 8005832:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8005834:	4621      	mov	r1, r4
 8005836:	4630      	mov	r0, r6
 8005838:	4798      	blx	r3
 800583a:	2800      	cmp	r0, #0
 800583c:	d0ac      	beq.n	8005798 <__ssvfiscanf_r+0x1f0>
 800583e:	e78b      	b.n	8005758 <__ssvfiscanf_r+0x1b0>
 8005840:	2b04      	cmp	r3, #4
 8005842:	dc0f      	bgt.n	8005864 <__ssvfiscanf_r+0x2bc>
 8005844:	466b      	mov	r3, sp
 8005846:	4622      	mov	r2, r4
 8005848:	a941      	add	r1, sp, #260	; 0x104
 800584a:	4630      	mov	r0, r6
 800584c:	f000 f87e 	bl	800594c <_scanf_i>
 8005850:	e7b0      	b.n	80057b4 <__ssvfiscanf_r+0x20c>
 8005852:	bf00      	nop
 8005854:	080054f5 	.word	0x080054f5
 8005858:	0800556f 	.word	0x0800556f
 800585c:	0800609c 	.word	0x0800609c
 8005860:	0800607c 	.word	0x0800607c
 8005864:	4b0b      	ldr	r3, [pc, #44]	; (8005894 <__ssvfiscanf_r+0x2ec>)
 8005866:	2b00      	cmp	r3, #0
 8005868:	f43f aec5 	beq.w	80055f6 <__ssvfiscanf_r+0x4e>
 800586c:	466b      	mov	r3, sp
 800586e:	4622      	mov	r2, r4
 8005870:	a941      	add	r1, sp, #260	; 0x104
 8005872:	4630      	mov	r0, r6
 8005874:	f3af 8000 	nop.w
 8005878:	e79c      	b.n	80057b4 <__ssvfiscanf_r+0x20c>
 800587a:	89a3      	ldrh	r3, [r4, #12]
 800587c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005880:	bf18      	it	ne
 8005882:	f04f 30ff 	movne.w	r0, #4294967295
 8005886:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800588a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800588e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8005890:	e7f9      	b.n	8005886 <__ssvfiscanf_r+0x2de>
 8005892:	bf00      	nop
 8005894:	00000000 	.word	0x00000000

08005898 <_scanf_chars>:
 8005898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800589c:	4615      	mov	r5, r2
 800589e:	688a      	ldr	r2, [r1, #8]
 80058a0:	4680      	mov	r8, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	b932      	cbnz	r2, 80058b4 <_scanf_chars+0x1c>
 80058a6:	698a      	ldr	r2, [r1, #24]
 80058a8:	2a00      	cmp	r2, #0
 80058aa:	bf0c      	ite	eq
 80058ac:	2201      	moveq	r2, #1
 80058ae:	f04f 32ff 	movne.w	r2, #4294967295
 80058b2:	608a      	str	r2, [r1, #8]
 80058b4:	6822      	ldr	r2, [r4, #0]
 80058b6:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8005948 <_scanf_chars+0xb0>
 80058ba:	06d1      	lsls	r1, r2, #27
 80058bc:	bf5f      	itttt	pl
 80058be:	681a      	ldrpl	r2, [r3, #0]
 80058c0:	1d11      	addpl	r1, r2, #4
 80058c2:	6019      	strpl	r1, [r3, #0]
 80058c4:	6816      	ldrpl	r6, [r2, #0]
 80058c6:	2700      	movs	r7, #0
 80058c8:	69a0      	ldr	r0, [r4, #24]
 80058ca:	b188      	cbz	r0, 80058f0 <_scanf_chars+0x58>
 80058cc:	2801      	cmp	r0, #1
 80058ce:	d107      	bne.n	80058e0 <_scanf_chars+0x48>
 80058d0:	682a      	ldr	r2, [r5, #0]
 80058d2:	7811      	ldrb	r1, [r2, #0]
 80058d4:	6962      	ldr	r2, [r4, #20]
 80058d6:	5c52      	ldrb	r2, [r2, r1]
 80058d8:	b952      	cbnz	r2, 80058f0 <_scanf_chars+0x58>
 80058da:	2f00      	cmp	r7, #0
 80058dc:	d031      	beq.n	8005942 <_scanf_chars+0xaa>
 80058de:	e022      	b.n	8005926 <_scanf_chars+0x8e>
 80058e0:	2802      	cmp	r0, #2
 80058e2:	d120      	bne.n	8005926 <_scanf_chars+0x8e>
 80058e4:	682b      	ldr	r3, [r5, #0]
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	f819 3003 	ldrb.w	r3, [r9, r3]
 80058ec:	071b      	lsls	r3, r3, #28
 80058ee:	d41a      	bmi.n	8005926 <_scanf_chars+0x8e>
 80058f0:	6823      	ldr	r3, [r4, #0]
 80058f2:	06da      	lsls	r2, r3, #27
 80058f4:	bf5e      	ittt	pl
 80058f6:	682b      	ldrpl	r3, [r5, #0]
 80058f8:	781b      	ldrbpl	r3, [r3, #0]
 80058fa:	f806 3b01 	strbpl.w	r3, [r6], #1
 80058fe:	682a      	ldr	r2, [r5, #0]
 8005900:	686b      	ldr	r3, [r5, #4]
 8005902:	3201      	adds	r2, #1
 8005904:	602a      	str	r2, [r5, #0]
 8005906:	68a2      	ldr	r2, [r4, #8]
 8005908:	3b01      	subs	r3, #1
 800590a:	3a01      	subs	r2, #1
 800590c:	606b      	str	r3, [r5, #4]
 800590e:	3701      	adds	r7, #1
 8005910:	60a2      	str	r2, [r4, #8]
 8005912:	b142      	cbz	r2, 8005926 <_scanf_chars+0x8e>
 8005914:	2b00      	cmp	r3, #0
 8005916:	dcd7      	bgt.n	80058c8 <_scanf_chars+0x30>
 8005918:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800591c:	4629      	mov	r1, r5
 800591e:	4640      	mov	r0, r8
 8005920:	4798      	blx	r3
 8005922:	2800      	cmp	r0, #0
 8005924:	d0d0      	beq.n	80058c8 <_scanf_chars+0x30>
 8005926:	6823      	ldr	r3, [r4, #0]
 8005928:	f013 0310 	ands.w	r3, r3, #16
 800592c:	d105      	bne.n	800593a <_scanf_chars+0xa2>
 800592e:	68e2      	ldr	r2, [r4, #12]
 8005930:	3201      	adds	r2, #1
 8005932:	60e2      	str	r2, [r4, #12]
 8005934:	69a2      	ldr	r2, [r4, #24]
 8005936:	b102      	cbz	r2, 800593a <_scanf_chars+0xa2>
 8005938:	7033      	strb	r3, [r6, #0]
 800593a:	6923      	ldr	r3, [r4, #16]
 800593c:	443b      	add	r3, r7
 800593e:	6123      	str	r3, [r4, #16]
 8005940:	2000      	movs	r0, #0
 8005942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005946:	bf00      	nop
 8005948:	0800609c 	.word	0x0800609c

0800594c <_scanf_i>:
 800594c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005950:	4698      	mov	r8, r3
 8005952:	4b74      	ldr	r3, [pc, #464]	; (8005b24 <_scanf_i+0x1d8>)
 8005954:	460c      	mov	r4, r1
 8005956:	4682      	mov	sl, r0
 8005958:	4616      	mov	r6, r2
 800595a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800595e:	b087      	sub	sp, #28
 8005960:	ab03      	add	r3, sp, #12
 8005962:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8005966:	4b70      	ldr	r3, [pc, #448]	; (8005b28 <_scanf_i+0x1dc>)
 8005968:	69a1      	ldr	r1, [r4, #24]
 800596a:	4a70      	ldr	r2, [pc, #448]	; (8005b2c <_scanf_i+0x1e0>)
 800596c:	2903      	cmp	r1, #3
 800596e:	bf18      	it	ne
 8005970:	461a      	movne	r2, r3
 8005972:	68a3      	ldr	r3, [r4, #8]
 8005974:	9201      	str	r2, [sp, #4]
 8005976:	1e5a      	subs	r2, r3, #1
 8005978:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800597c:	bf88      	it	hi
 800597e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8005982:	4627      	mov	r7, r4
 8005984:	bf82      	ittt	hi
 8005986:	eb03 0905 	addhi.w	r9, r3, r5
 800598a:	f240 135d 	movwhi	r3, #349	; 0x15d
 800598e:	60a3      	strhi	r3, [r4, #8]
 8005990:	f857 3b1c 	ldr.w	r3, [r7], #28
 8005994:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8005998:	bf98      	it	ls
 800599a:	f04f 0900 	movls.w	r9, #0
 800599e:	6023      	str	r3, [r4, #0]
 80059a0:	463d      	mov	r5, r7
 80059a2:	f04f 0b00 	mov.w	fp, #0
 80059a6:	6831      	ldr	r1, [r6, #0]
 80059a8:	ab03      	add	r3, sp, #12
 80059aa:	7809      	ldrb	r1, [r1, #0]
 80059ac:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80059b0:	2202      	movs	r2, #2
 80059b2:	f7fa fbed 	bl	8000190 <memchr>
 80059b6:	b328      	cbz	r0, 8005a04 <_scanf_i+0xb8>
 80059b8:	f1bb 0f01 	cmp.w	fp, #1
 80059bc:	d159      	bne.n	8005a72 <_scanf_i+0x126>
 80059be:	6862      	ldr	r2, [r4, #4]
 80059c0:	b92a      	cbnz	r2, 80059ce <_scanf_i+0x82>
 80059c2:	6822      	ldr	r2, [r4, #0]
 80059c4:	2308      	movs	r3, #8
 80059c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059ca:	6063      	str	r3, [r4, #4]
 80059cc:	6022      	str	r2, [r4, #0]
 80059ce:	6822      	ldr	r2, [r4, #0]
 80059d0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80059d4:	6022      	str	r2, [r4, #0]
 80059d6:	68a2      	ldr	r2, [r4, #8]
 80059d8:	1e51      	subs	r1, r2, #1
 80059da:	60a1      	str	r1, [r4, #8]
 80059dc:	b192      	cbz	r2, 8005a04 <_scanf_i+0xb8>
 80059de:	6832      	ldr	r2, [r6, #0]
 80059e0:	1c51      	adds	r1, r2, #1
 80059e2:	6031      	str	r1, [r6, #0]
 80059e4:	7812      	ldrb	r2, [r2, #0]
 80059e6:	f805 2b01 	strb.w	r2, [r5], #1
 80059ea:	6872      	ldr	r2, [r6, #4]
 80059ec:	3a01      	subs	r2, #1
 80059ee:	2a00      	cmp	r2, #0
 80059f0:	6072      	str	r2, [r6, #4]
 80059f2:	dc07      	bgt.n	8005a04 <_scanf_i+0xb8>
 80059f4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80059f8:	4631      	mov	r1, r6
 80059fa:	4650      	mov	r0, sl
 80059fc:	4790      	blx	r2
 80059fe:	2800      	cmp	r0, #0
 8005a00:	f040 8085 	bne.w	8005b0e <_scanf_i+0x1c2>
 8005a04:	f10b 0b01 	add.w	fp, fp, #1
 8005a08:	f1bb 0f03 	cmp.w	fp, #3
 8005a0c:	d1cb      	bne.n	80059a6 <_scanf_i+0x5a>
 8005a0e:	6863      	ldr	r3, [r4, #4]
 8005a10:	b90b      	cbnz	r3, 8005a16 <_scanf_i+0xca>
 8005a12:	230a      	movs	r3, #10
 8005a14:	6063      	str	r3, [r4, #4]
 8005a16:	6863      	ldr	r3, [r4, #4]
 8005a18:	4945      	ldr	r1, [pc, #276]	; (8005b30 <_scanf_i+0x1e4>)
 8005a1a:	6960      	ldr	r0, [r4, #20]
 8005a1c:	1ac9      	subs	r1, r1, r3
 8005a1e:	f000 f889 	bl	8005b34 <__sccl>
 8005a22:	f04f 0b00 	mov.w	fp, #0
 8005a26:	68a3      	ldr	r3, [r4, #8]
 8005a28:	6822      	ldr	r2, [r4, #0]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d03d      	beq.n	8005aaa <_scanf_i+0x15e>
 8005a2e:	6831      	ldr	r1, [r6, #0]
 8005a30:	6960      	ldr	r0, [r4, #20]
 8005a32:	f891 c000 	ldrb.w	ip, [r1]
 8005a36:	f810 000c 	ldrb.w	r0, [r0, ip]
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	d035      	beq.n	8005aaa <_scanf_i+0x15e>
 8005a3e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8005a42:	d124      	bne.n	8005a8e <_scanf_i+0x142>
 8005a44:	0510      	lsls	r0, r2, #20
 8005a46:	d522      	bpl.n	8005a8e <_scanf_i+0x142>
 8005a48:	f10b 0b01 	add.w	fp, fp, #1
 8005a4c:	f1b9 0f00 	cmp.w	r9, #0
 8005a50:	d003      	beq.n	8005a5a <_scanf_i+0x10e>
 8005a52:	3301      	adds	r3, #1
 8005a54:	f109 39ff 	add.w	r9, r9, #4294967295
 8005a58:	60a3      	str	r3, [r4, #8]
 8005a5a:	6873      	ldr	r3, [r6, #4]
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	6073      	str	r3, [r6, #4]
 8005a62:	dd1b      	ble.n	8005a9c <_scanf_i+0x150>
 8005a64:	6833      	ldr	r3, [r6, #0]
 8005a66:	3301      	adds	r3, #1
 8005a68:	6033      	str	r3, [r6, #0]
 8005a6a:	68a3      	ldr	r3, [r4, #8]
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	60a3      	str	r3, [r4, #8]
 8005a70:	e7d9      	b.n	8005a26 <_scanf_i+0xda>
 8005a72:	f1bb 0f02 	cmp.w	fp, #2
 8005a76:	d1ae      	bne.n	80059d6 <_scanf_i+0x8a>
 8005a78:	6822      	ldr	r2, [r4, #0]
 8005a7a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8005a7e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005a82:	d1bf      	bne.n	8005a04 <_scanf_i+0xb8>
 8005a84:	2310      	movs	r3, #16
 8005a86:	6063      	str	r3, [r4, #4]
 8005a88:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a8c:	e7a2      	b.n	80059d4 <_scanf_i+0x88>
 8005a8e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8005a92:	6022      	str	r2, [r4, #0]
 8005a94:	780b      	ldrb	r3, [r1, #0]
 8005a96:	f805 3b01 	strb.w	r3, [r5], #1
 8005a9a:	e7de      	b.n	8005a5a <_scanf_i+0x10e>
 8005a9c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005aa0:	4631      	mov	r1, r6
 8005aa2:	4650      	mov	r0, sl
 8005aa4:	4798      	blx	r3
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d0df      	beq.n	8005a6a <_scanf_i+0x11e>
 8005aaa:	6823      	ldr	r3, [r4, #0]
 8005aac:	05d9      	lsls	r1, r3, #23
 8005aae:	d50d      	bpl.n	8005acc <_scanf_i+0x180>
 8005ab0:	42bd      	cmp	r5, r7
 8005ab2:	d909      	bls.n	8005ac8 <_scanf_i+0x17c>
 8005ab4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8005ab8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005abc:	4632      	mov	r2, r6
 8005abe:	4650      	mov	r0, sl
 8005ac0:	4798      	blx	r3
 8005ac2:	f105 39ff 	add.w	r9, r5, #4294967295
 8005ac6:	464d      	mov	r5, r9
 8005ac8:	42bd      	cmp	r5, r7
 8005aca:	d028      	beq.n	8005b1e <_scanf_i+0x1d2>
 8005acc:	6822      	ldr	r2, [r4, #0]
 8005ace:	f012 0210 	ands.w	r2, r2, #16
 8005ad2:	d113      	bne.n	8005afc <_scanf_i+0x1b0>
 8005ad4:	702a      	strb	r2, [r5, #0]
 8005ad6:	6863      	ldr	r3, [r4, #4]
 8005ad8:	9e01      	ldr	r6, [sp, #4]
 8005ada:	4639      	mov	r1, r7
 8005adc:	4650      	mov	r0, sl
 8005ade:	47b0      	blx	r6
 8005ae0:	f8d8 3000 	ldr.w	r3, [r8]
 8005ae4:	6821      	ldr	r1, [r4, #0]
 8005ae6:	1d1a      	adds	r2, r3, #4
 8005ae8:	f8c8 2000 	str.w	r2, [r8]
 8005aec:	f011 0f20 	tst.w	r1, #32
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	d00f      	beq.n	8005b14 <_scanf_i+0x1c8>
 8005af4:	6018      	str	r0, [r3, #0]
 8005af6:	68e3      	ldr	r3, [r4, #12]
 8005af8:	3301      	adds	r3, #1
 8005afa:	60e3      	str	r3, [r4, #12]
 8005afc:	6923      	ldr	r3, [r4, #16]
 8005afe:	1bed      	subs	r5, r5, r7
 8005b00:	445d      	add	r5, fp
 8005b02:	442b      	add	r3, r5
 8005b04:	6123      	str	r3, [r4, #16]
 8005b06:	2000      	movs	r0, #0
 8005b08:	b007      	add	sp, #28
 8005b0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b0e:	f04f 0b00 	mov.w	fp, #0
 8005b12:	e7ca      	b.n	8005aaa <_scanf_i+0x15e>
 8005b14:	07ca      	lsls	r2, r1, #31
 8005b16:	bf4c      	ite	mi
 8005b18:	8018      	strhmi	r0, [r3, #0]
 8005b1a:	6018      	strpl	r0, [r3, #0]
 8005b1c:	e7eb      	b.n	8005af6 <_scanf_i+0x1aa>
 8005b1e:	2001      	movs	r0, #1
 8005b20:	e7f2      	b.n	8005b08 <_scanf_i+0x1bc>
 8005b22:	bf00      	nop
 8005b24:	08005fa8 	.word	0x08005fa8
 8005b28:	08005e89 	.word	0x08005e89
 8005b2c:	08005da1 	.word	0x08005da1
 8005b30:	08006090 	.word	0x08006090

08005b34 <__sccl>:
 8005b34:	b570      	push	{r4, r5, r6, lr}
 8005b36:	780b      	ldrb	r3, [r1, #0]
 8005b38:	4604      	mov	r4, r0
 8005b3a:	2b5e      	cmp	r3, #94	; 0x5e
 8005b3c:	bf0b      	itete	eq
 8005b3e:	784b      	ldrbeq	r3, [r1, #1]
 8005b40:	1c4a      	addne	r2, r1, #1
 8005b42:	1c8a      	addeq	r2, r1, #2
 8005b44:	2100      	movne	r1, #0
 8005b46:	bf08      	it	eq
 8005b48:	2101      	moveq	r1, #1
 8005b4a:	3801      	subs	r0, #1
 8005b4c:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8005b50:	f800 1f01 	strb.w	r1, [r0, #1]!
 8005b54:	42a8      	cmp	r0, r5
 8005b56:	d1fb      	bne.n	8005b50 <__sccl+0x1c>
 8005b58:	b90b      	cbnz	r3, 8005b5e <__sccl+0x2a>
 8005b5a:	1e50      	subs	r0, r2, #1
 8005b5c:	bd70      	pop	{r4, r5, r6, pc}
 8005b5e:	f081 0101 	eor.w	r1, r1, #1
 8005b62:	54e1      	strb	r1, [r4, r3]
 8005b64:	4610      	mov	r0, r2
 8005b66:	4602      	mov	r2, r0
 8005b68:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005b6c:	2d2d      	cmp	r5, #45	; 0x2d
 8005b6e:	d005      	beq.n	8005b7c <__sccl+0x48>
 8005b70:	2d5d      	cmp	r5, #93	; 0x5d
 8005b72:	d016      	beq.n	8005ba2 <__sccl+0x6e>
 8005b74:	2d00      	cmp	r5, #0
 8005b76:	d0f1      	beq.n	8005b5c <__sccl+0x28>
 8005b78:	462b      	mov	r3, r5
 8005b7a:	e7f2      	b.n	8005b62 <__sccl+0x2e>
 8005b7c:	7846      	ldrb	r6, [r0, #1]
 8005b7e:	2e5d      	cmp	r6, #93	; 0x5d
 8005b80:	d0fa      	beq.n	8005b78 <__sccl+0x44>
 8005b82:	42b3      	cmp	r3, r6
 8005b84:	dcf8      	bgt.n	8005b78 <__sccl+0x44>
 8005b86:	3002      	adds	r0, #2
 8005b88:	461a      	mov	r2, r3
 8005b8a:	3201      	adds	r2, #1
 8005b8c:	4296      	cmp	r6, r2
 8005b8e:	54a1      	strb	r1, [r4, r2]
 8005b90:	dcfb      	bgt.n	8005b8a <__sccl+0x56>
 8005b92:	1af2      	subs	r2, r6, r3
 8005b94:	3a01      	subs	r2, #1
 8005b96:	1c5d      	adds	r5, r3, #1
 8005b98:	42b3      	cmp	r3, r6
 8005b9a:	bfa8      	it	ge
 8005b9c:	2200      	movge	r2, #0
 8005b9e:	18ab      	adds	r3, r5, r2
 8005ba0:	e7e1      	b.n	8005b66 <__sccl+0x32>
 8005ba2:	4610      	mov	r0, r2
 8005ba4:	e7da      	b.n	8005b5c <__sccl+0x28>

08005ba6 <__submore>:
 8005ba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005baa:	460c      	mov	r4, r1
 8005bac:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8005bae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005bb2:	4299      	cmp	r1, r3
 8005bb4:	d11d      	bne.n	8005bf2 <__submore+0x4c>
 8005bb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005bba:	f7ff fc0f 	bl	80053dc <_malloc_r>
 8005bbe:	b918      	cbnz	r0, 8005bc8 <__submore+0x22>
 8005bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8005bc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bc8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bcc:	63a3      	str	r3, [r4, #56]	; 0x38
 8005bce:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8005bd2:	6360      	str	r0, [r4, #52]	; 0x34
 8005bd4:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8005bd8:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8005bdc:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8005be0:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8005be4:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8005be8:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8005bec:	6020      	str	r0, [r4, #0]
 8005bee:	2000      	movs	r0, #0
 8005bf0:	e7e8      	b.n	8005bc4 <__submore+0x1e>
 8005bf2:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8005bf4:	0077      	lsls	r7, r6, #1
 8005bf6:	463a      	mov	r2, r7
 8005bf8:	f000 f820 	bl	8005c3c <_realloc_r>
 8005bfc:	4605      	mov	r5, r0
 8005bfe:	2800      	cmp	r0, #0
 8005c00:	d0de      	beq.n	8005bc0 <__submore+0x1a>
 8005c02:	eb00 0806 	add.w	r8, r0, r6
 8005c06:	4601      	mov	r1, r0
 8005c08:	4632      	mov	r2, r6
 8005c0a:	4640      	mov	r0, r8
 8005c0c:	f7ff fb6c 	bl	80052e8 <memcpy>
 8005c10:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8005c14:	f8c4 8000 	str.w	r8, [r4]
 8005c18:	e7e9      	b.n	8005bee <__submore+0x48>
	...

08005c1c <_sbrk_r>:
 8005c1c:	b538      	push	{r3, r4, r5, lr}
 8005c1e:	4d06      	ldr	r5, [pc, #24]	; (8005c38 <_sbrk_r+0x1c>)
 8005c20:	2300      	movs	r3, #0
 8005c22:	4604      	mov	r4, r0
 8005c24:	4608      	mov	r0, r1
 8005c26:	602b      	str	r3, [r5, #0]
 8005c28:	f7fc f862 	bl	8001cf0 <_sbrk>
 8005c2c:	1c43      	adds	r3, r0, #1
 8005c2e:	d102      	bne.n	8005c36 <_sbrk_r+0x1a>
 8005c30:	682b      	ldr	r3, [r5, #0]
 8005c32:	b103      	cbz	r3, 8005c36 <_sbrk_r+0x1a>
 8005c34:	6023      	str	r3, [r4, #0]
 8005c36:	bd38      	pop	{r3, r4, r5, pc}
 8005c38:	200005e4 	.word	0x200005e4

08005c3c <_realloc_r>:
 8005c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c40:	4680      	mov	r8, r0
 8005c42:	4614      	mov	r4, r2
 8005c44:	460e      	mov	r6, r1
 8005c46:	b921      	cbnz	r1, 8005c52 <_realloc_r+0x16>
 8005c48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c4c:	4611      	mov	r1, r2
 8005c4e:	f7ff bbc5 	b.w	80053dc <_malloc_r>
 8005c52:	b92a      	cbnz	r2, 8005c60 <_realloc_r+0x24>
 8005c54:	f7ff fb56 	bl	8005304 <_free_r>
 8005c58:	4625      	mov	r5, r4
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c60:	f000 f914 	bl	8005e8c <_malloc_usable_size_r>
 8005c64:	4284      	cmp	r4, r0
 8005c66:	4607      	mov	r7, r0
 8005c68:	d802      	bhi.n	8005c70 <_realloc_r+0x34>
 8005c6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c6e:	d812      	bhi.n	8005c96 <_realloc_r+0x5a>
 8005c70:	4621      	mov	r1, r4
 8005c72:	4640      	mov	r0, r8
 8005c74:	f7ff fbb2 	bl	80053dc <_malloc_r>
 8005c78:	4605      	mov	r5, r0
 8005c7a:	2800      	cmp	r0, #0
 8005c7c:	d0ed      	beq.n	8005c5a <_realloc_r+0x1e>
 8005c7e:	42bc      	cmp	r4, r7
 8005c80:	4622      	mov	r2, r4
 8005c82:	4631      	mov	r1, r6
 8005c84:	bf28      	it	cs
 8005c86:	463a      	movcs	r2, r7
 8005c88:	f7ff fb2e 	bl	80052e8 <memcpy>
 8005c8c:	4631      	mov	r1, r6
 8005c8e:	4640      	mov	r0, r8
 8005c90:	f7ff fb38 	bl	8005304 <_free_r>
 8005c94:	e7e1      	b.n	8005c5a <_realloc_r+0x1e>
 8005c96:	4635      	mov	r5, r6
 8005c98:	e7df      	b.n	8005c5a <_realloc_r+0x1e>
	...

08005c9c <_strtol_l.constprop.0>:
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ca2:	d001      	beq.n	8005ca8 <_strtol_l.constprop.0+0xc>
 8005ca4:	2b24      	cmp	r3, #36	; 0x24
 8005ca6:	d906      	bls.n	8005cb6 <_strtol_l.constprop.0+0x1a>
 8005ca8:	f7ff faf2 	bl	8005290 <__errno>
 8005cac:	2316      	movs	r3, #22
 8005cae:	6003      	str	r3, [r0, #0]
 8005cb0:	2000      	movs	r0, #0
 8005cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cb6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005d9c <_strtol_l.constprop.0+0x100>
 8005cba:	460d      	mov	r5, r1
 8005cbc:	462e      	mov	r6, r5
 8005cbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005cc2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8005cc6:	f017 0708 	ands.w	r7, r7, #8
 8005cca:	d1f7      	bne.n	8005cbc <_strtol_l.constprop.0+0x20>
 8005ccc:	2c2d      	cmp	r4, #45	; 0x2d
 8005cce:	d132      	bne.n	8005d36 <_strtol_l.constprop.0+0x9a>
 8005cd0:	782c      	ldrb	r4, [r5, #0]
 8005cd2:	2701      	movs	r7, #1
 8005cd4:	1cb5      	adds	r5, r6, #2
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d05b      	beq.n	8005d92 <_strtol_l.constprop.0+0xf6>
 8005cda:	2b10      	cmp	r3, #16
 8005cdc:	d109      	bne.n	8005cf2 <_strtol_l.constprop.0+0x56>
 8005cde:	2c30      	cmp	r4, #48	; 0x30
 8005ce0:	d107      	bne.n	8005cf2 <_strtol_l.constprop.0+0x56>
 8005ce2:	782c      	ldrb	r4, [r5, #0]
 8005ce4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005ce8:	2c58      	cmp	r4, #88	; 0x58
 8005cea:	d14d      	bne.n	8005d88 <_strtol_l.constprop.0+0xec>
 8005cec:	786c      	ldrb	r4, [r5, #1]
 8005cee:	2310      	movs	r3, #16
 8005cf0:	3502      	adds	r5, #2
 8005cf2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005cf6:	f108 38ff 	add.w	r8, r8, #4294967295
 8005cfa:	f04f 0e00 	mov.w	lr, #0
 8005cfe:	fbb8 f9f3 	udiv	r9, r8, r3
 8005d02:	4676      	mov	r6, lr
 8005d04:	fb03 8a19 	mls	sl, r3, r9, r8
 8005d08:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005d0c:	f1bc 0f09 	cmp.w	ip, #9
 8005d10:	d816      	bhi.n	8005d40 <_strtol_l.constprop.0+0xa4>
 8005d12:	4664      	mov	r4, ip
 8005d14:	42a3      	cmp	r3, r4
 8005d16:	dd24      	ble.n	8005d62 <_strtol_l.constprop.0+0xc6>
 8005d18:	f1be 3fff 	cmp.w	lr, #4294967295
 8005d1c:	d008      	beq.n	8005d30 <_strtol_l.constprop.0+0x94>
 8005d1e:	45b1      	cmp	r9, r6
 8005d20:	d31c      	bcc.n	8005d5c <_strtol_l.constprop.0+0xc0>
 8005d22:	d101      	bne.n	8005d28 <_strtol_l.constprop.0+0x8c>
 8005d24:	45a2      	cmp	sl, r4
 8005d26:	db19      	blt.n	8005d5c <_strtol_l.constprop.0+0xc0>
 8005d28:	fb06 4603 	mla	r6, r6, r3, r4
 8005d2c:	f04f 0e01 	mov.w	lr, #1
 8005d30:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d34:	e7e8      	b.n	8005d08 <_strtol_l.constprop.0+0x6c>
 8005d36:	2c2b      	cmp	r4, #43	; 0x2b
 8005d38:	bf04      	itt	eq
 8005d3a:	782c      	ldrbeq	r4, [r5, #0]
 8005d3c:	1cb5      	addeq	r5, r6, #2
 8005d3e:	e7ca      	b.n	8005cd6 <_strtol_l.constprop.0+0x3a>
 8005d40:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005d44:	f1bc 0f19 	cmp.w	ip, #25
 8005d48:	d801      	bhi.n	8005d4e <_strtol_l.constprop.0+0xb2>
 8005d4a:	3c37      	subs	r4, #55	; 0x37
 8005d4c:	e7e2      	b.n	8005d14 <_strtol_l.constprop.0+0x78>
 8005d4e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005d52:	f1bc 0f19 	cmp.w	ip, #25
 8005d56:	d804      	bhi.n	8005d62 <_strtol_l.constprop.0+0xc6>
 8005d58:	3c57      	subs	r4, #87	; 0x57
 8005d5a:	e7db      	b.n	8005d14 <_strtol_l.constprop.0+0x78>
 8005d5c:	f04f 3eff 	mov.w	lr, #4294967295
 8005d60:	e7e6      	b.n	8005d30 <_strtol_l.constprop.0+0x94>
 8005d62:	f1be 3fff 	cmp.w	lr, #4294967295
 8005d66:	d105      	bne.n	8005d74 <_strtol_l.constprop.0+0xd8>
 8005d68:	2322      	movs	r3, #34	; 0x22
 8005d6a:	6003      	str	r3, [r0, #0]
 8005d6c:	4646      	mov	r6, r8
 8005d6e:	b942      	cbnz	r2, 8005d82 <_strtol_l.constprop.0+0xe6>
 8005d70:	4630      	mov	r0, r6
 8005d72:	e79e      	b.n	8005cb2 <_strtol_l.constprop.0+0x16>
 8005d74:	b107      	cbz	r7, 8005d78 <_strtol_l.constprop.0+0xdc>
 8005d76:	4276      	negs	r6, r6
 8005d78:	2a00      	cmp	r2, #0
 8005d7a:	d0f9      	beq.n	8005d70 <_strtol_l.constprop.0+0xd4>
 8005d7c:	f1be 0f00 	cmp.w	lr, #0
 8005d80:	d000      	beq.n	8005d84 <_strtol_l.constprop.0+0xe8>
 8005d82:	1e69      	subs	r1, r5, #1
 8005d84:	6011      	str	r1, [r2, #0]
 8005d86:	e7f3      	b.n	8005d70 <_strtol_l.constprop.0+0xd4>
 8005d88:	2430      	movs	r4, #48	; 0x30
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d1b1      	bne.n	8005cf2 <_strtol_l.constprop.0+0x56>
 8005d8e:	2308      	movs	r3, #8
 8005d90:	e7af      	b.n	8005cf2 <_strtol_l.constprop.0+0x56>
 8005d92:	2c30      	cmp	r4, #48	; 0x30
 8005d94:	d0a5      	beq.n	8005ce2 <_strtol_l.constprop.0+0x46>
 8005d96:	230a      	movs	r3, #10
 8005d98:	e7ab      	b.n	8005cf2 <_strtol_l.constprop.0+0x56>
 8005d9a:	bf00      	nop
 8005d9c:	0800609c 	.word	0x0800609c

08005da0 <_strtol_r>:
 8005da0:	f7ff bf7c 	b.w	8005c9c <_strtol_l.constprop.0>

08005da4 <_strtoul_l.constprop.0>:
 8005da4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005da8:	4f36      	ldr	r7, [pc, #216]	; (8005e84 <_strtoul_l.constprop.0+0xe0>)
 8005daa:	4686      	mov	lr, r0
 8005dac:	460d      	mov	r5, r1
 8005dae:	4628      	mov	r0, r5
 8005db0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005db4:	5d3e      	ldrb	r6, [r7, r4]
 8005db6:	f016 0608 	ands.w	r6, r6, #8
 8005dba:	d1f8      	bne.n	8005dae <_strtoul_l.constprop.0+0xa>
 8005dbc:	2c2d      	cmp	r4, #45	; 0x2d
 8005dbe:	d130      	bne.n	8005e22 <_strtoul_l.constprop.0+0x7e>
 8005dc0:	782c      	ldrb	r4, [r5, #0]
 8005dc2:	2601      	movs	r6, #1
 8005dc4:	1c85      	adds	r5, r0, #2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d057      	beq.n	8005e7a <_strtoul_l.constprop.0+0xd6>
 8005dca:	2b10      	cmp	r3, #16
 8005dcc:	d109      	bne.n	8005de2 <_strtoul_l.constprop.0+0x3e>
 8005dce:	2c30      	cmp	r4, #48	; 0x30
 8005dd0:	d107      	bne.n	8005de2 <_strtoul_l.constprop.0+0x3e>
 8005dd2:	7828      	ldrb	r0, [r5, #0]
 8005dd4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8005dd8:	2858      	cmp	r0, #88	; 0x58
 8005dda:	d149      	bne.n	8005e70 <_strtoul_l.constprop.0+0xcc>
 8005ddc:	786c      	ldrb	r4, [r5, #1]
 8005dde:	2310      	movs	r3, #16
 8005de0:	3502      	adds	r5, #2
 8005de2:	f04f 38ff 	mov.w	r8, #4294967295
 8005de6:	2700      	movs	r7, #0
 8005de8:	fbb8 f8f3 	udiv	r8, r8, r3
 8005dec:	fb03 f908 	mul.w	r9, r3, r8
 8005df0:	ea6f 0909 	mvn.w	r9, r9
 8005df4:	4638      	mov	r0, r7
 8005df6:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005dfa:	f1bc 0f09 	cmp.w	ip, #9
 8005dfe:	d815      	bhi.n	8005e2c <_strtoul_l.constprop.0+0x88>
 8005e00:	4664      	mov	r4, ip
 8005e02:	42a3      	cmp	r3, r4
 8005e04:	dd23      	ble.n	8005e4e <_strtoul_l.constprop.0+0xaa>
 8005e06:	f1b7 3fff 	cmp.w	r7, #4294967295
 8005e0a:	d007      	beq.n	8005e1c <_strtoul_l.constprop.0+0x78>
 8005e0c:	4580      	cmp	r8, r0
 8005e0e:	d31b      	bcc.n	8005e48 <_strtoul_l.constprop.0+0xa4>
 8005e10:	d101      	bne.n	8005e16 <_strtoul_l.constprop.0+0x72>
 8005e12:	45a1      	cmp	r9, r4
 8005e14:	db18      	blt.n	8005e48 <_strtoul_l.constprop.0+0xa4>
 8005e16:	fb00 4003 	mla	r0, r0, r3, r4
 8005e1a:	2701      	movs	r7, #1
 8005e1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e20:	e7e9      	b.n	8005df6 <_strtoul_l.constprop.0+0x52>
 8005e22:	2c2b      	cmp	r4, #43	; 0x2b
 8005e24:	bf04      	itt	eq
 8005e26:	782c      	ldrbeq	r4, [r5, #0]
 8005e28:	1c85      	addeq	r5, r0, #2
 8005e2a:	e7cc      	b.n	8005dc6 <_strtoul_l.constprop.0+0x22>
 8005e2c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005e30:	f1bc 0f19 	cmp.w	ip, #25
 8005e34:	d801      	bhi.n	8005e3a <_strtoul_l.constprop.0+0x96>
 8005e36:	3c37      	subs	r4, #55	; 0x37
 8005e38:	e7e3      	b.n	8005e02 <_strtoul_l.constprop.0+0x5e>
 8005e3a:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005e3e:	f1bc 0f19 	cmp.w	ip, #25
 8005e42:	d804      	bhi.n	8005e4e <_strtoul_l.constprop.0+0xaa>
 8005e44:	3c57      	subs	r4, #87	; 0x57
 8005e46:	e7dc      	b.n	8005e02 <_strtoul_l.constprop.0+0x5e>
 8005e48:	f04f 37ff 	mov.w	r7, #4294967295
 8005e4c:	e7e6      	b.n	8005e1c <_strtoul_l.constprop.0+0x78>
 8005e4e:	1c7b      	adds	r3, r7, #1
 8005e50:	d106      	bne.n	8005e60 <_strtoul_l.constprop.0+0xbc>
 8005e52:	2322      	movs	r3, #34	; 0x22
 8005e54:	f8ce 3000 	str.w	r3, [lr]
 8005e58:	4638      	mov	r0, r7
 8005e5a:	b932      	cbnz	r2, 8005e6a <_strtoul_l.constprop.0+0xc6>
 8005e5c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e60:	b106      	cbz	r6, 8005e64 <_strtoul_l.constprop.0+0xc0>
 8005e62:	4240      	negs	r0, r0
 8005e64:	2a00      	cmp	r2, #0
 8005e66:	d0f9      	beq.n	8005e5c <_strtoul_l.constprop.0+0xb8>
 8005e68:	b107      	cbz	r7, 8005e6c <_strtoul_l.constprop.0+0xc8>
 8005e6a:	1e69      	subs	r1, r5, #1
 8005e6c:	6011      	str	r1, [r2, #0]
 8005e6e:	e7f5      	b.n	8005e5c <_strtoul_l.constprop.0+0xb8>
 8005e70:	2430      	movs	r4, #48	; 0x30
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d1b5      	bne.n	8005de2 <_strtoul_l.constprop.0+0x3e>
 8005e76:	2308      	movs	r3, #8
 8005e78:	e7b3      	b.n	8005de2 <_strtoul_l.constprop.0+0x3e>
 8005e7a:	2c30      	cmp	r4, #48	; 0x30
 8005e7c:	d0a9      	beq.n	8005dd2 <_strtoul_l.constprop.0+0x2e>
 8005e7e:	230a      	movs	r3, #10
 8005e80:	e7af      	b.n	8005de2 <_strtoul_l.constprop.0+0x3e>
 8005e82:	bf00      	nop
 8005e84:	0800609c 	.word	0x0800609c

08005e88 <_strtoul_r>:
 8005e88:	f7ff bf8c 	b.w	8005da4 <_strtoul_l.constprop.0>

08005e8c <_malloc_usable_size_r>:
 8005e8c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e90:	1f18      	subs	r0, r3, #4
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	bfbc      	itt	lt
 8005e96:	580b      	ldrlt	r3, [r1, r0]
 8005e98:	18c0      	addlt	r0, r0, r3
 8005e9a:	4770      	bx	lr

08005e9c <_init>:
 8005e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e9e:	bf00      	nop
 8005ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ea2:	bc08      	pop	{r3}
 8005ea4:	469e      	mov	lr, r3
 8005ea6:	4770      	bx	lr

08005ea8 <_fini>:
 8005ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eaa:	bf00      	nop
 8005eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eae:	bc08      	pop	{r3}
 8005eb0:	469e      	mov	lr, r3
 8005eb2:	4770      	bx	lr
