// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "03/25/2016 23:13:07"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          SerialtoSPI
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module SerialtoSPI_vlg_vec_tst();
// constants                                           
// general purpose registers
reg [4:0] ADDR;
reg [7:0] BYTEIN;
reg LOAD;
reg READ;
reg RESET;
reg RTS;
// wires                                               
wire CTS;
wire FULL;
wire [7:0] OUTPUT;

// assign statements (if any)                          
SerialtoSPI i1 (
// port map - connection between master ports and signals/registers   
	.ADDR(ADDR),
	.BYTEIN(BYTEIN),
	.CTS(CTS),
	.FULL(FULL),
	.LOAD(LOAD),
	.\OUTPUT (OUTPUT),
	.READ(READ),
	.RESET(RESET),
	.RTS(RTS)
);
initial 
begin 
#1000000 $finish;
end 
// ADDR[ 4 ]
initial
begin
	ADDR[4] = 1'b0;
end 
// ADDR[ 3 ]
initial
begin
	ADDR[3] = 1'b0;
end 
// ADDR[ 2 ]
initial
begin
	ADDR[2] = 1'b0;
	ADDR[2] = #530000 1'b1;
	ADDR[2] = #40000 1'b0;
end 
// ADDR[ 1 ]
initial
begin
	ADDR[1] = 1'b0;
end 
// ADDR[ 0 ]
initial
begin
	ADDR[0] = 1'b0;
	ADDR[0] = #530000 1'b1;
	ADDR[0] = #40000 1'b0;
end 
// BYTEIN[ 7 ]
initial
begin
	BYTEIN[7] = 1'b1;
	BYTEIN[7] = #30000 1'b0;
	BYTEIN[7] = #50000 1'b1;
	BYTEIN[7] = #30000 1'b0;
	BYTEIN[7] = #70000 1'b1;
end 
// BYTEIN[ 6 ]
initial
begin
	BYTEIN[6] = 1'b0;
	BYTEIN[6] = #80000 1'b1;
	BYTEIN[6] = #30000 1'b0;
end 
// BYTEIN[ 5 ]
initial
begin
	BYTEIN[5] = 1'b1;
	BYTEIN[5] = #30000 1'b0;
	BYTEIN[5] = #50000 1'b1;
	BYTEIN[5] = #30000 1'b0;
	BYTEIN[5] = #70000 1'b1;
end 
// BYTEIN[ 4 ]
initial
begin
	BYTEIN[4] = 1'b0;
	BYTEIN[4] = #80000 1'b1;
	BYTEIN[4] = #30000 1'b0;
end 
// BYTEIN[ 3 ]
initial
begin
	BYTEIN[3] = 1'b1;
	BYTEIN[3] = #30000 1'b0;
	BYTEIN[3] = #50000 1'b1;
	BYTEIN[3] = #30000 1'b0;
	BYTEIN[3] = #70000 1'b1;
end 
// BYTEIN[ 2 ]
initial
begin
	BYTEIN[2] = 1'b0;
	BYTEIN[2] = #80000 1'b1;
	BYTEIN[2] = #30000 1'b0;
end 
// BYTEIN[ 1 ]
initial
begin
	BYTEIN[1] = 1'b1;
	BYTEIN[1] = #30000 1'b0;
	BYTEIN[1] = #50000 1'b1;
	BYTEIN[1] = #30000 1'b0;
	BYTEIN[1] = #70000 1'b1;
end 
// BYTEIN[ 0 ]
initial
begin
	BYTEIN[0] = 1'b0;
end 

// LOAD
initial
begin
	repeat(33)
	begin
		LOAD = 1'b0;
		LOAD = #7500 1'b1;
		# 7500;
	end
	LOAD = 1'b0;
end 

// READ
initial
begin
	READ = 1'b0;
	READ = #520000 1'b1;
	READ = #10000 1'b0;
	READ = #20000 1'b1;
	READ = #10000 1'b0;
end 

// RESET
initial
begin
	RESET = 1'b1;
	RESET = #630000 1'b0;
	RESET = #10000 1'b1;
end 
endmodule

