#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Apr 30 14:32:13 2024
# Process ID: 9304
# Current directory: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard
# Command line: vivado.exe -mode tcl -source ./run_core_uart_wrapper_zedboard.tcl
# Log file: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/vivado.log
# Journal file: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard\vivado.jou
# Running On: WORKSTATION, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16794 MB
#-----------------------------------------------------------
source ./run_core_uart_wrapper_zedboard.tcl
# set name_board     zedboard
# set name_dut       core_uart
# set name_project   ${name_dut}_wrapper_${name_board}
# set name_part      xc7z020clg484-3
# set name_language  vhdl
# set name_top_level     ${name_dut}_wrapper_${name_board}
# set name_bench     bch_${name_dut}_wrapper_${name_board}
# set dir_bitstream ./bitstream
# set dir_reports   ./reports
# file mkdir ${dir_bitstream}
# file mkdir ${dir_reports}
# create_project -force -name ${name_project}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard'
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 393.000 ; gain = 62.855
# read_ip ./../../sources/ip/ip_mmcm/ip_mmcm.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Applications/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Vivado 12-13650] The IP file 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in 'c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# add_files -fileset sources_1 {
# 		    ./../../sources/package/pkg_gen_heartbeat.vhd
# 		    ./../../sources/package/pkg_core_uart_rx.vhd
# 		    ./../../sources/package/pkg_core_uart_tx.vhd
#             ./../../sources/package/pkg_core_uart_wrapper_zedboard.vhd
#         }
# add_files -fileset sources_1 {
# 		    ./../../sources/design/gen_heartbeat.vhd
#             ./../../sources/design/core_uart_rx.vhd
#             ./../../sources/design/core_uart_tx.vhd
#             ./../../sources/design/core_uart.vhd
# 	        ./../../sources/design/core_uart_wrapper_zedboard.vhd
#         }
# add_files -fileset sim_1 {
#             ./../../sources/package/pkg_mgt_file.vhd
# 		    ./../../sources/package/pkg_gen_heartbeat.vhd
# 		    ./../../sources/package/pkg_core_uart_rx.vhd
# 		    ./../../sources/package/pkg_core_uart_tx.vhd
# 		    ./../../sources/package/pkg_core_uart_wrapper_zedboard.vhd
#         }
# add_files -fileset sources_1 {
# 		    ./../../sources/design/gen_heartbeat.vhd
#             ./../../sources/design/core_uart_rx.vhd
#             ./../../sources/design/core_uart_tx.vhd
#             ./../../sources/design/core_uart.vhd
# 	        ./../../sources/design/core_uart_wrapper_zedboard.vhd
#         }
WARNING: [filemgmt 56-12] File 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/gen_heartbeat.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -fileset sim_1 {
#             ./../../sources/bench/bch_core_uart_wrapper_zedboard.vhd
#         }
# add_files -fileset constrs_1 {
#             ./../../constraints/pinout_zedboard.xdc
#         }
# set_property top ${name_top_level} [get_filesets sources_1]
# set_property top ${name_bench}     [get_filesets sim_1]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set_property target_language ${name_language} [current_project]
# set_property part            ${name_part}     [current_project]
# synth_design -directive        PerformanceOptimized \
# 			     -fsm_extraction   one_hot              \
# 			     -resource_sharing off                  \
# 			     -incremental_mode aggressive           \
# 			     -retiming                              \
# 			     -debug_log                             \
# 			     -verbose
Command: synth_design -directive PerformanceOptimized -fsm_extraction one_hot -resource_sharing off -incremental_mode aggressive -retiming -debug_log -verbose
Starting synth_design
Using part: xc7z020clg484-3
Top: core_uart_wrapper_zedboard
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13076
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Applications/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1245.340 ; gain = 406.762
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'core_uart_wrapper_zedboard' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:77]
INFO: [Synth 8-3491] module 'ip_mmcm' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/.Xil/Vivado-9304-WORKSTATION/realtime/ip_mmcm_stub.vhdl:5' bound to instance 'inst_ip_mmcm' of component 'ip_mmcm' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:205]
INFO: [Synth 8-638] synthesizing module 'ip_mmcm' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/.Xil/Vivado-9304-WORKSTATION/realtime/ip_mmcm_stub.vhdl:15]
	Module component__gen_heartbeat : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module component__gen_heartbeat : Parameter g_clk_o_freq bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'gen_heartbeat' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/gen_heartbeat.vhd:53' bound to instance 'inst_gen_heartbeat' of component 'gen_heartbeat' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:216]
INFO: [Synth 8-638] synthesizing module 'gen_heartbeat' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/gen_heartbeat.vhd:70]
	Module gen_heartbeat : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module gen_heartbeat : Parameter g_clk_o_freq bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'gen_heartbeat' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/gen_heartbeat.vhd:70]
	Module component__core_uart : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module component__core_uart : Parameter g_baud bound to: 115200 - type: integer 
	Module component__core_uart : Parameter g_data_length bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'core_uart' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd:47' bound to instance 'inst_core_uart' of component 'core_uart' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:231]
INFO: [Synth 8-638] synthesizing module 'core_uart' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd:77]
	Module core_uart : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module core_uart : Parameter g_baud bound to: 115200 - type: integer 
	Module core_uart : Parameter g_data_length bound to: 8 - type: integer 
	Module component__core_uart_tx : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module component__core_uart_tx : Parameter g_baud bound to: 115200 - type: integer 
	Module component__core_uart_tx : Parameter g_data_length bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'core_uart_tx' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd:53' bound to instance 'inst_core_uart_tx' of component 'core_uart_tx' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd:159]
INFO: [Synth 8-638] synthesizing module 'core_uart_tx' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd:75]
	Module core_uart_tx : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module core_uart_tx : Parameter g_baud bound to: 115200 - type: integer 
	Module core_uart_tx : Parameter g_data_length bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'core_uart_tx' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd:75]
	Module component__core_uart_rx : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module component__core_uart_rx : Parameter g_baud bound to: 115200 - type: integer 
	Module component__core_uart_rx : Parameter g_data_length bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'core_uart_rx' declared at 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd:53' bound to instance 'inst_core_uart_rx' of component 'core_uart_rx' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd:179]
INFO: [Synth 8-638] synthesizing module 'core_uart_rx' [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd:75]
	Module core_uart_rx : Parameter g_clk_i_freq bound to: 100000000 - type: integer 
	Module core_uart_rx : Parameter g_baud bound to: 115200 - type: integer 
	Module core_uart_rx : Parameter g_data_length bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'core_uart_rx' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'core_uart' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'core_uart_wrapper_zedboard' (0#1) [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:77]
INFO: [Synth 8-7261] Parallel RTL Optimization Phase 1 criteria is not met
WARNING: [Synth 8-3848] Net s_dut_i_tx_data in module/entity core_uart_wrapper_zedboard does not have driver. [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd:158]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.730 ; gain = 502.152
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.730 ; gain = 502.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1340.730 ; gain = 502.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1340.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc] for cell 'inst_ip_mmcm'
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc] for cell 'inst_ip_mmcm'
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/core_uart_wrapper_zedboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/core_uart_wrapper_zedboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1444.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1444.043 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy aggressive
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Applications/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for OSC_100M. (constraint file  {c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for OSC_100M. (constraint file  {c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm/ip_mmcm_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for inst_ip_mmcm. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 's_fsm_main_reg' in module 'core_uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 's_fsm_main_reg' in module 'core_uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     state_fsm_main_idle |                             0001 |                               00
    state_fsm_main_start |                             0010 |                               01
     state_fsm_main_data |                             0100 |                               10
     state_fsm_main_stop |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_fsm_main_reg' using encoding 'one-hot' in module 'core_uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     state_fsm_main_idle |                             0001 |                               00
    state_fsm_main_start |                             0010 |                               01
     state_fsm_main_data |                             0100 |                               10
     state_fsm_main_stop |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_fsm_main_reg' using encoding 'one-hot' in module 'core_uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 16    
	   8 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component detection 
Module core_uart_wrapper_zedboard 
File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd 
Found Register "s_error_tx_reg" of size 1-bit
Found Register "s_error_rx_reg" of size 1-bit
Module gen_heartbeat 
File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/gen_heartbeat.vhd 
Found Adder "s_cnt0" of operand size {<const>, 26 Bit} at Line:121
Found Register "s_cnt_reg" of size 26-bit
Found Register "s_alive_reg" of size 1-bit
Module core_uart_tx 
File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd 
Found Adder "s_cnt_clk0" of operand size {<const>, 10 Bit} at Line:164
Found Register "s_cnt_clk_reg" of size 10-bit
Found Register "s_data_reg_reg" of size 8-bit
Found Adder "s_cnt_bit0" of operand size {<const>, 3 Bit} at Line:177
Found Register "s_cnt_bit_reg" of size 3-bit
Found Register "s_ready_reg" of size 1-bit
Found Register "s_done_reg" of size 1-bit
Found Register "s_tx_reg" of size 1-bit
Module core_uart_rx 
File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd 
Found Register "s_cnt_tick_reg" of size 4-bit
Found Adder "s_cnt_baud_rate0" of operand size {<const>, 6 Bit} at Line:152
Found Register "s_cnt_baud_rate_reg" of size 6-bit
Found Register "s_tick_reg" of size 1-bit
Found Register "s_rx_meta_reg" of size 1-bit
Found Register "s_rx_sync_reg" of size 1-bit
Found Adder "s_cnt_bit0" of operand size {<const>, 3 Bit} at Line:218
Found Register "s_cnt_bit_reg" of size 3-bit
Found Adder "s_cnt_tick0" of operand size {<const>, 4 Bit} at Line:202
Found Register "s_data_en_reg" of size 1-bit
Found Register "s_data_reg_reg" of size 8-bit
Found Register "s_data_reg" of size 8-bit
Found Register "s_ready_reg" of size 1-bit
Found Register "s_done_reg" of size 1-bit
Hierarchical RTL Component report 
Module core_uart_wrapper_zedboard 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input    1 Bit        Muxes := 2     
Module gen_heartbeat 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
Module core_uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 8     
Module core_uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_core_uart/inst_core_uart_tx/s_data_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 's_error_rx_reg' (FDC) to 's_error_tx_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s_error_tx_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[0] along load instance inst_gen_heartbeat/s_cnt0_carry
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[1] along load instance inst_gen_heartbeat/s_cnt0_carry
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[2] along load instance inst_gen_heartbeat/s_cnt0_carry
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[3] along load instance inst_gen_heartbeat/s_cnt0_carry
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[4] along load instance inst_gen_heartbeat/s_cnt0_carry
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[16] along load instance inst_gen_heartbeat/s_cnt0_carry__2
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[15] along load instance inst_gen_heartbeat/s_cnt0_carry__2
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[14] along load instance inst_gen_heartbeat/s_cnt0_carry__2
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[13] along load instance inst_gen_heartbeat/s_cnt0_carry__2
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[12] along load instance inst_gen_heartbeat/s_cnt0_carry__1
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[11] along load instance inst_gen_heartbeat/s_cnt0_carry__1
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[10] along load instance inst_gen_heartbeat/s_cnt0_carry__1
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[9] along load instance inst_gen_heartbeat/s_cnt0_carry__1
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[8] along load instance inst_gen_heartbeat/s_cnt0_carry__0
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[7] along load instance inst_gen_heartbeat/s_cnt0_carry__0
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[6] along load instance inst_gen_heartbeat/s_cnt0_carry__0
RETIMING: forward move fails for register inst_gen_heartbeat/s_cnt_reg[5] along load instance inst_gen_heartbeat/s_cnt0_carry__0
INFO: [Synth 8-5816] Retiming module `core_uart_wrapper_zedboard`
	Numbers of forward move = 0, and backward move = 0


INFO: [Synth 8-5816] Retiming module `core_uart_wrapper_zedboard' done


---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ip_mmcm       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |ip_mmcm_bbox_0 |     1|
|2     |CARRY4         |     7|
|3     |LUT1           |     4|
|4     |LUT2           |    31|
|5     |LUT3           |    16|
|6     |LUT4           |    13|
|7     |LUT5           |    10|
|8     |LUT6           |    20|
|9     |FDCE           |    64|
|10    |FDPE           |     6|
|11    |FDRE           |     7|
|12    |IBUF           |     3|
|13    |OBUF           |     9|
+------+---------------+------+

Report Instance Areas: 
+------+----------------------+--------------+------+
|      |Instance              |Module        |Cells |
+------+----------------------+--------------+------+
|1     |top                   |              |   192|
|2     |  inst_core_uart      |core_uart     |   110|
|3     |    inst_core_uart_rx |core_uart_rx  |    49|
|4     |    inst_core_uart_tx |core_uart_tx  |    61|
|5     |  inst_gen_heartbeat  |gen_heartbeat |    68|
+------+----------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.043 ; gain = 605.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1444.043 ; gain = 502.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1444.043 ; gain = 605.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.dcp' for cell 'inst_ip_mmcm'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1444.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm_board.xdc] for cell 'inst_ip_mmcm/inst'
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm_board.xdc] for cell 'inst_ip_mmcm/inst'
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.xdc] for cell 'inst_ip_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.xdc:57]
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.xdc] for cell 'inst_ip_mmcm/inst'
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:30]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:31]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:48]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:49]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1881.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 30595918
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 2 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1881.496 ; gain = 1446.180
# launch_runs  impl_1 -to_step write_bitstream
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.xci' is already up-to-date
[Tue Apr 30 14:32:59 2024] Launched synth_1...
Run output will be captured here: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/synth_1/runme.log
[Tue Apr 30 14:32:59 2024] Launched impl_1...
Run output will be captured here: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/runme.log
# wait_on_runs impl_1
[Tue Apr 30 14:32:59 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log core_uart_wrapper_zedboard.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source core_uart_wrapper_zedboard.tcl -notrace



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source core_uart_wrapper_zedboard.tcl -notrace
Command: link_design -top core_uart_wrapper_zedboard -part xc7z020clg484-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.dcp' for cell 'inst_ip_mmcm'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 849.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm_board.xdc] for cell 'inst_ip_mmcm/inst'
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm_board.xdc] for cell 'inst_ip_mmcm/inst'
Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.xdc] for cell 'inst_ip_mmcm/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1537.445 ; gain = 567.164
Finished Parsing XDC File [c:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.xdc] for cell 'inst_ip_mmcm/inst'
Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:30]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:31]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:48]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc:49]
Finished Parsing XDC File [C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/constraints/pinout_zedboard.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1537.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1537.445 ; gain = 1105.770
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.951 . Memory (MB): peak = 1537.445 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f7e9535f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1557.340 ; gain = 19.895

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f7e9535f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f7e9535f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f3cdd95e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f3cdd95e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f3cdd95e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1f3cdd95e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.770 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 15ab4a12d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1879.770 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15ab4a12d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1879.770 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15ab4a12d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.770 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.770 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15ab4a12d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file core_uart_wrapper_zedboard_drc_opted.rpt -pb core_uart_wrapper_zedboard_drc_opted.pb -rpx core_uart_wrapper_zedboard_drc_opted.rpx
Command: report_drc -file core_uart_wrapper_zedboard_drc_opted.rpt -pb core_uart_wrapper_zedboard_drc_opted.pb -rpx core_uart_wrapper_zedboard_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eaf6df35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1879.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 105804546

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19fc9a7b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.209 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19fc9a7b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19fc9a7b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.213 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1554e7119

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1554e7119

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.315 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1554e7119

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.322 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1426277c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1426277c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.358 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1426277c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 156c1eaea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 156c1eaea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 156c1eaea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e4d67089

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.943 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 7 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3 nets or LUTs. Breaked 0 LUT, combined 3 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1879.770 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              3  |                     3  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              3  |                     3  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1580c0b82

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 10654d96e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10654d96e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1000d1c1e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1416fd2fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ce6e412c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: b416ba7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 194043ca6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: eaca2d48

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 9054a6d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 9054a6d6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10ef35515

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.077 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12d3879ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14f7d2a60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 10ef35515

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.077. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12d09dc52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 12d09dc52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12d09dc52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12d09dc52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 12d09dc52

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1879.770 ; gain = 0.000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 137b53a0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000
Ending Placer Task | Checksum: ea6ac621

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file core_uart_wrapper_zedboard_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1879.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file core_uart_wrapper_zedboard_utilization_placed.rpt -pb core_uart_wrapper_zedboard_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file core_uart_wrapper_zedboard_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1879.770 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1882.219 ; gain = 2.449
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1900.102 ; gain = 17.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 51789d20 ConstDB: 0 ShapeSum: 98f22901 RouteDB: 0
Post Restoration Checksum: NetGraph: 232353d1 NumContArr: 608630f Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 292bb6e0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1992.375 ; gain = 83.109

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 292bb6e0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1999.461 ; gain = 90.195

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 292bb6e0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1999.461 ; gain = 90.195
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11e7e7438

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2009.160 ; gain = 99.895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.060  | TNS=0.000  | WHS=-0.141 | THS=-3.135 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 127
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 127
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17002d50b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 17002d50b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691
Phase 3 Initial Routing | Checksum: a5baebef

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.468  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b1e0f145

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691
Phase 4 Rip-up And Reroute | Checksum: 1b1e0f145

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b1e0f145

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b1e0f145

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691
Phase 5 Delay and Skew Optimization | Checksum: 1b1e0f145

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 11b8b15a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.589  | TNS=0.000  | WHS=0.175  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 11b8b15a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691
Phase 6 Post Hold Fix | Checksum: 11b8b15a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0327742 %
  Global Horizontal Routing Utilization  = 0.020622 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19b88ec3d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19b88ec3d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 137484367

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.589  | TNS=0.000  | WHS=0.175  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 137484367

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2010.957 ; gain = 101.691

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2010.957 ; gain = 110.855
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2020.629 ; gain = 9.672
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file core_uart_wrapper_zedboard_drc_routed.rpt -pb core_uart_wrapper_zedboard_drc_routed.pb -rpx core_uart_wrapper_zedboard_drc_routed.rpx
Command: report_drc -file core_uart_wrapper_zedboard_drc_routed.rpt -pb core_uart_wrapper_zedboard_drc_routed.pb -rpx core_uart_wrapper_zedboard_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file core_uart_wrapper_zedboard_methodology_drc_routed.rpt -pb core_uart_wrapper_zedboard_methodology_drc_routed.pb -rpx core_uart_wrapper_zedboard_methodology_drc_routed.rpx
Command: report_methodology -file core_uart_wrapper_zedboard_methodology_drc_routed.rpt -pb core_uart_wrapper_zedboard_methodology_drc_routed.pb -rpx core_uart_wrapper_zedboard_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.runs/impl_1/core_uart_wrapper_zedboard_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file core_uart_wrapper_zedboard_power_routed.rpt -pb core_uart_wrapper_zedboard_power_summary_routed.pb -rpx core_uart_wrapper_zedboard_power_routed.rpx
Command: report_power -file core_uart_wrapper_zedboard_power_routed.rpt -pb core_uart_wrapper_zedboard_power_summary_routed.pb -rpx core_uart_wrapper_zedboard_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file core_uart_wrapper_zedboard_route_status.rpt -pb core_uart_wrapper_zedboard_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file core_uart_wrapper_zedboard_timing_summary_routed.rpt -pb core_uart_wrapper_zedboard_timing_summary_routed.pb -rpx core_uart_wrapper_zedboard_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file core_uart_wrapper_zedboard_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file core_uart_wrapper_zedboard_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file core_uart_wrapper_zedboard_bus_skew_routed.rpt -pb core_uart_wrapper_zedboard_bus_skew_routed.pb -rpx core_uart_wrapper_zedboard_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force core_uart_wrapper_zedboard.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 4 out of 13 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: BTN8, BTN9, UART_RX, and UART_TX.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 4 out of 13 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: BTN8, BTN9, UART_RX, and UART_TX.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Apr 30 14:34:43 2024...
[Tue Apr 30 14:34:45 2024] impl_1 finished
WARNING: [Vivado 12-13638] Failed runs(s) : 'impl_1'
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:01:46 . Memory (MB): peak = 1881.496 ; gain = 0.000
# report_utilization    -file ./${dir_reports}/rpt_post_route_utilization.txt
# report_timing_summary -file ./${dir_reports}/rpt_post_route_timing.txt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_power          -file ./${dir_reports}/rpt_post_route_power.txt
Command: report_power -file ././reports/rpt_post_route_power.txt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc            -file ./${dir_reports}/rpt_post_route_drc.txt
Command: report_drc -file ././reports/rpt_post_route_drc.txt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/reports/rpt_post_route_drc.txt.
report_drc completed successfully
# start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Applications/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'bch_core_uart_wrapper_zedboard'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Applications/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Applications/Xilinx/Vivado/2022.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'bch_core_uart_wrapper_zedboard' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj bch_core_uart_wrapper_zedboard_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_mmcm_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/ip/ip_mmcm/ip_mmcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_mmcm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj bch_core_uart_wrapper_zedboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/package/pkg_mgt_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'core_uart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/package/pkg_core_uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_rx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'core_uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/package/pkg_core_uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_tx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'core_uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/package/pkg_core_uart_wrapper_zedboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/core_uart_wrapper_zedboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'core_uart_wrapper_zedboard'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/package/pkg_gen_heartbeat.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/design/gen_heartbeat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gen_heartbeat'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/bench/bch_core_uart_wrapper_zedboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bch_core_uart_wrapper_zedboard'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bch_core_uart_wrapper_zedboard_behav xil_defaultlib.bch_core_uart_wrapper_zedboard xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Applications/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot bch_core_uart_wrapper_zedboard_behav xil_defaultlib.bch_core_uart_wrapper_zedboard xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package xil_defaultlib.pkg_mgt_file
Compiling package xil_defaultlib.pkg_core_uart_tx
Compiling package xil_defaultlib.pkg_core_uart_rx
Compiling package xil_defaultlib.pkg_core_uart_wrapper_zedboard
Compiling package xil_defaultlib.pkg_gen_heartbeat
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.core_uart_tx [core_uart_tx_default]
Compiling architecture rtl of entity xil_defaultlib.core_uart_rx [core_uart_rx_default]
Compiling architecture schematic of entity xil_defaultlib.core_uart [core_uart_default]
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.ip_mmcm_clk_wiz
Compiling module xil_defaultlib.ip_mmcm
Compiling architecture rtl of entity xil_defaultlib.gen_heartbeat [\gen_heartbeat(g_clk_o_freq=1)\]
Compiling architecture schematic of entity xil_defaultlib.core_uart_wrapper_zedboard [core_uart_wrapper_zedboard_defau...]
Compiling architecture behavioral of entity xil_defaultlib.bch_core_uart_wrapper_zedboard
Built simulation snapshot bch_core_uart_wrapper_zedboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/project/core_uart_wrapper_zedboard/core_uart_wrapper_zedboard.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bch_core_uart_wrapper_zedboard_behav -key {Behavioral:sim_1:Functional:bch_core_uart_wrapper_zedboard} -tclbatch {bch_core_uart_wrapper_zedboard.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source bch_core_uart_wrapper_zedboard.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: Simulation object /bch_core_uart_wrapper_zedboard/f_file_log was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
WARNING: Simulation object /bch_core_uart_wrapper_zedboard/f_file_rpt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of VHDL variables.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bch_core_uart_wrapper_zedboard_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2551.805 ; gain = 21.320
update_compile_order -fileset sources_1
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/i_clk}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/i_rst}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/i_tx_data_en}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/i_tx_data}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/o_tx_ready}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/o_tx_done}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/o_tx_line}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/o_tx_error}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/o_rx_data_en}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/o_rx_data}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/o_rx_ready}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/o_rx_done}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/i_rx_line}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/o_rx_error}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_clk}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_rst}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_tx_data_en}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_tx_data}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_tx_ready}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_tx_done}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_tx_line}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_tx_error}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_rx_data_en}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_rx_data}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_rx_ready}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_rx_done}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_rx_line}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/s_rx_error}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/g_clk_i_freq}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/g_baud}} {{/bch_core_uart_wrapper_zedboard/inst_core_uart_wrapper_zedboard/inst_core_uart/g_data_length}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
Note: rpt_bch_core_uart_wrapper_zedboard_wrapper_zedboard_sim.txt proc_file_rpt_open success
Time: 2501 ns  Iteration: 1  Process: /bch_core_uart_wrapper_zedboard/p_fsm_file_mgt_rpt  File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/bench/bch_core_uart_wrapper_zedboard.vhd
Note: log_bch_core_uart_wrapper_zedboard_wrapper_zedboard_sim.csv proc_file_log_open success
Time: 2503 ns  Iteration: 1  Process: /bch_core_uart_wrapper_zedboard/p_fsm_file_mgt_log  File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/bench/bch_core_uart_wrapper_zedboard.vhd
Note: log_bch_core_uart_wrapper_zedboard_wrapper_zedboard_sim.csv proc_file_log_close success
Time: 370164 ns  Iteration: 1  Process: /bch_core_uart_wrapper_zedboard/p_fsm_file_mgt_log  File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/bench/bch_core_uart_wrapper_zedboard.vhd
Note: rpt_bch_core_uart_wrapper_zedboard_wrapper_zedboard_sim.txt proc_file_rpt_close success
Time: 370167 ns  Iteration: 1  Process: /bch_core_uart_wrapper_zedboard/p_fsm_file_mgt_rpt  File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/bench/bch_core_uart_wrapper_zedboard.vhd
Failure: end of simulation - success
Time: 370169 ns  Iteration: 1  Process: /bch_core_uart_wrapper_zedboard/p_sim_end  File: C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/bench/bch_core_uart_wrapper_zedboard.vhd
$finish called at time : 370169 ns : File "C:/Users/Tugdual LE PELLETER/Documents/Recherche/Repositories/core_uart/sources/bench/bch_core_uart_wrapper_zedboard.vhd" Line 857
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
