{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647004785812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647004785822 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 14:19:45 2022 " "Processing started: Fri Mar 11 14:19:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647004785822 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004785822 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-1 -c CPU-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-1 -c CPU-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004785822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647004786512 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647004786512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/reg.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796833 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch " "Found design unit 1: ALU-arch" {  } { { "ALU.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796843 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arch " "Found design unit 1: CPU-arch" {  } { { "CPU.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796843 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/CPU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution.vhd 2 1 " "Found 2 design units, including 1 entities, in source file execution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Execution-arch " "Found design unit 1: Execution-arch" {  } { { "Execution.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/Execution.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796853 ""} { "Info" "ISGN_ENTITY_NAME" "1 Execution " "Found entity 1: Execution" {  } { { "Execution.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/Execution.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file progcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgCnt-arch " "Found design unit 1: ProgCnt-arch" {  } { { "ProgCnt.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/ProgCnt.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796853 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgCnt " "Found entity 1: ProgCnt" {  } { { "ProgCnt.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/ProgCnt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flagreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlagReg-arch " "Found design unit 1: FlagReg-arch" {  } { { "FlagReg.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/FlagReg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796863 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlagReg " "Found entity 1: FlagReg" {  } { { "FlagReg.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/FlagReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrlatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addrlatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddrLatch-arch " "Found design unit 1: AddrLatch-arch" {  } { { "AddrLatch.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/AddrLatch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796863 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddrLatch " "Found entity 1: AddrLatch" {  } { { "AddrLatch.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/AddrLatch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "databuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file databuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataBuffer-arch " "Found design unit 1: DataBuffer-arch" {  } { { "DataBuffer.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/DataBuffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796863 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataBuffer " "Found entity 1: DataBuffer" {  } { { "DataBuffer.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/DataBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ireg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ireg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ireg-arch " "Found design unit 1: Ireg-arch" {  } { { "Ireg.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/Ireg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ireg " "Found entity 1: Ireg" {  } { { "Ireg.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/Ireg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO-arch " "Found design unit 1: IO-arch" {  } { { "IO.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/IO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796873 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/IO.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_system-arch " "Found design unit 1: CPU_system-arch" {  } { { "CPU_system.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/CPU_system.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796883 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_system " "Found entity 1: CPU_system" {  } { { "CPU_system.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/CPU_system.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796883 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796893 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/ROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647004796893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=>\";  expecting \"then\" Address_Decoder.vhd(30) " "VHDL syntax error at Address_Decoder.vhd(30) near text \"=>\";  expecting \"then\"" {  } { { "Address_Decoder.vhd" "" { Text "H:/Maciek/Elektronika/FPGA/Projekty/CPU-1/CPU-1/Address_Decoder.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_decoder.vhd 0 0 " "Found 0 design units, including 0 entities, in source file address_decoder.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004796893 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647004797003 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 11 14:19:57 2022 " "Processing ended: Fri Mar 11 14:19:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647004797003 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647004797003 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647004797003 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647004797003 ""}
