- ğŸ‘‹ Hi, Iâ€™m @JdJMR
- ğŸ‘€ Iâ€™m interested in Embedded Systems.
- ğŸŒ± Iâ€™m currently learning VHDL, Verilog and System Verilog.
- ğŸ’ï¸ Iâ€™m looking to collaborate on FPGA projects.
- ğŸ“« How to reach me e-mail: jjrm.clases@gmail.com

<!---
JdJMR/JdJMR is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
