// Seed: 2036079465
module module_0;
  wire id_2;
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_2,
      id_2
  );
  assign id_1 = module_0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1
);
  assign id_1 = id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(negedge 1) begin : LABEL_0
    id_4 <= id_4;
  end
  assign module_3.id_1 = 0;
endmodule
module module_3 (
    input wire id_0,
    input uwire id_1,
    input uwire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    output wire id_7,
    input supply1 id_8,
    input wor id_9,
    input wand id_10,
    input supply0 id_11,
    input tri1 id_12,
    output tri0 id_13,
    input tri id_14,
    output tri1 id_15,
    input wand id_16,
    input wand id_17,
    output uwire id_18
    , id_20
);
  wire id_21;
  module_2 modCall_1 (
      id_21,
      id_20,
      id_21
  );
endmodule
