strict digraph "" {
	node [label="\N"];
	"155:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5c9ac70750>",
		fillcolor=turquoise,
		label="155:BL
tx_pause_en_dl1 <= 0;
tx_pause_en_dl2 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac70790>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f5c9ac708d0>]",
		style=filled,
		typ=Block];
	"Leaf_153:AL"	 [def_var="['tx_pause_en_dl1', 'tx_pause_en_dl2']",
		label="Leaf_153:AL"];
	"155:BL" -> "Leaf_153:AL"	 [cond="[]",
		lineno=None];
	"154:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5c9ac70690>",
		fillcolor=springgreen,
		label="154:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"154:IF" -> "155:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=154];
	"160:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f5c9ac705d0>",
		fillcolor=turquoise,
		label="160:BL
tx_pause_en_dl1 <= tx_pause_en;
tx_pause_en_dl2 <= tx_pause_en_dl1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5c9ac3d750>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f5c9ac70410>]",
		style=filled,
		typ=Block];
	"154:IF" -> "160:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=154];
	"153:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f5c9ac70a50>",
		clk_sens=True,
		fillcolor=gold,
		label="153:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'tx_pause_en', 'tx_pause_en_dl1']"];
	"153:AL" -> "154:IF"	 [cond="[]",
		lineno=None];
	"160:BL" -> "Leaf_153:AL"	 [cond="[]",
		lineno=None];
}
