Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb 27 01:08:25 2025
| Host         : UL-31 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FullBuild_wrapper_timing_summary_routed.rpt -pb FullBuild_wrapper_timing_summary_routed.pb -rpx FullBuild_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : FullBuild_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.100        0.000                      0                  331        0.121        0.000                      0                  331        9.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         15.100        0.000                      0                  264        0.121        0.000                      0                  264        9.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.463        0.000                      0                   67        0.580        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.100ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.100ns  (required time - arrival time)
  Source:                 FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.856ns (19.942%)  route 3.436ns (80.058%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 22.761 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.743     3.051    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X41Y31         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.456     3.507 f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[0]/Q
                         net (fo=13, routed)          1.214     4.721    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg_n_0_[0]
    SLICE_X38Y30         LUT3 (Prop_lut3_I1_O)        0.124     4.845 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/stretch_i_4/O
                         net (fo=2, routed)           0.591     5.436    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/stretch_i_4_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.560 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/scl_clk_i_2/O
                         net (fo=1, routed)           1.009     6.568    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/scl_clk_i_2_n_0
    SLICE_X38Y30         LUT4 (Prop_lut4_I0_O)        0.152     6.720 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/scl_clk_i_1/O
                         net (fo=1, routed)           0.623     7.343    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/scl_clk_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.569    22.762    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X41Y33         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/scl_clk_reg/C
                         clock pessimism              0.269    23.030    
                         clock uncertainty           -0.302    22.728    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.285    22.443    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/scl_clk_reg
  -------------------------------------------------------------------
                         required time                         22.443    
                         arrival time                          -7.343    
  -------------------------------------------------------------------
                         slack                                 15.100    

Slack (MET) :             15.534ns  (required time - arrival time)
  Source:                 FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.828ns (19.838%)  route 3.346ns (80.162%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.743     3.051    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X40Y31         FDPE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDPE (Prop_fdpe_C_Q)         0.456     3.507 f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[2]/Q
                         net (fo=20, routed)          1.660     5.167    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt__0[2]
    SLICE_X41Y34         LUT6 (Prop_lut6_I3_O)        0.124     5.291 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd[7]_i_1/O
                         net (fo=9, routed)           1.118     6.409    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd[7]_i_1_n_0
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.533 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/sda_int_i_4/O
                         net (fo=1, routed)           0.567     7.101    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/sda_int4_out
    SLICE_X41Y32         LUT4 (Prop_lut4_I2_O)        0.124     7.225 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/sda_int_i_1/O
                         net (fo=1, routed)           0.000     7.225    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/sda_int_i_1_n_0
    SLICE_X41Y32         FDPE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.568    22.760    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X41Y32         FDPE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.269    23.029    
                         clock uncertainty           -0.302    22.727    
    SLICE_X41Y32         FDPE (Setup_fdpe_C_D)        0.032    22.759    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         22.759    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 15.534    

Slack (MET) :             15.576ns  (required time - arrival time)
  Source:                 FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.288ns (31.457%)  route 2.806ns (68.543%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.761ns = ( 22.761 - 20.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.743     3.051    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X40Y31         FDPE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDPE (Prop_fdpe_C_Q)         0.456     3.507 f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[2]/Q
                         net (fo=20, routed)          1.387     4.894    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt__0[2]
    SLICE_X38Y32         LUT3 (Prop_lut3_I2_O)        0.150     5.044 f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state[6]_i_2/O
                         net (fo=4, routed)           1.113     6.157    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state[6]_i_2_n_0
    SLICE_X41Y34         LUT5 (Prop_lut5_I4_O)        0.356     6.513 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[0]_i_2/O
                         net (fo=1, routed)           0.306     6.819    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[0]_i_2_n_0
    SLICE_X39Y34         LUT3 (Prop_lut3_I0_O)        0.326     7.145 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     7.145    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[0]_i_1_n_0
    SLICE_X39Y34         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.569    22.762    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X39Y34         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[0]/C
                         clock pessimism              0.230    22.992    
                         clock uncertainty           -0.302    22.690    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.032    22.722    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                 15.576    

Slack (MET) :             15.632ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.857ns (22.424%)  route 2.965ns (77.576%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 22.760 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.206     5.239    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.124     5.363 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/addr_rw[0]_i_2/O
                         net (fo=3, routed)           0.831     6.194    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/addr_rw0
    SLICE_X38Y33         LUT3 (Prop_lut3_I1_O)        0.153     6.347 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_tx[1]_i_1/O
                         net (fo=1, routed)           0.524     6.871    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_tx[1]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.568    22.760    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X38Y33         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_tx_reg[1]/C
                         clock pessimism              0.267    23.028    
                         clock uncertainty           -0.302    22.726    
    SLICE_X38Y33         FDRE (Setup_fdre_C_D)       -0.223    22.503    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                         22.503    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                 15.632    

Slack (MET) :             15.924ns  (required time - arrival time)
  Source:                 FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.766ns (23.740%)  route 2.461ns (76.260%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.747     3.055    FullBuild_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X42Y34         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/Q
                         net (fo=2, routed)           1.097     4.670    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     4.794 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_i_3/O
                         net (fo=2, routed)           0.730     5.523    FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_i_3_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.647 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.635     6.282    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.571    22.764    FullBuild_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X42Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[12]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524    22.206    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 15.924    

Slack (MET) :             15.924ns  (required time - arrival time)
  Source:                 FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.766ns (23.740%)  route 2.461ns (76.260%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.747     3.055    FullBuild_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X42Y34         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/Q
                         net (fo=2, routed)           1.097     4.670    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     4.794 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_i_3/O
                         net (fo=2, routed)           0.730     5.523    FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_i_3_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.647 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.635     6.282    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.571    22.764    FullBuild_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X42Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[13]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524    22.206    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[13]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 15.924    

Slack (MET) :             15.924ns  (required time - arrival time)
  Source:                 FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.766ns (23.740%)  route 2.461ns (76.260%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.747     3.055    FullBuild_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X42Y34         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/Q
                         net (fo=2, routed)           1.097     4.670    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     4.794 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_i_3/O
                         net (fo=2, routed)           0.730     5.523    FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_i_3_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.647 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.635     6.282    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.571    22.764    FullBuild_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X42Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[14]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524    22.206    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 15.924    

Slack (MET) :             15.924ns  (required time - arrival time)
  Source:                 FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.766ns (23.740%)  route 2.461ns (76.260%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.764 - 20.000 ) 
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.747     3.055    FullBuild_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X42Y34         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDRE (Prop_fdre_C_Q)         0.518     3.573 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]/Q
                         net (fo=2, routed)           1.097     4.670    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[4]
    SLICE_X41Y34         LUT4 (Prop_lut4_I1_O)        0.124     4.794 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_i_3/O
                         net (fo=2, routed)           0.730     5.523    FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_i_3_n_0
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.647 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr[0]_i_1/O
                         net (fo=16, routed)          0.635     6.282    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr[0]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.571    22.764    FullBuild_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X42Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[15]/C
                         clock pessimism              0.269    23.032    
                         clock uncertainty           -0.302    22.730    
    SLICE_X42Y36         FDRE (Setup_fdre_C_R)       -0.524    22.206    FullBuild_i/btn_debounce_toggle_1/U0/btn_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                         22.206    
                         arrival time                          -6.282    
  -------------------------------------------------------------------
                         slack                                 15.924    

Slack (MET) :             15.966ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.828ns (22.350%)  route 2.877ns (77.650%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.645     5.678    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.828     6.630    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I3_O)        0.124     6.754 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     6.754    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[1]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.570    22.763    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X43Y34         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[1]/C
                         clock pessimism              0.230    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.029    22.720    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[1]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                 15.966    

Slack (MET) :             15.969ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.828ns (22.356%)  route 2.876ns (77.644%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.763ns = ( 22.763 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.645     5.678    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X41Y34         LUT4 (Prop_lut4_I0_O)        0.124     5.802 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[7]_i_2/O
                         net (fo=7, routed)           0.827     6.629    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[7]_i_2_n_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     6.753    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx[4]_i_1_n_0
    SLICE_X43Y34         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.570    22.763    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X43Y34         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[4]/C
                         clock pessimism              0.230    22.993    
                         clock uncertainty           -0.302    22.691    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.031    22.722    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[4]
  -------------------------------------------------------------------
                         required time                         22.722    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                 15.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.559     0.900    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X33Y36         FDCE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.068     1.109    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X32Y36         LUT6 (Prop_lut6_I3_O)        0.045     1.154 r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_1/O
                         net (fo=1, routed)           0.000     1.154    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_1_n_0
    SLICE_X32Y36         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.826     1.196    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X32Y36         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_reg/C
                         clock pessimism             -0.283     0.913    
    SLICE_X32Y36         FDPE (Hold_fdpe_C_D)         0.120     1.033    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.669%)  route 0.077ns (29.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.559     0.900    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X33Y35         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDPE (Prop_fdpe_C_Q)         0.141     1.041 r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[1]/Q
                         net (fo=7, routed)           0.077     1.118    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt__0[1]
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.045     1.163 r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.163    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt[2]_i_1_n_0
    SLICE_X32Y35         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.826     1.196    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X32Y35         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.283     0.913    
    SLICE_X32Y35         FDPE (Hold_fdpe_C_D)         0.121     1.034    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.588     0.929    FullBuild_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X43Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  FullBuild_i/btn_debounce_toggle_1/U0/btn_reg_reg/Q
                         net (fo=3, routed)           0.078     1.148    FullBuild_i/btn_debounce_toggle_1/U0/BTN_O
    SLICE_X43Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.856     1.226    FullBuild_i/btn_debounce_toggle_1/U0/CLK
    SLICE_X43Y36         FDRE                                         r  FullBuild_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]/C
                         clock pessimism             -0.297     0.929    
    SLICE_X43Y36         FDRE (Hold_fdre_C_D)         0.075     1.004    FullBuild_i/btn_debounce_toggle_1/U0/btn_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 FullBuild_i/statemachine_0/U0/ADCState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/data_wr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.067%)  route 0.091ns (32.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.585     0.926    FullBuild_i/statemachine_0/U0/Clk
    SLICE_X39Y33         FDCE                                         r  FullBuild_i/statemachine_0/U0/ADCState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.141     1.067 r  FullBuild_i/statemachine_0/U0/ADCState_reg[0]/Q
                         net (fo=5, routed)           0.091     1.158    FullBuild_i/i2c_user_logic_ADC_0/U0/Mchnstate[0]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.203 r  FullBuild_i/i2c_user_logic_ADC_0/U0/data_wr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.203    FullBuild_i/i2c_user_logic_ADC_0/U0/data_wr[0]_i_1_n_0
    SLICE_X38Y33         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/data_wr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.852     1.222    FullBuild_i/i2c_user_logic_ADC_0/U0/clk
    SLICE_X38Y33         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/data_wr_reg[0]/C
                         clock pessimism             -0.283     0.939    
    SLICE_X38Y33         FDRE (Hold_fdre_C_D)         0.120     1.059    FullBuild_i/i2c_user_logic_ADC_0/U0/data_wr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.586%)  route 0.131ns (41.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.559     0.900    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X33Y36         FDCE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[5]/Q
                         net (fo=4, routed)           0.131     1.172    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg_n_0_[5]
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.045     1.217 r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.217    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state[4]_i_1_n_0
    SLICE_X34Y35         FDCE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.827     1.197    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X34Y35         FDCE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.262     0.935    
    SLICE_X34Y35         FDCE (Hold_fdce_C_D)         0.121     1.056    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FullBuild_i/i2c_user_logic_LCD_0/U0/FSM_onehot_statebuffer_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/i2c_ena_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.559     0.900    FullBuild_i/i2c_user_logic_LCD_0/U0/clk
    SLICE_X35Y36         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/FSM_onehot_statebuffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDPE (Prop_fdpe_C_Q)         0.141     1.041 r  FullBuild_i/i2c_user_logic_LCD_0/U0/FSM_onehot_statebuffer_reg[0]/Q
                         net (fo=3, routed)           0.110     1.151    FullBuild_i/i2c_user_logic_LCD_0/U0/FSM_onehot_statebuffer_reg_n_0_[0]
    SLICE_X34Y36         LUT6 (Prop_lut6_I4_O)        0.045     1.196 r  FullBuild_i/i2c_user_logic_LCD_0/U0/i2c_ena_i_1/O
                         net (fo=1, routed)           0.000     1.196    FullBuild_i/i2c_user_logic_LCD_0/U0/i2c_ena_i_1_n_0
    SLICE_X34Y36         FDRE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/i2c_ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.827     1.197    FullBuild_i/i2c_user_logic_LCD_0/U0/clk
    SLICE_X34Y36         FDRE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/i2c_ena_reg/C
                         clock pessimism             -0.284     0.913    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.120     1.033    FullBuild_i/i2c_user_logic_LCD_0/U0/i2c_ena_reg
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/Data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.588     0.929    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X41Y34         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     1.070 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd_reg[6]/Q
                         net (fo=1, routed)           0.112     1.182    FullBuild_i/i2c_user_logic_ADC_0/U0/data_rd[6]
    SLICE_X41Y35         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/Data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.856     1.226    FullBuild_i/i2c_user_logic_ADC_0/U0/clk
    SLICE_X41Y35         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/Data_out_reg[6]/C
                         clock pessimism             -0.282     0.944    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.072     1.016    FullBuild_i/i2c_user_logic_ADC_0/U0/Data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.881%)  route 0.135ns (42.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.559     0.900    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X33Y36         FDCE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y36         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=5, routed)           0.135     1.176    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X34Y35         LUT3 (Prop_lut3_I2_O)        0.045     1.221 r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.221    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X34Y35         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.827     1.197    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X34Y35         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.262     0.935    
    SLICE_X34Y35         FDPE (Hold_fdpe_C_D)         0.120     1.055    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.588     0.929    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X43Y34         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg[6]/Q
                         net (fo=2, routed)           0.112     1.182    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rx_reg_n_0_[6]
    SLICE_X41Y34         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.855     1.225    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X41Y34         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd_reg[6]/C
                         clock pessimism             -0.282     0.943    
    SLICE_X41Y34         FDCE (Hold_fdce_C_D)         0.072     1.015    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/Data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.588     0.929    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X41Y34         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.141     1.070 r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/data_rd_reg[1]/Q
                         net (fo=1, routed)           0.112     1.182    FullBuild_i/i2c_user_logic_ADC_0/U0/data_rd[1]
    SLICE_X41Y35         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/Data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.856     1.226    FullBuild_i/i2c_user_logic_ADC_0/U0/clk
    SLICE_X41Y35         FDRE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/Data_out_reg[1]/C
                         clock pessimism             -0.282     0.944    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.070     1.014    FullBuild_i/i2c_user_logic_ADC_0/U0/Data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y32   FullBuild_i/Reset_Delay_0/U0/Cont_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y32   FullBuild_i/Reset_Delay_0/U0/Cont_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y31   FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y37   FullBuild_i/btn_debounce_toggle_0/U0/btn_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y36   FullBuild_i/btn_debounce_toggle_0/U0/btn_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y37   FullBuild_i/btn_debounce_toggle_0/U0/btn_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y32   FullBuild_i/Reset_Delay_0/U0/Cont_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y32   FullBuild_i/Reset_Delay_0/U0/Cont_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y31   FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y31   FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y31   FullBuild_i/Reset_Delay_0/U0/Cont_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y32   FullBuild_i/Reset_Delay_0/U0/Cont_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y32   FullBuild_i/Reset_Delay_0/U0/Cont_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y32   FullBuild_i/Reset_Delay_0/U0/Cont_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y32   FullBuild_i/Reset_Delay_0/U0/Cont_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y31   FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y37   FullBuild_i/btn_debounce_toggle_0/U0/btn_pulse_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y37   FullBuild_i/btn_debounce_toggle_0/U0/btn_pulse_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.704ns (18.807%)  route 3.039ns (81.193%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.435     5.468    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/reset_n
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.592 f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2/O
                         net (fo=24, routed)          1.200     6.792    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0
    SLICE_X32Y35         FDPE                                         f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.495    22.688    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X32Y35         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X32Y35         FDPE (Recov_fdpe_C_PRE)     -0.361    22.255    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.465ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.704ns (18.807%)  route 3.039ns (81.193%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.435     5.468    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/reset_n
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.592 f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2/O
                         net (fo=24, routed)          1.200     6.792    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0
    SLICE_X33Y35         FDPE                                         f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.495    22.688    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X33Y35         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[0]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X33Y35         FDPE (Recov_fdpe_C_PRE)     -0.359    22.257    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 15.465    

Slack (MET) :             15.465ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.704ns (18.807%)  route 3.039ns (81.193%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.435     5.468    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/reset_n
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.592 f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2/O
                         net (fo=24, routed)          1.200     6.792    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0
    SLICE_X33Y35         FDPE                                         f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.495    22.688    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X33Y35         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X33Y35         FDPE (Recov_fdpe_C_PRE)     -0.359    22.257    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 15.465    

Slack (MET) :             15.465ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/sda_int_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.704ns (18.807%)  route 3.039ns (81.193%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.435     5.468    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/reset_n
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.592 f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2/O
                         net (fo=24, routed)          1.200     6.792    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0
    SLICE_X33Y35         FDPE                                         f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/sda_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.495    22.688    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X33Y35         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/sda_int_reg/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X33Y35         FDPE (Recov_fdpe_C_PRE)     -0.359    22.257    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/sda_int_reg
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 15.465    

Slack (MET) :             15.697ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.704ns (20.308%)  route 2.763ns (79.692%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.435     5.468    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/reset_n
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.592 f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2/O
                         net (fo=24, routed)          0.923     6.516    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0
    SLICE_X35Y38         FDCE                                         f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.497    22.690    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X35Y38         FDCE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/count_reg[5]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    22.213    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 15.697    

Slack (MET) :             15.697ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.467ns  (logic 0.704ns (20.308%)  route 2.763ns (79.692%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.435     5.468    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/reset_n
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.592 f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2/O
                         net (fo=24, routed)          0.923     6.516    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0
    SLICE_X35Y38         FDCE                                         f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.497    22.690    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X35Y38         FDCE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/count_reg[6]/C
                         clock pessimism              0.230    22.920    
                         clock uncertainty           -0.302    22.618    
    SLICE_X35Y38         FDCE (Recov_fdce_C_CLR)     -0.405    22.213    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                 15.697    

Slack (MET) :             15.706ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.704ns (20.368%)  route 2.752ns (79.632%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.435     5.468    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/reset_n
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.592 f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2/O
                         net (fo=24, routed)          0.913     6.505    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0
    SLICE_X33Y36         FDCE                                         f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.495    22.688    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X33Y36         FDCE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.211    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 15.706    

Slack (MET) :             15.706ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.704ns (20.368%)  route 2.752ns (79.632%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.435     5.468    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/reset_n
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.592 f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2/O
                         net (fo=24, routed)          0.913     6.505    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0
    SLICE_X33Y36         FDCE                                         f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.495    22.688    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X33Y36         FDCE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.211    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 15.706    

Slack (MET) :             15.706ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.704ns (20.368%)  route 2.752ns (79.632%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.435     5.468    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/reset_n
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.592 f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2/O
                         net (fo=24, routed)          0.913     6.505    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0
    SLICE_X33Y36         FDCE                                         f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.495    22.688    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X33Y36         FDCE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X33Y36         FDCE (Recov_fdce_C_CLR)     -0.405    22.211    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         22.211    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 15.706    

Slack (MET) :             15.750ns  (required time - arrival time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.704ns (20.368%)  route 2.752ns (79.632%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.741     3.049    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.456     3.505 r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.404     3.909    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          1.435     5.468    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/reset_n
    SLICE_X35Y36         LUT1 (Prop_lut1_I0_O)        0.124     5.592 f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2/O
                         net (fo=24, routed)          0.913     6.505    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_i_2_n_0
    SLICE_X32Y36         FDPE                                         f  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         1.495    22.688    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/clk
    SLICE_X32Y36         FDPE                                         r  FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_reg/C
                         clock pessimism              0.230    22.918    
                         clock uncertainty           -0.302    22.616    
    SLICE_X32Y36         FDPE (Recov_fdpe_C_PRE)     -0.361    22.255    FullBuild_i/i2c_user_logic_LCD_0/U0/inst_i2c_master/busy_reg
  -------------------------------------------------------------------
                         required time                         22.255    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                 15.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.317%)  route 0.341ns (64.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.583     0.924    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.136     1.201    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.246 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          0.204     1.450    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X38Y31         FDCE                                         f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.850     1.220    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X38Y31         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X38Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.317%)  route 0.341ns (64.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.583     0.924    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.136     1.201    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.246 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          0.204     1.450    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X38Y31         FDCE                                         f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.850     1.220    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X38Y31         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X38Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.317%)  route 0.341ns (64.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.583     0.924    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.136     1.201    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.246 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          0.204     1.450    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X38Y31         FDCE                                         f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.850     1.220    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X38Y31         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X38Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.871    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.871    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.317%)  route 0.341ns (64.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.583     0.924    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.136     1.201    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.246 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          0.204     1.450    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X38Y31         FDPE                                         f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.850     1.220    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X38Y31         FDPE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X38Y31         FDPE (Remov_fdpe_C_PRE)     -0.071     0.867    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.910%)  route 0.347ns (65.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.583     0.924    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.136     1.201    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.246 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          0.211     1.456    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X41Y31         FDCE                                         f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.852     1.222    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X41Y31         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[0]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X41Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.910%)  route 0.347ns (65.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.583     0.924    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.136     1.201    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.246 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          0.211     1.456    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X41Y31         FDCE                                         f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.852     1.222    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X41Y31         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[2]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X41Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.910%)  route 0.347ns (65.090%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.583     0.924    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.136     1.201    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.246 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          0.211     1.456    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X41Y31         FDCE                                         f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.852     1.222    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X41Y31         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[3]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X41Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.868    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.627%)  route 0.351ns (65.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.583     0.924    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.136     1.201    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.246 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          0.215     1.461    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X40Y31         FDPE                                         f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.852     1.222    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X40Y31         FDPE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[1]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X40Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     0.865    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.627%)  route 0.351ns (65.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.583     0.924    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.136     1.201    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.246 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          0.215     1.461    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X40Y31         FDPE                                         f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.852     1.222    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X40Y31         FDPE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[2]/C
                         clock pessimism             -0.262     0.960    
    SLICE_X40Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     0.865    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.317%)  route 0.341ns (64.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.583     0.924    FullBuild_i/Reset_Delay_0/U0/iCLK
    SLICE_X37Y31         FDRE                                         r  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.064 f  FullBuild_i/Reset_Delay_0/U0/oRESET_reg/Q
                         net (fo=1, routed)           0.136     1.201    FullBuild_i/util_vector_logic_0/inst/Op1[0]
    SLICE_X37Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.246 f  FullBuild_i/util_vector_logic_0/inst/Res[0]_INST_0/O
                         net (fo=54, routed)          0.204     1.450    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/lopt
    SLICE_X39Y31         FDCE                                         f  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  FullBuild_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    FullBuild_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  FullBuild_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=171, routed)         0.850     1.220    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/clk
    SLICE_X39Y31         FDCE                                         r  FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.282     0.938    
    SLICE_X39Y31         FDCE (Remov_fdce_C_CLR)     -0.092     0.846    FullBuild_i/i2c_user_logic_ADC_0/U0/inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.605    





