*** Start analyzing build configuration ***
INFO: Auto-config - Scanning: /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use
INFO: Auto-config - VLOG: /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use
INFO: Auto-config - Wrote:
    .dvt/default.build.auto.1
*** List of included argument files ***
    Build configuration file:  /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/.dvt/default.build
    -f /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/.dvt/default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/.dvt/default.build.auto.1 at line 9
*** Done analyzing build configuration [15 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/ALU.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/ALU.v [2 ms, 125 lines, Verilog_2001] ...
Loading (2) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/IF.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/IF.v [2 ms, 62 lines, Verilog_2001] ...
Loading (3) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/regFiles.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/regFiles.v [0 ms, 79 lines, Verilog_2001] ...
Loading (4) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/top.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/top.v [2 ms, 305 lines, Verilog_2001] ...
Loading (5) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/key_printer.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/key_printer.v [2 ms, 430 lines, Verilog_2001] ...
Loading (6) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_shifter.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_shifter.v [1 ms, 55 lines, Verilog_2001] ...
Loading (7) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_sys.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_sys.v [0 ms, 184 lines, Verilog_2001] ...
Loading (8) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_ram.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_ram.v [3 ms, 283 lines, Verilog_2001] ...
Loading (9) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_rom.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_rom.v [1 ms, 141 lines, Verilog_2001] ...
Loading (10) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/include/define.vh ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/include/define.vh [0 ms, 129 lines, Verilog_2001] ...
Loading (11) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/gen_phase.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/gen_phase.v [0 ms, 47 lines, Verilog_2001] ...
Loading (12) /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/decoder.v ...
Done /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/decoder.v [2 ms, 486 lines, Verilog_2001] ...
*** Done invocation #1 [31 ms] ***
*** Done parsing [LT 13 ms, PT 31 ms] ***
*** Total number of lines [2 326] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Files summary [12 total, 12 unique, 0 optimized] ***
*** Done SystemVerilog build [45 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step (VLOG - RI) [0 ms] ...
*** Warning: UNSPECIFIED_TOP: Please specify a -top module/entity/configuration in the project build file
*** Top design candidates: work.KEY_PRINTER, work.MCS4_SYS
Performing mixed post full build step (MIXED - ELAB) [308 ms] ...
Performing mixed post full build step (MIXED - UNEL) [50 ms] ...
*** Warning: MISSING_PORT_CONNECTION: Instance 'u_state' of module 'gen_phase' is missing port connection to output 'SYNC_N'
    at line 19 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/top.v:19 [compile index 4]
*** Warning: PORT_CONNECTION: Output port 'dcl_set' of module 'decoder' connected to 'dcl_set' of 'reg' data type
    at line 219 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/top.v:219 [compile index 4]
Performing mixed post full build step (VLOG - RD) [0 ms] ...
Performing mixed post full build step (VLOG - US) [50 ms] ...
*** Warning: OUTPUT_PORT_READ: Reading from output port 'cy_next' is not recommended
    at line 82 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/ALU.v:82 [compile index 1]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'pc' is not recommended
    at line 34 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/IF.v:34 [compile index 2]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'pc_plus_one' is not recommended
    at line 49 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/IF.v:49 [compile index 2]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'pc' is not recommended
    at line 50 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/IF.v:50 [compile index 2]
*** Warning: OUTPUT_PORT_READ: Reading from output port 'rn' is not recommended
    at line 59 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/regFiles.v:59 [compile index 3]
*** Warning: SIGNAL_NEVER_USED: Signal 'PORT_OUT_ROM_CHIPF_CHIP8' is never used
    at line 96 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/key_printer.v:96 [compile index 5]
*** Warning: SIGNAL_NEVER_USED: Signal 'PORT_OUT_RAM_BANK3_BANK2' is never used
    at line 98 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/key_printer.v:98 [compile index 5]
*** Warning: SIGNAL_NEVER_USED: Signal 'PORT_OUT_RAM_BANK5_BANK4' is never used
    at line 99 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/key_printer.v:99 [compile index 5]
*** Warning: SIGNAL_NEVER_USED: Signal 'PORT_OUT_RAM_BANK7_BANK6' is never used
    at line 100 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/key_printer.v:100 [compile index 5]
*** Warning: SIGNAL_NEVER_USED: Signal 'i' is never used
    at line 125 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/key_printer.v:125 [compile index 5]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'reset' is not an input port
    at line 154 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_ram.v:154 [compile index 8]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'reset' is not an input port
    at line 172 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_ram.v:172 [compile index 8]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'reset' is not an input port
    at line 189 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_ram.v:189 [compile index 8]
*** Warning: INTERNAL_GENERATED_RESET: Reset signal 'reset' is not an input port
    at line 207 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_ram.v:207 [compile index 8]
*** Warning: SIGNAL_NEVER_READ: Signal 'ram_ch_re' is never read
    at line 219 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_ram.v:219 [compile index 8]
*** Warning: SIGNAL_NEVER_READ: Signal 'ram_st_re' is never read
    at line 251 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/test/mcs4_ram.v:251 [compile index 8]
*** Warning: SIGNAL_NEVER_USED: Signal 'force_a1' is never used
    at line 8 in /home/echoro/Documents/Courses/Senior/First_term/design_experiment/4004/src/design/use/rtl/gen_phase.v:8 [compile index 11]
*** Done mixed mode extension build [410 ms] ***
*** Total build time [471 ms] ***
