$date
	Sun Oct 23 07:49:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#598159
b110 !
1"
#598162
b110 &
b110 %
1$
#598163
0"
#598166
b11 &
b11 %
#598170
b1010 &
b1010 %
#598174
b101 &
b101 %
#598178
b10000 &
b10000 %
#598182
b1000 &
b1000 %
#598186
b100 &
b100 %
#598190
b10 &
b10 %
#598194
b1 &
b1 %
1#
#598198
b0 &
0#
b0 %
0$
#1537519
b10000 !
1"
#1537522
b10000 &
b10000 %
1$
#1537523
0"
#1537526
b1000 &
b1000 %
#1537530
b100 &
b100 %
#1537534
b10 &
b10 %
#1537538
b1 &
b1 %
1#
#1537542
b0 &
0#
b0 %
0$
#2506793
b1001 !
1"
#2506794
b1001 &
b1001 %
1$
#2506795
0"
#2506798
b11100 &
b11100 %
#2506802
b1110 &
b1110 %
#2506806
b111 &
b111 %
#2506810
b10110 &
b10110 %
#2506814
b1011 &
b1011 %
#2506818
b100010 &
b100010 %
#2506822
b10001 &
b10001 %
#2506826
b110100 &
b110100 %
#2506830
b11010 &
b11010 %
#2506834
b1101 &
b1101 %
#2506838
b101000 &
b101000 %
#2506842
b10100 &
b10100 %
#2506846
b1010 &
b1010 %
#2506850
b101 &
b101 %
#2506854
b10000 &
b10000 %
#2506858
b1000 &
b1000 %
#2506862
b100 &
b100 %
#2506866
b10 &
b10 %
#2506870
b1 &
1#
b1 %
#2506874
b0 &
b0 %
0#
0$
#4500012
