5 18 1fd81 5 5 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (always_latch1.vcd) 2 -o (always_latch1.cdd) 2 -v (always_latch1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 always_latch1.v 1 32 1 
2 1 0 0 0 0 1 1 1008 0 0 1 1 e
2 2 0 0 0 0 1 29 1008 1 0 1 18 0 1 0 0 0 0
2 3 0 0 0 0 2 1 100c 0 0 1 1 f
2 4 0 0 0 0 2 29 1008 3 0 1 18 0 1 0 0 0 0
2 5 0 0 0 0 1 1 1004 0 0 1 1 b
2 6 0 0 0 0 1 29 1008 5 0 1 18 0 1 0 0 0 0
2 7 0 0 0 0 2 1 100c 0 0 1 1 c
2 8 0 0 0 0 2 29 1008 7 0 1 18 0 1 0 0 0 0
2 9 0 0 0 0 2 2b 1008 6 8 1 18 0 1 0 0 0 0
2 10 0 0 0 0 3 2b 1008 4 9 1 18 0 1 0 0 0 0
2 11 0 0 0 0 3 2b 1008 2 10 1 18 0 1 0 0 0 0
2 12 5 5 5 b 8 50 100a 11 0 1 18 0 1 0 0 0 0
2 13 6 6 6 20006 4 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 14 20 20 20 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
1 a 1 3 70004 1 0 0 0 1 17 0 1 0 0 1 0
1 b 2 3 1070007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 3 107000a 1 0 0 0 1 17 0 1 0 0 1 0
1 d 4 3 7000d 1 0 0 0 1 17 0 1 0 1 0 0
1 e 5 3 1070010 1 0 0 0 1 17 0 1 0 0 0 0
1 f 6 3 1070013 1 0 0 0 1 17 0 1 0 1 0 0
4 12 1 13 0 12
4 13 6 12 0 12
4 14 1 0 0 14
3 1 main.u$0 "main.u$0" 0 always_latch1.v 6 9 1 
2 15 7 7 7 d000d 2 1 100c 0 0 1 1 c
2 16 7 7 7 90009 1 1 1004 0 0 1 1 b
2 17 7 7 7 9000d 2 9 10cc 15 16 1 18 0 1 0 1 1 0
2 18 7 7 7 40004 0 1 1410 0 0 1 1 a
2 19 7 7 7 4000d 4 38 e 17 18
2 20 8 8 8 d000d 2 1 100c 0 0 1 1 f
2 21 8 8 8 90009 1 1 1008 0 0 1 1 e
2 22 8 8 8 9000d 2 8 130c 20 21 1 18 0 1 0 1 1 0
2 23 8 8 8 40004 0 1 1410 0 0 1 1 d
2 24 8 8 8 4000d 4 38 1e 22 23
4 19 11 24 24 19
4 24 0 0 0 19
3 1 main.u$1 "main.u$1" 0 always_latch1.v 11 18 1 
3 1 main.u$2 "main.u$2" 0 always_latch1.v 20 30 1 
2 25 21 21 21 20003 1 0 1008 0 0 32 48 a 0
2 26 21 21 21 10003 2 2c 900a 25 0 32 18 0 ffffffff 0 0 0 0
2 27 22 22 22 50008 1 0 21004 0 0 1 16 0 0
2 28 22 22 22 10001 0 1 1410 0 0 1 1 b
2 29 22 22 22 10008 1 37 16 27 28
2 30 23 23 23 50008 1 0 21008 0 0 1 16 1 0
2 31 23 23 23 10001 0 1 1410 0 0 1 1 c
2 32 23 23 23 10008 1 37 1a 30 31
2 33 24 24 24 c000f 1 0 21008 0 0 1 16 1 0
2 34 24 24 24 80008 0 1 1410 0 0 1 1 e
2 35 24 24 24 8000f 1 37 1a 33 34
2 36 25 25 25 c000f 1 0 21004 0 0 1 16 0 0
2 37 25 25 25 80008 0 1 1410 0 0 1 1 f
2 38 25 25 25 8000f 1 37 16 36 37
2 39 26 26 26 20003 1 0 1008 0 0 32 48 a 0
2 40 26 26 26 10003 2 2c 900a 39 0 32 18 0 ffffffff 0 0 0 0
2 41 27 27 27 50008 1 0 21004 0 0 1 16 0 0
2 42 27 27 27 10001 0 1 1410 0 0 1 1 c
2 43 27 27 27 10008 1 37 16 41 42
2 44 28 28 28 20003 1 0 1008 0 0 32 48 a 0
2 45 28 28 28 10003 2 2c 900a 44 0 32 18 0 ffffffff 0 0 0 0
2 46 29 29 29 50008 1 0 21008 0 0 1 16 1 0
2 47 29 29 29 10001 0 1 1410 0 0 1 1 f
2 48 29 29 29 10008 1 37 1a 46 47
4 26 11 29 0 26
4 29 0 32 32 26
4 32 0 35 35 26
4 35 0 38 38 26
4 38 0 40 40 26
4 40 0 43 0 26
4 43 0 45 45 26
4 45 0 48 0 26
4 48 0 0 0 26
