<stg><name>pix_subtract</name>


<trans_list>

<trans id="158" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i4* %StreamOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str80, i32 0, i32 0, [1 x i8]* @p_str81, [1 x i8]* @p_str82, [1 x i8]* @p_str83, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str84, [1 x i8]* @p_str85)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str73, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str77, [1 x i8]* @p_str78)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i4* %StreamIn_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [1 x i8]* @p_str71)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str59, i32 0, i32 0, [1 x i8]* @p_str60, [1 x i8]* @p_str61, [1 x i8]* @p_str62, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str63, [1 x i8]* @p_str64)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1">
<![CDATA[
codeRepl:4  %arbitrator_load = load i1* @arbitrator, align 1

]]></Node>
<StgValue><ssdm name="arbitrator_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:5  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
:0  %i = phi i14 [ 0, %codeRepl ], [ %i_2, %.loopexit394 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:1  %tmp_s = icmp eq i14 %i, -6144

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %i_2 = add i14 %i, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:2  %i2 = zext i14 %i to i64

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:3  %buf_V_0_addr = getelementptr [10240 x i12]* @buf_V_0, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="buf_V_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:4  %buf_V_0_load = load i12* %buf_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="buf_V_0_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:13  %buf_V_1_addr = getelementptr [10240 x i12]* @buf_V_1, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="buf_V_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:14  %buf_V_1_load = load i12* %buf_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:23  %buf_V_2_addr = getelementptr [10240 x i12]* @buf_V_2, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="buf_V_2_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:24  %buf_V_2_load = load i12* %buf_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:33  %buf_V_3_addr = getelementptr [10240 x i12]* @buf_V_3, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="buf_V_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:34  %buf_V_3_load = load i12* %buf_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:43  %buf_V_4_addr = getelementptr [10240 x i12]* @buf_V_4, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="buf_V_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:44  %buf_V_4_load = load i12* %buf_V_4_addr, align 8

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:53  %buf_V_5_addr = getelementptr [10240 x i12]* @buf_V_5, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="buf_V_5_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:54  %buf_V_5_load = load i12* %buf_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:63  %buf_V_6_addr = getelementptr [10240 x i12]* @buf_V_6, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="buf_V_6_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:64  %buf_V_6_load = load i12* %buf_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:73  %buf_V_7_addr = getelementptr [10240 x i12]* @buf_V_7, i64 0, i64 %i2

]]></Node>
<StgValue><ssdm name="buf_V_7_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:74  %buf_V_7_load = load i12* %buf_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="132" op_0_bw="132" op_1_bw="128" op_2_bw="4">
<![CDATA[
:2  %empty_13 = call { i128, i4 } @_ssdm_op_Read.ap_fifo.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="128" op_0_bw="132">
<![CDATA[
:3  %tmp_Data_V = extractvalue { i128, i4 } %empty_13, 0

]]></Node>
<StgValue><ssdm name="tmp_Data_V"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="132">
<![CDATA[
:4  %tmp_User_V = extractvalue { i128, i4 } %empty_13, 1

]]></Node>
<StgValue><ssdm name="tmp_User_V"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %arbitrator_load, label %_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0, label %.preheader393.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="14">
<![CDATA[
.preheader393.0:0  %i3 = zext i14 %i to i64

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader393.0:1  %buf_V_0_addr_1 = getelementptr [10240 x i12]* @buf_V_0, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="buf_V_0_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="128">
<![CDATA[
.preheader393.0:2  %tmp_31 = trunc i128 %tmp_Data_V to i12

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="12" op_1_bw="14">
<![CDATA[
.preheader393.0:3  store i12 %tmp_31, i12* %buf_V_0_addr_1, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader393.0:4  %buf_V_1_addr_1 = getelementptr [10240 x i12]* @buf_V_1, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="buf_V_1_addr_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader393.0:5  %p_Result_16_trunc_1 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 16, i32 27)

]]></Node>
<StgValue><ssdm name="p_Result_16_trunc_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="12" op_1_bw="14">
<![CDATA[
.preheader393.0:6  store i12 %p_Result_16_trunc_1, i12* %buf_V_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader393.0:7  %buf_V_2_addr_1 = getelementptr [10240 x i12]* @buf_V_2, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="buf_V_2_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader393.0:8  %p_Result_16_trunc_2 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 32, i32 43)

]]></Node>
<StgValue><ssdm name="p_Result_16_trunc_2"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="12" op_1_bw="14">
<![CDATA[
.preheader393.0:9  store i12 %p_Result_16_trunc_2, i12* %buf_V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader393.0:10  %buf_V_3_addr_1 = getelementptr [10240 x i12]* @buf_V_3, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="buf_V_3_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader393.0:11  %p_Result_16_trunc_3 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 48, i32 59)

]]></Node>
<StgValue><ssdm name="p_Result_16_trunc_3"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="12" op_1_bw="14">
<![CDATA[
.preheader393.0:12  store i12 %p_Result_16_trunc_3, i12* %buf_V_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader393.0:13  %buf_V_4_addr_1 = getelementptr [10240 x i12]* @buf_V_4, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="buf_V_4_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader393.0:14  %p_Result_16_trunc_4 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 64, i32 75)

]]></Node>
<StgValue><ssdm name="p_Result_16_trunc_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="12" op_1_bw="14">
<![CDATA[
.preheader393.0:15  store i12 %p_Result_16_trunc_4, i12* %buf_V_4_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader393.0:16  %buf_V_5_addr_1 = getelementptr [10240 x i12]* @buf_V_5, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="buf_V_5_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader393.0:17  %p_Result_16_trunc_5 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 80, i32 91)

]]></Node>
<StgValue><ssdm name="p_Result_16_trunc_5"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="12" op_1_bw="14">
<![CDATA[
.preheader393.0:18  store i12 %p_Result_16_trunc_5, i12* %buf_V_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader393.0:19  %buf_V_6_addr_1 = getelementptr [10240 x i12]* @buf_V_6, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="buf_V_6_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader393.0:20  %p_Result_16_trunc_6 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 96, i32 107)

]]></Node>
<StgValue><ssdm name="p_Result_16_trunc_6"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="12" op_1_bw="14">
<![CDATA[
.preheader393.0:21  store i12 %p_Result_16_trunc_6, i12* %buf_V_6_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader393.0:22  %buf_V_7_addr_1 = getelementptr [10240 x i12]* @buf_V_7, i64 0, i64 %i3

]]></Node>
<StgValue><ssdm name="buf_V_7_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="12" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader393.0:23  %p_Result_16_trunc_7 = call i12 @_ssdm_op_PartSelect.i12.i128.i32.i32(i128 %tmp_Data_V, i32 112, i32 123)

]]></Node>
<StgValue><ssdm name="p_Result_16_trunc_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="12" op_1_bw="14">
<![CDATA[
.preheader393.0:24  store i12 %p_Result_16_trunc_7, i12* %buf_V_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader393.0:25  br label %.loopexit394

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:4  %buf_V_0_load = load i12* %buf_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="buf_V_0_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:14  %buf_V_1_load = load i12* %buf_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:24  %buf_V_2_load = load i12* %buf_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:34  %buf_V_3_load = load i12* %buf_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:44  %buf_V_4_load = load i12* %buf_V_4_addr, align 8

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:54  %buf_V_5_load = load i12* %buf_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:64  %buf_V_6_load = load i12* %buf_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:74  %buf_V_7_load = load i12* %buf_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:4  %buf_V_0_load = load i12* %buf_V_0_addr, align 16

]]></Node>
<StgValue><ssdm name="buf_V_0_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:14  %buf_V_1_load = load i12* %buf_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_1_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:24  %buf_V_2_load = load i12* %buf_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_2_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:34  %buf_V_3_load = load i12* %buf_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_3_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:44  %buf_V_4_load = load i12* %buf_V_4_addr, align 8

]]></Node>
<StgValue><ssdm name="buf_V_4_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:54  %buf_V_5_load = load i12* %buf_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_5_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:64  %buf_V_6_load = load i12* %buf_V_6_addr, align 4

]]></Node>
<StgValue><ssdm name="buf_V_6_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="14">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:74  %buf_V_7_load = load i12* %buf_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_V_7_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="128">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:0  %tmp_8 = trunc i128 %tmp_Data_V to i16

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:1  %lhs_V = zext i16 %tmp_8 to i17

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:5  %rhs_V = zext i12 %buf_V_0_load to i17

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:6  %ret_V_9 = sub i17 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:7  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:8  %tmp_12 = trunc i17 %ret_V_9 to i12

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:11  %p_Result_18_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_18_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:12  %lhs_V_1 = zext i16 %p_Result_18_1 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:15  %rhs_V_1 = zext i12 %buf_V_1_load to i17

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:16  %ret_V_9_1 = sub i17 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_9_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:17  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:18  %tmp_16 = trunc i17 %ret_V_9_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:21  %p_Result_18_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_18_2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:22  %lhs_V_2 = zext i16 %p_Result_18_2 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:25  %rhs_V_2 = zext i12 %buf_V_2_load to i17

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:26  %ret_V_9_2 = sub i17 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_9_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:27  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:28  %tmp_20 = trunc i17 %ret_V_9_2 to i12

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:31  %p_Result_18_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_18_3"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:32  %lhs_V_3 = zext i16 %p_Result_18_3 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:35  %rhs_V_3 = zext i12 %buf_V_3_load to i17

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:36  %ret_V_9_3 = sub i17 %lhs_V_3, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_9_3"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:37  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:38  %tmp_22 = trunc i17 %ret_V_9_3 to i12

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:41  %p_Result_18_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_18_4"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:42  %lhs_V_4 = zext i16 %p_Result_18_4 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:45  %rhs_V_4 = zext i12 %buf_V_4_load to i17

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:46  %ret_V_9_4 = sub i17 %lhs_V_4, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_9_4"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:47  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:48  %tmp_24 = trunc i17 %ret_V_9_4 to i12

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:51  %p_Result_18_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_18_5"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:52  %lhs_V_5 = zext i16 %p_Result_18_5 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:55  %rhs_V_5 = zext i12 %buf_V_5_load to i17

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:56  %ret_V_9_5 = sub i17 %lhs_V_5, %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_9_5"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:57  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:58  %tmp_26 = trunc i17 %ret_V_9_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:61  %p_Result_18_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_18_6"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:62  %lhs_V_6 = zext i16 %p_Result_18_6 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:65  %rhs_V_6 = zext i12 %buf_V_6_load to i17

]]></Node>
<StgValue><ssdm name="rhs_V_6"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:66  %ret_V_9_6 = sub i17 %lhs_V_6, %rhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V_9_6"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:67  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:68  %tmp_28 = trunc i17 %ret_V_9_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:71  %p_Result_18_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_18_7"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="16">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:72  %lhs_V_7 = zext i16 %p_Result_18_7 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="17" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:75  %rhs_V_7 = zext i12 %buf_V_7_load to i17

]]></Node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:76  %ret_V_9_7 = sub i17 %lhs_V_7, %rhs_V_7

]]></Node>
<StgValue><ssdm name="ret_V_9_7"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:77  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_9_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="17">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:78  %tmp_30 = trunc i17 %ret_V_9_7 to i12

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="131" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:9  %tmp_5 = select i1 %tmp_10, i12 0, i12 %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:10  %tmp_V_0_trunc = zext i12 %tmp_5 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_0_trunc"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:19  %tmp_7 = select i1 %tmp_14, i12 0, i12 %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:20  %tmp_V_1_trunc = zext i12 %tmp_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_1_trunc"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:29  %tmp_9 = select i1 %tmp_19, i12 0, i12 %tmp_20

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:30  %tmp_V_2_trunc = zext i12 %tmp_9 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_2_trunc"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:39  %tmp_2 = select i1 %tmp_21, i12 0, i12 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:40  %tmp_V_3_trunc = zext i12 %tmp_2 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_3_trunc"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:49  %tmp_1 = select i1 %tmp_23, i12 0, i12 %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:50  %tmp_V_4_trunc = zext i12 %tmp_1 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_4_trunc"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:59  %tmp_3 = select i1 %tmp_25, i12 0, i12 %tmp_26

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:60  %tmp_V_5_trunc = zext i12 %tmp_3 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_5_trunc"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:69  %tmp_6 = select i1 %tmp_27, i12 0, i12 %tmp_28

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:70  %tmp_V_6_trunc = zext i12 %tmp_6 to i16

]]></Node>
<StgValue><ssdm name="tmp_V_6_trunc"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:79  %tmp_11 = select i1 %tmp_29, i12 0, i12 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="124" op_0_bw="124" op_1_bw="12" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:80  %tmp_13 = call i124 @_ssdm_op_BitConcatenate.i124.i12.i16.i16.i16.i16.i16.i16.i16(i12 %tmp_11, i16 %tmp_V_6_trunc, i16 %tmp_V_5_trunc, i16 %tmp_V_4_trunc, i16 %tmp_V_3_trunc, i16 %tmp_V_2_trunc, i16 %tmp_V_1_trunc, i16 %tmp_V_0_trunc)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="128" op_0_bw="124">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:81  %p_Result_22_7 = zext i124 %tmp_13 to i128

]]></Node>
<StgValue><ssdm name="p_Result_22_7"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="arbitrator_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0:82  br label %.loopexit394

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
.loopexit394:0  %tmp_Data_V_4 = phi i128 [ %p_Result_22_7, %_ZrsILi128ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.i.0 ], [ %tmp_Data_V, %.preheader393.0 ]

]]></Node>
<StgValue><ssdm name="tmp_Data_V_4"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>FIFO_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="4" op_3_bw="128" op_4_bw="4">
<![CDATA[
.loopexit394:1  call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_4, i4 %tmp_User_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit394:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.loopexit394:3  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="155" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %tmp_4 = xor i1 %arbitrator_load, true

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 %tmp_4, i1* @arbitrator, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0">
<![CDATA[
:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
