# Nand2Tetris Project1.1 
NOT & OR gate HDL implementation

### NOT Gate output
Hardware Simulator
![image](https://github.com/user-attachments/assets/bf1ba34a-8374-4de9-b0d3-7f07b0fef3d4)

Output file

![image](https://github.com/user-attachments/assets/5351c561-ea55-49e9-abab-5804a2a60dd3)

### OR Gate output
Hardware Simulator
![image](https://github.com/user-attachments/assets/2a8eb4b9-97f2-40de-bc30-a00d0e37f554)

Output File

![image](https://github.com/user-attachments/assets/602a80ca-9695-4072-8443-67ebdf60f7e1)
