Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Aug 29 16:04:57 2024
| Host         : DESKTOP-5D6U9FV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning   Missing input or output delay                                     12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.931        0.000                      0                   29        0.225        0.000                      0                   29        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.931        0.000                      0                   29        0.225        0.000                      0                   29        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.931ns  (required time - arrival time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/mode_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.932ns (23.129%)  route 3.098ns (76.871%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 10.729 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.552     3.003    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.456     3.459 r  design_1_i/road_sign/inst/wait_counter_reg[22]/Q
                         net (fo=29, routed)          2.288     5.747    design_1_i/road_sign/inst/wait_counter[22]
    SLICE_X111Y108       LUT2 (Prop_lut2_I1_O)        0.150     5.897 r  design_1_i/road_sign/inst/mode_current_state[1]_i_3/O
                         net (fo=2, routed)           0.810     6.706    design_1_i/road_sign/inst/mode_current_state[1]_i_3_n_0
    SLICE_X113Y108       LUT6 (Prop_lut6_I4_O)        0.326     7.032 r  design_1_i/road_sign/inst/mode_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.032    design_1_i/road_sign/inst/mode_current_state[1]_i_1_n_0
    SLICE_X113Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.349    10.729    design_1_i/road_sign/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
                         clock pessimism              0.240    10.969    
                         clock uncertainty           -0.035    10.934    
    SLICE_X113Y108       FDCE (Setup_fdce_C_D)        0.029    10.963    design_1_i/road_sign/inst/mode_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.963    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  3.931    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/mode_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.932ns (23.003%)  route 3.120ns (76.997%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 10.729 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.552     3.003    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.456     3.459 r  design_1_i/road_sign/inst/wait_counter_reg[22]/Q
                         net (fo=29, routed)          2.288     5.747    design_1_i/road_sign/inst/wait_counter[22]
    SLICE_X111Y108       LUT2 (Prop_lut2_I1_O)        0.150     5.897 r  design_1_i/road_sign/inst/mode_current_state[1]_i_3/O
                         net (fo=2, routed)           0.832     6.728    design_1_i/road_sign/inst/mode_current_state[1]_i_3_n_0
    SLICE_X112Y108       LUT6 (Prop_lut6_I4_O)        0.326     7.054 r  design_1_i/road_sign/inst/mode_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.054    design_1_i/road_sign/inst/mode_current_state[0]_i_1_n_0
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.349    10.729    design_1_i/road_sign/inst/clk
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
                         clock pessimism              0.240    10.969    
                         clock uncertainty           -0.035    10.934    
    SLICE_X112Y108       FDCE (Setup_fdce_C_D)        0.077    11.011    design_1_i/road_sign/inst/mode_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.011    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             4.025ns  (required time - arrival time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.747ns  (logic 2.135ns (56.986%)  route 1.612ns (43.014%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.613     3.064    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     3.582 r  design_1_i/road_sign/inst/wait_counter_reg[1]/Q
                         net (fo=1, routed)           0.808     4.390    design_1_i/road_sign/inst/wait_counter[1]
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.046 r  design_1_i/road_sign/inst/wait_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.046    design_1_i/road_sign/inst/wait_counter_reg[4]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.160 r  design_1_i/road_sign/inst/wait_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.160    design_1_i/road_sign/inst/wait_counter_reg[8]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.274 r  design_1_i/road_sign/inst/wait_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/road_sign/inst/wait_counter_reg[12]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/road_sign/inst/wait_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/road_sign/inst/wait_counter_reg[16]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.701 r  design_1_i/road_sign/inst/wait_counter_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.803     6.505    design_1_i/road_sign/inst/wait_counter0[20]
    SLICE_X111Y107       LUT5 (Prop_lut5_I4_O)        0.306     6.811 r  design_1_i/road_sign/inst/wait_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     6.811    design_1_i/road_sign/inst/wait_counter[20]_i_1_n_0
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.337    10.717    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[20]/C
                         clock pessimism              0.122    10.840    
                         clock uncertainty           -0.035    10.804    
    SLICE_X111Y107       FDCE (Setup_fdce_C_D)        0.031    10.835    design_1_i/road_sign/inst/wait_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -6.811    
  -------------------------------------------------------------------
                         slack                                  4.025    

Slack (MET) :             4.152ns  (required time - arrival time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 2.151ns (59.439%)  route 1.468ns (40.561%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.613     3.064    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     3.582 r  design_1_i/road_sign/inst/wait_counter_reg[1]/Q
                         net (fo=1, routed)           0.808     4.390    design_1_i/road_sign/inst/wait_counter[1]
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.046 r  design_1_i/road_sign/inst/wait_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.046    design_1_i/road_sign/inst/wait_counter_reg[4]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.160 r  design_1_i/road_sign/inst/wait_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.160    design_1_i/road_sign/inst/wait_counter_reg[8]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.274 r  design_1_i/road_sign/inst/wait_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/road_sign/inst/wait_counter_reg[12]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/road_sign/inst/wait_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/road_sign/inst/wait_counter_reg[16]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.502 r  design_1_i/road_sign/inst/wait_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/road_sign/inst/wait_counter_reg[20]_i_2_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.724 r  design_1_i/road_sign/inst/wait_counter_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.659     6.384    design_1_i/road_sign/inst/wait_counter0[21]
    SLICE_X111Y107       LUT5 (Prop_lut5_I4_O)        0.299     6.683 r  design_1_i/road_sign/inst/wait_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     6.683    design_1_i/road_sign/inst/wait_counter[21]_i_1_n_0
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.337    10.717    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[21]/C
                         clock pessimism              0.122    10.840    
                         clock uncertainty           -0.035    10.804    
    SLICE_X111Y107       FDCE (Setup_fdce_C_D)        0.031    10.835    design_1_i/road_sign/inst/wait_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -6.683    
  -------------------------------------------------------------------
                         slack                                  4.152    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 2.267ns (63.351%)  route 1.311ns (36.649%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 10.717 - 8.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.613     3.064    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     3.582 r  design_1_i/road_sign/inst/wait_counter_reg[1]/Q
                         net (fo=1, routed)           0.808     4.390    design_1_i/road_sign/inst/wait_counter[1]
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.046 r  design_1_i/road_sign/inst/wait_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.046    design_1_i/road_sign/inst/wait_counter_reg[4]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.160 r  design_1_i/road_sign/inst/wait_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.160    design_1_i/road_sign/inst/wait_counter_reg[8]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.274 r  design_1_i/road_sign/inst/wait_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/road_sign/inst/wait_counter_reg[12]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/road_sign/inst/wait_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/road_sign/inst/wait_counter_reg[16]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.502 r  design_1_i/road_sign/inst/wait_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.502    design_1_i/road_sign/inst/wait_counter_reg[20]_i_2_n_0
    SLICE_X110Y107       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.836 r  design_1_i/road_sign/inst/wait_counter_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.503     6.340    design_1_i/road_sign/inst/wait_counter0[22]
    SLICE_X111Y107       LUT5 (Prop_lut5_I4_O)        0.303     6.643 r  design_1_i/road_sign/inst/wait_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     6.643    design_1_i/road_sign/inst/wait_counter[22]_i_1_n_0
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.337    10.717    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[22]/C
                         clock pessimism              0.122    10.840    
                         clock uncertainty           -0.035    10.804    
    SLICE_X111Y107       FDCE (Setup_fdce_C_D)        0.032    10.836    design_1_i/road_sign/inst/wait_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         10.836    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.293ns  (required time - arrival time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 2.153ns (60.770%)  route 1.390ns (39.230%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.782 - 8.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.613     3.064    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     3.582 r  design_1_i/road_sign/inst/wait_counter_reg[1]/Q
                         net (fo=1, routed)           0.808     4.390    design_1_i/road_sign/inst/wait_counter[1]
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.046 r  design_1_i/road_sign/inst/wait_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.046    design_1_i/road_sign/inst/wait_counter_reg[4]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.160 r  design_1_i/road_sign/inst/wait_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.160    design_1_i/road_sign/inst/wait_counter_reg[8]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.274 r  design_1_i/road_sign/inst/wait_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/road_sign/inst/wait_counter_reg[12]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/road_sign/inst/wait_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/road_sign/inst/wait_counter_reg[16]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.722 r  design_1_i/road_sign/inst/wait_counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.581     6.304    design_1_i/road_sign/inst/wait_counter0[18]
    SLICE_X111Y106       LUT5 (Prop_lut5_I4_O)        0.303     6.607 r  design_1_i/road_sign/inst/wait_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     6.607    design_1_i/road_sign/inst/wait_counter[18]_i_1_n_0
    SLICE_X111Y106       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.402    10.782    design_1_i/road_sign/inst/clk
    SLICE_X111Y106       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[18]/C
                         clock pessimism              0.122    10.904    
                         clock uncertainty           -0.035    10.869    
    SLICE_X111Y106       FDCE (Setup_fdce_C_D)        0.031    10.900    design_1_i/road_sign/inst/wait_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         10.900    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  4.293    

Slack (MET) :             4.334ns  (required time - arrival time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 2.021ns (58.505%)  route 1.433ns (41.495%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.735 - 8.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.613     3.064    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     3.582 r  design_1_i/road_sign/inst/wait_counter_reg[1]/Q
                         net (fo=1, routed)           0.808     4.390    design_1_i/road_sign/inst/wait_counter[1]
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.046 r  design_1_i/road_sign/inst/wait_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.046    design_1_i/road_sign/inst/wait_counter_reg[4]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.160 r  design_1_i/road_sign/inst/wait_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.160    design_1_i/road_sign/inst/wait_counter_reg[8]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.274 r  design_1_i/road_sign/inst/wait_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/road_sign/inst/wait_counter_reg[12]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.587 r  design_1_i/road_sign/inst/wait_counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.625     6.212    design_1_i/road_sign/inst/wait_counter0[16]
    SLICE_X111Y105       LUT5 (Prop_lut5_I4_O)        0.306     6.518 r  design_1_i/road_sign/inst/wait_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     6.518    design_1_i/road_sign/inst/wait_counter[16]_i_1_n_0
    SLICE_X111Y105       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.355    10.735    design_1_i/road_sign/inst/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[16]/C
                         clock pessimism              0.122    10.857    
                         clock uncertainty           -0.035    10.822    
    SLICE_X111Y105       FDCE (Setup_fdce_C_D)        0.031    10.853    design_1_i/road_sign/inst/wait_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         10.853    
                         arrival time                          -6.518    
  -------------------------------------------------------------------
                         slack                                  4.334    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.471ns  (logic 2.037ns (58.686%)  route 1.434ns (41.314%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 10.782 - 8.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.613     3.064    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     3.582 r  design_1_i/road_sign/inst/wait_counter_reg[1]/Q
                         net (fo=1, routed)           0.808     4.390    design_1_i/road_sign/inst/wait_counter[1]
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.046 r  design_1_i/road_sign/inst/wait_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.046    design_1_i/road_sign/inst/wait_counter_reg[4]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.160 r  design_1_i/road_sign/inst/wait_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.160    design_1_i/road_sign/inst/wait_counter_reg[8]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.274 r  design_1_i/road_sign/inst/wait_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/road_sign/inst/wait_counter_reg[12]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.388 r  design_1_i/road_sign/inst/wait_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.388    design_1_i/road_sign/inst/wait_counter_reg[16]_i_2_n_0
    SLICE_X110Y106       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.610 r  design_1_i/road_sign/inst/wait_counter_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.626     6.236    design_1_i/road_sign/inst/wait_counter0[17]
    SLICE_X111Y106       LUT5 (Prop_lut5_I4_O)        0.299     6.535 r  design_1_i/road_sign/inst/wait_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     6.535    design_1_i/road_sign/inst/wait_counter[17]_i_1_n_0
    SLICE_X111Y106       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.402    10.782    design_1_i/road_sign/inst/clk
    SLICE_X111Y106       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[17]/C
                         clock pessimism              0.122    10.904    
                         clock uncertainty           -0.035    10.869    
    SLICE_X111Y106       FDCE (Setup_fdce_C_D)        0.029    10.898    design_1_i/road_sign/inst/wait_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 1.923ns (56.277%)  route 1.494ns (43.723%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 10.735 - 8.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.613     3.064    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y103       FDCE (Prop_fdce_C_Q)         0.518     3.582 r  design_1_i/road_sign/inst/wait_counter_reg[1]/Q
                         net (fo=1, routed)           0.808     4.390    design_1_i/road_sign/inst/wait_counter[1]
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     5.046 r  design_1_i/road_sign/inst/wait_counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.046    design_1_i/road_sign/inst/wait_counter_reg[4]_i_2_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.160 r  design_1_i/road_sign/inst/wait_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.160    design_1_i/road_sign/inst/wait_counter_reg[8]_i_2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.274 r  design_1_i/road_sign/inst/wait_counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.274    design_1_i/road_sign/inst/wait_counter_reg[12]_i_2_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.496 r  design_1_i/road_sign/inst/wait_counter_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.686     6.182    design_1_i/road_sign/inst/wait_counter0[13]
    SLICE_X111Y105       LUT5 (Prop_lut5_I4_O)        0.299     6.481 r  design_1_i/road_sign/inst/wait_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     6.481    design_1_i/road_sign/inst/wait_counter[13]_i_1_n_0
    SLICE_X111Y105       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.355    10.735    design_1_i/road_sign/inst/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[13]/C
                         clock pessimism              0.122    10.857    
                         clock uncertainty           -0.035    10.822    
    SLICE_X111Y105       FDCE (Setup_fdce_C_D)        0.029    10.851    design_1_i/road_sign/inst/wait_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         10.851    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 0.828ns (23.677%)  route 2.669ns (76.323%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 10.797 - 8.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.552     3.003    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.456     3.459 f  design_1_i/road_sign/inst/wait_counter_reg[19]/Q
                         net (fo=2, routed)           0.824     4.283    design_1_i/road_sign/inst/wait_counter[19]
    SLICE_X111Y106       LUT2 (Prop_lut2_I0_O)        0.124     4.407 f  design_1_i/road_sign/inst/mode_current_state[1]_i_6/O
                         net (fo=1, routed)           0.636     5.043    design_1_i/road_sign/inst/mode_current_state[1]_i_6_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I5_O)        0.124     5.167 r  design_1_i/road_sign/inst/mode_current_state[1]_i_2/O
                         net (fo=29, routed)          1.209     6.376    design_1_i/road_sign/inst/mode_current_state[1]_i_2_n_0
    SLICE_X111Y108       LUT5 (Prop_lut5_I1_O)        0.124     6.500 r  design_1_i/road_sign/inst/wait_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     6.500    design_1_i/road_sign/inst/wait_counter[23]_i_1_n_0
    SLICE_X111Y108       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.417    10.798    design_1_i/road_sign/inst/clk
    SLICE_X111Y108       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[23]/C
                         clock pessimism              0.122    10.920    
                         clock uncertainty           -0.035    10.884    
    SLICE_X111Y108       FDCE (Setup_fdce_C_D)        0.029    10.913    design_1_i/road_sign/inst/wait_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         10.913    
                         arrival time                          -6.500    
  -------------------------------------------------------------------
                         slack                                  4.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.439%)  route 0.263ns (58.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.252ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.682     0.901    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.042 f  design_1_i/road_sign/inst/wait_counter_reg[21]/Q
                         net (fo=29, routed)          0.263     1.305    design_1_i/road_sign/inst/wait_counter[21]
    SLICE_X111Y108       LUT5 (Prop_lut5_I3_O)        0.045     1.350 r  design_1_i/road_sign/inst/wait_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/road_sign/inst/wait_counter[23]_i_1_n_0
    SLICE_X111Y108       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.846     1.252    design_1_i/road_sign/inst/clk
    SLICE_X111Y108       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[23]/C
                         clock pessimism             -0.219     1.034    
    SLICE_X111Y108       FDCE (Hold_fdce_C_D)         0.091     1.125    design_1_i/road_sign/inst/wait_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/mode_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.405%)  route 0.223ns (51.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.690     0.909    design_1_i/road_sign/inst/clk
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDCE (Prop_fdce_C_Q)         0.164     1.073 r  design_1_i/road_sign/inst/mode_current_state_reg[0]/Q
                         net (fo=13, routed)          0.223     1.295    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[0]
    SLICE_X112Y108       LUT6 (Prop_lut6_I5_O)        0.045     1.340 r  design_1_i/road_sign/inst/mode_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/road_sign/inst/mode_current_state[0]_i_1_n_0
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.795     1.201    design_1_i/road_sign/inst/clk
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
                         clock pessimism             -0.293     0.909    
    SLICE_X112Y108       FDCE (Hold_fdce_C_D)         0.120     1.029    design_1_i/road_sign/inst/mode_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/led_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.186ns (36.023%)  route 0.330ns (63.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.682     0.901    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.042 r  design_1_i/road_sign/inst/wait_counter_reg[21]/Q
                         net (fo=29, routed)          0.330     1.372    design_1_i/road_sign/inst/wait_counter[21]
    SLICE_X112Y107       LUT6 (Prop_lut6_I4_O)        0.045     1.417 r  design_1_i/road_sign/inst/led_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.417    design_1_i/road_sign/inst/led_current_state[0]_i_1_n_0
    SLICE_X112Y107       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.795     1.201    design_1_i/road_sign/inst/clk
    SLICE_X112Y107       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[0]/C
                         clock pessimism             -0.219     0.983    
    SLICE_X112Y107       FDCE (Hold_fdce_C_D)         0.120     1.103    design_1_i/road_sign/inst/led_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.116%)  route 0.266ns (58.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.682     0.901    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.042 f  design_1_i/road_sign/inst/wait_counter_reg[21]/Q
                         net (fo=29, routed)          0.266     1.308    design_1_i/road_sign/inst/wait_counter[21]
    SLICE_X111Y107       LUT5 (Prop_lut5_I3_O)        0.045     1.353 r  design_1_i/road_sign/inst/wait_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_1_i/road_sign/inst/wait_counter[22]_i_1_n_0
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.789     1.195    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[22]/C
                         clock pessimism             -0.295     0.901    
    SLICE_X111Y107       FDCE (Hold_fdce_C_D)         0.092     0.993    design_1_i/road_sign/inst/wait_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/led_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.739%)  route 0.439ns (70.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.682     0.901    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.042 r  design_1_i/road_sign/inst/wait_counter_reg[21]/Q
                         net (fo=29, routed)          0.439     1.481    design_1_i/road_sign/inst/wait_counter[21]
    SLICE_X112Y106       LUT6 (Prop_lut6_I4_O)        0.045     1.526 r  design_1_i/road_sign/inst/led_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.526    design_1_i/road_sign/inst/led_current_state[2]_i_1_n_0
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.842     1.248    design_1_i/road_sign/inst/clk
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[2]/C
                         clock pessimism             -0.219     1.030    
    SLICE_X112Y106       FDCE (Hold_fdce_C_D)         0.121     1.151    design_1_i/road_sign/inst/led_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.856%)  route 0.417ns (69.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.682     0.901    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.042 f  design_1_i/road_sign/inst/wait_counter_reg[21]/Q
                         net (fo=29, routed)          0.417     1.459    design_1_i/road_sign/inst/wait_counter[21]
    SLICE_X111Y104       LUT5 (Prop_lut5_I3_O)        0.045     1.504 r  design_1_i/road_sign/inst/wait_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.504    design_1_i/road_sign/inst/wait_counter[11]_i_1_n_0
    SLICE_X111Y104       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.844     1.250    design_1_i/road_sign/inst/clk
    SLICE_X111Y104       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[11]/C
                         clock pessimism             -0.219     1.032    
    SLICE_X111Y104       FDCE (Hold_fdce_C_D)         0.092     1.124    design_1_i/road_sign/inst/wait_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.186ns (30.504%)  route 0.424ns (69.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.682     0.901    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.042 f  design_1_i/road_sign/inst/wait_counter_reg[21]/Q
                         net (fo=29, routed)          0.424     1.466    design_1_i/road_sign/inst/wait_counter[21]
    SLICE_X112Y103       LUT5 (Prop_lut5_I3_O)        0.045     1.511 r  design_1_i/road_sign/inst/wait_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.511    design_1_i/road_sign/inst/wait_counter[6]_i_1_n_0
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.818     1.225    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[6]/C
                         clock pessimism             -0.219     1.006    
    SLICE_X112Y103       FDCE (Hold_fdce_C_D)         0.121     1.127    design_1_i/road_sign/inst/wait_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.405%)  route 0.426ns (69.595%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.682     0.901    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.042 f  design_1_i/road_sign/inst/wait_counter_reg[21]/Q
                         net (fo=29, routed)          0.426     1.468    design_1_i/road_sign/inst/wait_counter[21]
    SLICE_X112Y103       LUT5 (Prop_lut5_I3_O)        0.045     1.513 r  design_1_i/road_sign/inst/wait_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.513    design_1_i/road_sign/inst/wait_counter[5]_i_1_n_0
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.818     1.225    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[5]/C
                         clock pessimism             -0.219     1.006    
    SLICE_X112Y103       FDCE (Hold_fdce_C_D)         0.121     1.127    design_1_i/road_sign/inst/wait_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.189%)  route 0.314ns (62.811%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.682     0.901    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.042 f  design_1_i/road_sign/inst/wait_counter_reg[22]/Q
                         net (fo=29, routed)          0.314     1.356    design_1_i/road_sign/inst/wait_counter[22]
    SLICE_X111Y107       LUT5 (Prop_lut5_I2_O)        0.045     1.401 r  design_1_i/road_sign/inst/wait_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.401    design_1_i/road_sign/inst/wait_counter[19]_i_1_n_0
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.789     1.195    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[19]/C
                         clock pessimism             -0.295     0.901    
    SLICE_X111Y107       FDCE (Hold_fdce_C_D)         0.091     0.992    design_1_i/road_sign/inst/wait_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/road_sign/inst/wait_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.041%)  route 0.316ns (62.959%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.682     0.901    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y107       FDCE (Prop_fdce_C_Q)         0.141     1.042 f  design_1_i/road_sign/inst/wait_counter_reg[22]/Q
                         net (fo=29, routed)          0.316     1.358    design_1_i/road_sign/inst/wait_counter[22]
    SLICE_X111Y107       LUT5 (Prop_lut5_I2_O)        0.045     1.403 r  design_1_i/road_sign/inst/wait_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.403    design_1_i/road_sign/inst/wait_counter[20]_i_1_n_0
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.789     1.195    design_1_i/road_sign/inst/clk
    SLICE_X111Y107       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[20]/C
                         clock pessimism             -0.295     0.901    
    SLICE_X111Y107       FDCE (Hold_fdce_C_D)         0.092     0.993    design_1_i/road_sign/inst/wait_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.993    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y107  design_1_i/road_sign/inst/led_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y106  design_1_i/road_sign/inst/led_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y106  design_1_i/road_sign/inst/led_current_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y108  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y108  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y103  design_1_i/road_sign/inst/wait_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y104  design_1_i/road_sign/inst/wait_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y104  design_1_i/road_sign/inst/wait_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y104  design_1_i/road_sign/inst/wait_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y105  design_1_i/road_sign/inst/wait_counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y107  design_1_i/road_sign/inst/led_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y107  design_1_i/road_sign/inst/led_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  design_1_i/road_sign/inst/led_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  design_1_i/road_sign/inst/led_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  design_1_i/road_sign/inst/led_current_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  design_1_i/road_sign/inst/led_current_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y107  design_1_i/road_sign/inst/led_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y107  design_1_i/road_sign/inst/led_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  design_1_i/road_sign/inst/led_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  design_1_i/road_sign/inst/led_current_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  design_1_i/road_sign/inst/led_current_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y106  design_1_i/road_sign/inst/led_current_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y108  design_1_i/road_sign/inst/mode_current_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.174ns  (logic 4.346ns (53.163%)  route 3.829ns (46.837%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.562     3.012    design_1_i/road_sign/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDCE (Prop_fdce_C_Q)         0.456     3.468 r  design_1_i/road_sign/inst/mode_current_state_reg[1]/Q
                         net (fo=13, routed)          1.405     4.873    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[1]
    SLICE_X113Y106       LUT5 (Prop_lut5_I4_O)        0.152     5.025 r  design_1_i/road_sign/inst/led[0]_INST_0/O
                         net (fo=1, routed)           2.424     7.449    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.738    11.187 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.187    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.821ns  (logic 4.137ns (52.903%)  route 3.683ns (47.097%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.562     3.012    design_1_i/road_sign/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDCE (Prop_fdce_C_Q)         0.456     3.468 r  design_1_i/road_sign/inst/mode_current_state_reg[1]/Q
                         net (fo=13, routed)          1.403     4.871    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[1]
    SLICE_X113Y106       LUT5 (Prop_lut5_I4_O)        0.124     4.995 r  design_1_i/road_sign/inst/led[1]_INST_0/O
                         net (fo=1, routed)           2.280     7.276    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.833 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.833    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.459ns  (logic 4.382ns (58.753%)  route 3.077ns (41.247%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.562     3.012    design_1_i/road_sign/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDCE (Prop_fdce_C_Q)         0.456     3.468 r  design_1_i/road_sign/inst/mode_current_state_reg[1]/Q
                         net (fo=13, routed)          1.403     4.871    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[1]
    SLICE_X113Y106       LUT5 (Prop_lut5_I4_O)        0.152     5.023 r  design_1_i/road_sign/inst/led[2]_INST_0/O
                         net (fo=1, routed)           1.674     6.697    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.774    10.471 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.471    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 4.161ns (57.508%)  route 3.075ns (42.492%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.562     3.012    design_1_i/road_sign/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDCE (Prop_fdce_C_Q)         0.456     3.468 r  design_1_i/road_sign/inst/mode_current_state_reg[1]/Q
                         net (fo=13, routed)          1.405     4.873    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[1]
    SLICE_X113Y106       LUT5 (Prop_lut5_I1_O)        0.124     4.997 r  design_1_i/road_sign/inst/led[3]_INST_0/O
                         net (fo=1, routed)           1.670     6.667    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581    10.248 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.248    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgbled[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 4.384ns (61.736%)  route 2.717ns (38.264%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.562     3.012    design_1_i/road_sign/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDCE (Prop_fdce_C_Q)         0.456     3.468 f  design_1_i/road_sign/inst/mode_current_state_reg[1]/Q
                         net (fo=13, routed)          1.037     4.505    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[1]
    SLICE_X113Y106       LUT1 (Prop_lut1_I0_O)        0.153     4.658 r  design_1_i/road_sign/inst/rgb_led[0]_INST_0/O
                         net (fo=1, routed)           1.680     6.339    rgbled_OBUF[0]
    L15                  OBUF (Prop_obuf_I_O)         3.775    10.114 r  rgbled_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.114    rgbled[0]
    L15                                                               r  rgbled[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgbled[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 4.217ns (59.497%)  route 2.871ns (40.503%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.562     3.012    design_1_i/road_sign/inst/clk
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDCE (Prop_fdce_C_Q)         0.518     3.530 r  design_1_i/road_sign/inst/mode_current_state_reg[0]/Q
                         net (fo=13, routed)          1.067     4.597    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[0]
    SLICE_X113Y106       LUT2 (Prop_lut2_I1_O)        0.124     4.721 r  design_1_i/road_sign/inst/rgb_led[2]_INST_0/O
                         net (fo=1, routed)           1.804     6.525    rgbled_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         3.575    10.100 r  rgbled_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.100    rgbled[2]
    N15                                                               r  rgbled[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgbled[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 4.155ns (58.746%)  route 2.918ns (41.254%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.562     3.012    design_1_i/road_sign/inst/clk
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDCE (Prop_fdce_C_Q)         0.518     3.530 f  design_1_i/road_sign/inst/mode_current_state_reg[0]/Q
                         net (fo=13, routed)          1.058     4.589    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[0]
    SLICE_X113Y114       LUT1 (Prop_lut1_I0_O)        0.124     4.713 r  design_1_i/road_sign/inst/rgb_led[1]_INST_0/O
                         net (fo=1, routed)           1.859     6.572    rgbled_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.513    10.085 r  rgbled_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.085    rgbled[1]
    G17                                                               r  rgbled[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/road_sign/inst/led_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.490ns (76.922%)  route 0.447ns (23.078%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.737     0.956    design_1_i/road_sign/inst/clk
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.164     1.120 f  design_1_i/road_sign/inst/led_current_state_reg[1]/Q
                         net (fo=8, routed)           0.106     1.226    design_1_i/road_sign/inst/p_0_in0
    SLICE_X113Y106       LUT5 (Prop_lut5_I2_O)        0.045     1.271 r  design_1_i/road_sign/inst/led[3]_INST_0/O
                         net (fo=1, routed)           0.341     1.612    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.893 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.893    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/led_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.547ns (78.122%)  route 0.433ns (21.878%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.737     0.956    design_1_i/road_sign/inst/clk
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.164     1.120 r  design_1_i/road_sign/inst/led_current_state_reg[1]/Q
                         net (fo=8, routed)           0.105     1.225    design_1_i/road_sign/inst/p_0_in0
    SLICE_X113Y106       LUT5 (Prop_lut5_I2_O)        0.048     1.273 r  design_1_i/road_sign/inst/led[2]_INST_0/O
                         net (fo=1, routed)           0.328     1.601    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.335     2.936 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.936    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/led_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.467ns (67.827%)  route 0.696ns (32.173%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.737     0.956    design_1_i/road_sign/inst/clk
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.164     1.120 r  design_1_i/road_sign/inst/led_current_state_reg[1]/Q
                         net (fo=8, routed)           0.105     1.225    design_1_i/road_sign/inst/p_0_in0
    SLICE_X113Y106       LUT5 (Prop_lut5_I0_O)        0.045     1.270 r  design_1_i/road_sign/inst/led[1]_INST_0/O
                         net (fo=1, routed)           0.590     1.860    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.118 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.118    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgbled[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.423ns (63.251%)  route 0.827ns (36.749%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.690     0.909    design_1_i/road_sign/inst/clk
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDCE (Prop_fdce_C_Q)         0.164     1.073 f  design_1_i/road_sign/inst/mode_current_state_reg[0]/Q
                         net (fo=13, routed)          0.414     1.487    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[0]
    SLICE_X113Y114       LUT1 (Prop_lut1_I0_O)        0.045     1.532 r  design_1_i/road_sign/inst/rgb_led[1]_INST_0/O
                         net (fo=1, routed)           0.412     1.944    rgbled_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         1.214     3.158 r  rgbled_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.158    rgbled[1]
    G17                                                               r  rgbled[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgbled[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.484ns (64.818%)  route 0.806ns (35.182%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.690     0.909    design_1_i/road_sign/inst/clk
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDCE (Prop_fdce_C_Q)         0.164     1.073 r  design_1_i/road_sign/inst/mode_current_state_reg[0]/Q
                         net (fo=13, routed)          0.414     1.487    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[0]
    SLICE_X113Y106       LUT2 (Prop_lut2_I1_O)        0.045     1.532 r  design_1_i/road_sign/inst/rgb_led[2]_INST_0/O
                         net (fo=1, routed)           0.392     1.923    rgbled_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.199 r  rgbled_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.199    rgbled[2]
    N15                                                               r  rgbled[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/led_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.511ns (66.434%)  route 0.763ns (33.566%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.737     0.956    design_1_i/road_sign/inst/clk
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDCE (Prop_fdce_C_Q)         0.164     1.120 r  design_1_i/road_sign/inst/led_current_state_reg[1]/Q
                         net (fo=8, routed)           0.106     1.226    design_1_i/road_sign/inst/p_0_in0
    SLICE_X113Y106       LUT5 (Prop_lut5_I1_O)        0.049     1.275 r  design_1_i/road_sign/inst/led[0]_INST_0/O
                         net (fo=1, routed)           0.657     1.932    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.298     3.229 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.229    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/road_sign/inst/mode_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgbled[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.353ns  (logic 1.521ns (64.628%)  route 0.832ns (35.372%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.690     0.909    design_1_i/road_sign/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDCE (Prop_fdce_C_Q)         0.141     1.050 f  design_1_i/road_sign/inst/mode_current_state_reg[1]/Q
                         net (fo=13, routed)          0.501     1.550    design_1_i/road_sign/inst/mode_current_state_reg_n_0_[1]
    SLICE_X113Y106       LUT1 (Prop_lut1_I0_O)        0.042     1.592 r  design_1_i/road_sign/inst/rgb_led[0]_INST_0/O
                         net (fo=1, routed)           0.331     1.924    rgbled_OBUF[0]
    L15                  OBUF (Prop_obuf_I_O)         1.338     3.261 r  rgbled_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.261    rgbled[0]
    L15                                                               r  rgbled[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/road_sign/inst/led_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.018ns  (logic 1.835ns (30.497%)  route 4.183ns (69.503%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           2.365     3.828    design_1_i/road_sign/inst/btn[0]
    SLICE_X112Y108       LUT6 (Prop_lut6_I0_O)        0.124     3.952 f  design_1_i/road_sign/inst/mode_next_state__1/O
                         net (fo=5, routed)           0.760     4.712    design_1_i/road_sign/inst/mode_next_state__1_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I5_O)        0.124     4.836 r  design_1_i/road_sign/inst/led_current_state[1]_i_2/O
                         net (fo=1, routed)           1.058     5.894    design_1_i/road_sign/inst/p_1_in[1]
    SLICE_X112Y106       LUT6 (Prop_lut6_I0_O)        0.124     6.018 r  design_1_i/road_sign/inst/led_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.018    design_1_i/road_sign/inst/led_current_state[1]_i_1_n_0
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.412     2.792    design_1_i/road_sign/inst/clk
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/road_sign/inst/led_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 1.835ns (31.394%)  route 4.011ns (68.606%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           2.365     3.828    design_1_i/road_sign/inst/btn[0]
    SLICE_X112Y108       LUT6 (Prop_lut6_I0_O)        0.124     3.952 f  design_1_i/road_sign/inst/mode_next_state__1/O
                         net (fo=5, routed)           0.980     4.932    design_1_i/road_sign/inst/mode_next_state__1_n_0
    SLICE_X112Y106       LUT6 (Prop_lut6_I5_O)        0.124     5.056 r  design_1_i/road_sign/inst/led_current_state[2]_i_2/O
                         net (fo=1, routed)           0.666     5.722    design_1_i/road_sign/inst/p_1_in[2]
    SLICE_X112Y106       LUT6 (Prop_lut6_I0_O)        0.124     5.846 r  design_1_i/road_sign/inst/led_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.846    design_1_i/road_sign/inst/led_current_state[2]_i_1_n_0
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.412     2.792    design_1_i/road_sign/inst/clk
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/road_sign/inst/led_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.976ns  (logic 1.835ns (36.887%)  route 3.140ns (63.113%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        2.674ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           2.365     3.828    design_1_i/road_sign/inst/btn[0]
    SLICE_X112Y108       LUT6 (Prop_lut6_I0_O)        0.124     3.952 f  design_1_i/road_sign/inst/mode_next_state__1/O
                         net (fo=5, routed)           0.324     4.276    design_1_i/road_sign/inst/mode_next_state__1_n_0
    SLICE_X112Y107       LUT6 (Prop_lut6_I5_O)        0.124     4.400 r  design_1_i/road_sign/inst/led_current_state[0]_i_2/O
                         net (fo=1, routed)           0.452     4.852    design_1_i/road_sign/inst/p_1_in[0]
    SLICE_X112Y107       LUT6 (Prop_lut6_I0_O)        0.124     4.976 r  design_1_i/road_sign/inst/led_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.976    design_1_i/road_sign/inst/led_current_state[0]_i_1_n_0
    SLICE_X112Y107       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.294     2.674    design_1_i/road_sign/inst/clk
    SLICE_X112Y107       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/road_sign/inst/mode_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.950ns  (logic 1.711ns (34.575%)  route 3.238ns (65.425%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           2.365     3.828    design_1_i/road_sign/inst/btn[0]
    SLICE_X112Y108       LUT6 (Prop_lut6_I0_O)        0.124     3.952 r  design_1_i/road_sign/inst/mode_next_state__1/O
                         net (fo=5, routed)           0.874     4.826    design_1_i/road_sign/inst/mode_next_state__1_n_0
    SLICE_X112Y108       LUT6 (Prop_lut6_I1_O)        0.124     4.950 r  design_1_i/road_sign/inst/mode_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.950    design_1_i/road_sign/inst/mode_current_state[0]_i_1_n_0
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.349     2.729    design_1_i/road_sign/inst/clk
    SLICE_X112Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/road_sign/inst/mode_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.841ns  (logic 1.711ns (35.350%)  route 3.130ns (64.650%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=3, routed)           2.515     3.978    design_1_i/road_sign/inst/btn[0]
    SLICE_X113Y108       LUT6 (Prop_lut6_I0_O)        0.124     4.102 r  design_1_i/road_sign/inst/mode_next_state/O
                         net (fo=1, routed)           0.615     4.717    design_1_i/road_sign/inst/mode_next_state[1]
    SLICE_X113Y108       LUT6 (Prop_lut6_I0_O)        0.124     4.841 r  design_1_i/road_sign/inst/mode_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.841    design_1_i/road_sign/inst/mode_current_state[1]_i_1_n_0
    SLICE_X113Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.349     2.729    design_1_i/road_sign/inst/clk
    SLICE_X113Y108       FDCE                                         r  design_1_i/road_sign/inst/mode_current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 1.542ns (34.933%)  route 2.873ns (65.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=29, routed)          2.873     4.415    design_1_i/road_sign/inst/reset
    SLICE_X111Y103       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.401     2.782    design_1_i/road_sign/inst/clk
    SLICE_X111Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 1.542ns (34.933%)  route 2.873ns (65.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=29, routed)          2.873     4.415    design_1_i/road_sign/inst/reset
    SLICE_X111Y103       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.401     2.782    design_1_i/road_sign/inst/clk
    SLICE_X111Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 1.542ns (34.933%)  route 2.873ns (65.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=29, routed)          2.873     4.415    design_1_i/road_sign/inst/reset
    SLICE_X111Y103       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.401     2.782    design_1_i/road_sign/inst/clk
    SLICE_X111Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 1.542ns (34.933%)  route 2.873ns (65.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=29, routed)          2.873     4.415    design_1_i/road_sign/inst/reset
    SLICE_X111Y103       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.401     2.782    design_1_i/road_sign/inst/clk
    SLICE_X111Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.250ns  (logic 1.542ns (36.288%)  route 2.708ns (63.712%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 f  reset_IBUF_inst/O
                         net (fo=29, routed)          2.708     4.250    design_1_i/road_sign/inst/reset
    SLICE_X111Y106       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          1.402     2.782    design_1_i/road_sign/inst/clk
    SLICE_X111Y106       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[17]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/led_current_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.309ns (30.291%)  route 0.712ns (69.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.712     1.022    design_1_i/road_sign/inst/reset
    SLICE_X112Y107       FDCE                                         f  design_1_i/road_sign/inst/led_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.795     1.201    design_1_i/road_sign/inst/clk
    SLICE_X112Y107       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.309ns (26.717%)  route 0.849ns (73.283%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.849     1.158    design_1_i/road_sign/inst/reset
    SLICE_X112Y105       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.819     1.225    design_1_i/road_sign/inst/clk
    SLICE_X112Y105       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/led_current_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.309ns (26.606%)  route 0.854ns (73.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.854     1.163    design_1_i/road_sign/inst/reset
    SLICE_X112Y106       FDCE                                         f  design_1_i/road_sign/inst/led_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.842     1.248    design_1_i/road_sign/inst/clk
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/led_current_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.309ns (26.606%)  route 0.854ns (73.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.854     1.163    design_1_i/road_sign/inst/reset
    SLICE_X112Y106       FDCE                                         f  design_1_i/road_sign/inst/led_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.842     1.248    design_1_i/road_sign/inst/clk
    SLICE_X112Y106       FDCE                                         r  design_1_i/road_sign/inst/led_current_state_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.309ns (25.041%)  route 0.926ns (74.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.926     1.236    design_1_i/road_sign/inst/reset
    SLICE_X113Y103       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.818     1.225    design_1_i/road_sign/inst/clk
    SLICE_X113Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.309ns (25.041%)  route 0.926ns (74.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.926     1.236    design_1_i/road_sign/inst/reset
    SLICE_X112Y103       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.818     1.225    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.309ns (25.041%)  route 0.926ns (74.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.926     1.236    design_1_i/road_sign/inst/reset
    SLICE_X112Y103       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.818     1.225    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.309ns (25.041%)  route 0.926ns (74.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.926     1.236    design_1_i/road_sign/inst/reset
    SLICE_X112Y103       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.818     1.225    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.309ns (25.041%)  route 0.926ns (74.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.926     1.236    design_1_i/road_sign/inst/reset
    SLICE_X112Y103       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.818     1.225    design_1_i/road_sign/inst/clk
    SLICE_X112Y103       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/road_sign/inst/wait_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.241ns  (logic 0.309ns (24.933%)  route 0.932ns (75.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=29, routed)          0.932     1.241    design_1_i/road_sign/inst/reset
    SLICE_X112Y104       FDCE                                         f  design_1_i/road_sign/inst/wait_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=29, routed)          0.866     1.272    design_1_i/road_sign/inst/clk
    SLICE_X112Y104       FDCE                                         r  design_1_i/road_sign/inst/wait_counter_reg[9]/C





