`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 21.15-s080_1
// Generated on: Jun  4 2025 00:40:07 CST (Jun  3 2025 16:40:07 UTC)

module dut_Or_16Ux16U_16U_1(in2, in1, out1);
  input [15:0] in2, in1;
  output [15:0] out1;
  wire [15:0] in2, in1;
  wire [15:0] out1;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  NAND2X2 g23(.A (n_5), .B (n_21), .Y (out1[12]));
  NAND2X2 g18(.A (n_3), .B (n_0), .Y (out1[14]));
  NAND2X2 g28(.A (n_22), .B (n_29), .Y (out1[13]));
  NAND2X2 g29(.A (n_30), .B (n_7), .Y (out1[1]));
  NAND2X2 g21(.A (n_25), .B (n_17), .Y (out1[15]));
  NAND2X2 g25(.A (n_20), .B (n_9), .Y (out1[11]));
  NAND2X2 g19(.A (n_15), .B (n_19), .Y (out1[10]));
  NAND2X2 g17(.A (n_27), .B (n_12), .Y (out1[9]));
  NAND2X2 g20(.A (n_1), .B (n_6), .Y (out1[4]));
  NAND2X2 g30(.A (n_26), .B (n_2), .Y (out1[7]));
  NAND2X2 g31(.A (n_14), .B (n_23), .Y (out1[6]));
  NAND2X2 g32(.A (n_18), .B (n_16), .Y (out1[5]));
  NAND2X2 g26(.A (n_24), .B (n_31), .Y (out1[8]));
  NAND2X2 g22(.A (n_10), .B (n_13), .Y (out1[3]));
  NAND2X2 g24(.A (n_4), .B (n_11), .Y (out1[2]));
  NAND2X2 g27(.A (n_8), .B (n_28), .Y (out1[0]));
  INVX2 g43(.A (in1[8]), .Y (n_31));
  CLKINVX4 g57(.A (in2[1]), .Y (n_30));
  INVX2 g33(.A (in1[13]), .Y (n_29));
  INVX2 g64(.A (in1[0]), .Y (n_28));
  CLKINVX4 g49(.A (in2[9]), .Y (n_27));
  CLKINVX4 g41(.A (in2[7]), .Y (n_26));
  CLKINVX4 g50(.A (in2[15]), .Y (n_25));
  CLKINVX4 g62(.A (in2[8]), .Y (n_24));
  INVX2 g37(.A (in1[6]), .Y (n_23));
  CLKINVX4 g51(.A (in2[13]), .Y (n_22));
  INVX2 g42(.A (in1[12]), .Y (n_21));
  CLKINVX4 g39(.A (in2[11]), .Y (n_20));
  INVX2 g52(.A (in1[10]), .Y (n_19));
  CLKINVX4 g35(.A (in2[5]), .Y (n_18));
  INVX2 g53(.A (in1[15]), .Y (n_17));
  INVX2 g34(.A (in1[5]), .Y (n_16));
  CLKINVX4 g48(.A (in2[10]), .Y (n_15));
  CLKINVX4 g38(.A (in2[6]), .Y (n_14));
  INVX2 g55(.A (in1[3]), .Y (n_13));
  INVX2 g44(.A (in1[9]), .Y (n_12));
  INVX2 g56(.A (in1[2]), .Y (n_11));
  CLKINVX4 g60(.A (in2[3]), .Y (n_10));
  INVX2 g36(.A (in1[11]), .Y (n_9));
  CLKINVX4 g58(.A (in2[0]), .Y (n_8));
  INVX2 g46(.A (in1[1]), .Y (n_7));
  INVX2 g59(.A (in1[4]), .Y (n_6));
  CLKINVX4 g45(.A (in2[12]), .Y (n_5));
  CLKINVX4 g61(.A (in2[2]), .Y (n_4));
  CLKINVX4 g47(.A (in2[14]), .Y (n_3));
  INVX2 g40(.A (in1[7]), .Y (n_2));
  CLKINVX4 g63(.A (in2[4]), .Y (n_1));
  INVX2 g54(.A (in1[14]), .Y (n_0));
endmodule


