<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Octopos_reset_module_v1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:description>50000000</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_TOLERANCE_HZ"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:description>99990005</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_HZ"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>rom_fuse_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>481699da</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>rom_fuse_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7646dd5f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c6886ca5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>locked_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../project_1.srcs/sources_1/new/Octopos_reset_module_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>../project_1.srcs/sources_1/new/Octopos_reset_module.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c636b210</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>rom_fuse_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>rom_fuse_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Octopos_reset_module_v1_0_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_c6886ca5</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Octopos_reset_module_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">rom_fuse_v1_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Octopos_reset_module_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-09-27T20:15:29Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55b1eae3_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8901d9_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f03c9ad_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f91e57_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@649f647a_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5096ed_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66aaae48_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1944437a_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a918013_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53dbc98d_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671588ef_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314e234e_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a8b2378_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4020c29e_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@267395a1_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ba60d9d_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aaa414a_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474e468f_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7644a040_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0a0343_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c536593_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee198a8_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5601a9_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e4fcd55_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5a3b23_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dcba4a_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f8e6367_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7a6d65_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bea798b_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a19220e_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47a68427_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3724f_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c173d1f_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261ad51_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb677c0_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529d04c1_ARCHIVE_LOCATION">/home/trusslab/rom_test_program/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14813681_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b06942_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d4b34fb_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c88b54e_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@900395c_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352a2544_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0e1a3_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@388576b9_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7abadb_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fc7033_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48193af0_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adc74ca_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16471895_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b994770_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5985fa0e_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6530c1bd_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a89aa8_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c61bf89_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5058f94d_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c99c999_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c6d1a0_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34ff2a6_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606ac71_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c38a0b_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce3f8e1_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@152a0170_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7ccbcd_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e1ac59_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bcbff3_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be3b04_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bacda8e_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb2713a_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343f43ba_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ef81b50_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49527c58_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d57a44_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ab3936_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4deadbc6_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c0c5a49_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2923238d_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718a9b74_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f374e25_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c32a00c_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58164197_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d56413e_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4e3c71_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4110078_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b17afc9_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c78f2f3_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339eca47_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41a90fcf_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff75c9b_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48c0ad06_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ac474e_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b3a964_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d767f15_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16ed4c13_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162ba3e9_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7125bfa7_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422753e1_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f19c39_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging/rom_fuse/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8ee146_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51034ca5_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426a381a_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de3025_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@441e3f2b_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14162870_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339fbedb_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3979a178_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554a35e6_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e98c03_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5740b2_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263a4986_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd0a0ac_ARCHIVE_LOCATION">/home/trusslab/zcu102_merging_reset/reset_module/project_1/project_1.hw</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="691e9e95"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871c369d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="43cce4a9"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="afb6e46e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="67e6fb9f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="13007a44"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
