#ifndef __MrcMcRegister4xxx_h__
#define __MrcMcRegister4xxx_h__
/** @file
  This file was automatically generated. Modify at your own risk.
  Note that no error checking is done in these functions so ensure that the correct values are passed.

 @copyright
  INTEL CONFIDENTIAL
  Copyright 2010 - 2016 Intel Corporation.

  The source code contained or described herein and all documents related to the
  source code ("Material") are owned by Intel Corporation or its suppliers or
  licensors. Title to the Material remains with Intel Corporation or its suppliers
  and licensors. The Material may contain trade secrets and proprietary and
  confidential information of Intel Corporation and its suppliers and licensors,
  and is protected by worldwide copyright and trade secret laws and treaty
  provisions. No part of the Material may be used, copied, reproduced, modified,
  published, uploaded, posted, transmitted, distributed, or disclosed in any way
  without Intel's prior express written permission.

  No license under any patent, copyright, trade secret or other intellectual
  property right is granted to or conferred upon you by disclosure or delivery
  of the Materials, either expressly, by implication, inducement, estoppel or
  otherwise. Any license under such intellectual property rights must be
  express and approved by Intel in writing.

  Unless otherwise agreed by Intel in writing, you may not remove or alter
  this notice or any other notice embedded in Materials by Intel or
  Intel's suppliers or licensors in any way.

  This file contains an 'Intel Peripheral Driver' and is uniquely identified as
  "Intel Reference Module" and is licensed for Intel CPUs and chipsets under
  the terms of your license agreement with Intel or your vendor. This file may
  be modified by the user, subject to additional terms of the license agreement.

@par Specification Reference:
**/

#pragma pack(push, 1)


#define MCHBAR_CH0_CR_TC_PRE_REG                                       (0x00004000)

  #define MCHBAR_CH0_CR_TC_PRE_tRP_OFF                                 ( 0)
  #define MCHBAR_CH0_CR_TC_PRE_tRP_WID                                 ( 6)
  #define MCHBAR_CH0_CR_TC_PRE_tRP_MSK                                 (0x0000003F)
  #define MCHBAR_CH0_CR_TC_PRE_tRP_MIN                                 (0)
  #define MCHBAR_CH0_CR_TC_PRE_tRP_MAX                                 (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_PRE_tRP_DEF                                 (0x00000008)
  #define MCHBAR_CH0_CR_TC_PRE_tRP_HSH                                 (0x06004000)

  #define MCHBAR_CH0_CR_TC_PRE_tRPab_ext_OFF                           ( 6)
  #define MCHBAR_CH0_CR_TC_PRE_tRPab_ext_WID                           ( 2)
  #define MCHBAR_CH0_CR_TC_PRE_tRPab_ext_MSK                           (0x000000C0)
  #define MCHBAR_CH0_CR_TC_PRE_tRPab_ext_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_PRE_tRPab_ext_MAX                           (3) // 0x00000003
  #define MCHBAR_CH0_CR_TC_PRE_tRPab_ext_DEF                           (0x00000000)
  #define MCHBAR_CH0_CR_TC_PRE_tRPab_ext_HSH                           (0x02064000)

  #define MCHBAR_CH0_CR_TC_PRE_tRAS_OFF                                ( 8)
  #define MCHBAR_CH0_CR_TC_PRE_tRAS_WID                                ( 7)
  #define MCHBAR_CH0_CR_TC_PRE_tRAS_MSK                                (0x00007F00)
  #define MCHBAR_CH0_CR_TC_PRE_tRAS_MIN                                (0)
  #define MCHBAR_CH0_CR_TC_PRE_tRAS_MAX                                (127) // 0x0000007F
  #define MCHBAR_CH0_CR_TC_PRE_tRAS_DEF                                (0x0000001C)
  #define MCHBAR_CH0_CR_TC_PRE_tRAS_HSH                                (0x07084000)

  #define MCHBAR_CH0_CR_TC_PRE_tRDPRE_OFF                              (16)
  #define MCHBAR_CH0_CR_TC_PRE_tRDPRE_WID                              ( 4)
  #define MCHBAR_CH0_CR_TC_PRE_tRDPRE_MSK                              (0x000F0000)
  #define MCHBAR_CH0_CR_TC_PRE_tRDPRE_MIN                              (0)
  #define MCHBAR_CH0_CR_TC_PRE_tRDPRE_MAX                              (15) // 0x0000000F
  #define MCHBAR_CH0_CR_TC_PRE_tRDPRE_DEF                              (0x00000006)
  #define MCHBAR_CH0_CR_TC_PRE_tRDPRE_HSH                              (0x04104000)

  #define MCHBAR_CH0_CR_TC_PRE_tWRPRE_OFF                              (24)
  #define MCHBAR_CH0_CR_TC_PRE_tWRPRE_WID                              ( 7)
  #define MCHBAR_CH0_CR_TC_PRE_tWRPRE_MSK                              (0x7F000000)
  #define MCHBAR_CH0_CR_TC_PRE_tWRPRE_MIN                              (0)
  #define MCHBAR_CH0_CR_TC_PRE_tWRPRE_MAX                              (127) // 0x0000007F
  #define MCHBAR_CH0_CR_TC_PRE_tWRPRE_DEF                              (0x00000018)
  #define MCHBAR_CH0_CR_TC_PRE_tWRPRE_HSH                              (0x07184000)

#define MCHBAR_CH0_CR_TC_ACT_REG                                       (0x00004004)

  #define MCHBAR_CH0_CR_TC_ACT_tFAW_OFF                                ( 0)
  #define MCHBAR_CH0_CR_TC_ACT_tFAW_WID                                ( 6)
  #define MCHBAR_CH0_CR_TC_ACT_tFAW_MSK                                (0x0000003F)
  #define MCHBAR_CH0_CR_TC_ACT_tFAW_MIN                                (0)
  #define MCHBAR_CH0_CR_TC_ACT_tFAW_MAX                                (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_ACT_tFAW_DEF                                (0x00000010)
  #define MCHBAR_CH0_CR_TC_ACT_tFAW_HSH                                (0x06004004)

  #define MCHBAR_CH0_CR_TC_ACT_tRRD_sg_OFF                             ( 8)
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_sg_WID                             ( 4)
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_sg_MSK                             (0x00000F00)
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_sg_MIN                             (0)
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_sg_MAX                             (15) // 0x0000000F
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_sg_DEF                             (0x00000004)
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_sg_HSH                             (0x04084004)

  #define MCHBAR_CH0_CR_TC_ACT_tRRD_dg_OFF                             (12)
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_dg_WID                             ( 4)
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_dg_MSK                             (0x0000F000)
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_dg_MIN                             (0)
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_dg_MAX                             (15) // 0x0000000F
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_dg_DEF                             (0x00000004)
  #define MCHBAR_CH0_CR_TC_ACT_tRRD_dg_HSH                             (0x040C4004)

  #define MCHBAR_CH0_CR_TC_ACT_derating_ext_OFF                        (16)
  #define MCHBAR_CH0_CR_TC_ACT_derating_ext_WID                        ( 2)
  #define MCHBAR_CH0_CR_TC_ACT_derating_ext_MSK                        (0x00030000)
  #define MCHBAR_CH0_CR_TC_ACT_derating_ext_MIN                        (0)
  #define MCHBAR_CH0_CR_TC_ACT_derating_ext_MAX                        (3) // 0x00000003
  #define MCHBAR_CH0_CR_TC_ACT_derating_ext_DEF                        (0x00000002)
  #define MCHBAR_CH0_CR_TC_ACT_derating_ext_HSH                        (0x02104004)

#define MCHBAR_CH0_CR_TC_PWRDN_REG                                     (0x00004008)

  #define MCHBAR_CH0_CR_TC_PWRDN_tCKE_OFF                              ( 0)
  #define MCHBAR_CH0_CR_TC_PWRDN_tCKE_WID                              ( 4)
  #define MCHBAR_CH0_CR_TC_PWRDN_tCKE_MSK                              (0x0000000F)
  #define MCHBAR_CH0_CR_TC_PWRDN_tCKE_MIN                              (0)
  #define MCHBAR_CH0_CR_TC_PWRDN_tCKE_MAX                              (15) // 0x0000000F
  #define MCHBAR_CH0_CR_TC_PWRDN_tCKE_DEF                              (0x00000004)
  #define MCHBAR_CH0_CR_TC_PWRDN_tCKE_HSH                              (0x04004008)

  #define MCHBAR_CH0_CR_TC_PWRDN_tXP_OFF                               ( 4)
  #define MCHBAR_CH0_CR_TC_PWRDN_tXP_WID                               ( 4)
  #define MCHBAR_CH0_CR_TC_PWRDN_tXP_MSK                               (0x000000F0)
  #define MCHBAR_CH0_CR_TC_PWRDN_tXP_MIN                               (0)
  #define MCHBAR_CH0_CR_TC_PWRDN_tXP_MAX                               (15) // 0x0000000F
  #define MCHBAR_CH0_CR_TC_PWRDN_tXP_DEF                               (0x00000004)
  #define MCHBAR_CH0_CR_TC_PWRDN_tXP_HSH                               (0x04044008)

  #define MCHBAR_CH0_CR_TC_PWRDN_tXPDLL_OFF                            ( 8)
  #define MCHBAR_CH0_CR_TC_PWRDN_tXPDLL_WID                            ( 6)
  #define MCHBAR_CH0_CR_TC_PWRDN_tXPDLL_MSK                            (0x00003F00)
  #define MCHBAR_CH0_CR_TC_PWRDN_tXPDLL_MIN                            (0)
  #define MCHBAR_CH0_CR_TC_PWRDN_tXPDLL_MAX                            (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_PWRDN_tXPDLL_DEF                            (0x00000004)
  #define MCHBAR_CH0_CR_TC_PWRDN_tXPDLL_HSH                            (0x06084008)

  #define MCHBAR_CH0_CR_TC_PWRDN_tPRPDEN_OFF                           (14)
  #define MCHBAR_CH0_CR_TC_PWRDN_tPRPDEN_WID                           ( 2)
  #define MCHBAR_CH0_CR_TC_PWRDN_tPRPDEN_MSK                           (0x0000C000)
  #define MCHBAR_CH0_CR_TC_PWRDN_tPRPDEN_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_PWRDN_tPRPDEN_MAX                           (3) // 0x00000003
  #define MCHBAR_CH0_CR_TC_PWRDN_tPRPDEN_DEF                           (0x00000001)
  #define MCHBAR_CH0_CR_TC_PWRDN_tPRPDEN_HSH                           (0x020E4008)

  #define MCHBAR_CH0_CR_TC_PWRDN_tRDPDEN_OFF                           (16)
  #define MCHBAR_CH0_CR_TC_PWRDN_tRDPDEN_WID                           ( 7)
  #define MCHBAR_CH0_CR_TC_PWRDN_tRDPDEN_MSK                           (0x007F0000)
  #define MCHBAR_CH0_CR_TC_PWRDN_tRDPDEN_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_PWRDN_tRDPDEN_MAX                           (127) // 0x0000007F
  #define MCHBAR_CH0_CR_TC_PWRDN_tRDPDEN_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_PWRDN_tRDPDEN_HSH                           (0x07104008)

  #define MCHBAR_CH0_CR_TC_PWRDN_tWRPDEN_OFF                           (24)
  #define MCHBAR_CH0_CR_TC_PWRDN_tWRPDEN_WID                           ( 7)
  #define MCHBAR_CH0_CR_TC_PWRDN_tWRPDEN_MSK                           (0x7F000000)
  #define MCHBAR_CH0_CR_TC_PWRDN_tWRPDEN_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_PWRDN_tWRPDEN_MAX                           (127) // 0x0000007F
  #define MCHBAR_CH0_CR_TC_PWRDN_tWRPDEN_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_PWRDN_tWRPDEN_HSH                           (0x07184008)

#define MCHBAR_CH0_CR_TC_RDRD_REG                                      (0x0000400C)

  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_sg_OFF                           ( 0)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_sg_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_sg_MSK                           (0x0000003F)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_sg_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_sg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_sg_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_sg_HSH                           (0x0600400C)

  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dg_OFF                           ( 8)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dg_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dg_MSK                           (0x00003F00)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dg_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dg_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dg_HSH                           (0x0608400C)

  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dr_OFF                           (16)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dr_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dr_MSK                           (0x003F0000)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dr_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dr_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dr_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dr_HSH                           (0x0610400C)

  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dd_OFF                           (24)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dd_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dd_MSK                           (0x3F000000)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dd_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dd_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dd_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_RDRD_tRDRD_dd_HSH                           (0x0618400C)

#define MCHBAR_CH0_CR_TC_RDWR_REG                                      (0x00004010)

  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_sg_OFF                           ( 0)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_sg_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_sg_MSK                           (0x0000003F)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_sg_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_sg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_sg_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_sg_HSH                           (0x06004010)

  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dg_OFF                           ( 8)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dg_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dg_MSK                           (0x00003F00)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dg_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dg_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dg_HSH                           (0x06084010)

  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dr_OFF                           (16)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dr_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dr_MSK                           (0x003F0000)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dr_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dr_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dr_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dr_HSH                           (0x06104010)

  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dd_OFF                           (24)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dd_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dd_MSK                           (0x3F000000)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dd_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dd_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dd_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_RDWR_tRDWR_dd_HSH                           (0x06184010)

#define MCHBAR_CH0_CR_TC_WRRD_REG                                      (0x00004014)

  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_sg_OFF                           ( 0)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_sg_WID                           ( 7)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_sg_MSK                           (0x0000007F)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_sg_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_sg_MAX                           (127) // 0x0000007F
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_sg_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_sg_HSH                           (0x07004014)

  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dg_OFF                           ( 8)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dg_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dg_MSK                           (0x00003F00)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dg_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dg_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dg_HSH                           (0x06084014)

  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dr_OFF                           (16)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dr_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dr_MSK                           (0x003F0000)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dr_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dr_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dr_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dr_HSH                           (0x06104014)

  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dd_OFF                           (24)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dd_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dd_MSK                           (0x3F000000)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dd_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dd_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dd_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_WRRD_tWRRD_dd_HSH                           (0x06184014)

#define MCHBAR_CH0_CR_TC_WRWR_REG                                      (0x00004018)

  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_sg_OFF                           ( 0)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_sg_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_sg_MSK                           (0x0000003F)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_sg_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_sg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_sg_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_sg_HSH                           (0x06004018)

  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dg_OFF                           ( 8)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dg_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dg_MSK                           (0x00003F00)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dg_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dg_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dg_HSH                           (0x06084018)

  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dr_OFF                           (16)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dr_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dr_MSK                           (0x003F0000)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dr_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dr_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dr_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dr_HSH                           (0x06104018)

  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dd_OFF                           (24)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dd_WID                           ( 6)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dd_MSK                           (0x3F000000)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dd_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dd_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dd_DEF                           (0x00000004)
  #define MCHBAR_CH0_CR_TC_WRWR_tWRWR_dd_HSH                           (0x06184018)

#define MCHBAR_CH0_CR_SC_GS_CFG_REG                                    (0x0000401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_DRAM_technology_OFF                  ( 0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_DRAM_technology_WID                  ( 2)
  #define MCHBAR_CH0_CR_SC_GS_CFG_DRAM_technology_MSK                  (0x00000003)
  #define MCHBAR_CH0_CR_SC_GS_CFG_DRAM_technology_MIN                  (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_DRAM_technology_MAX                  (3) // 0x00000003
  #define MCHBAR_CH0_CR_SC_GS_CFG_DRAM_technology_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_DRAM_technology_HSH                  (0x0200401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_CMD_stretch_OFF                      ( 2)
  #define MCHBAR_CH0_CR_SC_GS_CFG_CMD_stretch_WID                      ( 2)
  #define MCHBAR_CH0_CR_SC_GS_CFG_CMD_stretch_MSK                      (0x0000000C)
  #define MCHBAR_CH0_CR_SC_GS_CFG_CMD_stretch_MIN                      (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_CMD_stretch_MAX                      (3) // 0x00000003
  #define MCHBAR_CH0_CR_SC_GS_CFG_CMD_stretch_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_CMD_stretch_HSH                      (0x0202401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_N_to_1_ratio_OFF                     ( 4)
  #define MCHBAR_CH0_CR_SC_GS_CFG_N_to_1_ratio_WID                     ( 3)
  #define MCHBAR_CH0_CR_SC_GS_CFG_N_to_1_ratio_MSK                     (0x00000070)
  #define MCHBAR_CH0_CR_SC_GS_CFG_N_to_1_ratio_MIN                     (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_N_to_1_ratio_MAX                     (7) // 0x00000007
  #define MCHBAR_CH0_CR_SC_GS_CFG_N_to_1_ratio_DEF                     (0x00000001)
  #define MCHBAR_CH0_CR_SC_GS_CFG_N_to_1_ratio_HSH                     (0x0304401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_Address_mirror_OFF                   ( 8)
  #define MCHBAR_CH0_CR_SC_GS_CFG_Address_mirror_WID                   ( 2)
  #define MCHBAR_CH0_CR_SC_GS_CFG_Address_mirror_MSK                   (0x00000300)
  #define MCHBAR_CH0_CR_SC_GS_CFG_Address_mirror_MIN                   (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_Address_mirror_MAX                   (3) // 0x00000003
  #define MCHBAR_CH0_CR_SC_GS_CFG_Address_mirror_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_Address_mirror_HSH                   (0x0208401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_x8_device_OFF                        (10)
  #define MCHBAR_CH0_CR_SC_GS_CFG_x8_device_WID                        ( 2)
  #define MCHBAR_CH0_CR_SC_GS_CFG_x8_device_MSK                        (0x00000C00)
  #define MCHBAR_CH0_CR_SC_GS_CFG_x8_device_MIN                        (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_x8_device_MAX                        (3) // 0x00000003
  #define MCHBAR_CH0_CR_SC_GS_CFG_x8_device_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_x8_device_HSH                        (0x020A401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_tCPDED_OFF                           (12)
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCPDED_WID                           ( 3)
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCPDED_MSK                           (0x00007000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCPDED_MIN                           (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCPDED_MAX                           (7) // 0x00000007
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCPDED_DEF                           (0x00000001)
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCPDED_HSH                           (0x030C401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_OFF                  (15)
  #define MCHBAR_CH0_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_WID                  ( 1)
  #define MCHBAR_CH0_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_MSK                  (0x00008000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_MIN                  (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_MAX                  (1) // 0x00000001
  #define MCHBAR_CH0_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_HSH                  (0x010F401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_on_command_OFF                 (16)
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_on_command_WID                 ( 4)
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_on_command_MSK                 (0x000F0000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_on_command_MIN                 (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_on_command_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_on_command_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_on_command_HSH                 (0x0410401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_delay_OFF                      (20)
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_delay_WID                      ( 3)
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_delay_MSK                      (0x00700000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_delay_MIN                      (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_delay_MAX                      (7) // 0x00000007
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_delay_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_reset_delay_HSH                      (0x0314401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_cmd_3st_OFF                          (23)
  #define MCHBAR_CH0_CR_SC_GS_CFG_cmd_3st_WID                          ( 1)
  #define MCHBAR_CH0_CR_SC_GS_CFG_cmd_3st_MSK                          (0x00800000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_cmd_3st_MIN                          (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_cmd_3st_MAX                          (1) // 0x00000001
  #define MCHBAR_CH0_CR_SC_GS_CFG_cmd_3st_DEF                          (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_cmd_3st_HSH                          (0x0117401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_ck_to_cke_OFF                        (24)
  #define MCHBAR_CH0_CR_SC_GS_CFG_ck_to_cke_WID                        ( 3)
  #define MCHBAR_CH0_CR_SC_GS_CFG_ck_to_cke_MSK                        (0x07000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_ck_to_cke_MIN                        (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_ck_to_cke_MAX                        (7) // 0x00000007
  #define MCHBAR_CH0_CR_SC_GS_CFG_ck_to_cke_DEF                        (0x00000002)
  #define MCHBAR_CH0_CR_SC_GS_CFG_ck_to_cke_HSH                        (0x0318401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_enable_odt_matrix_OFF                (27)
  #define MCHBAR_CH0_CR_SC_GS_CFG_enable_odt_matrix_WID                ( 1)
  #define MCHBAR_CH0_CR_SC_GS_CFG_enable_odt_matrix_MSK                (0x08000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_enable_odt_matrix_MIN                (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_enable_odt_matrix_MAX                (1) // 0x00000001
  #define MCHBAR_CH0_CR_SC_GS_CFG_enable_odt_matrix_DEF                (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_enable_odt_matrix_HSH                (0x011B401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_ddr_probeless_low_frequency_OFF      (28)
  #define MCHBAR_CH0_CR_SC_GS_CFG_ddr_probeless_low_frequency_WID      ( 1)
  #define MCHBAR_CH0_CR_SC_GS_CFG_ddr_probeless_low_frequency_MSK      (0x10000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_ddr_probeless_low_frequency_MIN      (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_ddr_probeless_low_frequency_MAX      (1) // 0x00000001
  #define MCHBAR_CH0_CR_SC_GS_CFG_ddr_probeless_low_frequency_DEF      (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_ddr_probeless_low_frequency_HSH      (0x011C401C)

  #define MCHBAR_CH0_CR_SC_GS_CFG_tCAL_OFF                             (29)
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCAL_WID                             ( 3)
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCAL_MSK                             (0xE0000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCAL_MIN                             (0)
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCAL_MAX                             (7) // 0x00000007
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCAL_DEF                             (0x00000000)
  #define MCHBAR_CH0_CR_SC_GS_CFG_tCAL_HSH                             (0x031D401C)

#define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_REG                         (0x00004020)

  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_OFF        ( 0)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_WID        ( 7)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MSK        (0x0000007F)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MIN        (0)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MAX        (127) // 0x0000007F
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_DEF        (0x00000019)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_HSH        (0x07004020)

  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_OFF        ( 8)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_WID        ( 7)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MSK        (0x00007F00)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MIN        (0)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MAX        (127) // 0x0000007F
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_DEF        (0x00000019)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_HSH        (0x07084020)

  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_OFF        (16)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_WID        ( 7)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MSK        (0x007F0000)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MIN        (0)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MAX        (127) // 0x0000007F
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_DEF        (0x00000019)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_HSH        (0x07104020)

  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_OFF        (24)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_WID        ( 7)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MSK        (0x7F000000)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MIN        (0)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MAX        (127) // 0x0000007F
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_DEF        (0x00000019)
  #define MCHBAR_CH0_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_HSH        (0x07184020)

#define MCHBAR_CH0_CR_SC_IO_LATENCY_REG                                (0x00004024)

  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_0_flyby_OFF                 ( 0)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_0_flyby_WID                 ( 4)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_0_flyby_MSK                 (0x0000000F)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_0_flyby_MIN                 (0)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_0_flyby_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_0_flyby_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_0_flyby_HSH                 (0x04004024)

  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_1_flyby_OFF                 ( 4)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_1_flyby_WID                 ( 4)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_1_flyby_MSK                 (0x000000F0)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_1_flyby_MIN                 (0)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_1_flyby_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_1_flyby_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_1_flyby_HSH                 (0x04044024)

  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_2_flyby_OFF                 ( 8)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_2_flyby_WID                 ( 4)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_2_flyby_MSK                 (0x00000F00)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_2_flyby_MIN                 (0)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_2_flyby_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_2_flyby_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_2_flyby_HSH                 (0x04084024)

  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_3_flyby_OFF                 (12)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_3_flyby_WID                 ( 4)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_3_flyby_MSK                 (0x0000F000)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_3_flyby_MIN                 (0)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_3_flyby_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_3_flyby_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_Rank_3_flyby_HSH                 (0x040C4024)

  #define MCHBAR_CH0_CR_SC_IO_LATENCY_IO_Latency_offset_OFF            (16)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_IO_Latency_offset_WID            ( 7)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_IO_Latency_offset_MSK            (0x007F0000)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_IO_Latency_offset_MIN            (0)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_IO_Latency_offset_MAX            (127) // 0x0000007F
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_IO_Latency_offset_DEF            (0x00000015)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_IO_Latency_offset_HSH            (0x07104024)

  #define MCHBAR_CH0_CR_SC_IO_LATENCY_RFR_delay_OFF                    (24)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_RFR_delay_WID                    ( 7)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_RFR_delay_MSK                    (0x7F000000)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_RFR_delay_MIN                    (0)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_RFR_delay_MAX                    (127) // 0x0000007F
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_RFR_delay_DEF                    (0x0000000E)
  #define MCHBAR_CH0_CR_SC_IO_LATENCY_RFR_delay_HSH                    (0x07184024)

#define MCHBAR_CH0_CR_SCHED_CBIT_REG                                   (0x00004028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_cas_OFF                     ( 0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_cas_WID                     ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_cas_MSK                     (0x00000001)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_cas_MIN                     (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_cas_MAX                     (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_cas_DEF                     (0x00000001)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_cas_HSH                     (0x01004028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_cas_OFF                  ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_cas_WID                  ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_cas_MSK                  (0x00000002)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_cas_MIN                  (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_cas_MAX                  (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_cas_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_cas_HSH                  (0x01014028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ras_OFF                     ( 2)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ras_WID                     ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ras_MSK                     (0x00000004)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ras_MIN                     (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ras_MAX                     (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ras_DEF                     (0x00000001)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ras_HSH                     (0x01024028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_ras_OFF                  ( 3)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_ras_WID                  ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_ras_MSK                  (0x00000008)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_ras_MIN                  (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_ras_MAX                  (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_ras_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_is_ras_HSH                  (0x01034028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_2c_byp_OFF                      ( 4)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_2c_byp_WID                      ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_2c_byp_MSK                      (0x00000010)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_2c_byp_MIN                      (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_2c_byp_MAX                      (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_2c_byp_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_2c_byp_HSH                      (0x01044028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_deprd_opt_OFF                   ( 5)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_deprd_opt_WID                   ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_deprd_opt_MSK                   (0x00000020)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_deprd_opt_MIN                   (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_deprd_opt_MAX                   (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_deprd_opt_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_deprd_opt_HSH                   (0x01054028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_pt_it_OFF                       ( 6)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_pt_it_WID                       ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_pt_it_MSK                       (0x00000040)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_pt_it_MIN                       (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_pt_it_MAX                       (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_pt_it_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_pt_it_HSH                       (0x01064028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_ring_OFF                  ( 7)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_ring_WID                  ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_ring_MSK                  (0x00000080)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_ring_MIN                  (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_ring_MAX                  (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_ring_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_ring_HSH                  (0x01074028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_sa_OFF                    ( 8)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_sa_WID                    ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_sa_MSK                    (0x00000100)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_sa_MIN                    (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_sa_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_sa_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_prcnt_sa_HSH                    (0x01084028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_ph_OFF                     ( 9)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_ph_WID                     ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_ph_MSK                     (0x00000200)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_ph_MIN                     (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_ph_MAX                     (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_ph_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_ph_HSH                     (0x01094028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pe_OFF                     (10)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pe_WID                     ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pe_MSK                     (0x00000400)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pe_MIN                     (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pe_MAX                     (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pe_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pe_HSH                     (0x010A4028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pm_OFF                     (11)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pm_WID                     ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pm_MSK                     (0x00000800)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pm_MIN                     (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pm_MAX                     (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pm_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_blkr_pm_HSH                     (0x010B4028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_odt_OFF                         (12)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_odt_WID                         ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_odt_MSK                         (0x00001000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_odt_MIN                         (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_odt_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_odt_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_odt_HSH                         (0x010C4028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_OE_alw_off_OFF                      (13)
  #define MCHBAR_CH0_CR_SCHED_CBIT_OE_alw_off_WID                      ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_OE_alw_off_MSK                      (0x00002000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_OE_alw_off_MIN                      (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_OE_alw_off_MAX                      (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_OE_alw_off_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_OE_alw_off_HSH                      (0x010D4028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_block_rpq_OFF                       (14)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_rpq_WID                       ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_rpq_MSK                       (0x00004000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_rpq_MIN                       (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_rpq_MAX                       (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_rpq_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_rpq_HSH                       (0x010E4028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_block_ipq_OFF                       (15)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_ipq_WID                       ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_ipq_MSK                       (0x00008000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_ipq_MIN                       (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_ipq_MAX                       (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_ipq_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_ipq_HSH                       (0x010F4028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_block_wpq_OFF                       (16)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_wpq_WID                       ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_wpq_MSK                       (0x00010000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_wpq_MIN                       (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_wpq_MAX                       (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_wpq_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_block_wpq_HSH                       (0x01104028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_zq_OFF                          (17)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_zq_WID                          ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_zq_MSK                          (0x00020000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_zq_MIN                          (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_zq_MAX                          (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_zq_DEF                          (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_zq_HSH                          (0x01114028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_tt_OFF                          (18)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_tt_WID                          ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_tt_MSK                          (0x00040000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_tt_MIN                          (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_tt_MAX                          (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_tt_DEF                          (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_tt_HSH                          (0x01124028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ref_OFF                     (19)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ref_WID                     ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ref_MSK                     (0x00080000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ref_MIN                     (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ref_MAX                     (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ref_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_opp_ref_HSH                     (0x01134028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_long_zq_OFF                         (20)
  #define MCHBAR_CH0_CR_SCHED_CBIT_long_zq_WID                         ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_long_zq_MSK                         (0x00100000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_long_zq_MIN                         (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_long_zq_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_long_zq_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_long_zq_HSH                         (0x01144028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_srx_zq_OFF                      (21)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_srx_zq_WID                      ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_srx_zq_MSK                      (0x00200000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_srx_zq_MIN                      (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_srx_zq_MAX                      (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_srx_zq_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_srx_zq_HSH                      (0x01154028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_serialize_zq_OFF                    (22)
  #define MCHBAR_CH0_CR_SCHED_CBIT_serialize_zq_WID                    ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_serialize_zq_MSK                    (0x00400000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_serialize_zq_MIN                    (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_serialize_zq_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_serialize_zq_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_serialize_zq_HSH                    (0x01164028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_zq_fast_exec_OFF                    (23)
  #define MCHBAR_CH0_CR_SCHED_CBIT_zq_fast_exec_WID                    ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_zq_fast_exec_MSK                    (0x00800000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_zq_fast_exec_MIN                    (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_zq_fast_exec_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_zq_fast_exec_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_zq_fast_exec_HSH                    (0x01174028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_DriveNop_OFF                    (24)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_DriveNop_WID                    ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_DriveNop_MSK                    (0x01000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_DriveNop_MIN                    (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_DriveNop_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_DriveNop_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_DriveNop_HSH                    (0x01184028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_idle_preempt_OFF                (25)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_idle_preempt_WID                ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_idle_preempt_MSK                (0x02000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_idle_preempt_MIN                (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_idle_preempt_MAX                (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_idle_preempt_DEF                (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_idle_preempt_HSH                (0x01194028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_spare_OFF                           (26)
  #define MCHBAR_CH0_CR_SCHED_CBIT_spare_WID                           ( 4)
  #define MCHBAR_CH0_CR_SCHED_CBIT_spare_MSK                           (0x3C000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_spare_MIN                           (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_spare_MAX                           (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SCHED_CBIT_spare_DEF                           (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_spare_HSH                           (0x041A4028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_OFF               (30)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_WID               ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_MSK               (0x40000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_MIN               (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_MAX               (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_5cyc_read_gap_HSH               (0x011E4028)

  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_clk_gate_OFF                    (31)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_clk_gate_WID                    ( 1)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_clk_gate_MSK                    (0x80000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_clk_gate_MIN                    (0)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_clk_gate_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_clk_gate_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_CBIT_dis_clk_gate_HSH                    (0x011F4028)

#define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_REG                            (0x0000402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_OFF              ( 0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_WID              ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MSK              (0x00000001)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MIN              (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MAX              (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_DEF              (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_srx_mr4_HSH              (0x0100402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_OFF          ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_WID          ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MSK          (0x00000002)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MIN          (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MAX          (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ck_tristate_HSH          (0x0101402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_OFF      ( 2)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_WID      ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MSK      (0x00000004)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MIN      (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MAX      (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_DEF      (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_HSH      (0x0102402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_OFF           ( 3)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_WID           ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_MSK           (0x00000008)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_MIN           (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_MAX           (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_bus_retain_HSH           (0x0103402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_OFF            ( 4)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_WID            ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_MSK            (0x00000010)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_MIN            (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_MAX            (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_DEF            (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_async_odt_HSH            (0x0104402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_OFF            ( 5)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_WID            ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MSK            (0x00000020)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MIN            (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MAX            (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_DEF            (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_reset_HSH            (0x0105402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_OFF      ( 6)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_WID      ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_MSK      (0x00000040)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_MIN      (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_MAX      (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_DEF      (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_HSH      (0x0106402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_OFF          ( 7)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_WID          ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MSK          (0x00000080)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MIN          (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MAX          (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_HSH          (0x0107402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_OFF   ( 8)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_WID   ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MSK   (0x00000100)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MIN   (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MAX   (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_HSH   (0x0108402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_OFF     ( 9)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_WID     ( 1)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MSK     (0x00000200)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MIN     (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MAX     (1) // 0x00000001
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_DEF     (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_HSH     (0x0109402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_echo_mask_OFF                (10)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_echo_mask_WID                ( 6)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_echo_mask_MSK                (0x0000FC00)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_echo_mask_MIN                (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_echo_mask_MAX                (63) // 0x0000003F
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_echo_mask_DEF                (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_echo_mask_HSH                (0x060A402C)

  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_spare_OFF                    (16)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_spare_WID                    (16)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_spare_MSK                    (0xFFFF0000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_spare_MIN                    (0)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_spare_MAX                    (65535) // 0x0000FFFF
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_spare_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_SCHED_SECOND_CBIT_spare_HSH                    (0x1010402C)

#define MCHBAR_CH0_CR_DFT_MISC_REG                                     (0x00004030)

  #define MCHBAR_CH0_CR_DFT_MISC_WDAR_OFF                              ( 0)
  #define MCHBAR_CH0_CR_DFT_MISC_WDAR_WID                              ( 1)
  #define MCHBAR_CH0_CR_DFT_MISC_WDAR_MSK                              (0x00000001)
  #define MCHBAR_CH0_CR_DFT_MISC_WDAR_MIN                              (0)
  #define MCHBAR_CH0_CR_DFT_MISC_WDAR_MAX                              (1) // 0x00000001
  #define MCHBAR_CH0_CR_DFT_MISC_WDAR_DEF                              (0x00000000)
  #define MCHBAR_CH0_CR_DFT_MISC_WDAR_HSH                              (0x01004030)

  #define MCHBAR_CH0_CR_DFT_MISC_WDB_Block_En_OFF                      ( 1)
  #define MCHBAR_CH0_CR_DFT_MISC_WDB_Block_En_WID                      ( 1)
  #define MCHBAR_CH0_CR_DFT_MISC_WDB_Block_En_MSK                      (0x00000002)
  #define MCHBAR_CH0_CR_DFT_MISC_WDB_Block_En_MIN                      (0)
  #define MCHBAR_CH0_CR_DFT_MISC_WDB_Block_En_MAX                      (1) // 0x00000001
  #define MCHBAR_CH0_CR_DFT_MISC_WDB_Block_En_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_DFT_MISC_WDB_Block_En_HSH                      (0x01014030)

  #define MCHBAR_CH0_CR_DFT_MISC_force_rcv_en_OFF                      ( 4)
  #define MCHBAR_CH0_CR_DFT_MISC_force_rcv_en_WID                      ( 1)
  #define MCHBAR_CH0_CR_DFT_MISC_force_rcv_en_MSK                      (0x00000010)
  #define MCHBAR_CH0_CR_DFT_MISC_force_rcv_en_MIN                      (0)
  #define MCHBAR_CH0_CR_DFT_MISC_force_rcv_en_MAX                      (1) // 0x00000001
  #define MCHBAR_CH0_CR_DFT_MISC_force_rcv_en_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_DFT_MISC_force_rcv_en_HSH                      (0x01044030)

  #define MCHBAR_CH0_CR_DFT_MISC_DDR_QUAL_OFF                          ( 8)
  #define MCHBAR_CH0_CR_DFT_MISC_DDR_QUAL_WID                          ( 2)
  #define MCHBAR_CH0_CR_DFT_MISC_DDR_QUAL_MSK                          (0x00000300)
  #define MCHBAR_CH0_CR_DFT_MISC_DDR_QUAL_MIN                          (0)
  #define MCHBAR_CH0_CR_DFT_MISC_DDR_QUAL_MAX                          (3) // 0x00000003
  #define MCHBAR_CH0_CR_DFT_MISC_DDR_QUAL_DEF                          (0x00000000)
  #define MCHBAR_CH0_CR_DFT_MISC_DDR_QUAL_HSH                          (0x02084030)

  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Delay_OFF                        (10)
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Delay_WID                        ( 5)
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Delay_MSK                        (0x00007C00)
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Delay_MIN                        (0)
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Delay_MAX                        (31) // 0x0000001F
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Delay_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Delay_HSH                        (0x050A4030)

  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Length_OFF                       (15)
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Length_WID                       ( 2)
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Length_MSK                       (0x00018000)
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Length_MIN                       (0)
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Length_MAX                       (3) // 0x00000003
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Length_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_DFT_MISC_QUAL_Length_HSH                       (0x020F4030)

  #define MCHBAR_CH0_CR_DFT_MISC_dft_block_enable_OFF                  (17)
  #define MCHBAR_CH0_CR_DFT_MISC_dft_block_enable_WID                  ( 1)
  #define MCHBAR_CH0_CR_DFT_MISC_dft_block_enable_MSK                  (0x00020000)
  #define MCHBAR_CH0_CR_DFT_MISC_dft_block_enable_MIN                  (0)
  #define MCHBAR_CH0_CR_DFT_MISC_dft_block_enable_MAX                  (1) // 0x00000001
  #define MCHBAR_CH0_CR_DFT_MISC_dft_block_enable_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_DFT_MISC_dft_block_enable_HSH                  (0x01114030)

  #define MCHBAR_CH0_CR_DFT_MISC_Stretch_mode_OFF                      (24)
  #define MCHBAR_CH0_CR_DFT_MISC_Stretch_mode_WID                      ( 2)
  #define MCHBAR_CH0_CR_DFT_MISC_Stretch_mode_MSK                      (0x03000000)
  #define MCHBAR_CH0_CR_DFT_MISC_Stretch_mode_MIN                      (0)
  #define MCHBAR_CH0_CR_DFT_MISC_Stretch_mode_MAX                      (3) // 0x00000003
  #define MCHBAR_CH0_CR_DFT_MISC_Stretch_mode_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_DFT_MISC_Stretch_mode_HSH                      (0x02184030)

  #define MCHBAR_CH0_CR_DFT_MISC_STF_OFF                               (26)
  #define MCHBAR_CH0_CR_DFT_MISC_STF_WID                               ( 3)
  #define MCHBAR_CH0_CR_DFT_MISC_STF_MSK                               (0x1C000000)
  #define MCHBAR_CH0_CR_DFT_MISC_STF_MIN                               (0)
  #define MCHBAR_CH0_CR_DFT_MISC_STF_MAX                               (7) // 0x00000007
  #define MCHBAR_CH0_CR_DFT_MISC_STF_DEF                               (0x00000000)
  #define MCHBAR_CH0_CR_DFT_MISC_STF_HSH                               (0x031A4030)

#define MCHBAR_CH0_CR_ECC_DFT_REG                                      (0x00004034)

  #define MCHBAR_CH0_CR_ECC_DFT_ECC_Inject_OFF                         ( 0)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_Inject_WID                         ( 3)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_Inject_MSK                         (0x00000007)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_Inject_MIN                         (0)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_Inject_MAX                         (7) // 0x00000007
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_Inject_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_Inject_HSH                         (0x03004034)

  #define MCHBAR_CH0_CR_ECC_DFT_ECC_correction_disable_OFF             ( 4)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_correction_disable_WID             ( 1)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_correction_disable_MSK             (0x00000010)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_correction_disable_MIN             (0)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_correction_disable_MAX             (1) // 0x00000001
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_correction_disable_DEF             (0x00000000)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_correction_disable_HSH             (0x01044034)

  #define MCHBAR_CH0_CR_ECC_DFT_DIS_MCA_LOG_OFF                        ( 8)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_MCA_LOG_WID                        ( 1)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_MCA_LOG_MSK                        (0x00000100)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_MCA_LOG_MIN                        (0)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_MCA_LOG_MAX                        (1) // 0x00000001
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_MCA_LOG_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_MCA_LOG_HSH                        (0x01084034)

  #define MCHBAR_CH0_CR_ECC_DFT_DIS_PCH_EVENT_OFF                      ( 9)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_PCH_EVENT_WID                      ( 1)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_PCH_EVENT_MSK                      (0x00000200)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_PCH_EVENT_MIN                      (0)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_PCH_EVENT_MAX                      (1) // 0x00000001
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_PCH_EVENT_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_PCH_EVENT_HSH                      (0x01094034)

  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_POISON_OFF                     (10)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_POISON_WID                     ( 1)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_POISON_MSK                     (0x00000400)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_POISON_MIN                     (0)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_POISON_MAX                     (1) // 0x00000001
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_POISON_DEF                     (0x00000001)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_POISON_HSH                     (0x010A4034)

  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_ERROR_OFF                      (11)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_ERROR_WID                      ( 1)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_ERROR_MSK                      (0x00000800)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_ERROR_MIN                      (0)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_ERROR_MAX                      (1) // 0x00000001
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_ERROR_DEF                      (0x00000001)
  #define MCHBAR_CH0_CR_ECC_DFT_DIS_RCH_ERROR_HSH                      (0x010B4034)

  #define MCHBAR_CH0_CR_ECC_DFT_ECC_trigger_OFF                        (16)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_trigger_WID                        ( 2)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_trigger_MSK                        (0x00030000)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_trigger_MIN                        (0)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_trigger_MAX                        (3) // 0x00000003
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_trigger_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_ECC_DFT_ECC_trigger_HSH                        (0x02104034)

#define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_REG                             (0x00004038)

  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_Ring_OFF                      ( 0)
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_Ring_WID                      (10)
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_Ring_MSK                      (0x000003FF)
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_Ring_MIN                      (0)
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_Ring_MAX                      (1023) // 0x000003FF
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_Ring_DEF                      (0x00000040)
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_Ring_HSH                      (0x0A004038)

  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_SA_OFF                        (16)
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_SA_WID                        (10)
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_SA_MSK                        (0x03FF0000)
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_SA_MIN                        (0)
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_SA_MAX                        (1023) // 0x000003FF
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_SA_DEF                        (0x00000100)
  #define MCHBAR_CH0_CR_SC_PR_CNT_CONFIG_SA_HSH                        (0x0A104038)

#define MCHBAR_CH0_CR_SC_PCIT_REG                                      (0x0000403C)

  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_OFF                               ( 0)
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_WID                               ( 8)
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_MSK                               (0x000000FF)
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_MIN                               (0)
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_MAX                               (255) // 0x000000FF
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_DEF                               (0x00000040)
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_HSH                               (0x0800403C)

  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_GT_OFF                            (16)
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_GT_WID                            ( 8)
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_GT_MSK                            (0x00FF0000)
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_GT_MIN                            (0)
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_GT_MAX                            (255) // 0x000000FF
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_GT_DEF                            (0x00000000)
  #define MCHBAR_CH0_CR_SC_PCIT_PCIT_GT_HSH                            (0x0810403C)

#define MCHBAR_CH0_CR_PM_PDWN_CONFIG_REG                               (0x00004040)

  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_OFF           ( 0)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_WID           (12)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MSK           (0x00000FFF)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MIN           (0)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MAX           (4095) // 0x00000FFF
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PDWN_idle_counter_HSH           (0x0C004040)

  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_APD_OFF                         (12)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_APD_WID                         ( 1)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_APD_MSK                         (0x00001000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_APD_MIN                         (0)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_APD_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_APD_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_APD_HSH                         (0x010C4040)

  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PPD_OFF                         (13)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PPD_WID                         ( 1)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PPD_MSK                         (0x00002000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PPD_MIN                         (0)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PPD_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PPD_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_PPD_HSH                         (0x010D4040)

  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Slow_Exit_OFF                   (14)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Slow_Exit_WID                   ( 1)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Slow_Exit_MSK                   (0x00004000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Slow_Exit_MIN                   (0)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Slow_Exit_MAX                   (1) // 0x00000001
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Slow_Exit_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Slow_Exit_HSH                   (0x010E4040)

  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Global_PD_OFF                   (15)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Global_PD_WID                   ( 1)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Global_PD_MSK                   (0x00008000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Global_PD_MIN                   (0)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Global_PD_MAX                   (1) // 0x00000001
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Global_PD_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_Global_PD_HSH                   (0x010F4040)

  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_OFF             (16)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_WID             ( 8)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_MSK             (0x00FF0000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_MIN             (0)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_MAX             (255) // 0x000000FF
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_DEF             (0x00000000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_TT_idle_counter_HSH             (0x08104040)

  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_OFF                  (24)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_WID                  ( 1)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_MSK                  (0x01000000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_MIN                  (0)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_MAX                  (1) // 0x00000001
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_PM_PDWN_CONFIG_dis_cke_tt_HSH                  (0x01184040)

#define MCHBAR_CH0_CR_WMM_READ_CONFIG_REG                              (0x00004044)

  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_OFF                 ( 0)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_WID                 ( 1)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_MSK                 (0x00000001)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_MIN                 (0)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_MAX                 (1) // 0x00000001
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_Dis_Opp_rd_HSH                 (0x01004044)

  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_ACT_Enable_OFF                 ( 1)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_ACT_Enable_WID                 ( 1)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_ACT_Enable_MSK                 (0x00000002)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_ACT_Enable_MIN                 (0)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_ACT_Enable_MAX                 (1) // 0x00000001
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_ACT_Enable_DEF                 (0x00000001)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_ACT_Enable_HSH                 (0x01014044)

  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_PRE_Enable_OFF                 ( 2)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_PRE_Enable_WID                 ( 1)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_PRE_Enable_MSK                 (0x00000004)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_PRE_Enable_MIN                 (0)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_PRE_Enable_MAX                 (1) // 0x00000001
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_PRE_Enable_DEF                 (0x00000001)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_PRE_Enable_HSH                 (0x01024044)

  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_OFF                ( 3)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_WID                ( 4)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MSK                (0x00000078)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MIN                (0)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MAX                (15) // 0x0000000F
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_DEF                (0x00000008)
  #define MCHBAR_CH0_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_HSH                (0x04034044)

#define MCHBAR_CH0_CR_ECCERRLOG0_REG                                   (0x00004048)

  #define MCHBAR_CH0_CR_ECCERRLOG0_CERRSTS_OFF                         ( 0)
  #define MCHBAR_CH0_CR_ECCERRLOG0_CERRSTS_WID                         ( 1)
  #define MCHBAR_CH0_CR_ECCERRLOG0_CERRSTS_MSK                         (0x00000001)
  #define MCHBAR_CH0_CR_ECCERRLOG0_CERRSTS_MIN                         (0)
  #define MCHBAR_CH0_CR_ECCERRLOG0_CERRSTS_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_ECCERRLOG0_CERRSTS_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_ECCERRLOG0_CERRSTS_HSH                         (0x01004048)

  #define MCHBAR_CH0_CR_ECCERRLOG0_MERRSTS_OFF                         ( 1)
  #define MCHBAR_CH0_CR_ECCERRLOG0_MERRSTS_WID                         ( 1)
  #define MCHBAR_CH0_CR_ECCERRLOG0_MERRSTS_MSK                         (0x00000002)
  #define MCHBAR_CH0_CR_ECCERRLOG0_MERRSTS_MIN                         (0)
  #define MCHBAR_CH0_CR_ECCERRLOG0_MERRSTS_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_ECCERRLOG0_MERRSTS_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_ECCERRLOG0_MERRSTS_HSH                         (0x01014048)

  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRSYND_OFF                         (16)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRSYND_WID                         ( 8)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRSYND_MSK                         (0x00FF0000)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRSYND_MIN                         (0)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRSYND_MAX                         (255) // 0x000000FF
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRSYND_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRSYND_HSH                         (0x08104048)

  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRCHUNK_OFF                        (24)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRCHUNK_WID                        ( 3)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRCHUNK_MSK                        (0x07000000)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRCHUNK_MIN                        (0)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRCHUNK_MAX                        (7) // 0x00000007
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRCHUNK_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRCHUNK_HSH                        (0x03184048)

  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRRANK_OFF                         (27)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRRANK_WID                         ( 2)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRRANK_MSK                         (0x18000000)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRRANK_MIN                         (0)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRRANK_MAX                         (3) // 0x00000003
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRRANK_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRRANK_HSH                         (0x021B4048)

  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRBANK_OFF                         (29)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRBANK_WID                         ( 3)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRBANK_MSK                         (0xE0000000)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRBANK_MIN                         (0)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRBANK_MAX                         (7) // 0x00000007
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRBANK_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_ECCERRLOG0_ERRBANK_HSH                         (0x031D4048)

#define MCHBAR_CH0_CR_ECCERRLOG1_REG                                   (0x0000404C)

  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRROW_OFF                          ( 0)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRROW_WID                          (17)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRROW_MSK                          (0x0001FFFF)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRROW_MIN                          (0)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRROW_MAX                          (131071) // 0x0001FFFF
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRROW_DEF                          (0x00000000)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRROW_HSH                          (0x1100404C)

  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRCOL_OFF                          (17)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRCOL_WID                          (11)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRCOL_MSK                          (0x0FFE0000)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRCOL_MIN                          (0)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRCOL_MAX                          (2047) // 0x000007FF
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRCOL_DEF                          (0x00000000)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRCOL_HSH                          (0x0B11404C)

  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRBANKGROUP_OFF                    (28)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRBANKGROUP_WID                    ( 2)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRBANKGROUP_MSK                    (0x30000000)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRBANKGROUP_MIN                    (0)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRBANKGROUP_MAX                    (3) // 0x00000003
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRBANKGROUP_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_ECCERRLOG1_ERRBANKGROUP_HSH                    (0x021C404C)

#define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_REG                            (0x00004050)

  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_EN_CLK_OFF                   ( 0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_EN_CLK_WID                   ( 1)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_EN_CLK_MSK                   (0x00000001)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_EN_CLK_MIN                   (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_EN_CLK_MAX                   (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_EN_CLK_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_EN_CLK_HSH                   (0x01004050)

  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_OFF         ( 1)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_WID         ( 7)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_MSK         (0x000000FE)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_MIN         (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_MAX         (127) // 0x0000007F
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_HSH         (0x07014050)

  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_OFF               ( 8)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_WID               ( 1)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_MSK               (0x00000100)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_MIN               (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_MAX               (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_HSH               (0x01084050)

  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_OFF         ( 9)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_WID         ( 7)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_MSK         (0x0000FE00)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_MIN         (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_MAX         (127) // 0x0000007F
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_HSH         (0x07094050)

  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_OFF               (16)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_WID               ( 1)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_MSK               (0x00010000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_MIN               (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_MAX               (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_HSH               (0x01104050)

  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_PATGENMODE_OFF               (27)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_PATGENMODE_WID               ( 3)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_PATGENMODE_MSK               (0x38000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_PATGENMODE_MIN               (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_PATGENMODE_MAX               (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_PATGENMODE_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_PATGENMODE_HSH               (0x031B4050)

  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_VORANGE_OFF                  (31)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_VORANGE_WID                  ( 1)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_VORANGE_MSK                  (0x80000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_VORANGE_MIN                  (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_VORANGE_MAX                  (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_VORANGE_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCSCHEDS_VORANGE_HSH                  (0x011F4050)

#define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_REG                           (0x00004054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_OFF ( 0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_MSK (0x00000007)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_HSH (0x03004054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_OFF ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_MSK (0x00000008)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_HSH (0x01034054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_OFF ( 4)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_MSK (0x00000070)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_DEF (0x00000001)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_HSH (0x03044054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_OFF ( 7)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_MSK (0x00000080)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_HSH (0x01074054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_OFF ( 8)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_MSK (0x00000700)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_DEF (0x00000002)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_HSH (0x03084054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_OFF (11)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_MSK (0x00000800)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_HSH (0x010B4054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_OFF (12)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_MSK (0x00007000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_DEF (0x00000003)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_HSH (0x030C4054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_OFF (15)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_MSK (0x00008000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_HSH (0x010F4054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_OFF (16)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_MSK (0x00070000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_DEF (0x00000004)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_HSH (0x03104054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_OFF (19)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_MSK (0x00080000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_HSH (0x01134054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_OFF (20)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_MSK (0x00700000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_DEF (0x00000005)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_HSH (0x03144054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_OFF (23)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_MSK (0x00800000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_HSH (0x01174054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_OFF (24)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_MSK (0x07000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_DEF (0x00000006)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_HSH (0x03184054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_OFF (27)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_MSK (0x08000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_HSH (0x011B4054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_OFF (28)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_MSK (0x70000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_DEF (0x00000007)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_HSH (0x031C4054)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_OFF (31)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_MSK (0x80000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_HSH (0x011F4054)

#define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_REG                      (0x00004058)

  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_OFF        ( 0)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_WID        (22)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MSK        (0x003FFFFF)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MIN        (0)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MAX        (4194303) // 0x003FFFFF
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_HSH        (0x16004058)

#define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_REG                      (0x0000405C)

  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_OFF        ( 0)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_WID        (10)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MSK        (0x000003FF)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MIN        (0)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MAX        (1023) // 0x000003FF
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_HSH        (0x0A00405C)

#define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_REG                      (0x00004060)

  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_OFF        ( 0)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_WID        (64)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MSK        (0xFFFFFFFFFFFFFFFFULL)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MIN        (0)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MAX        (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_HSH        (0x40004060)

#define MCHBAR_CH0_CR_SC_WDBWM_REG                                     (0x00004068)

  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_entry_wm_OFF                      ( 0)
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_entry_wm_WID                      ( 7)
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_entry_wm_MSK                      (0x0000007F)
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_entry_wm_MIN                      (0)
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_entry_wm_MAX                      (127) // 0x0000007F
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_entry_wm_DEF                      (0x00000038)
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_entry_wm_HSH                      (0x47004068)

  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_exit_wm_OFF                       ( 8)
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_exit_wm_WID                       ( 7)
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_exit_wm_MSK                       (0x00007F00)
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_exit_wm_MIN                       (0)
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_exit_wm_MAX                       (127) // 0x0000007F
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_exit_wm_DEF                       (0x00000030)
  #define MCHBAR_CH0_CR_SC_WDBWM_WMM_exit_wm_HSH                       (0x47084068)

  #define MCHBAR_CH0_CR_SC_WDBWM_WIM_wm_OFF                            (16)
  #define MCHBAR_CH0_CR_SC_WDBWM_WIM_wm_WID                            ( 7)
  #define MCHBAR_CH0_CR_SC_WDBWM_WIM_wm_MSK                            (0x007F0000)
  #define MCHBAR_CH0_CR_SC_WDBWM_WIM_wm_MIN                            (0)
  #define MCHBAR_CH0_CR_SC_WDBWM_WIM_wm_MAX                            (127) // 0x0000007F
  #define MCHBAR_CH0_CR_SC_WDBWM_WIM_wm_DEF                            (0x0000003C)
  #define MCHBAR_CH0_CR_SC_WDBWM_WIM_wm_HSH                            (0x47104068)

  #define MCHBAR_CH0_CR_SC_WDBWM_EDRAM_scrub_wm_OFF                    (24)
  #define MCHBAR_CH0_CR_SC_WDBWM_EDRAM_scrub_wm_WID                    ( 7)
  #define MCHBAR_CH0_CR_SC_WDBWM_EDRAM_scrub_wm_MSK                    (0x7F000000)
  #define MCHBAR_CH0_CR_SC_WDBWM_EDRAM_scrub_wm_MIN                    (0)
  #define MCHBAR_CH0_CR_SC_WDBWM_EDRAM_scrub_wm_MAX                    (127) // 0x0000007F
  #define MCHBAR_CH0_CR_SC_WDBWM_EDRAM_scrub_wm_DEF                    (0x00000038)
  #define MCHBAR_CH0_CR_SC_WDBWM_EDRAM_scrub_wm_HSH                    (0x47184068)

  #define MCHBAR_CH0_CR_SC_WDBWM_Read_CAS_count_OFF                    (32)
  #define MCHBAR_CH0_CR_SC_WDBWM_Read_CAS_count_WID                    ( 8)
  #define MCHBAR_CH0_CR_SC_WDBWM_Read_CAS_count_MSK                    (0x000000FF00000000ULL)
  #define MCHBAR_CH0_CR_SC_WDBWM_Read_CAS_count_MIN                    (0)
  #define MCHBAR_CH0_CR_SC_WDBWM_Read_CAS_count_MAX                    (255) // 0x000000FF
  #define MCHBAR_CH0_CR_SC_WDBWM_Read_CAS_count_DEF                    (0x00000040)
  #define MCHBAR_CH0_CR_SC_WDBWM_Read_CAS_count_HSH                    (0x48204068)

  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_OFF                   (40)
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_WID                   ( 8)
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_MSK                   (0x0000FF0000000000ULL)
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_MIN                   (0)
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_DEF                   (0x00000040)
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_HSH                   (0x48284068)

  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_OFF           (48)
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_WID           ( 8)
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_MSK           (0x00FF000000000000ULL)
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_MIN           (0)
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_MAX           (255) // 0x000000FF
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_DEF           (0x00000040)
  #define MCHBAR_CH0_CR_SC_WDBWM_Write_CAS_count_for_VC1_HSH           (0x48304068)

#define MCHBAR_CH0_CR_TC_ODT_REG                                       (0x00004070)

  #define MCHBAR_CH0_CR_TC_ODT_ODT_read_duration_OFF                   ( 0)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_read_duration_WID                   ( 3)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_read_duration_MSK                   (0x00000007)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_read_duration_MIN                   (0)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_read_duration_MAX                   (7) // 0x00000007
  #define MCHBAR_CH0_CR_TC_ODT_ODT_read_duration_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_read_duration_HSH                   (0x03004070)

  #define MCHBAR_CH0_CR_TC_ODT_ODT_Read_Delay_OFF                      ( 4)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Read_Delay_WID                      ( 3)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Read_Delay_MSK                      (0x00000070)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Read_Delay_MIN                      (0)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Read_Delay_MAX                      (7) // 0x00000007
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Read_Delay_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Read_Delay_HSH                      (0x03044070)

  #define MCHBAR_CH0_CR_TC_ODT_ODT_write_duration_OFF                  ( 8)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_write_duration_WID                  ( 3)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_write_duration_MSK                  (0x00000700)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_write_duration_MIN                  (0)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_write_duration_MAX                  (7) // 0x00000007
  #define MCHBAR_CH0_CR_TC_ODT_ODT_write_duration_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_write_duration_HSH                  (0x03084070)

  #define MCHBAR_CH0_CR_TC_ODT_ODT_Write_Delay_OFF                     (12)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Write_Delay_WID                     ( 3)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Write_Delay_MSK                     (0x00007000)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Write_Delay_MIN                     (0)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Write_Delay_MAX                     (7) // 0x00000007
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Write_Delay_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Write_Delay_HSH                     (0x030C4070)

  #define MCHBAR_CH0_CR_TC_ODT_Write_Early_ODT_OFF                     (15)
  #define MCHBAR_CH0_CR_TC_ODT_Write_Early_ODT_WID                     ( 1)
  #define MCHBAR_CH0_CR_TC_ODT_Write_Early_ODT_MSK                     (0x00008000)
  #define MCHBAR_CH0_CR_TC_ODT_Write_Early_ODT_MIN                     (0)
  #define MCHBAR_CH0_CR_TC_ODT_Write_Early_ODT_MAX                     (1) // 0x00000001
  #define MCHBAR_CH0_CR_TC_ODT_Write_Early_ODT_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_TC_ODT_Write_Early_ODT_HSH                     (0x010F4070)

  #define MCHBAR_CH0_CR_TC_ODT_tCL_OFF                                 (16)
  #define MCHBAR_CH0_CR_TC_ODT_tCL_WID                                 ( 5)
  #define MCHBAR_CH0_CR_TC_ODT_tCL_MSK                                 (0x001F0000)
  #define MCHBAR_CH0_CR_TC_ODT_tCL_MIN                                 (0)
  #define MCHBAR_CH0_CR_TC_ODT_tCL_MAX                                 (31) // 0x0000001F
  #define MCHBAR_CH0_CR_TC_ODT_tCL_DEF                                 (0x00000005)
  #define MCHBAR_CH0_CR_TC_ODT_tCL_HSH                                 (0x05104070)

  #define MCHBAR_CH0_CR_TC_ODT_tCWL_OFF                                (21)
  #define MCHBAR_CH0_CR_TC_ODT_tCWL_WID                                ( 5)
  #define MCHBAR_CH0_CR_TC_ODT_tCWL_MSK                                (0x03E00000)
  #define MCHBAR_CH0_CR_TC_ODT_tCWL_MIN                                (0)
  #define MCHBAR_CH0_CR_TC_ODT_tCWL_MAX                                (31) // 0x0000001F
  #define MCHBAR_CH0_CR_TC_ODT_tCWL_DEF                                (0x00000006)
  #define MCHBAR_CH0_CR_TC_ODT_tCWL_HSH                                (0x05154070)

  #define MCHBAR_CH0_CR_TC_ODT_tAONPD_OFF                              (26)
  #define MCHBAR_CH0_CR_TC_ODT_tAONPD_WID                              ( 5)
  #define MCHBAR_CH0_CR_TC_ODT_tAONPD_MSK                              (0x7C000000)
  #define MCHBAR_CH0_CR_TC_ODT_tAONPD_MIN                              (0)
  #define MCHBAR_CH0_CR_TC_ODT_tAONPD_MAX                              (31) // 0x0000001F
  #define MCHBAR_CH0_CR_TC_ODT_tAONPD_DEF                              (0x00000004)
  #define MCHBAR_CH0_CR_TC_ODT_tAONPD_HSH                              (0x051A4070)

  #define MCHBAR_CH0_CR_TC_ODT_ODT_Always_Rank0_OFF                    (31)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Always_Rank0_WID                    ( 1)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Always_Rank0_MSK                    (0x80000000)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Always_Rank0_MIN                    (0)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Always_Rank0_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Always_Rank0_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_TC_ODT_ODT_Always_Rank0_HSH                    (0x011F4070)

#define MCHBAR_CH0_CR_MCSCHEDS_SPARE_REG                               (0x00004078)

  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_OFF                    ( 0)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_WID                    ( 6)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_MSK                    (0x0000003F)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_MIN                    (0)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_MAX                    (63) // 0x0000003F
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_HSH                    (0x06004078)

  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_counter_OFF           ( 6)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_counter_WID           ( 4)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_counter_MSK           (0x000003C0)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_counter_MIN           (0)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_counter_MAX           (15) // 0x0000000F
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_counter_DEF           (0x00000008)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_counter_HSH           (0x04064078)

  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_disable_OFF           (10)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_disable_WID           ( 1)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_disable_MSK           (0x00000400)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_disable_MIN           (0)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_disable_MAX           (1) // 0x00000001
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_disable_DEF           (0x00000001)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cmd_delay_disable_HSH           (0x010A4078)

  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_counter_OFF           (11)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_counter_WID           ( 4)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_counter_MSK           (0x00007800)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_counter_MIN           (0)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_counter_MAX           (15) // 0x0000000F
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_counter_DEF           (0x00000008)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_counter_HSH           (0x040B4078)

  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_disable_OFF           (15)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_disable_WID           ( 1)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_disable_MSK           (0x00008000)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_disable_MIN           (0)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_disable_MAX           (1) // 0x00000001
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_disable_DEF           (0x00000001)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_cke_delay_disable_HSH           (0x010F4078)

  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_OFF                  (16)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_WID                  (16)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_MSK                  (0xFFFF0000)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_MIN                  (0)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_MAX                  (65535) // 0x0000FFFF
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_MCSCHEDS_SPARE_Spare_RW_V_HSH                  (0x10104078)

#define MCHBAR_CH0_CR_MC_MISR_REG                                      (0x0000407C)

  #define MCHBAR_CH0_CR_MC_MISR_shift_16_OFF                           ( 0)
  #define MCHBAR_CH0_CR_MC_MISR_shift_16_WID                           ( 1)
  #define MCHBAR_CH0_CR_MC_MISR_shift_16_MSK                           (0x00000001)
  #define MCHBAR_CH0_CR_MC_MISR_shift_16_MIN                           (0)
  #define MCHBAR_CH0_CR_MC_MISR_shift_16_MAX                           (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_MISR_shift_16_DEF                           (0x00000000)
  #define MCHBAR_CH0_CR_MC_MISR_shift_16_HSH                           (0x0100407C)

  #define MCHBAR_CH0_CR_MC_MISR_clken_pulse_mode_OFF                   ( 1)
  #define MCHBAR_CH0_CR_MC_MISR_clken_pulse_mode_WID                   ( 1)
  #define MCHBAR_CH0_CR_MC_MISR_clken_pulse_mode_MSK                   (0x00000002)
  #define MCHBAR_CH0_CR_MC_MISR_clken_pulse_mode_MIN                   (0)
  #define MCHBAR_CH0_CR_MC_MISR_clken_pulse_mode_MAX                   (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_MISR_clken_pulse_mode_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_MC_MISR_clken_pulse_mode_HSH                   (0x0101407C)

  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_mode_OFF                     ( 2)
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_mode_WID                     ( 1)
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_mode_MSK                     (0x00000004)
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_mode_MIN                     (0)
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_mode_MAX                     (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_mode_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_mode_HSH                     (0x0102407C)

  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_OFF                          ( 3)
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_WID                          ( 1)
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_MSK                          (0x00000008)
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_MIN                          (0)
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_MAX                          (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_DEF                          (0x00000000)
  #define MCHBAR_CH0_CR_MC_MISR_reg_clken_HSH                          (0x0103407C)

  #define MCHBAR_CH0_CR_MC_MISR_feedback_en_OFF                        ( 4)
  #define MCHBAR_CH0_CR_MC_MISR_feedback_en_WID                        ( 1)
  #define MCHBAR_CH0_CR_MC_MISR_feedback_en_MSK                        (0x00000010)
  #define MCHBAR_CH0_CR_MC_MISR_feedback_en_MIN                        (0)
  #define MCHBAR_CH0_CR_MC_MISR_feedback_en_MAX                        (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_MISR_feedback_en_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_MC_MISR_feedback_en_HSH                        (0x0104407C)

  #define MCHBAR_CH0_CR_MC_MISR_event_mode_OFF                         ( 5)
  #define MCHBAR_CH0_CR_MC_MISR_event_mode_WID                         ( 1)
  #define MCHBAR_CH0_CR_MC_MISR_event_mode_MSK                         (0x00000020)
  #define MCHBAR_CH0_CR_MC_MISR_event_mode_MIN                         (0)
  #define MCHBAR_CH0_CR_MC_MISR_event_mode_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_MISR_event_mode_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_MC_MISR_event_mode_HSH                         (0x0105407C)

  #define MCHBAR_CH0_CR_MC_MISR_lfsr_reset_OFF                         ( 6)
  #define MCHBAR_CH0_CR_MC_MISR_lfsr_reset_WID                         ( 1)
  #define MCHBAR_CH0_CR_MC_MISR_lfsr_reset_MSK                         (0x00000040)
  #define MCHBAR_CH0_CR_MC_MISR_lfsr_reset_MIN                         (0)
  #define MCHBAR_CH0_CR_MC_MISR_lfsr_reset_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_MISR_lfsr_reset_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_MC_MISR_lfsr_reset_HSH                         (0x0106407C)

  #define MCHBAR_CH0_CR_MC_MISR_sdo_en_OFF                             ( 7)
  #define MCHBAR_CH0_CR_MC_MISR_sdo_en_WID                             ( 1)
  #define MCHBAR_CH0_CR_MC_MISR_sdo_en_MSK                             (0x00000080)
  #define MCHBAR_CH0_CR_MC_MISR_sdo_en_MIN                             (0)
  #define MCHBAR_CH0_CR_MC_MISR_sdo_en_MAX                             (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_MISR_sdo_en_DEF                             (0x00000000)
  #define MCHBAR_CH0_CR_MC_MISR_sdo_en_HSH                             (0x0107407C)

  #define MCHBAR_CH0_CR_MC_MISR_cr_rd_data_OFF                         (16)
  #define MCHBAR_CH0_CR_MC_MISR_cr_rd_data_WID                         (16)
  #define MCHBAR_CH0_CR_MC_MISR_cr_rd_data_MSK                         (0xFFFF0000)
  #define MCHBAR_CH0_CR_MC_MISR_cr_rd_data_MIN                         (0)
  #define MCHBAR_CH0_CR_MC_MISR_cr_rd_data_MAX                         (65535) // 0x0000FFFF
  #define MCHBAR_CH0_CR_MC_MISR_cr_rd_data_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_MC_MISR_cr_rd_data_HSH                         (0x1010407C)

#define MCHBAR_CH0_CR_SC_ODT_MATRIX_REG                                (0x00004080)

  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_0_OFF                  ( 0)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_0_WID                  ( 4)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_0_MSK                  (0x0000000F)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_0_MIN                  (0)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_0_MAX                  (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_0_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_0_HSH                  (0x04004080)

  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_1_OFF                  ( 4)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_1_WID                  ( 4)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_1_MSK                  (0x000000F0)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_1_MIN                  (0)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_1_MAX                  (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_1_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_1_HSH                  (0x04044080)

  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_2_OFF                  ( 8)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_2_WID                  ( 4)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_2_MSK                  (0x00000F00)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_2_MIN                  (0)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_2_MAX                  (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_2_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_2_HSH                  (0x04084080)

  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_3_OFF                  (12)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_3_WID                  ( 4)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_3_MSK                  (0x0000F000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_3_MIN                  (0)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_3_MAX                  (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_3_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Read_Rank_3_HSH                  (0x040C4080)

  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_0_OFF                 (16)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_0_WID                 ( 4)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_0_MSK                 (0x000F0000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_0_MIN                 (0)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_0_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_0_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_0_HSH                 (0x04104080)

  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_1_OFF                 (20)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_1_WID                 ( 4)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_1_MSK                 (0x00F00000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_1_MIN                 (0)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_1_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_1_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_1_HSH                 (0x04144080)

  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_2_OFF                 (24)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_2_WID                 ( 4)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_2_MSK                 (0x0F000000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_2_MIN                 (0)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_2_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_2_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_2_HSH                 (0x04184080)

  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_3_OFF                 (28)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_3_WID                 ( 4)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_3_MSK                 (0xF0000000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_3_MIN                 (0)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_3_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_3_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_SC_ODT_MATRIX_Write_Rank_3_HSH                 (0x041C4080)

#define MCHBAR_CH0_CR_DFT_BLOCK_REG                                    (0x00004084)

  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_block_cycles_OFF                 ( 0)
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_block_cycles_WID                 (16)
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_block_cycles_MSK                 (0x0000FFFF)
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_block_cycles_MIN                 (0)
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_block_cycles_MAX                 (65535) // 0x0000FFFF
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_block_cycles_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_block_cycles_HSH                 (0x10004084)

  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_nonblock_cycles_OFF              (16)
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_nonblock_cycles_WID              (16)
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_nonblock_cycles_MSK              (0xFFFF0000)
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_nonblock_cycles_MIN              (0)
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_nonblock_cycles_MAX              (65535) // 0x0000FFFF
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_nonblock_cycles_DEF              (0x00000000)
  #define MCHBAR_CH0_CR_DFT_BLOCK_dft_nonblock_cycles_HSH              (0x10104084)

#define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_REG                          (0x00004088)

  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_OFF        ( 0)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_WID        ( 3)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_MSK        (0x00000007)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_MIN        (0)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_MAX        (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_HSH        (0x03004088)

  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_OFF   ( 3)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_WID   ( 7)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_MSK   (0x000003F8)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_MIN   (0)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_MAX   (127) // 0x0000007F
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_HSH   (0x07034088)

  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_OFF        (10)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_WID        ( 3)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_MSK        (0x00001C00)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_MIN        (0)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_MAX        (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_HSH        (0x030A4088)

  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_OFF   (13)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_WID   ( 7)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_MSK   (0x000FE000)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_MIN   (0)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_MAX   (127) // 0x0000007F
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_HSH   (0x070D4088)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_REG                   (0x00004100)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_OFF    ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_WID    ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_MSK    (0x00000003)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_MAX    (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_DEF    (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_HSH    (0x02004100)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_OFF    ( 3)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_WID    ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_MSK    (0x00000018)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_MAX    (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_DEF    (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_HSH    (0x02034100)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_OFF    ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_WID    ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_MSK    (0x000000C0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_MAX    (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_DEF    (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_HSH    (0x02064100)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_OFF       ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_WID       ( 3)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_MSK       (0x00000700)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_MIN       (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_MAX       (7) // 0x00000007
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_DEF       (0x00000007)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_HSH       (0x03084100)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_OFF   (11)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_WID   ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_MSK   (0x00000800)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_MIN   (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_MAX   (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_HSH   (0x010B4100)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_OFF (14)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_MSK (0x00004000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_DEF (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_HSH (0x010E4100)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_OFF (15)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_MSK (0x00008000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_DEF (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_HSH (0x010F4100)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_OFF (16)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_WID ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_MSK (0x00FF0000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_MAX (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_HSH (0x08104100)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_OFF (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_WID ( 5)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_MSK (0x1F000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_MAX (31) // 0x0000001F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_HSH (0x05184100)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_OFF (31)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_MSK (0x80000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_HSH (0x011F4100)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_REG               (0x00004108)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_HSH (0x18004108)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_REG               (0x0000410C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_HSH (0x1800410C)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_REG               (0x00004110)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_HSH (0x18004110)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_REG               (0x00004114)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_HSH (0x18004114)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_REG               (0x00004118)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_HSH (0x18004118)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_REG               (0x0000411C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_HSH (0x1800411C)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_REG        (0x00004120)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_HSH (0x18004120)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_REG        (0x00004124)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_HSH (0x18004124)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_REG        (0x00004128)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_HSH (0x18004128)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_REG        (0x0000412C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_HSH (0x1800412C)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_REG        (0x00004130)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_HSH (0x18004130)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_REG        (0x00004134)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_HSH (0x18004134)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_REG                   (0x00004138)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_OFF   ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_WID   ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_MSK   (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_MIN   (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_MAX   (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_HSH   (0x01004138)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_OFF ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_MSK (0x00000002)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_HSH (0x01014138)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_OFF       ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_WID       ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_MSK       (0x0000FF00)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_MIN       (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_MAX       (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_DEF       (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_HSH       (0x08084138)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_OFF       (16)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_WID       ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_MSK       (0x00FF0000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_MIN       (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_MAX       (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_DEF       (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_HSH       (0x08104138)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_OFF       (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_WID       ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_MSK       (0xFF000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_MIN       (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_MAX       (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_DEF       (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_HSH       (0x08184138)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_REG         (0x0000413C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_MSK (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_HSH (0x0100413C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_OFF ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_MSK (0x00000002)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_HSH (0x0101413C)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_REG                          (0x00004144)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_OFF   ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_WID   ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_MSK   (0x000000FF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_MIN   (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_MAX   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_HSH   (0x08004144)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_OFF   (16)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_WID   ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_MSK   (0x000F0000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_MIN   (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_MAX   (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_HSH   (0x04104144)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_OFF    (20)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_WID    ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_MSK    (0x00100000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_MAX    (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_DEF    (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_HSH    (0x01144144)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_OFF      (30)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_WID      ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_MSK      (0x40000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_MIN      (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_MAX      (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_DEF      (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_HSH      (0x011E4144)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_OFF (31)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_MSK (0x80000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_HSH (0x011F4144)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_DATA_INV_REG                     (0x00004150)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_WID (64)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_MSK (0xFFFFFFFFFFFFFFFFULL)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_MAX (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_HSH (0x40004150)

#define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_REG                        (0x00004190)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_OFF         ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_WID         ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MSK         (0x0000000F)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MIN         (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MAX         (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_DEF         (0x0000000F)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_HSH         (0x04004190)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_OFF ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_MSK (0x00000100)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_HSH (0x01084190)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_OFF               (16)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_WID               ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MSK               (0x000F0000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MIN               (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MAX               (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_HSH               (0x04104190)

#define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_REG                        (0x00004194)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_OFF         ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_WID         ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MSK         (0x0000000F)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MIN         (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MAX         (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_DEF         (0x0000000F)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_HSH         (0x04004194)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_OFF               (16)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_WID               ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MSK               (0x000F0000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MIN               (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MAX               (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_HSH               (0x04104194)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_OFF     (31)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_WID     ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MSK     (0x80000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MIN     (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MAX     (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_DEF     (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_HSH     (0x011F4194)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_REG                        (0x00004198)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_MSK (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_HSH (0x01004198)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_OFF ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_MSK (0x00000002)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_HSH (0x01014198)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_OFF   ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_WID   ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_MSK   (0x0000003C)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_MIN   (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_MAX   (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_HSH   (0x04024198)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_OFF    ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_WID    ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_MSK    (0x000003C0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_MAX    (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_DEF    (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_HSH    (0x04064198)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_OFF (10)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_WID ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_MSK (0x00003C00)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_MAX (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_HSH (0x040A4198)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_OFF    (14)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_WID    ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_MSK    (0x0000C000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_MAX    (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_DEF    (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_HSH    (0x020E4198)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_OFF    (16)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_WID    ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_MSK    (0x00030000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_MAX    (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_DEF    (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_HSH    (0x02104198)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_OFF    (18)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_WID    ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_MSK    (0x000C0000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_MAX    (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_DEF    (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_HSH    (0x02124198)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_OFF    (20)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_WID    ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_MSK    (0x00F00000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_MAX    (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_DEF    (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_HSH    (0x04144198)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_OFF (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_WID ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_MSK (0x0F000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_MAX (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_HSH (0x04184198)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_REG                         (0x0000419C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_OFF               ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_WID               ( 3)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_MSK               (0x00000007)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_MIN               (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_MAX               (7) // 0x00000007
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_DEF               (0x00000002)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_HSH               (0x0300419C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_OFF         ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_WID         ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_MSK         (0x00000080)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_MIN         (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_MAX         (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_HSH         (0x0107419C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_OFF ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_WID ( 3)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_MSK (0x00000700)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_HSH (0x0308419C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_OFF  (16)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_WID  ( 3)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_MSK  (0x00070000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_MAX  (7) // 0x00000007
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_DEF  (0x00000007)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_HSH  (0x0310419C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_OFF (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_WID ( 3)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_MSK (0x07000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_HSH (0x0318419C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_OFF        (28)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_WID        ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_MSK        (0x10000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_MIN        (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_MAX        (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_DEF        (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_HSH        (0x011C419C)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_OFF              (29)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_WID              ( 3)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_MSK              (0xE0000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_MIN              (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_MAX              (7) // 0x00000007
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_DEF              (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_HSH              (0x031D419C)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_REG                    (0x000041A0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_OFF     ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_WID     ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_MSK     (0x00000003)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_MIN     (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_MAX     (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_DEF     (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_HSH     (0x020041A0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_OFF     ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_WID     ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_MSK     (0x00000030)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_MIN     (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_MAX     (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_DEF     (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_HSH     (0x020441A0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_OFF     ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_WID     ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_MSK     (0x00000300)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_MIN     (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_MAX     (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_DEF     (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_HSH     (0x020841A0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_OFF (16)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_WID ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_MSK (0x00030000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_MAX (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_DEF (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_HSH (0x021041A0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_OFF (20)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_WID ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_MSK (0x00300000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_MAX (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_DEF (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_HSH (0x021441A0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_OFF (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_WID ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_MSK (0x03000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_MAX (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_DEF (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_HSH (0x021841A0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_OFF        (28)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_WID        ( 3)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_MSK        (0x70000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_MIN        (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_MAX        (7) // 0x00000007
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_DEF        (0x00000006)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_HSH        (0x031C41A0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_OFF    (31)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_WID    ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_MSK    (0x80000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_MAX    (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_DEF    (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_HSH    (0x011F41A0)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_0_REG                    (0x000041A4)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_OFF   ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_WID   (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_MSK   (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_MIN   (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_MAX   (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_HSH   (0x180041A4)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_1_REG                    (0x000041A8)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_OFF   ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_WID   (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_MSK   (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_MIN   (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_MAX   (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_HSH   (0x180041A8)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_2_REG                    (0x000041AC)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_OFF   ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_WID   (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_MSK   (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_MIN   (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_MAX   (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_DEF   (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_HSH   (0x180041AC)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_REG                (0x000041B0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_HSH (0x180041B0)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_REG                (0x000041B4)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_HSH (0x180041B4)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_REG                (0x000041B8)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_WID (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_HSH (0x180041B8)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_REG                  (0x000041BC)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_WID  ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_MSK  (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_MAX  (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_HSH  (0x010041BC)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_OFF ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_MSK (0x00000002)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_HSH (0x010141BC)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_OFF      ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_WID      ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_MSK      (0x0000FF00)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_MIN      (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_MAX      (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_DEF      (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_HSH      (0x080841BC)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_OFF      (16)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_WID      ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_MSK      (0x00FF0000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_MIN      (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_MAX      (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_DEF      (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_HSH      (0x081041BC)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_OFF      (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_WID      ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_MSK      (0xFF000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_MIN      (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_MAX      (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_DEF      (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_HSH      (0x081841BC)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_REG               (0x000041C0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_WID ( 3)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_MSK (0x00000007)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_HSH (0x030041C0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_OFF ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_MSK (0x00000010)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_DEF (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_HSH (0x010441C0)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_REG                        (0x000041C8)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_OFF    ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_WID    (17)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_MSK    (0x0001FFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_MAX    (131071) // 0x0001FFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_DEF    (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_HSH    (0x510041C8)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_OFF       (24)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_WID       ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_MSK       (0x0F000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_MIN       (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_MAX       (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_DEF       (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_HSH       (0x441841C8)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_OFF         (32)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_WID         ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_MSK         (0x0000000F00000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_MIN         (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_MAX         (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_HSH         (0x442041C8)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_OFF    (40)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_WID    ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_MSK    (0x00000F0000000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_MAX    (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_DEF    (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_HSH    (0x442841C8)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_OFF        (48)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_WID        ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_MSK        (0x000F000000000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_MIN        (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_MAX        (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_HSH        (0x443041C8)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_OFF        (56)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_WID        ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_MSK        (0x0F00000000000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_MIN        (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_MAX        (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_HSH        (0x443841C8)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_OFF (63)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_MSK (0x8000000000000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_HSH (0x413F41C8)

#define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_REG         (0x000041D0)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_WID (32)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_MSK (0xFFFFFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_MAX (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_HSH (0x200041D0)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_REG                      (0x00004200)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_WID ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_MSK (0x0000003F)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_MAX (63) // 0x0000003F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_HSH (0x06004200)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_OFF ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_MSK (0x00000040)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_HSH (0x01064200)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_OFF  ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_WID  ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_MSK  (0x00003F00)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_MAX  (63) // 0x0000003F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_HSH  (0x06084200)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_OFF    (16)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_WID    ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_MSK    (0x003F0000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_MIN    (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_MAX    (63) // 0x0000003F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_DEF    (0x0000003F)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_HSH    (0x06104200)

#define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_REG                    (0x00004204)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_WID ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MSK (0x0000000F)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MAX (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_HSH (0x04004204)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_OFF ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MSK (0x00000100)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_HSH (0x01084204)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_OFF (31)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MSK (0x80000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_HSH (0x011F4204)

#define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_REG                         (0x00004208)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_OFF          ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_WID          ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MSK          (0x0000000F)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MIN          (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MAX          (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_HSH          (0x04004208)

  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_OFF          (31)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_WID          ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MSK          (0x80000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MIN          (0)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MAX          (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_HSH          (0x011F4208)

#define MCHBAR_CH0_CR_DDR_MR_PARAMS_REG                                (0x00004210)

  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_0_width_OFF                 ( 0)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_0_width_WID                 ( 2)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_0_width_MSK                 (0x00000003)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_0_width_MIN                 (0)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_0_width_MAX                 (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_0_width_DEF                 (0x00000001)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_0_width_HSH                 (0x02004210)

  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_1_width_OFF                 ( 2)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_1_width_WID                 ( 2)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_1_width_MSK                 (0x0000000C)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_1_width_MIN                 (0)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_1_width_MAX                 (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_1_width_DEF                 (0x00000001)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_1_width_HSH                 (0x02024210)

  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_2_width_OFF                 ( 4)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_2_width_WID                 ( 2)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_2_width_MSK                 (0x00000030)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_2_width_MIN                 (0)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_2_width_MAX                 (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_2_width_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_2_width_HSH                 (0x02044210)

  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_3_width_OFF                 ( 6)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_3_width_WID                 ( 2)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_3_width_MSK                 (0x000000C0)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_3_width_MIN                 (0)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_3_width_MAX                 (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_3_width_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_Rank_3_width_HSH                 (0x02064210)

  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_OFF                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_WID                   (16)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_MSK                   (0x00FFFF00)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_MAX                   (65535) // 0x0000FFFF
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_MR4_PERIOD_HSH                   (0x10084210)

  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_OFF           (24)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_WID           ( 1)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MSK           (0x01000000)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MIN           (0)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MAX           (1) // 0x00000001
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_DEF           (0x00000001)
  #define MCHBAR_CH0_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_HSH           (0x01184210)

#define MCHBAR_CH0_CR_DDR_MR_COMMAND_REG                               (0x00004214)

  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Address_OFF                     ( 0)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Address_WID                     ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Address_MSK                     (0x000000FF)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Address_MIN                     (0)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Address_MAX                     (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Address_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Address_HSH                     (0x08004214)

  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Data_OFF                        ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Data_WID                        ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Data_MSK                        (0x0000FF00)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Data_MIN                        (0)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Data_MAX                        (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Data_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Data_HSH                        (0x08084214)

  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Rank_OFF                        (16)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Rank_WID                        ( 2)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Rank_MSK                        (0x00030000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Rank_MIN                        (0)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Rank_MAX                        (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Rank_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Rank_HSH                        (0x02104214)

  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Command_OFF                     (18)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Command_WID                     ( 2)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Command_MSK                     (0x000C0000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Command_MIN                     (0)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Command_MAX                     (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Command_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Command_HSH                     (0x02124214)

  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DRAM_mask_OFF                   (20)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DRAM_mask_WID                   ( 9)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DRAM_mask_MSK                   (0x1FF00000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DRAM_mask_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DRAM_mask_MAX                   (511) // 0x000001FF
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DRAM_mask_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DRAM_mask_HSH                   (0x09144214)

  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Assume_idle_OFF                 (29)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Assume_idle_WID                 ( 1)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Assume_idle_MSK                 (0x20000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Assume_idle_MIN                 (0)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Assume_idle_MAX                 (1) // 0x00000001
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Assume_idle_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Assume_idle_HSH                 (0x011D4214)

  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DDR4_MA13_OFF                   (30)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DDR4_MA13_WID                   ( 1)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DDR4_MA13_MSK                   (0x40000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DDR4_MA13_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DDR4_MA13_MAX                   (1) // 0x00000001
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DDR4_MA13_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_DDR4_MA13_HSH                   (0x011E4214)

  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Busy_OFF                        (31)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Busy_WID                        ( 1)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Busy_MSK                        (0x80000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Busy_MIN                        (0)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Busy_MAX                        (1) // 0x00000001
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Busy_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_COMMAND_Busy_HSH                        (0x011F4214)

#define MCHBAR_CH0_CR_DDR_MR_RESULT_0_REG                              (0x00004218)

  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_0_OFF                   ( 0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_0_WID                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_0_MSK                   (0x000000FF)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_0_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_0_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_0_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_0_HSH                   (0x08004218)

  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_1_OFF                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_1_WID                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_1_MSK                   (0x0000FF00)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_1_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_1_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_1_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_1_HSH                   (0x08084218)

  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_2_OFF                   (16)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_2_WID                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_2_MSK                   (0x00FF0000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_2_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_2_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_2_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_2_HSH                   (0x08104218)

  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_3_OFF                   (24)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_3_WID                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_3_MSK                   (0xFF000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_3_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_3_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_3_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_0_Device_3_HSH                   (0x08184218)

#define MCHBAR_CH0_CR_DDR_MR_RESULT_1_REG                              (0x0000421C)

  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_4_OFF                   ( 0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_4_WID                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_4_MSK                   (0x000000FF)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_4_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_4_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_4_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_4_HSH                   (0x0800421C)

  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_5_OFF                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_5_WID                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_5_MSK                   (0x0000FF00)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_5_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_5_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_5_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_5_HSH                   (0x0808421C)

  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_6_OFF                   (16)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_6_WID                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_6_MSK                   (0x00FF0000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_6_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_6_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_6_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_6_HSH                   (0x0810421C)

  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_7_OFF                   (24)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_7_WID                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_7_MSK                   (0xFF000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_7_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_7_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_7_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_1_Device_7_HSH                   (0x0818421C)

#define MCHBAR_CH0_CR_DDR_MR_RESULT_2_REG                              (0x00004220)

  #define MCHBAR_CH0_CR_DDR_MR_RESULT_2_Device_8_OFF                   ( 0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_2_Device_8_WID                   ( 8)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_2_Device_8_MSK                   (0x000000FF)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_2_Device_8_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_2_Device_8_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_2_Device_8_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR_MR_RESULT_2_Device_8_HSH                   (0x08004220)

#define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_REG                   (0x00004224)

  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_OFF          ( 0)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_WID          ( 3)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MSK          (0x00000007)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MIN          (0)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MAX          (7) // 0x00000007
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_DEF          (0x00000003)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_HSH          (0x03004224)

  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_OFF          ( 8)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_WID          ( 3)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MSK          (0x00000700)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MIN          (0)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MAX          (7) // 0x00000007
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_DEF          (0x00000003)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_HSH          (0x03084224)

  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_OFF          (16)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_WID          ( 3)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MSK          (0x00070000)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MIN          (0)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MAX          (7) // 0x00000007
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_DEF          (0x00000003)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_HSH          (0x03104224)

  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_OFF          (24)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_WID          ( 3)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MSK          (0x07000000)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MIN          (0)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MAX          (7) // 0x00000007
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_DEF          (0x00000003)
  #define MCHBAR_CH0_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_HSH          (0x03184224)

#define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_REG                    (0x00004228)

  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_OFF           ( 0)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MSK           (0x00000003)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_DEF           (0x00000001)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_HSH           (0x02004228)

  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_OFF           ( 8)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MSK           (0x00000300)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_DEF           (0x00000001)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_HSH           (0x02084228)

  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_OFF           (16)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MSK           (0x00030000)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_DEF           (0x00000001)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_HSH           (0x02104228)

  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_OFF           (24)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MSK           (0x03000000)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_DEF           (0x00000001)
  #define MCHBAR_CH0_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_HSH           (0x02184228)

#define MCHBAR_CH0_CR_DESWIZZLE_LOW_REG                                (0x00004230)

  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_0_OFF                        ( 0)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_0_WID                        ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_0_MSK                        (0x00000007)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_0_MIN                        (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_0_MAX                        (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_0_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_0_HSH                        (0x03004230)

  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_1_OFF                        ( 4)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_1_WID                        ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_1_MSK                        (0x00000070)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_1_MIN                        (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_1_MAX                        (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_1_DEF                        (0x00000001)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_1_HSH                        (0x03044230)

  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_2_OFF                        ( 8)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_2_WID                        ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_2_MSK                        (0x00000700)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_2_MIN                        (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_2_MAX                        (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_2_DEF                        (0x00000002)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_2_HSH                        (0x03084230)

  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_16_OFF                       (12)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_16_WID                       ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_16_MSK                       (0x00007000)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_16_MIN                       (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_16_MAX                       (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_16_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_16_HSH                       (0x030C4230)

  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_17_OFF                       (16)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_17_WID                       ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_17_MSK                       (0x00070000)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_17_MIN                       (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_17_MAX                       (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_17_DEF                       (0x00000001)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_17_HSH                       (0x03104230)

  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_18_OFF                       (20)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_18_WID                       ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_18_MSK                       (0x00700000)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_18_MIN                       (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_18_MAX                       (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_18_DEF                       (0x00000002)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Bit_18_HSH                       (0x03144230)

  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_0_OFF                       (24)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_0_WID                       ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_0_MSK                       (0x07000000)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_0_MIN                       (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_0_MAX                       (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_0_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_0_HSH                       (0x03184230)

  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_2_OFF                       (28)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_2_WID                       ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_2_MSK                       (0x70000000)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_2_MIN                       (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_2_MAX                       (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_2_DEF                       (0x00000002)
  #define MCHBAR_CH0_CR_DESWIZZLE_LOW_Byte_2_HSH                       (0x031C4230)

#define MCHBAR_CH0_CR_DESWIZZLE_HIGH_REG                               (0x00004234)

  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_32_OFF                      ( 0)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_32_WID                      ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_32_MSK                      (0x00000007)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_32_MIN                      (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_32_MAX                      (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_32_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_32_HSH                      (0x03004234)

  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_33_OFF                      ( 4)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_33_WID                      ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_33_MSK                      (0x00000070)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_33_MIN                      (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_33_MAX                      (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_33_DEF                      (0x00000001)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_33_HSH                      (0x03044234)

  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_34_OFF                      ( 8)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_34_WID                      ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_34_MSK                      (0x00000700)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_34_MIN                      (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_34_MAX                      (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_34_DEF                      (0x00000002)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_34_HSH                      (0x03084234)

  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_48_OFF                      (12)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_48_WID                      ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_48_MSK                      (0x00007000)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_48_MIN                      (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_48_MAX                      (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_48_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_48_HSH                      (0x030C4234)

  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_49_OFF                      (16)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_49_WID                      ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_49_MSK                      (0x00070000)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_49_MIN                      (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_49_MAX                      (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_49_DEF                      (0x00000001)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_49_HSH                      (0x03104234)

  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_50_OFF                      (20)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_50_WID                      ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_50_MSK                      (0x00700000)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_50_MIN                      (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_50_MAX                      (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_50_DEF                      (0x00000002)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Bit_50_HSH                      (0x03144234)

  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_4_OFF                      (24)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_4_WID                      ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_4_MSK                      (0x07000000)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_4_MIN                      (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_4_MAX                      (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_4_DEF                      (0x00000004)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_4_HSH                      (0x03184234)

  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_6_OFF                      (28)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_6_WID                      ( 3)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_6_MSK                      (0x70000000)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_6_MIN                      (0)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_6_MAX                      (7) // 0x00000007
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_6_DEF                      (0x00000006)
  #define MCHBAR_CH0_CR_DESWIZZLE_HIGH_Byte_6_HSH                      (0x031C4234)

#define MCHBAR_CH0_CR_TC_RFP_REG                                       (0x00004238)

  #define MCHBAR_CH0_CR_TC_RFP_OREF_RI_OFF                             ( 0)
  #define MCHBAR_CH0_CR_TC_RFP_OREF_RI_WID                             ( 8)
  #define MCHBAR_CH0_CR_TC_RFP_OREF_RI_MSK                             (0x000000FF)
  #define MCHBAR_CH0_CR_TC_RFP_OREF_RI_MIN                             (0)
  #define MCHBAR_CH0_CR_TC_RFP_OREF_RI_MAX                             (255) // 0x000000FF
  #define MCHBAR_CH0_CR_TC_RFP_OREF_RI_DEF                             (0x0000000F)
  #define MCHBAR_CH0_CR_TC_RFP_OREF_RI_HSH                             (0x08004238)

  #define MCHBAR_CH0_CR_TC_RFP_Refresh_HP_WM_OFF                       ( 8)
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_HP_WM_WID                       ( 4)
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_HP_WM_MSK                       (0x00000F00)
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_HP_WM_MIN                       (0)
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_HP_WM_MAX                       (15) // 0x0000000F
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_HP_WM_DEF                       (0x00000008)
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_HP_WM_HSH                       (0x04084238)

  #define MCHBAR_CH0_CR_TC_RFP_Refresh_panic_wm_OFF                    (12)
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_panic_wm_WID                    ( 4)
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_panic_wm_MSK                    (0x0000F000)
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_panic_wm_MIN                    (0)
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_panic_wm_MAX                    (15) // 0x0000000F
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_panic_wm_DEF                    (0x00000009)
  #define MCHBAR_CH0_CR_TC_RFP_Refresh_panic_wm_HSH                    (0x040C4238)

  #define MCHBAR_CH0_CR_TC_RFP_tREFIx9_OFF                             (25)
  #define MCHBAR_CH0_CR_TC_RFP_tREFIx9_WID                             ( 7)
  #define MCHBAR_CH0_CR_TC_RFP_tREFIx9_MSK                             (0xFE000000)
  #define MCHBAR_CH0_CR_TC_RFP_tREFIx9_MIN                             (0)
  #define MCHBAR_CH0_CR_TC_RFP_tREFIx9_MAX                             (127) // 0x0000007F
  #define MCHBAR_CH0_CR_TC_RFP_tREFIx9_DEF                             (0x00000023)
  #define MCHBAR_CH0_CR_TC_RFP_tREFIx9_HSH                             (0x07194238)

#define MCHBAR_CH0_CR_TC_RFTP_REG                                      (0x0000423C)

  #define MCHBAR_CH0_CR_TC_RFTP_tREFI_OFF                              ( 0)
  #define MCHBAR_CH0_CR_TC_RFTP_tREFI_WID                              (16)
  #define MCHBAR_CH0_CR_TC_RFTP_tREFI_MSK                              (0x0000FFFF)
  #define MCHBAR_CH0_CR_TC_RFTP_tREFI_MIN                              (0)
  #define MCHBAR_CH0_CR_TC_RFTP_tREFI_MAX                              (65535) // 0x0000FFFF
  #define MCHBAR_CH0_CR_TC_RFTP_tREFI_DEF                              (0x00001004)
  #define MCHBAR_CH0_CR_TC_RFTP_tREFI_HSH                              (0x1000423C)

  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_OFF                               (16)
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_WID                               (10)
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_MSK                               (0x03FF0000)
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_MIN                               (0)
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_MAX                               (1023) // 0x000003FF
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_DEF                               (0x000000B4)
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_HSH                               (0x0A10423C)

  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_OFF_A0                            (16)
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_WID_A0                            (9)
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_MSK_A0                            (0x01FF0000)
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_MIN_A0                            (0)
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_MAX_A0                            (511) // 0x000001FF
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_DEF_A0                            (0x000000B4)
  #define MCHBAR_CH0_CR_TC_RFTP_tRFC_HSH_A0                            (0x0910423C)

  #define MCHBAR_CH0_CR_TC_RFTP_tREFIx9_OFF_A0                         (25)
  #define MCHBAR_CH0_CR_TC_RFTP_tREFIx9_WID_A0                         ( 7)
  #define MCHBAR_CH0_CR_TC_RFTP_tREFIx9_MSK_A0                         (0xFE000000)
  #define MCHBAR_CH0_CR_TC_RFTP_tREFIx9_MIN_A0                         (0)
  #define MCHBAR_CH0_CR_TC_RFTP_tREFIx9_MAX_A0                         (127) // 0x0000007F
  #define MCHBAR_CH0_CR_TC_RFTP_tREFIx9_DEF_A0                         (0x00000023)
  #define MCHBAR_CH0_CR_TC_RFTP_tREFIx9_HSH_A0                         (0x0719423C)

#define MCHBAR_CH0_CR_TC_SRFTP_REG                                     (0x00004240)

  #define MCHBAR_CH0_CR_TC_SRFTP_tXSDLL_OFF                            ( 0)
  #define MCHBAR_CH0_CR_TC_SRFTP_tXSDLL_WID                            (12)
  #define MCHBAR_CH0_CR_TC_SRFTP_tXSDLL_MSK                            (0x00000FFF)
  #define MCHBAR_CH0_CR_TC_SRFTP_tXSDLL_MIN                            (0)
  #define MCHBAR_CH0_CR_TC_SRFTP_tXSDLL_MAX                            (4095) // 0x00000FFF
  #define MCHBAR_CH0_CR_TC_SRFTP_tXSDLL_DEF                            (0x00000200)
  #define MCHBAR_CH0_CR_TC_SRFTP_tXSDLL_HSH                            (0x0C004240)

  #define MCHBAR_CH0_CR_TC_SRFTP_tXS_offset_OFF                        (12)
  #define MCHBAR_CH0_CR_TC_SRFTP_tXS_offset_WID                        ( 4)
  #define MCHBAR_CH0_CR_TC_SRFTP_tXS_offset_MSK                        (0x0000F000)
  #define MCHBAR_CH0_CR_TC_SRFTP_tXS_offset_MIN                        (0)
  #define MCHBAR_CH0_CR_TC_SRFTP_tXS_offset_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH0_CR_TC_SRFTP_tXS_offset_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_TC_SRFTP_tXS_offset_HSH                        (0x040C4240)

  #define MCHBAR_CH0_CR_TC_SRFTP_tZQOPER_OFF                           (16)
  #define MCHBAR_CH0_CR_TC_SRFTP_tZQOPER_WID                           (10)
  #define MCHBAR_CH0_CR_TC_SRFTP_tZQOPER_MSK                           (0x03FF0000)
  #define MCHBAR_CH0_CR_TC_SRFTP_tZQOPER_MIN                           (0)
  #define MCHBAR_CH0_CR_TC_SRFTP_tZQOPER_MAX                           (1023) // 0x000003FF
  #define MCHBAR_CH0_CR_TC_SRFTP_tZQOPER_DEF                           (0x00000100)
  #define MCHBAR_CH0_CR_TC_SRFTP_tZQOPER_HSH                           (0x0A104240)

  #define MCHBAR_CH0_CR_TC_SRFTP_tMOD_OFF                              (26)
  #define MCHBAR_CH0_CR_TC_SRFTP_tMOD_WID                              ( 5)
  #define MCHBAR_CH0_CR_TC_SRFTP_tMOD_MSK                              (0x7C000000)
  #define MCHBAR_CH0_CR_TC_SRFTP_tMOD_MIN                              (0)
  #define MCHBAR_CH0_CR_TC_SRFTP_tMOD_MAX                              (31) // 0x0000001F
  #define MCHBAR_CH0_CR_TC_SRFTP_tMOD_DEF                              (0x00000000)
  #define MCHBAR_CH0_CR_TC_SRFTP_tMOD_HSH                              (0x051A4240)

#define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_REG                           (0x00004244)

  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_OFF            ( 0)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_WID            (11)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_MSK            (0x000007FF)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_MIN            (0)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_MAX            (2047) // 0x000007FF
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_DEF            (0x00000000)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Interval_HSH            (0x0B004244)

  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_OFF          (11)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_WID          ( 1)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MSK          (0x00000800)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MIN          (0)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MAX          (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_HSH          (0x010B4244)

  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_OFF        (12)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_WID        ( 1)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MSK        (0x00001000)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MIN        (0)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MAX        (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_HSH        (0x010C4244)

  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_OFF  (13)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_WID  ( 1)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MSK  (0x00002000)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MIN  (0)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MAX  (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_HSH  (0x010D4244)

  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_OFF     (14)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_WID     ( 1)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MSK     (0x00004000)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MIN     (0)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MAX     (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_DEF     (0x00000000)
  #define MCHBAR_CH0_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_HSH     (0x010E4244)

#define MCHBAR_CH0_CR_TC_ZQCAL_REG                                     (0x00004248)

  #define MCHBAR_CH0_CR_TC_ZQCAL_ZQCS_period_OFF                       ( 0)
  #define MCHBAR_CH0_CR_TC_ZQCAL_ZQCS_period_WID                       (10)
  #define MCHBAR_CH0_CR_TC_ZQCAL_ZQCS_period_MSK                       (0x000003FF)
  #define MCHBAR_CH0_CR_TC_ZQCAL_ZQCS_period_MIN                       (0)
  #define MCHBAR_CH0_CR_TC_ZQCAL_ZQCS_period_MAX                       (1023) // 0x000003FF
  #define MCHBAR_CH0_CR_TC_ZQCAL_ZQCS_period_DEF                       (0x00000080)
  #define MCHBAR_CH0_CR_TC_ZQCAL_ZQCS_period_HSH                       (0x0A004248)

  #define MCHBAR_CH0_CR_TC_ZQCAL_tZQCS_OFF                             (10)
  #define MCHBAR_CH0_CR_TC_ZQCAL_tZQCS_WID                             (10)
  #define MCHBAR_CH0_CR_TC_ZQCAL_tZQCS_MSK                             (0x000FFC00)
  #define MCHBAR_CH0_CR_TC_ZQCAL_tZQCS_MIN                             (0)
  #define MCHBAR_CH0_CR_TC_ZQCAL_tZQCS_MAX                             (1023) // 0x000003FF
  #define MCHBAR_CH0_CR_TC_ZQCAL_tZQCS_DEF                             (0x00000040)
  #define MCHBAR_CH0_CR_TC_ZQCAL_tZQCS_HSH                             (0x0A0A4248)

#define MCHBAR_CH0_CR_TC_MR2_SHADDOW_REG                               (0x0000424C)

  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_OFF                 ( 0)
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_WID                 (14)
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_MSK                 (0x00003FFF)
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_MIN                 (0)
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_MAX                 (16383) // 0x00003FFF
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_MR2_shaddow_HSH                 (0x0E00424C)

  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_SRT_avail_OFF                   (14)
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_SRT_avail_WID                   ( 2)
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_SRT_avail_MSK                   (0x0000C000)
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_SRT_avail_MIN                   (0)
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_SRT_avail_MAX                   (3) // 0x00000003
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_SRT_avail_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_TC_MR2_SHADDOW_SRT_avail_HSH                   (0x020E424C)

#define MCHBAR_CH0_CR_TC_MR4_SHADDOW_REG                               (0x00004250)

  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_OFF                  ( 0)
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_WID                  ( 2)
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_MSK                  (0x00000003)
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_MIN                  (0)
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_MAX                  (3) // 0x00000003
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_DEF                  (0x00000000)
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_low_HSH                  (0x02004250)

  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_OFF                 ( 4)
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_WID                 (10)
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_MSK                 (0x00003FF0)
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_MIN                 (0)
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_MAX                 (1023) // 0x000003FF
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_TC_MR4_SHADDOW_MR4_sh_high_HSH                 (0x0A044250)

#define MCHBAR_CH0_CR_MC_INIT_STATE_REG                                (0x00004254)

  #define MCHBAR_CH0_CR_MC_INIT_STATE_Rank_occupancy_OFF               ( 0)
  #define MCHBAR_CH0_CR_MC_INIT_STATE_Rank_occupancy_WID               ( 4)
  #define MCHBAR_CH0_CR_MC_INIT_STATE_Rank_occupancy_MSK               (0x0000000F)
  #define MCHBAR_CH0_CR_MC_INIT_STATE_Rank_occupancy_MIN               (0)
  #define MCHBAR_CH0_CR_MC_INIT_STATE_Rank_occupancy_MAX               (15) // 0x0000000F
  #define MCHBAR_CH0_CR_MC_INIT_STATE_Rank_occupancy_DEF               (0x0000000F)
  #define MCHBAR_CH0_CR_MC_INIT_STATE_Rank_occupancy_HSH               (0x04004254)

  #define MCHBAR_CH0_CR_MC_INIT_STATE_SRX_reset_OFF                    ( 4)
  #define MCHBAR_CH0_CR_MC_INIT_STATE_SRX_reset_WID                    ( 1)
  #define MCHBAR_CH0_CR_MC_INIT_STATE_SRX_reset_MSK                    (0x00000010)
  #define MCHBAR_CH0_CR_MC_INIT_STATE_SRX_reset_MIN                    (0)
  #define MCHBAR_CH0_CR_MC_INIT_STATE_SRX_reset_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_MC_INIT_STATE_SRX_reset_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_MC_INIT_STATE_SRX_reset_HSH                    (0x01044254)

#define MCHBAR_CH0_CR_WDB_VISA_SEL_REG                                 (0x00004258)

  #define MCHBAR_CH0_CR_WDB_VISA_SEL_VISAByteSel_OFF                   ( 0)
  #define MCHBAR_CH0_CR_WDB_VISA_SEL_VISAByteSel_WID                   ( 3)
  #define MCHBAR_CH0_CR_WDB_VISA_SEL_VISAByteSel_MSK                   (0x00000007)
  #define MCHBAR_CH0_CR_WDB_VISA_SEL_VISAByteSel_MIN                   (0)
  #define MCHBAR_CH0_CR_WDB_VISA_SEL_VISAByteSel_MAX                   (7) // 0x00000007
  #define MCHBAR_CH0_CR_WDB_VISA_SEL_VISAByteSel_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_WDB_VISA_SEL_VISAByteSel_HSH                   (0x03004258)

#define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_REG                              (0x0000425C)

  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_EN_CLK_OFF                     ( 0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_EN_CLK_WID                     ( 1)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_EN_CLK_MSK                     (0x00000001)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_EN_CLK_MIN                     (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_EN_CLK_MAX                     (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_EN_CLK_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_EN_CLK_HSH                     (0x0100425C)

  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_OFF           ( 1)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_WID           ( 7)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_MSK           (0x000000FE)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_MIN           (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_MAX           (127) // 0x0000007F
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_HSH           (0x0701425C)

  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_OFF                 ( 8)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_WID                 ( 1)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_MSK                 (0x00000100)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_MIN                 (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_MAX                 (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_HSH                 (0x0108425C)

  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_OFF           ( 9)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_WID           ( 7)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_MSK           (0x0000FE00)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_MIN           (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_MAX           (127) // 0x0000007F
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_HSH           (0x0709425C)

  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_OFF                 (16)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_WID                 ( 1)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_MSK                 (0x00010000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_MIN                 (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_MAX                 (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_HSH                 (0x0110425C)

  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_VORANGE_OFF                    (31)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_VORANGE_WID                    ( 1)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_VORANGE_MSK                    (0x80000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_VORANGE_MIN                    (0)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_VORANGE_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_VORANGE_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_VISA_CTL_MCMNTS_VORANGE_HSH                    (0x011F425C)

#define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_REG                          (0x00004260)

  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_OFF      ( 0)
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_WID      ( 6)
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MSK      (0x0000003F)
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MIN      (0)
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MAX      (63) // 0x0000003F
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_DEF      (0x00000000)
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_HSH      (0x06004260)

  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_OFF      ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_WID      ( 6)
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MSK      (0x00003F00)
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MIN      (0)
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MAX      (63) // 0x0000003F
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_DEF      (0x00000000)
  #define MCHBAR_CH0_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_HSH      (0x06084260)

#define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_REG                            (0x00004264)

  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_OFF          ( 0)
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_WID          ( 6)
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MSK          (0x0000003F)
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MIN          (0)
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MAX          (63) // 0x0000003F
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_HSH          (0x06004264)

  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_OFF          ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_WID          ( 6)
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MSK          (0x00003F00)
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MIN          (0)
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MAX          (63) // 0x0000003F
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_HSH          (0x06084264)

#define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_REG                           (0x00004268)

  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_OFF        ( 0)
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_WID        ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MSK        (0x000000FF)
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MIN        (0)
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MAX        (255) // 0x000000FF
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_HSH        (0x08004268)

  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_OFF        ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_WID        ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MSK        (0x0000FF00)
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MIN        (0)
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MAX        (255) // 0x000000FF
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_HSH        (0x08084268)

#define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_REG                            (0x0000426C)

  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_OFF          ( 0)
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_WID          ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MSK          (0x000000FF)
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MIN          (0)
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MAX          (255) // 0x000000FF
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_HSH          (0x0800426C)

  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_OFF          ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_WID          ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MSK          (0x0000FF00)
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MIN          (0)
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MAX          (255) // 0x000000FF
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_HSH          (0x0808426C)

#define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_REG                            (0x00004270)

  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_OFF          ( 0)
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_WID          ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MSK          (0x000000FF)
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MIN          (0)
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MAX          (255) // 0x000000FF
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_HSH          (0x08004270)

  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_OFF          ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_WID          ( 8)
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MSK          (0x0000FF00)
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MIN          (0)
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MAX          (255) // 0x000000FF
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_HSH          (0x08084270)

#define MCHBAR_CH0_CR_ECC_INJECT_COUNT_REG                             (0x00004274)

  #define MCHBAR_CH0_CR_ECC_INJECT_COUNT_Count_OFF                     ( 0)
  #define MCHBAR_CH0_CR_ECC_INJECT_COUNT_Count_WID                     (32)
  #define MCHBAR_CH0_CR_ECC_INJECT_COUNT_Count_MSK                     (0xFFFFFFFF)
  #define MCHBAR_CH0_CR_ECC_INJECT_COUNT_Count_MIN                     (0)
  #define MCHBAR_CH0_CR_ECC_INJECT_COUNT_Count_MAX                     (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH0_CR_ECC_INJECT_COUNT_Count_DEF                     (0xFFFFFFFF)
  #define MCHBAR_CH0_CR_ECC_INJECT_COUNT_Count_HSH                     (0x20004274)

#define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_REG                              (0x00004278)

  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R0_OFF                       ( 0)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R0_WID                       ( 2)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R0_MSK                       (0x00000003)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R0_MIN                       (0)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R0_MAX                       (3) // 0x00000003
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R0_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R0_HSH                       (0x02004278)

  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R1_OFF                       ( 2)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R1_WID                       ( 2)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R1_MSK                       (0x0000000C)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R1_MIN                       (0)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R1_MAX                       (3) // 0x00000003
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R1_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D0R1_HSH                       (0x02024278)

  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R0_OFF                       ( 4)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R0_WID                       ( 2)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R0_MSK                       (0x00000030)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R0_MIN                       (0)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R0_MAX                       (3) // 0x00000003
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R0_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R0_HSH                       (0x02044278)

  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R1_OFF                       ( 6)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R1_WID                       ( 2)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R1_MSK                       (0x000000C0)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R1_MIN                       (0)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R1_MAX                       (3) // 0x00000003
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R1_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_D1R1_HSH                       (0x02064278)

  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_Dec_WRD_OFF                    (31)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_Dec_WRD_WID                    ( 1)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_Dec_WRD_MSK                    (0x80000000)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_Dec_WRD_MIN                    (0)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_Dec_WRD_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_Dec_WRD_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_SC_WR_ADD_DELAY_Dec_WRD_HSH                    (0x011F4278)

#define MCHBAR_CH0_CR_READ_RETURN_DFT_REG                              (0x0000427C)

  #define MCHBAR_CH0_CR_READ_RETURN_DFT_ECC_OFF                        ( 0)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_ECC_WID                        ( 8)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_ECC_MSK                        (0x000000FF)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_ECC_MIN                        (0)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_ECC_MAX                        (255) // 0x000000FF
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_ECC_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_ECC_HSH                        (0x0800427C)

  #define MCHBAR_CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_OFF               ( 8)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_WID               ( 2)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_MSK               (0x00000300)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_MIN               (0)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_MAX               (3) // 0x00000003
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_RRD_DFT_Mode_HSH               (0x0208427C)

  #define MCHBAR_CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_OFF            (10)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_WID            ( 5)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_MSK            (0x00007C00)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_MIN            (0)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_MAX            (31) // 0x0000001F
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_DEF            (0x00000000)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_LFSR_Seed_Index_HSH            (0x050A427C)

  #define MCHBAR_CH0_CR_READ_RETURN_DFT_Inversion_Mode_OFF             (15)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_Inversion_Mode_WID             ( 1)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_Inversion_Mode_MSK             (0x00008000)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_Inversion_Mode_MIN             (0)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_Inversion_Mode_MAX             (1) // 0x00000001
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_Inversion_Mode_DEF             (0x00000000)
  #define MCHBAR_CH0_CR_READ_RETURN_DFT_Inversion_Mode_HSH             (0x010F427C)

#define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_REG                               (0x00004280)

  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_FASTADDR_OFF                    ( 0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_FASTADDR_WID                    (12)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_FASTADDR_MSK                    (0x00000FFF)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_FASTADDR_MIN                    (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_FASTADDR_MAX                    (4095) // 0x00000FFF
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_FASTADDR_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_FASTADDR_HSH                    (0x0C004280)

  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_RSVD_OFF                        (12)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_RSVD_WID                        ( 4)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_RSVD_MSK                        (0x0000F000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_RSVD_MIN                        (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_RSVD_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_RSVD_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_RSVD_HSH                        (0x040C4280)

  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_ADDREN_OFF                      (16)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_ADDREN_WID                      ( 1)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_ADDREN_MSK                      (0x00010000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_ADDREN_MIN                      (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_ADDREN_MAX                      (1) // 0x00000001
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_ADDREN_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_ADDREN_HSH                      (0x01104280)

  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_SEQEN_OFF                       (17)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_SEQEN_WID                       ( 1)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_SEQEN_MSK                       (0x00020000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_SEQEN_MIN                       (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_SEQEN_MAX                       (1) // 0x00000001
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_SEQEN_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_SEQEN_HSH                       (0x01114280)

  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL0_OFF                        (18)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL0_WID                        ( 1)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL0_MSK                        (0x00040000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL0_MIN                        (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL0_MAX                        (1) // 0x00000001
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL0_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL0_HSH                        (0x01124280)

  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL1_OFF                        (19)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL1_WID                        ( 1)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL1_MSK                        (0x00080000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL1_MIN                        (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL1_MAX                        (1) // 0x00000001
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL1_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_POL1_HSH                        (0x01134280)

  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDA_OFF                        (20)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDA_WID                        ( 4)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDA_MSK                        (0x00F00000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDA_MIN                        (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDA_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDA_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDA_HSH                        (0x04144280)

  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDB_OFF                        (24)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDB_WID                        ( 4)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDB_MSK                        (0x0F000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDB_MIN                        (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDB_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDB_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDB_HSH                        (0x04184280)

  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDDEL_OFF                      (28)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDDEL_WID                      ( 4)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDDEL_MSK                      (0xF0000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDDEL_MIN                      (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDDEL_MAX                      (15) // 0x0000000F
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDDEL_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_PDAT_CMDDEL_HSH                      (0x041C4280)

#define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_REG                               (0x00004284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_BANKSEL_OFF                     ( 0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_BANKSEL_WID                     ( 4)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_BANKSEL_MSK                     (0x0000000F)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_BANKSEL_MIN                     (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_BANKSEL_MAX                     (15) // 0x0000000F
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_BANKSEL_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_BANKSEL_HSH                     (0x04004284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ADDR_LIM_OFF                    ( 4)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ADDR_LIM_WID                    ( 1)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ADDR_LIM_MSK                    (0x00000010)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ADDR_LIM_MIN                    (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ADDR_LIM_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ADDR_LIM_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ADDR_LIM_HSH                    (0x01044284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ARRAYSEL_OFF                    ( 5)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ARRAYSEL_WID                    ( 5)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ARRAYSEL_MSK                    (0x000003E0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ARRAYSEL_MIN                    (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ARRAYSEL_MAX                    (31) // 0x0000001F
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ARRAYSEL_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_ARRAYSEL_HSH                    (0x05054284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_CMP_OFF                         (10)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_CMP_WID                         ( 1)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_CMP_MSK                         (0x00000400)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_CMP_MIN                         (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_CMP_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_CMP_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_CMP_HSH                         (0x010A4284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_REP_OFF                         (11)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_REP_WID                         ( 1)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_REP_MSK                         (0x00000800)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_REP_MIN                         (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_REP_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_REP_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_REP_HSH                         (0x010B4284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_DWORD_OFF                       (12)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_DWORD_WID                       ( 4)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_DWORD_MSK                       (0x0000F000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_DWORD_MIN                       (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_DWORD_MAX                       (15) // 0x0000000F
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_DWORD_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_DWORD_HSH                       (0x040C4284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MODE_OFF                        (16)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MODE_WID                        ( 2)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MODE_MSK                        (0x00030000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MODE_MIN                        (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MODE_MAX                        (3) // 0x00000003
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MODE_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MODE_HSH                        (0x02104284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPMAP_OFF                       (18)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPMAP_WID                       ( 4)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPMAP_MSK                       (0x003C0000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPMAP_MIN                       (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPMAP_MAX                       (15) // 0x0000000F
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPMAP_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPMAP_HSH                       (0x04124284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD_OFF                        (22)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD_WID                        ( 2)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD_MSK                        (0x00C00000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD_MIN                        (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD_MAX                        (3) // 0x00000003
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD_HSH                        (0x02164284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPBOFFSET_OFF                   (24)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPBOFFSET_WID                   ( 4)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPBOFFSET_MSK                   (0x0F000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPBOFFSET_MIN                   (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPBOFFSET_MAX                   (15) // 0x0000000F
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPBOFFSET_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_MPBOFFSET_HSH                   (0x04184284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_STAGE_EN_OFF                    (28)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_STAGE_EN_WID                    ( 1)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_STAGE_EN_MSK                    (0x10000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_STAGE_EN_MIN                    (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_STAGE_EN_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_STAGE_EN_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_STAGE_EN_HSH                    (0x011C4284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_SHADOW_OFF                      (29)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_SHADOW_WID                      ( 2)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_SHADOW_MSK                      (0x60000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_SHADOW_MIN                      (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_SHADOW_MAX                      (3) // 0x00000003
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_SHADOW_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_SHADOW_HSH                      (0x021D4284)

  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD1_OFF                       (31)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD1_WID                       ( 1)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD1_MSK                       (0x80000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD1_MIN                       (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD1_MAX                       (1) // 0x00000001
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD1_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_SDAT_RSVD1_HSH                       (0x011F4284)

#define MCHBAR_CH0_CR_DCLK_LDAT_DATAOUT_REG                            (0x00004288)

  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAOUT_DATOUT_OFF                   ( 0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAOUT_DATOUT_WID                   (32)
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAOUT_DATOUT_MSK                   (0xFFFFFFFF)
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAOUT_DATOUT_MIN                   (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAOUT_DATOUT_MAX                   (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAOUT_DATOUT_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAOUT_DATOUT_HSH                   (0x20004288)

#define MCHBAR_CH0_CR_DCLK_LDAT_DATAIN_0_REG                           (0x0000428C)

  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAIN_0_DATIN_OFF                   ( 0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAIN_0_DATIN_WID                   (32)
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAIN_0_DATIN_MSK                   (0xFFFFFFFF)
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAIN_0_DATIN_MIN                   (0)
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAIN_0_DATIN_MAX                   (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAIN_0_DATIN_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DCLK_LDAT_DATAIN_0_DATIN_HSH                   (0x2000428C)

#define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_REG                               (0x00004290)

  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_FASTADDR_OFF                    ( 0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_FASTADDR_WID                    (12)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_FASTADDR_MSK                    (0x00000FFF)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_FASTADDR_MIN                    (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_FASTADDR_MAX                    (4095) // 0x00000FFF
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_FASTADDR_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_FASTADDR_HSH                    (0x0C004290)

  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_RSVD_OFF                        (12)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_RSVD_WID                        ( 4)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_RSVD_MSK                        (0x0000F000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_RSVD_MIN                        (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_RSVD_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_RSVD_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_RSVD_HSH                        (0x040C4290)

  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_ADDREN_OFF                      (16)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_ADDREN_WID                      ( 1)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_ADDREN_MSK                      (0x00010000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_ADDREN_MIN                      (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_ADDREN_MAX                      (1) // 0x00000001
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_ADDREN_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_ADDREN_HSH                      (0x01104290)

  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_SEQEN_OFF                       (17)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_SEQEN_WID                       ( 1)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_SEQEN_MSK                       (0x00020000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_SEQEN_MIN                       (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_SEQEN_MAX                       (1) // 0x00000001
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_SEQEN_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_SEQEN_HSH                       (0x01114290)

  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL0_OFF                        (18)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL0_WID                        ( 1)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL0_MSK                        (0x00040000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL0_MIN                        (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL0_MAX                        (1) // 0x00000001
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL0_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL0_HSH                        (0x01124290)

  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL1_OFF                        (19)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL1_WID                        ( 1)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL1_MSK                        (0x00080000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL1_MIN                        (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL1_MAX                        (1) // 0x00000001
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL1_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_POL1_HSH                        (0x01134290)

  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDA_OFF                        (20)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDA_WID                        ( 4)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDA_MSK                        (0x00F00000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDA_MIN                        (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDA_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDA_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDA_HSH                        (0x04144290)

  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDB_OFF                        (24)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDB_WID                        ( 4)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDB_MSK                        (0x0F000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDB_MIN                        (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDB_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDB_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDB_HSH                        (0x04184290)

  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDDEL_OFF                      (28)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDDEL_WID                      ( 4)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDDEL_MSK                      (0xF0000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDDEL_MIN                      (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDDEL_MAX                      (15) // 0x0000000F
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDDEL_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_PDAT_CMDDEL_HSH                      (0x041C4290)

#define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_REG                               (0x00004294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_BANKSEL_OFF                     ( 0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_BANKSEL_WID                     ( 4)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_BANKSEL_MSK                     (0x0000000F)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_BANKSEL_MIN                     (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_BANKSEL_MAX                     (15) // 0x0000000F
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_BANKSEL_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_BANKSEL_HSH                     (0x04004294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ADDR_LIM_OFF                    ( 4)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ADDR_LIM_WID                    ( 1)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ADDR_LIM_MSK                    (0x00000010)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ADDR_LIM_MIN                    (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ADDR_LIM_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ADDR_LIM_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ADDR_LIM_HSH                    (0x01044294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ARRAYSEL_OFF                    ( 5)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ARRAYSEL_WID                    ( 5)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ARRAYSEL_MSK                    (0x000003E0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ARRAYSEL_MIN                    (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ARRAYSEL_MAX                    (31) // 0x0000001F
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ARRAYSEL_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_ARRAYSEL_HSH                    (0x05054294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_CMP_OFF                         (10)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_CMP_WID                         ( 1)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_CMP_MSK                         (0x00000400)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_CMP_MIN                         (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_CMP_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_CMP_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_CMP_HSH                         (0x010A4294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_REP_OFF                         (11)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_REP_WID                         ( 1)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_REP_MSK                         (0x00000800)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_REP_MIN                         (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_REP_MAX                         (1) // 0x00000001
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_REP_DEF                         (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_REP_HSH                         (0x010B4294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_DWORD_OFF                       (12)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_DWORD_WID                       ( 4)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_DWORD_MSK                       (0x0000F000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_DWORD_MIN                       (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_DWORD_MAX                       (15) // 0x0000000F
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_DWORD_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_DWORD_HSH                       (0x040C4294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MODE_OFF                        (16)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MODE_WID                        ( 2)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MODE_MSK                        (0x00030000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MODE_MIN                        (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MODE_MAX                        (3) // 0x00000003
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MODE_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MODE_HSH                        (0x02104294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPMAP_OFF                       (18)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPMAP_WID                       ( 4)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPMAP_MSK                       (0x003C0000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPMAP_MIN                       (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPMAP_MAX                       (15) // 0x0000000F
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPMAP_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPMAP_HSH                       (0x04124294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD_OFF                        (22)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD_WID                        ( 2)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD_MSK                        (0x00C00000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD_MIN                        (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD_MAX                        (3) // 0x00000003
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD_DEF                        (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD_HSH                        (0x02164294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPBOFFSET_OFF                   (24)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPBOFFSET_WID                   ( 4)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPBOFFSET_MSK                   (0x0F000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPBOFFSET_MIN                   (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPBOFFSET_MAX                   (15) // 0x0000000F
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPBOFFSET_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_MPBOFFSET_HSH                   (0x04184294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_STAGE_EN_OFF                    (28)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_STAGE_EN_WID                    ( 1)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_STAGE_EN_MSK                    (0x10000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_STAGE_EN_MIN                    (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_STAGE_EN_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_STAGE_EN_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_STAGE_EN_HSH                    (0x011C4294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_SHADOW_OFF                      (29)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_SHADOW_WID                      ( 2)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_SHADOW_MSK                      (0x60000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_SHADOW_MIN                      (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_SHADOW_MAX                      (3) // 0x00000003
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_SHADOW_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_SHADOW_HSH                      (0x021D4294)

  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD1_OFF                       (31)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD1_WID                       ( 1)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD1_MSK                       (0x80000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD1_MIN                       (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD1_MAX                       (1) // 0x00000001
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD1_DEF                       (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_SDAT_RSVD1_HSH                       (0x011F4294)

#define MCHBAR_CH0_CR_QCLK_LDAT_DATAOUT_REG                            (0x00004298)

  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAOUT_DATOUT_OFF                   ( 0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAOUT_DATOUT_WID                   (32)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAOUT_DATOUT_MSK                   (0xFFFFFFFF)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAOUT_DATOUT_MIN                   (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAOUT_DATOUT_MAX                   (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAOUT_DATOUT_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAOUT_DATOUT_HSH                   (0x20004298)

#define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_0_REG                           (0x0000429C)

  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_0_DATIN_OFF                   ( 0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_0_DATIN_WID                   (32)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_0_DATIN_MSK                   (0xFFFFFFFF)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_0_DATIN_MIN                   (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_0_DATIN_MAX                   (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_0_DATIN_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_0_DATIN_HSH                   (0x2000429C)

#define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_1_REG                           (0x000042A0)

  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_1_DATIN_OFF                   ( 0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_1_DATIN_WID                   (32)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_1_DATIN_MSK                   (0xFFFFFFFF)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_1_DATIN_MIN                   (0)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_1_DATIN_MAX                   (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_1_DATIN_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_QCLK_LDAT_DATAIN_1_DATIN_HSH                   (0x200042A0)

#define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_REG                            (0x000042A4)

  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_OFF          ( 0)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_WID          ( 3)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_MSK          (0x00000007)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_MIN          (0)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_MAX          (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_HSH          (0x030042A4)

  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_OFF     ( 3)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_WID     ( 7)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_MSK     (0x000003F8)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_MIN     (0)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_HSH     (0x070342A4)

  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_OFF          (10)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_WID          ( 3)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_MSK          (0x00001C00)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_MIN          (0)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_MAX          (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_HSH          (0x030A42A4)

  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_OFF     (13)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_WID     ( 7)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_MSK     (0x000FE000)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_MIN     (0)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCHBAR_CH0_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_HSH     (0x070D42A4)

#define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_REG                             (0x000042A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_OFF  ( 0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_MSK  (0x00000007)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_HSH  (0x030042A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_OFF ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_MSK (0x00000008)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_HSH (0x010342A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_OFF  ( 4)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_MSK  (0x00000070)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_DEF  (0x00000001)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_HSH  (0x030442A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_OFF ( 7)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_MSK (0x00000080)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_HSH (0x010742A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_OFF  ( 8)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_MSK  (0x00000700)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_DEF  (0x00000002)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_HSH  (0x030842A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_OFF (11)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_MSK (0x00000800)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_HSH (0x010B42A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_OFF  (12)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_MSK  (0x00007000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_DEF  (0x00000003)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_HSH  (0x030C42A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_OFF (15)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_MSK (0x00008000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_HSH (0x010F42A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_OFF  (16)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_MSK  (0x00070000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_DEF  (0x00000004)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_HSH  (0x031042A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_OFF (19)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_MSK (0x00080000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_HSH (0x011342A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_OFF  (20)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_MSK  (0x00700000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_DEF  (0x00000005)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_HSH  (0x031442A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_OFF (23)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_MSK (0x00800000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_HSH (0x011742A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_OFF  (24)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_MSK  (0x07000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_DEF  (0x00000006)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_HSH  (0x031842A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_OFF (27)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_MSK (0x08000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_HSH (0x011B42A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_OFF  (28)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_MSK  (0x70000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_DEF  (0x00000007)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_HSH  (0x031C42A8)

  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_OFF (31)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_MSK (0x80000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH0_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_HSH (0x011F42A8)

#define MCHBAR_CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_REG                   (0x000042B0)

  #define MCHBAR_CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_OFF           ( 0)
  #define MCHBAR_CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_WID           (32)
  #define MCHBAR_CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MSK           (0xFFFFFFFF)
  #define MCHBAR_CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MIN           (0)
  #define MCHBAR_CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MAX           (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_HSH           (0x200042B0)

#define MCHBAR_CH0_CR_RH_ADDRESS_REG                                   (0x000042B4)

  #define MCHBAR_CH0_CR_RH_ADDRESS_Valid_OFF                           ( 0)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Valid_WID                           ( 1)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Valid_MSK                           (0x00000001)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Valid_MIN                           (0)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Valid_MAX                           (1) // 0x00000001
  #define MCHBAR_CH0_CR_RH_ADDRESS_Valid_DEF                           (0x00000000)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Valid_HSH                           (0x010042B4)

  #define MCHBAR_CH0_CR_RH_ADDRESS_Rank_OFF                            ( 1)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Rank_WID                            ( 2)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Rank_MSK                            (0x00000006)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Rank_MIN                            (0)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Rank_MAX                            (3) // 0x00000003
  #define MCHBAR_CH0_CR_RH_ADDRESS_Rank_DEF                            (0x00000000)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Rank_HSH                            (0x020142B4)

  #define MCHBAR_CH0_CR_RH_ADDRESS_Group_OFF                           ( 3)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Group_WID                           ( 2)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Group_MSK                           (0x00000018)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Group_MIN                           (0)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Group_MAX                           (3) // 0x00000003
  #define MCHBAR_CH0_CR_RH_ADDRESS_Group_DEF                           (0x00000000)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Group_HSH                           (0x020342B4)

  #define MCHBAR_CH0_CR_RH_ADDRESS_Bank_OFF                            ( 5)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Bank_WID                            ( 2)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Bank_MSK                            (0x00000060)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Bank_MIN                            (0)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Bank_MAX                            (3) // 0x00000003
  #define MCHBAR_CH0_CR_RH_ADDRESS_Bank_DEF                            (0x00000000)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Bank_HSH                            (0x020542B4)

  #define MCHBAR_CH0_CR_RH_ADDRESS_Row_OFF                             ( 7)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Row_WID                             (17)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Row_MSK                             (0x00FFFF80)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Row_MIN                             (0)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Row_MAX                             (131071) // 0x0001FFFF
  #define MCHBAR_CH0_CR_RH_ADDRESS_Row_DEF                             (0x00000000)
  #define MCHBAR_CH0_CR_RH_ADDRESS_Row_HSH                             (0x110742B4)

#define MCHBAR_CH0_CR_RH_LFSR_REG                                      (0x000042B8)

  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_0_OFF                             ( 0)
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_0_WID                             (32)
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_0_MSK                             (0xFFFFFFFF)
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_0_MIN                             (0)
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_0_MAX                             (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_0_DEF                             (0x00000000)
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_0_HSH                             (0x600042B8)

  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_1_OFF                             (32)
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_1_WID                             (32)
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_1_MSK                             (0xFFFFFFFF00000000ULL)
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_1_MIN                             (0)
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_1_MAX                             (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_1_DEF                             (0x00000000)
  #define MCHBAR_CH0_CR_RH_LFSR_LFSR_1_HSH                             (0x602042B8)

#define MCHBAR_CH0_CR_RH_CONTROL_REG                                   (0x000042C0)

  #define MCHBAR_CH0_CR_RH_CONTROL_Mode_OFF                            ( 0)
  #define MCHBAR_CH0_CR_RH_CONTROL_Mode_WID                            ( 4)
  #define MCHBAR_CH0_CR_RH_CONTROL_Mode_MSK                            (0x0000000F)
  #define MCHBAR_CH0_CR_RH_CONTROL_Mode_MIN                            (0)
  #define MCHBAR_CH0_CR_RH_CONTROL_Mode_MAX                            (15) // 0x0000000F
  #define MCHBAR_CH0_CR_RH_CONTROL_Mode_DEF                            (0x00000000)
  #define MCHBAR_CH0_CR_RH_CONTROL_Mode_HSH                            (0x040042C0)

  #define MCHBAR_CH0_CR_RH_CONTROL_Always_block_rank_OFF               ( 4)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_block_rank_WID               ( 1)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_block_rank_MSK               (0x00000010)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_block_rank_MIN               (0)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_block_rank_MAX               (1) // 0x00000001
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_block_rank_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_block_rank_HSH               (0x010442C0)

  #define MCHBAR_CH0_CR_RH_CONTROL_Always_PREALL_OFF                   ( 5)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_PREALL_WID                   ( 1)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_PREALL_MSK                   (0x00000020)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_PREALL_MIN                   (0)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_PREALL_MAX                   (1) // 0x00000001
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_PREALL_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_PREALL_HSH                   (0x010542C0)

  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_0_MASK_OFF                     ( 6)
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_0_MASK_WID                     ( 4)
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_0_MASK_MSK                     (0x000003C0)
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_0_MASK_MIN                     (0)
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_0_MASK_MAX                     (15) // 0x0000000F
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_0_MASK_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_0_MASK_HSH                     (0x040642C0)

  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_1_MASK_OFF                     (10)
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_1_MASK_WID                     ( 4)
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_1_MASK_MSK                     (0x00003C00)
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_1_MASK_MIN                     (0)
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_1_MASK_MAX                     (15) // 0x0000000F
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_1_MASK_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_RH_CONTROL_LFSR_1_MASK_HSH                     (0x040A42C0)

  #define MCHBAR_CH0_CR_RH_CONTROL_MA3_Swizzling_OFF                   (14)
  #define MCHBAR_CH0_CR_RH_CONTROL_MA3_Swizzling_WID                   ( 2)
  #define MCHBAR_CH0_CR_RH_CONTROL_MA3_Swizzling_MSK                   (0x0000C000)
  #define MCHBAR_CH0_CR_RH_CONTROL_MA3_Swizzling_MIN                   (0)
  #define MCHBAR_CH0_CR_RH_CONTROL_MA3_Swizzling_MAX                   (3) // 0x00000003
  #define MCHBAR_CH0_CR_RH_CONTROL_MA3_Swizzling_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_RH_CONTROL_MA3_Swizzling_HSH                   (0x020E42C0)

  #define MCHBAR_CH0_CR_RH_CONTROL_TRR_wait_cycles_OFF                 (16)
  #define MCHBAR_CH0_CR_RH_CONTROL_TRR_wait_cycles_WID                 ( 6)
  #define MCHBAR_CH0_CR_RH_CONTROL_TRR_wait_cycles_MSK                 (0x003F0000)
  #define MCHBAR_CH0_CR_RH_CONTROL_TRR_wait_cycles_MIN                 (0)
  #define MCHBAR_CH0_CR_RH_CONTROL_TRR_wait_cycles_MAX                 (63) // 0x0000003F
  #define MCHBAR_CH0_CR_RH_CONTROL_TRR_wait_cycles_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_RH_CONTROL_TRR_wait_cycles_HSH                 (0x061042C0)

  #define MCHBAR_CH0_CR_RH_CONTROL_Always_calc_victim_row_OFF          (22)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_calc_victim_row_WID          ( 1)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_calc_victim_row_MSK          (0x00400000)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_calc_victim_row_MIN          (0)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_calc_victim_row_MAX          (1) // 0x00000001
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_calc_victim_row_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_RH_CONTROL_Always_calc_victim_row_HSH          (0x011642C0)

  #define MCHBAR_CH0_CR_RH_CONTROL_MA0_Swizzling_OFF                   (23)
  #define MCHBAR_CH0_CR_RH_CONTROL_MA0_Swizzling_WID                   ( 2)
  #define MCHBAR_CH0_CR_RH_CONTROL_MA0_Swizzling_MSK                   (0x01800000)
  #define MCHBAR_CH0_CR_RH_CONTROL_MA0_Swizzling_MIN                   (0)
  #define MCHBAR_CH0_CR_RH_CONTROL_MA0_Swizzling_MAX                   (3) // 0x00000003
  #define MCHBAR_CH0_CR_RH_CONTROL_MA0_Swizzling_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_RH_CONTROL_MA0_Swizzling_HSH                   (0x021742C0)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_0_REG                 (0x00004300)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_WID (23)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_HSH (0x17004300)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_1_REG                 (0x00004304)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_WID (23)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_HSH (0x17004304)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_2_REG                 (0x00004308)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_WID (23)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_HSH (0x17004308)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_3_REG                 (0x0000430C)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_WID (23)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_HSH (0x1700430C)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_4_REG                 (0x00004310)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_WID (23)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_HSH (0x17004310)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_5_REG                 (0x00004314)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_WID (23)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_HSH (0x17004314)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_6_REG                 (0x00004318)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_WID (23)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_HSH (0x17004318)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_7_REG                 (0x0000431C)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_WID (23)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_HSH (0x1700431C)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_8_REG                 (0x00004320)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_WID (23)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_HSH (0x17004320)

#define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_REG                              (0x00004330)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_OFF          ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_WID          ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_MSK          (0x0000003F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_MIN          (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_MAX          (63) // 0x0000003F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_DEF          (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_HSH          (0x06004330)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_OFF           ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_WID           ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_MSK           (0x00000100)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_MIN           (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_MAX           (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_HSH           (0x01084330)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_OFF      (12)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_WID      ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_MSK      (0x00003000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_MIN      (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_MAX      (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_DEF      (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_HSH      (0x020C4330)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_OFF (16)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_WID ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_MSK (0x00FF0000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_MAX (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_DEF (0x000000FF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_HSH (0x08104330)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_OFF (24)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_WID ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_MSK (0xFF000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_MAX (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_DEF (0x000000FF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_HSH (0x08184330)

#define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_MASK_REG                         (0x00004334)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_OFF        ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_WID        ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_MSK        (0x000000FF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_MIN        (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_MAX        (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_DEF        (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_HSH        (0x08004334)

#define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_MASK_REG                        (0x00004338)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_OFF      ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_WID      (64)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_MSK      (0xFFFFFFFFFFFFFFFFULL)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_MIN      (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_MAX      (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_DEF      (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_HSH      (0x40004338)

#define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_STATUS_REG                      (0x00004340)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_WID  (64)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_MSK  (0xFFFFFFFFFFFFFFFFULL)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_MAX  (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_HSH  (0x40004340)

#define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_REG   (0x00004348)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_WID ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_MSK (0x000000FF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_MAX (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_HSH (0x48004348)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_OFF ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_WID ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_MSK (0x0000FF00)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_MAX (255) // 0x000000FF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_HSH (0x48084348)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_OFF (16)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_WID ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_MSK (0x000F0000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_MAX (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_HSH (0x44104348)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_OFF (20)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_MSK (0x00100000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_HSH (0x41144348)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_OFF (32)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_WID ( 9)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_MSK (0x000001FF00000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_MAX (511) // 0x000001FF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_HSH (0x49204348)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_OFF (52)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_WID ( 3)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_MSK (0x0070000000000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_MAX (7) // 0x00000007
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_HSH (0x43344348)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_OFF (56)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_WID ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_MSK (0x3F00000000000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_MAX (63) // 0x0000003F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_HSH (0x46384348)

#define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_REG                           (0x00004350)

  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Column_Address_OFF          ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Column_Address_WID          (11)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Column_Address_MSK          (0x000007FF)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Column_Address_MIN          (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Column_Address_MAX          (2047) // 0x000007FF
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Column_Address_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Column_Address_HSH          (0x4B004350)

  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Row_Address_OFF             (24)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Row_Address_WID             (17)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Row_Address_MSK             (0x000001FFFF000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Row_Address_MIN             (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Row_Address_MAX             (131071) // 0x0001FFFF
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Row_Address_DEF             (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Row_Address_HSH             (0x51184350)

  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Bank_Address_OFF            (48)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Bank_Address_WID            ( 4)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Bank_Address_MSK            (0x000F000000000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Bank_Address_MIN            (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Bank_Address_MAX            (15) // 0x0000000F
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Bank_Address_DEF            (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Bank_Address_HSH            (0x44304350)

  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Rank_Address_OFF            (56)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Rank_Address_WID            ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Rank_Address_MSK            (0x0300000000000000ULL)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Rank_Address_MIN            (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Rank_Address_MAX            (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Rank_Address_DEF            (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERROR_ADDR_Rank_Address_HSH            (0x42384350)

#define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_REG                      (0x00004358)

  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MSK (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_HSH (0x01004358)

  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_OFF ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_MSK (0x00000002)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_DEF (0x00000001)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_HSH (0x01014358)

  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_OFF ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_WID ( 1)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_MSK (0x00000004)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_HSH (0x01024358)

  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_OFF ( 8)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_WID ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MSK (0x00003F00)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MAX (63) // 0x0000003F
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_HSH (0x06084358)

  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_OFF (16)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_WID ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MSK (0x003F0000)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MAX (63) // 0x0000003F
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_HSH (0x06104358)

#define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_REG                   (0x0000435C)

  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_WID ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_MSK (0x0000003F)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_MAX (63) // 0x0000003F
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_HSH (0x0600435C)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_REG                    (0x00004360)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_HSH  (0x07004360)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_WID  ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_HSH  (0x02074360)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_REG                    (0x00004364)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_HSH  (0x07004364)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_WID  ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_HSH  (0x02074364)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_REG                    (0x00004368)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_HSH  (0x07004368)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_WID  ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_HSH  (0x02074368)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_REG                    (0x0000436C)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_HSH  (0x0700436C)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_WID  ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_HSH  (0x0207436C)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_REG                    (0x00004370)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_HSH  (0x07004370)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_WID  ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_HSH  (0x02074370)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_REG                    (0x00004374)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_HSH  (0x07004374)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_WID  ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_HSH  (0x02074374)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_REG                    (0x00004378)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_HSH  (0x07004378)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_WID  ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_HSH  (0x02074378)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_REG                    (0x0000437C)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_HSH  (0x0700437C)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_WID  ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_HSH  (0x0207437C)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_REG                    (0x00004380)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_HSH  (0x07004380)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_WID  ( 2)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_MIN  (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_HSH  (0x02074380)

#define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_REG          (0x00004390)

  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_WID ( 9)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_MSK (0x000001FF)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_MAX (511) // 0x000001FF
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_HSH (0x09004390)

#define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_REG                 (0x00004394)

  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_OFF ( 0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_WID ( 6)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_MSK (0x0000003F)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_MIN (0)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_MAX (63) // 0x0000003F
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_DEF (0x00000000)
  #define MCHBAR_CH0_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_HSH (0x06004394)

#define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_REG                         (0x000043A0)

  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_OFF                   ( 0)
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_WID                   (14)
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_MSK                   (0x00003FFF)
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR0_HSH                   (0x0E0043A0)

  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_OFF                   (16)
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_WID                   (14)
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_MSK                   (0x3FFF0000)
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR0_MR1_CONTENT_MR1_HSH                   (0x0E1043A0)

#define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_REG                         (0x000043A4)

  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_OFF                   ( 0)
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_WID                   (14)
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_MSK                   (0x00003FFF)
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR2_HSH                   (0x0E0043A4)

  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_OFF                   (16)
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_WID                   (14)
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_MSK                   (0x3FFF0000)
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_MR3_CONTENT_MR3_HSH                   (0x0E1043A4)

#define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_REG                         (0x000043A8)

  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_OFF                   ( 0)
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_WID                   (14)
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_MSK                   (0x00003FFF)
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR4_HSH                   (0x0E0043A8)

  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_OFF                   (16)
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_WID                   (14)
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_MSK                   (0x3FFF0000)
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR4_MR5_CONTENT_MR5_HSH                   (0x0E1043A8)

#define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_REG                         (0x000043AC)

  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_OFF                   ( 0)
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_WID                   (14)
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_MSK                   (0x00003FFF)
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR6_HSH                   (0x0E0043AC)

  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_OFF                   (16)
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_WID                   (14)
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_MSK                   (0x3FFF0000)
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_MIN                   (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_DEF                   (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_MR7_CONTENT_MR7_HSH                   (0x0E1043AC)

#define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_REG                         (0x000043B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_OFF           ( 0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MSK           (0x00000003)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_HSH           (0x020043B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_OFF           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MSK           (0x0000000C)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_HSH           (0x020243B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_OFF           ( 4)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MSK           (0x00000030)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_HSH           (0x020443B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_OFF           ( 6)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MSK           (0x000000C0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_HSH           (0x020643B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_OFF           ( 8)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MSK           (0x00000300)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_HSH           (0x020843B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_OFF           (10)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MSK           (0x00000C00)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_HSH           (0x020A43B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_OFF           (12)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MSK           (0x00003000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_HSH           (0x020C43B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_OFF           (14)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MSK           (0x0000C000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_HSH           (0x020E43B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_OFF           (16)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MSK           (0x00030000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_HSH           (0x021043B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_OFF           (18)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MSK           (0x000C0000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_HSH           (0x021243B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_OFF           (20)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MSK           (0x00300000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_HSH           (0x021443B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_OFF           (22)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MSK           (0x00C00000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_HSH           (0x021643B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_OFF           (24)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MSK           (0x03000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_HSH           (0x021843B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_OFF           (26)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MSK           (0x0C000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_HSH           (0x021A43B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_OFF           (28)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MSK           (0x30000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_HSH           (0x021C43B0)

  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_OFF           (30)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_WID           ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MSK           (0xC0000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MIN           (0)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MAX           (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_DEF           (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_HSH           (0x021E43B0)

#define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_REG                       (0x000043B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_OFF         ( 0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MSK         (0x00000003)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_HSH         (0x020043B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_OFF         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MSK         (0x0000000C)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_HSH         (0x020243B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_OFF         ( 4)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MSK         (0x00000030)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_HSH         (0x020443B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_OFF         ( 6)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MSK         (0x000000C0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_HSH         (0x020643B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_OFF         ( 8)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MSK         (0x00000300)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_HSH         (0x020843B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_OFF         (10)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MSK         (0x00000C00)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_HSH         (0x020A43B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_OFF         (12)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MSK         (0x00003000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_HSH         (0x020C43B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_OFF         (14)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MSK         (0x0000C000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_HSH         (0x020E43B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_OFF         (16)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MSK         (0x00030000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_HSH         (0x021043B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_OFF         (18)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MSK         (0x000C0000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_HSH         (0x021243B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_OFF         (20)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MSK         (0x00300000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_HSH         (0x021443B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_OFF         (22)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MSK         (0x00C00000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_HSH         (0x021643B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_OFF         (24)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MSK         (0x03000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_HSH         (0x021843B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_OFF         (26)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MSK         (0x0C000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_HSH         (0x021A43B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_OFF         (28)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MSK         (0x30000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_HSH         (0x021C43B4)

  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_OFF         (30)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_WID         ( 2)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MSK         (0xC0000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MIN         (0)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MAX         (3) // 0x00000003
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_HSH         (0x021E43B4)

#define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_REG                       (0x000043B8)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_OFF               ( 0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MSK               (0x0000007F)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte0_HSH               (0x470043B8)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_OFF               ( 8)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MSK               (0x00007F00)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte1_HSH               (0x470843B8)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_OFF               (16)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MSK               (0x007F0000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte2_HSH               (0x471043B8)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_OFF               (24)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MSK               (0x7F000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte3_HSH               (0x471843B8)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_OFF               (32)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MSK               (0x0000007F00000000ULL)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte4_HSH               (0x472043B8)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_OFF               (40)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MSK               (0x00007F0000000000ULL)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte5_HSH               (0x472843B8)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_OFF               (48)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MSK               (0x007F000000000000ULL)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte6_HSH               (0x473043B8)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_OFF               (56)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MSK               (0x7F00000000000000ULL)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_0_Byte7_HSH               (0x473843B8)

#define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_REG                       (0x000043C0)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_OFF               ( 0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MSK               (0x0000007F)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte0_HSH               (0x470043C0)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_OFF               ( 8)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MSK               (0x00007F00)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte1_HSH               (0x470843C0)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_OFF               (16)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MSK               (0x007F0000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte2_HSH               (0x471043C0)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_OFF               (24)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MSK               (0x7F000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte3_HSH               (0x471843C0)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_OFF               (32)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MSK               (0x0000007F00000000ULL)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte4_HSH               (0x472043C0)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_OFF               (40)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MSK               (0x00007F0000000000ULL)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte5_HSH               (0x472843C0)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_OFF               (48)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MSK               (0x007F000000000000ULL)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte6_HSH               (0x473043C0)

  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_OFF               (56)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_WID               ( 7)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MSK               (0x7F00000000000000ULL)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MIN               (0)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MAX               (127) // 0x0000007F
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_DEF               (0x00000000)
  #define MCHBAR_CH0_CR_DDR4_MR6_VREF_VALUES_1_Byte7_HSH               (0x473843C0)

#define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_REG                            (0x000043C8)

  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR1_OFF                      ( 0)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR1_WID                      ( 8)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR1_MSK                      (0x000000FF)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR1_MIN                      (0)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR1_MAX                      (255) // 0x000000FF
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR1_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR1_HSH                      (0x080043C8)

  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR2_OFF                      ( 8)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR2_WID                      ( 8)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR2_MSK                      (0x0000FF00)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR2_MIN                      (0)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR2_MAX                      (255) // 0x000000FF
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR2_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR2_HSH                      (0x080843C8)

  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR3_OFF                      (16)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR3_WID                      ( 8)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR3_MSK                      (0x00FF0000)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR3_MIN                      (0)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR3_MAX                      (255) // 0x000000FF
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR3_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR3_HSH                      (0x081043C8)

  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR11_OFF                     (24)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR11_WID                     ( 8)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR11_MSK                     (0xFF000000)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR11_MIN                     (0)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR11_MAX                     (255) // 0x000000FF
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR11_DEF                     (0x00000000)
  #define MCHBAR_CH0_CR_LPDDR3_MR_CONTENT_MR11_HSH                     (0x081843C8)

#define MCHBAR_CH0_CR_MRS_FSM_CONTROL_REG                              (0x000043CC)

  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_OFF            ( 0)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_WID            ( 8)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MSK            (0x000000FF)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MIN            (0)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MAX            (255) // 0x000000FF
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_DEF            (0x00000000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_HSH            (0x080043CC)

  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_OFF ( 8)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_WID ( 1)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_MSK (0x00000100)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_MIN (0)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_DEF (0x00000000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_HSH (0x010843CC)

  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_OFF ( 9)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_WID ( 1)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MSK (0x00000200)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MIN (0)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_DEF (0x00000000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_HSH (0x010943CC)

  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_OFF (10)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_WID ( 1)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MSK (0x00000400)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MIN (0)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MAX (1) // 0x00000001
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_DEF (0x00000000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_HSH (0x010A43CC)

  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_OFF          (16)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_WID          ( 4)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_MSK          (0x000F0000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_MIN          (0)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_MAX          (15) // 0x0000000F
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_DEF          (0x00000000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_HSH          (0x041043CC)

  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_do_ZQCL_OFF                    (20)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_do_ZQCL_WID                    ( 1)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_do_ZQCL_MSK                    (0x00100000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_do_ZQCL_MIN                    (0)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_do_ZQCL_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_do_ZQCL_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_do_ZQCL_HSH                    (0x011443CC)

  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_OFF            (21)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_WID            ( 1)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MSK            (0x00200000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MIN            (0)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MAX            (1) // 0x00000001
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_DEF            (0x00000000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_zero_rank1_MR11_HSH            (0x011543CC)

  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_OFF         (22)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_WID         ( 1)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_MSK         (0x00400000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_MIN         (0)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_MAX         (1) // 0x00000001
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_DEF         (0x00000000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_vref_time_per_byte_HSH         (0x011643CC)

  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_tVREFDQ_OFF                    (24)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_tVREFDQ_WID                    ( 8)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_tVREFDQ_MSK                    (0xFF000000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_tVREFDQ_MIN                    (0)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_tVREFDQ_MAX                    (255) // 0x000000FF
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_tVREFDQ_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_MRS_FSM_CONTROL_tVREFDQ_HSH                    (0x081843CC)

#define MCHBAR_CH0_CR_MRS_FSM_RUN_REG                                  (0x000043D0)

  #define MCHBAR_CH0_CR_MRS_FSM_RUN_Run_OFF                            ( 0)
  #define MCHBAR_CH0_CR_MRS_FSM_RUN_Run_WID                            ( 1)
  #define MCHBAR_CH0_CR_MRS_FSM_RUN_Run_MSK                            (0x00000001)
  #define MCHBAR_CH0_CR_MRS_FSM_RUN_Run_MIN                            (0)
  #define MCHBAR_CH0_CR_MRS_FSM_RUN_Run_MAX                            (1) // 0x00000001
  #define MCHBAR_CH0_CR_MRS_FSM_RUN_Run_DEF                            (0x00000000)
  #define MCHBAR_CH0_CR_MRS_FSM_RUN_Run_HSH                            (0x010043D0)

#define MCHBAR_CH0_CR_MCMNTS_SPARE_REG                                 (0x000043FC)

  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_OFF                      ( 0)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_WID                      ( 8)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_MSK                      (0x000000FF)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_MIN                      (0)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_MAX                      (255) // 0x000000FF
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_DEF                      (0x00000000)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_HSH                      (0x080043FC)

  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX2Ref_OFF                    ( 8)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX2Ref_WID                    ( 1)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX2Ref_MSK                    (0x00000100)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX2Ref_MIN                    (0)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX2Ref_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX2Ref_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX2Ref_HSH                    (0x010843FC)

  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX4Ref_OFF                    ( 9)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX4Ref_WID                    ( 1)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX4Ref_MSK                    (0x00000200)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX4Ref_MIN                    (0)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX4Ref_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX4Ref_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceX4Ref_HSH                    (0x010943FC)

  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceTxAnalog_OFF                 (10)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceTxAnalog_WID                 ( 1)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceTxAnalog_MSK                 (0x00000400)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceTxAnalog_MIN                 (0)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceTxAnalog_MAX                 (1) // 0x00000001
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceTxAnalog_DEF                 (0x00000000)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_ForceTxAnalog_HSH                 (0x010A43FC)

  #define MCHBAR_CH0_CR_MCMNTS_SPARE_TxAnalog_grace_OFF                (11)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_TxAnalog_grace_WID                ( 4)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_TxAnalog_grace_MSK                (0x00007800)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_TxAnalog_grace_MIN                (0)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_TxAnalog_grace_MAX                (15) // 0x0000000F
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_TxAnalog_grace_DEF                (0x00000007)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_TxAnalog_grace_HSH                (0x040B43FC)

  #define MCHBAR_CH0_CR_MCMNTS_SPARE_DisSREXcnt_OFF                    (15)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_DisSREXcnt_WID                    ( 1)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_DisSREXcnt_MSK                    (0x00008000)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_DisSREXcnt_MIN                    (0)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_DisSREXcnt_MAX                    (1) // 0x00000001
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_DisSREXcnt_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_DisSREXcnt_HSH                    (0x010F43FC)

  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_V_OFF                    (16)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_V_WID                    (16)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_V_MSK                    (0xFFFF0000)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_V_MIN                    (0)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_V_MAX                    (65535) // 0x0000FFFF
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_V_DEF                    (0x00000000)
  #define MCHBAR_CH0_CR_MCMNTS_SPARE_Spare_RW_V_HSH                    (0x101043FC)

#define MCHBAR_CH1_CR_TC_PRE_REG                                       (0x00004400)

  #define MCHBAR_CH1_CR_TC_PRE_tRP_OFF                                 ( 0)
  #define MCHBAR_CH1_CR_TC_PRE_tRP_WID                                 ( 6)
  #define MCHBAR_CH1_CR_TC_PRE_tRP_MSK                                 (0x0000003F)
  #define MCHBAR_CH1_CR_TC_PRE_tRP_MIN                                 (0)
  #define MCHBAR_CH1_CR_TC_PRE_tRP_MAX                                 (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_PRE_tRP_DEF                                 (0x00000008)
  #define MCHBAR_CH1_CR_TC_PRE_tRP_HSH                                 (0x06004400)

  #define MCHBAR_CH1_CR_TC_PRE_tRPab_ext_OFF                           ( 6)
  #define MCHBAR_CH1_CR_TC_PRE_tRPab_ext_WID                           ( 2)
  #define MCHBAR_CH1_CR_TC_PRE_tRPab_ext_MSK                           (0x000000C0)
  #define MCHBAR_CH1_CR_TC_PRE_tRPab_ext_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_PRE_tRPab_ext_MAX                           (3) // 0x00000003
  #define MCHBAR_CH1_CR_TC_PRE_tRPab_ext_DEF                           (0x00000000)
  #define MCHBAR_CH1_CR_TC_PRE_tRPab_ext_HSH                           (0x02064400)

  #define MCHBAR_CH1_CR_TC_PRE_tRAS_OFF                                ( 8)
  #define MCHBAR_CH1_CR_TC_PRE_tRAS_WID                                ( 7)
  #define MCHBAR_CH1_CR_TC_PRE_tRAS_MSK                                (0x00007F00)
  #define MCHBAR_CH1_CR_TC_PRE_tRAS_MIN                                (0)
  #define MCHBAR_CH1_CR_TC_PRE_tRAS_MAX                                (127) // 0x0000007F
  #define MCHBAR_CH1_CR_TC_PRE_tRAS_DEF                                (0x0000001C)
  #define MCHBAR_CH1_CR_TC_PRE_tRAS_HSH                                (0x07084400)

  #define MCHBAR_CH1_CR_TC_PRE_tRDPRE_OFF                              (16)
  #define MCHBAR_CH1_CR_TC_PRE_tRDPRE_WID                              ( 4)
  #define MCHBAR_CH1_CR_TC_PRE_tRDPRE_MSK                              (0x000F0000)
  #define MCHBAR_CH1_CR_TC_PRE_tRDPRE_MIN                              (0)
  #define MCHBAR_CH1_CR_TC_PRE_tRDPRE_MAX                              (15) // 0x0000000F
  #define MCHBAR_CH1_CR_TC_PRE_tRDPRE_DEF                              (0x00000006)
  #define MCHBAR_CH1_CR_TC_PRE_tRDPRE_HSH                              (0x04104400)

  #define MCHBAR_CH1_CR_TC_PRE_tWRPRE_OFF                              (24)
  #define MCHBAR_CH1_CR_TC_PRE_tWRPRE_WID                              ( 7)
  #define MCHBAR_CH1_CR_TC_PRE_tWRPRE_MSK                              (0x7F000000)
  #define MCHBAR_CH1_CR_TC_PRE_tWRPRE_MIN                              (0)
  #define MCHBAR_CH1_CR_TC_PRE_tWRPRE_MAX                              (127) // 0x0000007F
  #define MCHBAR_CH1_CR_TC_PRE_tWRPRE_DEF                              (0x00000018)
  #define MCHBAR_CH1_CR_TC_PRE_tWRPRE_HSH                              (0x07184400)

#define MCHBAR_CH1_CR_TC_ACT_REG                                       (0x00004404)

  #define MCHBAR_CH1_CR_TC_ACT_tFAW_OFF                                ( 0)
  #define MCHBAR_CH1_CR_TC_ACT_tFAW_WID                                ( 6)
  #define MCHBAR_CH1_CR_TC_ACT_tFAW_MSK                                (0x0000003F)
  #define MCHBAR_CH1_CR_TC_ACT_tFAW_MIN                                (0)
  #define MCHBAR_CH1_CR_TC_ACT_tFAW_MAX                                (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_ACT_tFAW_DEF                                (0x00000010)
  #define MCHBAR_CH1_CR_TC_ACT_tFAW_HSH                                (0x06004404)

  #define MCHBAR_CH1_CR_TC_ACT_tRRD_sg_OFF                             ( 8)
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_sg_WID                             ( 4)
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_sg_MSK                             (0x00000F00)
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_sg_MIN                             (0)
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_sg_MAX                             (15) // 0x0000000F
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_sg_DEF                             (0x00000004)
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_sg_HSH                             (0x04084404)

  #define MCHBAR_CH1_CR_TC_ACT_tRRD_dg_OFF                             (12)
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_dg_WID                             ( 4)
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_dg_MSK                             (0x0000F000)
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_dg_MIN                             (0)
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_dg_MAX                             (15) // 0x0000000F
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_dg_DEF                             (0x00000004)
  #define MCHBAR_CH1_CR_TC_ACT_tRRD_dg_HSH                             (0x040C4404)

  #define MCHBAR_CH1_CR_TC_ACT_derating_ext_OFF                        (16)
  #define MCHBAR_CH1_CR_TC_ACT_derating_ext_WID                        ( 2)
  #define MCHBAR_CH1_CR_TC_ACT_derating_ext_MSK                        (0x00030000)
  #define MCHBAR_CH1_CR_TC_ACT_derating_ext_MIN                        (0)
  #define MCHBAR_CH1_CR_TC_ACT_derating_ext_MAX                        (3) // 0x00000003
  #define MCHBAR_CH1_CR_TC_ACT_derating_ext_DEF                        (0x00000002)
  #define MCHBAR_CH1_CR_TC_ACT_derating_ext_HSH                        (0x02104404)

#define MCHBAR_CH1_CR_TC_PWRDN_REG                                     (0x00004408)

  #define MCHBAR_CH1_CR_TC_PWRDN_tCKE_OFF                              ( 0)
  #define MCHBAR_CH1_CR_TC_PWRDN_tCKE_WID                              ( 4)
  #define MCHBAR_CH1_CR_TC_PWRDN_tCKE_MSK                              (0x0000000F)
  #define MCHBAR_CH1_CR_TC_PWRDN_tCKE_MIN                              (0)
  #define MCHBAR_CH1_CR_TC_PWRDN_tCKE_MAX                              (15) // 0x0000000F
  #define MCHBAR_CH1_CR_TC_PWRDN_tCKE_DEF                              (0x00000004)
  #define MCHBAR_CH1_CR_TC_PWRDN_tCKE_HSH                              (0x04004408)

  #define MCHBAR_CH1_CR_TC_PWRDN_tXP_OFF                               ( 4)
  #define MCHBAR_CH1_CR_TC_PWRDN_tXP_WID                               ( 4)
  #define MCHBAR_CH1_CR_TC_PWRDN_tXP_MSK                               (0x000000F0)
  #define MCHBAR_CH1_CR_TC_PWRDN_tXP_MIN                               (0)
  #define MCHBAR_CH1_CR_TC_PWRDN_tXP_MAX                               (15) // 0x0000000F
  #define MCHBAR_CH1_CR_TC_PWRDN_tXP_DEF                               (0x00000004)
  #define MCHBAR_CH1_CR_TC_PWRDN_tXP_HSH                               (0x04044408)

  #define MCHBAR_CH1_CR_TC_PWRDN_tXPDLL_OFF                            ( 8)
  #define MCHBAR_CH1_CR_TC_PWRDN_tXPDLL_WID                            ( 6)
  #define MCHBAR_CH1_CR_TC_PWRDN_tXPDLL_MSK                            (0x00003F00)
  #define MCHBAR_CH1_CR_TC_PWRDN_tXPDLL_MIN                            (0)
  #define MCHBAR_CH1_CR_TC_PWRDN_tXPDLL_MAX                            (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_PWRDN_tXPDLL_DEF                            (0x00000004)
  #define MCHBAR_CH1_CR_TC_PWRDN_tXPDLL_HSH                            (0x06084408)

  #define MCHBAR_CH1_CR_TC_PWRDN_tPRPDEN_OFF                           (14)
  #define MCHBAR_CH1_CR_TC_PWRDN_tPRPDEN_WID                           ( 2)
  #define MCHBAR_CH1_CR_TC_PWRDN_tPRPDEN_MSK                           (0x0000C000)
  #define MCHBAR_CH1_CR_TC_PWRDN_tPRPDEN_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_PWRDN_tPRPDEN_MAX                           (3) // 0x00000003
  #define MCHBAR_CH1_CR_TC_PWRDN_tPRPDEN_DEF                           (0x00000001)
  #define MCHBAR_CH1_CR_TC_PWRDN_tPRPDEN_HSH                           (0x020E4408)

  #define MCHBAR_CH1_CR_TC_PWRDN_tRDPDEN_OFF                           (16)
  #define MCHBAR_CH1_CR_TC_PWRDN_tRDPDEN_WID                           ( 7)
  #define MCHBAR_CH1_CR_TC_PWRDN_tRDPDEN_MSK                           (0x007F0000)
  #define MCHBAR_CH1_CR_TC_PWRDN_tRDPDEN_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_PWRDN_tRDPDEN_MAX                           (127) // 0x0000007F
  #define MCHBAR_CH1_CR_TC_PWRDN_tRDPDEN_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_PWRDN_tRDPDEN_HSH                           (0x07104408)

  #define MCHBAR_CH1_CR_TC_PWRDN_tWRPDEN_OFF                           (24)
  #define MCHBAR_CH1_CR_TC_PWRDN_tWRPDEN_WID                           ( 7)
  #define MCHBAR_CH1_CR_TC_PWRDN_tWRPDEN_MSK                           (0x7F000000)
  #define MCHBAR_CH1_CR_TC_PWRDN_tWRPDEN_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_PWRDN_tWRPDEN_MAX                           (127) // 0x0000007F
  #define MCHBAR_CH1_CR_TC_PWRDN_tWRPDEN_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_PWRDN_tWRPDEN_HSH                           (0x07184408)

#define MCHBAR_CH1_CR_TC_RDRD_REG                                      (0x0000440C)

  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_sg_OFF                           ( 0)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_sg_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_sg_MSK                           (0x0000003F)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_sg_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_sg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_sg_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_sg_HSH                           (0x0600440C)

  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dg_OFF                           ( 8)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dg_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dg_MSK                           (0x00003F00)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dg_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dg_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dg_HSH                           (0x0608440C)

  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dr_OFF                           (16)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dr_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dr_MSK                           (0x003F0000)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dr_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dr_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dr_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dr_HSH                           (0x0610440C)

  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dd_OFF                           (24)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dd_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dd_MSK                           (0x3F000000)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dd_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dd_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dd_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_RDRD_tRDRD_dd_HSH                           (0x0618440C)

#define MCHBAR_CH1_CR_TC_RDWR_REG                                      (0x00004410)

  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_sg_OFF                           ( 0)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_sg_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_sg_MSK                           (0x0000003F)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_sg_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_sg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_sg_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_sg_HSH                           (0x06004410)

  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dg_OFF                           ( 8)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dg_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dg_MSK                           (0x00003F00)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dg_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dg_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dg_HSH                           (0x06084410)

  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dr_OFF                           (16)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dr_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dr_MSK                           (0x003F0000)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dr_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dr_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dr_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dr_HSH                           (0x06104410)

  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dd_OFF                           (24)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dd_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dd_MSK                           (0x3F000000)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dd_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dd_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dd_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_RDWR_tRDWR_dd_HSH                           (0x06184410)

#define MCHBAR_CH1_CR_TC_WRRD_REG                                      (0x00004414)

  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_sg_OFF                           ( 0)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_sg_WID                           ( 7)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_sg_MSK                           (0x0000007F)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_sg_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_sg_MAX                           (127) // 0x0000007F
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_sg_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_sg_HSH                           (0x07004414)

  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dg_OFF                           ( 8)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dg_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dg_MSK                           (0x00003F00)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dg_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dg_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dg_HSH                           (0x06084414)

  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dr_OFF                           (16)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dr_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dr_MSK                           (0x003F0000)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dr_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dr_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dr_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dr_HSH                           (0x06104414)

  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dd_OFF                           (24)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dd_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dd_MSK                           (0x3F000000)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dd_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dd_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dd_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_WRRD_tWRRD_dd_HSH                           (0x06184414)

#define MCHBAR_CH1_CR_TC_WRWR_REG                                      (0x00004418)

  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_sg_OFF                           ( 0)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_sg_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_sg_MSK                           (0x0000003F)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_sg_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_sg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_sg_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_sg_HSH                           (0x06004418)

  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dg_OFF                           ( 8)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dg_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dg_MSK                           (0x00003F00)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dg_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dg_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dg_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dg_HSH                           (0x06084418)

  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dr_OFF                           (16)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dr_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dr_MSK                           (0x003F0000)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dr_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dr_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dr_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dr_HSH                           (0x06104418)

  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dd_OFF                           (24)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dd_WID                           ( 6)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dd_MSK                           (0x3F000000)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dd_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dd_MAX                           (63) // 0x0000003F
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dd_DEF                           (0x00000004)
  #define MCHBAR_CH1_CR_TC_WRWR_tWRWR_dd_HSH                           (0x06184418)

#define MCHBAR_CH1_CR_SC_GS_CFG_REG                                    (0x0000441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_DRAM_technology_OFF                  ( 0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_DRAM_technology_WID                  ( 2)
  #define MCHBAR_CH1_CR_SC_GS_CFG_DRAM_technology_MSK                  (0x00000003)
  #define MCHBAR_CH1_CR_SC_GS_CFG_DRAM_technology_MIN                  (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_DRAM_technology_MAX                  (3) // 0x00000003
  #define MCHBAR_CH1_CR_SC_GS_CFG_DRAM_technology_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_DRAM_technology_HSH                  (0x0200441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_CMD_stretch_OFF                      ( 2)
  #define MCHBAR_CH1_CR_SC_GS_CFG_CMD_stretch_WID                      ( 2)
  #define MCHBAR_CH1_CR_SC_GS_CFG_CMD_stretch_MSK                      (0x0000000C)
  #define MCHBAR_CH1_CR_SC_GS_CFG_CMD_stretch_MIN                      (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_CMD_stretch_MAX                      (3) // 0x00000003
  #define MCHBAR_CH1_CR_SC_GS_CFG_CMD_stretch_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_CMD_stretch_HSH                      (0x0202441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_N_to_1_ratio_OFF                     ( 4)
  #define MCHBAR_CH1_CR_SC_GS_CFG_N_to_1_ratio_WID                     ( 3)
  #define MCHBAR_CH1_CR_SC_GS_CFG_N_to_1_ratio_MSK                     (0x00000070)
  #define MCHBAR_CH1_CR_SC_GS_CFG_N_to_1_ratio_MIN                     (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_N_to_1_ratio_MAX                     (7) // 0x00000007
  #define MCHBAR_CH1_CR_SC_GS_CFG_N_to_1_ratio_DEF                     (0x00000001)
  #define MCHBAR_CH1_CR_SC_GS_CFG_N_to_1_ratio_HSH                     (0x0304441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_Address_mirror_OFF                   ( 8)
  #define MCHBAR_CH1_CR_SC_GS_CFG_Address_mirror_WID                   ( 2)
  #define MCHBAR_CH1_CR_SC_GS_CFG_Address_mirror_MSK                   (0x00000300)
  #define MCHBAR_CH1_CR_SC_GS_CFG_Address_mirror_MIN                   (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_Address_mirror_MAX                   (3) // 0x00000003
  #define MCHBAR_CH1_CR_SC_GS_CFG_Address_mirror_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_Address_mirror_HSH                   (0x0208441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_x8_device_OFF                        (10)
  #define MCHBAR_CH1_CR_SC_GS_CFG_x8_device_WID                        ( 2)
  #define MCHBAR_CH1_CR_SC_GS_CFG_x8_device_MSK                        (0x00000C00)
  #define MCHBAR_CH1_CR_SC_GS_CFG_x8_device_MIN                        (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_x8_device_MAX                        (3) // 0x00000003
  #define MCHBAR_CH1_CR_SC_GS_CFG_x8_device_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_x8_device_HSH                        (0x020A441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_tCPDED_OFF                           (12)
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCPDED_WID                           ( 3)
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCPDED_MSK                           (0x00007000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCPDED_MIN                           (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCPDED_MAX                           (7) // 0x00000007
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCPDED_DEF                           (0x00000001)
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCPDED_HSH                           (0x030C441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_OFF                  (15)
  #define MCHBAR_CH1_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_WID                  ( 1)
  #define MCHBAR_CH1_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_MSK                  (0x00008000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_MIN                  (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_MAX                  (1) // 0x00000001
  #define MCHBAR_CH1_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_HSH                  (0x010F441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_on_command_OFF                 (16)
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_on_command_WID                 ( 4)
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_on_command_MSK                 (0x000F0000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_on_command_MIN                 (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_on_command_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_on_command_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_on_command_HSH                 (0x0410441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_delay_OFF                      (20)
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_delay_WID                      ( 3)
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_delay_MSK                      (0x00700000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_delay_MIN                      (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_delay_MAX                      (7) // 0x00000007
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_delay_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_reset_delay_HSH                      (0x0314441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_cmd_3st_OFF                          (23)
  #define MCHBAR_CH1_CR_SC_GS_CFG_cmd_3st_WID                          ( 1)
  #define MCHBAR_CH1_CR_SC_GS_CFG_cmd_3st_MSK                          (0x00800000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_cmd_3st_MIN                          (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_cmd_3st_MAX                          (1) // 0x00000001
  #define MCHBAR_CH1_CR_SC_GS_CFG_cmd_3st_DEF                          (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_cmd_3st_HSH                          (0x0117441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_ck_to_cke_OFF                        (24)
  #define MCHBAR_CH1_CR_SC_GS_CFG_ck_to_cke_WID                        ( 3)
  #define MCHBAR_CH1_CR_SC_GS_CFG_ck_to_cke_MSK                        (0x07000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_ck_to_cke_MIN                        (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_ck_to_cke_MAX                        (7) // 0x00000007
  #define MCHBAR_CH1_CR_SC_GS_CFG_ck_to_cke_DEF                        (0x00000002)
  #define MCHBAR_CH1_CR_SC_GS_CFG_ck_to_cke_HSH                        (0x0318441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_enable_odt_matrix_OFF                (27)
  #define MCHBAR_CH1_CR_SC_GS_CFG_enable_odt_matrix_WID                ( 1)
  #define MCHBAR_CH1_CR_SC_GS_CFG_enable_odt_matrix_MSK                (0x08000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_enable_odt_matrix_MIN                (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_enable_odt_matrix_MAX                (1) // 0x00000001
  #define MCHBAR_CH1_CR_SC_GS_CFG_enable_odt_matrix_DEF                (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_enable_odt_matrix_HSH                (0x011B441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_ddr_probeless_low_frequency_OFF      (28)
  #define MCHBAR_CH1_CR_SC_GS_CFG_ddr_probeless_low_frequency_WID      ( 1)
  #define MCHBAR_CH1_CR_SC_GS_CFG_ddr_probeless_low_frequency_MSK      (0x10000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_ddr_probeless_low_frequency_MIN      (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_ddr_probeless_low_frequency_MAX      (1) // 0x00000001
  #define MCHBAR_CH1_CR_SC_GS_CFG_ddr_probeless_low_frequency_DEF      (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_ddr_probeless_low_frequency_HSH      (0x011C441C)

  #define MCHBAR_CH1_CR_SC_GS_CFG_tCAL_OFF                             (29)
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCAL_WID                             ( 3)
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCAL_MSK                             (0xE0000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCAL_MIN                             (0)
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCAL_MAX                             (7) // 0x00000007
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCAL_DEF                             (0x00000000)
  #define MCHBAR_CH1_CR_SC_GS_CFG_tCAL_HSH                             (0x031D441C)

#define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_REG                         (0x00004420)

  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_OFF        ( 0)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_WID        ( 7)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MSK        (0x0000007F)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MIN        (0)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MAX        (127) // 0x0000007F
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_DEF        (0x00000019)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_HSH        (0x07004420)

  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_OFF        ( 8)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_WID        ( 7)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MSK        (0x00007F00)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MIN        (0)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MAX        (127) // 0x0000007F
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_DEF        (0x00000019)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_HSH        (0x07084420)

  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_OFF        (16)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_WID        ( 7)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MSK        (0x007F0000)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MIN        (0)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MAX        (127) // 0x0000007F
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_DEF        (0x00000019)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_HSH        (0x07104420)

  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_OFF        (24)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_WID        ( 7)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MSK        (0x7F000000)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MIN        (0)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MAX        (127) // 0x0000007F
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_DEF        (0x00000019)
  #define MCHBAR_CH1_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_HSH        (0x07184420)

#define MCHBAR_CH1_CR_SC_IO_LATENCY_REG                                (0x00004424)

  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_0_flyby_OFF                 ( 0)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_0_flyby_WID                 ( 4)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_0_flyby_MSK                 (0x0000000F)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_0_flyby_MIN                 (0)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_0_flyby_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_0_flyby_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_0_flyby_HSH                 (0x04004424)

  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_1_flyby_OFF                 ( 4)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_1_flyby_WID                 ( 4)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_1_flyby_MSK                 (0x000000F0)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_1_flyby_MIN                 (0)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_1_flyby_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_1_flyby_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_1_flyby_HSH                 (0x04044424)

  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_2_flyby_OFF                 ( 8)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_2_flyby_WID                 ( 4)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_2_flyby_MSK                 (0x00000F00)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_2_flyby_MIN                 (0)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_2_flyby_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_2_flyby_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_2_flyby_HSH                 (0x04084424)

  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_3_flyby_OFF                 (12)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_3_flyby_WID                 ( 4)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_3_flyby_MSK                 (0x0000F000)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_3_flyby_MIN                 (0)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_3_flyby_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_3_flyby_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_Rank_3_flyby_HSH                 (0x040C4424)

  #define MCHBAR_CH1_CR_SC_IO_LATENCY_IO_Latency_offset_OFF            (16)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_IO_Latency_offset_WID            ( 7)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_IO_Latency_offset_MSK            (0x007F0000)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_IO_Latency_offset_MIN            (0)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_IO_Latency_offset_MAX            (127) // 0x0000007F
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_IO_Latency_offset_DEF            (0x00000015)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_IO_Latency_offset_HSH            (0x07104424)

  #define MCHBAR_CH1_CR_SC_IO_LATENCY_RFR_delay_OFF                    (24)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_RFR_delay_WID                    ( 7)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_RFR_delay_MSK                    (0x7F000000)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_RFR_delay_MIN                    (0)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_RFR_delay_MAX                    (127) // 0x0000007F
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_RFR_delay_DEF                    (0x0000000E)
  #define MCHBAR_CH1_CR_SC_IO_LATENCY_RFR_delay_HSH                    (0x07184424)

#define MCHBAR_CH1_CR_SCHED_CBIT_REG                                   (0x00004428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_cas_OFF                     ( 0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_cas_WID                     ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_cas_MSK                     (0x00000001)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_cas_MIN                     (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_cas_MAX                     (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_cas_DEF                     (0x00000001)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_cas_HSH                     (0x01004428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_cas_OFF                  ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_cas_WID                  ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_cas_MSK                  (0x00000002)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_cas_MIN                  (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_cas_MAX                  (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_cas_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_cas_HSH                  (0x01014428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ras_OFF                     ( 2)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ras_WID                     ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ras_MSK                     (0x00000004)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ras_MIN                     (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ras_MAX                     (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ras_DEF                     (0x00000001)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ras_HSH                     (0x01024428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_ras_OFF                  ( 3)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_ras_WID                  ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_ras_MSK                  (0x00000008)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_ras_MIN                  (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_ras_MAX                  (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_ras_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_is_ras_HSH                  (0x01034428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_2c_byp_OFF                      ( 4)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_2c_byp_WID                      ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_2c_byp_MSK                      (0x00000010)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_2c_byp_MIN                      (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_2c_byp_MAX                      (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_2c_byp_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_2c_byp_HSH                      (0x01044428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_deprd_opt_OFF                   ( 5)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_deprd_opt_WID                   ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_deprd_opt_MSK                   (0x00000020)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_deprd_opt_MIN                   (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_deprd_opt_MAX                   (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_deprd_opt_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_deprd_opt_HSH                   (0x01054428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_pt_it_OFF                       ( 6)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_pt_it_WID                       ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_pt_it_MSK                       (0x00000040)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_pt_it_MIN                       (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_pt_it_MAX                       (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_pt_it_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_pt_it_HSH                       (0x01064428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_ring_OFF                  ( 7)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_ring_WID                  ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_ring_MSK                  (0x00000080)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_ring_MIN                  (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_ring_MAX                  (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_ring_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_ring_HSH                  (0x01074428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_sa_OFF                    ( 8)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_sa_WID                    ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_sa_MSK                    (0x00000100)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_sa_MIN                    (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_sa_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_sa_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_prcnt_sa_HSH                    (0x01084428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_ph_OFF                     ( 9)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_ph_WID                     ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_ph_MSK                     (0x00000200)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_ph_MIN                     (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_ph_MAX                     (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_ph_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_ph_HSH                     (0x01094428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pe_OFF                     (10)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pe_WID                     ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pe_MSK                     (0x00000400)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pe_MIN                     (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pe_MAX                     (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pe_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pe_HSH                     (0x010A4428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pm_OFF                     (11)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pm_WID                     ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pm_MSK                     (0x00000800)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pm_MIN                     (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pm_MAX                     (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pm_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_blkr_pm_HSH                     (0x010B4428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_odt_OFF                         (12)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_odt_WID                         ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_odt_MSK                         (0x00001000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_odt_MIN                         (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_odt_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_odt_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_odt_HSH                         (0x010C4428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_OE_alw_off_OFF                      (13)
  #define MCHBAR_CH1_CR_SCHED_CBIT_OE_alw_off_WID                      ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_OE_alw_off_MSK                      (0x00002000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_OE_alw_off_MIN                      (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_OE_alw_off_MAX                      (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_OE_alw_off_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_OE_alw_off_HSH                      (0x010D4428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_block_rpq_OFF                       (14)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_rpq_WID                       ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_rpq_MSK                       (0x00004000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_rpq_MIN                       (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_rpq_MAX                       (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_rpq_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_rpq_HSH                       (0x010E4428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_block_ipq_OFF                       (15)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_ipq_WID                       ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_ipq_MSK                       (0x00008000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_ipq_MIN                       (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_ipq_MAX                       (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_ipq_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_ipq_HSH                       (0x010F4428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_block_wpq_OFF                       (16)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_wpq_WID                       ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_wpq_MSK                       (0x00010000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_wpq_MIN                       (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_wpq_MAX                       (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_wpq_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_block_wpq_HSH                       (0x01104428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_zq_OFF                          (17)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_zq_WID                          ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_zq_MSK                          (0x00020000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_zq_MIN                          (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_zq_MAX                          (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_zq_DEF                          (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_zq_HSH                          (0x01114428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_tt_OFF                          (18)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_tt_WID                          ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_tt_MSK                          (0x00040000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_tt_MIN                          (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_tt_MAX                          (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_tt_DEF                          (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_tt_HSH                          (0x01124428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ref_OFF                     (19)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ref_WID                     ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ref_MSK                     (0x00080000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ref_MIN                     (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ref_MAX                     (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ref_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_opp_ref_HSH                     (0x01134428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_long_zq_OFF                         (20)
  #define MCHBAR_CH1_CR_SCHED_CBIT_long_zq_WID                         ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_long_zq_MSK                         (0x00100000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_long_zq_MIN                         (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_long_zq_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_long_zq_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_long_zq_HSH                         (0x01144428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_srx_zq_OFF                      (21)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_srx_zq_WID                      ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_srx_zq_MSK                      (0x00200000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_srx_zq_MIN                      (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_srx_zq_MAX                      (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_srx_zq_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_srx_zq_HSH                      (0x01154428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_serialize_zq_OFF                    (22)
  #define MCHBAR_CH1_CR_SCHED_CBIT_serialize_zq_WID                    ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_serialize_zq_MSK                    (0x00400000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_serialize_zq_MIN                    (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_serialize_zq_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_serialize_zq_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_serialize_zq_HSH                    (0x01164428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_zq_fast_exec_OFF                    (23)
  #define MCHBAR_CH1_CR_SCHED_CBIT_zq_fast_exec_WID                    ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_zq_fast_exec_MSK                    (0x00800000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_zq_fast_exec_MIN                    (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_zq_fast_exec_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_zq_fast_exec_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_zq_fast_exec_HSH                    (0x01174428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_DriveNop_OFF                    (24)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_DriveNop_WID                    ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_DriveNop_MSK                    (0x01000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_DriveNop_MIN                    (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_DriveNop_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_DriveNop_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_DriveNop_HSH                    (0x01184428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_idle_preempt_OFF                (25)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_idle_preempt_WID                ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_idle_preempt_MSK                (0x02000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_idle_preempt_MIN                (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_idle_preempt_MAX                (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_idle_preempt_DEF                (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_idle_preempt_HSH                (0x01194428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_spare_OFF                           (26)
  #define MCHBAR_CH1_CR_SCHED_CBIT_spare_WID                           ( 4)
  #define MCHBAR_CH1_CR_SCHED_CBIT_spare_MSK                           (0x3C000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_spare_MIN                           (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_spare_MAX                           (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SCHED_CBIT_spare_DEF                           (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_spare_HSH                           (0x041A4428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_OFF               (30)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_WID               ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_MSK               (0x40000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_MIN               (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_MAX               (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_5cyc_read_gap_HSH               (0x011E4428)

  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_clk_gate_OFF                    (31)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_clk_gate_WID                    ( 1)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_clk_gate_MSK                    (0x80000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_clk_gate_MIN                    (0)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_clk_gate_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_clk_gate_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_CBIT_dis_clk_gate_HSH                    (0x011F4428)

#define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_REG                            (0x0000442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_OFF              ( 0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_WID              ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MSK              (0x00000001)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MIN              (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MAX              (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_DEF              (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_srx_mr4_HSH              (0x0100442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_OFF          ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_WID          ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MSK          (0x00000002)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MIN          (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MAX          (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ck_tristate_HSH          (0x0101442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_OFF      ( 2)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_WID      ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MSK      (0x00000004)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MIN      (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MAX      (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_DEF      (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_HSH      (0x0102442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_OFF           ( 3)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_WID           ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_MSK           (0x00000008)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_MIN           (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_MAX           (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_bus_retain_HSH           (0x0103442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_OFF            ( 4)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_WID            ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_MSK            (0x00000010)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_MIN            (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_MAX            (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_DEF            (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_async_odt_HSH            (0x0104442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_OFF            ( 5)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_WID            ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MSK            (0x00000020)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MIN            (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MAX            (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_DEF            (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_reset_HSH            (0x0105442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_OFF      ( 6)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_WID      ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_MSK      (0x00000040)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_MIN      (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_MAX      (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_DEF      (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_HSH      (0x0106442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_OFF          ( 7)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_WID          ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MSK          (0x00000080)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MIN          (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MAX          (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_HSH          (0x0107442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_OFF   ( 8)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_WID   ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MSK   (0x00000100)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MIN   (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MAX   (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_HSH   (0x0108442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_OFF     ( 9)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_WID     ( 1)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MSK     (0x00000200)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MIN     (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MAX     (1) // 0x00000001
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_DEF     (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_HSH     (0x0109442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_echo_mask_OFF                (10)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_echo_mask_WID                ( 6)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_echo_mask_MSK                (0x0000FC00)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_echo_mask_MIN                (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_echo_mask_MAX                (63) // 0x0000003F
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_echo_mask_DEF                (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_echo_mask_HSH                (0x060A442C)

  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_spare_OFF                    (16)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_spare_WID                    (16)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_spare_MSK                    (0xFFFF0000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_spare_MIN                    (0)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_spare_MAX                    (65535) // 0x0000FFFF
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_spare_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_SCHED_SECOND_CBIT_spare_HSH                    (0x1010442C)

#define MCHBAR_CH1_CR_DFT_MISC_REG                                     (0x00004430)

  #define MCHBAR_CH1_CR_DFT_MISC_WDAR_OFF                              ( 0)
  #define MCHBAR_CH1_CR_DFT_MISC_WDAR_WID                              ( 1)
  #define MCHBAR_CH1_CR_DFT_MISC_WDAR_MSK                              (0x00000001)
  #define MCHBAR_CH1_CR_DFT_MISC_WDAR_MIN                              (0)
  #define MCHBAR_CH1_CR_DFT_MISC_WDAR_MAX                              (1) // 0x00000001
  #define MCHBAR_CH1_CR_DFT_MISC_WDAR_DEF                              (0x00000000)
  #define MCHBAR_CH1_CR_DFT_MISC_WDAR_HSH                              (0x01004430)

  #define MCHBAR_CH1_CR_DFT_MISC_WDB_Block_En_OFF                      ( 1)
  #define MCHBAR_CH1_CR_DFT_MISC_WDB_Block_En_WID                      ( 1)
  #define MCHBAR_CH1_CR_DFT_MISC_WDB_Block_En_MSK                      (0x00000002)
  #define MCHBAR_CH1_CR_DFT_MISC_WDB_Block_En_MIN                      (0)
  #define MCHBAR_CH1_CR_DFT_MISC_WDB_Block_En_MAX                      (1) // 0x00000001
  #define MCHBAR_CH1_CR_DFT_MISC_WDB_Block_En_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_DFT_MISC_WDB_Block_En_HSH                      (0x01014430)

  #define MCHBAR_CH1_CR_DFT_MISC_force_rcv_en_OFF                      ( 4)
  #define MCHBAR_CH1_CR_DFT_MISC_force_rcv_en_WID                      ( 1)
  #define MCHBAR_CH1_CR_DFT_MISC_force_rcv_en_MSK                      (0x00000010)
  #define MCHBAR_CH1_CR_DFT_MISC_force_rcv_en_MIN                      (0)
  #define MCHBAR_CH1_CR_DFT_MISC_force_rcv_en_MAX                      (1) // 0x00000001
  #define MCHBAR_CH1_CR_DFT_MISC_force_rcv_en_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_DFT_MISC_force_rcv_en_HSH                      (0x01044430)

  #define MCHBAR_CH1_CR_DFT_MISC_DDR_QUAL_OFF                          ( 8)
  #define MCHBAR_CH1_CR_DFT_MISC_DDR_QUAL_WID                          ( 2)
  #define MCHBAR_CH1_CR_DFT_MISC_DDR_QUAL_MSK                          (0x00000300)
  #define MCHBAR_CH1_CR_DFT_MISC_DDR_QUAL_MIN                          (0)
  #define MCHBAR_CH1_CR_DFT_MISC_DDR_QUAL_MAX                          (3) // 0x00000003
  #define MCHBAR_CH1_CR_DFT_MISC_DDR_QUAL_DEF                          (0x00000000)
  #define MCHBAR_CH1_CR_DFT_MISC_DDR_QUAL_HSH                          (0x02084430)

  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Delay_OFF                        (10)
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Delay_WID                        ( 5)
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Delay_MSK                        (0x00007C00)
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Delay_MIN                        (0)
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Delay_MAX                        (31) // 0x0000001F
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Delay_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Delay_HSH                        (0x050A4430)

  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Length_OFF                       (15)
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Length_WID                       ( 2)
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Length_MSK                       (0x00018000)
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Length_MIN                       (0)
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Length_MAX                       (3) // 0x00000003
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Length_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_DFT_MISC_QUAL_Length_HSH                       (0x020F4430)

  #define MCHBAR_CH1_CR_DFT_MISC_dft_block_enable_OFF                  (17)
  #define MCHBAR_CH1_CR_DFT_MISC_dft_block_enable_WID                  ( 1)
  #define MCHBAR_CH1_CR_DFT_MISC_dft_block_enable_MSK                  (0x00020000)
  #define MCHBAR_CH1_CR_DFT_MISC_dft_block_enable_MIN                  (0)
  #define MCHBAR_CH1_CR_DFT_MISC_dft_block_enable_MAX                  (1) // 0x00000001
  #define MCHBAR_CH1_CR_DFT_MISC_dft_block_enable_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_DFT_MISC_dft_block_enable_HSH                  (0x01114430)

  #define MCHBAR_CH1_CR_DFT_MISC_Stretch_mode_OFF                      (24)
  #define MCHBAR_CH1_CR_DFT_MISC_Stretch_mode_WID                      ( 2)
  #define MCHBAR_CH1_CR_DFT_MISC_Stretch_mode_MSK                      (0x03000000)
  #define MCHBAR_CH1_CR_DFT_MISC_Stretch_mode_MIN                      (0)
  #define MCHBAR_CH1_CR_DFT_MISC_Stretch_mode_MAX                      (3) // 0x00000003
  #define MCHBAR_CH1_CR_DFT_MISC_Stretch_mode_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_DFT_MISC_Stretch_mode_HSH                      (0x02184430)

  #define MCHBAR_CH1_CR_DFT_MISC_STF_OFF                               (26)
  #define MCHBAR_CH1_CR_DFT_MISC_STF_WID                               ( 3)
  #define MCHBAR_CH1_CR_DFT_MISC_STF_MSK                               (0x1C000000)
  #define MCHBAR_CH1_CR_DFT_MISC_STF_MIN                               (0)
  #define MCHBAR_CH1_CR_DFT_MISC_STF_MAX                               (7) // 0x00000007
  #define MCHBAR_CH1_CR_DFT_MISC_STF_DEF                               (0x00000000)
  #define MCHBAR_CH1_CR_DFT_MISC_STF_HSH                               (0x031A4430)

#define MCHBAR_CH1_CR_ECC_DFT_REG                                      (0x00004434)

  #define MCHBAR_CH1_CR_ECC_DFT_ECC_Inject_OFF                         ( 0)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_Inject_WID                         ( 3)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_Inject_MSK                         (0x00000007)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_Inject_MIN                         (0)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_Inject_MAX                         (7) // 0x00000007
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_Inject_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_Inject_HSH                         (0x03004434)

  #define MCHBAR_CH1_CR_ECC_DFT_ECC_correction_disable_OFF             ( 4)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_correction_disable_WID             ( 1)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_correction_disable_MSK             (0x00000010)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_correction_disable_MIN             (0)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_correction_disable_MAX             (1) // 0x00000001
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_correction_disable_DEF             (0x00000000)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_correction_disable_HSH             (0x01044434)

  #define MCHBAR_CH1_CR_ECC_DFT_DIS_MCA_LOG_OFF                        ( 8)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_MCA_LOG_WID                        ( 1)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_MCA_LOG_MSK                        (0x00000100)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_MCA_LOG_MIN                        (0)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_MCA_LOG_MAX                        (1) // 0x00000001
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_MCA_LOG_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_MCA_LOG_HSH                        (0x01084434)

  #define MCHBAR_CH1_CR_ECC_DFT_DIS_PCH_EVENT_OFF                      ( 9)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_PCH_EVENT_WID                      ( 1)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_PCH_EVENT_MSK                      (0x00000200)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_PCH_EVENT_MIN                      (0)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_PCH_EVENT_MAX                      (1) // 0x00000001
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_PCH_EVENT_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_PCH_EVENT_HSH                      (0x01094434)

  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_POISON_OFF                     (10)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_POISON_WID                     ( 1)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_POISON_MSK                     (0x00000400)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_POISON_MIN                     (0)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_POISON_MAX                     (1) // 0x00000001
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_POISON_DEF                     (0x00000001)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_POISON_HSH                     (0x010A4434)

  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_ERROR_OFF                      (11)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_ERROR_WID                      ( 1)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_ERROR_MSK                      (0x00000800)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_ERROR_MIN                      (0)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_ERROR_MAX                      (1) // 0x00000001
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_ERROR_DEF                      (0x00000001)
  #define MCHBAR_CH1_CR_ECC_DFT_DIS_RCH_ERROR_HSH                      (0x010B4434)

  #define MCHBAR_CH1_CR_ECC_DFT_ECC_trigger_OFF                        (16)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_trigger_WID                        ( 2)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_trigger_MSK                        (0x00030000)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_trigger_MIN                        (0)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_trigger_MAX                        (3) // 0x00000003
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_trigger_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_ECC_DFT_ECC_trigger_HSH                        (0x02104434)

#define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_REG                             (0x00004438)

  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_Ring_OFF                      ( 0)
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_Ring_WID                      (10)
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_Ring_MSK                      (0x000003FF)
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_Ring_MIN                      (0)
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_Ring_MAX                      (1023) // 0x000003FF
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_Ring_DEF                      (0x00000040)
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_Ring_HSH                      (0x0A004438)

  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_SA_OFF                        (16)
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_SA_WID                        (10)
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_SA_MSK                        (0x03FF0000)
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_SA_MIN                        (0)
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_SA_MAX                        (1023) // 0x000003FF
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_SA_DEF                        (0x00000100)
  #define MCHBAR_CH1_CR_SC_PR_CNT_CONFIG_SA_HSH                        (0x0A104438)

#define MCHBAR_CH1_CR_SC_PCIT_REG                                      (0x0000443C)

  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_OFF                               ( 0)
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_WID                               ( 8)
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_MSK                               (0x000000FF)
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_MIN                               (0)
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_MAX                               (255) // 0x000000FF
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_DEF                               (0x00000040)
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_HSH                               (0x0800443C)

  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_GT_OFF                            (16)
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_GT_WID                            ( 8)
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_GT_MSK                            (0x00FF0000)
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_GT_MIN                            (0)
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_GT_MAX                            (255) // 0x000000FF
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_GT_DEF                            (0x00000000)
  #define MCHBAR_CH1_CR_SC_PCIT_PCIT_GT_HSH                            (0x0810443C)

#define MCHBAR_CH1_CR_PM_PDWN_CONFIG_REG                               (0x00004440)

  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_OFF           ( 0)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_WID           (12)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MSK           (0x00000FFF)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MIN           (0)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MAX           (4095) // 0x00000FFF
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PDWN_idle_counter_HSH           (0x0C004440)

  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_APD_OFF                         (12)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_APD_WID                         ( 1)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_APD_MSK                         (0x00001000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_APD_MIN                         (0)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_APD_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_APD_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_APD_HSH                         (0x010C4440)

  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PPD_OFF                         (13)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PPD_WID                         ( 1)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PPD_MSK                         (0x00002000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PPD_MIN                         (0)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PPD_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PPD_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_PPD_HSH                         (0x010D4440)

  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Slow_Exit_OFF                   (14)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Slow_Exit_WID                   ( 1)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Slow_Exit_MSK                   (0x00004000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Slow_Exit_MIN                   (0)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Slow_Exit_MAX                   (1) // 0x00000001
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Slow_Exit_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Slow_Exit_HSH                   (0x010E4440)

  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Global_PD_OFF                   (15)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Global_PD_WID                   ( 1)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Global_PD_MSK                   (0x00008000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Global_PD_MIN                   (0)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Global_PD_MAX                   (1) // 0x00000001
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Global_PD_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_Global_PD_HSH                   (0x010F4440)

  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_OFF             (16)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_WID             ( 8)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_MSK             (0x00FF0000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_MIN             (0)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_MAX             (255) // 0x000000FF
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_DEF             (0x00000000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_TT_idle_counter_HSH             (0x08104440)

  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_OFF                  (24)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_WID                  ( 1)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_MSK                  (0x01000000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_MIN                  (0)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_MAX                  (1) // 0x00000001
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_PM_PDWN_CONFIG_dis_cke_tt_HSH                  (0x01184440)

#define MCHBAR_CH1_CR_WMM_READ_CONFIG_REG                              (0x00004444)

  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_OFF                 ( 0)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_WID                 ( 1)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_MSK                 (0x00000001)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_MIN                 (0)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_MAX                 (1) // 0x00000001
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_Dis_Opp_rd_HSH                 (0x01004444)

  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_ACT_Enable_OFF                 ( 1)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_ACT_Enable_WID                 ( 1)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_ACT_Enable_MSK                 (0x00000002)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_ACT_Enable_MIN                 (0)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_ACT_Enable_MAX                 (1) // 0x00000001
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_ACT_Enable_DEF                 (0x00000001)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_ACT_Enable_HSH                 (0x01014444)

  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_PRE_Enable_OFF                 ( 2)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_PRE_Enable_WID                 ( 1)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_PRE_Enable_MSK                 (0x00000004)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_PRE_Enable_MIN                 (0)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_PRE_Enable_MAX                 (1) // 0x00000001
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_PRE_Enable_DEF                 (0x00000001)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_PRE_Enable_HSH                 (0x01024444)

  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_OFF                ( 3)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_WID                ( 4)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MSK                (0x00000078)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MIN                (0)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MAX                (15) // 0x0000000F
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_DEF                (0x00000008)
  #define MCHBAR_CH1_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_HSH                (0x04034444)

#define MCHBAR_CH1_CR_ECCERRLOG0_REG                                   (0x00004448)

  #define MCHBAR_CH1_CR_ECCERRLOG0_CERRSTS_OFF                         ( 0)
  #define MCHBAR_CH1_CR_ECCERRLOG0_CERRSTS_WID                         ( 1)
  #define MCHBAR_CH1_CR_ECCERRLOG0_CERRSTS_MSK                         (0x00000001)
  #define MCHBAR_CH1_CR_ECCERRLOG0_CERRSTS_MIN                         (0)
  #define MCHBAR_CH1_CR_ECCERRLOG0_CERRSTS_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_ECCERRLOG0_CERRSTS_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_ECCERRLOG0_CERRSTS_HSH                         (0x01004448)

  #define MCHBAR_CH1_CR_ECCERRLOG0_MERRSTS_OFF                         ( 1)
  #define MCHBAR_CH1_CR_ECCERRLOG0_MERRSTS_WID                         ( 1)
  #define MCHBAR_CH1_CR_ECCERRLOG0_MERRSTS_MSK                         (0x00000002)
  #define MCHBAR_CH1_CR_ECCERRLOG0_MERRSTS_MIN                         (0)
  #define MCHBAR_CH1_CR_ECCERRLOG0_MERRSTS_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_ECCERRLOG0_MERRSTS_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_ECCERRLOG0_MERRSTS_HSH                         (0x01014448)

  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRSYND_OFF                         (16)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRSYND_WID                         ( 8)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRSYND_MSK                         (0x00FF0000)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRSYND_MIN                         (0)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRSYND_MAX                         (255) // 0x000000FF
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRSYND_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRSYND_HSH                         (0x08104448)

  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRCHUNK_OFF                        (24)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRCHUNK_WID                        ( 3)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRCHUNK_MSK                        (0x07000000)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRCHUNK_MIN                        (0)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRCHUNK_MAX                        (7) // 0x00000007
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRCHUNK_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRCHUNK_HSH                        (0x03184448)

  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRRANK_OFF                         (27)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRRANK_WID                         ( 2)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRRANK_MSK                         (0x18000000)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRRANK_MIN                         (0)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRRANK_MAX                         (3) // 0x00000003
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRRANK_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRRANK_HSH                         (0x021B4448)

  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRBANK_OFF                         (29)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRBANK_WID                         ( 3)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRBANK_MSK                         (0xE0000000)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRBANK_MIN                         (0)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRBANK_MAX                         (7) // 0x00000007
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRBANK_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_ECCERRLOG0_ERRBANK_HSH                         (0x031D4448)

#define MCHBAR_CH1_CR_ECCERRLOG1_REG                                   (0x0000444C)

  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRROW_OFF                          ( 0)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRROW_WID                          (17)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRROW_MSK                          (0x0001FFFF)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRROW_MIN                          (0)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRROW_MAX                          (131071) // 0x0001FFFF
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRROW_DEF                          (0x00000000)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRROW_HSH                          (0x1100444C)

  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRCOL_OFF                          (17)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRCOL_WID                          (11)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRCOL_MSK                          (0x0FFE0000)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRCOL_MIN                          (0)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRCOL_MAX                          (2047) // 0x000007FF
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRCOL_DEF                          (0x00000000)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRCOL_HSH                          (0x0B11444C)

  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRBANKGROUP_OFF                    (28)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRBANKGROUP_WID                    ( 2)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRBANKGROUP_MSK                    (0x30000000)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRBANKGROUP_MIN                    (0)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRBANKGROUP_MAX                    (3) // 0x00000003
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRBANKGROUP_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_ECCERRLOG1_ERRBANKGROUP_HSH                    (0x021C444C)

#define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_REG                            (0x00004450)

  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_EN_CLK_OFF                   ( 0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_EN_CLK_WID                   ( 1)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_EN_CLK_MSK                   (0x00000001)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_EN_CLK_MIN                   (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_EN_CLK_MAX                   (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_EN_CLK_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_EN_CLK_HSH                   (0x01004450)

  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_OFF         ( 1)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_WID         ( 7)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_MSK         (0x000000FE)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_MIN         (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_MAX         (127) // 0x0000007F
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_HSH         (0x07014450)

  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_OFF               ( 8)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_WID               ( 1)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_MSK               (0x00000100)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_MIN               (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_MAX               (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_HSH               (0x01084450)

  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_OFF         ( 9)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_WID         ( 7)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_MSK         (0x0000FE00)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_MIN         (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_MAX         (127) // 0x0000007F
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_HSH         (0x07094450)

  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_OFF               (16)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_WID               ( 1)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_MSK               (0x00010000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_MIN               (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_MAX               (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_HSH               (0x01104450)

  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_PATGENMODE_OFF               (27)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_PATGENMODE_WID               ( 3)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_PATGENMODE_MSK               (0x38000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_PATGENMODE_MIN               (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_PATGENMODE_MAX               (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_PATGENMODE_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_PATGENMODE_HSH               (0x031B4450)

  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_VORANGE_OFF                  (31)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_VORANGE_WID                  ( 1)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_VORANGE_MSK                  (0x80000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_VORANGE_MIN                  (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_VORANGE_MAX                  (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_VORANGE_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCSCHEDS_VORANGE_HSH                  (0x011F4450)

#define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_REG                           (0x00004454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_OFF ( 0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_MSK (0x00000007)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_HSH (0x03004454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_OFF ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_MSK (0x00000008)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_HSH (0x01034454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_OFF ( 4)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_MSK (0x00000070)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_DEF (0x00000001)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_HSH (0x03044454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_OFF ( 7)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_MSK (0x00000080)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_HSH (0x01074454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_OFF ( 8)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_MSK (0x00000700)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_DEF (0x00000002)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_HSH (0x03084454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_OFF (11)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_MSK (0x00000800)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_HSH (0x010B4454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_OFF (12)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_MSK (0x00007000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_DEF (0x00000003)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_HSH (0x030C4454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_OFF (15)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_MSK (0x00008000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_HSH (0x010F4454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_OFF (16)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_MSK (0x00070000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_DEF (0x00000004)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_HSH (0x03104454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_OFF (19)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_MSK (0x00080000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_HSH (0x01134454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_OFF (20)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_MSK (0x00700000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_DEF (0x00000005)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_HSH (0x03144454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_OFF (23)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_MSK (0x00800000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_HSH (0x01174454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_OFF (24)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_MSK (0x07000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_DEF (0x00000006)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_HSH (0x03184454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_OFF (27)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_MSK (0x08000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_HSH (0x011B4454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_OFF (28)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_WID ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_MSK (0x70000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_DEF (0x00000007)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_HSH (0x031C4454)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_OFF (31)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_MSK (0x80000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_HSH (0x011F4454)

#define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_REG                      (0x00004458)

  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_OFF        ( 0)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_WID        (22)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MSK        (0x003FFFFF)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MIN        (0)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MAX        (4194303) // 0x003FFFFF
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_HSH        (0x16004458)

#define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_REG                      (0x0000445C)

  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_OFF        ( 0)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_WID        (10)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MSK        (0x000003FF)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MIN        (0)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MAX        (1023) // 0x000003FF
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_HSH        (0x0A00445C)

#define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_REG                      (0x00004460)

  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_OFF        ( 0)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_WID        (64)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MSK        (0xFFFFFFFFFFFFFFFFULL)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MIN        (0)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MAX        (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_HSH        (0x40004460)

#define MCHBAR_CH1_CR_SC_WDBWM_REG                                     (0x00004468)

  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_entry_wm_OFF                      ( 0)
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_entry_wm_WID                      ( 7)
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_entry_wm_MSK                      (0x0000007F)
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_entry_wm_MIN                      (0)
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_entry_wm_MAX                      (127) // 0x0000007F
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_entry_wm_DEF                      (0x00000038)
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_entry_wm_HSH                      (0x47004468)

  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_exit_wm_OFF                       ( 8)
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_exit_wm_WID                       ( 7)
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_exit_wm_MSK                       (0x00007F00)
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_exit_wm_MIN                       (0)
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_exit_wm_MAX                       (127) // 0x0000007F
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_exit_wm_DEF                       (0x00000030)
  #define MCHBAR_CH1_CR_SC_WDBWM_WMM_exit_wm_HSH                       (0x47084468)

  #define MCHBAR_CH1_CR_SC_WDBWM_WIM_wm_OFF                            (16)
  #define MCHBAR_CH1_CR_SC_WDBWM_WIM_wm_WID                            ( 7)
  #define MCHBAR_CH1_CR_SC_WDBWM_WIM_wm_MSK                            (0x007F0000)
  #define MCHBAR_CH1_CR_SC_WDBWM_WIM_wm_MIN                            (0)
  #define MCHBAR_CH1_CR_SC_WDBWM_WIM_wm_MAX                            (127) // 0x0000007F
  #define MCHBAR_CH1_CR_SC_WDBWM_WIM_wm_DEF                            (0x0000003C)
  #define MCHBAR_CH1_CR_SC_WDBWM_WIM_wm_HSH                            (0x47104468)

  #define MCHBAR_CH1_CR_SC_WDBWM_EDRAM_scrub_wm_OFF                    (24)
  #define MCHBAR_CH1_CR_SC_WDBWM_EDRAM_scrub_wm_WID                    ( 7)
  #define MCHBAR_CH1_CR_SC_WDBWM_EDRAM_scrub_wm_MSK                    (0x7F000000)
  #define MCHBAR_CH1_CR_SC_WDBWM_EDRAM_scrub_wm_MIN                    (0)
  #define MCHBAR_CH1_CR_SC_WDBWM_EDRAM_scrub_wm_MAX                    (127) // 0x0000007F
  #define MCHBAR_CH1_CR_SC_WDBWM_EDRAM_scrub_wm_DEF                    (0x00000038)
  #define MCHBAR_CH1_CR_SC_WDBWM_EDRAM_scrub_wm_HSH                    (0x47184468)

  #define MCHBAR_CH1_CR_SC_WDBWM_Read_CAS_count_OFF                    (32)
  #define MCHBAR_CH1_CR_SC_WDBWM_Read_CAS_count_WID                    ( 8)
  #define MCHBAR_CH1_CR_SC_WDBWM_Read_CAS_count_MSK                    (0x000000FF00000000ULL)
  #define MCHBAR_CH1_CR_SC_WDBWM_Read_CAS_count_MIN                    (0)
  #define MCHBAR_CH1_CR_SC_WDBWM_Read_CAS_count_MAX                    (255) // 0x000000FF
  #define MCHBAR_CH1_CR_SC_WDBWM_Read_CAS_count_DEF                    (0x00000040)
  #define MCHBAR_CH1_CR_SC_WDBWM_Read_CAS_count_HSH                    (0x48204468)

  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_OFF                   (40)
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_WID                   ( 8)
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_MSK                   (0x0000FF0000000000ULL)
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_MIN                   (0)
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_DEF                   (0x00000040)
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_HSH                   (0x48284468)

  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_OFF           (48)
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_WID           ( 8)
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_MSK           (0x00FF000000000000ULL)
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_MIN           (0)
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_MAX           (255) // 0x000000FF
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_DEF           (0x00000040)
  #define MCHBAR_CH1_CR_SC_WDBWM_Write_CAS_count_for_VC1_HSH           (0x48304468)

#define MCHBAR_CH1_CR_TC_ODT_REG                                       (0x00004470)

  #define MCHBAR_CH1_CR_TC_ODT_ODT_read_duration_OFF                   ( 0)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_read_duration_WID                   ( 3)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_read_duration_MSK                   (0x00000007)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_read_duration_MIN                   (0)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_read_duration_MAX                   (7) // 0x00000007
  #define MCHBAR_CH1_CR_TC_ODT_ODT_read_duration_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_read_duration_HSH                   (0x03004470)

  #define MCHBAR_CH1_CR_TC_ODT_ODT_Read_Delay_OFF                      ( 4)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Read_Delay_WID                      ( 3)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Read_Delay_MSK                      (0x00000070)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Read_Delay_MIN                      (0)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Read_Delay_MAX                      (7) // 0x00000007
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Read_Delay_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Read_Delay_HSH                      (0x03044470)

  #define MCHBAR_CH1_CR_TC_ODT_ODT_write_duration_OFF                  ( 8)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_write_duration_WID                  ( 3)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_write_duration_MSK                  (0x00000700)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_write_duration_MIN                  (0)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_write_duration_MAX                  (7) // 0x00000007
  #define MCHBAR_CH1_CR_TC_ODT_ODT_write_duration_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_write_duration_HSH                  (0x03084470)

  #define MCHBAR_CH1_CR_TC_ODT_ODT_Write_Delay_OFF                     (12)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Write_Delay_WID                     ( 3)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Write_Delay_MSK                     (0x00007000)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Write_Delay_MIN                     (0)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Write_Delay_MAX                     (7) // 0x00000007
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Write_Delay_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Write_Delay_HSH                     (0x030C4470)

  #define MCHBAR_CH1_CR_TC_ODT_Write_Early_ODT_OFF                     (15)
  #define MCHBAR_CH1_CR_TC_ODT_Write_Early_ODT_WID                     ( 1)
  #define MCHBAR_CH1_CR_TC_ODT_Write_Early_ODT_MSK                     (0x00008000)
  #define MCHBAR_CH1_CR_TC_ODT_Write_Early_ODT_MIN                     (0)
  #define MCHBAR_CH1_CR_TC_ODT_Write_Early_ODT_MAX                     (1) // 0x00000001
  #define MCHBAR_CH1_CR_TC_ODT_Write_Early_ODT_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_TC_ODT_Write_Early_ODT_HSH                     (0x010F4470)

  #define MCHBAR_CH1_CR_TC_ODT_tCL_OFF                                 (16)
  #define MCHBAR_CH1_CR_TC_ODT_tCL_WID                                 ( 5)
  #define MCHBAR_CH1_CR_TC_ODT_tCL_MSK                                 (0x001F0000)
  #define MCHBAR_CH1_CR_TC_ODT_tCL_MIN                                 (0)
  #define MCHBAR_CH1_CR_TC_ODT_tCL_MAX                                 (31) // 0x0000001F
  #define MCHBAR_CH1_CR_TC_ODT_tCL_DEF                                 (0x00000005)
  #define MCHBAR_CH1_CR_TC_ODT_tCL_HSH                                 (0x05104470)

  #define MCHBAR_CH1_CR_TC_ODT_tCWL_OFF                                (21)
  #define MCHBAR_CH1_CR_TC_ODT_tCWL_WID                                ( 5)
  #define MCHBAR_CH1_CR_TC_ODT_tCWL_MSK                                (0x03E00000)
  #define MCHBAR_CH1_CR_TC_ODT_tCWL_MIN                                (0)
  #define MCHBAR_CH1_CR_TC_ODT_tCWL_MAX                                (31) // 0x0000001F
  #define MCHBAR_CH1_CR_TC_ODT_tCWL_DEF                                (0x00000006)
  #define MCHBAR_CH1_CR_TC_ODT_tCWL_HSH                                (0x05154470)

  #define MCHBAR_CH1_CR_TC_ODT_tAONPD_OFF                              (26)
  #define MCHBAR_CH1_CR_TC_ODT_tAONPD_WID                              ( 5)
  #define MCHBAR_CH1_CR_TC_ODT_tAONPD_MSK                              (0x7C000000)
  #define MCHBAR_CH1_CR_TC_ODT_tAONPD_MIN                              (0)
  #define MCHBAR_CH1_CR_TC_ODT_tAONPD_MAX                              (31) // 0x0000001F
  #define MCHBAR_CH1_CR_TC_ODT_tAONPD_DEF                              (0x00000004)
  #define MCHBAR_CH1_CR_TC_ODT_tAONPD_HSH                              (0x051A4470)

  #define MCHBAR_CH1_CR_TC_ODT_ODT_Always_Rank0_OFF                    (31)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Always_Rank0_WID                    ( 1)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Always_Rank0_MSK                    (0x80000000)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Always_Rank0_MIN                    (0)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Always_Rank0_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Always_Rank0_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_TC_ODT_ODT_Always_Rank0_HSH                    (0x011F4470)

#define MCHBAR_CH1_CR_MCSCHEDS_SPARE_REG                               (0x00004478)

  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_OFF                    ( 0)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_WID                    ( 6)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_MSK                    (0x0000003F)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_MIN                    (0)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_MAX                    (63) // 0x0000003F
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_HSH                    (0x06004478)

  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_counter_OFF           ( 6)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_counter_WID           ( 4)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_counter_MSK           (0x000003C0)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_counter_MIN           (0)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_counter_MAX           (15) // 0x0000000F
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_counter_DEF           (0x00000008)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_counter_HSH           (0x04064478)

  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_disable_OFF           (10)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_disable_WID           ( 1)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_disable_MSK           (0x00000400)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_disable_MIN           (0)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_disable_MAX           (1) // 0x00000001
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_disable_DEF           (0x00000001)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cmd_delay_disable_HSH           (0x010A4478)

  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_counter_OFF           (11)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_counter_WID           ( 4)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_counter_MSK           (0x00007800)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_counter_MIN           (0)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_counter_MAX           (15) // 0x0000000F
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_counter_DEF           (0x00000008)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_counter_HSH           (0x040B4478)

  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_disable_OFF           (15)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_disable_WID           ( 1)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_disable_MSK           (0x00008000)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_disable_MIN           (0)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_disable_MAX           (1) // 0x00000001
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_disable_DEF           (0x00000001)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_cke_delay_disable_HSH           (0x010F4478)

  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_OFF                  (16)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_WID                  (16)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_MSK                  (0xFFFF0000)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_MIN                  (0)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_MAX                  (65535) // 0x0000FFFF
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_MCSCHEDS_SPARE_Spare_RW_V_HSH                  (0x10104478)

#define MCHBAR_CH1_CR_MC_MISR_REG                                      (0x0000447C)

  #define MCHBAR_CH1_CR_MC_MISR_shift_16_OFF                           ( 0)
  #define MCHBAR_CH1_CR_MC_MISR_shift_16_WID                           ( 1)
  #define MCHBAR_CH1_CR_MC_MISR_shift_16_MSK                           (0x00000001)
  #define MCHBAR_CH1_CR_MC_MISR_shift_16_MIN                           (0)
  #define MCHBAR_CH1_CR_MC_MISR_shift_16_MAX                           (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_MISR_shift_16_DEF                           (0x00000000)
  #define MCHBAR_CH1_CR_MC_MISR_shift_16_HSH                           (0x0100447C)

  #define MCHBAR_CH1_CR_MC_MISR_clken_pulse_mode_OFF                   ( 1)
  #define MCHBAR_CH1_CR_MC_MISR_clken_pulse_mode_WID                   ( 1)
  #define MCHBAR_CH1_CR_MC_MISR_clken_pulse_mode_MSK                   (0x00000002)
  #define MCHBAR_CH1_CR_MC_MISR_clken_pulse_mode_MIN                   (0)
  #define MCHBAR_CH1_CR_MC_MISR_clken_pulse_mode_MAX                   (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_MISR_clken_pulse_mode_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_MC_MISR_clken_pulse_mode_HSH                   (0x0101447C)

  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_mode_OFF                     ( 2)
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_mode_WID                     ( 1)
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_mode_MSK                     (0x00000004)
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_mode_MIN                     (0)
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_mode_MAX                     (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_mode_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_mode_HSH                     (0x0102447C)

  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_OFF                          ( 3)
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_WID                          ( 1)
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_MSK                          (0x00000008)
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_MIN                          (0)
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_MAX                          (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_DEF                          (0x00000000)
  #define MCHBAR_CH1_CR_MC_MISR_reg_clken_HSH                          (0x0103447C)

  #define MCHBAR_CH1_CR_MC_MISR_feedback_en_OFF                        ( 4)
  #define MCHBAR_CH1_CR_MC_MISR_feedback_en_WID                        ( 1)
  #define MCHBAR_CH1_CR_MC_MISR_feedback_en_MSK                        (0x00000010)
  #define MCHBAR_CH1_CR_MC_MISR_feedback_en_MIN                        (0)
  #define MCHBAR_CH1_CR_MC_MISR_feedback_en_MAX                        (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_MISR_feedback_en_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_MC_MISR_feedback_en_HSH                        (0x0104447C)

  #define MCHBAR_CH1_CR_MC_MISR_event_mode_OFF                         ( 5)
  #define MCHBAR_CH1_CR_MC_MISR_event_mode_WID                         ( 1)
  #define MCHBAR_CH1_CR_MC_MISR_event_mode_MSK                         (0x00000020)
  #define MCHBAR_CH1_CR_MC_MISR_event_mode_MIN                         (0)
  #define MCHBAR_CH1_CR_MC_MISR_event_mode_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_MISR_event_mode_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_MC_MISR_event_mode_HSH                         (0x0105447C)

  #define MCHBAR_CH1_CR_MC_MISR_lfsr_reset_OFF                         ( 6)
  #define MCHBAR_CH1_CR_MC_MISR_lfsr_reset_WID                         ( 1)
  #define MCHBAR_CH1_CR_MC_MISR_lfsr_reset_MSK                         (0x00000040)
  #define MCHBAR_CH1_CR_MC_MISR_lfsr_reset_MIN                         (0)
  #define MCHBAR_CH1_CR_MC_MISR_lfsr_reset_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_MISR_lfsr_reset_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_MC_MISR_lfsr_reset_HSH                         (0x0106447C)

  #define MCHBAR_CH1_CR_MC_MISR_sdo_en_OFF                             ( 7)
  #define MCHBAR_CH1_CR_MC_MISR_sdo_en_WID                             ( 1)
  #define MCHBAR_CH1_CR_MC_MISR_sdo_en_MSK                             (0x00000080)
  #define MCHBAR_CH1_CR_MC_MISR_sdo_en_MIN                             (0)
  #define MCHBAR_CH1_CR_MC_MISR_sdo_en_MAX                             (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_MISR_sdo_en_DEF                             (0x00000000)
  #define MCHBAR_CH1_CR_MC_MISR_sdo_en_HSH                             (0x0107447C)

  #define MCHBAR_CH1_CR_MC_MISR_cr_rd_data_OFF                         (16)
  #define MCHBAR_CH1_CR_MC_MISR_cr_rd_data_WID                         (16)
  #define MCHBAR_CH1_CR_MC_MISR_cr_rd_data_MSK                         (0xFFFF0000)
  #define MCHBAR_CH1_CR_MC_MISR_cr_rd_data_MIN                         (0)
  #define MCHBAR_CH1_CR_MC_MISR_cr_rd_data_MAX                         (65535) // 0x0000FFFF
  #define MCHBAR_CH1_CR_MC_MISR_cr_rd_data_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_MC_MISR_cr_rd_data_HSH                         (0x1010447C)

#define MCHBAR_CH1_CR_SC_ODT_MATRIX_REG                                (0x00004480)

  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_0_OFF                  ( 0)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_0_WID                  ( 4)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_0_MSK                  (0x0000000F)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_0_MIN                  (0)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_0_MAX                  (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_0_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_0_HSH                  (0x04004480)

  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_1_OFF                  ( 4)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_1_WID                  ( 4)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_1_MSK                  (0x000000F0)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_1_MIN                  (0)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_1_MAX                  (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_1_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_1_HSH                  (0x04044480)

  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_2_OFF                  ( 8)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_2_WID                  ( 4)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_2_MSK                  (0x00000F00)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_2_MIN                  (0)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_2_MAX                  (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_2_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_2_HSH                  (0x04084480)

  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_3_OFF                  (12)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_3_WID                  ( 4)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_3_MSK                  (0x0000F000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_3_MIN                  (0)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_3_MAX                  (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_3_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Read_Rank_3_HSH                  (0x040C4480)

  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_0_OFF                 (16)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_0_WID                 ( 4)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_0_MSK                 (0x000F0000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_0_MIN                 (0)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_0_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_0_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_0_HSH                 (0x04104480)

  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_1_OFF                 (20)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_1_WID                 ( 4)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_1_MSK                 (0x00F00000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_1_MIN                 (0)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_1_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_1_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_1_HSH                 (0x04144480)

  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_2_OFF                 (24)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_2_WID                 ( 4)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_2_MSK                 (0x0F000000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_2_MIN                 (0)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_2_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_2_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_2_HSH                 (0x04184480)

  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_3_OFF                 (28)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_3_WID                 ( 4)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_3_MSK                 (0xF0000000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_3_MIN                 (0)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_3_MAX                 (15) // 0x0000000F
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_3_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_SC_ODT_MATRIX_Write_Rank_3_HSH                 (0x041C4480)

#define MCHBAR_CH1_CR_DFT_BLOCK_REG                                    (0x00004484)

  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_block_cycles_OFF                 ( 0)
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_block_cycles_WID                 (16)
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_block_cycles_MSK                 (0x0000FFFF)
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_block_cycles_MIN                 (0)
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_block_cycles_MAX                 (65535) // 0x0000FFFF
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_block_cycles_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_block_cycles_HSH                 (0x10004484)

  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_nonblock_cycles_OFF              (16)
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_nonblock_cycles_WID              (16)
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_nonblock_cycles_MSK              (0xFFFF0000)
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_nonblock_cycles_MIN              (0)
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_nonblock_cycles_MAX              (65535) // 0x0000FFFF
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_nonblock_cycles_DEF              (0x00000000)
  #define MCHBAR_CH1_CR_DFT_BLOCK_dft_nonblock_cycles_HSH              (0x10104484)

#define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_REG                          (0x00004488)

  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_OFF        ( 0)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_WID        ( 3)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_MSK        (0x00000007)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_MIN        (0)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_MAX        (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_HSH        (0x03004488)

  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_OFF   ( 3)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_WID   ( 7)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_MSK   (0x000003F8)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_MIN   (0)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_MAX   (127) // 0x0000007F
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_HSH   (0x07034488)

  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_OFF        (10)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_WID        ( 3)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_MSK        (0x00001C00)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_MIN        (0)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_MAX        (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_HSH        (0x030A4488)

  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_OFF   (13)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_WID   ( 7)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_MSK   (0x000FE000)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_MIN   (0)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_MAX   (127) // 0x0000007F
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_HSH   (0x070D4488)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_REG                   (0x00004500)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_OFF    ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_WID    ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_MSK    (0x00000003)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_MAX    (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_DEF    (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_HSH    (0x02004500)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_OFF    ( 3)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_WID    ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_MSK    (0x00000018)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_MAX    (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_DEF    (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_HSH    (0x02034500)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_OFF    ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_WID    ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_MSK    (0x000000C0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_MAX    (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_DEF    (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_HSH    (0x02064500)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_OFF       ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_WID       ( 3)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_MSK       (0x00000700)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_MIN       (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_MAX       (7) // 0x00000007
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_DEF       (0x00000007)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_HSH       (0x03084500)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_OFF   (11)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_WID   ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_MSK   (0x00000800)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_MIN   (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_MAX   (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_HSH   (0x010B4500)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_OFF (14)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_MSK (0x00004000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_DEF (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_HSH (0x010E4500)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_OFF (15)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_MSK (0x00008000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_DEF (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_HSH (0x010F4500)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_OFF (16)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_WID ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_MSK (0x00FF0000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_MAX (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_HSH (0x08104500)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_OFF (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_WID ( 5)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_MSK (0x1F000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_MAX (31) // 0x0000001F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_HSH (0x05184500)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_OFF (31)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_MSK (0x80000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_HSH (0x011F4500)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_REG               (0x00004508)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_HSH (0x18004508)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_REG               (0x0000450C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_HSH (0x1800450C)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_REG               (0x00004510)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_HSH (0x18004510)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_REG               (0x00004514)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_HSH (0x18004514)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_REG               (0x00004518)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_HSH (0x18004518)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_REG               (0x0000451C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_HSH (0x1800451C)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_REG        (0x00004520)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_HSH (0x18004520)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_REG        (0x00004524)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_HSH (0x18004524)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_REG        (0x00004528)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_HSH (0x18004528)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_REG        (0x0000452C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_HSH (0x1800452C)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_REG        (0x00004530)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_HSH (0x18004530)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_REG        (0x00004534)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_HSH (0x18004534)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_REG                   (0x00004538)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_OFF   ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_WID   ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_MSK   (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_MIN   (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_MAX   (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_HSH   (0x01004538)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_OFF ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_MSK (0x00000002)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_HSH (0x01014538)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_OFF       ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_WID       ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_MSK       (0x0000FF00)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_MIN       (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_MAX       (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_DEF       (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_HSH       (0x08084538)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_OFF       (16)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_WID       ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_MSK       (0x00FF0000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_MIN       (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_MAX       (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_DEF       (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_HSH       (0x08104538)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_OFF       (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_WID       ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_MSK       (0xFF000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_MIN       (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_MAX       (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_DEF       (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_HSH       (0x08184538)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_REG         (0x0000453C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_MSK (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_HSH (0x0100453C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_OFF ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_MSK (0x00000002)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_HSH (0x0101453C)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_REG                          (0x00004544)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_OFF   ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_WID   ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_MSK   (0x000000FF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_MIN   (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_MAX   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_HSH   (0x08004544)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_OFF   (16)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_WID   ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_MSK   (0x000F0000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_MIN   (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_MAX   (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_HSH   (0x04104544)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_OFF    (20)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_WID    ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_MSK    (0x00100000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_MAX    (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_DEF    (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_HSH    (0x01144544)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_OFF      (30)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_WID      ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_MSK      (0x40000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_MIN      (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_MAX      (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_DEF      (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_HSH      (0x011E4544)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_OFF (31)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_MSK (0x80000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_HSH (0x011F4544)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_DATA_INV_REG                     (0x00004550)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_WID (64)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_MSK (0xFFFFFFFFFFFFFFFFULL)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_MAX (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_HSH (0x40004550)

#define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_REG                        (0x00004590)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_OFF         ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_WID         ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MSK         (0x0000000F)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MIN         (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MAX         (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_DEF         (0x0000000F)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_HSH         (0x04004590)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_OFF ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_MSK (0x00000100)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_HSH (0x01084590)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_OFF               (16)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_WID               ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MSK               (0x000F0000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MIN               (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MAX               (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_HSH               (0x04104590)

#define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_REG                        (0x00004594)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_OFF         ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_WID         ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MSK         (0x0000000F)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MIN         (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MAX         (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_DEF         (0x0000000F)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_HSH         (0x04004594)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_OFF               (16)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_WID               ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MSK               (0x000F0000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MIN               (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MAX               (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_HSH               (0x04104594)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_OFF     (31)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_WID     ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MSK     (0x80000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MIN     (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MAX     (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_DEF     (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_HSH     (0x011F4594)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_REG                        (0x00004598)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_MSK (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_HSH (0x01004598)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_OFF ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_MSK (0x00000002)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_HSH (0x01014598)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_OFF   ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_WID   ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_MSK   (0x0000003C)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_MIN   (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_MAX   (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_HSH   (0x04024598)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_OFF    ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_WID    ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_MSK    (0x000003C0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_MAX    (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_DEF    (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_HSH    (0x04064598)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_OFF (10)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_WID ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_MSK (0x00003C00)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_MAX (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_HSH (0x040A4598)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_OFF    (14)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_WID    ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_MSK    (0x0000C000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_MAX    (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_DEF    (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_HSH    (0x020E4598)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_OFF    (16)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_WID    ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_MSK    (0x00030000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_MAX    (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_DEF    (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_HSH    (0x02104598)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_OFF    (18)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_WID    ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_MSK    (0x000C0000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_MAX    (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_DEF    (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_HSH    (0x02124598)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_OFF    (20)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_WID    ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_MSK    (0x00F00000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_MAX    (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_DEF    (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_HSH    (0x04144598)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_OFF (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_WID ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_MSK (0x0F000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_MAX (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_HSH (0x04184598)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_REG                         (0x0000459C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_OFF               ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_WID               ( 3)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_MSK               (0x00000007)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_MIN               (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_MAX               (7) // 0x00000007
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_DEF               (0x00000002)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_HSH               (0x0300459C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_OFF         ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_WID         ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_MSK         (0x00000080)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_MIN         (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_MAX         (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_HSH         (0x0107459C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_OFF ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_WID ( 3)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_MSK (0x00000700)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_HSH (0x0308459C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_OFF  (16)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_WID  ( 3)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_MSK  (0x00070000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_MAX  (7) // 0x00000007
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_DEF  (0x00000007)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_HSH  (0x0310459C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_OFF (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_WID ( 3)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_MSK (0x07000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_HSH (0x0318459C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_OFF        (28)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_WID        ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_MSK        (0x10000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_MIN        (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_MAX        (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_DEF        (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_HSH        (0x011C459C)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_OFF              (29)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_WID              ( 3)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_MSK              (0xE0000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_MIN              (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_MAX              (7) // 0x00000007
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_DEF              (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_HSH              (0x031D459C)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_REG                    (0x000045A0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_OFF     ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_WID     ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_MSK     (0x00000003)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_MIN     (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_MAX     (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_DEF     (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_HSH     (0x020045A0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_OFF     ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_WID     ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_MSK     (0x00000030)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_MIN     (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_MAX     (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_DEF     (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_HSH     (0x020445A0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_OFF     ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_WID     ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_MSK     (0x00000300)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_MIN     (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_MAX     (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_DEF     (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_HSH     (0x020845A0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_OFF (16)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_WID ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_MSK (0x00030000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_MAX (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_DEF (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_HSH (0x021045A0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_OFF (20)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_WID ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_MSK (0x00300000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_MAX (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_DEF (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_HSH (0x021445A0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_OFF (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_WID ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_MSK (0x03000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_MAX (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_DEF (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_HSH (0x021845A0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_OFF        (28)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_WID        ( 3)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_MSK        (0x70000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_MIN        (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_MAX        (7) // 0x00000007
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_DEF        (0x00000006)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_HSH        (0x031C45A0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_OFF    (31)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_WID    ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_MSK    (0x80000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_MAX    (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_DEF    (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_HSH    (0x011F45A0)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_0_REG                    (0x000045A4)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_OFF   ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_WID   (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_MSK   (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_MIN   (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_MAX   (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_HSH   (0x180045A4)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_1_REG                    (0x000045A8)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_OFF   ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_WID   (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_MSK   (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_MIN   (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_MAX   (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_HSH   (0x180045A8)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_2_REG                    (0x000045AC)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_OFF   ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_WID   (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_MSK   (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_MIN   (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_MAX   (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_DEF   (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_HSH   (0x180045AC)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_REG                (0x000045B0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_HSH (0x180045B0)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_REG                (0x000045B4)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_HSH (0x180045B4)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_REG                (0x000045B8)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_WID (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_HSH (0x180045B8)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_REG                  (0x000045BC)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_WID  ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_MSK  (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_MAX  (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_HSH  (0x010045BC)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_OFF ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_MSK (0x00000002)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_HSH (0x010145BC)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_OFF      ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_WID      ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_MSK      (0x0000FF00)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_MIN      (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_MAX      (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_DEF      (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_HSH      (0x080845BC)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_OFF      (16)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_WID      ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_MSK      (0x00FF0000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_MIN      (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_MAX      (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_DEF      (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_HSH      (0x081045BC)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_OFF      (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_WID      ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_MSK      (0xFF000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_MIN      (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_MAX      (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_DEF      (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_HSH      (0x081845BC)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_REG               (0x000045C0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_WID ( 3)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_MSK (0x00000007)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_HSH (0x030045C0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_OFF ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_MSK (0x00000010)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_DEF (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_HSH (0x010445C0)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_REG                        (0x000045C8)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_OFF    ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_WID    (17)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_MSK    (0x0001FFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_MAX    (131071) // 0x0001FFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_DEF    (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_HSH    (0x510045C8)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_OFF       (24)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_WID       ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_MSK       (0x0F000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_MIN       (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_MAX       (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_DEF       (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_HSH       (0x441845C8)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_OFF         (32)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_WID         ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_MSK         (0x0000000F00000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_MIN         (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_MAX         (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_HSH         (0x442045C8)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_OFF    (40)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_WID    ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_MSK    (0x00000F0000000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_MAX    (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_DEF    (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_HSH    (0x442845C8)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_OFF        (48)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_WID        ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_MSK        (0x000F000000000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_MIN        (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_MAX        (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_HSH        (0x443045C8)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_OFF        (56)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_WID        ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_MSK        (0x0F00000000000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_MIN        (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_MAX        (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_HSH        (0x443845C8)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_OFF (63)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_MSK (0x8000000000000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_HSH (0x413F45C8)

#define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_REG         (0x000045D0)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_WID (32)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_MSK (0xFFFFFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_MAX (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_HSH (0x200045D0)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_REG                      (0x00004600)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_WID ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_MSK (0x0000003F)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_MAX (63) // 0x0000003F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_HSH (0x06004600)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_OFF ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_MSK (0x00000040)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_HSH (0x01064600)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_OFF  ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_WID  ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_MSK  (0x00003F00)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_MAX  (63) // 0x0000003F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_HSH  (0x06084600)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_OFF    (16)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_WID    ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_MSK    (0x003F0000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_MIN    (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_MAX    (63) // 0x0000003F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_DEF    (0x0000003F)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_HSH    (0x06104600)

#define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_REG                    (0x00004604)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_WID ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MSK (0x0000000F)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MAX (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_HSH (0x04004604)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_OFF ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MSK (0x00000100)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_HSH (0x01084604)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_OFF (31)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MSK (0x80000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_HSH (0x011F4604)

#define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_REG                         (0x00004608)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_OFF          ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_WID          ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MSK          (0x0000000F)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MIN          (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MAX          (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_HSH          (0x04004608)

  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_OFF          (31)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_WID          ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MSK          (0x80000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MIN          (0)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MAX          (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_HSH          (0x011F4608)

#define MCHBAR_CH1_CR_DDR_MR_PARAMS_REG                                (0x00004610)

  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_0_width_OFF                 ( 0)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_0_width_WID                 ( 2)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_0_width_MSK                 (0x00000003)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_0_width_MIN                 (0)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_0_width_MAX                 (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_0_width_DEF                 (0x00000001)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_0_width_HSH                 (0x02004610)

  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_1_width_OFF                 ( 2)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_1_width_WID                 ( 2)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_1_width_MSK                 (0x0000000C)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_1_width_MIN                 (0)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_1_width_MAX                 (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_1_width_DEF                 (0x00000001)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_1_width_HSH                 (0x02024610)

  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_2_width_OFF                 ( 4)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_2_width_WID                 ( 2)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_2_width_MSK                 (0x00000030)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_2_width_MIN                 (0)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_2_width_MAX                 (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_2_width_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_2_width_HSH                 (0x02044610)

  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_3_width_OFF                 ( 6)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_3_width_WID                 ( 2)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_3_width_MSK                 (0x000000C0)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_3_width_MIN                 (0)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_3_width_MAX                 (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_3_width_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_Rank_3_width_HSH                 (0x02064610)

  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_OFF                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_WID                   (16)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_MSK                   (0x00FFFF00)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_MAX                   (65535) // 0x0000FFFF
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_MR4_PERIOD_HSH                   (0x10084610)

  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_OFF           (24)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_WID           ( 1)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MSK           (0x01000000)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MIN           (0)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MAX           (1) // 0x00000001
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_DEF           (0x00000001)
  #define MCHBAR_CH1_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_HSH           (0x01184610)

#define MCHBAR_CH1_CR_DDR_MR_COMMAND_REG                               (0x00004614)

  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Address_OFF                     ( 0)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Address_WID                     ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Address_MSK                     (0x000000FF)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Address_MIN                     (0)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Address_MAX                     (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Address_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Address_HSH                     (0x08004614)

  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Data_OFF                        ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Data_WID                        ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Data_MSK                        (0x0000FF00)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Data_MIN                        (0)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Data_MAX                        (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Data_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Data_HSH                        (0x08084614)

  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Rank_OFF                        (16)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Rank_WID                        ( 2)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Rank_MSK                        (0x00030000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Rank_MIN                        (0)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Rank_MAX                        (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Rank_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Rank_HSH                        (0x02104614)

  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Command_OFF                     (18)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Command_WID                     ( 2)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Command_MSK                     (0x000C0000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Command_MIN                     (0)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Command_MAX                     (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Command_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Command_HSH                     (0x02124614)

  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DRAM_mask_OFF                   (20)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DRAM_mask_WID                   ( 9)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DRAM_mask_MSK                   (0x1FF00000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DRAM_mask_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DRAM_mask_MAX                   (511) // 0x000001FF
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DRAM_mask_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DRAM_mask_HSH                   (0x09144614)

  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Assume_idle_OFF                 (29)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Assume_idle_WID                 ( 1)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Assume_idle_MSK                 (0x20000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Assume_idle_MIN                 (0)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Assume_idle_MAX                 (1) // 0x00000001
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Assume_idle_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Assume_idle_HSH                 (0x011D4614)

  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DDR4_MA13_OFF                   (30)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DDR4_MA13_WID                   ( 1)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DDR4_MA13_MSK                   (0x40000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DDR4_MA13_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DDR4_MA13_MAX                   (1) // 0x00000001
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DDR4_MA13_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_DDR4_MA13_HSH                   (0x011E4614)

  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Busy_OFF                        (31)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Busy_WID                        ( 1)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Busy_MSK                        (0x80000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Busy_MIN                        (0)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Busy_MAX                        (1) // 0x00000001
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Busy_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_COMMAND_Busy_HSH                        (0x011F4614)

#define MCHBAR_CH1_CR_DDR_MR_RESULT_0_REG                              (0x00004618)

  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_0_OFF                   ( 0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_0_WID                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_0_MSK                   (0x000000FF)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_0_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_0_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_0_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_0_HSH                   (0x08004618)

  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_1_OFF                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_1_WID                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_1_MSK                   (0x0000FF00)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_1_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_1_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_1_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_1_HSH                   (0x08084618)

  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_2_OFF                   (16)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_2_WID                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_2_MSK                   (0x00FF0000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_2_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_2_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_2_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_2_HSH                   (0x08104618)

  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_3_OFF                   (24)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_3_WID                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_3_MSK                   (0xFF000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_3_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_3_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_3_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_0_Device_3_HSH                   (0x08184618)

#define MCHBAR_CH1_CR_DDR_MR_RESULT_1_REG                              (0x0000461C)

  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_4_OFF                   ( 0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_4_WID                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_4_MSK                   (0x000000FF)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_4_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_4_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_4_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_4_HSH                   (0x0800461C)

  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_5_OFF                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_5_WID                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_5_MSK                   (0x0000FF00)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_5_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_5_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_5_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_5_HSH                   (0x0808461C)

  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_6_OFF                   (16)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_6_WID                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_6_MSK                   (0x00FF0000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_6_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_6_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_6_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_6_HSH                   (0x0810461C)

  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_7_OFF                   (24)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_7_WID                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_7_MSK                   (0xFF000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_7_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_7_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_7_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_1_Device_7_HSH                   (0x0818461C)

#define MCHBAR_CH1_CR_DDR_MR_RESULT_2_REG                              (0x00004620)

  #define MCHBAR_CH1_CR_DDR_MR_RESULT_2_Device_8_OFF                   ( 0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_2_Device_8_WID                   ( 8)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_2_Device_8_MSK                   (0x000000FF)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_2_Device_8_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_2_Device_8_MAX                   (255) // 0x000000FF
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_2_Device_8_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR_MR_RESULT_2_Device_8_HSH                   (0x08004620)

#define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_REG                   (0x00004624)

  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_OFF          ( 0)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_WID          ( 3)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MSK          (0x00000007)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MIN          (0)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MAX          (7) // 0x00000007
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_DEF          (0x00000003)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_HSH          (0x03004624)

  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_OFF          ( 8)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_WID          ( 3)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MSK          (0x00000700)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MIN          (0)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MAX          (7) // 0x00000007
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_DEF          (0x00000003)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_HSH          (0x03084624)

  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_OFF          (16)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_WID          ( 3)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MSK          (0x00070000)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MIN          (0)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MAX          (7) // 0x00000007
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_DEF          (0x00000003)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_HSH          (0x03104624)

  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_OFF          (24)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_WID          ( 3)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MSK          (0x07000000)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MIN          (0)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MAX          (7) // 0x00000007
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_DEF          (0x00000003)
  #define MCHBAR_CH1_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_HSH          (0x03184624)

#define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_REG                    (0x00004628)

  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_OFF           ( 0)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MSK           (0x00000003)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_DEF           (0x00000001)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_HSH           (0x02004628)

  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_OFF           ( 8)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MSK           (0x00000300)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_DEF           (0x00000001)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_HSH           (0x02084628)

  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_OFF           (16)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MSK           (0x00030000)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_DEF           (0x00000001)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_HSH           (0x02104628)

  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_OFF           (24)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MSK           (0x03000000)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_DEF           (0x00000001)
  #define MCHBAR_CH1_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_HSH           (0x02184628)

#define MCHBAR_CH1_CR_DESWIZZLE_LOW_REG                                (0x00004630)

  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_0_OFF                        ( 0)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_0_WID                        ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_0_MSK                        (0x00000007)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_0_MIN                        (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_0_MAX                        (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_0_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_0_HSH                        (0x03004630)

  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_1_OFF                        ( 4)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_1_WID                        ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_1_MSK                        (0x00000070)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_1_MIN                        (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_1_MAX                        (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_1_DEF                        (0x00000001)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_1_HSH                        (0x03044630)

  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_2_OFF                        ( 8)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_2_WID                        ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_2_MSK                        (0x00000700)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_2_MIN                        (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_2_MAX                        (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_2_DEF                        (0x00000002)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_2_HSH                        (0x03084630)

  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_16_OFF                       (12)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_16_WID                       ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_16_MSK                       (0x00007000)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_16_MIN                       (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_16_MAX                       (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_16_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_16_HSH                       (0x030C4630)

  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_17_OFF                       (16)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_17_WID                       ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_17_MSK                       (0x00070000)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_17_MIN                       (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_17_MAX                       (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_17_DEF                       (0x00000001)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_17_HSH                       (0x03104630)

  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_18_OFF                       (20)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_18_WID                       ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_18_MSK                       (0x00700000)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_18_MIN                       (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_18_MAX                       (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_18_DEF                       (0x00000002)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Bit_18_HSH                       (0x03144630)

  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_0_OFF                       (24)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_0_WID                       ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_0_MSK                       (0x07000000)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_0_MIN                       (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_0_MAX                       (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_0_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_0_HSH                       (0x03184630)

  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_2_OFF                       (28)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_2_WID                       ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_2_MSK                       (0x70000000)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_2_MIN                       (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_2_MAX                       (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_2_DEF                       (0x00000002)
  #define MCHBAR_CH1_CR_DESWIZZLE_LOW_Byte_2_HSH                       (0x031C4630)

#define MCHBAR_CH1_CR_DESWIZZLE_HIGH_REG                               (0x00004634)

  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_32_OFF                      ( 0)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_32_WID                      ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_32_MSK                      (0x00000007)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_32_MIN                      (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_32_MAX                      (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_32_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_32_HSH                      (0x03004634)

  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_33_OFF                      ( 4)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_33_WID                      ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_33_MSK                      (0x00000070)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_33_MIN                      (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_33_MAX                      (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_33_DEF                      (0x00000001)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_33_HSH                      (0x03044634)

  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_34_OFF                      ( 8)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_34_WID                      ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_34_MSK                      (0x00000700)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_34_MIN                      (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_34_MAX                      (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_34_DEF                      (0x00000002)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_34_HSH                      (0x03084634)

  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_48_OFF                      (12)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_48_WID                      ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_48_MSK                      (0x00007000)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_48_MIN                      (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_48_MAX                      (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_48_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_48_HSH                      (0x030C4634)

  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_49_OFF                      (16)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_49_WID                      ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_49_MSK                      (0x00070000)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_49_MIN                      (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_49_MAX                      (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_49_DEF                      (0x00000001)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_49_HSH                      (0x03104634)

  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_50_OFF                      (20)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_50_WID                      ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_50_MSK                      (0x00700000)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_50_MIN                      (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_50_MAX                      (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_50_DEF                      (0x00000002)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Bit_50_HSH                      (0x03144634)

  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_4_OFF                      (24)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_4_WID                      ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_4_MSK                      (0x07000000)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_4_MIN                      (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_4_MAX                      (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_4_DEF                      (0x00000004)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_4_HSH                      (0x03184634)

  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_6_OFF                      (28)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_6_WID                      ( 3)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_6_MSK                      (0x70000000)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_6_MIN                      (0)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_6_MAX                      (7) // 0x00000007
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_6_DEF                      (0x00000006)
  #define MCHBAR_CH1_CR_DESWIZZLE_HIGH_Byte_6_HSH                      (0x031C4634)

#define MCHBAR_CH1_CR_TC_RFP_REG                                       (0x00004638)

  #define MCHBAR_CH1_CR_TC_RFP_OREF_RI_OFF                             ( 0)
  #define MCHBAR_CH1_CR_TC_RFP_OREF_RI_WID                             ( 8)
  #define MCHBAR_CH1_CR_TC_RFP_OREF_RI_MSK                             (0x000000FF)
  #define MCHBAR_CH1_CR_TC_RFP_OREF_RI_MIN                             (0)
  #define MCHBAR_CH1_CR_TC_RFP_OREF_RI_MAX                             (255) // 0x000000FF
  #define MCHBAR_CH1_CR_TC_RFP_OREF_RI_DEF                             (0x0000000F)
  #define MCHBAR_CH1_CR_TC_RFP_OREF_RI_HSH                             (0x08004638)

  #define MCHBAR_CH1_CR_TC_RFP_Refresh_HP_WM_OFF                       ( 8)
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_HP_WM_WID                       ( 4)
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_HP_WM_MSK                       (0x00000F00)
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_HP_WM_MIN                       (0)
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_HP_WM_MAX                       (15) // 0x0000000F
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_HP_WM_DEF                       (0x00000008)
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_HP_WM_HSH                       (0x04084638)

  #define MCHBAR_CH1_CR_TC_RFP_Refresh_panic_wm_OFF                    (12)
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_panic_wm_WID                    ( 4)
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_panic_wm_MSK                    (0x0000F000)
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_panic_wm_MIN                    (0)
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_panic_wm_MAX                    (15) // 0x0000000F
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_panic_wm_DEF                    (0x00000009)
  #define MCHBAR_CH1_CR_TC_RFP_Refresh_panic_wm_HSH                    (0x040C4638)

  #define MCHBAR_CH1_CR_TC_RFP_tREFIx9_OFF                             (25)
  #define MCHBAR_CH1_CR_TC_RFP_tREFIx9_WID                             ( 7)
  #define MCHBAR_CH1_CR_TC_RFP_tREFIx9_MSK                             (0xFE000000)
  #define MCHBAR_CH1_CR_TC_RFP_tREFIx9_MIN                             (0)
  #define MCHBAR_CH1_CR_TC_RFP_tREFIx9_MAX                             (127) // 0x0000007F
  #define MCHBAR_CH1_CR_TC_RFP_tREFIx9_DEF                             (0x00000023)
  #define MCHBAR_CH1_CR_TC_RFP_tREFIx9_HSH                             (0x07194638)

#define MCHBAR_CH1_CR_TC_RFTP_REG                                      (0x0000463C)

  #define MCHBAR_CH1_CR_TC_RFTP_tREFI_OFF                              ( 0)
  #define MCHBAR_CH1_CR_TC_RFTP_tREFI_WID                              (16)
  #define MCHBAR_CH1_CR_TC_RFTP_tREFI_MSK                              (0x0000FFFF)
  #define MCHBAR_CH1_CR_TC_RFTP_tREFI_MIN                              (0)
  #define MCHBAR_CH1_CR_TC_RFTP_tREFI_MAX                              (65535) // 0x0000FFFF
  #define MCHBAR_CH1_CR_TC_RFTP_tREFI_DEF                              (0x00001004)
  #define MCHBAR_CH1_CR_TC_RFTP_tREFI_HSH                              (0x1000463C)

  #define MCHBAR_CH1_CR_TC_RFTP_tRFC_OFF                               (16)
  #define MCHBAR_CH1_CR_TC_RFTP_tRFC_WID                               (10)
  #define MCHBAR_CH1_CR_TC_RFTP_tRFC_MSK                               (0x03FF0000)
  #define MCHBAR_CH1_CR_TC_RFTP_tRFC_MIN                               (0)
  #define MCHBAR_CH1_CR_TC_RFTP_tRFC_MAX                               (1023) // 0x000003FF
  #define MCHBAR_CH1_CR_TC_RFTP_tRFC_DEF                               (0x000000B4)
  #define MCHBAR_CH1_CR_TC_RFTP_tRFC_HSH                               (0x0A10463C)

#define MCHBAR_CH1_CR_TC_SRFTP_REG                                     (0x00004640)

  #define MCHBAR_CH1_CR_TC_SRFTP_tXSDLL_OFF                            ( 0)
  #define MCHBAR_CH1_CR_TC_SRFTP_tXSDLL_WID                            (12)
  #define MCHBAR_CH1_CR_TC_SRFTP_tXSDLL_MSK                            (0x00000FFF)
  #define MCHBAR_CH1_CR_TC_SRFTP_tXSDLL_MIN                            (0)
  #define MCHBAR_CH1_CR_TC_SRFTP_tXSDLL_MAX                            (4095) // 0x00000FFF
  #define MCHBAR_CH1_CR_TC_SRFTP_tXSDLL_DEF                            (0x00000200)
  #define MCHBAR_CH1_CR_TC_SRFTP_tXSDLL_HSH                            (0x0C004640)

  #define MCHBAR_CH1_CR_TC_SRFTP_tXS_offset_OFF                        (12)
  #define MCHBAR_CH1_CR_TC_SRFTP_tXS_offset_WID                        ( 4)
  #define MCHBAR_CH1_CR_TC_SRFTP_tXS_offset_MSK                        (0x0000F000)
  #define MCHBAR_CH1_CR_TC_SRFTP_tXS_offset_MIN                        (0)
  #define MCHBAR_CH1_CR_TC_SRFTP_tXS_offset_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH1_CR_TC_SRFTP_tXS_offset_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_TC_SRFTP_tXS_offset_HSH                        (0x040C4640)

  #define MCHBAR_CH1_CR_TC_SRFTP_tZQOPER_OFF                           (16)
  #define MCHBAR_CH1_CR_TC_SRFTP_tZQOPER_WID                           (10)
  #define MCHBAR_CH1_CR_TC_SRFTP_tZQOPER_MSK                           (0x03FF0000)
  #define MCHBAR_CH1_CR_TC_SRFTP_tZQOPER_MIN                           (0)
  #define MCHBAR_CH1_CR_TC_SRFTP_tZQOPER_MAX                           (1023) // 0x000003FF
  #define MCHBAR_CH1_CR_TC_SRFTP_tZQOPER_DEF                           (0x00000100)
  #define MCHBAR_CH1_CR_TC_SRFTP_tZQOPER_HSH                           (0x0A104640)

  #define MCHBAR_CH1_CR_TC_SRFTP_tMOD_OFF                              (26)
  #define MCHBAR_CH1_CR_TC_SRFTP_tMOD_WID                              ( 5)
  #define MCHBAR_CH1_CR_TC_SRFTP_tMOD_MSK                              (0x7C000000)
  #define MCHBAR_CH1_CR_TC_SRFTP_tMOD_MIN                              (0)
  #define MCHBAR_CH1_CR_TC_SRFTP_tMOD_MAX                              (31) // 0x0000001F
  #define MCHBAR_CH1_CR_TC_SRFTP_tMOD_DEF                              (0x00000000)
  #define MCHBAR_CH1_CR_TC_SRFTP_tMOD_HSH                              (0x051A4640)

#define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_REG                           (0x00004644)

  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_OFF            ( 0)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_WID            (11)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_MSK            (0x000007FF)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_MIN            (0)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_MAX            (2047) // 0x000007FF
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_DEF            (0x00000000)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Interval_HSH            (0x0B004644)

  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_OFF          (11)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_WID          ( 1)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MSK          (0x00000800)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MIN          (0)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MAX          (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_HSH          (0x010B4644)

  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_OFF        (12)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_WID        ( 1)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MSK        (0x00001000)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MIN        (0)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MAX        (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_HSH        (0x010C4644)

  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_OFF  (13)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_WID  ( 1)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MSK  (0x00002000)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MIN  (0)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MAX  (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_HSH  (0x010D4644)

  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_OFF     (14)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_WID     ( 1)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MSK     (0x00004000)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MIN     (0)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MAX     (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_DEF     (0x00000000)
  #define MCHBAR_CH1_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_HSH     (0x010E4644)

#define MCHBAR_CH1_CR_TC_ZQCAL_REG                                     (0x00004648)

  #define MCHBAR_CH1_CR_TC_ZQCAL_ZQCS_period_OFF                       ( 0)
  #define MCHBAR_CH1_CR_TC_ZQCAL_ZQCS_period_WID                       (10)
  #define MCHBAR_CH1_CR_TC_ZQCAL_ZQCS_period_MSK                       (0x000003FF)
  #define MCHBAR_CH1_CR_TC_ZQCAL_ZQCS_period_MIN                       (0)
  #define MCHBAR_CH1_CR_TC_ZQCAL_ZQCS_period_MAX                       (1023) // 0x000003FF
  #define MCHBAR_CH1_CR_TC_ZQCAL_ZQCS_period_DEF                       (0x00000080)
  #define MCHBAR_CH1_CR_TC_ZQCAL_ZQCS_period_HSH                       (0x0A004648)

  #define MCHBAR_CH1_CR_TC_ZQCAL_tZQCS_OFF                             (10)
  #define MCHBAR_CH1_CR_TC_ZQCAL_tZQCS_WID                             (10)
  #define MCHBAR_CH1_CR_TC_ZQCAL_tZQCS_MSK                             (0x000FFC00)
  #define MCHBAR_CH1_CR_TC_ZQCAL_tZQCS_MIN                             (0)
  #define MCHBAR_CH1_CR_TC_ZQCAL_tZQCS_MAX                             (1023) // 0x000003FF
  #define MCHBAR_CH1_CR_TC_ZQCAL_tZQCS_DEF                             (0x00000040)
  #define MCHBAR_CH1_CR_TC_ZQCAL_tZQCS_HSH                             (0x0A0A4648)

#define MCHBAR_CH1_CR_TC_MR2_SHADDOW_REG                               (0x0000464C)

  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_OFF                 ( 0)
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_WID                 (14)
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_MSK                 (0x00003FFF)
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_MIN                 (0)
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_MAX                 (16383) // 0x00003FFF
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_MR2_shaddow_HSH                 (0x0E00464C)

  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_SRT_avail_OFF                   (14)
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_SRT_avail_WID                   ( 2)
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_SRT_avail_MSK                   (0x0000C000)
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_SRT_avail_MIN                   (0)
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_SRT_avail_MAX                   (3) // 0x00000003
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_SRT_avail_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_TC_MR2_SHADDOW_SRT_avail_HSH                   (0x020E464C)

#define MCHBAR_CH1_CR_TC_MR4_SHADDOW_REG                               (0x00004650)

  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_OFF                  ( 0)
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_WID                  ( 2)
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_MSK                  (0x00000003)
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_MIN                  (0)
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_MAX                  (3) // 0x00000003
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_DEF                  (0x00000000)
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_low_HSH                  (0x02004650)

  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_OFF                 ( 4)
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_WID                 (10)
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_MSK                 (0x00003FF0)
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_MIN                 (0)
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_MAX                 (1023) // 0x000003FF
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_TC_MR4_SHADDOW_MR4_sh_high_HSH                 (0x0A044650)

#define MCHBAR_CH1_CR_MC_INIT_STATE_REG                                (0x00004654)

  #define MCHBAR_CH1_CR_MC_INIT_STATE_Rank_occupancy_OFF               ( 0)
  #define MCHBAR_CH1_CR_MC_INIT_STATE_Rank_occupancy_WID               ( 4)
  #define MCHBAR_CH1_CR_MC_INIT_STATE_Rank_occupancy_MSK               (0x0000000F)
  #define MCHBAR_CH1_CR_MC_INIT_STATE_Rank_occupancy_MIN               (0)
  #define MCHBAR_CH1_CR_MC_INIT_STATE_Rank_occupancy_MAX               (15) // 0x0000000F
  #define MCHBAR_CH1_CR_MC_INIT_STATE_Rank_occupancy_DEF               (0x0000000F)
  #define MCHBAR_CH1_CR_MC_INIT_STATE_Rank_occupancy_HSH               (0x04004654)

  #define MCHBAR_CH1_CR_MC_INIT_STATE_SRX_reset_OFF                    ( 4)
  #define MCHBAR_CH1_CR_MC_INIT_STATE_SRX_reset_WID                    ( 1)
  #define MCHBAR_CH1_CR_MC_INIT_STATE_SRX_reset_MSK                    (0x00000010)
  #define MCHBAR_CH1_CR_MC_INIT_STATE_SRX_reset_MIN                    (0)
  #define MCHBAR_CH1_CR_MC_INIT_STATE_SRX_reset_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_MC_INIT_STATE_SRX_reset_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_MC_INIT_STATE_SRX_reset_HSH                    (0x01044654)

#define MCHBAR_CH1_CR_WDB_VISA_SEL_REG                                 (0x00004658)

  #define MCHBAR_CH1_CR_WDB_VISA_SEL_VISAByteSel_OFF                   ( 0)
  #define MCHBAR_CH1_CR_WDB_VISA_SEL_VISAByteSel_WID                   ( 3)
  #define MCHBAR_CH1_CR_WDB_VISA_SEL_VISAByteSel_MSK                   (0x00000007)
  #define MCHBAR_CH1_CR_WDB_VISA_SEL_VISAByteSel_MIN                   (0)
  #define MCHBAR_CH1_CR_WDB_VISA_SEL_VISAByteSel_MAX                   (7) // 0x00000007
  #define MCHBAR_CH1_CR_WDB_VISA_SEL_VISAByteSel_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_WDB_VISA_SEL_VISAByteSel_HSH                   (0x03004658)

#define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_REG                              (0x0000465C)

  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_EN_CLK_OFF                     ( 0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_EN_CLK_WID                     ( 1)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_EN_CLK_MSK                     (0x00000001)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_EN_CLK_MIN                     (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_EN_CLK_MAX                     (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_EN_CLK_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_EN_CLK_HSH                     (0x0100465C)

  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_OFF           ( 1)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_WID           ( 7)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_MSK           (0x000000FE)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_MIN           (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_MAX           (127) // 0x0000007F
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_HSH           (0x0701465C)

  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_OFF                 ( 8)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_WID                 ( 1)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_MSK                 (0x00000100)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_MIN                 (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_MAX                 (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_HSH                 (0x0108465C)

  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_OFF           ( 9)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_WID           ( 7)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_MSK           (0x0000FE00)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_MIN           (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_MAX           (127) // 0x0000007F
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_HSH           (0x0709465C)

  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_OFF                 (16)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_WID                 ( 1)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_MSK                 (0x00010000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_MIN                 (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_MAX                 (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_HSH                 (0x0110465C)

  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_VORANGE_OFF                    (31)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_VORANGE_WID                    ( 1)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_VORANGE_MSK                    (0x80000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_VORANGE_MIN                    (0)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_VORANGE_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_VORANGE_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_VISA_CTL_MCMNTS_VORANGE_HSH                    (0x011F465C)

#define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_REG                          (0x00004660)

  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_OFF      ( 0)
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_WID      ( 6)
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MSK      (0x0000003F)
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MIN      (0)
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MAX      (63) // 0x0000003F
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_DEF      (0x00000000)
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_HSH      (0x06004660)

  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_OFF      ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_WID      ( 6)
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MSK      (0x00003F00)
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MIN      (0)
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MAX      (63) // 0x0000003F
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_DEF      (0x00000000)
  #define MCHBAR_CH1_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_HSH      (0x06084660)

#define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_REG                            (0x00004664)

  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_OFF          ( 0)
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_WID          ( 6)
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MSK          (0x0000003F)
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MIN          (0)
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MAX          (63) // 0x0000003F
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_HSH          (0x06004664)

  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_OFF          ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_WID          ( 6)
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MSK          (0x00003F00)
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MIN          (0)
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MAX          (63) // 0x0000003F
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_HSH          (0x06084664)

#define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_REG                           (0x00004668)

  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_OFF        ( 0)
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_WID        ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MSK        (0x000000FF)
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MIN        (0)
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MAX        (255) // 0x000000FF
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_HSH        (0x08004668)

  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_OFF        ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_WID        ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MSK        (0x0000FF00)
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MIN        (0)
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MAX        (255) // 0x000000FF
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_HSH        (0x08084668)

#define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_REG                            (0x0000466C)

  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_OFF          ( 0)
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_WID          ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MSK          (0x000000FF)
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MIN          (0)
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MAX          (255) // 0x000000FF
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_HSH          (0x0800466C)

  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_OFF          ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_WID          ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MSK          (0x0000FF00)
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MIN          (0)
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MAX          (255) // 0x000000FF
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_HSH          (0x0808466C)

#define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_REG                            (0x00004670)

  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_OFF          ( 0)
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_WID          ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MSK          (0x000000FF)
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MIN          (0)
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MAX          (255) // 0x000000FF
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_HSH          (0x08004670)

  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_OFF          ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_WID          ( 8)
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MSK          (0x0000FF00)
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MIN          (0)
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MAX          (255) // 0x000000FF
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_HSH          (0x08084670)

#define MCHBAR_CH1_CR_ECC_INJECT_COUNT_REG                             (0x00004674)

  #define MCHBAR_CH1_CR_ECC_INJECT_COUNT_Count_OFF                     ( 0)
  #define MCHBAR_CH1_CR_ECC_INJECT_COUNT_Count_WID                     (32)
  #define MCHBAR_CH1_CR_ECC_INJECT_COUNT_Count_MSK                     (0xFFFFFFFF)
  #define MCHBAR_CH1_CR_ECC_INJECT_COUNT_Count_MIN                     (0)
  #define MCHBAR_CH1_CR_ECC_INJECT_COUNT_Count_MAX                     (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH1_CR_ECC_INJECT_COUNT_Count_DEF                     (0xFFFFFFFF)
  #define MCHBAR_CH1_CR_ECC_INJECT_COUNT_Count_HSH                     (0x20004674)

#define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_REG                              (0x00004678)

  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R0_OFF                       ( 0)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R0_WID                       ( 2)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R0_MSK                       (0x00000003)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R0_MIN                       (0)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R0_MAX                       (3) // 0x00000003
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R0_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R0_HSH                       (0x02004678)

  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R1_OFF                       ( 2)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R1_WID                       ( 2)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R1_MSK                       (0x0000000C)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R1_MIN                       (0)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R1_MAX                       (3) // 0x00000003
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R1_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D0R1_HSH                       (0x02024678)

  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R0_OFF                       ( 4)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R0_WID                       ( 2)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R0_MSK                       (0x00000030)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R0_MIN                       (0)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R0_MAX                       (3) // 0x00000003
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R0_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R0_HSH                       (0x02044678)

  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R1_OFF                       ( 6)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R1_WID                       ( 2)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R1_MSK                       (0x000000C0)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R1_MIN                       (0)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R1_MAX                       (3) // 0x00000003
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R1_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_D1R1_HSH                       (0x02064678)

  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_Dec_WRD_OFF                    (31)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_Dec_WRD_WID                    ( 1)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_Dec_WRD_MSK                    (0x80000000)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_Dec_WRD_MIN                    (0)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_Dec_WRD_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_Dec_WRD_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_SC_WR_ADD_DELAY_Dec_WRD_HSH                    (0x011F4678)

#define MCHBAR_CH1_CR_READ_RETURN_DFT_REG                              (0x0000467C)

  #define MCHBAR_CH1_CR_READ_RETURN_DFT_ECC_OFF                        ( 0)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_ECC_WID                        ( 8)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_ECC_MSK                        (0x000000FF)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_ECC_MIN                        (0)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_ECC_MAX                        (255) // 0x000000FF
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_ECC_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_ECC_HSH                        (0x0800467C)

  #define MCHBAR_CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_OFF               ( 8)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_WID               ( 2)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_MSK               (0x00000300)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_MIN               (0)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_MAX               (3) // 0x00000003
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_RRD_DFT_Mode_HSH               (0x0208467C)

  #define MCHBAR_CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_OFF            (10)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_WID            ( 5)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_MSK            (0x00007C00)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_MIN            (0)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_MAX            (31) // 0x0000001F
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_DEF            (0x00000000)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_LFSR_Seed_Index_HSH            (0x050A467C)

  #define MCHBAR_CH1_CR_READ_RETURN_DFT_Inversion_Mode_OFF             (15)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_Inversion_Mode_WID             ( 1)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_Inversion_Mode_MSK             (0x00008000)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_Inversion_Mode_MIN             (0)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_Inversion_Mode_MAX             (1) // 0x00000001
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_Inversion_Mode_DEF             (0x00000000)
  #define MCHBAR_CH1_CR_READ_RETURN_DFT_Inversion_Mode_HSH             (0x010F467C)

#define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_REG                               (0x00004680)

  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_FASTADDR_OFF                    ( 0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_FASTADDR_WID                    (12)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_FASTADDR_MSK                    (0x00000FFF)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_FASTADDR_MIN                    (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_FASTADDR_MAX                    (4095) // 0x00000FFF
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_FASTADDR_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_FASTADDR_HSH                    (0x0C004680)

  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_RSVD_OFF                        (12)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_RSVD_WID                        ( 4)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_RSVD_MSK                        (0x0000F000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_RSVD_MIN                        (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_RSVD_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_RSVD_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_RSVD_HSH                        (0x040C4680)

  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_ADDREN_OFF                      (16)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_ADDREN_WID                      ( 1)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_ADDREN_MSK                      (0x00010000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_ADDREN_MIN                      (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_ADDREN_MAX                      (1) // 0x00000001
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_ADDREN_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_ADDREN_HSH                      (0x01104680)

  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_SEQEN_OFF                       (17)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_SEQEN_WID                       ( 1)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_SEQEN_MSK                       (0x00020000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_SEQEN_MIN                       (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_SEQEN_MAX                       (1) // 0x00000001
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_SEQEN_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_SEQEN_HSH                       (0x01114680)

  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL0_OFF                        (18)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL0_WID                        ( 1)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL0_MSK                        (0x00040000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL0_MIN                        (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL0_MAX                        (1) // 0x00000001
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL0_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL0_HSH                        (0x01124680)

  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL1_OFF                        (19)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL1_WID                        ( 1)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL1_MSK                        (0x00080000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL1_MIN                        (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL1_MAX                        (1) // 0x00000001
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL1_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_POL1_HSH                        (0x01134680)

  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDA_OFF                        (20)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDA_WID                        ( 4)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDA_MSK                        (0x00F00000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDA_MIN                        (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDA_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDA_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDA_HSH                        (0x04144680)

  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDB_OFF                        (24)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDB_WID                        ( 4)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDB_MSK                        (0x0F000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDB_MIN                        (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDB_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDB_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDB_HSH                        (0x04184680)

  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDDEL_OFF                      (28)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDDEL_WID                      ( 4)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDDEL_MSK                      (0xF0000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDDEL_MIN                      (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDDEL_MAX                      (15) // 0x0000000F
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDDEL_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_PDAT_CMDDEL_HSH                      (0x041C4680)

#define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_REG                               (0x00004684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_BANKSEL_OFF                     ( 0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_BANKSEL_WID                     ( 4)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_BANKSEL_MSK                     (0x0000000F)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_BANKSEL_MIN                     (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_BANKSEL_MAX                     (15) // 0x0000000F
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_BANKSEL_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_BANKSEL_HSH                     (0x04004684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ADDR_LIM_OFF                    ( 4)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ADDR_LIM_WID                    ( 1)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ADDR_LIM_MSK                    (0x00000010)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ADDR_LIM_MIN                    (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ADDR_LIM_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ADDR_LIM_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ADDR_LIM_HSH                    (0x01044684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ARRAYSEL_OFF                    ( 5)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ARRAYSEL_WID                    ( 5)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ARRAYSEL_MSK                    (0x000003E0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ARRAYSEL_MIN                    (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ARRAYSEL_MAX                    (31) // 0x0000001F
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ARRAYSEL_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_ARRAYSEL_HSH                    (0x05054684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_CMP_OFF                         (10)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_CMP_WID                         ( 1)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_CMP_MSK                         (0x00000400)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_CMP_MIN                         (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_CMP_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_CMP_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_CMP_HSH                         (0x010A4684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_REP_OFF                         (11)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_REP_WID                         ( 1)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_REP_MSK                         (0x00000800)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_REP_MIN                         (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_REP_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_REP_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_REP_HSH                         (0x010B4684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_DWORD_OFF                       (12)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_DWORD_WID                       ( 4)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_DWORD_MSK                       (0x0000F000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_DWORD_MIN                       (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_DWORD_MAX                       (15) // 0x0000000F
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_DWORD_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_DWORD_HSH                       (0x040C4684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MODE_OFF                        (16)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MODE_WID                        ( 2)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MODE_MSK                        (0x00030000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MODE_MIN                        (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MODE_MAX                        (3) // 0x00000003
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MODE_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MODE_HSH                        (0x02104684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPMAP_OFF                       (18)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPMAP_WID                       ( 4)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPMAP_MSK                       (0x003C0000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPMAP_MIN                       (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPMAP_MAX                       (15) // 0x0000000F
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPMAP_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPMAP_HSH                       (0x04124684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD_OFF                        (22)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD_WID                        ( 2)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD_MSK                        (0x00C00000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD_MIN                        (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD_MAX                        (3) // 0x00000003
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD_HSH                        (0x02164684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPBOFFSET_OFF                   (24)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPBOFFSET_WID                   ( 4)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPBOFFSET_MSK                   (0x0F000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPBOFFSET_MIN                   (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPBOFFSET_MAX                   (15) // 0x0000000F
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPBOFFSET_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_MPBOFFSET_HSH                   (0x04184684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_STAGE_EN_OFF                    (28)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_STAGE_EN_WID                    ( 1)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_STAGE_EN_MSK                    (0x10000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_STAGE_EN_MIN                    (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_STAGE_EN_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_STAGE_EN_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_STAGE_EN_HSH                    (0x011C4684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_SHADOW_OFF                      (29)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_SHADOW_WID                      ( 2)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_SHADOW_MSK                      (0x60000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_SHADOW_MIN                      (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_SHADOW_MAX                      (3) // 0x00000003
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_SHADOW_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_SHADOW_HSH                      (0x021D4684)

  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD1_OFF                       (31)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD1_WID                       ( 1)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD1_MSK                       (0x80000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD1_MIN                       (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD1_MAX                       (1) // 0x00000001
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD1_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_SDAT_RSVD1_HSH                       (0x011F4684)

#define MCHBAR_CH1_CR_DCLK_LDAT_DATAOUT_REG                            (0x00004688)

  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAOUT_DATOUT_OFF                   ( 0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAOUT_DATOUT_WID                   (32)
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAOUT_DATOUT_MSK                   (0xFFFFFFFF)
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAOUT_DATOUT_MIN                   (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAOUT_DATOUT_MAX                   (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAOUT_DATOUT_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAOUT_DATOUT_HSH                   (0x20004688)

#define MCHBAR_CH1_CR_DCLK_LDAT_DATAIN_0_REG                           (0x0000468C)

  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAIN_0_DATIN_OFF                   ( 0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAIN_0_DATIN_WID                   (32)
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAIN_0_DATIN_MSK                   (0xFFFFFFFF)
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAIN_0_DATIN_MIN                   (0)
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAIN_0_DATIN_MAX                   (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAIN_0_DATIN_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DCLK_LDAT_DATAIN_0_DATIN_HSH                   (0x2000468C)

#define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_REG                               (0x00004690)

  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_FASTADDR_OFF                    ( 0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_FASTADDR_WID                    (12)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_FASTADDR_MSK                    (0x00000FFF)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_FASTADDR_MIN                    (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_FASTADDR_MAX                    (4095) // 0x00000FFF
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_FASTADDR_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_FASTADDR_HSH                    (0x0C004690)

  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_RSVD_OFF                        (12)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_RSVD_WID                        ( 4)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_RSVD_MSK                        (0x0000F000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_RSVD_MIN                        (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_RSVD_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_RSVD_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_RSVD_HSH                        (0x040C4690)

  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_ADDREN_OFF                      (16)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_ADDREN_WID                      ( 1)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_ADDREN_MSK                      (0x00010000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_ADDREN_MIN                      (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_ADDREN_MAX                      (1) // 0x00000001
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_ADDREN_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_ADDREN_HSH                      (0x01104690)

  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_SEQEN_OFF                       (17)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_SEQEN_WID                       ( 1)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_SEQEN_MSK                       (0x00020000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_SEQEN_MIN                       (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_SEQEN_MAX                       (1) // 0x00000001
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_SEQEN_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_SEQEN_HSH                       (0x01114690)

  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL0_OFF                        (18)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL0_WID                        ( 1)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL0_MSK                        (0x00040000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL0_MIN                        (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL0_MAX                        (1) // 0x00000001
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL0_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL0_HSH                        (0x01124690)

  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL1_OFF                        (19)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL1_WID                        ( 1)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL1_MSK                        (0x00080000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL1_MIN                        (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL1_MAX                        (1) // 0x00000001
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL1_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_POL1_HSH                        (0x01134690)

  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDA_OFF                        (20)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDA_WID                        ( 4)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDA_MSK                        (0x00F00000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDA_MIN                        (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDA_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDA_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDA_HSH                        (0x04144690)

  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDB_OFF                        (24)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDB_WID                        ( 4)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDB_MSK                        (0x0F000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDB_MIN                        (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDB_MAX                        (15) // 0x0000000F
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDB_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDB_HSH                        (0x04184690)

  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDDEL_OFF                      (28)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDDEL_WID                      ( 4)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDDEL_MSK                      (0xF0000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDDEL_MIN                      (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDDEL_MAX                      (15) // 0x0000000F
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDDEL_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_PDAT_CMDDEL_HSH                      (0x041C4690)

#define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_REG                               (0x00004694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_BANKSEL_OFF                     ( 0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_BANKSEL_WID                     ( 4)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_BANKSEL_MSK                     (0x0000000F)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_BANKSEL_MIN                     (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_BANKSEL_MAX                     (15) // 0x0000000F
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_BANKSEL_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_BANKSEL_HSH                     (0x04004694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ADDR_LIM_OFF                    ( 4)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ADDR_LIM_WID                    ( 1)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ADDR_LIM_MSK                    (0x00000010)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ADDR_LIM_MIN                    (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ADDR_LIM_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ADDR_LIM_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ADDR_LIM_HSH                    (0x01044694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ARRAYSEL_OFF                    ( 5)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ARRAYSEL_WID                    ( 5)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ARRAYSEL_MSK                    (0x000003E0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ARRAYSEL_MIN                    (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ARRAYSEL_MAX                    (31) // 0x0000001F
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ARRAYSEL_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_ARRAYSEL_HSH                    (0x05054694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_CMP_OFF                         (10)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_CMP_WID                         ( 1)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_CMP_MSK                         (0x00000400)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_CMP_MIN                         (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_CMP_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_CMP_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_CMP_HSH                         (0x010A4694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_REP_OFF                         (11)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_REP_WID                         ( 1)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_REP_MSK                         (0x00000800)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_REP_MIN                         (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_REP_MAX                         (1) // 0x00000001
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_REP_DEF                         (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_REP_HSH                         (0x010B4694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_DWORD_OFF                       (12)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_DWORD_WID                       ( 4)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_DWORD_MSK                       (0x0000F000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_DWORD_MIN                       (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_DWORD_MAX                       (15) // 0x0000000F
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_DWORD_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_DWORD_HSH                       (0x040C4694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MODE_OFF                        (16)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MODE_WID                        ( 2)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MODE_MSK                        (0x00030000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MODE_MIN                        (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MODE_MAX                        (3) // 0x00000003
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MODE_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MODE_HSH                        (0x02104694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPMAP_OFF                       (18)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPMAP_WID                       ( 4)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPMAP_MSK                       (0x003C0000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPMAP_MIN                       (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPMAP_MAX                       (15) // 0x0000000F
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPMAP_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPMAP_HSH                       (0x04124694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD_OFF                        (22)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD_WID                        ( 2)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD_MSK                        (0x00C00000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD_MIN                        (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD_MAX                        (3) // 0x00000003
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD_DEF                        (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD_HSH                        (0x02164694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPBOFFSET_OFF                   (24)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPBOFFSET_WID                   ( 4)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPBOFFSET_MSK                   (0x0F000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPBOFFSET_MIN                   (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPBOFFSET_MAX                   (15) // 0x0000000F
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPBOFFSET_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_MPBOFFSET_HSH                   (0x04184694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_STAGE_EN_OFF                    (28)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_STAGE_EN_WID                    ( 1)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_STAGE_EN_MSK                    (0x10000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_STAGE_EN_MIN                    (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_STAGE_EN_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_STAGE_EN_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_STAGE_EN_HSH                    (0x011C4694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_SHADOW_OFF                      (29)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_SHADOW_WID                      ( 2)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_SHADOW_MSK                      (0x60000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_SHADOW_MIN                      (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_SHADOW_MAX                      (3) // 0x00000003
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_SHADOW_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_SHADOW_HSH                      (0x021D4694)

  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD1_OFF                       (31)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD1_WID                       ( 1)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD1_MSK                       (0x80000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD1_MIN                       (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD1_MAX                       (1) // 0x00000001
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD1_DEF                       (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_SDAT_RSVD1_HSH                       (0x011F4694)

#define MCHBAR_CH1_CR_QCLK_LDAT_DATAOUT_REG                            (0x00004698)

  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAOUT_DATOUT_OFF                   ( 0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAOUT_DATOUT_WID                   (32)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAOUT_DATOUT_MSK                   (0xFFFFFFFF)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAOUT_DATOUT_MIN                   (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAOUT_DATOUT_MAX                   (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAOUT_DATOUT_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAOUT_DATOUT_HSH                   (0x20004698)

#define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_0_REG                           (0x0000469C)

  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_0_DATIN_OFF                   ( 0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_0_DATIN_WID                   (32)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_0_DATIN_MSK                   (0xFFFFFFFF)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_0_DATIN_MIN                   (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_0_DATIN_MAX                   (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_0_DATIN_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_0_DATIN_HSH                   (0x2000469C)

#define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_1_REG                           (0x000046A0)

  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_1_DATIN_OFF                   ( 0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_1_DATIN_WID                   (32)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_1_DATIN_MSK                   (0xFFFFFFFF)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_1_DATIN_MIN                   (0)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_1_DATIN_MAX                   (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_1_DATIN_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_QCLK_LDAT_DATAIN_1_DATIN_HSH                   (0x200046A0)

#define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_REG                            (0x000046A4)

  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_OFF          ( 0)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_WID          ( 3)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_MSK          (0x00000007)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_MIN          (0)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_MAX          (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_HSH          (0x030046A4)

  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_OFF     ( 3)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_WID     ( 7)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_MSK     (0x000003F8)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_MIN     (0)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_HSH     (0x070346A4)

  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_OFF          (10)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_WID          ( 3)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_MSK          (0x00001C00)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_MIN          (0)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_MAX          (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_HSH          (0x030A46A4)

  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_OFF     (13)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_WID     ( 7)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_MSK     (0x000FE000)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_MIN     (0)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCHBAR_CH1_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_HSH     (0x070D46A4)

#define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_REG                             (0x000046A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_OFF  ( 0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_MSK  (0x00000007)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_HSH  (0x030046A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_OFF ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_MSK (0x00000008)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_HSH (0x010346A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_OFF  ( 4)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_MSK  (0x00000070)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_DEF  (0x00000001)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_HSH  (0x030446A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_OFF ( 7)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_MSK (0x00000080)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_HSH (0x010746A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_OFF  ( 8)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_MSK  (0x00000700)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_DEF  (0x00000002)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_HSH  (0x030846A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_OFF (11)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_MSK (0x00000800)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_HSH (0x010B46A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_OFF  (12)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_MSK  (0x00007000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_DEF  (0x00000003)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_HSH  (0x030C46A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_OFF (15)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_MSK (0x00008000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_HSH (0x010F46A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_OFF  (16)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_MSK  (0x00070000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_DEF  (0x00000004)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_HSH  (0x031046A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_OFF (19)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_MSK (0x00080000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_HSH (0x011346A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_OFF  (20)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_MSK  (0x00700000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_DEF  (0x00000005)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_HSH  (0x031446A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_OFF (23)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_MSK (0x00800000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_HSH (0x011746A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_OFF  (24)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_MSK  (0x07000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_DEF  (0x00000006)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_HSH  (0x031846A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_OFF (27)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_MSK (0x08000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_HSH (0x011B46A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_OFF  (28)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_WID  ( 3)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_MSK  (0x70000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_MIN  (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_DEF  (0x00000007)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_HSH  (0x031C46A8)

  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_OFF (31)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_WID ( 1)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_MSK (0x80000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_MIN (0)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCHBAR_CH1_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_HSH (0x011F46A8)

#define MCHBAR_CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_REG                   (0x000046B0)

  #define MCHBAR_CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_OFF           ( 0)
  #define MCHBAR_CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_WID           (32)
  #define MCHBAR_CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MSK           (0xFFFFFFFF)
  #define MCHBAR_CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MIN           (0)
  #define MCHBAR_CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MAX           (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_HSH           (0x200046B0)

#define MCHBAR_CH1_CR_RH_ADDRESS_REG                                   (0x000046B4)

  #define MCHBAR_CH1_CR_RH_ADDRESS_Valid_OFF                           ( 0)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Valid_WID                           ( 1)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Valid_MSK                           (0x00000001)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Valid_MIN                           (0)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Valid_MAX                           (1) // 0x00000001
  #define MCHBAR_CH1_CR_RH_ADDRESS_Valid_DEF                           (0x00000000)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Valid_HSH                           (0x010046B4)

  #define MCHBAR_CH1_CR_RH_ADDRESS_Rank_OFF                            ( 1)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Rank_WID                            ( 2)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Rank_MSK                            (0x00000006)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Rank_MIN                            (0)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Rank_MAX                            (3) // 0x00000003
  #define MCHBAR_CH1_CR_RH_ADDRESS_Rank_DEF                            (0x00000000)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Rank_HSH                            (0x020146B4)

  #define MCHBAR_CH1_CR_RH_ADDRESS_Group_OFF                           ( 3)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Group_WID                           ( 2)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Group_MSK                           (0x00000018)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Group_MIN                           (0)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Group_MAX                           (3) // 0x00000003
  #define MCHBAR_CH1_CR_RH_ADDRESS_Group_DEF                           (0x00000000)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Group_HSH                           (0x020346B4)

  #define MCHBAR_CH1_CR_RH_ADDRESS_Bank_OFF                            ( 5)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Bank_WID                            ( 2)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Bank_MSK                            (0x00000060)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Bank_MIN                            (0)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Bank_MAX                            (3) // 0x00000003
  #define MCHBAR_CH1_CR_RH_ADDRESS_Bank_DEF                            (0x00000000)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Bank_HSH                            (0x020546B4)

  #define MCHBAR_CH1_CR_RH_ADDRESS_Row_OFF                             ( 7)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Row_WID                             (17)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Row_MSK                             (0x00FFFF80)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Row_MIN                             (0)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Row_MAX                             (131071) // 0x0001FFFF
  #define MCHBAR_CH1_CR_RH_ADDRESS_Row_DEF                             (0x00000000)
  #define MCHBAR_CH1_CR_RH_ADDRESS_Row_HSH                             (0x110746B4)

#define MCHBAR_CH1_CR_RH_LFSR_REG                                      (0x000046B8)

  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_0_OFF                             ( 0)
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_0_WID                             (32)
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_0_MSK                             (0xFFFFFFFF)
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_0_MIN                             (0)
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_0_MAX                             (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_0_DEF                             (0x00000000)
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_0_HSH                             (0x600046B8)

  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_1_OFF                             (32)
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_1_WID                             (32)
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_1_MSK                             (0xFFFFFFFF00000000ULL)
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_1_MIN                             (0)
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_1_MAX                             (4294967295) // 0xFFFFFFFF
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_1_DEF                             (0x00000000)
  #define MCHBAR_CH1_CR_RH_LFSR_LFSR_1_HSH                             (0x602046B8)

#define MCHBAR_CH1_CR_RH_CONTROL_REG                                   (0x000046C0)

  #define MCHBAR_CH1_CR_RH_CONTROL_Mode_OFF                            ( 0)
  #define MCHBAR_CH1_CR_RH_CONTROL_Mode_WID                            ( 4)
  #define MCHBAR_CH1_CR_RH_CONTROL_Mode_MSK                            (0x0000000F)
  #define MCHBAR_CH1_CR_RH_CONTROL_Mode_MIN                            (0)
  #define MCHBAR_CH1_CR_RH_CONTROL_Mode_MAX                            (15) // 0x0000000F
  #define MCHBAR_CH1_CR_RH_CONTROL_Mode_DEF                            (0x00000000)
  #define MCHBAR_CH1_CR_RH_CONTROL_Mode_HSH                            (0x040046C0)

  #define MCHBAR_CH1_CR_RH_CONTROL_Always_block_rank_OFF               ( 4)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_block_rank_WID               ( 1)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_block_rank_MSK               (0x00000010)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_block_rank_MIN               (0)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_block_rank_MAX               (1) // 0x00000001
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_block_rank_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_block_rank_HSH               (0x010446C0)

  #define MCHBAR_CH1_CR_RH_CONTROL_Always_PREALL_OFF                   ( 5)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_PREALL_WID                   ( 1)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_PREALL_MSK                   (0x00000020)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_PREALL_MIN                   (0)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_PREALL_MAX                   (1) // 0x00000001
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_PREALL_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_PREALL_HSH                   (0x010546C0)

  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_0_MASK_OFF                     ( 6)
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_0_MASK_WID                     ( 4)
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_0_MASK_MSK                     (0x000003C0)
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_0_MASK_MIN                     (0)
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_0_MASK_MAX                     (15) // 0x0000000F
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_0_MASK_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_0_MASK_HSH                     (0x040646C0)

  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_1_MASK_OFF                     (10)
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_1_MASK_WID                     ( 4)
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_1_MASK_MSK                     (0x00003C00)
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_1_MASK_MIN                     (0)
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_1_MASK_MAX                     (15) // 0x0000000F
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_1_MASK_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_RH_CONTROL_LFSR_1_MASK_HSH                     (0x040A46C0)

  #define MCHBAR_CH1_CR_RH_CONTROL_MA3_Swizzling_OFF                   (14)
  #define MCHBAR_CH1_CR_RH_CONTROL_MA3_Swizzling_WID                   ( 2)
  #define MCHBAR_CH1_CR_RH_CONTROL_MA3_Swizzling_MSK                   (0x0000C000)
  #define MCHBAR_CH1_CR_RH_CONTROL_MA3_Swizzling_MIN                   (0)
  #define MCHBAR_CH1_CR_RH_CONTROL_MA3_Swizzling_MAX                   (3) // 0x00000003
  #define MCHBAR_CH1_CR_RH_CONTROL_MA3_Swizzling_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_RH_CONTROL_MA3_Swizzling_HSH                   (0x020E46C0)

  #define MCHBAR_CH1_CR_RH_CONTROL_TRR_wait_cycles_OFF                 (16)
  #define MCHBAR_CH1_CR_RH_CONTROL_TRR_wait_cycles_WID                 ( 6)
  #define MCHBAR_CH1_CR_RH_CONTROL_TRR_wait_cycles_MSK                 (0x003F0000)
  #define MCHBAR_CH1_CR_RH_CONTROL_TRR_wait_cycles_MIN                 (0)
  #define MCHBAR_CH1_CR_RH_CONTROL_TRR_wait_cycles_MAX                 (63) // 0x0000003F
  #define MCHBAR_CH1_CR_RH_CONTROL_TRR_wait_cycles_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_RH_CONTROL_TRR_wait_cycles_HSH                 (0x061046C0)

  #define MCHBAR_CH1_CR_RH_CONTROL_Always_calc_victim_row_OFF          (22)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_calc_victim_row_WID          ( 1)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_calc_victim_row_MSK          (0x00400000)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_calc_victim_row_MIN          (0)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_calc_victim_row_MAX          (1) // 0x00000001
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_calc_victim_row_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_RH_CONTROL_Always_calc_victim_row_HSH          (0x011646C0)

  #define MCHBAR_CH1_CR_RH_CONTROL_MA0_Swizzling_OFF                   (23)
  #define MCHBAR_CH1_CR_RH_CONTROL_MA0_Swizzling_WID                   ( 2)
  #define MCHBAR_CH1_CR_RH_CONTROL_MA0_Swizzling_MSK                   (0x01800000)
  #define MCHBAR_CH1_CR_RH_CONTROL_MA0_Swizzling_MIN                   (0)
  #define MCHBAR_CH1_CR_RH_CONTROL_MA0_Swizzling_MAX                   (3) // 0x00000003
  #define MCHBAR_CH1_CR_RH_CONTROL_MA0_Swizzling_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_RH_CONTROL_MA0_Swizzling_HSH                   (0x021746C0)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_0_REG                 (0x00004700)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_WID (23)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_HSH (0x17004700)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_1_REG                 (0x00004704)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_WID (23)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_HSH (0x17004704)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_2_REG                 (0x00004708)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_WID (23)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_HSH (0x17004708)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_3_REG                 (0x0000470C)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_WID (23)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_HSH (0x1700470C)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_4_REG                 (0x00004710)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_WID (23)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_HSH (0x17004710)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_5_REG                 (0x00004714)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_WID (23)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_HSH (0x17004714)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_6_REG                 (0x00004718)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_WID (23)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_HSH (0x17004718)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_7_REG                 (0x0000471C)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_WID (23)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_HSH (0x1700471C)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_8_REG                 (0x00004720)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_WID (23)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_MSK (0x007FFFFF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_MAX (8388607) // 0x007FFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_HSH (0x17004720)

#define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_REG                              (0x00004730)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_OFF          ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_WID          ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_MSK          (0x0000003F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_MIN          (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_MAX          (63) // 0x0000003F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_DEF          (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_HSH          (0x06004730)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_OFF           ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_WID           ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_MSK           (0x00000100)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_MIN           (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_MAX           (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_HSH           (0x01084730)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_OFF      (12)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_WID      ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_MSK      (0x00003000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_MIN      (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_MAX      (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_DEF      (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_HSH      (0x020C4730)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_OFF (16)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_WID ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_MSK (0x00FF0000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_MAX (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_DEF (0x000000FF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_HSH (0x08104730)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_OFF (24)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_WID ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_MSK (0xFF000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_MAX (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_DEF (0x000000FF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_HSH (0x08184730)

#define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_MASK_REG                         (0x00004734)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_OFF        ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_WID        ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_MSK        (0x000000FF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_MIN        (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_MAX        (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_DEF        (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_HSH        (0x08004734)

#define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_MASK_REG                        (0x00004738)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_OFF      ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_WID      (64)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_MSK      (0xFFFFFFFFFFFFFFFFULL)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_MIN      (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_MAX      (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_DEF      (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_HSH      (0x40004738)

#define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_STATUS_REG                      (0x00004740)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_WID  (64)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_MSK  (0xFFFFFFFFFFFFFFFFULL)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_MAX  (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_HSH  (0x40004740)

#define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_REG   (0x00004748)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_WID ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_MSK (0x000000FF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_MAX (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_HSH (0x48004748)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_OFF ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_WID ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_MSK (0x0000FF00)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_MAX (255) // 0x000000FF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_HSH (0x48084748)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_OFF (16)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_WID ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_MSK (0x000F0000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_MAX (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_HSH (0x44104748)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_OFF (20)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_MSK (0x00100000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_HSH (0x41144748)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_OFF (32)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_WID ( 9)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_MSK (0x000001FF00000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_MAX (511) // 0x000001FF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_HSH (0x49204748)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_OFF (52)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_WID ( 3)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_MSK (0x0070000000000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_MAX (7) // 0x00000007
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_HSH (0x43344748)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_OFF (56)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_WID ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_MSK (0x3F00000000000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_MAX (63) // 0x0000003F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_HSH (0x46384748)

#define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_REG                           (0x00004750)

  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Column_Address_OFF          ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Column_Address_WID          (11)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Column_Address_MSK          (0x000007FF)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Column_Address_MIN          (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Column_Address_MAX          (2047) // 0x000007FF
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Column_Address_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Column_Address_HSH          (0x4B004750)

  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Row_Address_OFF             (24)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Row_Address_WID             (17)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Row_Address_MSK             (0x000001FFFF000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Row_Address_MIN             (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Row_Address_MAX             (131071) // 0x0001FFFF
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Row_Address_DEF             (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Row_Address_HSH             (0x51184750)

  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Bank_Address_OFF            (48)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Bank_Address_WID            ( 4)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Bank_Address_MSK            (0x000F000000000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Bank_Address_MIN            (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Bank_Address_MAX            (15) // 0x0000000F
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Bank_Address_DEF            (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Bank_Address_HSH            (0x44304750)

  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Rank_Address_OFF            (56)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Rank_Address_WID            ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Rank_Address_MSK            (0x0300000000000000ULL)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Rank_Address_MIN            (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Rank_Address_MAX            (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Rank_Address_DEF            (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERROR_ADDR_Rank_Address_HSH            (0x42384750)

#define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_REG                      (0x00004758)

  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MSK (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_HSH (0x01004758)

  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_OFF ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_MSK (0x00000002)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_DEF (0x00000001)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_HSH (0x01014758)

  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_OFF ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_WID ( 1)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_MSK (0x00000004)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_HSH (0x01024758)

  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_OFF ( 8)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_WID ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MSK (0x00003F00)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MAX (63) // 0x0000003F
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_HSH (0x06084758)

  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_OFF (16)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_WID ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MSK (0x003F0000)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MAX (63) // 0x0000003F
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_HSH (0x06104758)

#define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_REG                   (0x0000475C)

  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_WID ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_MSK (0x0000003F)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_MAX (63) // 0x0000003F
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_HSH (0x0600475C)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_REG                    (0x00004760)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_HSH  (0x07004760)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_WID  ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_HSH  (0x02074760)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_REG                    (0x00004764)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_HSH  (0x07004764)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_WID  ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_HSH  (0x02074764)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_REG                    (0x00004768)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_HSH  (0x07004768)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_WID  ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_HSH  (0x02074768)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_REG                    (0x0000476C)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_HSH  (0x0700476C)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_WID  ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_HSH  (0x0207476C)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_REG                    (0x00004770)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_HSH  (0x07004770)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_WID  ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_HSH  (0x02074770)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_REG                    (0x00004774)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_HSH  (0x07004774)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_WID  ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_HSH  (0x02074774)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_REG                    (0x00004778)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_HSH  (0x07004778)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_WID  ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_HSH  (0x02074778)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_REG                    (0x0000477C)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_HSH  (0x0700477C)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_WID  ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_HSH  (0x0207477C)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_REG                    (0x00004780)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_OFF  ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_WID  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_MSK  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_MAX  (127) // 0x0000007F
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_DEF  (0x0000007F)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_HSH  (0x07004780)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_OFF  ( 7)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_WID  ( 2)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_MSK  (0x00000180)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_MIN  (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_MAX  (3) // 0x00000003
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_DEF  (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_HSH  (0x02074780)

#define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_REG          (0x00004790)

  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_WID ( 9)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_MSK (0x000001FF)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_MAX (511) // 0x000001FF
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_HSH (0x09004790)

#define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_REG                 (0x00004794)

  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_OFF ( 0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_WID ( 6)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_MSK (0x0000003F)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_MIN (0)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_MAX (63) // 0x0000003F
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_DEF (0x00000000)
  #define MCHBAR_CH1_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_HSH (0x06004794)

#define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_REG                         (0x000047A0)

  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_OFF                   ( 0)
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_WID                   (14)
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_MSK                   (0x00003FFF)
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR0_HSH                   (0x0E0047A0)

  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_OFF                   (16)
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_WID                   (14)
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_MSK                   (0x3FFF0000)
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR0_MR1_CONTENT_MR1_HSH                   (0x0E1047A0)

#define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_REG                         (0x000047A4)

  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_OFF                   ( 0)
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_WID                   (14)
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_MSK                   (0x00003FFF)
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR2_HSH                   (0x0E0047A4)

  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_OFF                   (16)
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_WID                   (14)
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_MSK                   (0x3FFF0000)
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_MR3_CONTENT_MR3_HSH                   (0x0E1047A4)

#define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_REG                         (0x000047A8)

  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_OFF                   ( 0)
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_WID                   (14)
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_MSK                   (0x00003FFF)
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR4_HSH                   (0x0E0047A8)

  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_OFF                   (16)
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_WID                   (14)
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_MSK                   (0x3FFF0000)
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR4_MR5_CONTENT_MR5_HSH                   (0x0E1047A8)

#define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_REG                         (0x000047AC)

  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_OFF                   ( 0)
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_WID                   (14)
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_MSK                   (0x00003FFF)
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR6_HSH                   (0x0E0047AC)

  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_OFF                   (16)
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_WID                   (14)
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_MSK                   (0x3FFF0000)
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_MIN                   (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_MAX                   (16383) // 0x00003FFF
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_DEF                   (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_MR7_CONTENT_MR7_HSH                   (0x0E1047AC)

#define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_REG                         (0x000047B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_OFF           ( 0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MSK           (0x00000003)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_HSH           (0x020047B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_OFF           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MSK           (0x0000000C)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_HSH           (0x020247B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_OFF           ( 4)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MSK           (0x00000030)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_HSH           (0x020447B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_OFF           ( 6)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MSK           (0x000000C0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_HSH           (0x020647B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_OFF           ( 8)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MSK           (0x00000300)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_HSH           (0x020847B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_OFF           (10)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MSK           (0x00000C00)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_HSH           (0x020A47B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_OFF           (12)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MSK           (0x00003000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_HSH           (0x020C47B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_OFF           (14)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MSK           (0x0000C000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_HSH           (0x020E47B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_OFF           (16)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MSK           (0x00030000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_HSH           (0x021047B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_OFF           (18)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MSK           (0x000C0000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_HSH           (0x021247B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_OFF           (20)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MSK           (0x00300000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_HSH           (0x021447B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_OFF           (22)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MSK           (0x00C00000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_HSH           (0x021647B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_OFF           (24)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MSK           (0x03000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_HSH           (0x021847B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_OFF           (26)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MSK           (0x0C000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_HSH           (0x021A47B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_OFF           (28)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MSK           (0x30000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_HSH           (0x021C47B0)

  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_OFF           (30)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_WID           ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MSK           (0xC0000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MIN           (0)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MAX           (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_DEF           (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_HSH           (0x021E47B0)

#define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_REG                       (0x000047B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_OFF         ( 0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MSK         (0x00000003)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_HSH         (0x020047B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_OFF         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MSK         (0x0000000C)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_HSH         (0x020247B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_OFF         ( 4)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MSK         (0x00000030)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_HSH         (0x020447B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_OFF         ( 6)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MSK         (0x000000C0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_HSH         (0x020647B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_OFF         ( 8)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MSK         (0x00000300)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_HSH         (0x020847B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_OFF         (10)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MSK         (0x00000C00)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_HSH         (0x020A47B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_OFF         (12)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MSK         (0x00003000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_HSH         (0x020C47B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_OFF         (14)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MSK         (0x0000C000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_HSH         (0x020E47B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_OFF         (16)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MSK         (0x00030000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_HSH         (0x021047B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_OFF         (18)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MSK         (0x000C0000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_HSH         (0x021247B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_OFF         (20)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MSK         (0x00300000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_HSH         (0x021447B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_OFF         (22)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MSK         (0x00C00000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_HSH         (0x021647B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_OFF         (24)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MSK         (0x03000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_HSH         (0x021847B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_OFF         (26)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MSK         (0x0C000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_HSH         (0x021A47B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_OFF         (28)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MSK         (0x30000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_HSH         (0x021C47B4)

  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_OFF         (30)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_WID         ( 2)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MSK         (0xC0000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MIN         (0)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MAX         (3) // 0x00000003
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_HSH         (0x021E47B4)

#define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_REG                       (0x000047B8)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_OFF               ( 0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MSK               (0x0000007F)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte0_HSH               (0x470047B8)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_OFF               ( 8)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MSK               (0x00007F00)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte1_HSH               (0x470847B8)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_OFF               (16)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MSK               (0x007F0000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte2_HSH               (0x471047B8)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_OFF               (24)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MSK               (0x7F000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte3_HSH               (0x471847B8)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_OFF               (32)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MSK               (0x0000007F00000000ULL)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte4_HSH               (0x472047B8)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_OFF               (40)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MSK               (0x00007F0000000000ULL)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte5_HSH               (0x472847B8)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_OFF               (48)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MSK               (0x007F000000000000ULL)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte6_HSH               (0x473047B8)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_OFF               (56)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MSK               (0x7F00000000000000ULL)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_0_Byte7_HSH               (0x473847B8)

#define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_REG                       (0x000047C0)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_OFF               ( 0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MSK               (0x0000007F)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte0_HSH               (0x470047C0)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_OFF               ( 8)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MSK               (0x00007F00)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte1_HSH               (0x470847C0)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_OFF               (16)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MSK               (0x007F0000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte2_HSH               (0x471047C0)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_OFF               (24)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MSK               (0x7F000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte3_HSH               (0x471847C0)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_OFF               (32)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MSK               (0x0000007F00000000ULL)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte4_HSH               (0x472047C0)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_OFF               (40)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MSK               (0x00007F0000000000ULL)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte5_HSH               (0x472847C0)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_OFF               (48)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MSK               (0x007F000000000000ULL)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte6_HSH               (0x473047C0)

  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_OFF               (56)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_WID               ( 7)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MSK               (0x7F00000000000000ULL)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MIN               (0)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MAX               (127) // 0x0000007F
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_DEF               (0x00000000)
  #define MCHBAR_CH1_CR_DDR4_MR6_VREF_VALUES_1_Byte7_HSH               (0x473847C0)

#define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_REG                            (0x000047C8)

  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR1_OFF                      ( 0)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR1_WID                      ( 8)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR1_MSK                      (0x000000FF)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR1_MIN                      (0)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR1_MAX                      (255) // 0x000000FF
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR1_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR1_HSH                      (0x080047C8)

  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR2_OFF                      ( 8)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR2_WID                      ( 8)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR2_MSK                      (0x0000FF00)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR2_MIN                      (0)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR2_MAX                      (255) // 0x000000FF
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR2_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR2_HSH                      (0x080847C8)

  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR3_OFF                      (16)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR3_WID                      ( 8)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR3_MSK                      (0x00FF0000)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR3_MIN                      (0)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR3_MAX                      (255) // 0x000000FF
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR3_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR3_HSH                      (0x081047C8)

  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR11_OFF                     (24)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR11_WID                     ( 8)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR11_MSK                     (0xFF000000)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR11_MIN                     (0)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR11_MAX                     (255) // 0x000000FF
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR11_DEF                     (0x00000000)
  #define MCHBAR_CH1_CR_LPDDR3_MR_CONTENT_MR11_HSH                     (0x081847C8)

#define MCHBAR_CH1_CR_MRS_FSM_CONTROL_REG                              (0x000047CC)

  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_OFF            ( 0)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_WID            ( 8)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MSK            (0x000000FF)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MIN            (0)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MAX            (255) // 0x000000FF
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_DEF            (0x00000000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_HSH            (0x080047CC)

  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_OFF ( 8)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_WID ( 1)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_MSK (0x00000100)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_MIN (0)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_DEF (0x00000000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_HSH (0x010847CC)

  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_OFF ( 9)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_WID ( 1)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MSK (0x00000200)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MIN (0)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_DEF (0x00000000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_HSH (0x010947CC)

  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_OFF (10)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_WID ( 1)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MSK (0x00000400)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MIN (0)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MAX (1) // 0x00000001
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_DEF (0x00000000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_HSH (0x010A47CC)

  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_OFF          (16)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_WID          ( 4)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_MSK          (0x000F0000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_MIN          (0)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_MAX          (15) // 0x0000000F
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_DEF          (0x00000000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_HSH          (0x041047CC)

  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_do_ZQCL_OFF                    (20)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_do_ZQCL_WID                    ( 1)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_do_ZQCL_MSK                    (0x00100000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_do_ZQCL_MIN                    (0)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_do_ZQCL_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_do_ZQCL_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_do_ZQCL_HSH                    (0x011447CC)

  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_OFF            (21)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_WID            ( 1)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MSK            (0x00200000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MIN            (0)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MAX            (1) // 0x00000001
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_DEF            (0x00000000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_zero_rank1_MR11_HSH            (0x011547CC)

  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_OFF         (22)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_WID         ( 1)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_MSK         (0x00400000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_MIN         (0)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_MAX         (1) // 0x00000001
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_DEF         (0x00000000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_vref_time_per_byte_HSH         (0x011647CC)

  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_tVREFDQ_OFF                    (24)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_tVREFDQ_WID                    ( 8)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_tVREFDQ_MSK                    (0xFF000000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_tVREFDQ_MIN                    (0)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_tVREFDQ_MAX                    (255) // 0x000000FF
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_tVREFDQ_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_MRS_FSM_CONTROL_tVREFDQ_HSH                    (0x081847CC)

#define MCHBAR_CH1_CR_MRS_FSM_RUN_REG                                  (0x000047D0)

  #define MCHBAR_CH1_CR_MRS_FSM_RUN_Run_OFF                            ( 0)
  #define MCHBAR_CH1_CR_MRS_FSM_RUN_Run_WID                            ( 1)
  #define MCHBAR_CH1_CR_MRS_FSM_RUN_Run_MSK                            (0x00000001)
  #define MCHBAR_CH1_CR_MRS_FSM_RUN_Run_MIN                            (0)
  #define MCHBAR_CH1_CR_MRS_FSM_RUN_Run_MAX                            (1) // 0x00000001
  #define MCHBAR_CH1_CR_MRS_FSM_RUN_Run_DEF                            (0x00000000)
  #define MCHBAR_CH1_CR_MRS_FSM_RUN_Run_HSH                            (0x010047D0)

#define MCHBAR_CH1_CR_MCMNTS_SPARE_REG                                 (0x000047FC)

  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_OFF                      ( 0)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_WID                      ( 8)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_MSK                      (0x000000FF)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_MIN                      (0)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_MAX                      (255) // 0x000000FF
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_DEF                      (0x00000000)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_HSH                      (0x080047FC)

  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX2Ref_OFF                    ( 8)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX2Ref_WID                    ( 1)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX2Ref_MSK                    (0x00000100)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX2Ref_MIN                    (0)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX2Ref_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX2Ref_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX2Ref_HSH                    (0x010847FC)

  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX4Ref_OFF                    ( 9)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX4Ref_WID                    ( 1)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX4Ref_MSK                    (0x00000200)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX4Ref_MIN                    (0)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX4Ref_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX4Ref_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceX4Ref_HSH                    (0x010947FC)

  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceTxAnalog_OFF                 (10)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceTxAnalog_WID                 ( 1)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceTxAnalog_MSK                 (0x00000400)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceTxAnalog_MIN                 (0)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceTxAnalog_MAX                 (1) // 0x00000001
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceTxAnalog_DEF                 (0x00000000)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_ForceTxAnalog_HSH                 (0x010A47FC)

  #define MCHBAR_CH1_CR_MCMNTS_SPARE_TxAnalog_grace_OFF                (11)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_TxAnalog_grace_WID                ( 4)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_TxAnalog_grace_MSK                (0x00007800)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_TxAnalog_grace_MIN                (0)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_TxAnalog_grace_MAX                (15) // 0x0000000F
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_TxAnalog_grace_DEF                (0x00000007)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_TxAnalog_grace_HSH                (0x040B47FC)

  #define MCHBAR_CH1_CR_MCMNTS_SPARE_DisSREXcnt_OFF                    (15)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_DisSREXcnt_WID                    ( 1)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_DisSREXcnt_MSK                    (0x00008000)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_DisSREXcnt_MIN                    (0)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_DisSREXcnt_MAX                    (1) // 0x00000001
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_DisSREXcnt_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_DisSREXcnt_HSH                    (0x010F47FC)

  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_V_OFF                    (16)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_V_WID                    (16)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_V_MSK                    (0xFFFF0000)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_V_MIN                    (0)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_V_MAX                    (65535) // 0x0000FFFF
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_V_DEF                    (0x00000000)
  #define MCHBAR_CH1_CR_MCMNTS_SPARE_Spare_RW_V_HSH                    (0x101047FC)

#define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_REG                           (0x00004800)

  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Start_Test_OFF       ( 0)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Start_Test_WID       ( 1)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Start_Test_MSK       (0x00000001)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Start_Test_MIN       (0)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Start_Test_MAX       (1) // 0x00000001
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Start_Test_DEF       (0x00000000)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Start_Test_HSH       (0x01004800)

  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_OFF        ( 1)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_WID        ( 1)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_MSK        (0x00000002)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_MIN        (0)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_MAX        (1) // 0x00000001
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_DEF        (0x00000000)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_HSH        (0x01014800)

  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Clear_Errors_OFF     ( 2)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Clear_Errors_WID     ( 1)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Clear_Errors_MSK     (0x00000004)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Clear_Errors_MIN     (0)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Clear_Errors_MAX     (1) // 0x00000001
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Clear_Errors_DEF     (0x00000000)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Clear_Errors_HSH     (0x01024800)

  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_On_Any_Error_OFF ( 4)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_On_Any_Error_WID ( 1)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_On_Any_Error_MSK (0x00000010)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_On_Any_Error_MIN (0)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_On_Any_Error_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_On_Any_Error_DEF (0x00000000)
  #define MCDFXS_CR_REUT_GLOBAL_CTL_MCMAIN_Global_Stop_Test_On_Any_Error_HSH (0x01044800)

#define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_REG                           (0x00004804)

  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_0_OFF  ( 0)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_0_WID  ( 1)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_0_MSK  (0x00000001)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_0_MIN  (0)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_0_MAX  (1) // 0x00000001
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_0_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_0_HSH  (0x01004804)

  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_1_OFF  ( 1)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_1_WID  ( 1)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_1_MSK  (0x00000002)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_1_MIN  (0)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_1_MAX  (1) // 0x00000001
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_1_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Error_Status_1_HSH  (0x01014804)

  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_0_OFF (16)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_0_WID ( 1)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_0_MSK (0x00010000)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_0_MIN (0)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_0_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_0_DEF (0x00000001)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_0_HSH (0x01104804)

  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_1_OFF (17)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_1_WID ( 1)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_1_MSK (0x00020000)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_1_MIN (0)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_1_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_1_DEF (0x00000001)
  #define MCDFXS_CR_REUT_GLOBAL_ERR_MCMAIN_Channel_Test_Done_Status_1_HSH (0x01114804)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_REG                     (0x00004808)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_HSH (0x07004808)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_HSH (0x01074808)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_HSH  (0x0E084808)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_HSH  (0x04164808)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_HSH (0x011A4808)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_HSH (0x011B4808)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_HSH (0x021C4808)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_HSH (0x011E4808)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4808)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_REG                     (0x0000480C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_HSH (0x0700480C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_HSH (0x0107480C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_HSH  (0x0E08480C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_HSH  (0x0416480C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_HSH (0x011A480C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_HSH (0x011B480C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_HSH (0x021C480C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_HSH (0x011E480C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F480C)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_REG                     (0x00004810)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_HSH (0x07004810)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_HSH (0x01074810)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_HSH  (0x0E084810)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_HSH  (0x04164810)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_HSH (0x011A4810)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_HSH (0x011B4810)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_HSH (0x021C4810)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_HSH (0x011E4810)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4810)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_REG                     (0x00004814)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_HSH (0x07004814)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_HSH (0x01074814)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_HSH  (0x0E084814)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_HSH  (0x04164814)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_HSH (0x011A4814)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_HSH (0x011B4814)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_HSH (0x021C4814)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_HSH (0x011E4814)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4814)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_REG                     (0x00004818)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_HSH (0x07004818)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_HSH (0x01074818)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_HSH  (0x0E084818)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_HSH  (0x04164818)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_HSH (0x011A4818)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_HSH (0x011B4818)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_HSH (0x021C4818)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_HSH (0x011E4818)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4818)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_REG                     (0x0000481C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_HSH (0x0700481C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_HSH (0x0107481C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_HSH  (0x0E08481C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_HSH  (0x0416481C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_HSH (0x011A481C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_HSH (0x011B481C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_HSH (0x021C481C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_HSH (0x011E481C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F481C)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_REG                     (0x00004820)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_HSH (0x07004820)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_HSH (0x01074820)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_HSH  (0x0E084820)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_HSH  (0x04164820)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_HSH (0x011A4820)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_HSH (0x011B4820)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_HSH (0x021C4820)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_HSH (0x011E4820)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4820)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_REG                     (0x00004824)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_HSH (0x07004824)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_HSH (0x01074824)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_HSH  (0x0E084824)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_HSH  (0x04164824)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_HSH (0x011A4824)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_HSH (0x011B4824)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_HSH (0x021C4824)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_HSH (0x011E4824)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4824)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_REG                     (0x00004830)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_HSH (0x07004830)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Number_of_Cachelines_Scale_HSH (0x01074830)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Wait_HSH  (0x0E084830)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Subsequence_Type_HSH  (0x04164830)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Save_Current_Base_Address_To_Start_HSH (0x011A4830)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Reset_Current_Base_Address_To_Start_HSH (0x011B4830)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Data_and_ECC_Address_Inversion_HSH (0x021C4830)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Invert_Data_and_ECC_HSH (0x011E4830)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_0_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4830)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_REG                     (0x00004834)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_HSH (0x07004834)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Number_of_Cachelines_Scale_HSH (0x01074834)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Wait_HSH  (0x0E084834)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Subsequence_Type_HSH  (0x04164834)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Save_Current_Base_Address_To_Start_HSH (0x011A4834)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Reset_Current_Base_Address_To_Start_HSH (0x011B4834)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Data_and_ECC_Address_Inversion_HSH (0x021C4834)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Invert_Data_and_ECC_HSH (0x011E4834)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_1_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4834)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_REG                     (0x00004838)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_HSH (0x07004838)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Number_of_Cachelines_Scale_HSH (0x01074838)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Wait_HSH  (0x0E084838)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Subsequence_Type_HSH  (0x04164838)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Save_Current_Base_Address_To_Start_HSH (0x011A4838)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Reset_Current_Base_Address_To_Start_HSH (0x011B4838)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Data_and_ECC_Address_Inversion_HSH (0x021C4838)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Invert_Data_and_ECC_HSH (0x011E4838)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_2_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4838)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_REG                     (0x0000483C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_HSH (0x0700483C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Number_of_Cachelines_Scale_HSH (0x0107483C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Wait_HSH  (0x0E08483C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Subsequence_Type_HSH  (0x0416483C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Save_Current_Base_Address_To_Start_HSH (0x011A483C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Reset_Current_Base_Address_To_Start_HSH (0x011B483C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Data_and_ECC_Address_Inversion_HSH (0x021C483C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Invert_Data_and_ECC_HSH (0x011E483C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_3_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F483C)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_REG                     (0x00004840)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_HSH (0x07004840)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Number_of_Cachelines_Scale_HSH (0x01074840)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Wait_HSH  (0x0E084840)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Subsequence_Type_HSH  (0x04164840)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Save_Current_Base_Address_To_Start_HSH (0x011A4840)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Reset_Current_Base_Address_To_Start_HSH (0x011B4840)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Data_and_ECC_Address_Inversion_HSH (0x021C4840)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Invert_Data_and_ECC_HSH (0x011E4840)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_4_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4840)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_REG                     (0x00004844)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_HSH (0x07004844)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Number_of_Cachelines_Scale_HSH (0x01074844)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Wait_HSH  (0x0E084844)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Subsequence_Type_HSH  (0x04164844)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Save_Current_Base_Address_To_Start_HSH (0x011A4844)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Reset_Current_Base_Address_To_Start_HSH (0x011B4844)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Data_and_ECC_Address_Inversion_HSH (0x021C4844)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Invert_Data_and_ECC_HSH (0x011E4844)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_5_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4844)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_REG                     (0x00004848)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_HSH (0x07004848)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Number_of_Cachelines_Scale_HSH (0x01074848)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Wait_HSH  (0x0E084848)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Subsequence_Type_HSH  (0x04164848)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Save_Current_Base_Address_To_Start_HSH (0x011A4848)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Reset_Current_Base_Address_To_Start_HSH (0x011B4848)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Data_and_ECC_Address_Inversion_HSH (0x021C4848)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Invert_Data_and_ECC_HSH (0x011E4848)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_6_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F4848)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_REG                     (0x0000484C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_WID ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_MSK (0x0000007F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_MAX (127) // 0x0000007F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_HSH (0x0700484C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_OFF ( 7)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Number_of_Cachelines_Scale_HSH (0x0107484C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_OFF  ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_WID  (14)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_MSK  (0x003FFF00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_MAX  (16383) // 0x00003FFF
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Wait_HSH  (0x0E08484C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_OFF  (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_WID  ( 4)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_MSK  (0x03C00000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_MIN  (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_MAX  (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_DEF  (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Subsequence_Type_HSH  (0x0416484C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Save_Current_Base_Address_To_Start_HSH (0x011A484C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Reset_Current_Base_Address_To_Start_HSH (0x011B484C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_OFF (28)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_WID ( 2)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Data_and_ECC_Address_Inversion_HSH (0x021C484C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Invert_Data_and_ECC_HSH (0x011E484C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_OFF (31)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_CTL_MCMAIN_7_Stop_Base_Subsequence_On_Wrap_Trigger_HSH (0x011F484C)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_REG              (0x00004858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_HSH (0x05004858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_HSH (0x05084858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_HSH (0x01144858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_HSH (0x01154858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_HSH (0x01164858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_HSH (0x01174858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_HSH (0x01184858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_HSH (0x01194858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_HSH (0x011A4858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_HSH (0x011B4858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_HSH (0x011D4858)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_HSH (0x011E4858)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_REG              (0x0000485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_HSH (0x0500485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_HSH (0x0508485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_HSH (0x0110485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_HSH (0x0114485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_HSH (0x0115485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_HSH (0x0116485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_HSH (0x0117485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_HSH (0x0118485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_HSH (0x0119485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_HSH (0x011A485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_HSH (0x011B485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_HSH (0x011D485C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_HSH (0x011E485C)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_REG              (0x00004860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_HSH (0x05004860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_HSH (0x05084860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_HSH (0x01144860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_HSH (0x01154860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_HSH (0x01164860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_HSH (0x01174860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_HSH (0x01184860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_HSH (0x01194860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_HSH (0x011A4860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_HSH (0x011B4860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_HSH (0x011D4860)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_HSH (0x011E4860)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_REG              (0x00004864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_HSH (0x05004864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_HSH (0x05084864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_HSH (0x01144864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_HSH (0x01154864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_HSH (0x01164864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_HSH (0x01174864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_HSH (0x01184864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_HSH (0x01194864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_HSH (0x011A4864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_HSH (0x011B4864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_HSH (0x011D4864)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_HSH (0x011E4864)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_REG              (0x00004868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_HSH (0x05004868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_HSH (0x05084868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_HSH (0x01144868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_HSH (0x01154868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_HSH (0x01164868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_HSH (0x01174868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_HSH (0x01184868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_HSH (0x01194868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_HSH (0x011A4868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_HSH (0x011B4868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_HSH (0x011D4868)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_HSH (0x011E4868)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_REG              (0x0000486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_HSH (0x0500486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_HSH (0x0508486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_HSH (0x0110486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_HSH (0x0114486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_HSH (0x0115486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_HSH (0x0116486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_HSH (0x0117486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_HSH (0x0118486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_HSH (0x0119486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_HSH (0x011A486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_HSH (0x011B486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_HSH (0x011D486C)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_HSH (0x011E486C)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_REG              (0x00004870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_HSH (0x05004870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_HSH (0x05084870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_HSH (0x01144870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_HSH (0x01154870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_HSH (0x01164870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_HSH (0x01174870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_HSH (0x01184870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_HSH (0x01194870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_HSH (0x011A4870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_HSH (0x011B4870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_HSH (0x011D4870)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_HSH (0x011E4870)

#define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_REG              (0x00004874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_HSH (0x05004874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_HSH (0x05084874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_HSH (0x01144874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_HSH (0x01154874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_HSH (0x01164874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_HSH (0x01174874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_HSH (0x01184874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_HSH (0x01194874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_HSH (0x011A4874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_HSH (0x011B4874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_HSH (0x011D4874)

  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH0_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_HSH (0x011E4874)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_REG              (0x00004880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Offset_Address_Update_Rate_HSH (0x05004880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Repeat_Rate_HSH (0x05084880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Subsequence_Type_HSH (0x01144880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Deselect_Enable_HSH (0x01154880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Select_Enable_HSH (0x01164880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Save_Enable_HSH (0x01174880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Order_HSH (0x01184880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_CADB_Seeds_Reload_Enable_HSH (0x01194880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Column_Increment_Enable_HSH (0x011A4880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Order_HSH (0x011B4880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Row_Increment_Enable_HSH (0x011D4880)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_0_Base_Invert_Data_and_ECC_HSH (0x011E4880)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_REG              (0x00004884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Offset_Address_Update_Rate_HSH (0x05004884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Repeat_Rate_HSH (0x05084884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Subsequence_Type_HSH (0x01144884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Deselect_Enable_HSH (0x01154884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Select_Enable_HSH (0x01164884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Save_Enable_HSH (0x01174884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Order_HSH (0x01184884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_CADB_Seeds_Reload_Enable_HSH (0x01194884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Column_Increment_Enable_HSH (0x011A4884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Order_HSH (0x011B4884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Row_Increment_Enable_HSH (0x011D4884)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_1_Base_Invert_Data_and_ECC_HSH (0x011E4884)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_REG              (0x00004888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Offset_Address_Update_Rate_HSH (0x05004888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Repeat_Rate_HSH (0x05084888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Subsequence_Type_HSH (0x01144888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Deselect_Enable_HSH (0x01154888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Select_Enable_HSH (0x01164888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Save_Enable_HSH (0x01174888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Order_HSH (0x01184888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_CADB_Seeds_Reload_Enable_HSH (0x01194888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Column_Increment_Enable_HSH (0x011A4888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Order_HSH (0x011B4888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Row_Increment_Enable_HSH (0x011D4888)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_2_Base_Invert_Data_and_ECC_HSH (0x011E4888)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_REG              (0x0000488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Offset_Address_Update_Rate_HSH (0x0500488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Repeat_Rate_HSH (0x0508488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Offset_Wrap_Trigger_Enable_HSH (0x0110488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Subsequence_Type_HSH (0x0114488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Deselect_Enable_HSH (0x0115488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Select_Enable_HSH (0x0116488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Save_Enable_HSH (0x0117488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Order_HSH (0x0118488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_CADB_Seeds_Reload_Enable_HSH (0x0119488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Column_Increment_Enable_HSH (0x011A488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Order_HSH (0x011B488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Row_Increment_Enable_HSH (0x011D488C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_3_Base_Invert_Data_and_ECC_HSH (0x011E488C)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_REG              (0x00004890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Offset_Address_Update_Rate_HSH (0x05004890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Repeat_Rate_HSH (0x05084890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Subsequence_Type_HSH (0x01144890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Deselect_Enable_HSH (0x01154890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Select_Enable_HSH (0x01164890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Save_Enable_HSH (0x01174890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Order_HSH (0x01184890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_CADB_Seeds_Reload_Enable_HSH (0x01194890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Column_Increment_Enable_HSH (0x011A4890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Order_HSH (0x011B4890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Row_Increment_Enable_HSH (0x011D4890)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_4_Base_Invert_Data_and_ECC_HSH (0x011E4890)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_REG              (0x00004894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Offset_Address_Update_Rate_HSH (0x05004894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Repeat_Rate_HSH (0x05084894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Subsequence_Type_HSH (0x01144894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Deselect_Enable_HSH (0x01154894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Select_Enable_HSH (0x01164894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Save_Enable_HSH (0x01174894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Order_HSH (0x01184894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_CADB_Seeds_Reload_Enable_HSH (0x01194894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Column_Increment_Enable_HSH (0x011A4894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Order_HSH (0x011B4894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Row_Increment_Enable_HSH (0x011D4894)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_5_Base_Invert_Data_and_ECC_HSH (0x011E4894)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_REG              (0x00004898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Offset_Address_Update_Rate_HSH (0x05004898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Repeat_Rate_HSH (0x05084898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F4898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Offset_Wrap_Trigger_Enable_HSH (0x01104898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Subsequence_Type_HSH (0x01144898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Deselect_Enable_HSH (0x01154898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Select_Enable_HSH (0x01164898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Save_Enable_HSH (0x01174898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Order_HSH (0x01184898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_CADB_Seeds_Reload_Enable_HSH (0x01194898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Column_Increment_Enable_HSH (0x011A4898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Order_HSH (0x011B4898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Row_Increment_Enable_HSH (0x011D4898)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_6_Base_Invert_Data_and_ECC_HSH (0x011E4898)

#define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_REG              (0x0000489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_OFF ( 0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Offset_Address_Update_Rate_HSH (0x0500489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_OFF ( 8)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_MSK (0x00001F00)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Repeat_Rate_HSH (0x0508489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_OFF (15)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Offset_Wrap_Trigger_Enable_HSH (0x010F489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_OFF (16)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Offset_Wrap_Trigger_Enable_HSH (0x0110489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_OFF (20)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Subsequence_Type_HSH (0x0114489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Deselect_Enable_HSH (0x0115489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Select_Enable_HSH (0x0116489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Save_Enable_HSH (0x0117489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_OFF (24)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Order_HSH (0x0118489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_CADB_Seeds_Reload_Enable_HSH (0x0119489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Column_Increment_Enable_HSH (0x011A489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_OFF (27)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Order_HSH (0x011B489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Row_Increment_Enable_HSH (0x011D489C)

  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_OFF (30)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_WID ( 1)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_MIN (0)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH1_SUBSEQ_OFFSET_CTL_MCMAIN_7_Base_Invert_Data_and_ECC_HSH (0x011E489C)

#define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_REG                         (0x000048A8)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Stop_Base_Sequence_On_Wrap_Trigger_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Stop_Base_Sequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Stop_Base_Sequence_On_Wrap_Trigger_MSK (0x00000008)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Stop_Base_Sequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Stop_Base_Sequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Stop_Base_Sequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Stop_Base_Sequence_On_Wrap_Trigger_HSH (0x410348A8)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Address_Update_Rate_Mode_OFF ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Address_Update_Rate_Mode_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Address_Update_Rate_Mode_MSK (0x00000020)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Address_Update_Rate_Mode_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Address_Update_Rate_Mode_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Address_Update_Rate_Mode_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Address_Update_Rate_Mode_HSH (0x410548A8)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Enable_Dummy_Reads_OFF    ( 7)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Enable_Dummy_Reads_WID    ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Enable_Dummy_Reads_MSK    (0x00000080)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Enable_Dummy_Reads_MIN    (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Enable_Dummy_Reads_MAX    (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Enable_Dummy_Reads_DEF    (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Enable_Dummy_Reads_HSH    (0x410748A8)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_REUT_AllowOpp_Refresh_OFF ( 9)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_REUT_AllowOpp_Refresh_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_REUT_AllowOpp_Refresh_MSK (0x00000200)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_REUT_AllowOpp_Refresh_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_REUT_AllowOpp_Refresh_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_REUT_AllowOpp_Refresh_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_REUT_AllowOpp_Refresh_HSH (0x410948A8)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Global_Control_OFF        (11)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Global_Control_WID        ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Global_Control_MSK        (0x00000800)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Global_Control_MIN        (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Global_Control_MAX        (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Global_Control_DEF        (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Global_Control_HSH        (0x410B48A8)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Initialization_Mode_OFF   (12)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Initialization_Mode_WID   ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Initialization_Mode_MSK   (0x00003000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Initialization_Mode_MIN   (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Initialization_Mode_MAX   (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Initialization_Mode_DEF   (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Initialization_Mode_HSH   (0x420C48A8)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_Start_Pointer_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_Start_Pointer_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_Start_Pointer_MSK (0x07000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_Start_Pointer_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_Start_Pointer_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_Start_Pointer_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_Start_Pointer_HSH (0x431848A8)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_End_Pointer_OFF (28)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_End_Pointer_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_End_Pointer_MSK (0x70000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_End_Pointer_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_End_Pointer_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_End_Pointer_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Subsequence_End_Pointer_HSH (0x431C48A8)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Start_Test_Delay_OFF      (32)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Start_Test_Delay_WID      (10)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Start_Test_Delay_MSK      (0x000003FF00000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Start_Test_Delay_MIN      (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Start_Test_Delay_MAX      (1023) // 0x000003FF
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Start_Test_Delay_DEF      (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_Start_Test_Delay_HSH      (0x4A2048A8)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_SubSequence_Cacheline_Counter_Mode_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_SubSequence_Cacheline_Counter_Mode_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_SubSequence_Cacheline_Counter_Mode_MSK (0x0001000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_SubSequence_Cacheline_Counter_Mode_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_SubSequence_Cacheline_Counter_Mode_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_SubSequence_Cacheline_Counter_Mode_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_0_SubSequence_Cacheline_Counter_Mode_HSH (0x413048A8)

#define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_REG                         (0x000048B0)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Stop_Base_Sequence_On_Wrap_Trigger_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Stop_Base_Sequence_On_Wrap_Trigger_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Stop_Base_Sequence_On_Wrap_Trigger_MSK (0x00000008)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Stop_Base_Sequence_On_Wrap_Trigger_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Stop_Base_Sequence_On_Wrap_Trigger_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Stop_Base_Sequence_On_Wrap_Trigger_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Stop_Base_Sequence_On_Wrap_Trigger_HSH (0x410348B0)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Address_Update_Rate_Mode_OFF ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Address_Update_Rate_Mode_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Address_Update_Rate_Mode_MSK (0x00000020)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Address_Update_Rate_Mode_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Address_Update_Rate_Mode_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Address_Update_Rate_Mode_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Address_Update_Rate_Mode_HSH (0x410548B0)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Enable_Dummy_Reads_OFF    ( 7)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Enable_Dummy_Reads_WID    ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Enable_Dummy_Reads_MSK    (0x00000080)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Enable_Dummy_Reads_MIN    (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Enable_Dummy_Reads_MAX    (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Enable_Dummy_Reads_DEF    (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Enable_Dummy_Reads_HSH    (0x410748B0)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_REUT_AllowOpp_Refresh_OFF ( 9)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_REUT_AllowOpp_Refresh_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_REUT_AllowOpp_Refresh_MSK (0x00000200)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_REUT_AllowOpp_Refresh_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_REUT_AllowOpp_Refresh_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_REUT_AllowOpp_Refresh_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_REUT_AllowOpp_Refresh_HSH (0x410948B0)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Global_Control_OFF        (11)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Global_Control_WID        ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Global_Control_MSK        (0x00000800)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Global_Control_MIN        (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Global_Control_MAX        (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Global_Control_DEF        (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Global_Control_HSH        (0x410B48B0)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Initialization_Mode_OFF   (12)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Initialization_Mode_WID   ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Initialization_Mode_MSK   (0x00003000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Initialization_Mode_MIN   (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Initialization_Mode_MAX   (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Initialization_Mode_DEF   (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Initialization_Mode_HSH   (0x420C48B0)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_Start_Pointer_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_Start_Pointer_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_Start_Pointer_MSK (0x07000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_Start_Pointer_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_Start_Pointer_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_Start_Pointer_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_Start_Pointer_HSH (0x431848B0)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_End_Pointer_OFF (28)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_End_Pointer_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_End_Pointer_MSK (0x70000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_End_Pointer_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_End_Pointer_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_End_Pointer_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Subsequence_End_Pointer_HSH (0x431C48B0)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Start_Test_Delay_OFF      (32)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Start_Test_Delay_WID      (10)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Start_Test_Delay_MSK      (0x000003FF00000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Start_Test_Delay_MIN      (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Start_Test_Delay_MAX      (1023) // 0x000003FF
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Start_Test_Delay_DEF      (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_Start_Test_Delay_HSH      (0x4A2048B0)

  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_SubSequence_Cacheline_Counter_Mode_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_SubSequence_Cacheline_Counter_Mode_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_SubSequence_Cacheline_Counter_Mode_MSK (0x0001000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_SubSequence_Cacheline_Counter_Mode_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_SubSequence_Cacheline_Counter_Mode_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_SubSequence_Cacheline_Counter_Mode_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CFG_MCMAIN_1_SubSequence_Cacheline_Counter_Mode_HSH (0x413048B0)

#define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_REG                         (0x000048B8)

  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Start_Test_OFF      ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Start_Test_WID      ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Start_Test_MSK      (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Start_Test_MIN      (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Start_Test_MAX      (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Start_Test_DEF      (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Start_Test_HSH      (0x010048B8)

  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Stop_Test_OFF       ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Stop_Test_WID       ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Stop_Test_MSK       (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Stop_Test_MIN       (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Stop_Test_MAX       (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Stop_Test_DEF       (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Stop_Test_HSH       (0x010148B8)

  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Clear_Errors_OFF    ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Clear_Errors_WID    ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Clear_Errors_MSK    (0x00000004)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Clear_Errors_MIN    (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Clear_Errors_MAX    (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Clear_Errors_DEF    (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_0_Local_Clear_Errors_HSH    (0x010248B8)

#define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_REG                         (0x000048BC)

  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Start_Test_OFF      ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Start_Test_WID      ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Start_Test_MSK      (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Start_Test_MIN      (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Start_Test_MAX      (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Start_Test_DEF      (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Start_Test_HSH      (0x010048BC)

  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Stop_Test_OFF       ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Stop_Test_WID       ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Stop_Test_MSK       (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Stop_Test_MIN       (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Stop_Test_MAX       (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Stop_Test_DEF       (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Stop_Test_HSH       (0x010148BC)

  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Clear_Errors_OFF    ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Clear_Errors_WID    ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Clear_Errors_MSK    (0x00000004)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Clear_Errors_MIN    (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Clear_Errors_MAX    (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Clear_Errors_DEF    (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CTL_MCMAIN_1_Local_Clear_Errors_HSH    (0x010248BC)

#define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_0_REG            (0x000048C0)

  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_0_Current_Loopcount_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_0_Current_Loopcount_WID (32)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_0_Current_Loopcount_MSK (0xFFFFFFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_0_Current_Loopcount_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_0_Current_Loopcount_MAX (4294967295) // 0xFFFFFFFF
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_0_Current_Loopcount_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_0_Current_Loopcount_HSH (0x200048C0)

#define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_1_REG            (0x000048C4)

  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_1_Current_Loopcount_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_1_Current_Loopcount_WID (32)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_1_Current_Loopcount_MSK (0xFFFFFFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_1_Current_Loopcount_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_1_Current_Loopcount_MAX (4294967295) // 0xFFFFFFFF
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_1_Current_Loopcount_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_STATUS_MCMAIN_1_Current_Loopcount_HSH (0x200048C4)

#define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_0_REG                 (0x000048C8)

  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_0_Current_Subsequence_Pointer_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_0_Current_Subsequence_Pointer_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_0_Current_Subsequence_Pointer_MSK (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_0_Current_Subsequence_Pointer_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_0_Current_Subsequence_Pointer_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_0_Current_Subsequence_Pointer_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_0_Current_Subsequence_Pointer_HSH (0x030048C8)

#define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_1_REG                 (0x000048CC)

  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_1_Current_Subsequence_Pointer_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_1_Current_Subsequence_Pointer_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_1_Current_Subsequence_Pointer_MSK (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_1_Current_Subsequence_Pointer_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_1_Current_Subsequence_Pointer_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_1_Current_Subsequence_Pointer_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_SUBSEQ_PNTR_MCMAIN_1_Current_Subsequence_Pointer_HSH (0x030048CC)

#define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_0_REG            (0x000048D0)

  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_0_Current_Cacheline_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_0_Current_Cacheline_WID (16)
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_0_Current_Cacheline_MSK (0x0000FFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_0_Current_Cacheline_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_0_Current_Cacheline_MAX (65535) // 0x0000FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_0_Current_Cacheline_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_0_Current_Cacheline_HSH (0x100048D0)

#define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_1_REG            (0x000048D4)

  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_1_Current_Cacheline_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_1_Current_Cacheline_WID (16)
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_1_Current_Cacheline_MSK (0x0000FFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_1_Current_Cacheline_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_1_Current_Cacheline_MAX (65535) // 0x0000FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_1_Current_Cacheline_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_CACHELINE_STATUS_MCMAIN_1_Current_Cacheline_HSH (0x100048D4)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_REG             (0x000048D8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Column_Address_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Column_Address_WID ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Column_Address_MSK (0x000007F8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Column_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Column_Address_MAX (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Column_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Column_Address_HSH (0x480348D8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Row_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Row_Address_WID (17)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Row_Address_MSK (0x000001FFFF000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Row_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Row_Address_MAX (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Row_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Row_Address_HSH (0x511848D8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Bank_Address_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Bank_Address_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Bank_Address_MSK (0x000F000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Bank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Bank_Address_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Bank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Bank_Address_HSH (0x443048D8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Rank_Address_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Rank_Address_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Rank_Address_MSK (0x0700000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Rank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Rank_Address_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Rank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_0_Rank_Address_HSH (0x433848D8)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_REG             (0x000048E0)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Column_Address_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Column_Address_WID ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Column_Address_MSK (0x000007F8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Column_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Column_Address_MAX (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Column_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Column_Address_HSH (0x480348E0)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Row_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Row_Address_WID (17)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Row_Address_MSK (0x000001FFFF000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Row_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Row_Address_MAX (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Row_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Row_Address_HSH (0x511848E0)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Bank_Address_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Bank_Address_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Bank_Address_MSK (0x000F000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Bank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Bank_Address_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Bank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Bank_Address_HSH (0x443048E0)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Rank_Address_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Rank_Address_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Rank_Address_MSK (0x0700000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Rank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Rank_Address_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Rank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_START_MCMAIN_1_Rank_Address_HSH (0x433848E0)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_REG              (0x000048E8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Column_Address_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Column_Address_WID ( 9)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Column_Address_MSK (0x00000FF8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Column_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Column_Address_MAX (511) // 0x000001FF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Column_Address_DEF (0x000000FF)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Column_Address_HSH (0x490348E8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Row_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Row_Address_WID (18)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Row_Address_MSK (0x000003FFFF000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Row_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Row_Address_MAX (262143) // 0x0003FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Row_Address_DEF (0x0000FFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Row_Address_HSH (0x521848E8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Bank_Address_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Bank_Address_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Bank_Address_MSK (0x000F000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Bank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Bank_Address_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Bank_Address_DEF (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Bank_Address_HSH (0x443048E8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Rank_Address_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Rank_Address_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Rank_Address_MSK (0x0700000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Rank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Rank_Address_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Rank_Address_DEF (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_0_Rank_Address_HSH (0x433848E8)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_REG              (0x000048F0)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Column_Address_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Column_Address_WID ( 9)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Column_Address_MSK (0x00000FF8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Column_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Column_Address_MAX (511) // 0x000001FF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Column_Address_DEF (0x000000FF)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Column_Address_HSH (0x490348F0)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Row_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Row_Address_WID (18)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Row_Address_MSK (0x000003FFFF000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Row_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Row_Address_MAX (262143) // 0x0003FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Row_Address_DEF (0x0000FFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Row_Address_HSH (0x521848F0)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Bank_Address_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Bank_Address_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Bank_Address_MSK (0x000F000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Bank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Bank_Address_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Bank_Address_DEF (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Bank_Address_HSH (0x443048F0)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Rank_Address_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Rank_Address_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Rank_Address_MSK (0x0700000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Rank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Rank_Address_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Rank_Address_DEF (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_WRAP_MCMAIN_1_Rank_Address_HSH (0x433848F0)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_REG           (0x000048F8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Column_Address_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Column_Address_WID ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Column_Address_MSK (0x000007F8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Column_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Column_Address_MAX (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Column_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Column_Address_HSH (0x480348F8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Row_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Row_Address_WID (17)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Row_Address_MSK (0x000001FFFF000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Row_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Row_Address_MAX (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Row_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Row_Address_HSH (0x511848F8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Bank_Address_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Bank_Address_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Bank_Address_MSK (0x000F000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Bank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Bank_Address_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Bank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Bank_Address_HSH (0x443048F8)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Rank_Address_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Rank_Address_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Rank_Address_MSK (0x0700000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Rank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Rank_Address_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Rank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_0_Rank_Address_HSH (0x433848F8)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_REG           (0x00004900)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Column_Address_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Column_Address_WID ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Column_Address_MSK (0x000007F8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Column_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Column_Address_MAX (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Column_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Column_Address_HSH (0x48034900)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Row_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Row_Address_WID (17)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Row_Address_MSK (0x000001FFFF000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Row_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Row_Address_MAX (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Row_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Row_Address_HSH (0x51184900)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Bank_Address_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Bank_Address_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Bank_Address_MSK (0x000F000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Bank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Bank_Address_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Bank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Bank_Address_HSH (0x44304900)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Rank_Address_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Rank_Address_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Rank_Address_MSK (0x0700000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Rank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Rank_Address_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Rank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_CURRENT_MCMAIN_1_Rank_Address_HSH (0x43384900)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_REG (0x00004908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Column_Address_Order_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Column_Address_Order_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Column_Address_Order_MSK (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Column_Address_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Column_Address_Order_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Column_Address_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Column_Address_Order_HSH (0x02004908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Row_Address_Order_OFF ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Row_Address_Order_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Row_Address_Order_MSK (0x0000000C)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Row_Address_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Row_Address_Order_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Row_Address_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Row_Address_Order_HSH (0x02024908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Bank_Address_Order_OFF ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Bank_Address_Order_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Bank_Address_Order_MSK (0x00000030)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Bank_Address_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Bank_Address_Order_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Bank_Address_Order_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Bank_Address_Order_HSH (0x02044908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Rank_Address_Order_OFF ( 6)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Rank_Address_Order_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Rank_Address_Order_MSK (0x000000C0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Rank_Address_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Rank_Address_Order_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Rank_Address_Order_DEF (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Rank_Address_Order_HSH (0x02064908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Address_Invert_Rate_OFF (13)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Address_Invert_Rate_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Address_Invert_Rate_MSK (0x0000E000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Address_Invert_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Address_Invert_Rate_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Address_Invert_Rate_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Base_Address_Invert_Rate_HSH (0x030D4908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Address_Invert_Enable_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Address_Invert_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Address_Invert_Enable_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Address_Invert_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Address_Invert_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Address_Invert_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Address_Invert_Enable_HSH (0x01144908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Address_Invert_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Address_Invert_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Address_Invert_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Address_Invert_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Address_Invert_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Address_Invert_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Address_Invert_Enable_HSH (0x01154908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Address_Invert_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Address_Invert_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Address_Invert_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Address_Invert_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Address_Invert_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Address_Invert_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Address_Invert_Enable_HSH (0x01164908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Address_Invert_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Address_Invert_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Address_Invert_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Address_Invert_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Address_Invert_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Address_Invert_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Address_Invert_Enable_HSH (0x01174908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Trigger_Enable_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Trigger_Enable_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Trigger_Enable_HSH (0x01184908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Trigger_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Trigger_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Trigger_Enable_HSH (0x01194908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Trigger_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Trigger_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Trigger_Enable_HSH (0x011A4908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Trigger_Enable_OFF (27)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Trigger_Enable_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Trigger_Enable_HSH (0x011B4908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Carry_Enable_OFF (28)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Carry_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Carry_Enable_MSK (0x10000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Carry_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Carry_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Carry_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Column_Base_Wrap_Carry_Enable_HSH (0x011C4908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Carry_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Carry_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Carry_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Carry_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Carry_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Carry_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Row_Base_Wrap_Carry_Enable_HSH (0x011D4908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Carry_Enable_OFF (30)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Carry_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Carry_Enable_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Carry_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Carry_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Carry_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Bank_Base_Wrap_Carry_Enable_HSH (0x011E4908)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Carry_Enable_OFF (31)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Carry_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Carry_Enable_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Carry_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Carry_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Carry_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_0_Rank_Base_Wrap_Carry_Enable_HSH (0x011F4908)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_REG (0x0000490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Column_Address_Order_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Column_Address_Order_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Column_Address_Order_MSK (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Column_Address_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Column_Address_Order_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Column_Address_Order_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Column_Address_Order_HSH (0x0200490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Row_Address_Order_OFF ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Row_Address_Order_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Row_Address_Order_MSK (0x0000000C)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Row_Address_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Row_Address_Order_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Row_Address_Order_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Row_Address_Order_HSH (0x0202490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Bank_Address_Order_OFF ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Bank_Address_Order_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Bank_Address_Order_MSK (0x00000030)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Bank_Address_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Bank_Address_Order_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Bank_Address_Order_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Bank_Address_Order_HSH (0x0204490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Rank_Address_Order_OFF ( 6)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Rank_Address_Order_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Rank_Address_Order_MSK (0x000000C0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Rank_Address_Order_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Rank_Address_Order_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Rank_Address_Order_DEF (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Rank_Address_Order_HSH (0x0206490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Address_Invert_Rate_OFF (13)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Address_Invert_Rate_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Address_Invert_Rate_MSK (0x0000E000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Address_Invert_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Address_Invert_Rate_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Address_Invert_Rate_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Base_Address_Invert_Rate_HSH (0x030D490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Address_Invert_Enable_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Address_Invert_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Address_Invert_Enable_MSK (0x00100000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Address_Invert_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Address_Invert_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Address_Invert_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Address_Invert_Enable_HSH (0x0114490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Address_Invert_Enable_OFF (21)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Address_Invert_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Address_Invert_Enable_MSK (0x00200000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Address_Invert_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Address_Invert_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Address_Invert_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Address_Invert_Enable_HSH (0x0115490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Address_Invert_Enable_OFF (22)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Address_Invert_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Address_Invert_Enable_MSK (0x00400000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Address_Invert_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Address_Invert_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Address_Invert_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Address_Invert_Enable_HSH (0x0116490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Address_Invert_Enable_OFF (23)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Address_Invert_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Address_Invert_Enable_MSK (0x00800000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Address_Invert_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Address_Invert_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Address_Invert_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Address_Invert_Enable_HSH (0x0117490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Trigger_Enable_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Trigger_Enable_MSK (0x01000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Trigger_Enable_HSH (0x0118490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Trigger_Enable_OFF (25)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Trigger_Enable_MSK (0x02000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Trigger_Enable_HSH (0x0119490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Trigger_Enable_OFF (26)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Trigger_Enable_MSK (0x04000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Trigger_Enable_HSH (0x011A490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Trigger_Enable_OFF (27)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Trigger_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Trigger_Enable_MSK (0x08000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Trigger_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Trigger_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Trigger_Enable_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Trigger_Enable_HSH (0x011B490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Carry_Enable_OFF (28)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Carry_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Carry_Enable_MSK (0x10000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Carry_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Carry_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Carry_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Column_Base_Wrap_Carry_Enable_HSH (0x011C490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Carry_Enable_OFF (29)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Carry_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Carry_Enable_MSK (0x20000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Carry_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Carry_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Carry_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Row_Base_Wrap_Carry_Enable_HSH (0x011D490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Carry_Enable_OFF (30)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Carry_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Carry_Enable_MSK (0x40000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Carry_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Carry_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Carry_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Bank_Base_Wrap_Carry_Enable_HSH (0x011E490C)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Carry_Enable_OFF (31)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Carry_Enable_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Carry_Enable_MSK (0x80000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Carry_Enable_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Carry_Enable_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Carry_Enable_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_ORDER_CARRY_INVERT_CTL_MCMAIN_1_Rank_Base_Wrap_Carry_Enable_HSH (0x011F490C)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_REG           (0x00004910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Increment_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Increment_WID ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Increment_MSK (0x000007F8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Increment_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Increment_MAX (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Increment_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Increment_HSH (0x48034910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Rate_OFF (12)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Rate_MSK (0x0001F000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Rate_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Rate_HSH (0x450C4910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Scale_OFF (19)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Scale_MSK (0x00080000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Column_Base_Address_Update_Scale_HSH (0x41134910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Increment_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Increment_WID (12)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Increment_MSK (0xFFF00000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Increment_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Increment_MAX (4095) // 0x00000FFF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Increment_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Increment_HSH (0x4C144910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Rate_OFF (32)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Rate_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Rate_MSK (0x0000000F00000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Rate_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Rate_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Rate_HSH (0x44204910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Scale_OFF (37)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Scale_MSK (0x0000002000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Row_Base_Address_Update_Scale_HSH (0x41254910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Increment_OFF (38)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Increment_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Increment_MSK (0x000003C000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Increment_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Increment_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Increment_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Increment_HSH (0x44264910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Rate_OFF (44)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Rate_MSK (0x0001F00000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Rate_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Rate_HSH (0x452C4910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Scale_OFF (51)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Scale_MSK (0x0008000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Bank_Base_Address_Update_Scale_HSH (0x41334910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Increment_OFF (52)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Increment_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Increment_MSK (0x0070000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Increment_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Increment_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Increment_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Increment_HSH (0x43344910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Rate_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Rate_MSK (0x1F00000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Rate_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Rate_HSH (0x45384910)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Scale_OFF (63)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Scale_MSK (0x8000000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_0_Rank_Base_Address_Update_Scale_HSH (0x413F4910)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_REG           (0x00004918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Increment_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Increment_WID ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Increment_MSK (0x000007F8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Increment_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Increment_MAX (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Increment_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Increment_HSH (0x48034918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Rate_OFF (12)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Rate_MSK (0x0001F000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Rate_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Rate_HSH (0x450C4918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Scale_OFF (19)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Scale_MSK (0x00080000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Column_Base_Address_Update_Scale_HSH (0x41134918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Increment_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Increment_WID (12)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Increment_MSK (0xFFF00000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Increment_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Increment_MAX (4095) // 0x00000FFF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Increment_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Increment_HSH (0x4C144918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Rate_OFF (32)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Rate_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Rate_MSK (0x0000000F00000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Rate_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Rate_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Rate_HSH (0x44204918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Scale_OFF (37)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Scale_MSK (0x0000002000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Row_Base_Address_Update_Scale_HSH (0x41254918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Increment_OFF (38)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Increment_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Increment_MSK (0x000003C000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Increment_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Increment_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Increment_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Increment_HSH (0x44264918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Rate_OFF (44)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Rate_MSK (0x0001F00000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Rate_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Rate_HSH (0x452C4918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Scale_OFF (51)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Scale_MSK (0x0008000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Bank_Base_Address_Update_Scale_HSH (0x41334918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Increment_OFF (52)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Increment_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Increment_MSK (0x0070000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Increment_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Increment_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Increment_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Increment_HSH (0x43344918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Rate_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Rate_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Rate_MSK (0x1F00000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Rate_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Rate_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Rate_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Rate_HSH (0x45384918)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Scale_OFF (63)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Scale_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Scale_MSK (0x8000000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Scale_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Scale_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Scale_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_INC_CTL_MCMAIN_1_Rank_Base_Address_Update_Scale_HSH (0x413F4918)

#define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_REG         (0x00004920)

  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Column_Address_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Column_Address_WID ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Column_Address_MSK (0x000007F8)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Column_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Column_Address_MAX (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Column_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Column_Address_HSH (0x48034920)

  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Row_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Row_Address_WID (17)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Row_Address_MSK (0x000001FFFF000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Row_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Row_Address_MAX (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Row_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_0_Row_Address_HSH (0x51184920)

#define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_REG         (0x00004928)

  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Column_Address_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Column_Address_WID ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Column_Address_MSK (0x000007F8)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Column_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Column_Address_MAX (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Column_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Column_Address_HSH (0x48034928)

  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Row_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Row_Address_WID (17)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Row_Address_MSK (0x000001FFFF000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Row_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Row_Address_MAX (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Row_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_OFFSET_ADDR_CURRENT_MCMAIN_1_Row_Address_HSH (0x51184928)

#define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_REG (0x00004930)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank0_Mapping_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank0_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank0_Mapping_MSK (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank0_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank0_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank0_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank0_Mapping_HSH (0x02004930)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank1_Mapping_OFF ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank1_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank1_Mapping_MSK (0x00000030)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank1_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank1_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank1_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank1_Mapping_HSH (0x02044930)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank2_Mapping_OFF ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank2_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank2_Mapping_MSK (0x00000300)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank2_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank2_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank2_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank2_Mapping_HSH (0x02084930)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank3_Mapping_OFF (12)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank3_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank3_Mapping_MSK (0x00003000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank3_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank3_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank3_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank3_Mapping_HSH (0x020C4930)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank4_Mapping_OFF (16)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank4_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank4_Mapping_MSK (0x00030000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank4_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank4_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank4_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank4_Mapping_HSH (0x02104930)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank5_Mapping_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank5_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank5_Mapping_MSK (0x00300000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank5_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank5_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank5_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank5_Mapping_HSH (0x02144930)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank6_Mapping_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank6_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank6_Mapping_MSK (0x03000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank6_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank6_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank6_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank6_Mapping_HSH (0x02184930)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank7_Mapping_OFF (28)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank7_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank7_Mapping_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank7_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank7_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank7_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Rank7_Mapping_HSH (0x021C4930)

#define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_REG (0x00004934)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank0_Mapping_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank0_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank0_Mapping_MSK (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank0_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank0_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank0_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank0_Mapping_HSH (0x02004934)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank1_Mapping_OFF ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank1_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank1_Mapping_MSK (0x00000030)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank1_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank1_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank1_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank1_Mapping_HSH (0x02044934)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank2_Mapping_OFF ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank2_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank2_Mapping_MSK (0x00000300)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank2_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank2_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank2_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank2_Mapping_HSH (0x02084934)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank3_Mapping_OFF (12)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank3_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank3_Mapping_MSK (0x00003000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank3_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank3_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank3_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank3_Mapping_HSH (0x020C4934)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank4_Mapping_OFF (16)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank4_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank4_Mapping_MSK (0x00030000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank4_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank4_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank4_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank4_Mapping_HSH (0x02104934)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank5_Mapping_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank5_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank5_Mapping_MSK (0x00300000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank5_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank5_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank5_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank5_Mapping_HSH (0x02144934)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank6_Mapping_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank6_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank6_Mapping_MSK (0x03000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank6_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank6_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank6_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank6_Mapping_HSH (0x02184934)

  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank7_Mapping_OFF (28)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank7_Mapping_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank7_Mapping_MSK (0x30000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank7_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank7_Mapping_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank7_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_RANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Rank7_Mapping_HSH (0x021C4934)

#define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_REG      (0x00004938)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row0_Swizzle_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row0_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row0_Swizzle_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row0_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row0_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row0_Swizzle_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row0_Swizzle_HSH (0x05004938)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row1_Swizzle_OFF ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row1_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row1_Swizzle_MSK (0x000003E0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row1_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row1_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row1_Swizzle_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row1_Swizzle_HSH (0x05054938)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row2_Swizzle_OFF (10)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row2_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row2_Swizzle_MSK (0x00007C00)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row2_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row2_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row2_Swizzle_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row2_Swizzle_HSH (0x050A4938)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row3_Swizzle_OFF (15)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row3_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row3_Swizzle_MSK (0x000F8000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row3_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row3_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row3_Swizzle_DEF (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row3_Swizzle_HSH (0x050F4938)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row4_Swizzle_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row4_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row4_Swizzle_MSK (0x01F00000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row4_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row4_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row4_Swizzle_DEF (0x00000004)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row4_Swizzle_HSH (0x05144938)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row5_Swizzle_OFF (25)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row5_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row5_Swizzle_MSK (0x3E000000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row5_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row5_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row5_Swizzle_DEF (0x00000005)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_0_Logical_to_Physical_Row5_Swizzle_HSH (0x05194938)

#define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_REG      (0x0000493C)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row0_Swizzle_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row0_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row0_Swizzle_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row0_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row0_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row0_Swizzle_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row0_Swizzle_HSH (0x0500493C)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row1_Swizzle_OFF ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row1_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row1_Swizzle_MSK (0x000003E0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row1_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row1_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row1_Swizzle_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row1_Swizzle_HSH (0x0505493C)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row2_Swizzle_OFF (10)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row2_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row2_Swizzle_MSK (0x00007C00)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row2_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row2_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row2_Swizzle_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row2_Swizzle_HSH (0x050A493C)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row3_Swizzle_OFF (15)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row3_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row3_Swizzle_MSK (0x000F8000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row3_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row3_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row3_Swizzle_DEF (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row3_Swizzle_HSH (0x050F493C)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row4_Swizzle_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row4_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row4_Swizzle_MSK (0x01F00000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row4_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row4_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row4_Swizzle_DEF (0x00000004)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row4_Swizzle_HSH (0x0514493C)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row5_Swizzle_OFF (25)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row5_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row5_Swizzle_MSK (0x3E000000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row5_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row5_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row5_Swizzle_DEF (0x00000005)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_LOWER_MCMAIN_1_Logical_to_Physical_Row5_Swizzle_HSH (0x0519493C)

#define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_REG      (0x00004940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row6_Swizzle_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row6_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row6_Swizzle_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row6_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row6_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row6_Swizzle_DEF (0x00000006)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row6_Swizzle_HSH (0x45004940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row7_Swizzle_OFF ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row7_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row7_Swizzle_MSK (0x000003E0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row7_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row7_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row7_Swizzle_DEF (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row7_Swizzle_HSH (0x45054940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row8_Swizzle_OFF (10)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row8_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row8_Swizzle_MSK (0x00007C00)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row8_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row8_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row8_Swizzle_DEF (0x00000008)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row8_Swizzle_HSH (0x450A4940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row9_Swizzle_OFF (15)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row9_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row9_Swizzle_MSK (0x000F8000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row9_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row9_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row9_Swizzle_DEF (0x00000009)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row9_Swizzle_HSH (0x450F4940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row10_Swizzle_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row10_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row10_Swizzle_MSK (0x01F00000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row10_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row10_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row10_Swizzle_DEF (0x0000000A)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row10_Swizzle_HSH (0x45144940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row11_Swizzle_OFF (25)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row11_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row11_Swizzle_MSK (0x3E000000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row11_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row11_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row11_Swizzle_DEF (0x0000000B)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row11_Swizzle_HSH (0x45194940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row12_Swizzle_OFF (30)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row12_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row12_Swizzle_MSK (0x00000007C0000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row12_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row12_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row12_Swizzle_DEF (0x0000000C)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row12_Swizzle_HSH (0x451E4940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row13_Swizzle_OFF (35)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row13_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row13_Swizzle_MSK (0x000000F800000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row13_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row13_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row13_Swizzle_DEF (0x0000000D)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row13_Swizzle_HSH (0x45234940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row14_Swizzle_OFF (40)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row14_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row14_Swizzle_MSK (0x00001F0000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row14_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row14_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row14_Swizzle_DEF (0x0000000E)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row14_Swizzle_HSH (0x45284940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row15_Swizzle_OFF (45)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row15_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row15_Swizzle_MSK (0x0003E00000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row15_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row15_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row15_Swizzle_DEF (0x0000000F)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row15_Swizzle_HSH (0x452D4940)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row16_Swizzle_OFF (50)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row16_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row16_Swizzle_MSK (0x007C000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row16_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row16_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row16_Swizzle_DEF (0x00000010)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_0_Logical_to_Physical_Row16_Swizzle_HSH (0x45324940)

#define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_REG      (0x00004948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row6_Swizzle_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row6_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row6_Swizzle_MSK (0x0000001F)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row6_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row6_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row6_Swizzle_DEF (0x00000006)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row6_Swizzle_HSH (0x45004948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row7_Swizzle_OFF ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row7_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row7_Swizzle_MSK (0x000003E0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row7_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row7_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row7_Swizzle_DEF (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row7_Swizzle_HSH (0x45054948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row8_Swizzle_OFF (10)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row8_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row8_Swizzle_MSK (0x00007C00)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row8_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row8_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row8_Swizzle_DEF (0x00000008)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row8_Swizzle_HSH (0x450A4948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row9_Swizzle_OFF (15)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row9_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row9_Swizzle_MSK (0x000F8000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row9_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row9_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row9_Swizzle_DEF (0x00000009)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row9_Swizzle_HSH (0x450F4948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row10_Swizzle_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row10_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row10_Swizzle_MSK (0x01F00000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row10_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row10_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row10_Swizzle_DEF (0x0000000A)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row10_Swizzle_HSH (0x45144948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row11_Swizzle_OFF (25)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row11_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row11_Swizzle_MSK (0x3E000000)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row11_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row11_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row11_Swizzle_DEF (0x0000000B)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row11_Swizzle_HSH (0x45194948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row12_Swizzle_OFF (30)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row12_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row12_Swizzle_MSK (0x00000007C0000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row12_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row12_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row12_Swizzle_DEF (0x0000000C)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row12_Swizzle_HSH (0x451E4948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row13_Swizzle_OFF (35)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row13_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row13_Swizzle_MSK (0x000000F800000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row13_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row13_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row13_Swizzle_DEF (0x0000000D)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row13_Swizzle_HSH (0x45234948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row14_Swizzle_OFF (40)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row14_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row14_Swizzle_MSK (0x00001F0000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row14_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row14_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row14_Swizzle_DEF (0x0000000E)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row14_Swizzle_HSH (0x45284948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row15_Swizzle_OFF (45)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row15_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row15_Swizzle_MSK (0x0003E00000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row15_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row15_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row15_Swizzle_DEF (0x0000000F)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row15_Swizzle_HSH (0x452D4948)

  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row16_Swizzle_OFF (50)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row16_Swizzle_WID ( 5)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row16_Swizzle_MSK (0x007C000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row16_Swizzle_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row16_Swizzle_MAX (31) // 0x0000001F
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row16_Swizzle_DEF (0x00000010)
  #define MCDFXS_CR_REUT_CH_SEQ_ROW_ADDR_SWIZZLE_UPPER_MCMAIN_1_Logical_to_Physical_Row16_Swizzle_HSH (0x45324948)

#define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_REG           (0x00004950)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Row_Current_Address_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Row_Current_Address_WID (17)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Row_Current_Address_MSK (0x0001FFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Row_Current_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Row_Current_Address_MAX (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Row_Current_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Row_Current_Address_HSH (0x11004950)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Bank_Current_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Bank_Current_Address_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Bank_Current_Address_MSK (0x0F000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Bank_Current_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Bank_Current_Address_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Bank_Current_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Bank_Current_Address_HSH (0x04184950)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Rank_Current_Address_OFF (30)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Rank_Current_Address_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Rank_Current_Address_MSK (0xC0000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Rank_Current_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Rank_Current_Address_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Rank_Current_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_0_Dummy_Read_Rank_Current_Address_HSH (0x021E4950)

#define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_REG           (0x00004954)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Row_Current_Address_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Row_Current_Address_WID (17)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Row_Current_Address_MSK (0x0001FFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Row_Current_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Row_Current_Address_MAX (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Row_Current_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Row_Current_Address_HSH (0x11004954)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Bank_Current_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Bank_Current_Address_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Bank_Current_Address_MSK (0x0F000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Bank_Current_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Bank_Current_Address_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Bank_Current_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Bank_Current_Address_HSH (0x04184954)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Rank_Current_Address_OFF (30)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Rank_Current_Address_WID ( 2)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Rank_Current_Address_MSK (0xC0000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Rank_Current_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Rank_Current_Address_MAX (3) // 0x00000003
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Rank_Current_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_ADDRESS_MCMAIN_1_Dummy_Read_Rank_Current_Address_HSH (0x021E4954)

#define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_REG              (0x00004958)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Bank_Mask_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Bank_Mask_WID (16)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Bank_Mask_MSK (0x0000FFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Bank_Mask_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Bank_Mask_MAX (65535) // 0x0000FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Bank_Mask_DEF (0x0000FF00)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Bank_Mask_HSH (0x10004958)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Rank_Mask_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Rank_Mask_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Rank_Mask_MSK (0x00F00000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Rank_Mask_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Rank_Mask_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Rank_Mask_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_0_Dummy_Read_Rank_Mask_HSH (0x04144958)

#define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_REG              (0x0000495C)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Bank_Mask_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Bank_Mask_WID (16)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Bank_Mask_MSK (0x0000FFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Bank_Mask_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Bank_Mask_MAX (65535) // 0x0000FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Bank_Mask_DEF (0x0000FF00)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Bank_Mask_HSH (0x1000495C)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Rank_Mask_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Rank_Mask_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Rank_Mask_MSK (0x00F00000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Rank_Mask_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Rank_Mask_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Rank_Mask_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_MASK_MCMAIN_1_Dummy_Read_Rank_Mask_HSH (0x0414495C)

#define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_REG               (0x00004960)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_DummyRead_Select_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_DummyRead_Select_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_DummyRead_Select_MSK (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_DummyRead_Select_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_DummyRead_Select_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_DummyRead_Select_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_DummyRead_Select_HSH (0x01004960)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_Enable_Sweep_Frequency_OFF ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_Enable_Sweep_Frequency_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_Enable_Sweep_Frequency_MSK (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_Enable_Sweep_Frequency_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_Enable_Sweep_Frequency_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_Enable_Sweep_Frequency_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_Enable_Sweep_Frequency_HSH (0x01014960)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_counter_OFF   ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_counter_WID   ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_counter_MSK   (0x0000FF00)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_counter_MIN   (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_counter_MAX   (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_counter_DEF   (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_L_counter_HSH   (0x08084960)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_M_counter_OFF   (16)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_M_counter_WID   ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_M_counter_MSK   (0x00FF0000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_M_counter_MIN   (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_M_counter_MAX   (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_M_counter_DEF   (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_M_counter_HSH   (0x08104960)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_N_Counter_OFF   (24)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_N_Counter_WID   ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_N_Counter_MSK   (0xFF000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_N_Counter_MIN   (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_N_Counter_MAX   (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_N_Counter_DEF   (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_0_N_Counter_HSH   (0x08184960)

#define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_REG               (0x00004964)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_DummyRead_Select_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_DummyRead_Select_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_DummyRead_Select_MSK (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_DummyRead_Select_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_DummyRead_Select_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_DummyRead_Select_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_DummyRead_Select_HSH (0x01004964)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_Enable_Sweep_Frequency_OFF ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_Enable_Sweep_Frequency_WID ( 1)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_Enable_Sweep_Frequency_MSK (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_Enable_Sweep_Frequency_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_Enable_Sweep_Frequency_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_Enable_Sweep_Frequency_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_Enable_Sweep_Frequency_HSH (0x01014964)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_counter_OFF   ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_counter_WID   ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_counter_MSK   (0x0000FF00)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_counter_MIN   (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_counter_MAX   (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_counter_DEF   (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_L_counter_HSH   (0x08084964)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_M_counter_OFF   (16)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_M_counter_WID   ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_M_counter_MSK   (0x00FF0000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_M_counter_MIN   (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_M_counter_MAX   (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_M_counter_DEF   (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_M_counter_HSH   (0x08104964)

  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_N_Counter_OFF   (24)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_N_Counter_WID   ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_N_Counter_MSK   (0xFF000000)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_N_Counter_MIN   (0)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_N_Counter_MAX   (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_N_Counter_DEF   (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_DUMMYREAD_CTL_MCMAIN_1_N_Counter_HSH   (0x08184964)

#define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_REG                           (0x00004968)

  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_EN_CLK_OFF                  ( 0)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_EN_CLK_WID                  ( 1)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_EN_CLK_MSK                  (0x00000001)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_EN_CLK_MIN                  (0)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_EN_CLK_MAX                  (1) // 0x00000001
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_EN_CLK_DEF                  (0x00000000)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_EN_CLK_HSH                  (0x01004968)

  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_DATA_BYTE_SEL_OFF        ( 1)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_DATA_BYTE_SEL_WID        ( 7)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_DATA_BYTE_SEL_MSK        (0x000000FE)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_DATA_BYTE_SEL_MIN        (0)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_DATA_BYTE_SEL_MAX        (127) // 0x0000007F
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_DATA_BYTE_SEL_DEF        (0x00000000)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_DATA_BYTE_SEL_HSH        (0x07014968)

  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_BYP_SEL_OFF              ( 8)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_BYP_SEL_WID              ( 1)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_BYP_SEL_MSK              (0x00000100)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_BYP_SEL_MIN              (0)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_BYP_SEL_MAX              (1) // 0x00000001
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_BYP_SEL_DEF              (0x00000000)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L0_BYP_SEL_HSH              (0x01084968)

  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_DATA_BYTE_SEL_OFF        ( 9)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_DATA_BYTE_SEL_WID        ( 7)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_DATA_BYTE_SEL_MSK        (0x0000FE00)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_DATA_BYTE_SEL_MIN        (0)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_DATA_BYTE_SEL_MAX        (127) // 0x0000007F
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_DATA_BYTE_SEL_DEF        (0x00000000)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_DATA_BYTE_SEL_HSH        (0x07094968)

  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_BYP_SEL_OFF              (16)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_BYP_SEL_WID              ( 1)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_BYP_SEL_MSK              (0x00010000)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_BYP_SEL_MIN              (0)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_BYP_SEL_MAX              (1) // 0x00000001
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_BYP_SEL_DEF              (0x00000000)
  #define MCDFXS_CR_VISA_CTL_MCDFXS_MCMAIN_L1_BYP_SEL_HSH              (0x01104968)

#define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_REG                   (0x0000496C)

  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_In_Global_Start_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_In_Global_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_In_Global_Start_MSK (0x00000001)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_In_Global_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_In_Global_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_In_Global_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_In_Global_Start_HSH (0x0100496C)

  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_Global_Start_OFF ( 1)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_Global_Start_WID ( 1)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_Global_Start_MSK (0x00000002)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_Global_Start_MIN (0)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_Global_Start_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_Global_Start_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_Global_Start_HSH (0x0101496C)

  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_0_OFF ( 7)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_0_WID ( 1)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_0_MSK (0x00000080)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_0_MIN (0)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_0_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_0_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_0_HSH (0x0107496C)

  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_1_OFF ( 8)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_1_WID ( 1)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_1_MSK (0x00000100)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_1_MIN (0)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_1_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_1_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Error_1_HSH (0x0108496C)

  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_0_OFF (15)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_0_WID ( 1)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_0_MSK (0x00008000)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_0_MIN (0)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_0_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_0_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_0_HSH (0x010F496C)

  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_1_OFF (16)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_1_WID ( 1)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_1_MSK (0x00010000)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_1_MIN (0)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_1_MAX (1) // 0x00000001
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_1_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_ERR_TRIGGER_CTL_MCMAIN_Trigger_Out_On_Channel_Test_Done_Status_1_HSH (0x0110496C)

#define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_REG                         (0x00004970)

  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L0_OFF       ( 0)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L0_WID       ( 3)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L0_MSK       (0x00000007)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L0_MIN       (0)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L0_MAX       (7) // 0x00000007
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L0_DEF       (0x00000000)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L0_HSH       (0x03004970)

  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L0_DATA_BYTE_SEL_OFF  ( 3)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L0_DATA_BYTE_SEL_WID  ( 7)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L0_DATA_BYTE_SEL_MSK  (0x000003F8)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L0_DATA_BYTE_SEL_MIN  (0)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L0_DATA_BYTE_SEL_MAX  (127) // 0x0000007F
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L0_DATA_BYTE_SEL_DEF  (0x00000000)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L0_DATA_BYTE_SEL_HSH  (0x07034970)

  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L1_OFF       (10)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L1_WID       ( 3)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L1_MSK       (0x00001C00)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L1_MIN       (0)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L1_MAX       (7) // 0x00000007
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L1_DEF       (0x00000000)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_WINDOW_SLIDE_L1_HSH       (0x030A4970)

  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L1_DATA_BYTE_SEL_OFF  (13)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L1_DATA_BYTE_SEL_WID  ( 7)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L1_DATA_BYTE_SEL_MSK  (0x000FE000)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L1_DATA_BYTE_SEL_MIN  (0)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L1_DATA_BYTE_SEL_MAX  (127) // 0x0000007F
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L1_DATA_BYTE_SEL_DEF  (0x00000000)
  #define MCDFXS_CR_VISA_SLIDE_MCDFXS_MCMAIN_ALT_L1_DATA_BYTE_SEL_HSH  (0x070D4970)

#define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_REG (0x00004980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank0_Mapping_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank0_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank0_Mapping_MSK (0x0000000F)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank0_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank0_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank0_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank0_Mapping_HSH (0x44004980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank1_Mapping_OFF ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank1_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank1_Mapping_MSK (0x000000F0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank1_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank1_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank1_Mapping_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank1_Mapping_HSH (0x44044980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank2_Mapping_OFF ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank2_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank2_Mapping_MSK (0x00000F00)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank2_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank2_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank2_Mapping_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank2_Mapping_HSH (0x44084980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank3_Mapping_OFF (12)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank3_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank3_Mapping_MSK (0x0000F000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank3_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank3_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank3_Mapping_DEF (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank3_Mapping_HSH (0x440C4980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank4_Mapping_OFF (16)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank4_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank4_Mapping_MSK (0x000F0000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank4_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank4_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank4_Mapping_DEF (0x00000004)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank4_Mapping_HSH (0x44104980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank5_Mapping_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank5_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank5_Mapping_MSK (0x00F00000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank5_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank5_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank5_Mapping_DEF (0x00000005)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank5_Mapping_HSH (0x44144980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank6_Mapping_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank6_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank6_Mapping_MSK (0x0F000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank6_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank6_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank6_Mapping_DEF (0x00000006)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank6_Mapping_HSH (0x44184980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank7_Mapping_OFF (28)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank7_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank7_Mapping_MSK (0xF0000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank7_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank7_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank7_Mapping_DEF (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank7_Mapping_HSH (0x441C4980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank8_Mapping_OFF (32)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank8_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank8_Mapping_MSK (0x0000000F00000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank8_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank8_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank8_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank8_Mapping_HSH (0x44204980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank9_Mapping_OFF (36)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank9_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank9_Mapping_MSK (0x000000F000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank9_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank9_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank9_Mapping_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank9_Mapping_HSH (0x44244980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank10_Mapping_OFF (40)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank10_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank10_Mapping_MSK (0x00000F0000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank10_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank10_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank10_Mapping_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank10_Mapping_HSH (0x44284980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank11_Mapping_OFF (44)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank11_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank11_Mapping_MSK (0x0000F00000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank11_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank11_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank11_Mapping_DEF (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank11_Mapping_HSH (0x442C4980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank12_Mapping_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank12_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank12_Mapping_MSK (0x000F000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank12_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank12_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank12_Mapping_DEF (0x00000004)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank12_Mapping_HSH (0x44304980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank13_Mapping_OFF (52)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank13_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank13_Mapping_MSK (0x00F0000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank13_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank13_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank13_Mapping_DEF (0x00000005)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank13_Mapping_HSH (0x44344980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank14_Mapping_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank14_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank14_Mapping_MSK (0x0F00000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank14_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank14_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank14_Mapping_DEF (0x00000006)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank14_Mapping_HSH (0x44384980)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank15_Mapping_OFF (60)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank15_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank15_Mapping_MSK (0xF000000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank15_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank15_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank15_Mapping_DEF (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_0_Logical_to_Physical_Bank15_Mapping_HSH (0x443C4980)

#define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_REG (0x00004988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank0_Mapping_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank0_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank0_Mapping_MSK (0x0000000F)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank0_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank0_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank0_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank0_Mapping_HSH (0x44004988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank1_Mapping_OFF ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank1_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank1_Mapping_MSK (0x000000F0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank1_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank1_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank1_Mapping_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank1_Mapping_HSH (0x44044988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank2_Mapping_OFF ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank2_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank2_Mapping_MSK (0x00000F00)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank2_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank2_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank2_Mapping_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank2_Mapping_HSH (0x44084988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank3_Mapping_OFF (12)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank3_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank3_Mapping_MSK (0x0000F000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank3_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank3_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank3_Mapping_DEF (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank3_Mapping_HSH (0x440C4988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank4_Mapping_OFF (16)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank4_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank4_Mapping_MSK (0x000F0000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank4_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank4_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank4_Mapping_DEF (0x00000004)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank4_Mapping_HSH (0x44104988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank5_Mapping_OFF (20)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank5_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank5_Mapping_MSK (0x00F00000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank5_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank5_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank5_Mapping_DEF (0x00000005)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank5_Mapping_HSH (0x44144988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank6_Mapping_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank6_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank6_Mapping_MSK (0x0F000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank6_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank6_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank6_Mapping_DEF (0x00000006)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank6_Mapping_HSH (0x44184988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank7_Mapping_OFF (28)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank7_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank7_Mapping_MSK (0xF0000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank7_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank7_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank7_Mapping_DEF (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank7_Mapping_HSH (0x441C4988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank8_Mapping_OFF (32)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank8_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank8_Mapping_MSK (0x0000000F00000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank8_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank8_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank8_Mapping_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank8_Mapping_HSH (0x44204988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank9_Mapping_OFF (36)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank9_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank9_Mapping_MSK (0x000000F000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank9_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank9_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank9_Mapping_DEF (0x00000001)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank9_Mapping_HSH (0x44244988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank10_Mapping_OFF (40)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank10_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank10_Mapping_MSK (0x00000F0000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank10_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank10_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank10_Mapping_DEF (0x00000002)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank10_Mapping_HSH (0x44284988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank11_Mapping_OFF (44)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank11_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank11_Mapping_MSK (0x0000F00000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank11_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank11_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank11_Mapping_DEF (0x00000003)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank11_Mapping_HSH (0x442C4988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank12_Mapping_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank12_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank12_Mapping_MSK (0x000F000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank12_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank12_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank12_Mapping_DEF (0x00000004)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank12_Mapping_HSH (0x44304988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank13_Mapping_OFF (52)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank13_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank13_Mapping_MSK (0x00F0000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank13_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank13_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank13_Mapping_DEF (0x00000005)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank13_Mapping_HSH (0x44344988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank14_Mapping_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank14_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank14_Mapping_MSK (0x0F00000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank14_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank14_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank14_Mapping_DEF (0x00000006)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank14_Mapping_HSH (0x44384988)

  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank15_Mapping_OFF (60)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank15_Mapping_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank15_Mapping_MSK (0xF000000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank15_Mapping_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank15_Mapping_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank15_Mapping_DEF (0x00000007)
  #define MCDFXS_CR_REUT_CH_SEQ_BANK_LOGICAL_TO_PHYSICAL_MAPPING_MCMAIN_1_Logical_to_Physical_Bank15_Mapping_HSH (0x443C4988)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_REG              (0x00004990)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Column_Address_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Column_Address_WID ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Column_Address_MSK (0x000007F8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Column_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Column_Address_MAX (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Column_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Column_Address_HSH (0x48034990)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Row_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Row_Address_WID (17)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Row_Address_MSK (0x000001FFFF000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Row_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Row_Address_MAX (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Row_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Row_Address_HSH (0x51184990)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Bank_Address_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Bank_Address_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Bank_Address_MSK (0x000F000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Bank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Bank_Address_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Bank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Bank_Address_HSH (0x44304990)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Rank_Address_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Rank_Address_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Rank_Address_MSK (0x0700000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Rank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Rank_Address_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Rank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_0_Rank_Address_HSH (0x43384990)

#define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_REG              (0x00004998)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Column_Address_OFF ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Column_Address_WID ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Column_Address_MSK (0x000007F8)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Column_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Column_Address_MAX (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Column_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Column_Address_HSH (0x48034998)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Row_Address_OFF (24)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Row_Address_WID (17)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Row_Address_MSK (0x000001FFFF000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Row_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Row_Address_MAX (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Row_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Row_Address_HSH (0x51184998)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Bank_Address_OFF (48)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Bank_Address_WID ( 4)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Bank_Address_MSK (0x000F000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Bank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Bank_Address_MAX (15) // 0x0000000F
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Bank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Bank_Address_HSH (0x44304998)

  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Rank_Address_OFF (56)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Rank_Address_WID ( 3)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Rank_Address_MSK (0x0700000000000000ULL)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Rank_Address_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Rank_Address_MAX (7) // 0x00000007
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Rank_Address_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_BASE_ADDR_SAVE_MCMAIN_1_Rank_Address_HSH (0x43384998)

#define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_0_REG             (0x000049A0)

  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_0_Loopcount_Limit_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_0_Loopcount_Limit_WID (32)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_0_Loopcount_Limit_MSK (0xFFFFFFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_0_Loopcount_Limit_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_0_Loopcount_Limit_MAX (4294967295) // 0xFFFFFFFF
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_0_Loopcount_Limit_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_0_Loopcount_Limit_HSH (0x200049A0)

#define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_1_REG             (0x000049A4)

  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_1_Loopcount_Limit_OFF ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_1_Loopcount_Limit_WID (32)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_1_Loopcount_Limit_MSK (0xFFFFFFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_1_Loopcount_Limit_MIN (0)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_1_Loopcount_Limit_MAX (4294967295) // 0xFFFFFFFF
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_1_Loopcount_Limit_DEF (0x00000000)
  #define MCDFXS_CR_REUT_CH_SEQ_LOOPCOUNT_LIMIT_MCMAIN_1_Loopcount_Limit_HSH (0x200049A4)

#define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_REG                 (0x000049A8)

  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Col_Enable_OFF    ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Col_Enable_WID    ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Col_Enable_MSK    (0x000000FF)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Col_Enable_MIN    (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Col_Enable_MAX    (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Col_Enable_DEF    (0x000000FF)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Col_Enable_HSH    (0x080049A8)

  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Row_Enable_OFF    ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Row_Enable_WID    (17)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Row_Enable_MSK    (0x01FFFF00)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Row_Enable_MIN    (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Row_Enable_MAX    (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Row_Enable_DEF    (0x0001FFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_0_Row_Enable_HSH    (0x110849A8)

#define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_REG                 (0x000049AC)

  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Col_Enable_OFF    ( 0)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Col_Enable_WID    ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Col_Enable_MSK    (0x000000FF)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Col_Enable_MIN    (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Col_Enable_MAX    (255) // 0x000000FF
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Col_Enable_DEF    (0x000000FF)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Col_Enable_HSH    (0x080049AC)

  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Row_Enable_OFF    ( 8)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Row_Enable_WID    (17)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Row_Enable_MSK    (0x01FFFF00)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Row_Enable_MIN    (0)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Row_Enable_MAX    (131071) // 0x0001FFFF
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Row_Enable_DEF    (0x0001FFFF)
  #define MCDFXS_CR_REUT_CH_SEQ_ADDR_ENABLE_MCMAIN_1_Row_Enable_HSH    (0x110849AC)

#define MCSCHEDS_CR_TC_PRE_REG                                         (0x00004C00)

  #define MCSCHEDS_CR_TC_PRE_tRP_OFF                                   ( 0)
  #define MCSCHEDS_CR_TC_PRE_tRP_WID                                   ( 6)
  #define MCSCHEDS_CR_TC_PRE_tRP_MSK                                   (0x0000003F)
  #define MCSCHEDS_CR_TC_PRE_tRP_MIN                                   (0)
  #define MCSCHEDS_CR_TC_PRE_tRP_MAX                                   (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_PRE_tRP_DEF                                   (0x00000008)
  #define MCSCHEDS_CR_TC_PRE_tRP_HSH                                   (0x06004C00)

  #define MCSCHEDS_CR_TC_PRE_tRPab_ext_OFF                             ( 6)
  #define MCSCHEDS_CR_TC_PRE_tRPab_ext_WID                             ( 2)
  #define MCSCHEDS_CR_TC_PRE_tRPab_ext_MSK                             (0x000000C0)
  #define MCSCHEDS_CR_TC_PRE_tRPab_ext_MIN                             (0)
  #define MCSCHEDS_CR_TC_PRE_tRPab_ext_MAX                             (3) // 0x00000003
  #define MCSCHEDS_CR_TC_PRE_tRPab_ext_DEF                             (0x00000000)
  #define MCSCHEDS_CR_TC_PRE_tRPab_ext_HSH                             (0x02064C00)

  #define MCSCHEDS_CR_TC_PRE_tRAS_OFF                                  ( 8)
  #define MCSCHEDS_CR_TC_PRE_tRAS_WID                                  ( 7)
  #define MCSCHEDS_CR_TC_PRE_tRAS_MSK                                  (0x00007F00)
  #define MCSCHEDS_CR_TC_PRE_tRAS_MIN                                  (0)
  #define MCSCHEDS_CR_TC_PRE_tRAS_MAX                                  (127) // 0x0000007F
  #define MCSCHEDS_CR_TC_PRE_tRAS_DEF                                  (0x0000001C)
  #define MCSCHEDS_CR_TC_PRE_tRAS_HSH                                  (0x07084C00)

  #define MCSCHEDS_CR_TC_PRE_tRDPRE_OFF                                (16)
  #define MCSCHEDS_CR_TC_PRE_tRDPRE_WID                                ( 4)
  #define MCSCHEDS_CR_TC_PRE_tRDPRE_MSK                                (0x000F0000)
  #define MCSCHEDS_CR_TC_PRE_tRDPRE_MIN                                (0)
  #define MCSCHEDS_CR_TC_PRE_tRDPRE_MAX                                (15) // 0x0000000F
  #define MCSCHEDS_CR_TC_PRE_tRDPRE_DEF                                (0x00000006)
  #define MCSCHEDS_CR_TC_PRE_tRDPRE_HSH                                (0x04104C00)

  #define MCSCHEDS_CR_TC_PRE_tWRPRE_OFF                                (24)
  #define MCSCHEDS_CR_TC_PRE_tWRPRE_WID                                ( 7)
  #define MCSCHEDS_CR_TC_PRE_tWRPRE_MSK                                (0x7F000000)
  #define MCSCHEDS_CR_TC_PRE_tWRPRE_MIN                                (0)
  #define MCSCHEDS_CR_TC_PRE_tWRPRE_MAX                                (127) // 0x0000007F
  #define MCSCHEDS_CR_TC_PRE_tWRPRE_DEF                                (0x00000018)
  #define MCSCHEDS_CR_TC_PRE_tWRPRE_HSH                                (0x07184C00)

#define MCSCHEDS_CR_TC_ACT_REG                                         (0x00004C04)

  #define MCSCHEDS_CR_TC_ACT_tFAW_OFF                                  ( 0)
  #define MCSCHEDS_CR_TC_ACT_tFAW_WID                                  ( 6)
  #define MCSCHEDS_CR_TC_ACT_tFAW_MSK                                  (0x0000003F)
  #define MCSCHEDS_CR_TC_ACT_tFAW_MIN                                  (0)
  #define MCSCHEDS_CR_TC_ACT_tFAW_MAX                                  (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_ACT_tFAW_DEF                                  (0x00000010)
  #define MCSCHEDS_CR_TC_ACT_tFAW_HSH                                  (0x06004C04)

  #define MCSCHEDS_CR_TC_ACT_tRRD_sg_OFF                               ( 8)
  #define MCSCHEDS_CR_TC_ACT_tRRD_sg_WID                               ( 4)
  #define MCSCHEDS_CR_TC_ACT_tRRD_sg_MSK                               (0x00000F00)
  #define MCSCHEDS_CR_TC_ACT_tRRD_sg_MIN                               (0)
  #define MCSCHEDS_CR_TC_ACT_tRRD_sg_MAX                               (15) // 0x0000000F
  #define MCSCHEDS_CR_TC_ACT_tRRD_sg_DEF                               (0x00000004)
  #define MCSCHEDS_CR_TC_ACT_tRRD_sg_HSH                               (0x04084C04)

  #define MCSCHEDS_CR_TC_ACT_tRRD_dg_OFF                               (12)
  #define MCSCHEDS_CR_TC_ACT_tRRD_dg_WID                               ( 4)
  #define MCSCHEDS_CR_TC_ACT_tRRD_dg_MSK                               (0x0000F000)
  #define MCSCHEDS_CR_TC_ACT_tRRD_dg_MIN                               (0)
  #define MCSCHEDS_CR_TC_ACT_tRRD_dg_MAX                               (15) // 0x0000000F
  #define MCSCHEDS_CR_TC_ACT_tRRD_dg_DEF                               (0x00000004)
  #define MCSCHEDS_CR_TC_ACT_tRRD_dg_HSH                               (0x040C4C04)

  #define MCSCHEDS_CR_TC_ACT_derating_ext_OFF                          (16)
  #define MCSCHEDS_CR_TC_ACT_derating_ext_WID                          ( 2)
  #define MCSCHEDS_CR_TC_ACT_derating_ext_MSK                          (0x00030000)
  #define MCSCHEDS_CR_TC_ACT_derating_ext_MIN                          (0)
  #define MCSCHEDS_CR_TC_ACT_derating_ext_MAX                          (3) // 0x00000003
  #define MCSCHEDS_CR_TC_ACT_derating_ext_DEF                          (0x00000002)
  #define MCSCHEDS_CR_TC_ACT_derating_ext_HSH                          (0x02104C04)

#define MCSCHEDS_CR_TC_PWRDN_REG                                       (0x00004C08)

  #define MCSCHEDS_CR_TC_PWRDN_tCKE_OFF                                ( 0)
  #define MCSCHEDS_CR_TC_PWRDN_tCKE_WID                                ( 4)
  #define MCSCHEDS_CR_TC_PWRDN_tCKE_MSK                                (0x0000000F)
  #define MCSCHEDS_CR_TC_PWRDN_tCKE_MIN                                (0)
  #define MCSCHEDS_CR_TC_PWRDN_tCKE_MAX                                (15) // 0x0000000F
  #define MCSCHEDS_CR_TC_PWRDN_tCKE_DEF                                (0x00000004)
  #define MCSCHEDS_CR_TC_PWRDN_tCKE_HSH                                (0x04004C08)

  #define MCSCHEDS_CR_TC_PWRDN_tXP_OFF                                 ( 4)
  #define MCSCHEDS_CR_TC_PWRDN_tXP_WID                                 ( 4)
  #define MCSCHEDS_CR_TC_PWRDN_tXP_MSK                                 (0x000000F0)
  #define MCSCHEDS_CR_TC_PWRDN_tXP_MIN                                 (0)
  #define MCSCHEDS_CR_TC_PWRDN_tXP_MAX                                 (15) // 0x0000000F
  #define MCSCHEDS_CR_TC_PWRDN_tXP_DEF                                 (0x00000004)
  #define MCSCHEDS_CR_TC_PWRDN_tXP_HSH                                 (0x04044C08)

  #define MCSCHEDS_CR_TC_PWRDN_tXPDLL_OFF                              ( 8)
  #define MCSCHEDS_CR_TC_PWRDN_tXPDLL_WID                              ( 6)
  #define MCSCHEDS_CR_TC_PWRDN_tXPDLL_MSK                              (0x00003F00)
  #define MCSCHEDS_CR_TC_PWRDN_tXPDLL_MIN                              (0)
  #define MCSCHEDS_CR_TC_PWRDN_tXPDLL_MAX                              (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_PWRDN_tXPDLL_DEF                              (0x00000004)
  #define MCSCHEDS_CR_TC_PWRDN_tXPDLL_HSH                              (0x06084C08)

  #define MCSCHEDS_CR_TC_PWRDN_tPRPDEN_OFF                             (14)
  #define MCSCHEDS_CR_TC_PWRDN_tPRPDEN_WID                             ( 2)
  #define MCSCHEDS_CR_TC_PWRDN_tPRPDEN_MSK                             (0x0000C000)
  #define MCSCHEDS_CR_TC_PWRDN_tPRPDEN_MIN                             (0)
  #define MCSCHEDS_CR_TC_PWRDN_tPRPDEN_MAX                             (3) // 0x00000003
  #define MCSCHEDS_CR_TC_PWRDN_tPRPDEN_DEF                             (0x00000001)
  #define MCSCHEDS_CR_TC_PWRDN_tPRPDEN_HSH                             (0x020E4C08)

  #define MCSCHEDS_CR_TC_PWRDN_tRDPDEN_OFF                             (16)
  #define MCSCHEDS_CR_TC_PWRDN_tRDPDEN_WID                             ( 7)
  #define MCSCHEDS_CR_TC_PWRDN_tRDPDEN_MSK                             (0x007F0000)
  #define MCSCHEDS_CR_TC_PWRDN_tRDPDEN_MIN                             (0)
  #define MCSCHEDS_CR_TC_PWRDN_tRDPDEN_MAX                             (127) // 0x0000007F
  #define MCSCHEDS_CR_TC_PWRDN_tRDPDEN_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_PWRDN_tRDPDEN_HSH                             (0x07104C08)

  #define MCSCHEDS_CR_TC_PWRDN_tWRPDEN_OFF                             (24)
  #define MCSCHEDS_CR_TC_PWRDN_tWRPDEN_WID                             ( 7)
  #define MCSCHEDS_CR_TC_PWRDN_tWRPDEN_MSK                             (0x7F000000)
  #define MCSCHEDS_CR_TC_PWRDN_tWRPDEN_MIN                             (0)
  #define MCSCHEDS_CR_TC_PWRDN_tWRPDEN_MAX                             (127) // 0x0000007F
  #define MCSCHEDS_CR_TC_PWRDN_tWRPDEN_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_PWRDN_tWRPDEN_HSH                             (0x07184C08)

#define MCSCHEDS_CR_TC_RDRD_REG                                        (0x00004C0C)

  #define MCSCHEDS_CR_TC_RDRD_tRDRD_sg_OFF                             ( 0)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_sg_WID                             ( 6)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_sg_MSK                             (0x0000003F)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_sg_MIN                             (0)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_sg_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_sg_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_sg_HSH                             (0x06004C0C)

  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dg_OFF                             ( 8)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dg_WID                             ( 6)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dg_MSK                             (0x00003F00)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dg_MIN                             (0)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dg_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dg_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dg_HSH                             (0x06084C0C)

  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dr_OFF                             (16)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dr_WID                             ( 6)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dr_MSK                             (0x003F0000)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dr_MIN                             (0)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dr_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dr_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dr_HSH                             (0x06104C0C)

  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dd_OFF                             (24)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dd_WID                             ( 6)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dd_MSK                             (0x3F000000)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dd_MIN                             (0)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dd_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dd_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_RDRD_tRDRD_dd_HSH                             (0x06184C0C)

#define MCSCHEDS_CR_TC_RDWR_REG                                        (0x00004C10)

  #define MCSCHEDS_CR_TC_RDWR_tRDWR_sg_OFF                             ( 0)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_sg_WID                             ( 6)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_sg_MSK                             (0x0000003F)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_sg_MIN                             (0)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_sg_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_sg_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_sg_HSH                             (0x06004C10)

  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dg_OFF                             ( 8)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dg_WID                             ( 6)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dg_MSK                             (0x00003F00)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dg_MIN                             (0)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dg_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dg_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dg_HSH                             (0x06084C10)

  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dr_OFF                             (16)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dr_WID                             ( 6)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dr_MSK                             (0x003F0000)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dr_MIN                             (0)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dr_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dr_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dr_HSH                             (0x06104C10)

  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dd_OFF                             (24)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dd_WID                             ( 6)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dd_MSK                             (0x3F000000)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dd_MIN                             (0)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dd_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dd_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_RDWR_tRDWR_dd_HSH                             (0x06184C10)

#define MCSCHEDS_CR_TC_WRRD_REG                                        (0x00004C14)

  #define MCSCHEDS_CR_TC_WRRD_tWRRD_sg_OFF                             ( 0)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_sg_WID                             ( 7)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_sg_MSK                             (0x0000007F)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_sg_MIN                             (0)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_sg_MAX                             (127) // 0x0000007F
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_sg_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_sg_HSH                             (0x07004C14)

  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dg_OFF                             ( 8)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dg_WID                             ( 6)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dg_MSK                             (0x00003F00)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dg_MIN                             (0)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dg_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dg_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dg_HSH                             (0x06084C14)

  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dr_OFF                             (16)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dr_WID                             ( 6)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dr_MSK                             (0x003F0000)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dr_MIN                             (0)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dr_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dr_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dr_HSH                             (0x06104C14)

  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dd_OFF                             (24)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dd_WID                             ( 6)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dd_MSK                             (0x3F000000)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dd_MIN                             (0)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dd_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dd_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_WRRD_tWRRD_dd_HSH                             (0x06184C14)

#define MCSCHEDS_CR_TC_WRWR_REG                                        (0x00004C18)

  #define MCSCHEDS_CR_TC_WRWR_tWRWR_sg_OFF                             ( 0)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_sg_WID                             ( 6)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_sg_MSK                             (0x0000003F)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_sg_MIN                             (0)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_sg_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_sg_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_sg_HSH                             (0x06004C18)

  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dg_OFF                             ( 8)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dg_WID                             ( 6)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dg_MSK                             (0x00003F00)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dg_MIN                             (0)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dg_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dg_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dg_HSH                             (0x06084C18)

  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dr_OFF                             (16)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dr_WID                             ( 6)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dr_MSK                             (0x003F0000)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dr_MIN                             (0)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dr_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dr_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dr_HSH                             (0x06104C18)

  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dd_OFF                             (24)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dd_WID                             ( 6)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dd_MSK                             (0x3F000000)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dd_MIN                             (0)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dd_MAX                             (63) // 0x0000003F
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dd_DEF                             (0x00000004)
  #define MCSCHEDS_CR_TC_WRWR_tWRWR_dd_HSH                             (0x06184C18)

#define MCSCHEDS_CR_SC_GS_CFG_REG                                      (0x00004C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_DRAM_technology_OFF                    ( 0)
  #define MCSCHEDS_CR_SC_GS_CFG_DRAM_technology_WID                    ( 2)
  #define MCSCHEDS_CR_SC_GS_CFG_DRAM_technology_MSK                    (0x00000003)
  #define MCSCHEDS_CR_SC_GS_CFG_DRAM_technology_MIN                    (0)
  #define MCSCHEDS_CR_SC_GS_CFG_DRAM_technology_MAX                    (3) // 0x00000003
  #define MCSCHEDS_CR_SC_GS_CFG_DRAM_technology_DEF                    (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_DRAM_technology_HSH                    (0x02004C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_CMD_stretch_OFF                        ( 2)
  #define MCSCHEDS_CR_SC_GS_CFG_CMD_stretch_WID                        ( 2)
  #define MCSCHEDS_CR_SC_GS_CFG_CMD_stretch_MSK                        (0x0000000C)
  #define MCSCHEDS_CR_SC_GS_CFG_CMD_stretch_MIN                        (0)
  #define MCSCHEDS_CR_SC_GS_CFG_CMD_stretch_MAX                        (3) // 0x00000003
  #define MCSCHEDS_CR_SC_GS_CFG_CMD_stretch_DEF                        (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_CMD_stretch_HSH                        (0x02024C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_N_to_1_ratio_OFF                       ( 4)
  #define MCSCHEDS_CR_SC_GS_CFG_N_to_1_ratio_WID                       ( 3)
  #define MCSCHEDS_CR_SC_GS_CFG_N_to_1_ratio_MSK                       (0x00000070)
  #define MCSCHEDS_CR_SC_GS_CFG_N_to_1_ratio_MIN                       (0)
  #define MCSCHEDS_CR_SC_GS_CFG_N_to_1_ratio_MAX                       (7) // 0x00000007
  #define MCSCHEDS_CR_SC_GS_CFG_N_to_1_ratio_DEF                       (0x00000001)
  #define MCSCHEDS_CR_SC_GS_CFG_N_to_1_ratio_HSH                       (0x03044C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_Address_mirror_OFF                     ( 8)
  #define MCSCHEDS_CR_SC_GS_CFG_Address_mirror_WID                     ( 2)
  #define MCSCHEDS_CR_SC_GS_CFG_Address_mirror_MSK                     (0x00000300)
  #define MCSCHEDS_CR_SC_GS_CFG_Address_mirror_MIN                     (0)
  #define MCSCHEDS_CR_SC_GS_CFG_Address_mirror_MAX                     (3) // 0x00000003
  #define MCSCHEDS_CR_SC_GS_CFG_Address_mirror_DEF                     (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_Address_mirror_HSH                     (0x02084C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_x8_device_OFF                          (10)
  #define MCSCHEDS_CR_SC_GS_CFG_x8_device_WID                          ( 2)
  #define MCSCHEDS_CR_SC_GS_CFG_x8_device_MSK                          (0x00000C00)
  #define MCSCHEDS_CR_SC_GS_CFG_x8_device_MIN                          (0)
  #define MCSCHEDS_CR_SC_GS_CFG_x8_device_MAX                          (3) // 0x00000003
  #define MCSCHEDS_CR_SC_GS_CFG_x8_device_DEF                          (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_x8_device_HSH                          (0x020A4C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_tCPDED_OFF                             (12)
  #define MCSCHEDS_CR_SC_GS_CFG_tCPDED_WID                             ( 3)
  #define MCSCHEDS_CR_SC_GS_CFG_tCPDED_MSK                             (0x00007000)
  #define MCSCHEDS_CR_SC_GS_CFG_tCPDED_MIN                             (0)
  #define MCSCHEDS_CR_SC_GS_CFG_tCPDED_MAX                             (7) // 0x00000007
  #define MCSCHEDS_CR_SC_GS_CFG_tCPDED_DEF                             (0x00000001)
  #define MCSCHEDS_CR_SC_GS_CFG_tCPDED_HSH                             (0x030C4C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_OFF                    (15)
  #define MCSCHEDS_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_WID                    ( 1)
  #define MCSCHEDS_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_MSK                    (0x00008000)
  #define MCSCHEDS_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_MIN                    (0)
  #define MCSCHEDS_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_MAX                    (1) // 0x00000001
  #define MCSCHEDS_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_DEF                    (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_LPDDR_2N_CS_MRW_HSH                    (0x010F4C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_reset_on_command_OFF                   (16)
  #define MCSCHEDS_CR_SC_GS_CFG_reset_on_command_WID                   ( 4)
  #define MCSCHEDS_CR_SC_GS_CFG_reset_on_command_MSK                   (0x000F0000)
  #define MCSCHEDS_CR_SC_GS_CFG_reset_on_command_MIN                   (0)
  #define MCSCHEDS_CR_SC_GS_CFG_reset_on_command_MAX                   (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_GS_CFG_reset_on_command_DEF                   (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_reset_on_command_HSH                   (0x04104C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_reset_delay_OFF                        (20)
  #define MCSCHEDS_CR_SC_GS_CFG_reset_delay_WID                        ( 3)
  #define MCSCHEDS_CR_SC_GS_CFG_reset_delay_MSK                        (0x00700000)
  #define MCSCHEDS_CR_SC_GS_CFG_reset_delay_MIN                        (0)
  #define MCSCHEDS_CR_SC_GS_CFG_reset_delay_MAX                        (7) // 0x00000007
  #define MCSCHEDS_CR_SC_GS_CFG_reset_delay_DEF                        (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_reset_delay_HSH                        (0x03144C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_cmd_3st_OFF                            (23)
  #define MCSCHEDS_CR_SC_GS_CFG_cmd_3st_WID                            ( 1)
  #define MCSCHEDS_CR_SC_GS_CFG_cmd_3st_MSK                            (0x00800000)
  #define MCSCHEDS_CR_SC_GS_CFG_cmd_3st_MIN                            (0)
  #define MCSCHEDS_CR_SC_GS_CFG_cmd_3st_MAX                            (1) // 0x00000001
  #define MCSCHEDS_CR_SC_GS_CFG_cmd_3st_DEF                            (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_cmd_3st_HSH                            (0x01174C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_ck_to_cke_OFF                          (24)
  #define MCSCHEDS_CR_SC_GS_CFG_ck_to_cke_WID                          ( 3)
  #define MCSCHEDS_CR_SC_GS_CFG_ck_to_cke_MSK                          (0x07000000)
  #define MCSCHEDS_CR_SC_GS_CFG_ck_to_cke_MIN                          (0)
  #define MCSCHEDS_CR_SC_GS_CFG_ck_to_cke_MAX                          (7) // 0x00000007
  #define MCSCHEDS_CR_SC_GS_CFG_ck_to_cke_DEF                          (0x00000002)
  #define MCSCHEDS_CR_SC_GS_CFG_ck_to_cke_HSH                          (0x03184C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_enable_odt_matrix_OFF                  (27)
  #define MCSCHEDS_CR_SC_GS_CFG_enable_odt_matrix_WID                  ( 1)
  #define MCSCHEDS_CR_SC_GS_CFG_enable_odt_matrix_MSK                  (0x08000000)
  #define MCSCHEDS_CR_SC_GS_CFG_enable_odt_matrix_MIN                  (0)
  #define MCSCHEDS_CR_SC_GS_CFG_enable_odt_matrix_MAX                  (1) // 0x00000001
  #define MCSCHEDS_CR_SC_GS_CFG_enable_odt_matrix_DEF                  (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_enable_odt_matrix_HSH                  (0x011B4C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_ddr_probeless_low_frequency_OFF        (28)
  #define MCSCHEDS_CR_SC_GS_CFG_ddr_probeless_low_frequency_WID        ( 1)
  #define MCSCHEDS_CR_SC_GS_CFG_ddr_probeless_low_frequency_MSK        (0x10000000)
  #define MCSCHEDS_CR_SC_GS_CFG_ddr_probeless_low_frequency_MIN        (0)
  #define MCSCHEDS_CR_SC_GS_CFG_ddr_probeless_low_frequency_MAX        (1) // 0x00000001
  #define MCSCHEDS_CR_SC_GS_CFG_ddr_probeless_low_frequency_DEF        (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_ddr_probeless_low_frequency_HSH        (0x011C4C1C)

  #define MCSCHEDS_CR_SC_GS_CFG_tCAL_OFF                               (29)
  #define MCSCHEDS_CR_SC_GS_CFG_tCAL_WID                               ( 3)
  #define MCSCHEDS_CR_SC_GS_CFG_tCAL_MSK                               (0xE0000000)
  #define MCSCHEDS_CR_SC_GS_CFG_tCAL_MIN                               (0)
  #define MCSCHEDS_CR_SC_GS_CFG_tCAL_MAX                               (7) // 0x00000007
  #define MCSCHEDS_CR_SC_GS_CFG_tCAL_DEF                               (0x00000000)
  #define MCSCHEDS_CR_SC_GS_CFG_tCAL_HSH                               (0x031D4C1C)

#define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_REG                           (0x00004C20)

  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_OFF          ( 0)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_WID          ( 7)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MSK          (0x0000007F)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MIN          (0)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_MAX          (127) // 0x0000007F
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_DEF          (0x00000019)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_0_latency_HSH          (0x07004C20)

  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_OFF          ( 8)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_WID          ( 7)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MSK          (0x00007F00)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MIN          (0)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_MAX          (127) // 0x0000007F
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_DEF          (0x00000019)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_1_latency_HSH          (0x07084C20)

  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_OFF          (16)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_WID          ( 7)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MSK          (0x007F0000)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MIN          (0)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_MAX          (127) // 0x0000007F
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_DEF          (0x00000019)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_2_latency_HSH          (0x07104C20)

  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_OFF          (24)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_WID          ( 7)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MSK          (0x7F000000)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MIN          (0)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_MAX          (127) // 0x0000007F
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_DEF          (0x00000019)
  #define MCSCHEDS_CR_SC_ROUNDTRIP_LATENCY_Rank_3_latency_HSH          (0x07184C20)

#define MCSCHEDS_CR_SC_IO_LATENCY_REG                                  (0x00004C24)

  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_0_flyby_OFF                   ( 0)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_0_flyby_WID                   ( 4)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_0_flyby_MSK                   (0x0000000F)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_0_flyby_MIN                   (0)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_0_flyby_MAX                   (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_0_flyby_DEF                   (0x00000000)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_0_flyby_HSH                   (0x04004C24)

  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_1_flyby_OFF                   ( 4)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_1_flyby_WID                   ( 4)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_1_flyby_MSK                   (0x000000F0)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_1_flyby_MIN                   (0)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_1_flyby_MAX                   (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_1_flyby_DEF                   (0x00000000)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_1_flyby_HSH                   (0x04044C24)

  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_2_flyby_OFF                   ( 8)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_2_flyby_WID                   ( 4)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_2_flyby_MSK                   (0x00000F00)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_2_flyby_MIN                   (0)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_2_flyby_MAX                   (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_2_flyby_DEF                   (0x00000000)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_2_flyby_HSH                   (0x04084C24)

  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_3_flyby_OFF                   (12)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_3_flyby_WID                   ( 4)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_3_flyby_MSK                   (0x0000F000)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_3_flyby_MIN                   (0)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_3_flyby_MAX                   (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_3_flyby_DEF                   (0x00000000)
  #define MCSCHEDS_CR_SC_IO_LATENCY_Rank_3_flyby_HSH                   (0x040C4C24)

  #define MCSCHEDS_CR_SC_IO_LATENCY_IO_Latency_offset_OFF              (16)
  #define MCSCHEDS_CR_SC_IO_LATENCY_IO_Latency_offset_WID              ( 7)
  #define MCSCHEDS_CR_SC_IO_LATENCY_IO_Latency_offset_MSK              (0x007F0000)
  #define MCSCHEDS_CR_SC_IO_LATENCY_IO_Latency_offset_MIN              (0)
  #define MCSCHEDS_CR_SC_IO_LATENCY_IO_Latency_offset_MAX              (127) // 0x0000007F
  #define MCSCHEDS_CR_SC_IO_LATENCY_IO_Latency_offset_DEF              (0x00000015)
  #define MCSCHEDS_CR_SC_IO_LATENCY_IO_Latency_offset_HSH              (0x07104C24)

  #define MCSCHEDS_CR_SC_IO_LATENCY_RFR_delay_OFF                      (24)
  #define MCSCHEDS_CR_SC_IO_LATENCY_RFR_delay_WID                      ( 7)
  #define MCSCHEDS_CR_SC_IO_LATENCY_RFR_delay_MSK                      (0x7F000000)
  #define MCSCHEDS_CR_SC_IO_LATENCY_RFR_delay_MIN                      (0)
  #define MCSCHEDS_CR_SC_IO_LATENCY_RFR_delay_MAX                      (127) // 0x0000007F
  #define MCSCHEDS_CR_SC_IO_LATENCY_RFR_delay_DEF                      (0x0000000E)
  #define MCSCHEDS_CR_SC_IO_LATENCY_RFR_delay_HSH                      (0x07184C24)

#define MCSCHEDS_CR_SCHED_CBIT_REG                                     (0x00004C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_cas_OFF                       ( 0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_cas_WID                       ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_cas_MSK                       (0x00000001)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_cas_MIN                       (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_cas_MAX                       (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_cas_DEF                       (0x00000001)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_cas_HSH                       (0x01004C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_cas_OFF                    ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_cas_WID                    ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_cas_MSK                    (0x00000002)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_cas_MIN                    (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_cas_MAX                    (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_cas_DEF                    (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_cas_HSH                    (0x01014C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ras_OFF                       ( 2)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ras_WID                       ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ras_MSK                       (0x00000004)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ras_MIN                       (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ras_MAX                       (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ras_DEF                       (0x00000001)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ras_HSH                       (0x01024C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_ras_OFF                    ( 3)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_ras_WID                    ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_ras_MSK                    (0x00000008)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_ras_MIN                    (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_ras_MAX                    (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_ras_DEF                    (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_is_ras_HSH                    (0x01034C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_2c_byp_OFF                        ( 4)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_2c_byp_WID                        ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_2c_byp_MSK                        (0x00000010)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_2c_byp_MIN                        (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_2c_byp_MAX                        (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_2c_byp_DEF                        (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_2c_byp_HSH                        (0x01044C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_deprd_opt_OFF                     ( 5)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_deprd_opt_WID                     ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_deprd_opt_MSK                     (0x00000020)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_deprd_opt_MIN                     (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_deprd_opt_MAX                     (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_deprd_opt_DEF                     (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_deprd_opt_HSH                     (0x01054C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_pt_it_OFF                         ( 6)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_pt_it_WID                         ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_pt_it_MSK                         (0x00000040)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_pt_it_MIN                         (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_pt_it_MAX                         (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_pt_it_DEF                         (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_pt_it_HSH                         (0x01064C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_ring_OFF                    ( 7)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_ring_WID                    ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_ring_MSK                    (0x00000080)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_ring_MIN                    (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_ring_MAX                    (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_ring_DEF                    (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_ring_HSH                    (0x01074C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_sa_OFF                      ( 8)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_sa_WID                      ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_sa_MSK                      (0x00000100)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_sa_MIN                      (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_sa_MAX                      (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_sa_DEF                      (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_prcnt_sa_HSH                      (0x01084C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_ph_OFF                       ( 9)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_ph_WID                       ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_ph_MSK                       (0x00000200)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_ph_MIN                       (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_ph_MAX                       (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_ph_DEF                       (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_ph_HSH                       (0x01094C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pe_OFF                       (10)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pe_WID                       ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pe_MSK                       (0x00000400)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pe_MIN                       (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pe_MAX                       (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pe_DEF                       (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pe_HSH                       (0x010A4C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pm_OFF                       (11)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pm_WID                       ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pm_MSK                       (0x00000800)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pm_MIN                       (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pm_MAX                       (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pm_DEF                       (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_blkr_pm_HSH                       (0x010B4C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_odt_OFF                           (12)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_odt_WID                           ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_odt_MSK                           (0x00001000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_odt_MIN                           (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_odt_MAX                           (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_odt_DEF                           (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_odt_HSH                           (0x010C4C28)

  #define MCSCHEDS_CR_SCHED_CBIT_OE_alw_off_OFF                        (13)
  #define MCSCHEDS_CR_SCHED_CBIT_OE_alw_off_WID                        ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_OE_alw_off_MSK                        (0x00002000)
  #define MCSCHEDS_CR_SCHED_CBIT_OE_alw_off_MIN                        (0)
  #define MCSCHEDS_CR_SCHED_CBIT_OE_alw_off_MAX                        (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_OE_alw_off_DEF                        (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_OE_alw_off_HSH                        (0x010D4C28)

  #define MCSCHEDS_CR_SCHED_CBIT_block_rpq_OFF                         (14)
  #define MCSCHEDS_CR_SCHED_CBIT_block_rpq_WID                         ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_block_rpq_MSK                         (0x00004000)
  #define MCSCHEDS_CR_SCHED_CBIT_block_rpq_MIN                         (0)
  #define MCSCHEDS_CR_SCHED_CBIT_block_rpq_MAX                         (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_block_rpq_DEF                         (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_block_rpq_HSH                         (0x010E4C28)

  #define MCSCHEDS_CR_SCHED_CBIT_block_ipq_OFF                         (15)
  #define MCSCHEDS_CR_SCHED_CBIT_block_ipq_WID                         ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_block_ipq_MSK                         (0x00008000)
  #define MCSCHEDS_CR_SCHED_CBIT_block_ipq_MIN                         (0)
  #define MCSCHEDS_CR_SCHED_CBIT_block_ipq_MAX                         (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_block_ipq_DEF                         (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_block_ipq_HSH                         (0x010F4C28)

  #define MCSCHEDS_CR_SCHED_CBIT_block_wpq_OFF                         (16)
  #define MCSCHEDS_CR_SCHED_CBIT_block_wpq_WID                         ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_block_wpq_MSK                         (0x00010000)
  #define MCSCHEDS_CR_SCHED_CBIT_block_wpq_MIN                         (0)
  #define MCSCHEDS_CR_SCHED_CBIT_block_wpq_MAX                         (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_block_wpq_DEF                         (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_block_wpq_HSH                         (0x01104C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_zq_OFF                            (17)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_zq_WID                            ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_zq_MSK                            (0x00020000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_zq_MIN                            (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_zq_MAX                            (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_zq_DEF                            (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_zq_HSH                            (0x01114C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_tt_OFF                            (18)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_tt_WID                            ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_tt_MSK                            (0x00040000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_tt_MIN                            (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_tt_MAX                            (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_tt_DEF                            (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_tt_HSH                            (0x01124C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ref_OFF                       (19)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ref_WID                       ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ref_MSK                       (0x00080000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ref_MIN                       (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ref_MAX                       (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ref_DEF                       (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_opp_ref_HSH                       (0x01134C28)

  #define MCSCHEDS_CR_SCHED_CBIT_long_zq_OFF                           (20)
  #define MCSCHEDS_CR_SCHED_CBIT_long_zq_WID                           ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_long_zq_MSK                           (0x00100000)
  #define MCSCHEDS_CR_SCHED_CBIT_long_zq_MIN                           (0)
  #define MCSCHEDS_CR_SCHED_CBIT_long_zq_MAX                           (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_long_zq_DEF                           (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_long_zq_HSH                           (0x01144C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_srx_zq_OFF                        (21)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_srx_zq_WID                        ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_srx_zq_MSK                        (0x00200000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_srx_zq_MIN                        (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_srx_zq_MAX                        (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_srx_zq_DEF                        (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_srx_zq_HSH                        (0x01154C28)

  #define MCSCHEDS_CR_SCHED_CBIT_serialize_zq_OFF                      (22)
  #define MCSCHEDS_CR_SCHED_CBIT_serialize_zq_WID                      ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_serialize_zq_MSK                      (0x00400000)
  #define MCSCHEDS_CR_SCHED_CBIT_serialize_zq_MIN                      (0)
  #define MCSCHEDS_CR_SCHED_CBIT_serialize_zq_MAX                      (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_serialize_zq_DEF                      (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_serialize_zq_HSH                      (0x01164C28)

  #define MCSCHEDS_CR_SCHED_CBIT_zq_fast_exec_OFF                      (23)
  #define MCSCHEDS_CR_SCHED_CBIT_zq_fast_exec_WID                      ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_zq_fast_exec_MSK                      (0x00800000)
  #define MCSCHEDS_CR_SCHED_CBIT_zq_fast_exec_MIN                      (0)
  #define MCSCHEDS_CR_SCHED_CBIT_zq_fast_exec_MAX                      (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_zq_fast_exec_DEF                      (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_zq_fast_exec_HSH                      (0x01174C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_DriveNop_OFF                      (24)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_DriveNop_WID                      ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_DriveNop_MSK                      (0x01000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_DriveNop_MIN                      (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_DriveNop_MAX                      (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_DriveNop_DEF                      (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_DriveNop_HSH                      (0x01184C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_idle_preempt_OFF                  (25)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_idle_preempt_WID                  ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_idle_preempt_MSK                  (0x02000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_idle_preempt_MIN                  (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_idle_preempt_MAX                  (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_idle_preempt_DEF                  (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_idle_preempt_HSH                  (0x01194C28)

  #define MCSCHEDS_CR_SCHED_CBIT_spare_OFF                             (26)
  #define MCSCHEDS_CR_SCHED_CBIT_spare_WID                             ( 4)
  #define MCSCHEDS_CR_SCHED_CBIT_spare_MSK                             (0x3C000000)
  #define MCSCHEDS_CR_SCHED_CBIT_spare_MIN                             (0)
  #define MCSCHEDS_CR_SCHED_CBIT_spare_MAX                             (15) // 0x0000000F
  #define MCSCHEDS_CR_SCHED_CBIT_spare_DEF                             (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_spare_HSH                             (0x041A4C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_5cyc_read_gap_OFF                 (30)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_5cyc_read_gap_WID                 ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_5cyc_read_gap_MSK                 (0x40000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_5cyc_read_gap_MIN                 (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_5cyc_read_gap_MAX                 (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_5cyc_read_gap_DEF                 (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_5cyc_read_gap_HSH                 (0x011E4C28)

  #define MCSCHEDS_CR_SCHED_CBIT_dis_clk_gate_OFF                      (31)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_clk_gate_WID                      ( 1)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_clk_gate_MSK                      (0x80000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_clk_gate_MIN                      (0)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_clk_gate_MAX                      (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_CBIT_dis_clk_gate_DEF                      (0x00000000)
  #define MCSCHEDS_CR_SCHED_CBIT_dis_clk_gate_HSH                      (0x011F4C28)

#define MCSCHEDS_CR_SCHED_SECOND_CBIT_REG                              (0x00004C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_srx_mr4_OFF                ( 0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_srx_mr4_WID                ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MSK                (0x00000001)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MIN                (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_srx_mr4_MAX                (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_srx_mr4_DEF                (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_srx_mr4_HSH                (0x01004C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ck_tristate_OFF            ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ck_tristate_WID            ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MSK            (0x00000002)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MIN            (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ck_tristate_MAX            (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ck_tristate_DEF            (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ck_tristate_HSH            (0x01014C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_OFF        ( 2)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_WID        ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MSK        (0x00000004)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MIN        (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_MAX        (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_DEF        (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_burst_ref_limit_HSH        (0x01024C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_bus_retain_OFF             ( 3)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_bus_retain_WID             ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_bus_retain_MSK             (0x00000008)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_bus_retain_MIN             (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_bus_retain_MAX             (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_bus_retain_DEF             (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_bus_retain_HSH             (0x01034C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_async_odt_OFF              ( 4)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_async_odt_WID              ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_async_odt_MSK              (0x00000010)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_async_odt_MIN              (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_async_odt_MAX              (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_async_odt_DEF              (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_async_odt_HSH              (0x01044C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_reset_OFF              ( 5)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_reset_WID              ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MSK              (0x00000020)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MIN              (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_reset_MAX              (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_reset_DEF              (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_reset_HSH              (0x01054C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_OFF        ( 6)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_WID        ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_MSK        (0x00000040)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_MIN        (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_MAX        (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_DEF        (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_tcwl5_2qclk_add_HSH        (0x01064C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_OFF            ( 7)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_WID            ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MSK            (0x00000080)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MIN            (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_MAX            (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_DEF            (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_SRX_MRS_MR4_HSH            (0x01074C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_OFF     ( 8)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_WID     ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MSK     (0x00000100)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MIN     (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_MAX     (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_DEF     (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_opp_ref_idle_delay_HSH     (0x01084C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_OFF       ( 9)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_WID       ( 1)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MSK       (0x00000200)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MIN       (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_MAX       (1) // 0x00000001
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_DEF       (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_dis_ignore_1st_trefi_HSH       (0x01094C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_echo_mask_OFF                  (10)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_echo_mask_WID                  ( 6)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_echo_mask_MSK                  (0x0000FC00)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_echo_mask_MIN                  (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_echo_mask_MAX                  (63) // 0x0000003F
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_echo_mask_DEF                  (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_echo_mask_HSH                  (0x060A4C2C)

  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_spare_OFF                      (16)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_spare_WID                      (16)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_spare_MSK                      (0xFFFF0000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_spare_MIN                      (0)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_spare_MAX                      (65535) // 0x0000FFFF
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_spare_DEF                      (0x00000000)
  #define MCSCHEDS_CR_SCHED_SECOND_CBIT_spare_HSH                      (0x10104C2C)

#define MCSCHEDS_CR_DFT_MISC_REG                                       (0x00004C30)

  #define MCSCHEDS_CR_DFT_MISC_WDAR_OFF                                ( 0)
  #define MCSCHEDS_CR_DFT_MISC_WDAR_WID                                ( 1)
  #define MCSCHEDS_CR_DFT_MISC_WDAR_MSK                                (0x00000001)
  #define MCSCHEDS_CR_DFT_MISC_WDAR_MIN                                (0)
  #define MCSCHEDS_CR_DFT_MISC_WDAR_MAX                                (1) // 0x00000001
  #define MCSCHEDS_CR_DFT_MISC_WDAR_DEF                                (0x00000000)
  #define MCSCHEDS_CR_DFT_MISC_WDAR_HSH                                (0x01004C30)

  #define MCSCHEDS_CR_DFT_MISC_WDB_Block_En_OFF                        ( 1)
  #define MCSCHEDS_CR_DFT_MISC_WDB_Block_En_WID                        ( 1)
  #define MCSCHEDS_CR_DFT_MISC_WDB_Block_En_MSK                        (0x00000002)
  #define MCSCHEDS_CR_DFT_MISC_WDB_Block_En_MIN                        (0)
  #define MCSCHEDS_CR_DFT_MISC_WDB_Block_En_MAX                        (1) // 0x00000001
  #define MCSCHEDS_CR_DFT_MISC_WDB_Block_En_DEF                        (0x00000000)
  #define MCSCHEDS_CR_DFT_MISC_WDB_Block_En_HSH                        (0x01014C30)

  #define MCSCHEDS_CR_DFT_MISC_force_rcv_en_OFF                        ( 4)
  #define MCSCHEDS_CR_DFT_MISC_force_rcv_en_WID                        ( 1)
  #define MCSCHEDS_CR_DFT_MISC_force_rcv_en_MSK                        (0x00000010)
  #define MCSCHEDS_CR_DFT_MISC_force_rcv_en_MIN                        (0)
  #define MCSCHEDS_CR_DFT_MISC_force_rcv_en_MAX                        (1) // 0x00000001
  #define MCSCHEDS_CR_DFT_MISC_force_rcv_en_DEF                        (0x00000000)
  #define MCSCHEDS_CR_DFT_MISC_force_rcv_en_HSH                        (0x01044C30)

  #define MCSCHEDS_CR_DFT_MISC_DDR_QUAL_OFF                            ( 8)
  #define MCSCHEDS_CR_DFT_MISC_DDR_QUAL_WID                            ( 2)
  #define MCSCHEDS_CR_DFT_MISC_DDR_QUAL_MSK                            (0x00000300)
  #define MCSCHEDS_CR_DFT_MISC_DDR_QUAL_MIN                            (0)
  #define MCSCHEDS_CR_DFT_MISC_DDR_QUAL_MAX                            (3) // 0x00000003
  #define MCSCHEDS_CR_DFT_MISC_DDR_QUAL_DEF                            (0x00000000)
  #define MCSCHEDS_CR_DFT_MISC_DDR_QUAL_HSH                            (0x02084C30)

  #define MCSCHEDS_CR_DFT_MISC_QUAL_Delay_OFF                          (10)
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Delay_WID                          ( 5)
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Delay_MSK                          (0x00007C00)
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Delay_MIN                          (0)
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Delay_MAX                          (31) // 0x0000001F
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Delay_DEF                          (0x00000000)
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Delay_HSH                          (0x050A4C30)

  #define MCSCHEDS_CR_DFT_MISC_QUAL_Length_OFF                         (15)
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Length_WID                         ( 2)
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Length_MSK                         (0x00018000)
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Length_MIN                         (0)
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Length_MAX                         (3) // 0x00000003
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Length_DEF                         (0x00000000)
  #define MCSCHEDS_CR_DFT_MISC_QUAL_Length_HSH                         (0x020F4C30)

  #define MCSCHEDS_CR_DFT_MISC_dft_block_enable_OFF                    (17)
  #define MCSCHEDS_CR_DFT_MISC_dft_block_enable_WID                    ( 1)
  #define MCSCHEDS_CR_DFT_MISC_dft_block_enable_MSK                    (0x00020000)
  #define MCSCHEDS_CR_DFT_MISC_dft_block_enable_MIN                    (0)
  #define MCSCHEDS_CR_DFT_MISC_dft_block_enable_MAX                    (1) // 0x00000001
  #define MCSCHEDS_CR_DFT_MISC_dft_block_enable_DEF                    (0x00000000)
  #define MCSCHEDS_CR_DFT_MISC_dft_block_enable_HSH                    (0x01114C30)

  #define MCSCHEDS_CR_DFT_MISC_Stretch_mode_OFF                        (24)
  #define MCSCHEDS_CR_DFT_MISC_Stretch_mode_WID                        ( 2)
  #define MCSCHEDS_CR_DFT_MISC_Stretch_mode_MSK                        (0x03000000)
  #define MCSCHEDS_CR_DFT_MISC_Stretch_mode_MIN                        (0)
  #define MCSCHEDS_CR_DFT_MISC_Stretch_mode_MAX                        (3) // 0x00000003
  #define MCSCHEDS_CR_DFT_MISC_Stretch_mode_DEF                        (0x00000000)
  #define MCSCHEDS_CR_DFT_MISC_Stretch_mode_HSH                        (0x02184C30)

  #define MCSCHEDS_CR_DFT_MISC_STF_OFF                                 (26)
  #define MCSCHEDS_CR_DFT_MISC_STF_WID                                 ( 3)
  #define MCSCHEDS_CR_DFT_MISC_STF_MSK                                 (0x1C000000)
  #define MCSCHEDS_CR_DFT_MISC_STF_MIN                                 (0)
  #define MCSCHEDS_CR_DFT_MISC_STF_MAX                                 (7) // 0x00000007
  #define MCSCHEDS_CR_DFT_MISC_STF_DEF                                 (0x00000000)
  #define MCSCHEDS_CR_DFT_MISC_STF_HSH                                 (0x031A4C30)

#define MCSCHEDS_CR_ECC_DFT_REG                                        (0x00004C34)

  #define MCSCHEDS_CR_ECC_DFT_ECC_Inject_OFF                           ( 0)
  #define MCSCHEDS_CR_ECC_DFT_ECC_Inject_WID                           ( 3)
  #define MCSCHEDS_CR_ECC_DFT_ECC_Inject_MSK                           (0x00000007)
  #define MCSCHEDS_CR_ECC_DFT_ECC_Inject_MIN                           (0)
  #define MCSCHEDS_CR_ECC_DFT_ECC_Inject_MAX                           (7) // 0x00000007
  #define MCSCHEDS_CR_ECC_DFT_ECC_Inject_DEF                           (0x00000000)
  #define MCSCHEDS_CR_ECC_DFT_ECC_Inject_HSH                           (0x03004C34)

  #define MCSCHEDS_CR_ECC_DFT_ECC_correction_disable_OFF               ( 4)
  #define MCSCHEDS_CR_ECC_DFT_ECC_correction_disable_WID               ( 1)
  #define MCSCHEDS_CR_ECC_DFT_ECC_correction_disable_MSK               (0x00000010)
  #define MCSCHEDS_CR_ECC_DFT_ECC_correction_disable_MIN               (0)
  #define MCSCHEDS_CR_ECC_DFT_ECC_correction_disable_MAX               (1) // 0x00000001
  #define MCSCHEDS_CR_ECC_DFT_ECC_correction_disable_DEF               (0x00000000)
  #define MCSCHEDS_CR_ECC_DFT_ECC_correction_disable_HSH               (0x01044C34)

  #define MCSCHEDS_CR_ECC_DFT_DIS_MCA_LOG_OFF                          ( 8)
  #define MCSCHEDS_CR_ECC_DFT_DIS_MCA_LOG_WID                          ( 1)
  #define MCSCHEDS_CR_ECC_DFT_DIS_MCA_LOG_MSK                          (0x00000100)
  #define MCSCHEDS_CR_ECC_DFT_DIS_MCA_LOG_MIN                          (0)
  #define MCSCHEDS_CR_ECC_DFT_DIS_MCA_LOG_MAX                          (1) // 0x00000001
  #define MCSCHEDS_CR_ECC_DFT_DIS_MCA_LOG_DEF                          (0x00000000)
  #define MCSCHEDS_CR_ECC_DFT_DIS_MCA_LOG_HSH                          (0x01084C34)

  #define MCSCHEDS_CR_ECC_DFT_DIS_PCH_EVENT_OFF                        ( 9)
  #define MCSCHEDS_CR_ECC_DFT_DIS_PCH_EVENT_WID                        ( 1)
  #define MCSCHEDS_CR_ECC_DFT_DIS_PCH_EVENT_MSK                        (0x00000200)
  #define MCSCHEDS_CR_ECC_DFT_DIS_PCH_EVENT_MIN                        (0)
  #define MCSCHEDS_CR_ECC_DFT_DIS_PCH_EVENT_MAX                        (1) // 0x00000001
  #define MCSCHEDS_CR_ECC_DFT_DIS_PCH_EVENT_DEF                        (0x00000000)
  #define MCSCHEDS_CR_ECC_DFT_DIS_PCH_EVENT_HSH                        (0x01094C34)

  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_POISON_OFF                       (10)
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_POISON_WID                       ( 1)
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_POISON_MSK                       (0x00000400)
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_POISON_MIN                       (0)
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_POISON_MAX                       (1) // 0x00000001
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_POISON_DEF                       (0x00000001)
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_POISON_HSH                       (0x010A4C34)

  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_ERROR_OFF                        (11)
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_ERROR_WID                        ( 1)
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_ERROR_MSK                        (0x00000800)
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_ERROR_MIN                        (0)
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_ERROR_MAX                        (1) // 0x00000001
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_ERROR_DEF                        (0x00000001)
  #define MCSCHEDS_CR_ECC_DFT_DIS_RCH_ERROR_HSH                        (0x010B4C34)

  #define MCSCHEDS_CR_ECC_DFT_ECC_trigger_OFF                          (16)
  #define MCSCHEDS_CR_ECC_DFT_ECC_trigger_WID                          ( 2)
  #define MCSCHEDS_CR_ECC_DFT_ECC_trigger_MSK                          (0x00030000)
  #define MCSCHEDS_CR_ECC_DFT_ECC_trigger_MIN                          (0)
  #define MCSCHEDS_CR_ECC_DFT_ECC_trigger_MAX                          (3) // 0x00000003
  #define MCSCHEDS_CR_ECC_DFT_ECC_trigger_DEF                          (0x00000000)
  #define MCSCHEDS_CR_ECC_DFT_ECC_trigger_HSH                          (0x02104C34)

#define MCSCHEDS_CR_SC_PR_CNT_CONFIG_REG                               (0x00004C38)

  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_Ring_OFF                        ( 0)
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_Ring_WID                        (10)
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_Ring_MSK                        (0x000003FF)
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_Ring_MIN                        (0)
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_Ring_MAX                        (1023) // 0x000003FF
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_Ring_DEF                        (0x00000040)
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_Ring_HSH                        (0x0A004C38)

  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_SA_OFF                          (16)
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_SA_WID                          (10)
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_SA_MSK                          (0x03FF0000)
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_SA_MIN                          (0)
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_SA_MAX                          (1023) // 0x000003FF
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_SA_DEF                          (0x00000100)
  #define MCSCHEDS_CR_SC_PR_CNT_CONFIG_SA_HSH                          (0x0A104C38)

#define MCSCHEDS_CR_SC_PCIT_REG                                        (0x00004C3C)

  #define MCSCHEDS_CR_SC_PCIT_PCIT_OFF                                 ( 0)
  #define MCSCHEDS_CR_SC_PCIT_PCIT_WID                                 ( 8)
  #define MCSCHEDS_CR_SC_PCIT_PCIT_MSK                                 (0x000000FF)
  #define MCSCHEDS_CR_SC_PCIT_PCIT_MIN                                 (0)
  #define MCSCHEDS_CR_SC_PCIT_PCIT_MAX                                 (255) // 0x000000FF
  #define MCSCHEDS_CR_SC_PCIT_PCIT_DEF                                 (0x00000040)
  #define MCSCHEDS_CR_SC_PCIT_PCIT_HSH                                 (0x08004C3C)

  #define MCSCHEDS_CR_SC_PCIT_PCIT_GT_OFF                              (16)
  #define MCSCHEDS_CR_SC_PCIT_PCIT_GT_WID                              ( 8)
  #define MCSCHEDS_CR_SC_PCIT_PCIT_GT_MSK                              (0x00FF0000)
  #define MCSCHEDS_CR_SC_PCIT_PCIT_GT_MIN                              (0)
  #define MCSCHEDS_CR_SC_PCIT_PCIT_GT_MAX                              (255) // 0x000000FF
  #define MCSCHEDS_CR_SC_PCIT_PCIT_GT_DEF                              (0x00000000)
  #define MCSCHEDS_CR_SC_PCIT_PCIT_GT_HSH                              (0x08104C3C)

#define MCSCHEDS_CR_PM_PDWN_CONFIG_REG                                 (0x00004C40)

  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PDWN_idle_counter_OFF             ( 0)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PDWN_idle_counter_WID             (12)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MSK             (0x00000FFF)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MIN             (0)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PDWN_idle_counter_MAX             (4095) // 0x00000FFF
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PDWN_idle_counter_DEF             (0x00000000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PDWN_idle_counter_HSH             (0x0C004C40)

  #define MCSCHEDS_CR_PM_PDWN_CONFIG_APD_OFF                           (12)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_APD_WID                           ( 1)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_APD_MSK                           (0x00001000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_APD_MIN                           (0)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_APD_MAX                           (1) // 0x00000001
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_APD_DEF                           (0x00000000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_APD_HSH                           (0x010C4C40)

  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PPD_OFF                           (13)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PPD_WID                           ( 1)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PPD_MSK                           (0x00002000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PPD_MIN                           (0)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PPD_MAX                           (1) // 0x00000001
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PPD_DEF                           (0x00000000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_PPD_HSH                           (0x010D4C40)

  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Slow_Exit_OFF                     (14)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Slow_Exit_WID                     ( 1)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Slow_Exit_MSK                     (0x00004000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Slow_Exit_MIN                     (0)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Slow_Exit_MAX                     (1) // 0x00000001
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Slow_Exit_DEF                     (0x00000000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Slow_Exit_HSH                     (0x010E4C40)

  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Global_PD_OFF                     (15)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Global_PD_WID                     ( 1)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Global_PD_MSK                     (0x00008000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Global_PD_MIN                     (0)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Global_PD_MAX                     (1) // 0x00000001
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Global_PD_DEF                     (0x00000000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_Global_PD_HSH                     (0x010F4C40)

  #define MCSCHEDS_CR_PM_PDWN_CONFIG_TT_idle_counter_OFF               (16)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_TT_idle_counter_WID               ( 8)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_TT_idle_counter_MSK               (0x00FF0000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_TT_idle_counter_MIN               (0)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_TT_idle_counter_MAX               (255) // 0x000000FF
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_TT_idle_counter_DEF               (0x00000000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_TT_idle_counter_HSH               (0x08104C40)

  #define MCSCHEDS_CR_PM_PDWN_CONFIG_dis_cke_tt_OFF                    (24)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_dis_cke_tt_WID                    ( 1)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_dis_cke_tt_MSK                    (0x01000000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_dis_cke_tt_MIN                    (0)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_dis_cke_tt_MAX                    (1) // 0x00000001
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_dis_cke_tt_DEF                    (0x00000000)
  #define MCSCHEDS_CR_PM_PDWN_CONFIG_dis_cke_tt_HSH                    (0x01184C40)

#define MCSCHEDS_CR_WMM_READ_CONFIG_REG                                (0x00004C44)

  #define MCSCHEDS_CR_WMM_READ_CONFIG_Dis_Opp_rd_OFF                   ( 0)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_Dis_Opp_rd_WID                   ( 1)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_Dis_Opp_rd_MSK                   (0x00000001)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_Dis_Opp_rd_MIN                   (0)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_Dis_Opp_rd_MAX                   (1) // 0x00000001
  #define MCSCHEDS_CR_WMM_READ_CONFIG_Dis_Opp_rd_DEF                   (0x00000000)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_Dis_Opp_rd_HSH                   (0x01004C44)

  #define MCSCHEDS_CR_WMM_READ_CONFIG_ACT_Enable_OFF                   ( 1)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_ACT_Enable_WID                   ( 1)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_ACT_Enable_MSK                   (0x00000002)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_ACT_Enable_MIN                   (0)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_ACT_Enable_MAX                   (1) // 0x00000001
  #define MCSCHEDS_CR_WMM_READ_CONFIG_ACT_Enable_DEF                   (0x00000001)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_ACT_Enable_HSH                   (0x01014C44)

  #define MCSCHEDS_CR_WMM_READ_CONFIG_PRE_Enable_OFF                   ( 2)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_PRE_Enable_WID                   ( 1)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_PRE_Enable_MSK                   (0x00000004)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_PRE_Enable_MIN                   (0)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_PRE_Enable_MAX                   (1) // 0x00000001
  #define MCSCHEDS_CR_WMM_READ_CONFIG_PRE_Enable_DEF                   (0x00000001)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_PRE_Enable_HSH                   (0x01024C44)

  #define MCSCHEDS_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_OFF                  ( 3)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_WID                  ( 4)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MSK                  (0x00000078)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MIN                  (0)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_MAX                  (15) // 0x0000000F
  #define MCSCHEDS_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_DEF                  (0x00000008)
  #define MCSCHEDS_CR_WMM_READ_CONFIG_MAX_RPQ_CAS_HSH                  (0x04034C44)

#define MCSCHEDS_CR_ECCERRLOG0_REG                                     (0x00004C48)

  #define MCSCHEDS_CR_ECCERRLOG0_CERRSTS_OFF                           ( 0)
  #define MCSCHEDS_CR_ECCERRLOG0_CERRSTS_WID                           ( 1)
  #define MCSCHEDS_CR_ECCERRLOG0_CERRSTS_MSK                           (0x00000001)
  #define MCSCHEDS_CR_ECCERRLOG0_CERRSTS_MIN                           (0)
  #define MCSCHEDS_CR_ECCERRLOG0_CERRSTS_MAX                           (1) // 0x00000001
  #define MCSCHEDS_CR_ECCERRLOG0_CERRSTS_DEF                           (0x00000000)
  #define MCSCHEDS_CR_ECCERRLOG0_CERRSTS_HSH                           (0x01004C48)

  #define MCSCHEDS_CR_ECCERRLOG0_MERRSTS_OFF                           ( 1)
  #define MCSCHEDS_CR_ECCERRLOG0_MERRSTS_WID                           ( 1)
  #define MCSCHEDS_CR_ECCERRLOG0_MERRSTS_MSK                           (0x00000002)
  #define MCSCHEDS_CR_ECCERRLOG0_MERRSTS_MIN                           (0)
  #define MCSCHEDS_CR_ECCERRLOG0_MERRSTS_MAX                           (1) // 0x00000001
  #define MCSCHEDS_CR_ECCERRLOG0_MERRSTS_DEF                           (0x00000000)
  #define MCSCHEDS_CR_ECCERRLOG0_MERRSTS_HSH                           (0x01014C48)

  #define MCSCHEDS_CR_ECCERRLOG0_ERRSYND_OFF                           (16)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRSYND_WID                           ( 8)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRSYND_MSK                           (0x00FF0000)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRSYND_MIN                           (0)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRSYND_MAX                           (255) // 0x000000FF
  #define MCSCHEDS_CR_ECCERRLOG0_ERRSYND_DEF                           (0x00000000)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRSYND_HSH                           (0x08104C48)

  #define MCSCHEDS_CR_ECCERRLOG0_ERRCHUNK_OFF                          (24)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRCHUNK_WID                          ( 3)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRCHUNK_MSK                          (0x07000000)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRCHUNK_MIN                          (0)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRCHUNK_MAX                          (7) // 0x00000007
  #define MCSCHEDS_CR_ECCERRLOG0_ERRCHUNK_DEF                          (0x00000000)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRCHUNK_HSH                          (0x03184C48)

  #define MCSCHEDS_CR_ECCERRLOG0_ERRRANK_OFF                           (27)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRRANK_WID                           ( 2)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRRANK_MSK                           (0x18000000)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRRANK_MIN                           (0)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRRANK_MAX                           (3) // 0x00000003
  #define MCSCHEDS_CR_ECCERRLOG0_ERRRANK_DEF                           (0x00000000)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRRANK_HSH                           (0x021B4C48)

  #define MCSCHEDS_CR_ECCERRLOG0_ERRBANK_OFF                           (29)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRBANK_WID                           ( 3)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRBANK_MSK                           (0xE0000000)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRBANK_MIN                           (0)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRBANK_MAX                           (7) // 0x00000007
  #define MCSCHEDS_CR_ECCERRLOG0_ERRBANK_DEF                           (0x00000000)
  #define MCSCHEDS_CR_ECCERRLOG0_ERRBANK_HSH                           (0x031D4C48)

#define MCSCHEDS_CR_ECCERRLOG1_REG                                     (0x00004C4C)

  #define MCSCHEDS_CR_ECCERRLOG1_ERRROW_OFF                            ( 0)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRROW_WID                            (17)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRROW_MSK                            (0x0001FFFF)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRROW_MIN                            (0)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRROW_MAX                            (131071) // 0x0001FFFF
  #define MCSCHEDS_CR_ECCERRLOG1_ERRROW_DEF                            (0x00000000)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRROW_HSH                            (0x11004C4C)

  #define MCSCHEDS_CR_ECCERRLOG1_ERRCOL_OFF                            (17)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRCOL_WID                            (11)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRCOL_MSK                            (0x0FFE0000)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRCOL_MIN                            (0)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRCOL_MAX                            (2047) // 0x000007FF
  #define MCSCHEDS_CR_ECCERRLOG1_ERRCOL_DEF                            (0x00000000)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRCOL_HSH                            (0x0B114C4C)

  #define MCSCHEDS_CR_ECCERRLOG1_ERRBANKGROUP_OFF                      (28)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRBANKGROUP_WID                      ( 2)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRBANKGROUP_MSK                      (0x30000000)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRBANKGROUP_MIN                      (0)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRBANKGROUP_MAX                      (3) // 0x00000003
  #define MCSCHEDS_CR_ECCERRLOG1_ERRBANKGROUP_DEF                      (0x00000000)
  #define MCSCHEDS_CR_ECCERRLOG1_ERRBANKGROUP_HSH                      (0x021C4C4C)

#define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_REG                              (0x00004C50)

  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_EN_CLK_OFF                     ( 0)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_EN_CLK_WID                     ( 1)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_EN_CLK_MSK                     (0x00000001)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_EN_CLK_MIN                     (0)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_EN_CLK_MAX                     (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_EN_CLK_DEF                     (0x00000000)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_EN_CLK_HSH                     (0x01004C50)

  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_OFF           ( 1)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_WID           ( 7)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_MSK           (0x000000FE)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_MIN           (0)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_MAX           (127) // 0x0000007F
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_DEF           (0x00000000)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_DATA_BYTE_SEL_HSH           (0x07014C50)

  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_OFF                 ( 8)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_WID                 ( 1)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_MSK                 (0x00000100)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_MIN                 (0)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_MAX                 (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_DEF                 (0x00000000)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L0_BYP_SEL_HSH                 (0x01084C50)

  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_OFF           ( 9)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_WID           ( 7)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_MSK           (0x0000FE00)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_MIN           (0)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_MAX           (127) // 0x0000007F
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_DEF           (0x00000000)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_DATA_BYTE_SEL_HSH           (0x07094C50)

  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_OFF                 (16)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_WID                 ( 1)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_MSK                 (0x00010000)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_MIN                 (0)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_MAX                 (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_DEF                 (0x00000000)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_L1_BYP_SEL_HSH                 (0x01104C50)

  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_PATGENMODE_OFF                 (27)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_PATGENMODE_WID                 ( 3)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_PATGENMODE_MSK                 (0x38000000)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_PATGENMODE_MIN                 (0)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_PATGENMODE_MAX                 (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_PATGENMODE_DEF                 (0x00000000)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_PATGENMODE_HSH                 (0x031B4C50)

  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_VORANGE_OFF                    (31)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_VORANGE_WID                    ( 1)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_VORANGE_MSK                    (0x80000000)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_VORANGE_MIN                    (0)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_VORANGE_MAX                    (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_VORANGE_DEF                    (0x00000000)
  #define MCSCHEDS_CR_VISA_CTL_MCSCHEDS_VORANGE_HSH                    (0x011F4C50)

#define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_REG                             (0x00004C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_OFF  ( 0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_WID  ( 3)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_MSK  (0x00000007)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_MIN  (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_DEF  (0x00000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BIT_SEL_HSH  (0x03004C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_OFF ( 3)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_WID ( 1)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_MSK (0x00000008)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_MIN (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT0_DATA_BYTE_SEL_HSH (0x01034C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_OFF  ( 4)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_WID  ( 3)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_MSK  (0x00000070)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_MIN  (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_DEF  (0x00000001)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BIT_SEL_HSH  (0x03044C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_OFF ( 7)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_WID ( 1)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_MSK (0x00000080)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_MIN (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT1_DATA_BYTE_SEL_HSH (0x01074C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_OFF  ( 8)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_WID  ( 3)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_MSK  (0x00000700)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_MIN  (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_DEF  (0x00000002)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BIT_SEL_HSH  (0x03084C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_OFF (11)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_WID ( 1)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_MSK (0x00000800)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_MIN (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT2_DATA_BYTE_SEL_HSH (0x010B4C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_OFF  (12)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_WID  ( 3)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_MSK  (0x00007000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_MIN  (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_DEF  (0x00000003)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BIT_SEL_HSH  (0x030C4C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_OFF (15)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_WID ( 1)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_MSK (0x00008000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_MIN (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT3_DATA_BYTE_SEL_HSH (0x010F4C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_OFF  (16)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_WID  ( 3)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_MSK  (0x00070000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_MIN  (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_DEF  (0x00000004)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BIT_SEL_HSH  (0x03104C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_OFF (19)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_WID ( 1)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_MSK (0x00080000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_MIN (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT4_DATA_BYTE_SEL_HSH (0x01134C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_OFF  (20)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_WID  ( 3)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_MSK  (0x00700000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_MIN  (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_DEF  (0x00000005)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BIT_SEL_HSH  (0x03144C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_OFF (23)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_WID ( 1)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_MSK (0x00800000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_MIN (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT5_DATA_BYTE_SEL_HSH (0x01174C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_OFF  (24)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_WID  ( 3)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_MSK  (0x07000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_MIN  (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_DEF  (0x00000006)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BIT_SEL_HSH  (0x03184C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_OFF (27)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_WID ( 1)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_MSK (0x08000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_MIN (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT6_DATA_BYTE_SEL_HSH (0x011B4C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_OFF  (28)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_WID  ( 3)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_MSK  (0x70000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_MIN  (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_MAX  (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_DEF  (0x00000007)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BIT_SEL_HSH  (0x031C4C54)

  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_OFF (31)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_WID ( 1)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_MSK (0x80000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_MIN (0)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_DEF (0x00000000)
  #define MCSCHEDS_CR_VISA_XBAR_MCSCHEDS_FXB_Li_BIT7_DATA_BYTE_SEL_HSH (0x011F4C54)

#define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_RPQ_REG                        (0x00004C58)

  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_OFF          ( 0)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_WID          (22)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MSK          (0x003FFFFF)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MIN          (0)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_MAX          (4194303) // 0x003FFFFF
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_DEF          (0x00000000)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_RPQ_RPQ_disable_HSH          (0x16004C58)

#define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_IPQ_REG                        (0x00004C5C)

  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_OFF          ( 0)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_WID          (10)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MSK          (0x000003FF)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MIN          (0)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_MAX          (1023) // 0x000003FF
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_DEF          (0x00000000)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_IPQ_IPQ_disable_HSH          (0x0A004C5C)

#define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_WPQ_REG                        (0x00004C60)

  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_OFF          ( 0)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_WID          (64)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MSK          (0xFFFFFFFFFFFFFFFFULL)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MIN          (0)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_MAX          (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_DEF          (0x00000000)
  #define MCSCHEDS_CR_QUEUE_ENTRY_DISABLE_WPQ_WPQ_disable_HSH          (0x40004C60)

#define MCSCHEDS_CR_SC_WDBWM_REG                                       (0x00004C68)

  #define MCSCHEDS_CR_SC_WDBWM_WMM_entry_wm_OFF                        ( 0)
  #define MCSCHEDS_CR_SC_WDBWM_WMM_entry_wm_WID                        ( 7)
  #define MCSCHEDS_CR_SC_WDBWM_WMM_entry_wm_MSK                        (0x0000007F)
  #define MCSCHEDS_CR_SC_WDBWM_WMM_entry_wm_MIN                        (0)
  #define MCSCHEDS_CR_SC_WDBWM_WMM_entry_wm_MAX                        (127) // 0x0000007F
  #define MCSCHEDS_CR_SC_WDBWM_WMM_entry_wm_DEF                        (0x00000038)
  #define MCSCHEDS_CR_SC_WDBWM_WMM_entry_wm_HSH                        (0x47004C68)

  #define MCSCHEDS_CR_SC_WDBWM_WMM_exit_wm_OFF                         ( 8)
  #define MCSCHEDS_CR_SC_WDBWM_WMM_exit_wm_WID                         ( 7)
  #define MCSCHEDS_CR_SC_WDBWM_WMM_exit_wm_MSK                         (0x00007F00)
  #define MCSCHEDS_CR_SC_WDBWM_WMM_exit_wm_MIN                         (0)
  #define MCSCHEDS_CR_SC_WDBWM_WMM_exit_wm_MAX                         (127) // 0x0000007F
  #define MCSCHEDS_CR_SC_WDBWM_WMM_exit_wm_DEF                         (0x00000030)
  #define MCSCHEDS_CR_SC_WDBWM_WMM_exit_wm_HSH                         (0x47084C68)

  #define MCSCHEDS_CR_SC_WDBWM_WIM_wm_OFF                              (16)
  #define MCSCHEDS_CR_SC_WDBWM_WIM_wm_WID                              ( 7)
  #define MCSCHEDS_CR_SC_WDBWM_WIM_wm_MSK                              (0x007F0000)
  #define MCSCHEDS_CR_SC_WDBWM_WIM_wm_MIN                              (0)
  #define MCSCHEDS_CR_SC_WDBWM_WIM_wm_MAX                              (127) // 0x0000007F
  #define MCSCHEDS_CR_SC_WDBWM_WIM_wm_DEF                              (0x0000003C)
  #define MCSCHEDS_CR_SC_WDBWM_WIM_wm_HSH                              (0x47104C68)

  #define MCSCHEDS_CR_SC_WDBWM_EDRAM_scrub_wm_OFF                      (24)
  #define MCSCHEDS_CR_SC_WDBWM_EDRAM_scrub_wm_WID                      ( 7)
  #define MCSCHEDS_CR_SC_WDBWM_EDRAM_scrub_wm_MSK                      (0x7F000000)
  #define MCSCHEDS_CR_SC_WDBWM_EDRAM_scrub_wm_MIN                      (0)
  #define MCSCHEDS_CR_SC_WDBWM_EDRAM_scrub_wm_MAX                      (127) // 0x0000007F
  #define MCSCHEDS_CR_SC_WDBWM_EDRAM_scrub_wm_DEF                      (0x00000038)
  #define MCSCHEDS_CR_SC_WDBWM_EDRAM_scrub_wm_HSH                      (0x47184C68)

  #define MCSCHEDS_CR_SC_WDBWM_Read_CAS_count_OFF                      (32)
  #define MCSCHEDS_CR_SC_WDBWM_Read_CAS_count_WID                      ( 8)
  #define MCSCHEDS_CR_SC_WDBWM_Read_CAS_count_MSK                      (0x000000FF00000000ULL)
  #define MCSCHEDS_CR_SC_WDBWM_Read_CAS_count_MIN                      (0)
  #define MCSCHEDS_CR_SC_WDBWM_Read_CAS_count_MAX                      (255) // 0x000000FF
  #define MCSCHEDS_CR_SC_WDBWM_Read_CAS_count_DEF                      (0x00000040)
  #define MCSCHEDS_CR_SC_WDBWM_Read_CAS_count_HSH                      (0x48204C68)

  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_OFF                     (40)
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_WID                     ( 8)
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_MSK                     (0x0000FF0000000000ULL)
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_MIN                     (0)
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_MAX                     (255) // 0x000000FF
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_DEF                     (0x00000040)
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_HSH                     (0x48284C68)

  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_for_VC1_OFF             (48)
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_for_VC1_WID             ( 8)
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_for_VC1_MSK             (0x00FF000000000000ULL)
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_for_VC1_MIN             (0)
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_for_VC1_MAX             (255) // 0x000000FF
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_for_VC1_DEF             (0x00000040)
  #define MCSCHEDS_CR_SC_WDBWM_Write_CAS_count_for_VC1_HSH             (0x48304C68)

#define MCSCHEDS_CR_TC_ODT_REG                                         (0x00004C70)

  #define MCSCHEDS_CR_TC_ODT_ODT_read_duration_OFF                     ( 0)
  #define MCSCHEDS_CR_TC_ODT_ODT_read_duration_WID                     ( 3)
  #define MCSCHEDS_CR_TC_ODT_ODT_read_duration_MSK                     (0x00000007)
  #define MCSCHEDS_CR_TC_ODT_ODT_read_duration_MIN                     (0)
  #define MCSCHEDS_CR_TC_ODT_ODT_read_duration_MAX                     (7) // 0x00000007
  #define MCSCHEDS_CR_TC_ODT_ODT_read_duration_DEF                     (0x00000000)
  #define MCSCHEDS_CR_TC_ODT_ODT_read_duration_HSH                     (0x03004C70)

  #define MCSCHEDS_CR_TC_ODT_ODT_Read_Delay_OFF                        ( 4)
  #define MCSCHEDS_CR_TC_ODT_ODT_Read_Delay_WID                        ( 3)
  #define MCSCHEDS_CR_TC_ODT_ODT_Read_Delay_MSK                        (0x00000070)
  #define MCSCHEDS_CR_TC_ODT_ODT_Read_Delay_MIN                        (0)
  #define MCSCHEDS_CR_TC_ODT_ODT_Read_Delay_MAX                        (7) // 0x00000007
  #define MCSCHEDS_CR_TC_ODT_ODT_Read_Delay_DEF                        (0x00000000)
  #define MCSCHEDS_CR_TC_ODT_ODT_Read_Delay_HSH                        (0x03044C70)

  #define MCSCHEDS_CR_TC_ODT_ODT_write_duration_OFF                    ( 8)
  #define MCSCHEDS_CR_TC_ODT_ODT_write_duration_WID                    ( 3)
  #define MCSCHEDS_CR_TC_ODT_ODT_write_duration_MSK                    (0x00000700)
  #define MCSCHEDS_CR_TC_ODT_ODT_write_duration_MIN                    (0)
  #define MCSCHEDS_CR_TC_ODT_ODT_write_duration_MAX                    (7) // 0x00000007
  #define MCSCHEDS_CR_TC_ODT_ODT_write_duration_DEF                    (0x00000000)
  #define MCSCHEDS_CR_TC_ODT_ODT_write_duration_HSH                    (0x03084C70)

  #define MCSCHEDS_CR_TC_ODT_ODT_Write_Delay_OFF                       (12)
  #define MCSCHEDS_CR_TC_ODT_ODT_Write_Delay_WID                       ( 3)
  #define MCSCHEDS_CR_TC_ODT_ODT_Write_Delay_MSK                       (0x00007000)
  #define MCSCHEDS_CR_TC_ODT_ODT_Write_Delay_MIN                       (0)
  #define MCSCHEDS_CR_TC_ODT_ODT_Write_Delay_MAX                       (7) // 0x00000007
  #define MCSCHEDS_CR_TC_ODT_ODT_Write_Delay_DEF                       (0x00000000)
  #define MCSCHEDS_CR_TC_ODT_ODT_Write_Delay_HSH                       (0x030C4C70)

  #define MCSCHEDS_CR_TC_ODT_Write_Early_ODT_OFF                       (15)
  #define MCSCHEDS_CR_TC_ODT_Write_Early_ODT_WID                       ( 1)
  #define MCSCHEDS_CR_TC_ODT_Write_Early_ODT_MSK                       (0x00008000)
  #define MCSCHEDS_CR_TC_ODT_Write_Early_ODT_MIN                       (0)
  #define MCSCHEDS_CR_TC_ODT_Write_Early_ODT_MAX                       (1) // 0x00000001
  #define MCSCHEDS_CR_TC_ODT_Write_Early_ODT_DEF                       (0x00000000)
  #define MCSCHEDS_CR_TC_ODT_Write_Early_ODT_HSH                       (0x010F4C70)

  #define MCSCHEDS_CR_TC_ODT_tCL_OFF                                   (16)
  #define MCSCHEDS_CR_TC_ODT_tCL_WID                                   ( 5)
  #define MCSCHEDS_CR_TC_ODT_tCL_MSK                                   (0x001F0000)
  #define MCSCHEDS_CR_TC_ODT_tCL_MIN                                   (0)
  #define MCSCHEDS_CR_TC_ODT_tCL_MAX                                   (31) // 0x0000001F
  #define MCSCHEDS_CR_TC_ODT_tCL_DEF                                   (0x00000005)
  #define MCSCHEDS_CR_TC_ODT_tCL_HSH                                   (0x05104C70)

  #define MCSCHEDS_CR_TC_ODT_tCWL_OFF                                  (21)
  #define MCSCHEDS_CR_TC_ODT_tCWL_WID                                  ( 5)
  #define MCSCHEDS_CR_TC_ODT_tCWL_MSK                                  (0x03E00000)
  #define MCSCHEDS_CR_TC_ODT_tCWL_MIN                                  (0)
  #define MCSCHEDS_CR_TC_ODT_tCWL_MAX                                  (31) // 0x0000001F
  #define MCSCHEDS_CR_TC_ODT_tCWL_DEF                                  (0x00000006)
  #define MCSCHEDS_CR_TC_ODT_tCWL_HSH                                  (0x05154C70)

  #define MCSCHEDS_CR_TC_ODT_tAONPD_OFF                                (26)
  #define MCSCHEDS_CR_TC_ODT_tAONPD_WID                                ( 5)
  #define MCSCHEDS_CR_TC_ODT_tAONPD_MSK                                (0x7C000000)
  #define MCSCHEDS_CR_TC_ODT_tAONPD_MIN                                (0)
  #define MCSCHEDS_CR_TC_ODT_tAONPD_MAX                                (31) // 0x0000001F
  #define MCSCHEDS_CR_TC_ODT_tAONPD_DEF                                (0x00000004)
  #define MCSCHEDS_CR_TC_ODT_tAONPD_HSH                                (0x051A4C70)

  #define MCSCHEDS_CR_TC_ODT_ODT_Always_Rank0_OFF                      (31)
  #define MCSCHEDS_CR_TC_ODT_ODT_Always_Rank0_WID                      ( 1)
  #define MCSCHEDS_CR_TC_ODT_ODT_Always_Rank0_MSK                      (0x80000000)
  #define MCSCHEDS_CR_TC_ODT_ODT_Always_Rank0_MIN                      (0)
  #define MCSCHEDS_CR_TC_ODT_ODT_Always_Rank0_MAX                      (1) // 0x00000001
  #define MCSCHEDS_CR_TC_ODT_ODT_Always_Rank0_DEF                      (0x00000000)
  #define MCSCHEDS_CR_TC_ODT_ODT_Always_Rank0_HSH                      (0x011F4C70)

#define MCSCHEDS_CR_MCSCHEDS_SPARE_REG                                 (0x00004C78)

  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_OFF                      ( 0)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_WID                      ( 6)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_MSK                      (0x0000003F)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_MIN                      (0)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_MAX                      (63) // 0x0000003F
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_DEF                      (0x00000000)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_HSH                      (0x06004C78)

  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_counter_OFF             ( 6)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_counter_WID             ( 4)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_counter_MSK             (0x000003C0)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_counter_MIN             (0)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_counter_MAX             (15) // 0x0000000F
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_counter_DEF             (0x00000008)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_counter_HSH             (0x04064C78)

  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_disable_OFF             (10)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_disable_WID             ( 1)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_disable_MSK             (0x00000400)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_disable_MIN             (0)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_disable_MAX             (1) // 0x00000001
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_disable_DEF             (0x00000001)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cmd_delay_disable_HSH             (0x010A4C78)

  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_counter_OFF             (11)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_counter_WID             ( 4)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_counter_MSK             (0x00007800)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_counter_MIN             (0)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_counter_MAX             (15) // 0x0000000F
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_counter_DEF             (0x00000008)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_counter_HSH             (0x040B4C78)

  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_disable_OFF             (15)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_disable_WID             ( 1)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_disable_MSK             (0x00008000)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_disable_MIN             (0)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_disable_MAX             (1) // 0x00000001
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_disable_DEF             (0x00000001)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_cke_delay_disable_HSH             (0x010F4C78)

  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_V_OFF                    (16)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_V_WID                    (16)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_V_MSK                    (0xFFFF0000)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_V_MIN                    (0)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_V_MAX                    (65535) // 0x0000FFFF
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_V_DEF                    (0x00000000)
  #define MCSCHEDS_CR_MCSCHEDS_SPARE_Spare_RW_V_HSH                    (0x10104C78)

#define MCSCHEDS_CR_MC_MISR_REG                                        (0x00004C7C)

  #define MCSCHEDS_CR_MC_MISR_shift_16_OFF                             ( 0)
  #define MCSCHEDS_CR_MC_MISR_shift_16_WID                             ( 1)
  #define MCSCHEDS_CR_MC_MISR_shift_16_MSK                             (0x00000001)
  #define MCSCHEDS_CR_MC_MISR_shift_16_MIN                             (0)
  #define MCSCHEDS_CR_MC_MISR_shift_16_MAX                             (1) // 0x00000001
  #define MCSCHEDS_CR_MC_MISR_shift_16_DEF                             (0x00000000)
  #define MCSCHEDS_CR_MC_MISR_shift_16_HSH                             (0x01004C7C)

  #define MCSCHEDS_CR_MC_MISR_clken_pulse_mode_OFF                     ( 1)
  #define MCSCHEDS_CR_MC_MISR_clken_pulse_mode_WID                     ( 1)
  #define MCSCHEDS_CR_MC_MISR_clken_pulse_mode_MSK                     (0x00000002)
  #define MCSCHEDS_CR_MC_MISR_clken_pulse_mode_MIN                     (0)
  #define MCSCHEDS_CR_MC_MISR_clken_pulse_mode_MAX                     (1) // 0x00000001
  #define MCSCHEDS_CR_MC_MISR_clken_pulse_mode_DEF                     (0x00000000)
  #define MCSCHEDS_CR_MC_MISR_clken_pulse_mode_HSH                     (0x01014C7C)

  #define MCSCHEDS_CR_MC_MISR_reg_clken_mode_OFF                       ( 2)
  #define MCSCHEDS_CR_MC_MISR_reg_clken_mode_WID                       ( 1)
  #define MCSCHEDS_CR_MC_MISR_reg_clken_mode_MSK                       (0x00000004)
  #define MCSCHEDS_CR_MC_MISR_reg_clken_mode_MIN                       (0)
  #define MCSCHEDS_CR_MC_MISR_reg_clken_mode_MAX                       (1) // 0x00000001
  #define MCSCHEDS_CR_MC_MISR_reg_clken_mode_DEF                       (0x00000000)
  #define MCSCHEDS_CR_MC_MISR_reg_clken_mode_HSH                       (0x01024C7C)

  #define MCSCHEDS_CR_MC_MISR_reg_clken_OFF                            ( 3)
  #define MCSCHEDS_CR_MC_MISR_reg_clken_WID                            ( 1)
  #define MCSCHEDS_CR_MC_MISR_reg_clken_MSK                            (0x00000008)
  #define MCSCHEDS_CR_MC_MISR_reg_clken_MIN                            (0)
  #define MCSCHEDS_CR_MC_MISR_reg_clken_MAX                            (1) // 0x00000001
  #define MCSCHEDS_CR_MC_MISR_reg_clken_DEF                            (0x00000000)
  #define MCSCHEDS_CR_MC_MISR_reg_clken_HSH                            (0x01034C7C)

  #define MCSCHEDS_CR_MC_MISR_feedback_en_OFF                          ( 4)
  #define MCSCHEDS_CR_MC_MISR_feedback_en_WID                          ( 1)
  #define MCSCHEDS_CR_MC_MISR_feedback_en_MSK                          (0x00000010)
  #define MCSCHEDS_CR_MC_MISR_feedback_en_MIN                          (0)
  #define MCSCHEDS_CR_MC_MISR_feedback_en_MAX                          (1) // 0x00000001
  #define MCSCHEDS_CR_MC_MISR_feedback_en_DEF                          (0x00000000)
  #define MCSCHEDS_CR_MC_MISR_feedback_en_HSH                          (0x01044C7C)

  #define MCSCHEDS_CR_MC_MISR_event_mode_OFF                           ( 5)
  #define MCSCHEDS_CR_MC_MISR_event_mode_WID                           ( 1)
  #define MCSCHEDS_CR_MC_MISR_event_mode_MSK                           (0x00000020)
  #define MCSCHEDS_CR_MC_MISR_event_mode_MIN                           (0)
  #define MCSCHEDS_CR_MC_MISR_event_mode_MAX                           (1) // 0x00000001
  #define MCSCHEDS_CR_MC_MISR_event_mode_DEF                           (0x00000000)
  #define MCSCHEDS_CR_MC_MISR_event_mode_HSH                           (0x01054C7C)

  #define MCSCHEDS_CR_MC_MISR_lfsr_reset_OFF                           ( 6)
  #define MCSCHEDS_CR_MC_MISR_lfsr_reset_WID                           ( 1)
  #define MCSCHEDS_CR_MC_MISR_lfsr_reset_MSK                           (0x00000040)
  #define MCSCHEDS_CR_MC_MISR_lfsr_reset_MIN                           (0)
  #define MCSCHEDS_CR_MC_MISR_lfsr_reset_MAX                           (1) // 0x00000001
  #define MCSCHEDS_CR_MC_MISR_lfsr_reset_DEF                           (0x00000000)
  #define MCSCHEDS_CR_MC_MISR_lfsr_reset_HSH                           (0x01064C7C)

  #define MCSCHEDS_CR_MC_MISR_sdo_en_OFF                               ( 7)
  #define MCSCHEDS_CR_MC_MISR_sdo_en_WID                               ( 1)
  #define MCSCHEDS_CR_MC_MISR_sdo_en_MSK                               (0x00000080)
  #define MCSCHEDS_CR_MC_MISR_sdo_en_MIN                               (0)
  #define MCSCHEDS_CR_MC_MISR_sdo_en_MAX                               (1) // 0x00000001
  #define MCSCHEDS_CR_MC_MISR_sdo_en_DEF                               (0x00000000)
  #define MCSCHEDS_CR_MC_MISR_sdo_en_HSH                               (0x01074C7C)

  #define MCSCHEDS_CR_MC_MISR_cr_rd_data_OFF                           (16)
  #define MCSCHEDS_CR_MC_MISR_cr_rd_data_WID                           (16)
  #define MCSCHEDS_CR_MC_MISR_cr_rd_data_MSK                           (0xFFFF0000)
  #define MCSCHEDS_CR_MC_MISR_cr_rd_data_MIN                           (0)
  #define MCSCHEDS_CR_MC_MISR_cr_rd_data_MAX                           (65535) // 0x0000FFFF
  #define MCSCHEDS_CR_MC_MISR_cr_rd_data_DEF                           (0x00000000)
  #define MCSCHEDS_CR_MC_MISR_cr_rd_data_HSH                           (0x10104C7C)

#define MCSCHEDS_CR_SC_ODT_MATRIX_REG                                  (0x00004C80)

  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_0_OFF                    ( 0)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_0_WID                    ( 4)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_0_MSK                    (0x0000000F)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_0_MIN                    (0)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_0_MAX                    (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_0_DEF                    (0x00000000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_0_HSH                    (0x04004C80)

  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_1_OFF                    ( 4)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_1_WID                    ( 4)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_1_MSK                    (0x000000F0)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_1_MIN                    (0)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_1_MAX                    (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_1_DEF                    (0x00000000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_1_HSH                    (0x04044C80)

  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_2_OFF                    ( 8)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_2_WID                    ( 4)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_2_MSK                    (0x00000F00)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_2_MIN                    (0)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_2_MAX                    (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_2_DEF                    (0x00000000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_2_HSH                    (0x04084C80)

  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_3_OFF                    (12)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_3_WID                    ( 4)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_3_MSK                    (0x0000F000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_3_MIN                    (0)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_3_MAX                    (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_3_DEF                    (0x00000000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Read_Rank_3_HSH                    (0x040C4C80)

  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_0_OFF                   (16)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_0_WID                   ( 4)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_0_MSK                   (0x000F0000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_0_MIN                   (0)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_0_MAX                   (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_0_DEF                   (0x00000000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_0_HSH                   (0x04104C80)

  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_1_OFF                   (20)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_1_WID                   ( 4)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_1_MSK                   (0x00F00000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_1_MIN                   (0)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_1_MAX                   (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_1_DEF                   (0x00000000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_1_HSH                   (0x04144C80)

  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_2_OFF                   (24)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_2_WID                   ( 4)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_2_MSK                   (0x0F000000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_2_MIN                   (0)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_2_MAX                   (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_2_DEF                   (0x00000000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_2_HSH                   (0x04184C80)

  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_3_OFF                   (28)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_3_WID                   ( 4)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_3_MSK                   (0xF0000000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_3_MIN                   (0)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_3_MAX                   (15) // 0x0000000F
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_3_DEF                   (0x00000000)
  #define MCSCHEDS_CR_SC_ODT_MATRIX_Write_Rank_3_HSH                   (0x041C4C80)

#define MCSCHEDS_CR_DFT_BLOCK_REG                                      (0x00004C84)

  #define MCSCHEDS_CR_DFT_BLOCK_dft_block_cycles_OFF                   ( 0)
  #define MCSCHEDS_CR_DFT_BLOCK_dft_block_cycles_WID                   (16)
  #define MCSCHEDS_CR_DFT_BLOCK_dft_block_cycles_MSK                   (0x0000FFFF)
  #define MCSCHEDS_CR_DFT_BLOCK_dft_block_cycles_MIN                   (0)
  #define MCSCHEDS_CR_DFT_BLOCK_dft_block_cycles_MAX                   (65535) // 0x0000FFFF
  #define MCSCHEDS_CR_DFT_BLOCK_dft_block_cycles_DEF                   (0x00000000)
  #define MCSCHEDS_CR_DFT_BLOCK_dft_block_cycles_HSH                   (0x10004C84)

  #define MCSCHEDS_CR_DFT_BLOCK_dft_nonblock_cycles_OFF                (16)
  #define MCSCHEDS_CR_DFT_BLOCK_dft_nonblock_cycles_WID                (16)
  #define MCSCHEDS_CR_DFT_BLOCK_dft_nonblock_cycles_MSK                (0xFFFF0000)
  #define MCSCHEDS_CR_DFT_BLOCK_dft_nonblock_cycles_MIN                (0)
  #define MCSCHEDS_CR_DFT_BLOCK_dft_nonblock_cycles_MAX                (65535) // 0x0000FFFF
  #define MCSCHEDS_CR_DFT_BLOCK_dft_nonblock_cycles_DEF                (0x00000000)
  #define MCSCHEDS_CR_DFT_BLOCK_dft_nonblock_cycles_HSH                (0x10104C84)

#define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_REG                            (0x00004C88)

  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_OFF          ( 0)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_WID          ( 3)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_MSK          (0x00000007)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_MIN          (0)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_MAX          (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_DEF          (0x00000000)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L0_HSH          (0x03004C88)

  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_OFF     ( 3)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_WID     ( 7)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_MSK     (0x000003F8)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_MIN     (0)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L0_DATA_BYTE_SEL_HSH     (0x07034C88)

  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_OFF          (10)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_WID          ( 3)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_MSK          (0x00001C00)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_MIN          (0)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_MAX          (7) // 0x00000007
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_DEF          (0x00000000)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_WINDOW_SLIDE_L1_HSH          (0x030A4C88)

  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_OFF     (13)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_WID     ( 7)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_MSK     (0x000FE000)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_MIN     (0)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_MAX     (127) // 0x0000007F
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCSCHEDS_CR_VISA_SLIDE_MCSCHEDS_ALT_L1_DATA_BYTE_SEL_HSH     (0x070D4C88)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_REG                     (0x00004D00)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_OFF      ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_WID      ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_MSK      (0x00000003)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_MAX      (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_DEF      (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux0_Control_HSH      (0x02004D00)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_OFF      ( 3)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_WID      ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_MSK      (0x00000018)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_MAX      (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_DEF      (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux1_Control_HSH      (0x02034D00)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_OFF      ( 6)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_WID      ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_MSK      (0x000000C0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_MAX      (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_DEF      (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Mux2_Control_HSH      (0x02064D00)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_OFF         ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_WID         ( 3)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_MSK         (0x00000700)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_MIN         (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_MAX         (7) // 0x00000007
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_DEF         (0x00000007)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_LFSR_Type_HSH         (0x03084D00)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_OFF     (11)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_WID     ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_MSK     (0x00000800)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_MIN     (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_MAX     (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_DEF     (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Chaining_LFSR_HSH     (0x010B4D00)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_OFF (14)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_WID ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_MSK (0x00004000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_DEF (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Replace_Byte_Control_HSH (0x010E4D00)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_OFF (15)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_WID ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_MSK (0x00008000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_DEF (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_ECC_Data_Source_Sel_HSH (0x010F4D00)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_OFF (16)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_WID ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_MSK (0x00FF0000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_MAX (255) // 0x000000FF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Save_LFSR_Seed_Rate_HSH (0x08104D00)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_OFF (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_WID ( 5)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_MSK (0x1F000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_MAX (31) // 0x0000001F
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_LFSR_Seed_Rate_HSH (0x05184D00)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_OFF (31)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_WID ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_MSK (0x80000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_CFG_Reload_Save_LFSR_Seed_Rate_Mode_HSH (0x011F4D00)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_REG                 (0x00004D08)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_0_Pattern_Buffer_HSH (0x18004D08)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_REG                 (0x00004D0C)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_1_Pattern_Buffer_HSH (0x18004D0C)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_REG                 (0x00004D10)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_WR_2_Pattern_Buffer_HSH (0x18004D10)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_REG                 (0x00004D14)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_0_Pattern_Buffer_HSH (0x18004D14)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_REG                 (0x00004D18)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_1_Pattern_Buffer_HSH (0x18004D18)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_REG                 (0x00004D1C)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_RD_2_Pattern_Buffer_HSH (0x18004D1C)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_REG          (0x00004D20)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_0_Pattern_Buffer_HSH (0x18004D20)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_REG          (0x00004D24)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_1_Pattern_Buffer_HSH (0x18004D24)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_REG          (0x00004D28)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_WR_2_Pattern_Buffer_HSH (0x18004D28)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_REG          (0x00004D2C)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_0_Pattern_Buffer_HSH (0x18004D2C)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_REG          (0x00004D30)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_1_Pattern_Buffer_HSH (0x18004D30)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_REG          (0x00004D34)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_PB_STATUS_RD_2_Pattern_Buffer_HSH (0x18004D34)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_REG                     (0x00004D38)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_OFF     ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_WID     ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_MSK     (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_MIN     (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_MAX     (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_DEF     (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_data_select_HSH     (0x01004D38)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_OFF ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_WID ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_MSK (0x00000002)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_Enable_Sweep_Frequency_HSH (0x01014D38)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_OFF         ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_WID         ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_MSK         (0x0000FF00)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_MIN         (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_MAX         (255) // 0x000000FF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_DEF         (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_L_counter_HSH         (0x08084D38)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_OFF         (16)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_WID         ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_MSK         (0x00FF0000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_MIN         (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_MAX         (255) // 0x000000FF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_DEF         (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_M_counter_HSH         (0x08104D38)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_OFF         (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_WID         ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_MSK         (0xFF000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_MIN         (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_MAX         (255) // 0x000000FF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_DEF         (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_CL_MUX_LMN_N_counter_HSH         (0x08184D38)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_REG           (0x00004D3C)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_WID ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_MSK (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Write_Address_as_Data_HSH (0x01004D3C)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_OFF ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_WID ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_MSK (0x00000002)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_ADDRESS_AS_DATA_CTRL_Read_Address_as_Data_HSH (0x01014D3C)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_REG                            (0x00004D44)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_OFF     ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_WID     ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_MSK     (0x000000FF)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_MIN     (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_MAX     (255) // 0x000000FF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_DEF     (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_ECC_Inv_or_DC_Enable_HSH     (0x08004D44)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_OFF     (16)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_WID     ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_MSK     (0x000F0000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_MIN     (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_MAX     (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_DEF     (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Rate_HSH     (0x04104D44)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_OFF      (20)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_WID      ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_MSK      (0x00100000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_MAX      (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_DEF      (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_DC_Polarity_Control_HSH      (0x01144D44)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_OFF        (30)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_WID        ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_MSK        (0x40000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_MIN        (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_MAX        (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_DEF        (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Control_HSH        (0x011E4D44)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_OFF   (31)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_WID   ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_MSK   (0x80000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_MIN   (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_MAX   (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_DEF   (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_INV_Inv_or_DC_Shift_Enable_HSH   (0x011F4D44)

#define MCSCHEDS_CR_REUT_CH_PAT_WDB_DATA_INV_REG                       (0x00004D50)

  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_WID (64)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_MSK (0xFFFFFFFFFFFFFFFFULL)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_MAX (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_WDB_DATA_INV_Data_Inv_or_DC_Enable_HSH (0x40004D50)

#define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_REG                          (0x00004D90)

  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_OFF           ( 0)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_WID           ( 4)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MSK           (0x0000000F)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MIN           (0)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_MAX           (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_DEF           (0x0000000F)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_Override_HSH           (0x04004D90)

  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_OFF ( 8)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_WID ( 1)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_MSK (0x00000100)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_En_Start_Test_Sync_HSH (0x01084D90)

  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_OFF                 (16)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_WID                 ( 4)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MSK                 (0x000F0000)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MIN                 (0)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_MAX                 (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_DEF                 (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_MISC_CKE_CTRL_CKE_On_HSH                 (0x04104D90)

#define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_REG                          (0x00004D94)

  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_OFF           ( 0)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_WID           ( 4)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MSK           (0x0000000F)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MIN           (0)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_MAX           (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_DEF           (0x0000000F)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_Override_HSH           (0x04004D94)

  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_OFF                 (16)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_WID                 ( 4)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MSK                 (0x000F0000)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MIN                 (0)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_MAX                 (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_DEF                 (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_ODT_On_HSH                 (0x04104D94)

  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_OFF       (31)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_WID       ( 1)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MSK       (0x80000000)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MIN       (0)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_MAX       (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_DEF       (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_MISC_ODT_CTRL_MPR_Train_DDR_On_HSH       (0x011F4D94)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_REG                          (0x00004D98)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_WID ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_MSK (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_on_Deselect_HSH (0x01004D98)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_OFF  ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_WID  ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_MSK  (0x00000002)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_MIN  (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_MAX  (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_DEF  (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Enable_CADB_Always_On_HSH  (0x01014D98)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_OFF     ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_WID     ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_MSK     (0x0000003C)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_MIN     (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_MAX     (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_DEF     (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Start_HSH     (0x04024D98)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_OFF      ( 6)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_WID      ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_MSK      (0x000003C0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_MAX      (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_DEF      (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CMD_Deselect_Stop_HSH      (0x04064D98)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_OFF   (10)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_WID   ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_MSK   (0x00003C00)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_MIN   (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_MAX   (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_DEF   (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Lane_Deselect_Enable_HSH   (0x040A4D98)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_OFF      (14)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_WID      ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_MSK      (0x0000C000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_MAX      (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_DEF      (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_CAS_Select_Enable_HSH      (0x020E4D98)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_OFF      (16)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_WID      ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_MSK      (0x00030000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_MAX      (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_DEF      (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_ACT_Select_Enable_HSH      (0x02104D98)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_OFF      (18)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_WID      ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_MSK      (0x000C0000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_MAX      (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_DEF      (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_PRE_Select_Enable_HSH      (0x02124D98)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_OFF      (20)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_WID      ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_MSK      (0x00F00000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_MAX      (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_DEF      (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Save_Current_Seed_HSH      (0x04144D98)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_OFF   (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_WID   ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_MSK   (0x0F000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_MIN   (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_MAX   (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_DEF   (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CTRL_Reload_Starting_Seed_HSH   (0x04184D98)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_REG                           (0x00004D9C)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_OFF                 ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_WID                 ( 3)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_MSK                 (0x00000007)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_MIN                 (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_MAX                 (7) // 0x00000007
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_DEF                 (0x00000002)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_HSH                 (0x03004D9C)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_OFF           ( 7)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_WID           ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_MSK           (0x00000080)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_MIN           (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_MAX           (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_DEF           (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Gap_Scale_HSH           (0x01074D9C)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_OFF  ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_WID  ( 3)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_MSK  (0x00000700)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_MIN  (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_MAX  (7) // 0x00000007
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_DEF  (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Start_Pointer_HSH  (0x03084D9C)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_OFF    (16)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_WID    ( 3)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_MSK    (0x00070000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_MIN    (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_MAX    (7) // 0x00000007
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_DEF    (0x00000007)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_End_Pointer_HSH    (0x03104D9C)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_OFF (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_WID ( 3)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_MSK (0x07000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_MAX (7) // 0x00000007
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_CADB_MRS_Current_Pointer_HSH (0x03184D9C)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_OFF          (28)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_WID          ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_MSK          (0x10000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_MIN          (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_MAX          (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_DEF          (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_Scale_HSH          (0x011C4D9C)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_OFF                (29)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_WID                ( 3)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_MSK                (0xE0000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_MIN                (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_MAX                (7) // 0x00000007
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_DEF                (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_MRS_Wait_HSH                (0x031D4D9C)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_REG                      (0x00004DA0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_OFF       ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_WID       ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_MSK       (0x00000003)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_MIN       (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_MAX       (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_DEF       (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux0_Control_HSH       (0x02004DA0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_OFF       ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_WID       ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_MSK       (0x00000030)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_MIN       (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_MAX       (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_DEF       (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux1_Control_HSH       (0x02044DA0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_OFF       ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_WID       ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_MSK       (0x00000300)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_MIN       (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_MAX       (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_DEF       (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Mux2_Control_HSH       (0x02084DA0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_OFF (16)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_WID ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_MSK (0x00030000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_MAX (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_DEF (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux0_Control_HSH (0x02104DA0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_OFF (20)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_WID ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_MSK (0x00300000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_MAX (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_DEF (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux1_Control_HSH (0x02144DA0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_OFF (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_WID ( 2)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_MSK (0x03000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_MAX (3) // 0x00000003
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_DEF (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Select_Mux2_Control_HSH (0x02184DA0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_OFF          (28)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_WID          ( 3)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_MSK          (0x70000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_MIN          (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_MAX          (7) // 0x00000007
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_DEF          (0x00000006)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_LFSR_Type_HSH          (0x031C4DA0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_OFF      (31)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_WID      ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_MSK      (0x80000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_MAX      (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_DEF      (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_CTRL_Chaining_LFSR_HSH      (0x011F4DA0)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_0_REG                      (0x00004DA4)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_OFF     ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_WID     (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_MSK     (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_MIN     (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_MAX     (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_DEF     (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_0_Pattern_Buffer_HSH     (0x18004DA4)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_1_REG                      (0x00004DA8)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_OFF     ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_WID     (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_MSK     (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_MIN     (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_MAX     (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_DEF     (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_1_Pattern_Buffer_HSH     (0x18004DA8)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_2_REG                      (0x00004DAC)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_OFF     ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_WID     (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_MSK     (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_MIN     (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_MAX     (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_DEF     (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MUX_PB_2_Pattern_Buffer_HSH     (0x18004DAC)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_REG                  (0x00004DB0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_0_Pattern_Buffer_HSH (0x18004DB0)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_REG                  (0x00004DB4)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_1_Pattern_Buffer_HSH (0x18004DB4)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_REG                  (0x00004DB8)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_WID (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_MSK (0x00FFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_MAX (16777215) // 0x00FFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_SEL_MUX_PB_2_Pattern_Buffer_HSH (0x18004DB8)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_REG                    (0x00004DBC)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_OFF    ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_WID    ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_MSK    (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_MIN    (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_MAX    (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_DEF    (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_data_select_HSH    (0x01004DBC)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_OFF ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_WID ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_MSK (0x00000002)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_MAX (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_Enable_Sweep_Frequency_HSH (0x01014DBC)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_OFF        ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_WID        ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_MSK        (0x0000FF00)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_MIN        (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_MAX        (255) // 0x000000FF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_DEF        (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_L_counter_HSH        (0x08084DBC)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_OFF        (16)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_WID        ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_MSK        (0x00FF0000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_MIN        (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_MAX        (255) // 0x000000FF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_DEF        (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_M_counter_HSH        (0x08104DBC)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_OFF        (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_WID        ( 8)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_MSK        (0xFF000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_MIN        (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_MAX        (255) // 0x000000FF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_DEF        (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_CL_MUX_LMN_N_counter_HSH        (0x08184DBC)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_REG                 (0x00004DC0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_WID ( 3)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_MSK (0x00000007)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_MAX (7) // 0x00000007
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_CADB_Write_Pointer_HSH (0x03004DC0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_OFF  ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_WID  ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_MSK  (0x00000010)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_MIN  (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_MAX  (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_DEF  (0x00000001)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_WRITE_POINTER_Write_Enable_HSH  (0x01044DC0)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_REG                          (0x00004DC8)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_OFF      ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_WID      (17)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_MSK      (0x0001FFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_MAX      (131071) // 0x0001FFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_DEF      (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Address_HSH      (0x51004DC8)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_OFF         (24)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_WID         ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_MSK         (0x0F000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_MIN         (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_MAX         (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_DEF         (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Bank_HSH         (0x44184DC8)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_OFF           (32)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_WID           ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_MSK           (0x0000000F00000000ULL)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_MIN           (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_MAX           (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_DEF           (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CS_HSH           (0x44204DC8)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_OFF      (40)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_WID      ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_MSK      (0x00000F0000000000ULL)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_MIN      (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_MAX      (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_DEF      (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Control_HSH      (0x44284DC8)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_OFF          (48)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_WID          ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_MSK          (0x000F000000000000ULL)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_MIN          (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_MAX          (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_DEF          (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_ODT_HSH          (0x44304DC8)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_OFF          (56)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_WID          ( 4)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_MSK          (0x0F00000000000000ULL)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_MIN          (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_MAX          (15) // 0x0000000F
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_DEF          (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_CKE_HSH          (0x44384DC8)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_OFF   (63)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_WID   ( 1)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_MSK   (0x8000000000000000ULL)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_MIN   (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_MAX   (1) // 0x00000001
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_DEF   (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_PROG_CADB_Data_Parity_inv_HSH   (0x413F4DC8)

#define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_REG           (0x00004DD0)

  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_OFF ( 0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_WID (32)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_MSK (0xFFFFFFFF)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_MIN (0)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_MAX (4294967295) // 0xFFFFFFFF
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_DEF (0x00000000)
  #define MCSCHEDS_CR_REUT_CH_PAT_CADB_MRS_LOOPCOUNT_LIMIT_Loopcount_Limit_HSH (0x20004DD0)

#define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_REG                          (0x00004E00)

  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_OFF     ( 0)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_WID     ( 6)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_MSK     (0x0000003F)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_MIN     (0)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_MAX     (63) // 0x0000003F
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_DEF     (0x00000000)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Rate_HSH     (0x06004E00)

  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_OFF    ( 6)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_WID    ( 1)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_MSK    (0x00000040)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_MIN    (0)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_MAX    (1) // 0x00000001
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Increment_Scale_HSH    (0x01064E00)

  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_OFF      ( 8)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_WID      ( 6)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_MSK      (0x00003F00)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_MIN      (0)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_MAX      (63) // 0x0000003F
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_Start_Pointer_HSH      (0x06084E00)

  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_OFF        (16)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_WID        ( 6)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_MSK        (0x003F0000)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_MIN        (0)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_MAX        (63) // 0x0000003F
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_DEF        (0x0000003F)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_CTRL_WDB_End_Pointer_HSH        (0x06104E00)

#define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_REG                        (0x00004E04)

  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_OFF    ( 0)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_WID    ( 4)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MSK    (0x0000000F)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MIN    (0)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_MAX    (15) // 0x0000000F
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Refresh_Rank_Mask_HSH    (0x04004E04)

  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_OFF ( 8)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_WID ( 1)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MSK (0x00000100)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MIN (0)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_MAX (1) // 0x00000001
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_RefZQ_En_Start_Test_Sync_HSH (0x01084E04)

  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_OFF   (31)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_WID   ( 1)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MSK   (0x80000000)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MIN   (0)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_MAX   (1) // 0x00000001
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_DEF   (0x00000000)
  #define MCMNTS_CR_REUT_CH_MISC_REFRESH_CTRL_Panic_Refresh_Only_HSH   (0x011F4E04)

#define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_REG                             (0x00004E08)

  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_OFF              ( 0)
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_WID              ( 4)
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MSK              (0x0000000F)
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MIN              (0)
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_MAX              (15) // 0x0000000F
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_DEF              (0x00000000)
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_ZQ_Rank_Mask_HSH              (0x04004E08)

  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_OFF              (31)
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_WID              ( 1)
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MSK              (0x80000000)
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MIN              (0)
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_MAX              (1) // 0x00000001
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_DEF              (0x00000000)
  #define MCMNTS_CR_REUT_CH_MISC_ZQ_CTRL_Always_Do_ZQ_HSH              (0x011F4E08)

#define MCMNTS_CR_DDR_MR_PARAMS_REG                                    (0x00004E10)

  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_0_width_OFF                     ( 0)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_0_width_WID                     ( 2)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_0_width_MSK                     (0x00000003)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_0_width_MIN                     (0)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_0_width_MAX                     (3) // 0x00000003
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_0_width_DEF                     (0x00000001)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_0_width_HSH                     (0x02004E10)

  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_1_width_OFF                     ( 2)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_1_width_WID                     ( 2)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_1_width_MSK                     (0x0000000C)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_1_width_MIN                     (0)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_1_width_MAX                     (3) // 0x00000003
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_1_width_DEF                     (0x00000001)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_1_width_HSH                     (0x02024E10)

  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_2_width_OFF                     ( 4)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_2_width_WID                     ( 2)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_2_width_MSK                     (0x00000030)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_2_width_MIN                     (0)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_2_width_MAX                     (3) // 0x00000003
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_2_width_DEF                     (0x00000000)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_2_width_HSH                     (0x02044E10)

  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_3_width_OFF                     ( 6)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_3_width_WID                     ( 2)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_3_width_MSK                     (0x000000C0)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_3_width_MIN                     (0)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_3_width_MAX                     (3) // 0x00000003
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_3_width_DEF                     (0x00000000)
  #define MCMNTS_CR_DDR_MR_PARAMS_Rank_3_width_HSH                     (0x02064E10)

  #define MCMNTS_CR_DDR_MR_PARAMS_MR4_PERIOD_OFF                       ( 8)
  #define MCMNTS_CR_DDR_MR_PARAMS_MR4_PERIOD_WID                       (16)
  #define MCMNTS_CR_DDR_MR_PARAMS_MR4_PERIOD_MSK                       (0x00FFFF00)
  #define MCMNTS_CR_DDR_MR_PARAMS_MR4_PERIOD_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_PARAMS_MR4_PERIOD_MAX                       (65535) // 0x0000FFFF
  #define MCMNTS_CR_DDR_MR_PARAMS_MR4_PERIOD_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_PARAMS_MR4_PERIOD_HSH                       (0x10084E10)

  #define MCMNTS_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_OFF               (24)
  #define MCMNTS_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_WID               ( 1)
  #define MCMNTS_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MSK               (0x01000000)
  #define MCMNTS_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MIN               (0)
  #define MCMNTS_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_MAX               (1) // 0x00000001
  #define MCMNTS_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_DEF               (0x00000001)
  #define MCMNTS_CR_DDR_MR_PARAMS_DDR4_TS_readout_en_HSH               (0x01184E10)

#define MCMNTS_CR_DDR_MR_COMMAND_REG                                   (0x00004E14)

  #define MCMNTS_CR_DDR_MR_COMMAND_Address_OFF                         ( 0)
  #define MCMNTS_CR_DDR_MR_COMMAND_Address_WID                         ( 8)
  #define MCMNTS_CR_DDR_MR_COMMAND_Address_MSK                         (0x000000FF)
  #define MCMNTS_CR_DDR_MR_COMMAND_Address_MIN                         (0)
  #define MCMNTS_CR_DDR_MR_COMMAND_Address_MAX                         (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_COMMAND_Address_DEF                         (0x00000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_Address_HSH                         (0x08004E14)

  #define MCMNTS_CR_DDR_MR_COMMAND_Data_OFF                            ( 8)
  #define MCMNTS_CR_DDR_MR_COMMAND_Data_WID                            ( 8)
  #define MCMNTS_CR_DDR_MR_COMMAND_Data_MSK                            (0x0000FF00)
  #define MCMNTS_CR_DDR_MR_COMMAND_Data_MIN                            (0)
  #define MCMNTS_CR_DDR_MR_COMMAND_Data_MAX                            (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_COMMAND_Data_DEF                            (0x00000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_Data_HSH                            (0x08084E14)

  #define MCMNTS_CR_DDR_MR_COMMAND_Rank_OFF                            (16)
  #define MCMNTS_CR_DDR_MR_COMMAND_Rank_WID                            ( 2)
  #define MCMNTS_CR_DDR_MR_COMMAND_Rank_MSK                            (0x00030000)
  #define MCMNTS_CR_DDR_MR_COMMAND_Rank_MIN                            (0)
  #define MCMNTS_CR_DDR_MR_COMMAND_Rank_MAX                            (3) // 0x00000003
  #define MCMNTS_CR_DDR_MR_COMMAND_Rank_DEF                            (0x00000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_Rank_HSH                            (0x02104E14)

  #define MCMNTS_CR_DDR_MR_COMMAND_Command_OFF                         (18)
  #define MCMNTS_CR_DDR_MR_COMMAND_Command_WID                         ( 2)
  #define MCMNTS_CR_DDR_MR_COMMAND_Command_MSK                         (0x000C0000)
  #define MCMNTS_CR_DDR_MR_COMMAND_Command_MIN                         (0)
  #define MCMNTS_CR_DDR_MR_COMMAND_Command_MAX                         (3) // 0x00000003
  #define MCMNTS_CR_DDR_MR_COMMAND_Command_DEF                         (0x00000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_Command_HSH                         (0x02124E14)

  #define MCMNTS_CR_DDR_MR_COMMAND_DRAM_mask_OFF                       (20)
  #define MCMNTS_CR_DDR_MR_COMMAND_DRAM_mask_WID                       ( 9)
  #define MCMNTS_CR_DDR_MR_COMMAND_DRAM_mask_MSK                       (0x1FF00000)
  #define MCMNTS_CR_DDR_MR_COMMAND_DRAM_mask_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_COMMAND_DRAM_mask_MAX                       (511) // 0x000001FF
  #define MCMNTS_CR_DDR_MR_COMMAND_DRAM_mask_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_DRAM_mask_HSH                       (0x09144E14)

  #define MCMNTS_CR_DDR_MR_COMMAND_Assume_idle_OFF                     (29)
  #define MCMNTS_CR_DDR_MR_COMMAND_Assume_idle_WID                     ( 1)
  #define MCMNTS_CR_DDR_MR_COMMAND_Assume_idle_MSK                     (0x20000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_Assume_idle_MIN                     (0)
  #define MCMNTS_CR_DDR_MR_COMMAND_Assume_idle_MAX                     (1) // 0x00000001
  #define MCMNTS_CR_DDR_MR_COMMAND_Assume_idle_DEF                     (0x00000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_Assume_idle_HSH                     (0x011D4E14)

  #define MCMNTS_CR_DDR_MR_COMMAND_DDR4_MA13_OFF                       (30)
  #define MCMNTS_CR_DDR_MR_COMMAND_DDR4_MA13_WID                       ( 1)
  #define MCMNTS_CR_DDR_MR_COMMAND_DDR4_MA13_MSK                       (0x40000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_DDR4_MA13_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_COMMAND_DDR4_MA13_MAX                       (1) // 0x00000001
  #define MCMNTS_CR_DDR_MR_COMMAND_DDR4_MA13_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_DDR4_MA13_HSH                       (0x011E4E14)

  #define MCMNTS_CR_DDR_MR_COMMAND_Busy_OFF                            (31)
  #define MCMNTS_CR_DDR_MR_COMMAND_Busy_WID                            ( 1)
  #define MCMNTS_CR_DDR_MR_COMMAND_Busy_MSK                            (0x80000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_Busy_MIN                            (0)
  #define MCMNTS_CR_DDR_MR_COMMAND_Busy_MAX                            (1) // 0x00000001
  #define MCMNTS_CR_DDR_MR_COMMAND_Busy_DEF                            (0x00000000)
  #define MCMNTS_CR_DDR_MR_COMMAND_Busy_HSH                            (0x011F4E14)

#define MCMNTS_CR_DDR_MR_RESULT_0_REG                                  (0x00004E18)

  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_0_OFF                       ( 0)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_0_WID                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_0_MSK                       (0x000000FF)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_0_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_0_MAX                       (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_0_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_0_HSH                       (0x08004E18)

  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_1_OFF                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_1_WID                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_1_MSK                       (0x0000FF00)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_1_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_1_MAX                       (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_1_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_1_HSH                       (0x08084E18)

  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_2_OFF                       (16)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_2_WID                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_2_MSK                       (0x00FF0000)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_2_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_2_MAX                       (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_2_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_2_HSH                       (0x08104E18)

  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_3_OFF                       (24)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_3_WID                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_3_MSK                       (0xFF000000)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_3_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_3_MAX                       (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_3_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_RESULT_0_Device_3_HSH                       (0x08184E18)

#define MCMNTS_CR_DDR_MR_RESULT_1_REG                                  (0x00004E1C)

  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_4_OFF                       ( 0)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_4_WID                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_4_MSK                       (0x000000FF)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_4_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_4_MAX                       (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_4_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_4_HSH                       (0x08004E1C)

  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_5_OFF                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_5_WID                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_5_MSK                       (0x0000FF00)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_5_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_5_MAX                       (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_5_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_5_HSH                       (0x08084E1C)

  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_6_OFF                       (16)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_6_WID                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_6_MSK                       (0x00FF0000)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_6_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_6_MAX                       (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_6_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_6_HSH                       (0x08104E1C)

  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_7_OFF                       (24)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_7_WID                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_7_MSK                       (0xFF000000)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_7_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_7_MAX                       (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_7_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_RESULT_1_Device_7_HSH                       (0x08184E1C)

#define MCMNTS_CR_DDR_MR_RESULT_2_REG                                  (0x00004E20)

  #define MCMNTS_CR_DDR_MR_RESULT_2_Device_8_OFF                       ( 0)
  #define MCMNTS_CR_DDR_MR_RESULT_2_Device_8_WID                       ( 8)
  #define MCMNTS_CR_DDR_MR_RESULT_2_Device_8_MSK                       (0x000000FF)
  #define MCMNTS_CR_DDR_MR_RESULT_2_Device_8_MIN                       (0)
  #define MCMNTS_CR_DDR_MR_RESULT_2_Device_8_MAX                       (255) // 0x000000FF
  #define MCMNTS_CR_DDR_MR_RESULT_2_Device_8_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR_MR_RESULT_2_Device_8_HSH                       (0x08004E20)

#define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_REG                       (0x00004E24)

  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_OFF              ( 0)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_WID              ( 3)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MSK              (0x00000007)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MIN              (0)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_MAX              (7) // 0x00000007
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_DEF              (0x00000003)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_0_HSH              (0x03004E24)

  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_OFF              ( 8)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_WID              ( 3)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MSK              (0x00000700)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MIN              (0)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_MAX              (7) // 0x00000007
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_DEF              (0x00000003)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_1_HSH              (0x03084E24)

  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_OFF              (16)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_WID              ( 3)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MSK              (0x00070000)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MIN              (0)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_MAX              (7) // 0x00000007
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_DEF              (0x00000003)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_2_HSH              (0x03104E24)

  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_OFF              (24)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_WID              ( 3)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MSK              (0x07000000)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MIN              (0)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_MAX              (7) // 0x00000007
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_DEF              (0x00000003)
  #define MCMNTS_CR_LPDDR_MR4_RANK_TEMPERATURE_Rank_3_HSH              (0x03184E24)

#define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_REG                        (0x00004E28)

  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_OFF               ( 0)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_WID               ( 2)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MSK               (0x00000003)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MIN               (0)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_DEF               (0x00000001)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_0_HSH               (0x02004E28)

  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_OFF               ( 8)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_WID               ( 2)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MSK               (0x00000300)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MIN               (0)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_DEF               (0x00000001)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_1_HSH               (0x02084E28)

  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_OFF               (16)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_WID               ( 2)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MSK               (0x00030000)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MIN               (0)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_DEF               (0x00000001)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_2_HSH               (0x02104E28)

  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_OFF               (24)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_WID               ( 2)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MSK               (0x03000000)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MIN               (0)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_DEF               (0x00000001)
  #define MCMNTS_CR_DDR4_MPR_RANK_TEMPERATURE_Rank_3_HSH               (0x02184E28)

#define MCMNTS_CR_DESWIZZLE_LOW_REG                                    (0x00004E30)

  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_0_OFF                            ( 0)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_0_WID                            ( 3)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_0_MSK                            (0x00000007)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_0_MIN                            (0)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_0_MAX                            (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_0_DEF                            (0x00000000)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_0_HSH                            (0x03004E30)

  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_1_OFF                            ( 4)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_1_WID                            ( 3)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_1_MSK                            (0x00000070)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_1_MIN                            (0)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_1_MAX                            (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_1_DEF                            (0x00000001)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_1_HSH                            (0x03044E30)

  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_2_OFF                            ( 8)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_2_WID                            ( 3)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_2_MSK                            (0x00000700)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_2_MIN                            (0)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_2_MAX                            (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_2_DEF                            (0x00000002)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_2_HSH                            (0x03084E30)

  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_16_OFF                           (12)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_16_WID                           ( 3)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_16_MSK                           (0x00007000)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_16_MIN                           (0)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_16_MAX                           (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_16_DEF                           (0x00000000)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_16_HSH                           (0x030C4E30)

  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_17_OFF                           (16)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_17_WID                           ( 3)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_17_MSK                           (0x00070000)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_17_MIN                           (0)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_17_MAX                           (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_17_DEF                           (0x00000001)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_17_HSH                           (0x03104E30)

  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_18_OFF                           (20)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_18_WID                           ( 3)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_18_MSK                           (0x00700000)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_18_MIN                           (0)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_18_MAX                           (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_18_DEF                           (0x00000002)
  #define MCMNTS_CR_DESWIZZLE_LOW_Bit_18_HSH                           (0x03144E30)

  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_0_OFF                           (24)
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_0_WID                           ( 3)
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_0_MSK                           (0x07000000)
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_0_MIN                           (0)
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_0_MAX                           (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_0_DEF                           (0x00000000)
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_0_HSH                           (0x03184E30)

  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_2_OFF                           (28)
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_2_WID                           ( 3)
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_2_MSK                           (0x70000000)
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_2_MIN                           (0)
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_2_MAX                           (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_2_DEF                           (0x00000002)
  #define MCMNTS_CR_DESWIZZLE_LOW_Byte_2_HSH                           (0x031C4E30)

#define MCMNTS_CR_DESWIZZLE_HIGH_REG                                   (0x00004E34)

  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_32_OFF                          ( 0)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_32_WID                          ( 3)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_32_MSK                          (0x00000007)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_32_MIN                          (0)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_32_MAX                          (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_32_DEF                          (0x00000000)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_32_HSH                          (0x03004E34)

  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_33_OFF                          ( 4)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_33_WID                          ( 3)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_33_MSK                          (0x00000070)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_33_MIN                          (0)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_33_MAX                          (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_33_DEF                          (0x00000001)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_33_HSH                          (0x03044E34)

  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_34_OFF                          ( 8)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_34_WID                          ( 3)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_34_MSK                          (0x00000700)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_34_MIN                          (0)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_34_MAX                          (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_34_DEF                          (0x00000002)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_34_HSH                          (0x03084E34)

  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_48_OFF                          (12)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_48_WID                          ( 3)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_48_MSK                          (0x00007000)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_48_MIN                          (0)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_48_MAX                          (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_48_DEF                          (0x00000000)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_48_HSH                          (0x030C4E34)

  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_49_OFF                          (16)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_49_WID                          ( 3)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_49_MSK                          (0x00070000)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_49_MIN                          (0)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_49_MAX                          (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_49_DEF                          (0x00000001)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_49_HSH                          (0x03104E34)

  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_50_OFF                          (20)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_50_WID                          ( 3)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_50_MSK                          (0x00700000)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_50_MIN                          (0)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_50_MAX                          (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_50_DEF                          (0x00000002)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Bit_50_HSH                          (0x03144E34)

  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_4_OFF                          (24)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_4_WID                          ( 3)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_4_MSK                          (0x07000000)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_4_MIN                          (0)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_4_MAX                          (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_4_DEF                          (0x00000004)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_4_HSH                          (0x03184E34)

  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_6_OFF                          (28)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_6_WID                          ( 3)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_6_MSK                          (0x70000000)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_6_MIN                          (0)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_6_MAX                          (7) // 0x00000007
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_6_DEF                          (0x00000006)
  #define MCMNTS_CR_DESWIZZLE_HIGH_Byte_6_HSH                          (0x031C4E34)

#define MCMNTS_CR_TC_RFP_REG                                           (0x00004E38)

  #define MCMNTS_CR_TC_RFP_OREF_RI_OFF                                 ( 0)
  #define MCMNTS_CR_TC_RFP_OREF_RI_WID                                 ( 8)
  #define MCMNTS_CR_TC_RFP_OREF_RI_MSK                                 (0x000000FF)
  #define MCMNTS_CR_TC_RFP_OREF_RI_MIN                                 (0)
  #define MCMNTS_CR_TC_RFP_OREF_RI_MAX                                 (255) // 0x000000FF
  #define MCMNTS_CR_TC_RFP_OREF_RI_DEF                                 (0x0000000F)
  #define MCMNTS_CR_TC_RFP_OREF_RI_HSH                                 (0x08004E38)

  #define MCMNTS_CR_TC_RFP_Refresh_HP_WM_OFF                           ( 8)
  #define MCMNTS_CR_TC_RFP_Refresh_HP_WM_WID                           ( 4)
  #define MCMNTS_CR_TC_RFP_Refresh_HP_WM_MSK                           (0x00000F00)
  #define MCMNTS_CR_TC_RFP_Refresh_HP_WM_MIN                           (0)
  #define MCMNTS_CR_TC_RFP_Refresh_HP_WM_MAX                           (15) // 0x0000000F
  #define MCMNTS_CR_TC_RFP_Refresh_HP_WM_DEF                           (0x00000008)
  #define MCMNTS_CR_TC_RFP_Refresh_HP_WM_HSH                           (0x04084E38)

  #define MCMNTS_CR_TC_RFP_Refresh_panic_wm_OFF                        (12)
  #define MCMNTS_CR_TC_RFP_Refresh_panic_wm_WID                        ( 4)
  #define MCMNTS_CR_TC_RFP_Refresh_panic_wm_MSK                        (0x0000F000)
  #define MCMNTS_CR_TC_RFP_Refresh_panic_wm_MIN                        (0)
  #define MCMNTS_CR_TC_RFP_Refresh_panic_wm_MAX                        (15) // 0x0000000F
  #define MCMNTS_CR_TC_RFP_Refresh_panic_wm_DEF                        (0x00000009)
  #define MCMNTS_CR_TC_RFP_Refresh_panic_wm_HSH                        (0x040C4E38)

  #define MCMNTS_CR_TC_RFP_tREFIx9_OFF                                 (25)
  #define MCMNTS_CR_TC_RFP_tREFIx9_WID                                 ( 7)
  #define MCMNTS_CR_TC_RFP_tREFIx9_MSK                                 (0xFE000000)
  #define MCMNTS_CR_TC_RFP_tREFIx9_MIN                                 (0)
  #define MCMNTS_CR_TC_RFP_tREFIx9_MAX                                 (127) // 0x0000007F
  #define MCMNTS_CR_TC_RFP_tREFIx9_DEF                                 (0x00000023)
  #define MCMNTS_CR_TC_RFP_tREFIx9_HSH                                 (0x07194E38)

#define MCMNTS_CR_TC_RFTP_REG                                          (0x00004E3C)

  #define MCMNTS_CR_TC_RFTP_tREFI_OFF                                  ( 0)
  #define MCMNTS_CR_TC_RFTP_tREFI_WID                                  (16)
  #define MCMNTS_CR_TC_RFTP_tREFI_MSK                                  (0x0000FFFF)
  #define MCMNTS_CR_TC_RFTP_tREFI_MIN                                  (0)
  #define MCMNTS_CR_TC_RFTP_tREFI_MAX                                  (65535) // 0x0000FFFF
  #define MCMNTS_CR_TC_RFTP_tREFI_DEF                                  (0x00001004)
  #define MCMNTS_CR_TC_RFTP_tREFI_HSH                                  (0x10004E3C)

  #define MCMNTS_CR_TC_RFTP_tRFC_OFF                                   (16)
  #define MCMNTS_CR_TC_RFTP_tRFC_WID                                   (10)
  #define MCMNTS_CR_TC_RFTP_tRFC_MSK                                   (0x03FF0000)
  #define MCMNTS_CR_TC_RFTP_tRFC_MIN                                   (0)
  #define MCMNTS_CR_TC_RFTP_tRFC_MAX                                   (1023) // 0x000003FF
  #define MCMNTS_CR_TC_RFTP_tRFC_DEF                                   (0x000000B4)
  #define MCMNTS_CR_TC_RFTP_tRFC_HSH                                   (0x0A104E3C)

#define MCMNTS_CR_TC_SRFTP_REG                                         (0x00004E40)

  #define MCMNTS_CR_TC_SRFTP_tXSDLL_OFF                                ( 0)
  #define MCMNTS_CR_TC_SRFTP_tXSDLL_WID                                (12)
  #define MCMNTS_CR_TC_SRFTP_tXSDLL_MSK                                (0x00000FFF)
  #define MCMNTS_CR_TC_SRFTP_tXSDLL_MIN                                (0)
  #define MCMNTS_CR_TC_SRFTP_tXSDLL_MAX                                (4095) // 0x00000FFF
  #define MCMNTS_CR_TC_SRFTP_tXSDLL_DEF                                (0x00000200)
  #define MCMNTS_CR_TC_SRFTP_tXSDLL_HSH                                (0x0C004E40)

  #define MCMNTS_CR_TC_SRFTP_tXS_offset_OFF                            (12)
  #define MCMNTS_CR_TC_SRFTP_tXS_offset_WID                            ( 4)
  #define MCMNTS_CR_TC_SRFTP_tXS_offset_MSK                            (0x0000F000)
  #define MCMNTS_CR_TC_SRFTP_tXS_offset_MIN                            (0)
  #define MCMNTS_CR_TC_SRFTP_tXS_offset_MAX                            (15) // 0x0000000F
  #define MCMNTS_CR_TC_SRFTP_tXS_offset_DEF                            (0x00000000)
  #define MCMNTS_CR_TC_SRFTP_tXS_offset_HSH                            (0x040C4E40)

  #define MCMNTS_CR_TC_SRFTP_tZQOPER_OFF                               (16)
  #define MCMNTS_CR_TC_SRFTP_tZQOPER_WID                               (10)
  #define MCMNTS_CR_TC_SRFTP_tZQOPER_MSK                               (0x03FF0000)
  #define MCMNTS_CR_TC_SRFTP_tZQOPER_MIN                               (0)
  #define MCMNTS_CR_TC_SRFTP_tZQOPER_MAX                               (1023) // 0x000003FF
  #define MCMNTS_CR_TC_SRFTP_tZQOPER_DEF                               (0x00000100)
  #define MCMNTS_CR_TC_SRFTP_tZQOPER_HSH                               (0x0A104E40)

  #define MCMNTS_CR_TC_SRFTP_tMOD_OFF                                  (26)
  #define MCMNTS_CR_TC_SRFTP_tMOD_WID                                  ( 5)
  #define MCMNTS_CR_TC_SRFTP_tMOD_MSK                                  (0x7C000000)
  #define MCMNTS_CR_TC_SRFTP_tMOD_MIN                                  (0)
  #define MCMNTS_CR_TC_SRFTP_tMOD_MAX                                  (31) // 0x0000001F
  #define MCMNTS_CR_TC_SRFTP_tMOD_DEF                                  (0x00000000)
  #define MCMNTS_CR_TC_SRFTP_tMOD_HSH                                  (0x051A4E40)

#define MCMNTS_CR_MC_REFRESH_STAGGER_REG                               (0x00004E44)

  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Interval_OFF                ( 0)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Interval_WID                (11)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Interval_MSK                (0x000007FF)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Interval_MIN                (0)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Interval_MAX                (2047) // 0x000007FF
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Interval_DEF                (0x00000000)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Interval_HSH                (0x0B004E44)

  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_OFF              (11)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_WID              ( 1)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MSK              (0x00000800)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MIN              (0)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_MAX              (1) // 0x00000001
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_DEF              (0x00000000)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_En_HSH              (0x010B4E44)

  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_OFF            (12)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_WID            ( 1)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MSK            (0x00001000)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MIN            (0)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_MAX            (1) // 0x00000001
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_DEF            (0x00000000)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Ref_Stagger_Mode_HSH            (0x010C4E44)

  #define MCMNTS_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_OFF      (13)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_WID      ( 1)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MSK      (0x00002000)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MIN      (0)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_MAX      (1) // 0x00000001
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_DEF      (0x00000000)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_Disable_Stolen_Refresh_HSH      (0x010D4E44)

  #define MCMNTS_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_OFF         (14)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_WID         ( 1)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MSK         (0x00004000)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MIN         (0)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_MAX         (1) // 0x00000001
  #define MCMNTS_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_DEF         (0x00000000)
  #define MCMNTS_CR_MC_REFRESH_STAGGER_En_Ref_Type_Display_HSH         (0x010E4E44)

#define MCMNTS_CR_TC_ZQCAL_REG                                         (0x00004E48)

  #define MCMNTS_CR_TC_ZQCAL_ZQCS_period_OFF                           ( 0)
  #define MCMNTS_CR_TC_ZQCAL_ZQCS_period_WID                           (10)
  #define MCMNTS_CR_TC_ZQCAL_ZQCS_period_MSK                           (0x000003FF)
  #define MCMNTS_CR_TC_ZQCAL_ZQCS_period_MIN                           (0)
  #define MCMNTS_CR_TC_ZQCAL_ZQCS_period_MAX                           (1023) // 0x000003FF
  #define MCMNTS_CR_TC_ZQCAL_ZQCS_period_DEF                           (0x00000080)
  #define MCMNTS_CR_TC_ZQCAL_ZQCS_period_HSH                           (0x0A004E48)

  #define MCMNTS_CR_TC_ZQCAL_tZQCS_OFF                                 (10)
  #define MCMNTS_CR_TC_ZQCAL_tZQCS_WID                                 (10)
  #define MCMNTS_CR_TC_ZQCAL_tZQCS_MSK                                 (0x000FFC00)
  #define MCMNTS_CR_TC_ZQCAL_tZQCS_MIN                                 (0)
  #define MCMNTS_CR_TC_ZQCAL_tZQCS_MAX                                 (1023) // 0x000003FF
  #define MCMNTS_CR_TC_ZQCAL_tZQCS_DEF                                 (0x00000040)
  #define MCMNTS_CR_TC_ZQCAL_tZQCS_HSH                                 (0x0A0A4E48)

#define MCMNTS_CR_TC_MR2_SHADDOW_REG                                   (0x00004E4C)

  #define MCMNTS_CR_TC_MR2_SHADDOW_MR2_shaddow_OFF                     ( 0)
  #define MCMNTS_CR_TC_MR2_SHADDOW_MR2_shaddow_WID                     (14)
  #define MCMNTS_CR_TC_MR2_SHADDOW_MR2_shaddow_MSK                     (0x00003FFF)
  #define MCMNTS_CR_TC_MR2_SHADDOW_MR2_shaddow_MIN                     (0)
  #define MCMNTS_CR_TC_MR2_SHADDOW_MR2_shaddow_MAX                     (16383) // 0x00003FFF
  #define MCMNTS_CR_TC_MR2_SHADDOW_MR2_shaddow_DEF                     (0x00000000)
  #define MCMNTS_CR_TC_MR2_SHADDOW_MR2_shaddow_HSH                     (0x0E004E4C)

  #define MCMNTS_CR_TC_MR2_SHADDOW_SRT_avail_OFF                       (14)
  #define MCMNTS_CR_TC_MR2_SHADDOW_SRT_avail_WID                       ( 2)
  #define MCMNTS_CR_TC_MR2_SHADDOW_SRT_avail_MSK                       (0x0000C000)
  #define MCMNTS_CR_TC_MR2_SHADDOW_SRT_avail_MIN                       (0)
  #define MCMNTS_CR_TC_MR2_SHADDOW_SRT_avail_MAX                       (3) // 0x00000003
  #define MCMNTS_CR_TC_MR2_SHADDOW_SRT_avail_DEF                       (0x00000000)
  #define MCMNTS_CR_TC_MR2_SHADDOW_SRT_avail_HSH                       (0x020E4E4C)

#define MCMNTS_CR_TC_MR4_SHADDOW_REG                                   (0x00004E50)

  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_low_OFF                      ( 0)
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_low_WID                      ( 2)
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_low_MSK                      (0x00000003)
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_low_MIN                      (0)
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_low_MAX                      (3) // 0x00000003
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_low_DEF                      (0x00000000)
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_low_HSH                      (0x02004E50)

  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_high_OFF                     ( 4)
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_high_WID                     (10)
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_high_MSK                     (0x00003FF0)
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_high_MIN                     (0)
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_high_MAX                     (1023) // 0x000003FF
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_high_DEF                     (0x00000000)
  #define MCMNTS_CR_TC_MR4_SHADDOW_MR4_sh_high_HSH                     (0x0A044E50)

#define MCMNTS_CR_MC_INIT_STATE_REG                                    (0x00004E54)

  #define MCMNTS_CR_MC_INIT_STATE_Rank_occupancy_OFF                   ( 0)
  #define MCMNTS_CR_MC_INIT_STATE_Rank_occupancy_WID                   ( 4)
  #define MCMNTS_CR_MC_INIT_STATE_Rank_occupancy_MSK                   (0x0000000F)
  #define MCMNTS_CR_MC_INIT_STATE_Rank_occupancy_MIN                   (0)
  #define MCMNTS_CR_MC_INIT_STATE_Rank_occupancy_MAX                   (15) // 0x0000000F
  #define MCMNTS_CR_MC_INIT_STATE_Rank_occupancy_DEF                   (0x0000000F)
  #define MCMNTS_CR_MC_INIT_STATE_Rank_occupancy_HSH                   (0x04004E54)

  #define MCMNTS_CR_MC_INIT_STATE_SRX_reset_OFF                        ( 4)
  #define MCMNTS_CR_MC_INIT_STATE_SRX_reset_WID                        ( 1)
  #define MCMNTS_CR_MC_INIT_STATE_SRX_reset_MSK                        (0x00000010)
  #define MCMNTS_CR_MC_INIT_STATE_SRX_reset_MIN                        (0)
  #define MCMNTS_CR_MC_INIT_STATE_SRX_reset_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_MC_INIT_STATE_SRX_reset_DEF                        (0x00000000)
  #define MCMNTS_CR_MC_INIT_STATE_SRX_reset_HSH                        (0x01044E54)

#define MCMNTS_CR_WDB_VISA_SEL_REG                                     (0x00004E58)

  #define MCMNTS_CR_WDB_VISA_SEL_VISAByteSel_OFF                       ( 0)
  #define MCMNTS_CR_WDB_VISA_SEL_VISAByteSel_WID                       ( 3)
  #define MCMNTS_CR_WDB_VISA_SEL_VISAByteSel_MSK                       (0x00000007)
  #define MCMNTS_CR_WDB_VISA_SEL_VISAByteSel_MIN                       (0)
  #define MCMNTS_CR_WDB_VISA_SEL_VISAByteSel_MAX                       (7) // 0x00000007
  #define MCMNTS_CR_WDB_VISA_SEL_VISAByteSel_DEF                       (0x00000000)
  #define MCMNTS_CR_WDB_VISA_SEL_VISAByteSel_HSH                       (0x03004E58)

#define MCMNTS_CR_VISA_CTL_MCMNTS_REG                                  (0x00004E5C)

  #define MCMNTS_CR_VISA_CTL_MCMNTS_EN_CLK_OFF                         ( 0)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_EN_CLK_WID                         ( 1)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_EN_CLK_MSK                         (0x00000001)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_EN_CLK_MIN                         (0)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_EN_CLK_MAX                         (1) // 0x00000001
  #define MCMNTS_CR_VISA_CTL_MCMNTS_EN_CLK_DEF                         (0x00000000)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_EN_CLK_HSH                         (0x01004E5C)

  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_OFF               ( 1)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_WID               ( 7)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_MSK               (0x000000FE)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_MIN               (0)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_MAX               (127) // 0x0000007F
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_DEF               (0x00000000)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_DATA_BYTE_SEL_HSH               (0x07014E5C)

  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_OFF                     ( 8)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_WID                     ( 1)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_MSK                     (0x00000100)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_MIN                     (0)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_MAX                     (1) // 0x00000001
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_DEF                     (0x00000000)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L0_BYP_SEL_HSH                     (0x01084E5C)

  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_OFF               ( 9)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_WID               ( 7)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_MSK               (0x0000FE00)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_MIN               (0)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_MAX               (127) // 0x0000007F
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_DEF               (0x00000000)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_DATA_BYTE_SEL_HSH               (0x07094E5C)

  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_OFF                     (16)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_WID                     ( 1)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_MSK                     (0x00010000)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_MIN                     (0)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_MAX                     (1) // 0x00000001
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_DEF                     (0x00000000)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_L1_BYP_SEL_HSH                     (0x01104E5C)

  #define MCMNTS_CR_VISA_CTL_MCMNTS_VORANGE_OFF                        (31)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_VORANGE_WID                        ( 1)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_VORANGE_MSK                        (0x80000000)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_VORANGE_MIN                        (0)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_VORANGE_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_VISA_CTL_MCMNTS_VORANGE_DEF                        (0x00000000)
  #define MCMNTS_CR_VISA_CTL_MCMNTS_VORANGE_HSH                        (0x011F4E5C)

#define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_REG                              (0x00004E60)

  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_OFF          ( 0)
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_WID          ( 6)
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MSK          (0x0000003F)
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MIN          (0)
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_MAX          (63) // 0x0000003F
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_DEF          (0x00000000)
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM0_IDLE_ENERGY_HSH          (0x06004E60)

  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_OFF          ( 8)
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_WID          ( 6)
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MSK          (0x00003F00)
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MIN          (0)
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_MAX          (63) // 0x0000003F
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_DEF          (0x00000000)
  #define MCMNTS_CR_PM_DIMM_IDLE_ENERGY_DIMM1_IDLE_ENERGY_HSH          (0x06084E60)

#define MCMNTS_CR_PM_DIMM_PD_ENERGY_REG                                (0x00004E64)

  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_OFF              ( 0)
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_WID              ( 6)
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MSK              (0x0000003F)
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MIN              (0)
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_MAX              (63) // 0x0000003F
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_DEF              (0x00000000)
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM0_PD_ENERGY_HSH              (0x06004E64)

  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_OFF              ( 8)
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_WID              ( 6)
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MSK              (0x00003F00)
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MIN              (0)
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_MAX              (63) // 0x0000003F
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_DEF              (0x00000000)
  #define MCMNTS_CR_PM_DIMM_PD_ENERGY_DIMM1_PD_ENERGY_HSH              (0x06084E64)

#define MCMNTS_CR_PM_DIMM_ACT_ENERGY_REG                               (0x00004E68)

  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_OFF            ( 0)
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_WID            ( 8)
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MSK            (0x000000FF)
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MIN            (0)
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_MAX            (255) // 0x000000FF
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_DEF            (0x00000000)
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM0_ACT_ENERGY_HSH            (0x08004E68)

  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_OFF            ( 8)
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_WID            ( 8)
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MSK            (0x0000FF00)
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MIN            (0)
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_MAX            (255) // 0x000000FF
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_DEF            (0x00000000)
  #define MCMNTS_CR_PM_DIMM_ACT_ENERGY_DIMM1_ACT_ENERGY_HSH            (0x08084E68)

#define MCMNTS_CR_PM_DIMM_RD_ENERGY_REG                                (0x00004E6C)

  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_OFF              ( 0)
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_WID              ( 8)
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MSK              (0x000000FF)
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MIN              (0)
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_MAX              (255) // 0x000000FF
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_DEF              (0x00000000)
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM0_RD_ENERGY_HSH              (0x08004E6C)

  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_OFF              ( 8)
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_WID              ( 8)
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MSK              (0x0000FF00)
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MIN              (0)
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_MAX              (255) // 0x000000FF
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_DEF              (0x00000000)
  #define MCMNTS_CR_PM_DIMM_RD_ENERGY_DIMM1_RD_ENERGY_HSH              (0x08084E6C)

#define MCMNTS_CR_PM_DIMM_WR_ENERGY_REG                                (0x00004E70)

  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_OFF              ( 0)
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_WID              ( 8)
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MSK              (0x000000FF)
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MIN              (0)
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_MAX              (255) // 0x000000FF
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_DEF              (0x00000000)
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM0_WR_ENERGY_HSH              (0x08004E70)

  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_OFF              ( 8)
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_WID              ( 8)
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MSK              (0x0000FF00)
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MIN              (0)
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_MAX              (255) // 0x000000FF
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_DEF              (0x00000000)
  #define MCMNTS_CR_PM_DIMM_WR_ENERGY_DIMM1_WR_ENERGY_HSH              (0x08084E70)

#define MCMNTS_CR_ECC_INJECT_COUNT_REG                                 (0x00004E74)

  #define MCMNTS_CR_ECC_INJECT_COUNT_Count_OFF                         ( 0)
  #define MCMNTS_CR_ECC_INJECT_COUNT_Count_WID                         (32)
  #define MCMNTS_CR_ECC_INJECT_COUNT_Count_MSK                         (0xFFFFFFFF)
  #define MCMNTS_CR_ECC_INJECT_COUNT_Count_MIN                         (0)
  #define MCMNTS_CR_ECC_INJECT_COUNT_Count_MAX                         (4294967295) // 0xFFFFFFFF
  #define MCMNTS_CR_ECC_INJECT_COUNT_Count_DEF                         (0xFFFFFFFF)
  #define MCMNTS_CR_ECC_INJECT_COUNT_Count_HSH                         (0x20004E74)

#define MCMNTS_CR_SC_WR_ADD_DELAY_REG                                  (0x00004E78)

  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R0_OFF                           ( 0)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R0_WID                           ( 2)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R0_MSK                           (0x00000003)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R0_MIN                           (0)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R0_MAX                           (3) // 0x00000003
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R0_DEF                           (0x00000000)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R0_HSH                           (0x02004E78)

  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R1_OFF                           ( 2)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R1_WID                           ( 2)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R1_MSK                           (0x0000000C)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R1_MIN                           (0)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R1_MAX                           (3) // 0x00000003
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R1_DEF                           (0x00000000)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D0R1_HSH                           (0x02024E78)

  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R0_OFF                           ( 4)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R0_WID                           ( 2)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R0_MSK                           (0x00000030)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R0_MIN                           (0)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R0_MAX                           (3) // 0x00000003
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R0_DEF                           (0x00000000)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R0_HSH                           (0x02044E78)

  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R1_OFF                           ( 6)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R1_WID                           ( 2)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R1_MSK                           (0x000000C0)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R1_MIN                           (0)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R1_MAX                           (3) // 0x00000003
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R1_DEF                           (0x00000000)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_D1R1_HSH                           (0x02064E78)

  #define MCMNTS_CR_SC_WR_ADD_DELAY_Dec_WRD_OFF                        (31)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_Dec_WRD_WID                        ( 1)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_Dec_WRD_MSK                        (0x80000000)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_Dec_WRD_MIN                        (0)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_Dec_WRD_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_SC_WR_ADD_DELAY_Dec_WRD_DEF                        (0x00000000)
  #define MCMNTS_CR_SC_WR_ADD_DELAY_Dec_WRD_HSH                        (0x011F4E78)

#define MCMNTS_CR_READ_RETURN_DFT_REG                                  (0x00004E7C)

  #define MCMNTS_CR_READ_RETURN_DFT_ECC_OFF                            ( 0)
  #define MCMNTS_CR_READ_RETURN_DFT_ECC_WID                            ( 8)
  #define MCMNTS_CR_READ_RETURN_DFT_ECC_MSK                            (0x000000FF)
  #define MCMNTS_CR_READ_RETURN_DFT_ECC_MIN                            (0)
  #define MCMNTS_CR_READ_RETURN_DFT_ECC_MAX                            (255) // 0x000000FF
  #define MCMNTS_CR_READ_RETURN_DFT_ECC_DEF                            (0x00000000)
  #define MCMNTS_CR_READ_RETURN_DFT_ECC_HSH                            (0x08004E7C)

  #define MCMNTS_CR_READ_RETURN_DFT_RRD_DFT_Mode_OFF                   ( 8)
  #define MCMNTS_CR_READ_RETURN_DFT_RRD_DFT_Mode_WID                   ( 2)
  #define MCMNTS_CR_READ_RETURN_DFT_RRD_DFT_Mode_MSK                   (0x00000300)
  #define MCMNTS_CR_READ_RETURN_DFT_RRD_DFT_Mode_MIN                   (0)
  #define MCMNTS_CR_READ_RETURN_DFT_RRD_DFT_Mode_MAX                   (3) // 0x00000003
  #define MCMNTS_CR_READ_RETURN_DFT_RRD_DFT_Mode_DEF                   (0x00000000)
  #define MCMNTS_CR_READ_RETURN_DFT_RRD_DFT_Mode_HSH                   (0x02084E7C)

  #define MCMNTS_CR_READ_RETURN_DFT_LFSR_Seed_Index_OFF                (10)
  #define MCMNTS_CR_READ_RETURN_DFT_LFSR_Seed_Index_WID                ( 5)
  #define MCMNTS_CR_READ_RETURN_DFT_LFSR_Seed_Index_MSK                (0x00007C00)
  #define MCMNTS_CR_READ_RETURN_DFT_LFSR_Seed_Index_MIN                (0)
  #define MCMNTS_CR_READ_RETURN_DFT_LFSR_Seed_Index_MAX                (31) // 0x0000001F
  #define MCMNTS_CR_READ_RETURN_DFT_LFSR_Seed_Index_DEF                (0x00000000)
  #define MCMNTS_CR_READ_RETURN_DFT_LFSR_Seed_Index_HSH                (0x050A4E7C)

  #define MCMNTS_CR_READ_RETURN_DFT_Inversion_Mode_OFF                 (15)
  #define MCMNTS_CR_READ_RETURN_DFT_Inversion_Mode_WID                 ( 1)
  #define MCMNTS_CR_READ_RETURN_DFT_Inversion_Mode_MSK                 (0x00008000)
  #define MCMNTS_CR_READ_RETURN_DFT_Inversion_Mode_MIN                 (0)
  #define MCMNTS_CR_READ_RETURN_DFT_Inversion_Mode_MAX                 (1) // 0x00000001
  #define MCMNTS_CR_READ_RETURN_DFT_Inversion_Mode_DEF                 (0x00000000)
  #define MCMNTS_CR_READ_RETURN_DFT_Inversion_Mode_HSH                 (0x010F4E7C)

#define MCMNTS_CR_DCLK_LDAT_PDAT_REG                                   (0x00004E80)

  #define MCMNTS_CR_DCLK_LDAT_PDAT_FASTADDR_OFF                        ( 0)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_FASTADDR_WID                        (12)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_FASTADDR_MSK                        (0x00000FFF)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_FASTADDR_MIN                        (0)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_FASTADDR_MAX                        (4095) // 0x00000FFF
  #define MCMNTS_CR_DCLK_LDAT_PDAT_FASTADDR_DEF                        (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_FASTADDR_HSH                        (0x0C004E80)

  #define MCMNTS_CR_DCLK_LDAT_PDAT_RSVD_OFF                            (12)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_RSVD_WID                            ( 4)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_RSVD_MSK                            (0x0000F000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_RSVD_MIN                            (0)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_RSVD_MAX                            (15) // 0x0000000F
  #define MCMNTS_CR_DCLK_LDAT_PDAT_RSVD_DEF                            (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_RSVD_HSH                            (0x040C4E80)

  #define MCMNTS_CR_DCLK_LDAT_PDAT_ADDREN_OFF                          (16)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_ADDREN_WID                          ( 1)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_ADDREN_MSK                          (0x00010000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_ADDREN_MIN                          (0)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_ADDREN_MAX                          (1) // 0x00000001
  #define MCMNTS_CR_DCLK_LDAT_PDAT_ADDREN_DEF                          (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_ADDREN_HSH                          (0x01104E80)

  #define MCMNTS_CR_DCLK_LDAT_PDAT_SEQEN_OFF                           (17)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_SEQEN_WID                           ( 1)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_SEQEN_MSK                           (0x00020000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_SEQEN_MIN                           (0)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_SEQEN_MAX                           (1) // 0x00000001
  #define MCMNTS_CR_DCLK_LDAT_PDAT_SEQEN_DEF                           (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_SEQEN_HSH                           (0x01114E80)

  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL0_OFF                            (18)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL0_WID                            ( 1)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL0_MSK                            (0x00040000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL0_MIN                            (0)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL0_MAX                            (1) // 0x00000001
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL0_DEF                            (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL0_HSH                            (0x01124E80)

  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL1_OFF                            (19)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL1_WID                            ( 1)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL1_MSK                            (0x00080000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL1_MIN                            (0)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL1_MAX                            (1) // 0x00000001
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL1_DEF                            (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_POL1_HSH                            (0x01134E80)

  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDA_OFF                            (20)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDA_WID                            ( 4)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDA_MSK                            (0x00F00000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDA_MIN                            (0)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDA_MAX                            (15) // 0x0000000F
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDA_DEF                            (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDA_HSH                            (0x04144E80)

  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDB_OFF                            (24)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDB_WID                            ( 4)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDB_MSK                            (0x0F000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDB_MIN                            (0)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDB_MAX                            (15) // 0x0000000F
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDB_DEF                            (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDB_HSH                            (0x04184E80)

  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDDEL_OFF                          (28)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDDEL_WID                          ( 4)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDDEL_MSK                          (0xF0000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDDEL_MIN                          (0)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDDEL_MAX                          (15) // 0x0000000F
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDDEL_DEF                          (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_PDAT_CMDDEL_HSH                          (0x041C4E80)

#define MCMNTS_CR_DCLK_LDAT_SDAT_REG                                   (0x00004E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_BANKSEL_OFF                         ( 0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_BANKSEL_WID                         ( 4)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_BANKSEL_MSK                         (0x0000000F)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_BANKSEL_MIN                         (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_BANKSEL_MAX                         (15) // 0x0000000F
  #define MCMNTS_CR_DCLK_LDAT_SDAT_BANKSEL_DEF                         (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_BANKSEL_HSH                         (0x04004E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_ADDR_LIM_OFF                        ( 4)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ADDR_LIM_WID                        ( 1)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ADDR_LIM_MSK                        (0x00000010)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ADDR_LIM_MIN                        (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ADDR_LIM_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ADDR_LIM_DEF                        (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ADDR_LIM_HSH                        (0x01044E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_ARRAYSEL_OFF                        ( 5)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ARRAYSEL_WID                        ( 5)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ARRAYSEL_MSK                        (0x000003E0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ARRAYSEL_MIN                        (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ARRAYSEL_MAX                        (31) // 0x0000001F
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ARRAYSEL_DEF                        (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_ARRAYSEL_HSH                        (0x05054E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_CMP_OFF                             (10)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_CMP_WID                             ( 1)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_CMP_MSK                             (0x00000400)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_CMP_MIN                             (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_CMP_MAX                             (1) // 0x00000001
  #define MCMNTS_CR_DCLK_LDAT_SDAT_CMP_DEF                             (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_CMP_HSH                             (0x010A4E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_REP_OFF                             (11)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_REP_WID                             ( 1)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_REP_MSK                             (0x00000800)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_REP_MIN                             (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_REP_MAX                             (1) // 0x00000001
  #define MCMNTS_CR_DCLK_LDAT_SDAT_REP_DEF                             (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_REP_HSH                             (0x010B4E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_DWORD_OFF                           (12)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_DWORD_WID                           ( 4)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_DWORD_MSK                           (0x0000F000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_DWORD_MIN                           (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_DWORD_MAX                           (15) // 0x0000000F
  #define MCMNTS_CR_DCLK_LDAT_SDAT_DWORD_DEF                           (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_DWORD_HSH                           (0x040C4E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_MODE_OFF                            (16)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MODE_WID                            ( 2)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MODE_MSK                            (0x00030000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MODE_MIN                            (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MODE_MAX                            (3) // 0x00000003
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MODE_DEF                            (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MODE_HSH                            (0x02104E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPMAP_OFF                           (18)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPMAP_WID                           ( 4)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPMAP_MSK                           (0x003C0000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPMAP_MIN                           (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPMAP_MAX                           (15) // 0x0000000F
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPMAP_DEF                           (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPMAP_HSH                           (0x04124E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD_OFF                            (22)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD_WID                            ( 2)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD_MSK                            (0x00C00000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD_MIN                            (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD_MAX                            (3) // 0x00000003
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD_DEF                            (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD_HSH                            (0x02164E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPBOFFSET_OFF                       (24)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPBOFFSET_WID                       ( 4)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPBOFFSET_MSK                       (0x0F000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPBOFFSET_MIN                       (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPBOFFSET_MAX                       (15) // 0x0000000F
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPBOFFSET_DEF                       (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_MPBOFFSET_HSH                       (0x04184E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_STAGE_EN_OFF                        (28)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_STAGE_EN_WID                        ( 1)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_STAGE_EN_MSK                        (0x10000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_STAGE_EN_MIN                        (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_STAGE_EN_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_DCLK_LDAT_SDAT_STAGE_EN_DEF                        (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_STAGE_EN_HSH                        (0x011C4E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_SHADOW_OFF                          (29)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_SHADOW_WID                          ( 2)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_SHADOW_MSK                          (0x60000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_SHADOW_MIN                          (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_SHADOW_MAX                          (3) // 0x00000003
  #define MCMNTS_CR_DCLK_LDAT_SDAT_SHADOW_DEF                          (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_SHADOW_HSH                          (0x021D4E84)

  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD1_OFF                           (31)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD1_WID                           ( 1)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD1_MSK                           (0x80000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD1_MIN                           (0)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD1_MAX                           (1) // 0x00000001
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD1_DEF                           (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_SDAT_RSVD1_HSH                           (0x011F4E84)

#define MCMNTS_CR_DCLK_LDAT_DATAOUT_REG                                (0x00004E88)

  #define MCMNTS_CR_DCLK_LDAT_DATAOUT_DATOUT_OFF                       ( 0)
  #define MCMNTS_CR_DCLK_LDAT_DATAOUT_DATOUT_WID                       (32)
  #define MCMNTS_CR_DCLK_LDAT_DATAOUT_DATOUT_MSK                       (0xFFFFFFFF)
  #define MCMNTS_CR_DCLK_LDAT_DATAOUT_DATOUT_MIN                       (0)
  #define MCMNTS_CR_DCLK_LDAT_DATAOUT_DATOUT_MAX                       (4294967295) // 0xFFFFFFFF
  #define MCMNTS_CR_DCLK_LDAT_DATAOUT_DATOUT_DEF                       (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_DATAOUT_DATOUT_HSH                       (0x20004E88)

#define MCMNTS_CR_DCLK_LDAT_DATAIN_0_REG                               (0x00004E8C)

  #define MCMNTS_CR_DCLK_LDAT_DATAIN_0_DATIN_OFF                       ( 0)
  #define MCMNTS_CR_DCLK_LDAT_DATAIN_0_DATIN_WID                       (32)
  #define MCMNTS_CR_DCLK_LDAT_DATAIN_0_DATIN_MSK                       (0xFFFFFFFF)
  #define MCMNTS_CR_DCLK_LDAT_DATAIN_0_DATIN_MIN                       (0)
  #define MCMNTS_CR_DCLK_LDAT_DATAIN_0_DATIN_MAX                       (4294967295) // 0xFFFFFFFF
  #define MCMNTS_CR_DCLK_LDAT_DATAIN_0_DATIN_DEF                       (0x00000000)
  #define MCMNTS_CR_DCLK_LDAT_DATAIN_0_DATIN_HSH                       (0x20004E8C)

#define MCMNTS_CR_QCLK_LDAT_PDAT_REG                                   (0x00004E90)

  #define MCMNTS_CR_QCLK_LDAT_PDAT_FASTADDR_OFF                        ( 0)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_FASTADDR_WID                        (12)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_FASTADDR_MSK                        (0x00000FFF)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_FASTADDR_MIN                        (0)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_FASTADDR_MAX                        (4095) // 0x00000FFF
  #define MCMNTS_CR_QCLK_LDAT_PDAT_FASTADDR_DEF                        (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_FASTADDR_HSH                        (0x0C004E90)

  #define MCMNTS_CR_QCLK_LDAT_PDAT_RSVD_OFF                            (12)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_RSVD_WID                            ( 4)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_RSVD_MSK                            (0x0000F000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_RSVD_MIN                            (0)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_RSVD_MAX                            (15) // 0x0000000F
  #define MCMNTS_CR_QCLK_LDAT_PDAT_RSVD_DEF                            (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_RSVD_HSH                            (0x040C4E90)

  #define MCMNTS_CR_QCLK_LDAT_PDAT_ADDREN_OFF                          (16)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_ADDREN_WID                          ( 1)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_ADDREN_MSK                          (0x00010000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_ADDREN_MIN                          (0)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_ADDREN_MAX                          (1) // 0x00000001
  #define MCMNTS_CR_QCLK_LDAT_PDAT_ADDREN_DEF                          (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_ADDREN_HSH                          (0x01104E90)

  #define MCMNTS_CR_QCLK_LDAT_PDAT_SEQEN_OFF                           (17)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_SEQEN_WID                           ( 1)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_SEQEN_MSK                           (0x00020000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_SEQEN_MIN                           (0)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_SEQEN_MAX                           (1) // 0x00000001
  #define MCMNTS_CR_QCLK_LDAT_PDAT_SEQEN_DEF                           (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_SEQEN_HSH                           (0x01114E90)

  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL0_OFF                            (18)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL0_WID                            ( 1)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL0_MSK                            (0x00040000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL0_MIN                            (0)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL0_MAX                            (1) // 0x00000001
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL0_DEF                            (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL0_HSH                            (0x01124E90)

  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL1_OFF                            (19)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL1_WID                            ( 1)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL1_MSK                            (0x00080000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL1_MIN                            (0)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL1_MAX                            (1) // 0x00000001
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL1_DEF                            (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_POL1_HSH                            (0x01134E90)

  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDA_OFF                            (20)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDA_WID                            ( 4)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDA_MSK                            (0x00F00000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDA_MIN                            (0)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDA_MAX                            (15) // 0x0000000F
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDA_DEF                            (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDA_HSH                            (0x04144E90)

  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDB_OFF                            (24)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDB_WID                            ( 4)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDB_MSK                            (0x0F000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDB_MIN                            (0)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDB_MAX                            (15) // 0x0000000F
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDB_DEF                            (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDB_HSH                            (0x04184E90)

  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDDEL_OFF                          (28)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDDEL_WID                          ( 4)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDDEL_MSK                          (0xF0000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDDEL_MIN                          (0)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDDEL_MAX                          (15) // 0x0000000F
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDDEL_DEF                          (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_PDAT_CMDDEL_HSH                          (0x041C4E90)

#define MCMNTS_CR_QCLK_LDAT_SDAT_REG                                   (0x00004E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_BANKSEL_OFF                         ( 0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_BANKSEL_WID                         ( 4)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_BANKSEL_MSK                         (0x0000000F)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_BANKSEL_MIN                         (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_BANKSEL_MAX                         (15) // 0x0000000F
  #define MCMNTS_CR_QCLK_LDAT_SDAT_BANKSEL_DEF                         (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_BANKSEL_HSH                         (0x04004E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_ADDR_LIM_OFF                        ( 4)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ADDR_LIM_WID                        ( 1)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ADDR_LIM_MSK                        (0x00000010)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ADDR_LIM_MIN                        (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ADDR_LIM_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ADDR_LIM_DEF                        (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ADDR_LIM_HSH                        (0x01044E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_ARRAYSEL_OFF                        ( 5)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ARRAYSEL_WID                        ( 5)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ARRAYSEL_MSK                        (0x000003E0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ARRAYSEL_MIN                        (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ARRAYSEL_MAX                        (31) // 0x0000001F
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ARRAYSEL_DEF                        (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_ARRAYSEL_HSH                        (0x05054E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_CMP_OFF                             (10)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_CMP_WID                             ( 1)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_CMP_MSK                             (0x00000400)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_CMP_MIN                             (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_CMP_MAX                             (1) // 0x00000001
  #define MCMNTS_CR_QCLK_LDAT_SDAT_CMP_DEF                             (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_CMP_HSH                             (0x010A4E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_REP_OFF                             (11)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_REP_WID                             ( 1)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_REP_MSK                             (0x00000800)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_REP_MIN                             (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_REP_MAX                             (1) // 0x00000001
  #define MCMNTS_CR_QCLK_LDAT_SDAT_REP_DEF                             (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_REP_HSH                             (0x010B4E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_DWORD_OFF                           (12)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_DWORD_WID                           ( 4)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_DWORD_MSK                           (0x0000F000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_DWORD_MIN                           (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_DWORD_MAX                           (15) // 0x0000000F
  #define MCMNTS_CR_QCLK_LDAT_SDAT_DWORD_DEF                           (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_DWORD_HSH                           (0x040C4E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_MODE_OFF                            (16)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MODE_WID                            ( 2)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MODE_MSK                            (0x00030000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MODE_MIN                            (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MODE_MAX                            (3) // 0x00000003
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MODE_DEF                            (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MODE_HSH                            (0x02104E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPMAP_OFF                           (18)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPMAP_WID                           ( 4)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPMAP_MSK                           (0x003C0000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPMAP_MIN                           (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPMAP_MAX                           (15) // 0x0000000F
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPMAP_DEF                           (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPMAP_HSH                           (0x04124E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD_OFF                            (22)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD_WID                            ( 2)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD_MSK                            (0x00C00000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD_MIN                            (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD_MAX                            (3) // 0x00000003
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD_DEF                            (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD_HSH                            (0x02164E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPBOFFSET_OFF                       (24)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPBOFFSET_WID                       ( 4)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPBOFFSET_MSK                       (0x0F000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPBOFFSET_MIN                       (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPBOFFSET_MAX                       (15) // 0x0000000F
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPBOFFSET_DEF                       (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_MPBOFFSET_HSH                       (0x04184E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_STAGE_EN_OFF                        (28)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_STAGE_EN_WID                        ( 1)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_STAGE_EN_MSK                        (0x10000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_STAGE_EN_MIN                        (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_STAGE_EN_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_QCLK_LDAT_SDAT_STAGE_EN_DEF                        (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_STAGE_EN_HSH                        (0x011C4E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_SHADOW_OFF                          (29)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_SHADOW_WID                          ( 2)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_SHADOW_MSK                          (0x60000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_SHADOW_MIN                          (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_SHADOW_MAX                          (3) // 0x00000003
  #define MCMNTS_CR_QCLK_LDAT_SDAT_SHADOW_DEF                          (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_SHADOW_HSH                          (0x021D4E94)

  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD1_OFF                           (31)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD1_WID                           ( 1)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD1_MSK                           (0x80000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD1_MIN                           (0)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD1_MAX                           (1) // 0x00000001
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD1_DEF                           (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_SDAT_RSVD1_HSH                           (0x011F4E94)

#define MCMNTS_CR_QCLK_LDAT_DATAOUT_REG                                (0x00004E98)

  #define MCMNTS_CR_QCLK_LDAT_DATAOUT_DATOUT_OFF                       ( 0)
  #define MCMNTS_CR_QCLK_LDAT_DATAOUT_DATOUT_WID                       (32)
  #define MCMNTS_CR_QCLK_LDAT_DATAOUT_DATOUT_MSK                       (0xFFFFFFFF)
  #define MCMNTS_CR_QCLK_LDAT_DATAOUT_DATOUT_MIN                       (0)
  #define MCMNTS_CR_QCLK_LDAT_DATAOUT_DATOUT_MAX                       (4294967295) // 0xFFFFFFFF
  #define MCMNTS_CR_QCLK_LDAT_DATAOUT_DATOUT_DEF                       (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_DATAOUT_DATOUT_HSH                       (0x20004E98)

#define MCMNTS_CR_QCLK_LDAT_DATAIN_0_REG                               (0x00004E9C)

  #define MCMNTS_CR_QCLK_LDAT_DATAIN_0_DATIN_OFF                       ( 0)
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_0_DATIN_WID                       (32)
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_0_DATIN_MSK                       (0xFFFFFFFF)
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_0_DATIN_MIN                       (0)
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_0_DATIN_MAX                       (4294967295) // 0xFFFFFFFF
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_0_DATIN_DEF                       (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_0_DATIN_HSH                       (0x20004E9C)

#define MCMNTS_CR_QCLK_LDAT_DATAIN_1_REG                               (0x00004EA0)

  #define MCMNTS_CR_QCLK_LDAT_DATAIN_1_DATIN_OFF                       ( 0)
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_1_DATIN_WID                       (32)
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_1_DATIN_MSK                       (0xFFFFFFFF)
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_1_DATIN_MIN                       (0)
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_1_DATIN_MAX                       (4294967295) // 0xFFFFFFFF
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_1_DATIN_DEF                       (0x00000000)
  #define MCMNTS_CR_QCLK_LDAT_DATAIN_1_DATIN_HSH                       (0x20004EA0)

#define MCMNTS_CR_VISA_SLIDE_MCMNTS_REG                                (0x00004EA4)

  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_OFF              ( 0)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_WID              ( 3)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_MSK              (0x00000007)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_MIN              (0)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_MAX              (7) // 0x00000007
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_DEF              (0x00000000)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L0_HSH              (0x03004EA4)

  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_OFF         ( 3)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_WID         ( 7)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_MSK         (0x000003F8)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_MIN         (0)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_MAX         (127) // 0x0000007F
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_DEF         (0x00000000)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L0_DATA_BYTE_SEL_HSH         (0x07034EA4)

  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_OFF              (10)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_WID              ( 3)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_MSK              (0x00001C00)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_MIN              (0)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_MAX              (7) // 0x00000007
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_DEF              (0x00000000)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_WINDOW_SLIDE_L1_HSH              (0x030A4EA4)

  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_OFF         (13)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_WID         ( 7)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_MSK         (0x000FE000)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_MIN         (0)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_MAX         (127) // 0x0000007F
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_DEF         (0x00000000)
  #define MCMNTS_CR_VISA_SLIDE_MCMNTS_ALT_L1_DATA_BYTE_SEL_HSH         (0x070D4EA4)

#define MCMNTS_CR_VISA_XBAR_MCMNTS_REG                                 (0x00004EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_OFF      ( 0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_WID      ( 3)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_MSK      (0x00000007)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_MIN      (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_MAX      (7) // 0x00000007
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_DEF      (0x00000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BIT_SEL_HSH      (0x03004EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_OFF     ( 3)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_WID     ( 1)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_MSK     (0x00000008)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_MIN     (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_MAX     (1) // 0x00000001
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT0_DATA_BYTE_SEL_HSH     (0x01034EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_OFF      ( 4)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_WID      ( 3)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_MSK      (0x00000070)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_MIN      (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_MAX      (7) // 0x00000007
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_DEF      (0x00000001)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BIT_SEL_HSH      (0x03044EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_OFF     ( 7)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_WID     ( 1)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_MSK     (0x00000080)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_MIN     (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_MAX     (1) // 0x00000001
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT1_DATA_BYTE_SEL_HSH     (0x01074EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_OFF      ( 8)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_WID      ( 3)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_MSK      (0x00000700)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_MIN      (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_MAX      (7) // 0x00000007
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_DEF      (0x00000002)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BIT_SEL_HSH      (0x03084EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_OFF     (11)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_WID     ( 1)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_MSK     (0x00000800)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_MIN     (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_MAX     (1) // 0x00000001
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT2_DATA_BYTE_SEL_HSH     (0x010B4EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_OFF      (12)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_WID      ( 3)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_MSK      (0x00007000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_MIN      (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_MAX      (7) // 0x00000007
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_DEF      (0x00000003)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BIT_SEL_HSH      (0x030C4EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_OFF     (15)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_WID     ( 1)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_MSK     (0x00008000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_MIN     (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_MAX     (1) // 0x00000001
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT3_DATA_BYTE_SEL_HSH     (0x010F4EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_OFF      (16)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_WID      ( 3)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_MSK      (0x00070000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_MIN      (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_MAX      (7) // 0x00000007
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_DEF      (0x00000004)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BIT_SEL_HSH      (0x03104EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_OFF     (19)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_WID     ( 1)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_MSK     (0x00080000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_MIN     (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_MAX     (1) // 0x00000001
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT4_DATA_BYTE_SEL_HSH     (0x01134EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_OFF      (20)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_WID      ( 3)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_MSK      (0x00700000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_MIN      (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_MAX      (7) // 0x00000007
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_DEF      (0x00000005)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BIT_SEL_HSH      (0x03144EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_OFF     (23)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_WID     ( 1)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_MSK     (0x00800000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_MIN     (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_MAX     (1) // 0x00000001
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT5_DATA_BYTE_SEL_HSH     (0x01174EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_OFF      (24)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_WID      ( 3)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_MSK      (0x07000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_MIN      (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_MAX      (7) // 0x00000007
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_DEF      (0x00000006)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BIT_SEL_HSH      (0x03184EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_OFF     (27)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_WID     ( 1)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_MSK     (0x08000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_MIN     (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_MAX     (1) // 0x00000001
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT6_DATA_BYTE_SEL_HSH     (0x011B4EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_OFF      (28)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_WID      ( 3)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_MSK      (0x70000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_MIN      (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_MAX      (7) // 0x00000007
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_DEF      (0x00000007)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BIT_SEL_HSH      (0x031C4EA8)

  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_OFF     (31)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_WID     ( 1)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_MSK     (0x80000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_MIN     (0)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_MAX     (1) // 0x00000001
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_DEF     (0x00000000)
  #define MCMNTS_CR_VISA_XBAR_MCMNTS_FXB_Li_BIT7_DATA_BYTE_SEL_HSH     (0x011F4EA8)

#define MCMNTS_CR_PM_ALL_RANKS_CKE_LOW_COUNT_REG                       (0x00004EB0)

  #define MCMNTS_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_OFF               ( 0)
  #define MCMNTS_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_WID               (32)
  #define MCMNTS_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MSK               (0xFFFFFFFF)
  #define MCMNTS_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MIN               (0)
  #define MCMNTS_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_MAX               (4294967295) // 0xFFFFFFFF
  #define MCMNTS_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_DEF               (0x00000000)
  #define MCMNTS_CR_PM_ALL_RANKS_CKE_LOW_COUNT_Count_HSH               (0x20004EB0)

#define MCMNTS_CR_RH_ADDRESS_REG                                       (0x00004EB4)

  #define MCMNTS_CR_RH_ADDRESS_Valid_OFF                               ( 0)
  #define MCMNTS_CR_RH_ADDRESS_Valid_WID                               ( 1)
  #define MCMNTS_CR_RH_ADDRESS_Valid_MSK                               (0x00000001)
  #define MCMNTS_CR_RH_ADDRESS_Valid_MIN                               (0)
  #define MCMNTS_CR_RH_ADDRESS_Valid_MAX                               (1) // 0x00000001
  #define MCMNTS_CR_RH_ADDRESS_Valid_DEF                               (0x00000000)
  #define MCMNTS_CR_RH_ADDRESS_Valid_HSH                               (0x01004EB4)

  #define MCMNTS_CR_RH_ADDRESS_Rank_OFF                                ( 1)
  #define MCMNTS_CR_RH_ADDRESS_Rank_WID                                ( 2)
  #define MCMNTS_CR_RH_ADDRESS_Rank_MSK                                (0x00000006)
  #define MCMNTS_CR_RH_ADDRESS_Rank_MIN                                (0)
  #define MCMNTS_CR_RH_ADDRESS_Rank_MAX                                (3) // 0x00000003
  #define MCMNTS_CR_RH_ADDRESS_Rank_DEF                                (0x00000000)
  #define MCMNTS_CR_RH_ADDRESS_Rank_HSH                                (0x02014EB4)

  #define MCMNTS_CR_RH_ADDRESS_Group_OFF                               ( 3)
  #define MCMNTS_CR_RH_ADDRESS_Group_WID                               ( 2)
  #define MCMNTS_CR_RH_ADDRESS_Group_MSK                               (0x00000018)
  #define MCMNTS_CR_RH_ADDRESS_Group_MIN                               (0)
  #define MCMNTS_CR_RH_ADDRESS_Group_MAX                               (3) // 0x00000003
  #define MCMNTS_CR_RH_ADDRESS_Group_DEF                               (0x00000000)
  #define MCMNTS_CR_RH_ADDRESS_Group_HSH                               (0x02034EB4)

  #define MCMNTS_CR_RH_ADDRESS_Bank_OFF                                ( 5)
  #define MCMNTS_CR_RH_ADDRESS_Bank_WID                                ( 2)
  #define MCMNTS_CR_RH_ADDRESS_Bank_MSK                                (0x00000060)
  #define MCMNTS_CR_RH_ADDRESS_Bank_MIN                                (0)
  #define MCMNTS_CR_RH_ADDRESS_Bank_MAX                                (3) // 0x00000003
  #define MCMNTS_CR_RH_ADDRESS_Bank_DEF                                (0x00000000)
  #define MCMNTS_CR_RH_ADDRESS_Bank_HSH                                (0x02054EB4)

  #define MCMNTS_CR_RH_ADDRESS_Row_OFF                                 ( 7)
  #define MCMNTS_CR_RH_ADDRESS_Row_WID                                 (17)
  #define MCMNTS_CR_RH_ADDRESS_Row_MSK                                 (0x00FFFF80)
  #define MCMNTS_CR_RH_ADDRESS_Row_MIN                                 (0)
  #define MCMNTS_CR_RH_ADDRESS_Row_MAX                                 (131071) // 0x0001FFFF
  #define MCMNTS_CR_RH_ADDRESS_Row_DEF                                 (0x00000000)
  #define MCMNTS_CR_RH_ADDRESS_Row_HSH                                 (0x11074EB4)

#define MCMNTS_CR_RH_LFSR_REG                                          (0x00004EB8)

  #define MCMNTS_CR_RH_LFSR_LFSR_0_OFF                                 ( 0)
  #define MCMNTS_CR_RH_LFSR_LFSR_0_WID                                 (32)
  #define MCMNTS_CR_RH_LFSR_LFSR_0_MSK                                 (0xFFFFFFFF)
  #define MCMNTS_CR_RH_LFSR_LFSR_0_MIN                                 (0)
  #define MCMNTS_CR_RH_LFSR_LFSR_0_MAX                                 (4294967295) // 0xFFFFFFFF
  #define MCMNTS_CR_RH_LFSR_LFSR_0_DEF                                 (0x00000000)
  #define MCMNTS_CR_RH_LFSR_LFSR_0_HSH                                 (0x60004EB8)

  #define MCMNTS_CR_RH_LFSR_LFSR_1_OFF                                 (32)
  #define MCMNTS_CR_RH_LFSR_LFSR_1_WID                                 (32)
  #define MCMNTS_CR_RH_LFSR_LFSR_1_MSK                                 (0xFFFFFFFF00000000ULL)
  #define MCMNTS_CR_RH_LFSR_LFSR_1_MIN                                 (0)
  #define MCMNTS_CR_RH_LFSR_LFSR_1_MAX                                 (4294967295) // 0xFFFFFFFF
  #define MCMNTS_CR_RH_LFSR_LFSR_1_DEF                                 (0x00000000)
  #define MCMNTS_CR_RH_LFSR_LFSR_1_HSH                                 (0x60204EB8)

#define MCMNTS_CR_RH_CONTROL_REG                                       (0x00004EC0)

  #define MCMNTS_CR_RH_CONTROL_Mode_OFF                                ( 0)
  #define MCMNTS_CR_RH_CONTROL_Mode_WID                                ( 4)
  #define MCMNTS_CR_RH_CONTROL_Mode_MSK                                (0x0000000F)
  #define MCMNTS_CR_RH_CONTROL_Mode_MIN                                (0)
  #define MCMNTS_CR_RH_CONTROL_Mode_MAX                                (15) // 0x0000000F
  #define MCMNTS_CR_RH_CONTROL_Mode_DEF                                (0x00000000)
  #define MCMNTS_CR_RH_CONTROL_Mode_HSH                                (0x04004EC0)

  #define MCMNTS_CR_RH_CONTROL_Always_block_rank_OFF                   ( 4)
  #define MCMNTS_CR_RH_CONTROL_Always_block_rank_WID                   ( 1)
  #define MCMNTS_CR_RH_CONTROL_Always_block_rank_MSK                   (0x00000010)
  #define MCMNTS_CR_RH_CONTROL_Always_block_rank_MIN                   (0)
  #define MCMNTS_CR_RH_CONTROL_Always_block_rank_MAX                   (1) // 0x00000001
  #define MCMNTS_CR_RH_CONTROL_Always_block_rank_DEF                   (0x00000000)
  #define MCMNTS_CR_RH_CONTROL_Always_block_rank_HSH                   (0x01044EC0)

  #define MCMNTS_CR_RH_CONTROL_Always_PREALL_OFF                       ( 5)
  #define MCMNTS_CR_RH_CONTROL_Always_PREALL_WID                       ( 1)
  #define MCMNTS_CR_RH_CONTROL_Always_PREALL_MSK                       (0x00000020)
  #define MCMNTS_CR_RH_CONTROL_Always_PREALL_MIN                       (0)
  #define MCMNTS_CR_RH_CONTROL_Always_PREALL_MAX                       (1) // 0x00000001
  #define MCMNTS_CR_RH_CONTROL_Always_PREALL_DEF                       (0x00000000)
  #define MCMNTS_CR_RH_CONTROL_Always_PREALL_HSH                       (0x01054EC0)

  #define MCMNTS_CR_RH_CONTROL_LFSR_0_MASK_OFF                         ( 6)
  #define MCMNTS_CR_RH_CONTROL_LFSR_0_MASK_WID                         ( 4)
  #define MCMNTS_CR_RH_CONTROL_LFSR_0_MASK_MSK                         (0x000003C0)
  #define MCMNTS_CR_RH_CONTROL_LFSR_0_MASK_MIN                         (0)
  #define MCMNTS_CR_RH_CONTROL_LFSR_0_MASK_MAX                         (15) // 0x0000000F
  #define MCMNTS_CR_RH_CONTROL_LFSR_0_MASK_DEF                         (0x00000000)
  #define MCMNTS_CR_RH_CONTROL_LFSR_0_MASK_HSH                         (0x04064EC0)

  #define MCMNTS_CR_RH_CONTROL_LFSR_1_MASK_OFF                         (10)
  #define MCMNTS_CR_RH_CONTROL_LFSR_1_MASK_WID                         ( 4)
  #define MCMNTS_CR_RH_CONTROL_LFSR_1_MASK_MSK                         (0x00003C00)
  #define MCMNTS_CR_RH_CONTROL_LFSR_1_MASK_MIN                         (0)
  #define MCMNTS_CR_RH_CONTROL_LFSR_1_MASK_MAX                         (15) // 0x0000000F
  #define MCMNTS_CR_RH_CONTROL_LFSR_1_MASK_DEF                         (0x00000000)
  #define MCMNTS_CR_RH_CONTROL_LFSR_1_MASK_HSH                         (0x040A4EC0)

  #define MCMNTS_CR_RH_CONTROL_MA3_Swizzling_OFF                       (14)
  #define MCMNTS_CR_RH_CONTROL_MA3_Swizzling_WID                       ( 2)
  #define MCMNTS_CR_RH_CONTROL_MA3_Swizzling_MSK                       (0x0000C000)
  #define MCMNTS_CR_RH_CONTROL_MA3_Swizzling_MIN                       (0)
  #define MCMNTS_CR_RH_CONTROL_MA3_Swizzling_MAX                       (3) // 0x00000003
  #define MCMNTS_CR_RH_CONTROL_MA3_Swizzling_DEF                       (0x00000000)
  #define MCMNTS_CR_RH_CONTROL_MA3_Swizzling_HSH                       (0x020E4EC0)

  #define MCMNTS_CR_RH_CONTROL_TRR_wait_cycles_OFF                     (16)
  #define MCMNTS_CR_RH_CONTROL_TRR_wait_cycles_WID                     ( 6)
  #define MCMNTS_CR_RH_CONTROL_TRR_wait_cycles_MSK                     (0x003F0000)
  #define MCMNTS_CR_RH_CONTROL_TRR_wait_cycles_MIN                     (0)
  #define MCMNTS_CR_RH_CONTROL_TRR_wait_cycles_MAX                     (63) // 0x0000003F
  #define MCMNTS_CR_RH_CONTROL_TRR_wait_cycles_DEF                     (0x00000000)
  #define MCMNTS_CR_RH_CONTROL_TRR_wait_cycles_HSH                     (0x06104EC0)

  #define MCMNTS_CR_RH_CONTROL_Always_calc_victim_row_OFF              (22)
  #define MCMNTS_CR_RH_CONTROL_Always_calc_victim_row_WID              ( 1)
  #define MCMNTS_CR_RH_CONTROL_Always_calc_victim_row_MSK              (0x00400000)
  #define MCMNTS_CR_RH_CONTROL_Always_calc_victim_row_MIN              (0)
  #define MCMNTS_CR_RH_CONTROL_Always_calc_victim_row_MAX              (1) // 0x00000001
  #define MCMNTS_CR_RH_CONTROL_Always_calc_victim_row_DEF              (0x00000000)
  #define MCMNTS_CR_RH_CONTROL_Always_calc_victim_row_HSH              (0x01164EC0)

  #define MCMNTS_CR_RH_CONTROL_MA0_Swizzling_OFF                       (23)
  #define MCMNTS_CR_RH_CONTROL_MA0_Swizzling_WID                       ( 2)
  #define MCMNTS_CR_RH_CONTROL_MA0_Swizzling_MSK                       (0x01800000)
  #define MCMNTS_CR_RH_CONTROL_MA0_Swizzling_MIN                       (0)
  #define MCMNTS_CR_RH_CONTROL_MA0_Swizzling_MAX                       (3) // 0x00000003
  #define MCMNTS_CR_RH_CONTROL_MA0_Swizzling_DEF                       (0x00000000)
  #define MCMNTS_CR_RH_CONTROL_MA0_Swizzling_HSH                       (0x02174EC0)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_0_REG                     (0x00004F00)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_OFF    ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_WID    (23)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_MSK    (0x007FFFFF)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_MIN    (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_MAX    (8388607) // 0x007FFFFF
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_0_Counter_Status_HSH    (0x17004F00)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_1_REG                     (0x00004F04)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_OFF    ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_WID    (23)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_MSK    (0x007FFFFF)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_MIN    (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_MAX    (8388607) // 0x007FFFFF
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_1_Counter_Status_HSH    (0x17004F04)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_2_REG                     (0x00004F08)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_OFF    ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_WID    (23)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_MSK    (0x007FFFFF)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_MIN    (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_MAX    (8388607) // 0x007FFFFF
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_2_Counter_Status_HSH    (0x17004F08)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_3_REG                     (0x00004F0C)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_OFF    ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_WID    (23)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_MSK    (0x007FFFFF)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_MIN    (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_MAX    (8388607) // 0x007FFFFF
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_3_Counter_Status_HSH    (0x17004F0C)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_4_REG                     (0x00004F10)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_OFF    ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_WID    (23)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_MSK    (0x007FFFFF)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_MIN    (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_MAX    (8388607) // 0x007FFFFF
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_4_Counter_Status_HSH    (0x17004F10)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_5_REG                     (0x00004F14)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_OFF    ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_WID    (23)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_MSK    (0x007FFFFF)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_MIN    (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_MAX    (8388607) // 0x007FFFFF
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_5_Counter_Status_HSH    (0x17004F14)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_6_REG                     (0x00004F18)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_OFF    ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_WID    (23)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_MSK    (0x007FFFFF)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_MIN    (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_MAX    (8388607) // 0x007FFFFF
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_6_Counter_Status_HSH    (0x17004F18)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_7_REG                     (0x00004F1C)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_OFF    ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_WID    (23)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_MSK    (0x007FFFFF)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_MIN    (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_MAX    (8388607) // 0x007FFFFF
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_7_Counter_Status_HSH    (0x17004F1C)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_8_REG                     (0x00004F20)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_OFF    ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_WID    (23)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_MSK    (0x007FFFFF)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_MIN    (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_MAX    (8388607) // 0x007FFFFF
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_DEF    (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_STATUS_8_Counter_Status_HSH    (0x17004F20)

#define MCMNTS_CR_REUT_CH_ERR_CTL_REG                                  (0x00004F30)

  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_OFF              ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_WID              ( 6)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_MSK              (0x0000003F)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_MIN              (0)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_MAX              (63) // 0x0000003F
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_DEF              (0x00000001)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_Nth_Error_HSH              (0x06004F30)

  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_OFF               ( 8)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_WID               ( 1)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_MSK               (0x00000100)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_MIN               (0)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_MAX               (1) // 0x00000001
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_DEF               (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_on_CA_ALERT_HSH               (0x01084F30)

  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_OFF          (12)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_WID          ( 2)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_MSK          (0x00003000)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_MIN          (0)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_MAX          (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_DEF          (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Stop_On_Error_Control_HSH          (0x020C4F30)

  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_OFF   (16)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_WID   ( 8)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_MSK   (0x00FF0000)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_MIN   (0)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_MAX   (255) // 0x000000FF
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_DEF   (0x000000FF)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Chunk_HSH   (0x08104F30)

  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_OFF (24)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_WID ( 8)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_MSK (0xFF000000)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_MIN (0)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_MAX (255) // 0x000000FF
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_DEF (0x000000FF)
  #define MCMNTS_CR_REUT_CH_ERR_CTL_Selective_Error_Enable_Cacheline_HSH (0x08184F30)

#define MCMNTS_CR_REUT_CH_ERR_ECC_MASK_REG                             (0x00004F34)

  #define MCMNTS_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_OFF            ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_WID            ( 8)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_MSK            (0x000000FF)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_MIN            (0)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_MAX            (255) // 0x000000FF
  #define MCMNTS_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_DEF            (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_MASK_ECC_Error_Mask_HSH            (0x08004F34)

#define MCMNTS_CR_REUT_CH_ERR_DATA_MASK_REG                            (0x00004F38)

  #define MCMNTS_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_OFF          ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_WID          (64)
  #define MCMNTS_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_MSK          (0xFFFFFFFFFFFFFFFFULL)
  #define MCMNTS_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_MIN          (0)
  #define MCMNTS_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_MAX          (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCMNTS_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_DEF          (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_DATA_MASK_Data_Error_Mask_HSH          (0x40004F38)

#define MCMNTS_CR_REUT_CH_ERR_DATA_STATUS_REG                          (0x00004F40)

  #define MCMNTS_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_OFF      ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_WID      (64)
  #define MCMNTS_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_MSK      (0xFFFFFFFFFFFFFFFFULL)
  #define MCMNTS_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_MAX      (18446744073709551615ULL) // 0xFFFFFFFFFFFFFFFF
  #define MCMNTS_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_DATA_STATUS_Data_Error_Status_HSH      (0x40004F40)

#define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_REG       (0x00004F48)

  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_OFF ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_WID ( 8)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_MSK (0x000000FF)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_MIN (0)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_MAX (255) // 0x000000FF
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_ECC_Error_Status_HSH (0x48004F48)

  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_OFF ( 8)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_WID ( 8)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_MSK (0x0000FF00)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_MIN (0)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_MAX (255) // 0x000000FF
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Chunk_Error_Status_HSH (0x48084F48)

  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_OFF (16)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_WID ( 4)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_MSK (0x000F0000)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_MIN (0)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_MAX (15) // 0x0000000F
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Rank_Error_Status_HSH (0x44104F48)

  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_OFF (20)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_WID ( 1)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_MSK (0x00100000)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_MIN (0)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_MAX (1) // 0x00000001
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Alert_Error_Status_HSH (0x41144F48)

  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_OFF (32)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_WID ( 9)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_MSK (0x000001FF00000000ULL)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_MIN (0)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_MAX (511) // 0x000001FF
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Byte_Group_Error_Status_HSH (0x49204F48)

  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_OFF (52)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_WID ( 3)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_MSK (0x0070000000000000ULL)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_MIN (0)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_MAX (7) // 0x00000007
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_WDB_Rd_Chunk_Num_Status_HSH (0x43344F48)

  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_OFF (56)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_WID ( 6)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_MSK (0x3F00000000000000ULL)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_MIN (0)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_MAX (63) // 0x0000003F
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_ECC_CHUNK_RANK_BYTE_NTH_STATUS_Nth_Error_HSH (0x46384F48)

#define MCMNTS_CR_REUT_CH_ERROR_ADDR_REG                               (0x00004F50)

  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Column_Address_OFF              ( 0)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Column_Address_WID              (11)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Column_Address_MSK              (0x000007FF)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Column_Address_MIN              (0)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Column_Address_MAX              (2047) // 0x000007FF
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Column_Address_DEF              (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Column_Address_HSH              (0x4B004F50)

  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Row_Address_OFF                 (24)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Row_Address_WID                 (17)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Row_Address_MSK                 (0x000001FFFF000000ULL)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Row_Address_MIN                 (0)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Row_Address_MAX                 (131071) // 0x0001FFFF
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Row_Address_DEF                 (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Row_Address_HSH                 (0x51184F50)

  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Bank_Address_OFF                (48)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Bank_Address_WID                ( 4)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Bank_Address_MSK                (0x000F000000000000ULL)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Bank_Address_MIN                (0)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Bank_Address_MAX                (15) // 0x0000000F
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Bank_Address_DEF                (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Bank_Address_HSH                (0x44304F50)

  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Rank_Address_OFF                (56)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Rank_Address_WID                ( 2)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Rank_Address_MSK                (0x0300000000000000ULL)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Rank_Address_MIN                (0)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Rank_Address_MAX                (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Rank_Address_DEF                (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERROR_ADDR_Rank_Address_HSH                (0x42384F50)

#define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_REG                          (0x00004F58)

  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_OFF     ( 0)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_WID     ( 1)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MSK     (0x00000001)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MIN     (0)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_MAX     (1) // 0x00000001
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_DEF     (0x00000000)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_Enable_WDB_Capture_HSH     (0x01004F58)

  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_OFF  ( 1)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_WID  ( 1)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_MSK  (0x00000002)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_MIN  (0)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_MAX  (1) // 0x00000001
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_DEF  (0x00000001)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Error_Sel_Capture_HSH  (0x01014F58)

  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_OFF   ( 2)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_WID   ( 1)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_MSK   (0x00000004)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_MIN   (0)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_MAX   (1) // 0x00000001
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_DEF   (0x00000000)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Data_Sel_Capture_HSH   (0x01024F58)

  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_OFF ( 8)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_WID ( 6)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MSK (0x00003F00)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MIN (0)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_MAX (63) // 0x0000003F
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Starting_Capture_Pointer_HSH (0x06084F58)

  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_OFF (16)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_WID ( 6)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MSK (0x003F0000)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MIN (0)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_MAX (63) // 0x0000003F
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_CTL_WDB_Ending_Capture_Pointer_HSH (0x06104F58)

#define MCMNTS_CR_REUT_CH_WDB_CAPTURE_STATUS_REG                       (0x00004F5C)

  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_OFF ( 0)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_WID ( 6)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_MSK (0x0000003F)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_MIN (0)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_MAX (63) // 0x0000003F
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_WDB_CAPTURE_STATUS_WDB_Current_Capture_Pointer_HSH (0x06004F5C)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_REG                        (0x00004F60)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_OFF      ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_WID      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_MSK      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_MAX      (127) // 0x0000007F
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_DEF      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Pointer_HSH      (0x07004F60)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_OFF      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_WID      ( 2)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_MSK      (0x00000180)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_MAX      (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_0_Counter_Control_HSH      (0x02074F60)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_REG                        (0x00004F64)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_OFF      ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_WID      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_MSK      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_MAX      (127) // 0x0000007F
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_DEF      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Pointer_HSH      (0x07004F64)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_OFF      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_WID      ( 2)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_MSK      (0x00000180)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_MAX      (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_1_Counter_Control_HSH      (0x02074F64)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_REG                        (0x00004F68)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_OFF      ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_WID      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_MSK      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_MAX      (127) // 0x0000007F
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_DEF      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Pointer_HSH      (0x07004F68)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_OFF      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_WID      ( 2)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_MSK      (0x00000180)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_MAX      (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_2_Counter_Control_HSH      (0x02074F68)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_REG                        (0x00004F6C)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_OFF      ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_WID      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_MSK      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_MAX      (127) // 0x0000007F
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_DEF      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Pointer_HSH      (0x07004F6C)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_OFF      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_WID      ( 2)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_MSK      (0x00000180)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_MAX      (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_3_Counter_Control_HSH      (0x02074F6C)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_REG                        (0x00004F70)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_OFF      ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_WID      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_MSK      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_MAX      (127) // 0x0000007F
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_DEF      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Pointer_HSH      (0x07004F70)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_OFF      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_WID      ( 2)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_MSK      (0x00000180)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_MAX      (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_4_Counter_Control_HSH      (0x02074F70)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_REG                        (0x00004F74)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_OFF      ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_WID      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_MSK      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_MAX      (127) // 0x0000007F
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_DEF      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Pointer_HSH      (0x07004F74)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_OFF      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_WID      ( 2)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_MSK      (0x00000180)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_MAX      (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_5_Counter_Control_HSH      (0x02074F74)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_REG                        (0x00004F78)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_OFF      ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_WID      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_MSK      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_MAX      (127) // 0x0000007F
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_DEF      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Pointer_HSH      (0x07004F78)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_OFF      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_WID      ( 2)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_MSK      (0x00000180)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_MAX      (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_6_Counter_Control_HSH      (0x02074F78)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_REG                        (0x00004F7C)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_OFF      ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_WID      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_MSK      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_MAX      (127) // 0x0000007F
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_DEF      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Pointer_HSH      (0x07004F7C)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_OFF      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_WID      ( 2)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_MSK      (0x00000180)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_MAX      (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_7_Counter_Control_HSH      (0x02074F7C)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_REG                        (0x00004F80)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_OFF      ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_WID      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_MSK      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_MAX      (127) // 0x0000007F
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_DEF      (0x0000007F)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Pointer_HSH      (0x07004F80)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_OFF      ( 7)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_WID      ( 2)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_MSK      (0x00000180)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_MIN      (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_MAX      (3) // 0x00000003
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_DEF      (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_CTL_8_Counter_Control_HSH      (0x02074F80)

#define MCMNTS_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_REG              (0x00004F90)

  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_OFF ( 0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_WID ( 9)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_MSK (0x000001FF)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_MIN (0)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_MAX (511) // 0x000001FF
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_ERR_COUNTER_OVERFLOW_STATUS_Counter_Overflow_Status_HSH (0x09004F90)

#define MCMNTS_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_REG                     (0x00004F94)

  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_OFF ( 0)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_WID ( 6)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_MSK (0x0000003F)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_MIN (0)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_MAX (63) // 0x0000003F
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_DEF (0x00000000)
  #define MCMNTS_CR_REUT_CH_PAT_WDB_CL_RD_STATUS_WDB_Current_Read_Pointer_HSH (0x06004F94)

#define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_REG                             (0x00004FA0)

  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR0_OFF                       ( 0)
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR0_WID                       (14)
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR0_MSK                       (0x00003FFF)
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR0_MIN                       (0)
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR0_MAX                       (16383) // 0x00003FFF
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR0_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR0_HSH                       (0x0E004FA0)

  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR1_OFF                       (16)
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR1_WID                       (14)
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR1_MSK                       (0x3FFF0000)
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR1_MIN                       (0)
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR1_MAX                       (16383) // 0x00003FFF
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR1_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR4_MR0_MR1_CONTENT_MR1_HSH                       (0x0E104FA0)

#define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_REG                             (0x00004FA4)

  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR2_OFF                       ( 0)
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR2_WID                       (14)
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR2_MSK                       (0x00003FFF)
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR2_MIN                       (0)
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR2_MAX                       (16383) // 0x00003FFF
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR2_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR2_HSH                       (0x0E004FA4)

  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR3_OFF                       (16)
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR3_WID                       (14)
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR3_MSK                       (0x3FFF0000)
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR3_MIN                       (0)
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR3_MAX                       (16383) // 0x00003FFF
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR3_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_MR3_CONTENT_MR3_HSH                       (0x0E104FA4)

#define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_REG                             (0x00004FA8)

  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR4_OFF                       ( 0)
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR4_WID                       (14)
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR4_MSK                       (0x00003FFF)
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR4_MIN                       (0)
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR4_MAX                       (16383) // 0x00003FFF
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR4_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR4_HSH                       (0x0E004FA8)

  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR5_OFF                       (16)
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR5_WID                       (14)
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR5_MSK                       (0x3FFF0000)
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR5_MIN                       (0)
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR5_MAX                       (16383) // 0x00003FFF
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR5_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR4_MR4_MR5_CONTENT_MR5_HSH                       (0x0E104FA8)

#define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_REG                             (0x00004FAC)

  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR6_OFF                       ( 0)
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR6_WID                       (14)
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR6_MSK                       (0x00003FFF)
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR6_MIN                       (0)
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR6_MAX                       (16383) // 0x00003FFF
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR6_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR6_HSH                       (0x0E004FAC)

  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR7_OFF                       (16)
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR7_WID                       (14)
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR7_MSK                       (0x3FFF0000)
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR7_MIN                       (0)
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR7_MAX                       (16383) // 0x00003FFF
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR7_DEF                       (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_MR7_CONTENT_MR7_HSH                       (0x0E104FAC)

#define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_REG                             (0x00004FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_OFF               ( 0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MSK               (0x00000003)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte0_HSH               (0x02004FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_OFF               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MSK               (0x0000000C)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte1_HSH               (0x02024FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_OFF               ( 4)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MSK               (0x00000030)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte2_HSH               (0x02044FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_OFF               ( 6)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MSK               (0x000000C0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte3_HSH               (0x02064FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_OFF               ( 8)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MSK               (0x00000300)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte4_HSH               (0x02084FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_OFF               (10)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MSK               (0x00000C00)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte5_HSH               (0x020A4FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_OFF               (12)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MSK               (0x00003000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte6_HSH               (0x020C4FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_OFF               (14)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MSK               (0x0000C000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank0_Byte7_HSH               (0x020E4FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_OFF               (16)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MSK               (0x00030000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte0_HSH               (0x02104FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_OFF               (18)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MSK               (0x000C0000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte1_HSH               (0x02124FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_OFF               (20)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MSK               (0x00300000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte2_HSH               (0x02144FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_OFF               (22)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MSK               (0x00C00000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte3_HSH               (0x02164FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_OFF               (24)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MSK               (0x03000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte4_HSH               (0x02184FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_OFF               (26)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MSK               (0x0C000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte5_HSH               (0x021A4FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_OFF               (28)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MSK               (0x30000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte6_HSH               (0x021C4FB0)

  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_OFF               (30)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_WID               ( 2)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MSK               (0xC0000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MIN               (0)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_MAX               (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_DEF               (0x00000000)
  #define MCMNTS_CR_DDR4_MR1_ODIC_VALUES_Rank1_Byte7_HSH               (0x021E4FB0)

#define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_REG                           (0x00004FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_OFF             ( 0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MSK             (0x00000003)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte0_HSH             (0x02004FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_OFF             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MSK             (0x0000000C)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte1_HSH             (0x02024FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_OFF             ( 4)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MSK             (0x00000030)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte2_HSH             (0x02044FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_OFF             ( 6)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MSK             (0x000000C0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte3_HSH             (0x02064FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_OFF             ( 8)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MSK             (0x00000300)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte4_HSH             (0x02084FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_OFF             (10)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MSK             (0x00000C00)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte5_HSH             (0x020A4FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_OFF             (12)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MSK             (0x00003000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte6_HSH             (0x020C4FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_OFF             (14)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MSK             (0x0000C000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank0_Byte7_HSH             (0x020E4FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_OFF             (16)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MSK             (0x00030000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte0_HSH             (0x02104FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_OFF             (18)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MSK             (0x000C0000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte1_HSH             (0x02124FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_OFF             (20)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MSK             (0x00300000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte2_HSH             (0x02144FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_OFF             (22)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MSK             (0x00C00000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte3_HSH             (0x02164FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_OFF             (24)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MSK             (0x03000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte4_HSH             (0x02184FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_OFF             (26)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MSK             (0x0C000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte5_HSH             (0x021A4FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_OFF             (28)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MSK             (0x30000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte6_HSH             (0x021C4FB4)

  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_OFF             (30)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_WID             ( 2)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MSK             (0xC0000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MIN             (0)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_MAX             (3) // 0x00000003
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_DEF             (0x00000000)
  #define MCMNTS_CR_DDR4_MR2_RTT_WR_VALUES_Rank1_Byte7_HSH             (0x021E4FB4)

#define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_REG                           (0x00004FB8)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte0_OFF                   ( 0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte0_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MSK                   (0x0000007F)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte0_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte0_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte0_HSH                   (0x47004FB8)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte1_OFF                   ( 8)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte1_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MSK                   (0x00007F00)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte1_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte1_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte1_HSH                   (0x47084FB8)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte2_OFF                   (16)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte2_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MSK                   (0x007F0000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte2_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte2_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte2_HSH                   (0x47104FB8)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte3_OFF                   (24)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte3_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MSK                   (0x7F000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte3_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte3_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte3_HSH                   (0x47184FB8)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte4_OFF                   (32)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte4_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MSK                   (0x0000007F00000000ULL)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte4_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte4_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte4_HSH                   (0x47204FB8)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte5_OFF                   (40)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte5_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MSK                   (0x00007F0000000000ULL)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte5_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte5_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte5_HSH                   (0x47284FB8)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte6_OFF                   (48)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte6_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MSK                   (0x007F000000000000ULL)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte6_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte6_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte6_HSH                   (0x47304FB8)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte7_OFF                   (56)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte7_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MSK                   (0x7F00000000000000ULL)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte7_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte7_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_0_Byte7_HSH                   (0x47384FB8)

#define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_REG                           (0x00004FC0)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte0_OFF                   ( 0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte0_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MSK                   (0x0000007F)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte0_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte0_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte0_HSH                   (0x47004FC0)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte1_OFF                   ( 8)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte1_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MSK                   (0x00007F00)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte1_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte1_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte1_HSH                   (0x47084FC0)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte2_OFF                   (16)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte2_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MSK                   (0x007F0000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte2_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte2_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte2_HSH                   (0x47104FC0)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte3_OFF                   (24)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte3_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MSK                   (0x7F000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte3_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte3_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte3_HSH                   (0x47184FC0)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte4_OFF                   (32)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte4_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MSK                   (0x0000007F00000000ULL)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte4_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte4_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte4_HSH                   (0x47204FC0)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte5_OFF                   (40)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte5_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MSK                   (0x00007F0000000000ULL)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte5_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte5_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte5_HSH                   (0x47284FC0)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte6_OFF                   (48)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte6_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MSK                   (0x007F000000000000ULL)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte6_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte6_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte6_HSH                   (0x47304FC0)

  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte7_OFF                   (56)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte7_WID                   ( 7)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MSK                   (0x7F00000000000000ULL)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MIN                   (0)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte7_MAX                   (127) // 0x0000007F
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte7_DEF                   (0x00000000)
  #define MCMNTS_CR_DDR4_MR6_VREF_VALUES_1_Byte7_HSH                   (0x47384FC0)

#define MCMNTS_CR_LPDDR3_MR_CONTENT_REG                                (0x00004FC8)

  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR1_OFF                          ( 0)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR1_WID                          ( 8)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR1_MSK                          (0x000000FF)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR1_MIN                          (0)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR1_MAX                          (255) // 0x000000FF
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR1_DEF                          (0x00000000)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR1_HSH                          (0x08004FC8)

  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR2_OFF                          ( 8)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR2_WID                          ( 8)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR2_MSK                          (0x0000FF00)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR2_MIN                          (0)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR2_MAX                          (255) // 0x000000FF
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR2_DEF                          (0x00000000)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR2_HSH                          (0x08084FC8)

  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR3_OFF                          (16)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR3_WID                          ( 8)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR3_MSK                          (0x00FF0000)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR3_MIN                          (0)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR3_MAX                          (255) // 0x000000FF
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR3_DEF                          (0x00000000)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR3_HSH                          (0x08104FC8)

  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR11_OFF                         (24)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR11_WID                         ( 8)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR11_MSK                         (0xFF000000)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR11_MIN                         (0)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR11_MAX                         (255) // 0x000000FF
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR11_DEF                         (0x00000000)
  #define MCMNTS_CR_LPDDR3_MR_CONTENT_MR11_HSH                         (0x08184FC8)

#define MCMNTS_CR_MRS_FSM_CONTROL_REG                                  (0x00004FCC)

  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_OFF                ( 0)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_WID                ( 8)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MSK                (0x000000FF)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MIN                (0)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_MAX                (255) // 0x000000FF
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_DEF                (0x00000000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR_HSH                (0x08004FCC)

  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_OFF    ( 8)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_WID    ( 1)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_MSK    (0x00000100)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_MIN    (0)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_MAX    (1) // 0x00000001
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_DEF    (0x00000000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR1_Per_Device_HSH    (0x01084FCC)

  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_OFF    ( 9)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_WID    ( 1)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MSK    (0x00000200)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MIN    (0)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_MAX    (1) // 0x00000001
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_DEF    (0x00000000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR2_Per_Device_HSH    (0x01094FCC)

  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_OFF    (10)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_WID    ( 1)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MSK    (0x00000400)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MIN    (0)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_MAX    (1) // 0x00000001
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_DEF    (0x00000000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_DDR4_Restore_MR6_Per_Device_HSH    (0x010A4FCC)

  #define MCMNTS_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_OFF              (16)
  #define MCMNTS_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_WID              ( 4)
  #define MCMNTS_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_MSK              (0x000F0000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_MIN              (0)
  #define MCMNTS_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_MAX              (15) // 0x0000000F
  #define MCMNTS_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_DEF              (0x00000000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_LPDDR3_Restore_MR_HSH              (0x04104FCC)

  #define MCMNTS_CR_MRS_FSM_CONTROL_do_ZQCL_OFF                        (20)
  #define MCMNTS_CR_MRS_FSM_CONTROL_do_ZQCL_WID                        ( 1)
  #define MCMNTS_CR_MRS_FSM_CONTROL_do_ZQCL_MSK                        (0x00100000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_do_ZQCL_MIN                        (0)
  #define MCMNTS_CR_MRS_FSM_CONTROL_do_ZQCL_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_MRS_FSM_CONTROL_do_ZQCL_DEF                        (0x00000000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_do_ZQCL_HSH                        (0x01144FCC)

  #define MCMNTS_CR_MRS_FSM_CONTROL_zero_rank1_MR11_OFF                (21)
  #define MCMNTS_CR_MRS_FSM_CONTROL_zero_rank1_MR11_WID                ( 1)
  #define MCMNTS_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MSK                (0x00200000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MIN                (0)
  #define MCMNTS_CR_MRS_FSM_CONTROL_zero_rank1_MR11_MAX                (1) // 0x00000001
  #define MCMNTS_CR_MRS_FSM_CONTROL_zero_rank1_MR11_DEF                (0x00000000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_zero_rank1_MR11_HSH                (0x01154FCC)

  #define MCMNTS_CR_MRS_FSM_CONTROL_vref_time_per_byte_OFF             (22)
  #define MCMNTS_CR_MRS_FSM_CONTROL_vref_time_per_byte_WID             ( 1)
  #define MCMNTS_CR_MRS_FSM_CONTROL_vref_time_per_byte_MSK             (0x00400000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_vref_time_per_byte_MIN             (0)
  #define MCMNTS_CR_MRS_FSM_CONTROL_vref_time_per_byte_MAX             (1) // 0x00000001
  #define MCMNTS_CR_MRS_FSM_CONTROL_vref_time_per_byte_DEF             (0x00000000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_vref_time_per_byte_HSH             (0x01164FCC)

  #define MCMNTS_CR_MRS_FSM_CONTROL_tVREFDQ_OFF                        (24)
  #define MCMNTS_CR_MRS_FSM_CONTROL_tVREFDQ_WID                        ( 8)
  #define MCMNTS_CR_MRS_FSM_CONTROL_tVREFDQ_MSK                        (0xFF000000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_tVREFDQ_MIN                        (0)
  #define MCMNTS_CR_MRS_FSM_CONTROL_tVREFDQ_MAX                        (255) // 0x000000FF
  #define MCMNTS_CR_MRS_FSM_CONTROL_tVREFDQ_DEF                        (0x00000000)
  #define MCMNTS_CR_MRS_FSM_CONTROL_tVREFDQ_HSH                        (0x08184FCC)

#define MCMNTS_CR_MRS_FSM_RUN_REG                                      (0x00004FD0)

  #define MCMNTS_CR_MRS_FSM_RUN_Run_OFF                                ( 0)
  #define MCMNTS_CR_MRS_FSM_RUN_Run_WID                                ( 1)
  #define MCMNTS_CR_MRS_FSM_RUN_Run_MSK                                (0x00000001)
  #define MCMNTS_CR_MRS_FSM_RUN_Run_MIN                                (0)
  #define MCMNTS_CR_MRS_FSM_RUN_Run_MAX                                (1) // 0x00000001
  #define MCMNTS_CR_MRS_FSM_RUN_Run_DEF                                (0x00000000)
  #define MCMNTS_CR_MRS_FSM_RUN_Run_HSH                                (0x01004FD0)

#define MCMNTS_CR_MCMNTS_SPARE_REG                                     (0x00004FFC)

  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_OFF                          ( 0)
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_WID                          ( 8)
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_MSK                          (0x000000FF)
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_MIN                          (0)
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_MAX                          (255) // 0x000000FF
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_DEF                          (0x00000000)
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_HSH                          (0x08004FFC)

  #define MCMNTS_CR_MCMNTS_SPARE_ForceX2Ref_OFF                        ( 8)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX2Ref_WID                        ( 1)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX2Ref_MSK                        (0x00000100)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX2Ref_MIN                        (0)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX2Ref_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX2Ref_DEF                        (0x00000000)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX2Ref_HSH                        (0x01084FFC)

  #define MCMNTS_CR_MCMNTS_SPARE_ForceX4Ref_OFF                        ( 9)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX4Ref_WID                        ( 1)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX4Ref_MSK                        (0x00000200)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX4Ref_MIN                        (0)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX4Ref_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX4Ref_DEF                        (0x00000000)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceX4Ref_HSH                        (0x01094FFC)

  #define MCMNTS_CR_MCMNTS_SPARE_ForceTxAnalog_OFF                     (10)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceTxAnalog_WID                     ( 1)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceTxAnalog_MSK                     (0x00000400)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceTxAnalog_MIN                     (0)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceTxAnalog_MAX                     (1) // 0x00000001
  #define MCMNTS_CR_MCMNTS_SPARE_ForceTxAnalog_DEF                     (0x00000000)
  #define MCMNTS_CR_MCMNTS_SPARE_ForceTxAnalog_HSH                     (0x010A4FFC)

  #define MCMNTS_CR_MCMNTS_SPARE_TxAnalog_grace_OFF                    (11)
  #define MCMNTS_CR_MCMNTS_SPARE_TxAnalog_grace_WID                    ( 4)
  #define MCMNTS_CR_MCMNTS_SPARE_TxAnalog_grace_MSK                    (0x00007800)
  #define MCMNTS_CR_MCMNTS_SPARE_TxAnalog_grace_MIN                    (0)
  #define MCMNTS_CR_MCMNTS_SPARE_TxAnalog_grace_MAX                    (15) // 0x0000000F
  #define MCMNTS_CR_MCMNTS_SPARE_TxAnalog_grace_DEF                    (0x00000007)
  #define MCMNTS_CR_MCMNTS_SPARE_TxAnalog_grace_HSH                    (0x040B4FFC)

  #define MCMNTS_CR_MCMNTS_SPARE_DisSREXcnt_OFF                        (15)
  #define MCMNTS_CR_MCMNTS_SPARE_DisSREXcnt_WID                        ( 1)
  #define MCMNTS_CR_MCMNTS_SPARE_DisSREXcnt_MSK                        (0x00008000)
  #define MCMNTS_CR_MCMNTS_SPARE_DisSREXcnt_MIN                        (0)
  #define MCMNTS_CR_MCMNTS_SPARE_DisSREXcnt_MAX                        (1) // 0x00000001
  #define MCMNTS_CR_MCMNTS_SPARE_DisSREXcnt_DEF                        (0x00000000)
  #define MCMNTS_CR_MCMNTS_SPARE_DisSREXcnt_HSH                        (0x010F4FFC)

  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_V_OFF                        (16)
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_V_WID                        (16)
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_V_MSK                        (0xFFFF0000)
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_V_MIN                        (0)
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_V_MAX                        (65535) // 0x0000FFFF
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_V_DEF                        (0x00000000)
  #define MCMNTS_CR_MCMNTS_SPARE_Spare_RW_V_HSH                        (0x10104FFC)
#pragma pack(pop)
#endif
