<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4876" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4876{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4876{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4876{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4876{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t5_4876{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_4876{left:141px;bottom:1026px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t7_4876{left:227px;bottom:1026px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t8_4876{left:259px;bottom:1008px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t9_4876{left:100px;bottom:985px;letter-spacing:-0.12px;}
#ta_4876{left:101px;bottom:969px;letter-spacing:-0.14px;}
#tb_4876{left:222px;bottom:969px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tc_4876{left:241px;bottom:952px;letter-spacing:-0.15px;word-spacing:0.01px;}
#td_4876{left:450px;bottom:969px;letter-spacing:-0.13px;}
#te_4876{left:638px;bottom:969px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tf_4876{left:87px;bottom:944px;letter-spacing:-0.18px;}
#tg_4876{left:143px;bottom:944px;letter-spacing:-0.14px;}
#th_4876{left:89px;bottom:920px;letter-spacing:-0.14px;}
#ti_4876{left:150px;bottom:920px;}
#tj_4876{left:189px;bottom:920px;letter-spacing:-0.14px;}
#tk_4876{left:428px;bottom:920px;letter-spacing:-0.14px;}
#tl_4876{left:521px;bottom:920px;letter-spacing:-0.12px;}
#tm_4876{left:89px;bottom:895px;letter-spacing:-0.13px;}
#tn_4876{left:150px;bottom:895px;}
#to_4876{left:189px;bottom:895px;letter-spacing:-0.14px;}
#tp_4876{left:428px;bottom:895px;letter-spacing:-0.14px;}
#tq_4876{left:521px;bottom:895px;letter-spacing:-0.11px;}
#tr_4876{left:89px;bottom:871px;letter-spacing:-0.18px;}
#ts_4876{left:150px;bottom:871px;}
#tt_4876{left:189px;bottom:871px;letter-spacing:-0.14px;}
#tu_4876{left:428px;bottom:871px;letter-spacing:-0.12px;}
#tv_4876{left:521px;bottom:871px;letter-spacing:-0.11px;}
#tw_4876{left:521px;bottom:854px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#tx_4876{left:85px;bottom:830px;letter-spacing:-0.18px;}
#ty_4876{left:146px;bottom:830px;letter-spacing:-0.12px;}
#tz_4876{left:189px;bottom:830px;letter-spacing:-0.16px;}
#t10_4876{left:428px;bottom:830px;letter-spacing:-0.13px;}
#t11_4876{left:521px;bottom:830px;letter-spacing:-0.11px;}
#t12_4876{left:521px;bottom:813px;letter-spacing:-0.1px;word-spacing:-0.08px;}
#t13_4876{left:85px;bottom:788px;letter-spacing:-0.18px;}
#t14_4876{left:146px;bottom:788px;letter-spacing:-0.12px;}
#t15_4876{left:189px;bottom:788px;letter-spacing:-0.15px;}
#t16_4876{left:428px;bottom:788px;letter-spacing:-0.13px;}
#t17_4876{left:521px;bottom:788px;letter-spacing:-0.1px;}
#t18_4876{left:521px;bottom:771px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t19_4876{left:85px;bottom:747px;letter-spacing:-0.15px;}
#t1a_4876{left:146px;bottom:747px;letter-spacing:-0.12px;}
#t1b_4876{left:189px;bottom:747px;letter-spacing:-0.14px;}
#t1c_4876{left:428px;bottom:747px;letter-spacing:-0.14px;}
#t1d_4876{left:521px;bottom:747px;letter-spacing:-0.11px;}
#t1e_4876{left:521px;bottom:730px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1f_4876{left:85px;bottom:706px;letter-spacing:-0.18px;}
#t1g_4876{left:146px;bottom:706px;letter-spacing:-0.12px;}
#t1h_4876{left:189px;bottom:706px;letter-spacing:-0.16px;}
#t1i_4876{left:428px;bottom:706px;letter-spacing:-0.14px;}
#t1j_4876{left:521px;bottom:706px;letter-spacing:-0.11px;}
#t1k_4876{left:189px;bottom:681px;letter-spacing:-0.14px;}
#t1l_4876{left:521px;bottom:681px;letter-spacing:-0.11px;}
#t1m_4876{left:189px;bottom:657px;letter-spacing:-0.15px;}
#t1n_4876{left:521px;bottom:657px;letter-spacing:-0.12px;}
#t1o_4876{left:85px;bottom:632px;letter-spacing:-0.16px;}
#t1p_4876{left:146px;bottom:632px;letter-spacing:-0.12px;}
#t1q_4876{left:189px;bottom:632px;letter-spacing:-0.15px;}
#t1r_4876{left:428px;bottom:632px;letter-spacing:-0.14px;}
#t1s_4876{left:521px;bottom:632px;letter-spacing:-0.11px;}
#t1t_4876{left:521px;bottom:611px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1u_4876{left:189px;bottom:587px;}
#t1v_4876{left:521px;bottom:587px;letter-spacing:-0.11px;}
#t1w_4876{left:189px;bottom:562px;}
#t1x_4876{left:521px;bottom:562px;letter-spacing:-0.13px;}
#t1y_4876{left:189px;bottom:538px;}
#t1z_4876{left:521px;bottom:538px;letter-spacing:-0.12px;}
#t20_4876{left:85px;bottom:513px;letter-spacing:-0.15px;}
#t21_4876{left:146px;bottom:513px;letter-spacing:-0.12px;}
#t22_4876{left:189px;bottom:513px;letter-spacing:-0.15px;}
#t23_4876{left:428px;bottom:513px;letter-spacing:-0.17px;}
#t24_4876{left:521px;bottom:513px;letter-spacing:-0.12px;}
#t25_4876{left:521px;bottom:492px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t26_4876{left:85px;bottom:467px;letter-spacing:-0.16px;}
#t27_4876{left:146px;bottom:467px;letter-spacing:-0.12px;}
#t28_4876{left:189px;bottom:467px;letter-spacing:-0.14px;}
#t29_4876{left:189px;bottom:446px;letter-spacing:-0.14px;}
#t2a_4876{left:428px;bottom:467px;letter-spacing:-0.13px;}
#t2b_4876{left:521px;bottom:467px;letter-spacing:-0.12px;}
#t2c_4876{left:521px;bottom:451px;letter-spacing:-0.11px;}
#t2d_4876{left:189px;bottom:422px;}
#t2e_4876{left:521px;bottom:422px;letter-spacing:-0.12px;}
#t2f_4876{left:521px;bottom:400px;letter-spacing:-0.11px;}
#t2g_4876{left:189px;bottom:376px;}
#t2h_4876{left:521px;bottom:376px;letter-spacing:-0.12px;}
#t2i_4876{left:521px;bottom:354px;letter-spacing:-0.11px;}
#t2j_4876{left:189px;bottom:330px;letter-spacing:-0.14px;}
#t2k_4876{left:521px;bottom:330px;letter-spacing:-0.12px;}
#t2l_4876{left:85px;bottom:305px;letter-spacing:-0.16px;}
#t2m_4876{left:146px;bottom:305px;letter-spacing:-0.12px;}
#t2n_4876{left:189px;bottom:305px;letter-spacing:-0.13px;}
#t2o_4876{left:189px;bottom:284px;letter-spacing:-0.13px;}
#t2p_4876{left:428px;bottom:305px;letter-spacing:-0.13px;}
#t2q_4876{left:521px;bottom:305px;letter-spacing:-0.12px;}
#t2r_4876{left:189px;bottom:260px;letter-spacing:-0.14px;}
#t2s_4876{left:521px;bottom:260px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2t_4876{left:521px;bottom:238px;letter-spacing:-0.11px;}
#t2u_4876{left:85px;bottom:214px;letter-spacing:-0.18px;}
#t2v_4876{left:142px;bottom:214px;letter-spacing:-0.17px;}
#t2w_4876{left:189px;bottom:214px;letter-spacing:-0.14px;}
#t2x_4876{left:428px;bottom:214px;letter-spacing:-0.12px;}
#t2y_4876{left:521px;bottom:214px;letter-spacing:-0.11px;}
#t2z_4876{left:521px;bottom:192px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t30_4876{left:85px;bottom:168px;letter-spacing:-0.17px;}
#t31_4876{left:142px;bottom:168px;letter-spacing:-0.17px;}
#t32_4876{left:189px;bottom:168px;letter-spacing:-0.13px;}
#t33_4876{left:428px;bottom:168px;letter-spacing:-0.15px;}
#t34_4876{left:521px;bottom:168px;letter-spacing:-0.12px;}
#t35_4876{left:521px;bottom:147px;letter-spacing:-0.12px;word-spacing:0.03px;}

.s1_4876{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4876{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4876{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_4876{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4876{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4876{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4876" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4876Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4876" style="-webkit-user-select: none;"><object width="935" height="1210" data="4876/4876.svg" type="image/svg+xml" id="pdf4876" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4876" class="t s1_4876">2-354 </span><span id="t2_4876" class="t s1_4876">Vol. 4 </span>
<span id="t3_4876" class="t s2_4876">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4876" class="t s3_4876">These processors are based on the Knights Mill microarchitecture. Some MSRs are shared between a pair of </span>
<span id="t5_4876" class="t s3_4876">processor cores, and the scope is marked as module. </span>
<span id="t6_4876" class="t s4_4876">Table 2-53. </span><span id="t7_4876" class="t s4_4876">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t8_4876" class="t s4_4876">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span>
<span id="t9_4876" class="t s5_4876">Register </span>
<span id="ta_4876" class="t s5_4876">Address </span><span id="tb_4876" class="t s5_4876">Register Name / Bit Fields </span>
<span id="tc_4876" class="t s5_4876">(Former MSR Name) </span>
<span id="td_4876" class="t s5_4876">Scope </span><span id="te_4876" class="t s5_4876">Bit Description </span>
<span id="tf_4876" class="t s5_4876">Hex </span><span id="tg_4876" class="t s5_4876">Dec </span>
<span id="th_4876" class="t s6_4876">0H </span><span id="ti_4876" class="t s6_4876">0 </span><span id="tj_4876" class="t s6_4876">IA32_P5_MC_ADDR </span><span id="tk_4876" class="t s6_4876">Module </span><span id="tl_4876" class="t s6_4876">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tm_4876" class="t s6_4876">1H </span><span id="tn_4876" class="t s6_4876">1 </span><span id="to_4876" class="t s6_4876">IA32_P5_MC_TYPE </span><span id="tp_4876" class="t s6_4876">Module </span><span id="tq_4876" class="t s6_4876">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="tr_4876" class="t s6_4876">6H </span><span id="ts_4876" class="t s6_4876">6 </span><span id="tt_4876" class="t s6_4876">IA32_MONITOR_FILTER_SIZE </span><span id="tu_4876" class="t s6_4876">Thread </span><span id="tv_4876" class="t s6_4876">See Section 9.10.5, “Monitor/Mwait Address Range </span>
<span id="tw_4876" class="t s6_4876">Determination.” See Table 2-2. </span>
<span id="tx_4876" class="t s6_4876">10H </span><span id="ty_4876" class="t s6_4876">16 </span><span id="tz_4876" class="t s6_4876">IA32_TIME_STAMP_COUNTER </span><span id="t10_4876" class="t s6_4876">Thread </span><span id="t11_4876" class="t s6_4876">See Section 18.17, “Time-Stamp Counter,” and </span>
<span id="t12_4876" class="t s6_4876">Table 2-2. </span>
<span id="t13_4876" class="t s6_4876">17H </span><span id="t14_4876" class="t s6_4876">23 </span><span id="t15_4876" class="t s6_4876">IA32_PLATFORM_ID </span><span id="t16_4876" class="t s6_4876">Package </span><span id="t17_4876" class="t s6_4876">Platform ID (R) </span>
<span id="t18_4876" class="t s6_4876">See Table 2-2. </span>
<span id="t19_4876" class="t s6_4876">1BH </span><span id="t1a_4876" class="t s6_4876">27 </span><span id="t1b_4876" class="t s6_4876">IA32_APIC_BASE </span><span id="t1c_4876" class="t s6_4876">Thread </span><span id="t1d_4876" class="t s6_4876">See Section 11.4.4, “Local APIC Status and Location,” </span>
<span id="t1e_4876" class="t s6_4876">and Table 2-2. </span>
<span id="t1f_4876" class="t s6_4876">34H </span><span id="t1g_4876" class="t s6_4876">52 </span><span id="t1h_4876" class="t s6_4876">MSR_SMI_COUNT </span><span id="t1i_4876" class="t s6_4876">Thread </span><span id="t1j_4876" class="t s6_4876">SMI Counter (R/O) </span>
<span id="t1k_4876" class="t s6_4876">31:0 </span><span id="t1l_4876" class="t s6_4876">SMI Count (R/O) </span>
<span id="t1m_4876" class="t s6_4876">63:32 </span><span id="t1n_4876" class="t s6_4876">Reserved </span>
<span id="t1o_4876" class="t s6_4876">3AH </span><span id="t1p_4876" class="t s6_4876">58 </span><span id="t1q_4876" class="t s6_4876">IA32_FEATURE_CONTROL </span><span id="t1r_4876" class="t s6_4876">Thread </span><span id="t1s_4876" class="t s6_4876">Control Features in Intel 64Processor (R/W) </span>
<span id="t1t_4876" class="t s6_4876">See Table 2-2. </span>
<span id="t1u_4876" class="t s6_4876">0 </span><span id="t1v_4876" class="t s6_4876">Lock (R/WL) </span>
<span id="t1w_4876" class="t s6_4876">1 </span><span id="t1x_4876" class="t s6_4876">Reserved </span>
<span id="t1y_4876" class="t s6_4876">2 </span><span id="t1z_4876" class="t s6_4876">Enable VMX outside SMX operation (R/WL) </span>
<span id="t20_4876" class="t s6_4876">3BH </span><span id="t21_4876" class="t s6_4876">59 </span><span id="t22_4876" class="t s6_4876">IA32_TSC_ADJUST </span><span id="t23_4876" class="t s6_4876">THREAD </span><span id="t24_4876" class="t s6_4876">Per-Logical-Processor TSC ADJUST (R/W) </span>
<span id="t25_4876" class="t s6_4876">See Table 2-2. </span>
<span id="t26_4876" class="t s6_4876">4EH </span><span id="t27_4876" class="t s6_4876">78 </span><span id="t28_4876" class="t s6_4876">IA32_PPIN_CTL </span>
<span id="t29_4876" class="t s6_4876">(MSR_PPIN_CTL) </span>
<span id="t2a_4876" class="t s6_4876">Package </span><span id="t2b_4876" class="t s6_4876">Protected Processor Inventory Number Enable Control </span>
<span id="t2c_4876" class="t s6_4876">(R/W) </span>
<span id="t2d_4876" class="t s6_4876">0 </span><span id="t2e_4876" class="t s6_4876">LockOut (R/WO) </span>
<span id="t2f_4876" class="t s6_4876">See Table 2-2. </span>
<span id="t2g_4876" class="t s6_4876">1 </span><span id="t2h_4876" class="t s6_4876">Enable_PPIN (R/W) </span>
<span id="t2i_4876" class="t s6_4876">See Table 2-2. </span>
<span id="t2j_4876" class="t s6_4876">63:2 </span><span id="t2k_4876" class="t s6_4876">Reserved </span>
<span id="t2l_4876" class="t s6_4876">4FH </span><span id="t2m_4876" class="t s6_4876">79 </span><span id="t2n_4876" class="t s6_4876">IA32_PPIN </span>
<span id="t2o_4876" class="t s6_4876">(MSR_PPIN) </span>
<span id="t2p_4876" class="t s6_4876">Package </span><span id="t2q_4876" class="t s6_4876">Protected Processor Inventory Number (R/O) </span>
<span id="t2r_4876" class="t s6_4876">63:0 </span><span id="t2s_4876" class="t s6_4876">Protected Processor Inventory Number (R/O) </span>
<span id="t2t_4876" class="t s6_4876">See Table 2-2. </span>
<span id="t2u_4876" class="t s6_4876">79H </span><span id="t2v_4876" class="t s6_4876">121 </span><span id="t2w_4876" class="t s6_4876">IA32_BIOS_UPDT_TRIG </span><span id="t2x_4876" class="t s6_4876">Core </span><span id="t2y_4876" class="t s6_4876">BIOS Update Trigger Register (W) </span>
<span id="t2z_4876" class="t s6_4876">See Table 2-2. </span>
<span id="t30_4876" class="t s6_4876">8BH </span><span id="t31_4876" class="t s6_4876">139 </span><span id="t32_4876" class="t s6_4876">IA32_BIOS_SIGN_ID </span><span id="t33_4876" class="t s6_4876">THREAD </span><span id="t34_4876" class="t s6_4876">BIOS Update Signature ID (R/W) </span>
<span id="t35_4876" class="t s6_4876">See Table 2-2. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
