// Seed: 798254132
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    input  tri   id_2,
    output wand  id_3,
    input  wire  id_4,
    output tri1  id_5,
    input  tri0  id_6,
    input  wire  id_7,
    output uwire id_8,
    input  wor   id_9,
    output wor   id_10
);
  assign id_10 = 1 - id_1;
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    input tri id_4,
    output wire id_5,
    input uwire id_6,
    output wand id_7,
    output tri0 id_8
);
  assign id_8 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_8,
      id_3,
      id_5,
      id_6,
      id_1,
      id_7,
      id_2,
      id_8
  );
  assign modCall_1.type_17 = 0;
  wire id_10;
  wire id_11;
  wire id_12, id_13;
endmodule
