; SMT-LIBv2 description generated by Yosys 0.10+40 (git sha1 5cebf6a8, clang 8.0.0-3 -fPIC -Os)
; yosys-smt2-module rom_fuse_main_logic
(declare-sort |rom_fuse_main_logic_s| 0)
(declare-fun |rom_fuse_main_logic_is| (|rom_fuse_main_logic_s|) Bool)
(declare-fun |rom_fuse_main_logic#0| (|rom_fuse_main_logic_s|) (_ BitVec 32)) ; \random_fuse
; yosys-smt2-register random_fuse 32
; yosys-smt2-wire random_fuse 32
(define-fun |rom_fuse_main_logic_n random_fuse| ((state |rom_fuse_main_logic_s|)) (_ BitVec 32) (|rom_fuse_main_logic#0| state))
(declare-fun |rom_fuse_main_logic#1| (|rom_fuse_main_logic_s|) (_ BitVec 32)) ; \REG0
; yosys-smt2-input REG0 32
; yosys-smt2-wire REG0 32
(define-fun |rom_fuse_main_logic_n REG0| ((state |rom_fuse_main_logic_s|)) (_ BitVec 32) (|rom_fuse_main_logic#1| state))
(declare-fun |rom_fuse_main_logic#2| (|rom_fuse_main_logic_s|) (_ BitVec 1)) ; \LOCKED
; yosys-smt2-output LOCKED 1
; yosys-smt2-register LOCKED 1
; yosys-smt2-wire LOCKED 1
(define-fun |rom_fuse_main_logic_n LOCKED| ((state |rom_fuse_main_logic_s|)) Bool (= ((_ extract 0 0) (|rom_fuse_main_logic#2| state)) #b1))
(declare-fun |rom_fuse_main_logic#3| (|rom_fuse_main_logic_s|) Bool) ; \CLK
; yosys-smt2-input CLK 1
; yosys-smt2-wire CLK 1
; yosys-smt2-clock CLK posedge
(define-fun |rom_fuse_main_logic_n CLK| ((state |rom_fuse_main_logic_s|)) Bool (|rom_fuse_main_logic#3| state))
(define-fun |rom_fuse_main_logic#4| ((state |rom_fuse_main_logic_s|)) Bool (distinct (|rom_fuse_main_logic#0| state) #b11011110101011011011111011101111)) ; $ne$./rom_fuse_main_logic.v:33$22_Y
(define-fun |rom_fuse_main_logic#5| ((state |rom_fuse_main_logic_s|)) (_ BitVec 1) (ite (|rom_fuse_main_logic#4| state) #b0 #b1)) ; $0\LOCKED[0:0]
(define-fun |rom_fuse_main_logic#6| ((state |rom_fuse_main_logic_s|)) Bool (= (|rom_fuse_main_logic#1| state) #b11011110101011011101111010101101)) ; $eq$./rom_fuse_main_logic.v:53$25_Y
(define-fun |rom_fuse_main_logic#7| ((state |rom_fuse_main_logic_s|)) (_ BitVec 32) (ite (|rom_fuse_main_logic#6| state) #b11011110101011011011111011101111 #b00000000000000000000000000000000)) ; $procmux$27_Y
(define-fun |rom_fuse_main_logic#8| ((state |rom_fuse_main_logic_s|)) Bool (= (|rom_fuse_main_logic#0| state) #b11011110101011011011111011101111)) ; $eq$./rom_fuse_main_logic.v:47$24_Y
(define-fun |rom_fuse_main_logic#9| ((state |rom_fuse_main_logic_s|)) (_ BitVec 32) (ite (|rom_fuse_main_logic#8| state) (|rom_fuse_main_logic#0| state) (|rom_fuse_main_logic#7| state))) ; $auto$rtlil.cc:2409:Mux$61
(define-fun |rom_fuse_main_logic_a| ((state |rom_fuse_main_logic_s|)) Bool true)
(define-fun |rom_fuse_main_logic_u| ((state |rom_fuse_main_logic_s|)) Bool true)
(define-fun |rom_fuse_main_logic_i| ((state |rom_fuse_main_logic_s|)) Bool true)
(define-fun |rom_fuse_main_logic_h| ((state |rom_fuse_main_logic_s|)) Bool true)
(define-fun |rom_fuse_main_logic_t| ((state |rom_fuse_main_logic_s|) (next_state |rom_fuse_main_logic_s|)) Bool (and
  (= (|rom_fuse_main_logic#5| state) (|rom_fuse_main_logic#2| next_state)) ; $procdff$46 \LOCKED
  (= (|rom_fuse_main_logic#9| state) (|rom_fuse_main_logic#0| next_state)) ; $auto$ff.cc:262:slice$56 \random_fuse
)) ; end of module rom_fuse_main_logic
; yosys-smt2-module testbench
(declare-sort |testbench_s| 0)
(declare-fun |testbench_is| (|testbench_s|) Bool)
(declare-fun |testbench#0| (|testbench_s|) (_ BitVec 32)) ; \reg0
; yosys-smt2-input reg0 32
; yosys-smt2-wire reg0 32
(define-fun |testbench_n reg0| ((state |testbench_s|)) (_ BitVec 32) (|testbench#0| state))
; yosys-smt2-cell rom_fuse_main_logic uut
(declare-fun |testbench#1| (|testbench_s|) Bool) ; \locked
(declare-fun |testbench_h uut| (|testbench_s|) |rom_fuse_main_logic_s|)
; yosys-smt2-output locked 1
; yosys-smt2-wire locked 1
(define-fun |testbench_n locked| ((state |testbench_s|)) Bool (|testbench#1| state))
(declare-fun |testbench#2| (|testbench_s|) (_ BitVec 8)) ; \init_counter
; yosys-smt2-register init_counter 8
; yosys-smt2-wire init_counter 8
(define-fun |testbench_n init_counter| ((state |testbench_s|)) (_ BitVec 8) (|testbench#2| state))
(declare-fun |testbench#3| (|testbench_s|) Bool) ; \clk
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
(define-fun |testbench_n clk| ((state |testbench_s|)) Bool (|testbench#3| state))
(declare-fun |testbench#4| (|testbench_s|) (_ BitVec 1)) ; $formal$th1.sv:17$2_EN
; yosys-smt2-register $formal$th1.sv:17$2_EN 1
(define-fun |testbench_n $formal$th1.sv:17$2_EN| ((state |testbench_s|)) Bool (= ((_ extract 0 0) (|testbench#4| state)) #b1))
(declare-fun |testbench#5| (|testbench_s|) (_ BitVec 1)) ; $formal$th1.sv:17$2_CHECK
; yosys-smt2-register $formal$th1.sv:17$2_CHECK 1
(define-fun |testbench_n $formal$th1.sv:17$2_CHECK| ((state |testbench_s|)) Bool (= ((_ extract 0 0) (|testbench#5| state)) #b1))
; yosys-smt2-anyseq testbench#6 1 $auto$setundef.cc:501:execute$52
(declare-fun |testbench#6| (|testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3063:Anyseq$53
(define-fun |testbench#7| ((state |testbench_s|)) Bool (= (|testbench#0| state) #b11011110101011011101111010101101)) ; $eq$th1.sv:16$9_Y
(define-fun |testbench#8| ((state |testbench_s|)) Bool (= (|testbench#2| state) #b00000001)) ; $eq$th1.sv:16$8_Y
(define-fun |testbench#9| ((state |testbench_s|)) (_ BitVec 1) (ite (|testbench#8| state) (ite (|testbench#7| state) #b1 #b0) (|testbench#6| state))) ; $0$formal$th1.sv:16$1_CHECK[0:0]$4
(define-fun |testbench#10| ((state |testbench_s|)) (_ BitVec 1) (ite (|testbench#8| state) #b1 #b0)) ; $0$formal$th1.sv:16$1_EN[0:0]$5
; yosys-smt2-assume 0 th1.sv:16.29-16.59
(define-fun |testbench_u 0| ((state |testbench_s|)) Bool (or (= ((_ extract 0 0) (|testbench#9| state)) #b1) (not (= ((_ extract 0 0) (|testbench#10| state)) #b1)))) ; $assume$th1.sv:16$14
; yosys-smt2-assert 0 th1.sv:17.33-18.24
(define-fun |testbench_a 0| ((state |testbench_s|)) Bool (or (= ((_ extract 0 0) (|testbench#5| state)) #b1) (not (= ((_ extract 0 0) (|testbench#4| state)) #b1)))) ; $assert$th1.sv:17$15
; yosys-smt2-anyseq testbench#11 1 $auto$setundef.cc:501:execute$54
(declare-fun |testbench#11| (|testbench_s|) (_ BitVec 1)) ; $auto$rtlil.cc:3063:Anyseq$55
(define-fun |testbench#12| ((state |testbench_s|)) Bool (bvugt (|testbench#2| state) #b00000010)) ; $gt$th1.sv:17$10_Y
(define-fun |testbench#13| ((state |testbench_s|)) (_ BitVec 1) (ite (|testbench#12| state) (ite (|testbench#1| state) #b1 #b0) (|testbench#11| state))) ; $0$formal$th1.sv:17$2_CHECK[0:0]$6
(define-fun |testbench#14| ((state |testbench_s|)) (_ BitVec 1) (ite (|testbench#12| state) #b1 #b0)) ; $0$formal$th1.sv:17$2_EN[0:0]$7
(define-fun |testbench#15| ((state |testbench_s|)) (_ BitVec 8) (bvadd (|testbench#2| state) #b00000001)) ; $add$th1.sv:21$13_Y
(define-fun |testbench#16| ((state |testbench_s|)) Bool (bvult (|testbench#2| state) #b01100100)) ; $lt$th1.sv:20$12_Y
(define-fun |testbench#17| ((state |testbench_s|)) (_ BitVec 8) (ite (|testbench#16| state) (|testbench#15| state) (|testbench#2| state))) ; $auto$rtlil.cc:2409:Mux$59
(define-fun |testbench_a| ((state |testbench_s|)) Bool (and
  (|testbench_a 0| state)
  (|rom_fuse_main_logic_a| (|testbench_h uut| state))
))
(define-fun |testbench_u| ((state |testbench_s|)) Bool (and
  (|testbench_u 0| state)
  (|rom_fuse_main_logic_u| (|testbench_h uut| state))
))
(define-fun |testbench_i| ((state |testbench_s|)) Bool (and
  (= (|testbench#2| state) #b00000000) ; init_counter
  (= (= ((_ extract 0 0) (|testbench#4| state)) #b1) false) ; $formal$th1.sv:17$2_EN
  (|rom_fuse_main_logic_i| (|testbench_h uut| state))
))
(define-fun |testbench_h| ((state |testbench_s|)) Bool (and
  (= (|testbench_is| state) (|rom_fuse_main_logic_is| (|testbench_h uut| state)))
  (= (|testbench#0| state) (|rom_fuse_main_logic_n REG0| (|testbench_h uut| state))) ; rom_fuse_main_logic.REG0
  (= (|testbench#1| state) (|rom_fuse_main_logic_n LOCKED| (|testbench_h uut| state))) ; rom_fuse_main_logic.LOCKED
  (= (|testbench#3| state) (|rom_fuse_main_logic_n CLK| (|testbench_h uut| state))) ; rom_fuse_main_logic.CLK
  (|rom_fuse_main_logic_h| (|testbench_h uut| state))
))
(define-fun |testbench_t| ((state |testbench_s|) (next_state |testbench_s|)) Bool (and
  (= (|testbench#13| state) (|testbench#5| next_state)) ; $procdff$50 $formal$th1.sv:17$2_CHECK
  (= (|testbench#14| state) (|testbench#4| next_state)) ; $procdff$51 $formal$th1.sv:17$2_EN
  (= (|testbench#17| state) (|testbench#2| next_state)) ; $auto$ff.cc:262:slice$57 \init_counter
  (|rom_fuse_main_logic_t| (|testbench_h uut| state) (|testbench_h uut| next_state))
)) ; end of module testbench
; yosys-smt2-topmod testbench
; end of yosys output
