# RISCV-32I
A pipelined implementation of the RISC-V-32I Processor with support for compressed instructions (Verilog)
Contributers: Ramez Moussa
              Hany Moussa
              Abdallah A. Elrefai
              Mohamed A. Eltohfa
