{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622574706063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622574706063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 02 04:11:45 2021 " "Processing started: Wed Jun 02 04:11:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622574706063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574706063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574706063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622574706539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622574706539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715349 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "date.v " "Can't analyze file -- file date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622574715365 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch_date.v " "Can't analyze file -- file watch_date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622574715365 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2bcd.v(18) " "Verilog HDL information at bin2bcd.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622574715365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715365 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm.v " "Can't analyze file -- file fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622574715380 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mode_aram.v " "Can't analyze file -- file mode_aram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622574715380 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stopwatch.v " "Can't analyze file -- file stopwatch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622574715396 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(103) " "Verilog HDL warning at mode_stopwatch.v(103): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622574715396 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(108) " "Verilog HDL warning at mode_stopwatch.v(108): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622574715396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_stopwatch " "Found entity 1: mode_stopwatch" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_clk_100hz.v 1 1 " "Found 1 design units, including 1 entities, in source file en_clk_100hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_100hz " "Found entity 1: en_clk_100hz" {  } { { "en_clk_100hz.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/en_clk_100hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715396 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(36) " "Verilog HDL Implicit Net warning at digital_clock.v(36): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715396 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "en_100hz mode_stopwatch.v(25) " "Verilog HDL Implicit Net warning at mode_stopwatch.v(25): created implicit net for \"en_100hz\"" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715396 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_sw0 digital_clock.v(34) " "Verilog HDL or VHDL warning at digital_clock.v(34): object \"data_sw0\" assigned a value but never read" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_sw3 digital_clock.v(34) " "Verilog HDL or VHDL warning at digital_clock.v(34): object \"data_sw3\" assigned a value but never read" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "digital_clock.v(39) " "Verilog HDL Case Statement information at digital_clock.v(39): all case item expressions in this case statement are onehot" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_sw2 digital_clock.v(39) " "Verilog HDL Always Construct warning at digital_clock.v(39): inferring latch(es) for variable \"data_sw2\", which holds its previous value in one or more paths through the always construct" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_sw1 digital_clock.v(39) " "Verilog HDL Always Construct warning at digital_clock.v(39): inferring latch(es) for variable \"data_sw1\", which holds its previous value in one or more paths through the always construct" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[0\] digital_clock.v(39) " "Inferred latch for \"data_sw1\[0\]\" at digital_clock.v(39)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[1\] digital_clock.v(39) " "Inferred latch for \"data_sw1\[1\]\" at digital_clock.v(39)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[2\] digital_clock.v(39) " "Inferred latch for \"data_sw1\[2\]\" at digital_clock.v(39)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw1\[3\] digital_clock.v(39) " "Inferred latch for \"data_sw1\[3\]\" at digital_clock.v(39)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[0\] digital_clock.v(39) " "Inferred latch for \"data_sw2\[0\]\" at digital_clock.v(39)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[1\] digital_clock.v(39) " "Inferred latch for \"data_sw2\[1\]\" at digital_clock.v(39)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[2\] digital_clock.v(39) " "Inferred latch for \"data_sw2\[2\]\" at digital_clock.v(39)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_sw2\[3\] digital_clock.v(39) " "Inferred latch for \"data_sw2\[3\]\" at digital_clock.v(39)" {  } { { "digital_clock.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715445 "|digital_clock"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622574715473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk debouncer_clk:sw0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"debouncer_clk:sw0\"" {  } { { "digital_clock.v" "sw0" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715475 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715491 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622574715491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div debouncer_clk:sw0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"debouncer_clk:sw0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715496 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622574715496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff debouncer_clk:sw0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"debouncer_clk:sw0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "C:/intelFPGA_lite/Verilog_watch_second/debouncer_clk.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715496 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715528 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622574715528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715528 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(90) " "Verilog HDL warning at watch_time.v(90): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 90 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622574715543 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(99) " "Verilog HDL warning at watch_time.v(99): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622574715543 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(108) " "Verilog HDL warning at watch_time.v(108): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 108 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622574715543 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(117) " "Verilog HDL warning at watch_time.v(117): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 117 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622574715543 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(126) " "Verilog HDL warning at watch_time.v(126): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 126 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622574715543 ""}
{ "Warning" "WSGN_SEARCH_FILE" "watch_time.v 1 1 " "Using design file watch_time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch_time " "Found entity 1: watch_time" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622574715543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_time watch_time:TIME " "Elaborating entity \"watch_time\" for hierarchy \"watch_time:TIME\"" {  } { { "digital_clock.v" "TIME" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715543 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_time.v(80) " "Verilog HDL Case Statement warning at watch_time.v(80): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 80 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1622574715559 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(117) " "Verilog HDL Casex/Casez warning at watch_time.v(117): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 117 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622574715559 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(126) " "Verilog HDL Casex/Casez warning at watch_time.v(126): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/watch_time.v" 126 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622574715559 "|digital_clock|watch_time:TIME"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch.v 1 1 " "Using design file mode_watch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch " "Found entity 1: mode_watch" {  } { { "mode_watch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715574 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622574715574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch mode_watch:MODE0 " "Elaborating entity \"mode_watch\" for hierarchy \"mode_watch:MODE0\"" {  } { { "digital_clock.v" "MODE0" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch.v(84) " "Verilog HDL assignment warning at mode_watch.v(84): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715574 "|digital_clock|mode_watch:MODE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd mode_watch:MODE0\|bin2bcd:CVT_second " "Elaborating entity \"bin2bcd\" for hierarchy \"mode_watch:MODE0\|bin2bcd:CVT_second\"" {  } { { "mode_watch.v" "CVT_second" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(35) " "Verilog HDL assignment warning at bin2bcd.v(35): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715574 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(33) " "Verilog HDL assignment warning at bin2bcd.v(33): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/bin2bcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715574 "|digital_clock|bin2bcd:CVT_second"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch_set.v 1 1 " "Using design file mode_watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch_set " "Found entity 1: mode_watch_set" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch_set mode_watch_set:MODE1 " "Elaborating entity \"mode_watch_set\" for hierarchy \"mode_watch_set:MODE1\"" {  } { { "digital_clock.v" "MODE1" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch_set.v(46) " "Verilog HDL assignment warning at mode_watch_set.v(46): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(105) " "Verilog HDL assignment warning at mode_watch_set.v(105): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(107) " "Verilog HDL assignment warning at mode_watch_set.v(107): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(109) " "Verilog HDL assignment warning at mode_watch_set.v(109): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(166) " "Verilog HDL assignment warning at mode_watch_set.v(166): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(168) " "Verilog HDL assignment warning at mode_watch_set.v(168): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(171) " "Verilog HDL assignment warning at mode_watch_set.v(171): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(173) " "Verilog HDL assignment warning at mode_watch_set.v(173): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(175) " "Verilog HDL assignment warning at mode_watch_set.v(175): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(177) " "Verilog HDL assignment warning at mode_watch_set.v(177): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(179) " "Verilog HDL assignment warning at mode_watch_set.v(179): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(181) " "Verilog HDL assignment warning at mode_watch_set.v(181): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(188) " "Verilog HDL assignment warning at mode_watch_set.v(188): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(190) " "Verilog HDL assignment warning at mode_watch_set.v(190): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(192) " "Verilog HDL assignment warning at mode_watch_set.v(192): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(194) " "Verilog HDL assignment warning at mode_watch_set.v(194): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(196) " "Verilog HDL assignment warning at mode_watch_set.v(196): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(198) " "Verilog HDL assignment warning at mode_watch_set.v(198): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_watch_set.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715590 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_alarm.v 1 1 " "Using design file mode_alarm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_alarm " "Found entity 1: mode_alarm" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622574715622 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_alarm mode_alarm:MODE2 " "Elaborating entity \"mode_alarm\" for hierarchy \"mode_alarm:MODE2\"" {  } { { "digital_clock.v" "MODE2" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_alarm mode_alarm.v(34) " "Verilog HDL or VHDL warning at mode_alarm.v(34): object \"set_alarm\" assigned a value but never read" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_alarm.v(42) " "Verilog HDL assignment warning at mode_alarm.v(42): truncated value with size 32 to match size of target (1)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(101) " "Verilog HDL assignment warning at mode_alarm.v(101): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(103) " "Verilog HDL assignment warning at mode_alarm.v(103): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(105) " "Verilog HDL assignment warning at mode_alarm.v(105): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_alarm.v(162) " "Verilog HDL assignment warning at mode_alarm.v(162): truncated value with size 32 to match size of target (3)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_alarm.v(164) " "Verilog HDL assignment warning at mode_alarm.v(164): truncated value with size 32 to match size of target (3)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(167) " "Verilog HDL assignment warning at mode_alarm.v(167): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(169) " "Verilog HDL assignment warning at mode_alarm.v(169): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(171) " "Verilog HDL assignment warning at mode_alarm.v(171): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(173) " "Verilog HDL assignment warning at mode_alarm.v(173): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(175) " "Verilog HDL assignment warning at mode_alarm.v(175): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(177) " "Verilog HDL assignment warning at mode_alarm.v(177): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(189) " "Verilog HDL assignment warning at mode_alarm.v(189): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(191) " "Verilog HDL assignment warning at mode_alarm.v(191): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(193) " "Verilog HDL assignment warning at mode_alarm.v(193): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(195) " "Verilog HDL assignment warning at mode_alarm.v(195): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(197) " "Verilog HDL assignment warning at mode_alarm.v(197): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(199) " "Verilog HDL assignment warning at mode_alarm.v(199): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_alarm.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_alarm:MODE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_stopwatch mode_stopwatch:MODE3 " "Elaborating entity \"mode_stopwatch\" for hierarchy \"mode_stopwatch:MODE3\"" {  } { { "digital_clock.v" "MODE3" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "mode_stopwatch.v(95) " "Verilog HDL Conditional Statement error at mode_stopwatch.v(95): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 95 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_stopwatch.v(104) " "Verilog HDL assignment warning at mode_stopwatch.v(104): truncated value with size 32 to match size of target (8)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_stopwatch.v(110) " "Verilog HDL assignment warning at mode_stopwatch.v(110): truncated value with size 32 to match size of target (8)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_stopwatch.v(116) " "Verilog HDL assignment warning at mode_stopwatch.v(116): truncated value with size 32 to match size of target (8)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "mode_stopwatch.v(103) " "Verilog HDL Casex/Casez warning at mode_stopwatch.v(103): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 103 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "mode_stopwatch.v(108) " "Verilog HDL Casex/Casez warning at mode_stopwatch.v(108): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 108 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "min_stop mode_stopwatch.v(51) " "Verilog HDL Always Construct warning at mode_stopwatch.v(51): inferring latch(es) for variable \"min_stop\", which holds its previous value in one or more paths through the always construct" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sec_stop mode_stopwatch.v(51) " "Verilog HDL Always Construct warning at mode_stopwatch.v(51): inferring latch(es) for variable \"sec_stop\", which holds its previous value in one or more paths through the always construct" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "milsec mode_stopwatch.v(51) " "Verilog HDL Always Construct warning at mode_stopwatch.v(51): inferring latch(es) for variable \"milsec\", which holds its previous value in one or more paths through the always construct" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "milsec\[0\] mode_stopwatch.v(51) " "Inferred latch for \"milsec\[0\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "milsec\[1\] mode_stopwatch.v(51) " "Inferred latch for \"milsec\[1\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "milsec\[2\] mode_stopwatch.v(51) " "Inferred latch for \"milsec\[2\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "milsec\[3\] mode_stopwatch.v(51) " "Inferred latch for \"milsec\[3\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "milsec\[4\] mode_stopwatch.v(51) " "Inferred latch for \"milsec\[4\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "milsec\[5\] mode_stopwatch.v(51) " "Inferred latch for \"milsec\[5\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "milsec\[6\] mode_stopwatch.v(51) " "Inferred latch for \"milsec\[6\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "milsec\[7\] mode_stopwatch.v(51) " "Inferred latch for \"milsec\[7\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_stop\[0\] mode_stopwatch.v(51) " "Inferred latch for \"sec_stop\[0\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_stop\[1\] mode_stopwatch.v(51) " "Inferred latch for \"sec_stop\[1\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_stop\[2\] mode_stopwatch.v(51) " "Inferred latch for \"sec_stop\[2\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_stop\[3\] mode_stopwatch.v(51) " "Inferred latch for \"sec_stop\[3\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_stop\[4\] mode_stopwatch.v(51) " "Inferred latch for \"sec_stop\[4\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_stop\[5\] mode_stopwatch.v(51) " "Inferred latch for \"sec_stop\[5\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715622 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_stop\[6\] mode_stopwatch.v(51) " "Inferred latch for \"sec_stop\[6\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sec_stop\[7\] mode_stopwatch.v(51) " "Inferred latch for \"sec_stop\[7\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_stop\[0\] mode_stopwatch.v(51) " "Inferred latch for \"min_stop\[0\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_stop\[1\] mode_stopwatch.v(51) " "Inferred latch for \"min_stop\[1\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_stop\[2\] mode_stopwatch.v(51) " "Inferred latch for \"min_stop\[2\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_stop\[3\] mode_stopwatch.v(51) " "Inferred latch for \"min_stop\[3\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_stop\[4\] mode_stopwatch.v(51) " "Inferred latch for \"min_stop\[4\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_stop\[5\] mode_stopwatch.v(51) " "Inferred latch for \"min_stop\[5\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_stop\[6\] mode_stopwatch.v(51) " "Inferred latch for \"min_stop\[6\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "min_stop\[7\] mode_stopwatch.v(51) " "Inferred latch for \"min_stop\[7\]\" at mode_stopwatch.v(51)" {  } { { "mode_stopwatch.v" "" { Text "C:/intelFPGA_lite/Verilog_watch_second/mode_stopwatch.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 "|digital_clock|mode_stopwatch:MODE3"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mode_stopwatch:MODE3 " "Can't elaborate user hierarchy \"mode_stopwatch:MODE3\"" {  } { { "digital_clock.v" "MODE3" { Text "C:/intelFPGA_lite/Verilog_watch_second/digital_clock.v" 152 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622574715638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/Verilog_watch_second/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715669 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 71 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 71 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622574715724 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 02 04:11:55 2021 " "Processing ended: Wed Jun 02 04:11:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622574715724 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622574715724 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622574715724 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574715724 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 71 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 71 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622574716354 ""}
