<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>tanh_LUT</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>tanh_LUT</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>4.11</TargetClockPeriod>
<ClockUncertainty>0.51</ClockUncertainty>
<TargetInitiationInterval>1</TargetInitiationInterval>
<EstimatedClockPeriod>3.49</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>6</Best-caseLatency>
<Average-caseLatency>6</Average-caseLatency>
<Worst-caseLatency>6</Worst-caseLatency>
<PipelineInitiationInterval>1</PipelineInitiationInterval>
<PipelineDepth>7</PipelineDepth>
<PipelineType>function</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>5</BRAM_18K>
<DSP48E>1</DSP48E>
<FF>97</FF>
<LUT>104</LUT>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>tanh_LUT&lt;ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8192&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>tanh_LUT&lt;ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8192&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>tanh_LUT&lt;ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8192&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>tanh_LUT&lt;ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8192&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>tanh_LUT&lt;ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8192&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>tanh_LUT&lt;ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, ap_fixed&lt;14, 4, (ap_q_mode)5, (ap_o_mode)3, 0&gt;, 8192&gt;</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>data_V</name>
<Object>data_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>res_V</name>
<Object>res_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>14</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>res_V_ap_vld</name>
<Object>res_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
