Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Tue Feb 19 22:39:03 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[10]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[11]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[12]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[13]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[14]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[15]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[16]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[17]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[18]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[19]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[20]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[22]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[23]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[24]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[7]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/counter/count_reg[9]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 267 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.307        0.000                      0                 6159        0.012        0.000                      0                 6159        3.000        0.000                       0                  1949  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0      {0.000 35.431}       70.862          14.112          
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  SD_Clock_reloj1_clk_wiz_0_0     {0.000 40.000}       80.000          12.500          
  TFT_Clock_reloj1_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_reloj2_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                  1.307        0.000                      0                 5718        0.012        0.000                      0                 5718        3.000        0.000                       0                  1789  
  I2S_CLK_reloj2_clk_wiz_0_0           69.005        0.000                      0                   12        0.122        0.000                      0                   12       34.931        0.000                       0                    15  
  MasterClocK_reloj1_clk_wiz_0_0        6.409        0.000                      0                   46        0.160        0.000                      0                   46        3.750        0.000                       0                    79  
  SD_Clock_reloj1_clk_wiz_0_0          37.449        0.000                      0                   55        0.122        0.000                      0                   55       39.500        0.000                       0                    44  
  TFT_Clock_reloj1_clk_wiz_0_0        158.036        0.000                      0                   13        0.122        0.000                      0                   13       53.360        0.000                       0                    16  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100                          MasterClocK_reloj1_clk_wiz_0_0        5.313        0.000                      0                  315        0.199        0.000                      0                  315  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (required time - arrival time)
  Source:                 soc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 1.614ns (20.076%)  route 6.426ns (79.924%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.553     5.074    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  soc_uart_tx_pending_reg/Q
                         net (fo=3, routed)           0.662     6.254    lm32_cpu/multiplier/soc_uart_tx_pending
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.378 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.048     7.426    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.631     8.181    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.548     8.853    lm32_cpu/load_store_unit/dcache/store_x_reg[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.977 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.648     9.625    lm32_cpu/load_store_unit/dcache/exception_m_i_2_n_1
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.150     9.775 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.421    10.195    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.326    10.521 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.058    11.579    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/m_bypass_enable_m_reg
    SLICE_X42Y3          LUT3 (Prop_lut3_I1_O)        0.124    11.703 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_3__2/O
                         net (fo=2, routed)           1.410    13.114    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_11__0[5]
    RAMB36_X2Y2          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.493    14.834    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/clk100_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.188    15.022    
                         clock uncertainty           -0.035    14.986    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.420    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.442ns  (required time - arrival time)
  Source:                 soc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 1.614ns (20.420%)  route 6.290ns (79.580%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.553     5.074    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  soc_uart_tx_pending_reg/Q
                         net (fo=3, routed)           0.662     6.254    lm32_cpu/multiplier/soc_uart_tx_pending
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.378 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.048     7.426    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.631     8.181    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.548     8.853    lm32_cpu/load_store_unit/dcache/store_x_reg[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.977 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.648     9.625    lm32_cpu/load_store_unit/dcache/exception_m_i_2_n_1
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.150     9.775 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.421    10.195    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.326    10.521 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.068    11.589    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/m_bypass_enable_m_reg
    SLICE_X44Y3          LUT3 (Prop_lut3_I1_O)        0.124    11.713 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_10/O
                         net (fo=1, routed)           1.265    12.978    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_10_n_1
    RAMB36_X2Y2          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.493    14.834    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/clk100_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.188    15.022    
                         clock uncertainty           -0.035    14.986    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    14.420    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -12.978    
  -------------------------------------------------------------------
                         slack                                  1.442    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 soc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 1.614ns (20.470%)  route 6.271ns (79.530%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.553     5.074    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  soc_uart_tx_pending_reg/Q
                         net (fo=3, routed)           0.662     6.254    lm32_cpu/multiplier/soc_uart_tx_pending
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.378 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.048     7.426    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.631     8.181    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.548     8.853    lm32_cpu/load_store_unit/dcache/store_x_reg[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.977 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.648     9.625    lm32_cpu/load_store_unit/dcache/exception_m_i_2_n_1
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.150     9.775 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.421    10.195    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.326    10.521 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.049    11.570    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/m_bypass_enable_m_reg
    SLICE_X45Y3          LUT3 (Prop_lut3_I1_O)        0.124    11.694 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_9/O
                         net (fo=1, routed)           1.265    12.959    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_9_n_1
    RAMB36_X2Y2          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.493    14.834    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/clk100_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.188    15.022    
                         clock uncertainty           -0.035    14.986    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.420    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -12.959    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 soc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.614ns (19.574%)  route 6.631ns (80.426%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.553     5.074    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  soc_uart_tx_pending_reg/Q
                         net (fo=3, routed)           0.662     6.254    lm32_cpu/multiplier/soc_uart_tx_pending
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.378 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.048     7.426    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.631     8.181    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.548     8.853    lm32_cpu/load_store_unit/dcache/store_x_reg[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.977 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.648     9.625    lm32_cpu/load_store_unit/dcache/exception_m_i_2_n_1
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.150     9.775 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.421    10.195    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.326    10.521 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.548    12.069    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    12.193 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.127    13.320    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_1
    SLICE_X62Y10         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.517    14.858    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[26]/C
                         clock pessimism              0.188    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X62Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.806    lm32_cpu/mc_arithmetic/a_reg[26]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 soc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.614ns (19.574%)  route 6.631ns (80.426%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.553     5.074    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  soc_uart_tx_pending_reg/Q
                         net (fo=3, routed)           0.662     6.254    lm32_cpu/multiplier/soc_uart_tx_pending
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.378 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.048     7.426    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.631     8.181    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.548     8.853    lm32_cpu/load_store_unit/dcache/store_x_reg[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.977 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.648     9.625    lm32_cpu/load_store_unit/dcache/exception_m_i_2_n_1
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.150     9.775 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.421    10.195    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.326    10.521 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.548    12.069    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    12.193 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.127    13.320    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_1
    SLICE_X62Y10         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.517    14.858    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[27]/C
                         clock pessimism              0.188    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X62Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.806    lm32_cpu/mc_arithmetic/a_reg[27]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 soc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.614ns (19.574%)  route 6.631ns (80.426%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.553     5.074    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  soc_uart_tx_pending_reg/Q
                         net (fo=3, routed)           0.662     6.254    lm32_cpu/multiplier/soc_uart_tx_pending
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.378 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.048     7.426    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.631     8.181    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.548     8.853    lm32_cpu/load_store_unit/dcache/store_x_reg[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.977 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.648     9.625    lm32_cpu/load_store_unit/dcache/exception_m_i_2_n_1
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.150     9.775 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.421    10.195    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.326    10.521 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.548    12.069    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    12.193 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.127    13.320    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_1
    SLICE_X62Y10         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.517    14.858    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[28]/C
                         clock pessimism              0.188    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X62Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.806    lm32_cpu/mc_arithmetic/a_reg[28]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.486ns  (required time - arrival time)
  Source:                 soc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.245ns  (logic 1.614ns (19.574%)  route 6.631ns (80.426%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.553     5.074    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  soc_uart_tx_pending_reg/Q
                         net (fo=3, routed)           0.662     6.254    lm32_cpu/multiplier/soc_uart_tx_pending
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.378 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.048     7.426    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.631     8.181    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.548     8.853    lm32_cpu/load_store_unit/dcache/store_x_reg[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.977 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.648     9.625    lm32_cpu/load_store_unit/dcache/exception_m_i_2_n_1
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.150     9.775 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.421    10.195    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.326    10.521 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.548    12.069    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    12.193 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.127    13.320    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_1
    SLICE_X62Y10         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.517    14.858    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X62Y10         FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[29]/C
                         clock pessimism              0.188    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X62Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.806    lm32_cpu/mc_arithmetic/a_reg[29]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -13.320    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 soc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 1.614ns (20.566%)  route 6.234ns (79.434%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.553     5.074    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  soc_uart_tx_pending_reg/Q
                         net (fo=3, routed)           0.662     6.254    lm32_cpu/multiplier/soc_uart_tx_pending
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.378 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.048     7.426    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.631     8.181    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.548     8.853    lm32_cpu/load_store_unit/dcache/store_x_reg[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.977 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.648     9.625    lm32_cpu/load_store_unit/dcache/exception_m_i_2_n_1
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.150     9.775 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.421    10.195    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.326    10.521 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         0.975    11.496    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/m_bypass_enable_m_reg
    SLICE_X41Y2          LUT3 (Prop_lut3_I1_O)        0.124    11.620 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg_i_8__2/O
                         net (fo=2, routed)           1.302    12.922    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_11__0[0]
    RAMB36_X2Y2          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.493    14.834    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/clk100_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.188    15.022    
                         clock uncertainty           -0.035    14.986    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.420    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 soc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 1.614ns (19.635%)  route 6.606ns (80.365%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.553     5.074    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  soc_uart_tx_pending_reg/Q
                         net (fo=3, routed)           0.662     6.254    lm32_cpu/multiplier/soc_uart_tx_pending
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.378 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.048     7.426    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.631     8.181    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.548     8.853    lm32_cpu/load_store_unit/dcache/store_x_reg[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.977 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.648     9.625    lm32_cpu/load_store_unit/dcache/exception_m_i_2_n_1
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.150     9.775 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.421    10.195    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.326    10.521 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.548    12.069    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    12.193 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.101    13.294    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_1
    SLICE_X62Y8          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.518    14.859    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X62Y8          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[21]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X62Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.807    lm32_cpu/mc_arithmetic/a_reg[21]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 soc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        8.220ns  (logic 1.614ns (19.635%)  route 6.606ns (80.365%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.553     5.074    clk100_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  soc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  soc_uart_tx_pending_reg/Q
                         net (fo=3, routed)           0.662     6.254    lm32_cpu/multiplier/soc_uart_tx_pending
    SLICE_X36Y18         LUT4 (Prop_lut4_I3_O)        0.124     6.378 f  lm32_cpu/multiplier/pc_m[31]_i_5/O
                         net (fo=2, routed)           1.048     7.426    lm32_cpu/interrupt_unit/soc_lm32_interrupt[1]
    SLICE_X39Y1          LUT6 (Prop_lut6_I5_O)        0.124     7.550 r  lm32_cpu/interrupt_unit/pc_m[31]_i_3/O
                         net (fo=3, routed)           0.631     8.181    lm32_cpu/interrupt_unit/product_reg__0_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I2_O)        0.124     8.305 r  lm32_cpu/interrupt_unit/pc_m[31]_i_1/O
                         net (fo=183, routed)         0.548     8.853    lm32_cpu/load_store_unit/dcache/store_x_reg[0]
    SLICE_X31Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.977 r  lm32_cpu/load_store_unit/dcache/exception_m_i_2/O
                         net (fo=10, routed)          0.648     9.625    lm32_cpu/load_store_unit/dcache/exception_m_i_2_n_1
    SLICE_X31Y4          LUT4 (Prop_lut4_I0_O)        0.150     9.775 f  lm32_cpu/load_store_unit/dcache/mem_reg_i_26/O
                         net (fo=2, routed)           0.421    10.195    lm32_cpu/instruction_unit/load_x_reg
    SLICE_X31Y5          LUT6 (Prop_lut6_I5_O)        0.326    10.521 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=157, routed)         1.548    12.069    lm32_cpu/mc_arithmetic/m_bypass_enable_m_reg
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.124    12.193 r  lm32_cpu/mc_arithmetic/cycles[5]_i_1/O
                         net (fo=70, routed)          1.101    13.294    lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_1
    SLICE_X62Y8          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.518    14.859    lm32_cpu/mc_arithmetic/clk100_IBUF_BUFG
    SLICE_X62Y8          FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[22]/C
                         clock pessimism              0.188    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X62Y8          FDRE (Setup_fdre_C_CE)      -0.205    14.807    lm32_cpu/mc_arithmetic/a_reg[22]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -13.294    
  -------------------------------------------------------------------
                         slack                                  1.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_w_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/restart_address_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.657%)  route 0.181ns (49.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.563     1.446    lm32_cpu/instruction_unit/clk100_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lm32_cpu/instruction_unit/pc_w_reg[12]/Q
                         net (fo=1, routed)           0.181     1.768    lm32_cpu/instruction_unit/icache/pc_w_reg[31][10]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.045     1.813 r  lm32_cpu/instruction_unit/icache/restart_address[12]_i_1/O
                         net (fo=1, routed)           0.000     1.813    lm32_cpu/instruction_unit/p_1_in[10]
    SLICE_X35Y6          FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.831     1.958    lm32_cpu/instruction_unit/clk100_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[12]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.092     1.801    lm32_cpu/instruction_unit/restart_address_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.554     1.437    clk100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.784    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.821     1.948    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    storage_1_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.554     1.437    clk100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.784    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.821     1.948    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    storage_1_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.554     1.437    clk100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.784    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.821     1.948    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    storage_1_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.554     1.437    clk100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.784    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.821     1.948    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    storage_1_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.554     1.437    clk100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.784    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.821     1.948    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    storage_1_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.554     1.437    clk100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.784    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.821     1.948    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y20         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y20         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.760    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.554     1.437    clk100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.784    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y20         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.821     1.948    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y20         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.760    storage_1_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.554     1.437    clk100_IBUF_BUFG
    SLICE_X39Y20         FDRE                                         r  soc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  soc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     1.784    storage_1_reg_0_15_0_5/ADDRD0
    SLICE_X38Y20         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.821     1.948    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y20         RAMS32                                       r  storage_1_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.498     1.450    
    SLICE_X38Y20         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.760    storage_1_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_w_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/restart_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.183ns (44.716%)  route 0.226ns (55.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.563     1.446    lm32_cpu/instruction_unit/clk100_IBUF_BUFG
    SLICE_X36Y6          FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  lm32_cpu/instruction_unit/pc_w_reg[4]/Q
                         net (fo=1, routed)           0.226     1.813    lm32_cpu/instruction_unit/icache/pc_w_reg[31][2]
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.042     1.855 r  lm32_cpu/instruction_unit/icache/restart_address[4]_i_1/O
                         net (fo=1, routed)           0.000     1.855    lm32_cpu/instruction_unit/p_1_in[2]
    SLICE_X35Y6          FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.831     1.958    lm32_cpu/instruction_unit/clk100_IBUF_BUFG
    SLICE_X35Y6          FDRE                                         r  lm32_cpu/instruction_unit/restart_address_reg[4]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X35Y6          FDRE (Hold_fdre_C_D)         0.107     1.816    lm32_cpu/instruction_unit/restart_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4       lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2       lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1      memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1      lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3      memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0      lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0      lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      mem_1_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y4      lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       69.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.005ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.456ns (44.965%)  route 0.558ns (55.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 74.112 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.558     4.898    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[7]
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/I0
                         clock pessimism              0.095    74.206    
                         clock uncertainty           -0.145    74.061    
    BUFGCTRL_X0Y7        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    73.902    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         73.902    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                 69.005    

Slack (MET) :             69.334ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 75.649 - 70.862 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.566     5.087    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.203    AudVid/audvid_clockmanager/Reloj2/counter[1]
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.296     6.499 r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1/O
                         net (fo=1, routed)           0.000     6.499    AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1_n_1
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.446    75.649    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/C
                         clock pessimism              0.300    75.949    
                         clock uncertainty           -0.145    75.804    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.029    75.833    AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         75.833    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 69.334    

Slack (MET) :             69.352ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 75.649 - 70.862 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.566     5.087    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.697     6.203    AudVid/audvid_clockmanager/Reloj2/counter[1]
    SLICE_X36Y48         LUT3 (Prop_lut3_I1_O)        0.324     6.527 r  AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.527    AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1_n_1
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.446    75.649    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                         clock pessimism              0.300    75.949    
                         clock uncertainty           -0.145    75.804    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.075    75.879    AudVid/audvid_clockmanager/Reloj2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         75.879    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                 69.352    

Slack (MET) :             69.359ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 75.649 - 70.862 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.566     5.087    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.690     6.196    AudVid/audvid_clockmanager/Reloj2/counter[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.324     6.520 r  AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.520    AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1_n_1
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.446    75.649    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                         clock pessimism              0.300    75.949    
                         clock uncertainty           -0.145    75.804    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.075    75.879    AudVid/audvid_clockmanager/Reloj2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         75.879    
                         arrival time                          -6.520    
  -------------------------------------------------------------------
                         slack                                 69.359    

Slack (MET) :             69.425ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.606     4.909    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[4]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.266    74.334    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         74.334    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                 69.425    

Slack (MET) :             69.496ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.252ns  (logic 0.580ns (46.336%)  route 0.672ns (53.664%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 75.649 - 70.862 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661     3.425    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.566     5.087    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/Q
                         net (fo=4, routed)           0.672     6.215    AudVid/audvid_clockmanager/Reloj2/counter[0]
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.124     6.339 r  AudVid/audvid_clockmanager/Reloj2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.339    AudVid/audvid_clockmanager/Reloj2/counter[0]_i_1_n_1
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    74.112    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    74.203 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.446    75.649    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                         clock pessimism              0.300    75.949    
                         clock uncertainty           -0.145    75.804    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.031    75.835    AudVid/audvid_clockmanager/Reloj2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         75.835    
                         arrival time                          -6.339    
  -------------------------------------------------------------------
                         slack                                 69.496    

Slack (MET) :             69.546ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486     4.789    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[2]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.265    74.335    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         74.335    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 69.546    

Slack (MET) :             69.580ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641     4.980    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[5]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.040    74.560    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         74.560    
                         arrival time                          -4.980    
  -------------------------------------------------------------------
                         slack                                 69.580    

Slack (MET) :             69.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[3]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.043    74.557    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         74.557    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                 69.582    

Slack (MET) :             69.678ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 74.488 - 70.862 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.575     5.096    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229     2.992    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382     4.685    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[1]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    74.112    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    74.203 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.457    75.660    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    72.531 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    73.683    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.081    73.764 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    74.488    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.258    74.745    
                         clock uncertainty           -0.145    74.600    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.237    74.363    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         74.363    
                         arrival time                          -4.685    
  -------------------------------------------------------------------
                         slack                                 69.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[0]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075     1.105    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[6]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[1]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.017     1.047    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.916%)  route 0.160ns (41.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.564     1.447    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/Q
                         net (fo=2, routed)           0.160     1.736    AudVid/audvid_clockmanager/Reloj2/counter[2]
    SLICE_X36Y48         LUT3 (Prop_lut3_I2_O)        0.102     1.838 r  AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    AudVid/audvid_clockmanager/Reloj2/counter[2]_i_1_n_1
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.833     1.960    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.107     1.554    AudVid/audvid_clockmanager/Reloj2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[5]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.078     1.108    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.598%)  route 0.160ns (41.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.564     1.447    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[2]/Q
                         net (fo=2, routed)           0.160     1.736    AudVid/audvid_clockmanager/Reloj2/counter[2]
    SLICE_X36Y48         LUT3 (Prop_lut3_I0_O)        0.099     1.835 r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1/O
                         net (fo=1, routed)           0.000     1.835    AudVid/audvid_clockmanager/Reloj2/I2SCLK_i_1_n_1
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.833     1.960    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091     1.538    AudVid/audvid_clockmanager/Reloj2/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[3]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.076     1.106    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170     1.328    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[2]
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407     0.976    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.184ns (43.838%)  route 0.236ns (56.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486     0.858    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.564     1.447    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  AudVid/audvid_clockmanager/Reloj2/counter_reg[0]/Q
                         net (fo=4, routed)           0.236     1.824    AudVid/audvid_clockmanager/Reloj2/counter[0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.043     1.867 r  AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    AudVid/audvid_clockmanager/Reloj2/counter[1]_i_1_n_1
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.833     1.960    AudVid/audvid_clockmanager/Reloj2/AudioClock_I2S_CLK
    SLICE_X36Y48         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/counter_reg[1]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.107     1.554    AudVid/audvid_clockmanager/Reloj2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.483%)  route 0.216ns (60.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366     0.738    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y3          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.216     1.387    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1[7]
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.817     1.944    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530     1.099    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/I0
                         clock pessimism             -0.198     0.901    
    BUFGCTRL_X0Y7        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.060    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706     BUFGCTRL_X0Y7    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf2/I0
Min Period        n/a     BUFH/I              n/a            2.155         70.862      68.706     BUFHCE_X0Y3      AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkout1_buf_en2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.023%)  route 2.354ns (76.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.699     8.381    AudVid/i2s/squaregenerator/count[0]_i_1__5_n_1
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.676    15.017    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.080    15.219    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.790    AudVid/i2s/squaregenerator/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.023%)  route 2.354ns (76.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.699     8.381    AudVid/i2s/squaregenerator/count[0]_i_1__5_n_1
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.676    15.017    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.080    15.219    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.790    AudVid/i2s/squaregenerator/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.023%)  route 2.354ns (76.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.699     8.381    AudVid/i2s/squaregenerator/count[0]_i_1__5_n_1
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.676    15.017    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.080    15.219    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.790    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.409ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.704ns (23.023%)  route 2.354ns (76.977%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.699     8.381    AudVid/i2s/squaregenerator/count[0]_i_1__5_n_1
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.676    15.017    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
                         clock pessimism              0.281    15.298    
                         clock uncertainty           -0.080    15.219    
    SLICE_X3Y133         FDRE (Setup_fdre_C_R)       -0.429    14.790    AudVid/i2s/squaregenerator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -8.381    
  -------------------------------------------------------------------
                         slack                                  6.409    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.412%)  route 2.303ns (76.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.648     8.330    AudVid/i2s/squaregenerator/count[0]_i_1__5_n_1
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.679    15.020    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[16]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.080    15.222    
    SLICE_X3Y137         FDRE (Setup_fdre_C_R)       -0.429    14.793    AudVid/i2s/squaregenerator/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.007ns  (logic 0.704ns (23.412%)  route 2.303ns (76.588%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.648     8.330    AudVid/i2s/squaregenerator/count[0]_i_1__5_n_1
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.679    15.020    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[17]/C
                         clock pessimism              0.281    15.301    
                         clock uncertainty           -0.080    15.222    
    SLICE_X3Y137         FDRE (Setup_fdre_C_R)       -0.429    14.793    AudVid/i2s/squaregenerator/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.704ns (23.398%)  route 2.305ns (76.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.650     8.332    AudVid/i2s/squaregenerator/count[0]_i_1__5_n_1
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.677    15.018    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/C
                         clock pessimism              0.305    15.323    
                         clock uncertainty           -0.080    15.244    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    AudVid/i2s/squaregenerator/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.704ns (23.398%)  route 2.305ns (76.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.650     8.332    AudVid/i2s/squaregenerator/count[0]_i_1__5_n_1
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.677    15.018    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[5]/C
                         clock pessimism              0.305    15.323    
                         clock uncertainty           -0.080    15.244    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    AudVid/i2s/squaregenerator/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.704ns (23.398%)  route 2.305ns (76.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.650     8.332    AudVid/i2s/squaregenerator/count[0]_i_1__5_n_1
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.677    15.018    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[6]/C
                         clock pessimism              0.305    15.323    
                         clock uncertainty           -0.080    15.244    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    AudVid/i2s/squaregenerator/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.009ns  (logic 0.704ns (23.398%)  route 2.305ns (76.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.802     5.323    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.456     5.779 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.842     6.622    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X2Y135         LUT6 (Prop_lut6_I2_O)        0.124     6.746 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.813     7.558    AudVid/i2s/squaregenerator/data[15]_i_4_n_1
    SLICE_X2Y137         LUT5 (Prop_lut5_I2_O)        0.124     7.682 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.650     8.332    AudVid/i2s/squaregenerator/count[0]_i_1__5_n_1
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.677    15.018    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
                         clock pessimism              0.305    15.323    
                         clock uncertainty           -0.080    15.244    
    SLICE_X3Y134         FDRE (Setup_fdre_C_R)       -0.429    14.815    AudVid/i2s/squaregenerator/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.194 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056     1.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1[0]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060     1.090    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055     1.233    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1[6]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023     1.053    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.670     1.554    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  AudVid/i2s/squaregenerator/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.803    AudVid/i2s/squaregenerator/count_reg_n_1_[3]
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.911 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.911    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_5
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.943     2.071    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.105     1.659    AudVid/i2s/squaregenerator/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.671     1.555    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  AudVid/i2s/squaregenerator/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.801    AudVid/i2s/squaregenerator/count_reg_n_1_[4]
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.916 r  AudVid/i2s/squaregenerator/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.916    AudVid/i2s/squaregenerator/count_reg[4]_i_1_n_8
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.944     2.072    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/C
                         clock pessimism             -0.517     1.555    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.105     1.660    AudVid/i2s/squaregenerator/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.670     1.554    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y133         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  AudVid/i2s/squaregenerator/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.804    AudVid/i2s/squaregenerator/count_reg_n_1_[2]
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.915 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.915    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_6
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.943     2.071    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y133         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism             -0.517     1.554    
    SLICE_X3Y133         FDRE (Hold_fdre_C_D)         0.105     1.659    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.672     1.556    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y137         FDRE (Prop_fdre_C_Q)         0.164     1.720 r  AudVid/i2s/squaregenerator/data_reg[12]/Q
                         net (fo=2, routed)           0.175     1.895    AudVid/i2s/squaregenerator/D[0]
    SLICE_X2Y137         LUT3 (Prop_lut3_I0_O)        0.045     1.940 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.940    AudVid/i2s/squaregenerator/data[12]_i_1_n_1
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.946     2.074    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism             -0.518     1.556    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.120     1.676    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.671     1.555    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y134         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.816    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X3Y134         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  AudVid/i2s/squaregenerator/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    AudVid/i2s/squaregenerator/count_reg[4]_i_1_n_5
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.944     2.072    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
                         clock pessimism             -0.517     1.555    
    SLICE_X3Y134         FDRE (Hold_fdre_C_D)         0.105     1.660    AudVid/i2s/squaregenerator/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.671     1.555    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  AudVid/i2s/squaregenerator/count_reg[15]/Q
                         net (fo=3, routed)           0.120     1.816    AudVid/i2s/squaregenerator/count_reg[15]
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.924 r  AudVid/i2s/squaregenerator/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.924    AudVid/i2s/squaregenerator/count_reg[12]_i_1_n_5
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.945     2.073    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105     1.660    AudVid/i2s/squaregenerator/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148     1.178 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119     1.297    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1[1]
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.671     1.555    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141     1.696 r  AudVid/i2s/squaregenerator/count_reg[12]/Q
                         net (fo=2, routed)           0.116     1.812    AudVid/i2s/squaregenerator/count_reg[12]
    SLICE_X3Y136         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.927 r  AudVid/i2s/squaregenerator/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.927    AudVid/i2s/squaregenerator/count_reg[12]_i_1_n_8
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.945     2.073    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
                         clock pessimism             -0.518     1.555    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.105     1.660    AudVid/i2s/squaregenerator/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y14     AudVid/TilesPositionsRegister_reg_128_191_3_3/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y14     AudVid/TilesPositionsRegister_reg_128_191_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y18     AudVid/TilesPositionsRegister_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y17     AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y18     AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  SD_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.449ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.210ns  (logic 0.779ns (35.256%)  route 1.431ns (64.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 85.800 - 80.000 ) 
    Source Clock Delay      (SCD):    6.283ns = ( 46.283 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           2.055    45.576    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.700 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.583    46.283    AudVid/sd_spi/spi/CLK
    SLICE_X30Y40         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.484    46.767 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          1.032    47.798    AudVid/sd_spi/spi/count[1]
    SLICE_X30Y41         LUT3 (Prop_lut3_I0_O)        0.295    48.093 r  AudVid/sd_spi/spi/Data[2]_i_1/O
                         net (fo=1, routed)           0.399    48.492    AudVid/sd_spi/spi/Data[2]_i_1_n_1
    SLICE_X30Y41         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.837    85.178    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.100    85.278 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.522    85.800    AudVid/sd_spi/spi/CLK
    SLICE_X30Y41         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/C
                         clock pessimism              0.422    86.222    
                         clock uncertainty           -0.112    86.110    
    SLICE_X30Y41         FDRE (Setup_fdre_C_CE)      -0.169    85.941    AudVid/sd_spi/spi/Data_reg[2]
  -------------------------------------------------------------------
                         required time                         85.941    
                         arrival time                         -48.492    
  -------------------------------------------------------------------
                         slack                                 37.449    

Slack (MET) :             37.488ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.298ns  (logic 0.779ns (33.902%)  route 1.519ns (66.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.927ns = ( 85.927 - 80.000 ) 
    Source Clock Delay      (SCD):    6.283ns = ( 46.283 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           2.055    45.576    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.700 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.583    46.283    AudVid/sd_spi/spi/CLK
    SLICE_X30Y40         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.484    46.767 r  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          1.041    47.808    AudVid/sd_spi/spi/count[1]
    SLICE_X29Y39         LUT3 (Prop_lut3_I1_O)        0.295    48.103 r  AudVid/sd_spi/spi/Data[5]_i_1/O
                         net (fo=1, routed)           0.477    48.580    AudVid/sd_spi/spi/Data[5]_i_1_n_1
    SLICE_X30Y38         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.837    85.178    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.100    85.278 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.649    85.927    AudVid/sd_spi/spi/CLK
    SLICE_X30Y38         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/C
                         clock pessimism              0.422    86.349    
                         clock uncertainty           -0.112    86.237    
    SLICE_X30Y38         FDRE (Setup_fdre_C_CE)      -0.169    86.068    AudVid/sd_spi/spi/Data_reg[5]
  -------------------------------------------------------------------
                         required time                         86.068    
                         arrival time                         -48.580    
  -------------------------------------------------------------------
                         slack                                 37.488    

Slack (MET) :             37.529ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.300ns  (logic 0.779ns (33.872%)  route 1.521ns (66.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.007ns = ( 86.007 - 80.000 ) 
    Source Clock Delay      (SCD):    6.283ns = ( 46.283 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           2.055    45.576    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.700 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.583    46.283    AudVid/sd_spi/spi/CLK
    SLICE_X30Y40         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.484    46.767 r  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          1.039    47.806    AudVid/sd_spi/spi/count[1]
    SLICE_X29Y39         LUT3 (Prop_lut3_I0_O)        0.295    48.101 r  AudVid/sd_spi/spi/Data[0]_i_1/O
                         net (fo=9, routed)           0.482    48.582    AudVid/sd_spi/spi/p_1_in
    SLICE_X29Y38         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.837    85.178    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.100    85.278 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.729    86.007    AudVid/sd_spi/spi/CLK
    SLICE_X29Y38         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/C
                         clock pessimism              0.422    86.429    
                         clock uncertainty           -0.112    86.317    
    SLICE_X29Y38         FDRE (Setup_fdre_C_CE)      -0.205    86.112    AudVid/sd_spi/spi/Data_reg[0]
  -------------------------------------------------------------------
                         required time                         86.112    
                         arrival time                         -48.582    
  -------------------------------------------------------------------
                         slack                                 37.529    

Slack (MET) :             37.540ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.189ns  (logic 0.779ns (35.587%)  route 1.410ns (64.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.907ns = ( 85.907 - 80.000 ) 
    Source Clock Delay      (SCD):    6.283ns = ( 46.283 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           2.055    45.576    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.700 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.583    46.283    AudVid/sd_spi/spi/CLK
    SLICE_X30Y40         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.484    46.767 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          1.008    47.774    AudVid/sd_spi/spi/count[1]
    SLICE_X28Y39         LUT3 (Prop_lut3_I0_O)        0.295    48.069 r  AudVid/sd_spi/spi/Data[3]_i_1/O
                         net (fo=1, routed)           0.402    48.472    AudVid/sd_spi/spi/Data[3]_i_1_n_1
    SLICE_X28Y39         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.837    85.178    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.100    85.278 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.628    85.907    AudVid/sd_spi/spi/CLK
    SLICE_X28Y39         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/C
                         clock pessimism              0.422    86.328    
                         clock uncertainty           -0.112    86.217    
    SLICE_X28Y39         FDRE (Setup_fdre_C_CE)      -0.205    86.012    AudVid/sd_spi/spi/Data_reg[3]
  -------------------------------------------------------------------
                         required time                         86.012    
                         arrival time                         -48.472    
  -------------------------------------------------------------------
                         slack                                 37.540    

Slack (MET) :             37.627ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.153ns  (logic 0.779ns (36.186%)  route 1.374ns (63.814%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 85.957 - 80.000 ) 
    Source Clock Delay      (SCD):    6.283ns = ( 46.283 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           2.055    45.576    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.700 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.583    46.283    AudVid/sd_spi/spi/CLK
    SLICE_X30Y40         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.484    46.767 r  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=14, routed)          0.854    47.621    AudVid/sd_spi/spi/count[1]
    SLICE_X29Y40         LUT3 (Prop_lut3_I0_O)        0.295    47.916 r  AudVid/sd_spi/spi/Data[4]_i_1/O
                         net (fo=1, routed)           0.519    48.435    AudVid/sd_spi/spi/Data[4]_i_1_n_1
    SLICE_X29Y40         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.837    85.178    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.100    85.278 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.679    85.957    AudVid/sd_spi/spi/CLK
    SLICE_X29Y40         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/C
                         clock pessimism              0.422    86.379    
                         clock uncertainty           -0.112    86.267    
    SLICE_X29Y40         FDRE (Setup_fdre_C_CE)      -0.205    86.062    AudVid/sd_spi/spi/Data_reg[4]
  -------------------------------------------------------------------
                         required time                         86.062    
                         arrival time                         -48.435    
  -------------------------------------------------------------------
                         slack                                 37.627    

Slack (MET) :             37.630ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.031ns  (logic 0.721ns (35.495%)  route 1.310ns (64.505%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.795ns = ( 85.795 - 80.000 ) 
    Source Clock Delay      (SCD):    6.280ns = ( 46.280 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           2.055    45.576    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.700 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.580    46.280    AudVid/sd_spi/spi/CLK
    SLICE_X28Y41         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.422    46.702 f  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.932    47.634    AudVid/sd_spi/spi/count[2]
    SLICE_X29Y41         LUT3 (Prop_lut3_I2_O)        0.299    47.933 r  AudVid/sd_spi/spi/Data[6]_i_1/O
                         net (fo=1, routed)           0.378    48.312    AudVid/sd_spi/spi/Data[6]_i_1_n_1
    SLICE_X29Y41         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.837    85.178    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.100    85.278 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.516    85.795    AudVid/sd_spi/spi/CLK
    SLICE_X29Y41         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[6]/C
                         clock pessimism              0.464    86.258    
                         clock uncertainty           -0.112    86.147    
    SLICE_X29Y41         FDRE (Setup_fdre_C_CE)      -0.205    85.942    AudVid/sd_spi/spi/Data_reg[6]
  -------------------------------------------------------------------
                         required time                         85.942    
                         arrival time                         -48.312    
  -------------------------------------------------------------------
                         slack                                 37.630    

Slack (MET) :             37.641ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.106ns  (logic 0.721ns (34.232%)  route 1.385ns (65.768%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 85.901 - 80.000 ) 
    Source Clock Delay      (SCD):    6.280ns = ( 46.280 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           2.055    45.576    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.700 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.580    46.280    AudVid/sd_spi/spi/CLK
    SLICE_X28Y41         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.422    46.702 f  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          1.049    47.752    AudVid/sd_spi/spi/count[2]
    SLICE_X29Y39         LUT3 (Prop_lut3_I2_O)        0.299    48.051 r  AudVid/sd_spi/spi/Data[7]_i_1/O
                         net (fo=1, routed)           0.336    48.387    AudVid/sd_spi/spi/Data[7]_i_1_n_1
    SLICE_X31Y39         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.837    85.178    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.100    85.278 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.623    85.901    AudVid/sd_spi/spi/CLK
    SLICE_X31Y39         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/C
                         clock pessimism              0.443    86.344    
                         clock uncertainty           -0.112    86.232    
    SLICE_X31Y39         FDRE (Setup_fdre_C_CE)      -0.205    86.027    AudVid/sd_spi/spi/Data_reg[7]
  -------------------------------------------------------------------
                         required time                         86.027    
                         arrival time                         -48.387    
  -------------------------------------------------------------------
                         slack                                 37.641    

Slack (MET) :             37.790ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.013ns  (logic 0.721ns (35.825%)  route 1.292ns (64.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.957ns = ( 85.957 - 80.000 ) 
    Source Clock Delay      (SCD):    6.280ns = ( 46.280 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    43.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    43.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    45.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    41.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666    43.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    43.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           2.055    45.576    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124    45.700 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.580    46.280    AudVid/sd_spi/spi/CLK
    SLICE_X28Y41         FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.422    46.702 r  AudVid/sd_spi/spi/count_reg[2]/Q
                         net (fo=13, routed)          0.889    47.592    AudVid/sd_spi/spi/count[2]
    SLICE_X28Y40         LUT3 (Prop_lut3_I2_O)        0.299    47.891 r  AudVid/sd_spi/spi/Data[1]_i_1/O
                         net (fo=1, routed)           0.402    48.293    AudVid/sd_spi/spi/Data[1]_i_1_n_1
    SLICE_X28Y40         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    83.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    83.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    84.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    81.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    83.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.837    85.178    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.100    85.278 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.679    85.957    AudVid/sd_spi/spi/CLK
    SLICE_X28Y40         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/C
                         clock pessimism              0.443    86.400    
                         clock uncertainty           -0.112    86.288    
    SLICE_X28Y40         FDRE (Setup_fdre_C_CE)      -0.205    86.083    AudVid/sd_spi/spi/Data_reg[1]
  -------------------------------------------------------------------
                         required time                         86.083    
                         arrival time                         -48.293    
  -------------------------------------------------------------------
                         slack                                 37.790    

Slack (MET) :             38.580ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/InputData_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.518ns (44.563%)  route 0.644ns (55.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 45.901 - 40.000 ) 
    Source Clock Delay      (SCD):    6.446ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           2.055     5.576    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.700 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.746     6.446    AudVid/sd_spi/spi/CLK
    SLICE_X30Y38         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.518     6.964 r  AudVid/sd_spi/spi/Data_reg[5]/Q
                         net (fo=1, routed)           0.644     7.609    AudVid/sd_spi/spi/Data_reg_n_1_[5]
    SLICE_X30Y39         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    44.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    41.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    43.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.837    45.178    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.100    45.278 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.623    45.901    AudVid/sd_spi/spi/CLK
    SLICE_X30Y39         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.422    46.323    
                         clock uncertainty           -0.112    46.211    
    SLICE_X30Y39         FDRE (Setup_fdre_C_D)       -0.023    46.188    AudVid/sd_spi/spi/InputData_reg[5]
  -------------------------------------------------------------------
                         required time                         46.188    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                 38.580    

Slack (MET) :             38.609ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/InputData_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.011%)  route 0.776ns (62.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.901ns = ( 45.901 - 40.000 ) 
    Source Clock Delay      (SCD):    6.412ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.666     3.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.521 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           2.055     5.576    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.124     5.700 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.712     6.412    AudVid/sd_spi/spi/CLK
    SLICE_X31Y39         FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.456     6.868 r  AudVid/sd_spi/spi/Data_reg[7]/Q
                         net (fo=1, routed)           0.776     7.644    AudVid/sd_spi/spi/Data_reg_n_1_[7]
    SLICE_X30Y39         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    44.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    41.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.587    43.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    43.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.837    45.178    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.100    45.278 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.623    45.901    AudVid/sd_spi/spi/CLK
    SLICE_X30Y39         FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.489    46.390    
                         clock uncertainty           -0.112    46.278    
    SLICE_X30Y39         FDRE (Setup_fdre_C_D)       -0.025    46.253    AudVid/sd_spi/spi/InputData_reg[7]
  -------------------------------------------------------------------
                         required time                         46.253    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                 38.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056     1.228    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[0]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075     1.106    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           0.562     1.445    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X36Y40         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  AudVid/sd_spi/spiInitClock/counter_reg[3]/Q
                         net (fo=5, routed)           0.097     1.683    AudVid/sd_spi/spiInitClock/counter_reg__0[3]
    SLICE_X37Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.728 r  AudVid/sd_spi/spiInitClock/outputCLK_i_1/O
                         net (fo=1, routed)           0.000     1.728    AudVid/sd_spi/spiInitClock/outputCLK_i_1_n_1
    SLICE_X37Y40         FDRE                                         r  AudVid/sd_spi/spiInitClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           0.831     1.958    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X37Y40         FDRE                                         r  AudVid/sd_spi/spiInitClock/outputCLK_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091     1.549    AudVid/sd_spi/spiInitClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.214    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[6]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)        -0.006     1.025    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.159 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119     1.278    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[1]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.017     1.048    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiUtilCount/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiUtilCount/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        0.360ns  (logic 0.195ns (54.110%)  route 0.165ns (45.891%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.605ns = ( 42.605 - 40.000 ) 
    Source Clock Delay      (SCD):    1.997ns = ( 41.997 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    40.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549    41.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    40.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489    40.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           0.722    41.606    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.045    41.651 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.346    41.997    AudVid/sd_spi/spiUtilCount/CLK
    SLICE_X29Y37         FDRE                                         r  AudVid/sd_spi/spiUtilCount/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.146    42.143 r  AudVid/sd_spi/spiUtilCount/count_reg[1]/Q
                         net (fo=6, routed)           0.165    42.309    AudVid/sd_spi/spiUtilCount/count_reg_n_1_[1]
    SLICE_X29Y37         LUT2 (Prop_lut2_I1_O)        0.049    42.358 r  AudVid/sd_spi/spiUtilCount/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000    42.358    AudVid/sd_spi/spiUtilCount/count[1]_i_1__1_n_1
    SLICE_X29Y37         FDRE                                         r  AudVid/sd_spi/spiUtilCount/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    41.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816    41.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    40.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534    41.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.027    42.155    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.056    42.211 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.393    42.605    AudVid/sd_spi/spiUtilCount/CLK
    SLICE_X29Y37         FDRE                                         r  AudVid/sd_spi/spiUtilCount/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.607    41.997    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.111    42.108    AudVid/sd_spi/spiUtilCount/count_reg[1]
  -------------------------------------------------------------------
                         required time                        -42.108    
                         arrival time                          42.358    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.400%)  route 0.156ns (45.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489     0.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.884 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           0.562     1.445    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X36Y40         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  AudVid/sd_spi/spiInitClock/counter_reg[3]/Q
                         net (fo=5, routed)           0.156     1.742    AudVid/sd_spi/spiInitClock/counter_reg__0[3]
    SLICE_X36Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.787 r  AudVid/sd_spi/spiInitClock/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     1.787    AudVid/sd_spi/spiInitClock/p_0_in[5]
    SLICE_X36Y40         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           0.831     1.958    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X36Y40         FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.092     1.537    AudVid/sd_spi/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spi/DataClk_reg/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/DataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        0.378ns  (logic 0.191ns (50.534%)  route 0.187ns (49.466%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.526ns = ( 42.526 - 40.000 ) 
    Source Clock Delay      (SCD):    1.936ns = ( 41.936 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    40.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549    41.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    40.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489    40.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           0.722    41.606    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.045    41.651 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.285    41.936    AudVid/sd_spi/spi/CLK
    SLICE_X28Y41         FDRE                                         r  AudVid/sd_spi/spi/DataClk_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y41         FDRE (Prop_fdre_C_Q)         0.146    42.082 r  AudVid/sd_spi/spi/DataClk_reg/Q
                         net (fo=2, routed)           0.187    42.269    AudVid/sd_spi/spi/DataClk_reg_0
    SLICE_X28Y41         LUT4 (Prop_lut4_I0_O)        0.045    42.314 r  AudVid/sd_spi/spi/DataClk_i_1/O
                         net (fo=1, routed)           0.000    42.314    AudVid/sd_spi/spi/DataClk_i_1_n_1
    SLICE_X28Y41         FDRE                                         r  AudVid/sd_spi/spi/DataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    41.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816    41.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    40.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534    41.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.027    42.155    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.056    42.211 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.314    42.526    AudVid/sd_spi/spi/CLK
    SLICE_X28Y41         FDRE                                         r  AudVid/sd_spi/spi/DataClk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.589    41.936    
    SLICE_X28Y41         FDRE (Hold_fdre_C_D)         0.098    42.034    AudVid/sd_spi/spi/DataClk_reg
  -------------------------------------------------------------------
                         required time                        -42.034    
                         arrival time                          42.314    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        0.422ns  (logic 0.210ns (49.806%)  route 0.212ns (50.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns = ( 42.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.897ns = ( 41.897 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.591ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    40.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    40.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549    41.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    40.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.489    40.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    40.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           0.722    41.606    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.045    41.651 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.247    41.897    AudVid/sd_spi/spi/CLK
    SLICE_X30Y40         FDRE                                         r  AudVid/sd_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDRE (Prop_fdre_C_Q)         0.167    42.064 r  AudVid/sd_spi/spi/count_reg[0]/Q
                         net (fo=15, routed)          0.212    42.276    AudVid/sd_spi/spi/count[0]
    SLICE_X30Y40         LUT2 (Prop_lut2_I0_O)        0.043    42.319 r  AudVid/sd_spi/spi/count[1]_i_1/O
                         net (fo=1, routed)           0.000    42.319    AudVid/sd_spi/spi/count[1]_i_1_n_1
    SLICE_X30Y40         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    41.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    41.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816    41.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    40.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.534    41.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    41.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=8, routed)           1.027    42.155    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X33Y40         LUT6 (Prop_lut6_I3_O)        0.056    42.211 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=27, routed)          0.278    42.489    AudVid/sd_spi/spi/CLK
    SLICE_X30Y40         FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.591    41.897    
    SLICE_X30Y40         FDRE (Hold_fdre_C_D)         0.135    42.032    AudVid/sd_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        -42.032    
                         arrival time                          42.319    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232     1.403    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[3]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.076     1.107    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273     1.031    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.172 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.235     1.406    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2[5]
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498     1.517    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y47         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.487     1.031    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.078     1.109    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SD_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y6    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         80.000      77.845     BUFHCE_X0Y1      AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X28Y40     AudVid/sd_spi/spi/Data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y40     AudVid/sd_spi/spi/Data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X28Y39     AudVid/sd_spi/spi/Data_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y41     AudVid/sd_spi/spi/Data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X29Y41     AudVid/sd_spi/spi/Data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X31Y39     AudVid/sd_spi/spi/Data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X36Y40     AudVid/sd_spi/spiInitClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X36Y40     AudVid/sd_spi/spiInitClock/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X36Y40     AudVid/sd_spi/spiInitClock/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X36Y40     AudVid/sd_spi/spiInitClock/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X30Y40     AudVid/sd_spi/spi/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X30Y40     AudVid/sd_spi/spi/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X30Y40     AudVid/sd_spi/spiCount/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X30Y40     AudVid/sd_spi/spiCount/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y47     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  TFT_Clock_reloj1_clk_wiz_0_0
  To Clock:  TFT_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.036ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.837ns  (logic 0.648ns (35.279%)  route 1.189ns (64.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 244.772 - 240.000 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 85.067 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.546    85.067    AudVid/tft_spi/spi/CLK
    SLICE_X42Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.524    85.591 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          1.189    86.780    AudVid/tft_spi/spi/Q[0]
    SLICE_X44Y25         LUT2 (Prop_lut2_I1_O)        0.124    86.904 r  AudVid/tft_spi/spi/count[1]_i_1__3/O
                         net (fo=1, routed)           0.000    86.904    AudVid/tft_spi/spi/p_0_in__0[1]
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.431   244.772    AudVid/tft_spi/spi/CLK
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260   245.032    
                         clock uncertainty           -0.126   244.906    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.034   244.940    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        244.940    
                         arrival time                         -86.904    
  -------------------------------------------------------------------
                         slack                                158.036    

Slack (MET) :             158.041ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.832ns  (logic 0.648ns (35.364%)  route 1.184ns (64.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 244.772 - 240.000 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 85.067 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.546    85.067    AudVid/tft_spi/spi/CLK
    SLICE_X42Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.524    85.591 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          1.184    86.776    AudVid/tft_spi/spi/Q[0]
    SLICE_X44Y25         LUT4 (Prop_lut4_I3_O)        0.124    86.900 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    86.900    AudVid/tft_spi/spi/p_0_in__0[3]
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.431   244.772    AudVid/tft_spi/spi/CLK
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.260   245.032    
                         clock uncertainty           -0.126   244.906    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.035   244.941    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        244.941    
                         arrival time                         -86.900    
  -------------------------------------------------------------------
                         slack                                158.041    

Slack (MET) :             158.051ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.866ns  (logic 0.677ns (36.285%)  route 1.189ns (63.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 244.772 - 240.000 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 85.067 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.546    85.067    AudVid/tft_spi/spi/CLK
    SLICE_X42Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.524    85.591 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          1.189    86.780    AudVid/tft_spi/spi/Q[0]
    SLICE_X44Y25         LUT3 (Prop_lut3_I1_O)        0.153    86.933 r  AudVid/tft_spi/spi/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000    86.933    AudVid/tft_spi/spi/p_0_in__0[2]
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.431   244.772    AudVid/tft_spi/spi/CLK
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.260   245.032    
                         clock uncertainty           -0.126   244.906    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.078   244.984    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        244.984    
                         arrival time                         -86.933    
  -------------------------------------------------------------------
                         slack                                158.051    

Slack (MET) :             158.059ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.857ns  (logic 0.673ns (36.234%)  route 1.184ns (63.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 244.772 - 240.000 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 85.067 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.546    85.067    AudVid/tft_spi/spi/CLK
    SLICE_X42Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.524    85.591 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          1.184    86.776    AudVid/tft_spi/spi/Q[0]
    SLICE_X44Y25         LUT5 (Prop_lut5_I2_O)        0.149    86.925 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    86.925    AudVid/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.431   244.772    AudVid/tft_spi/spi/CLK
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.260   245.032    
                         clock uncertainty           -0.126   244.906    
    SLICE_X44Y25         FDRE (Setup_fdre_C_D)        0.078   244.984    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        244.984    
                         arrival time                         -86.925    
  -------------------------------------------------------------------
                         slack                                158.059    

Slack (MET) :             158.320ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.456ns (53.210%)  route 0.401ns (46.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.250ns = ( 163.250 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.401     4.740    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   163.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
                         clock pessimism              0.096   163.346    
                         clock uncertainty           -0.126   163.219    
    BUFGCTRL_X0Y1        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   163.060    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1
  -------------------------------------------------------------------
                         required time                        163.060    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                158.320    

Slack (MET) :             158.582ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.606     4.909    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[4]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.266   163.491    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        163.491    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                158.582    

Slack (MET) :             158.583ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.419ns (40.845%)  route 0.607ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.419     4.302 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.607     4.909    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[2]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.265   163.492    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        163.492    
                         arrival time                          -4.909    
  -------------------------------------------------------------------
                         slack                                158.583    

Slack (MET) :             158.621ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.337ns  (logic 0.648ns (48.466%)  route 0.689ns (51.535%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 244.771 - 240.000 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 85.067 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967    83.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    83.521 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574    85.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337    81.758 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.666    83.425    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    83.521 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.546    85.067    AudVid/tft_spi/spi/CLK
    SLICE_X42Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.524    85.591 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.689    86.280    AudVid/tft_spi/spi/Q[0]
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.124    86.404 r  AudVid/tft_spi/spi/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000    86.404    AudVid/tft_spi/spi/count[0]_i_1__3_n_1
    SLICE_X42Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   243.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   243.341 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455   244.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   241.663 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.587   243.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   243.341 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.430   244.771    AudVid/tft_spi/spi/CLK
    SLICE_X42Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.296   245.067    
                         clock uncertainty           -0.126   244.941    
    SLICE_X42Y24         FDRE (Setup_fdre_C_D)        0.084   245.025    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        245.025    
                         arrival time                         -86.404    
  -------------------------------------------------------------------
                         slack                                158.621    

Slack (MET) :             158.725ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.456ns (41.131%)  route 0.653ns (58.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.653     4.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.040   163.717    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        163.717    
                         arrival time                          -4.992    
  -------------------------------------------------------------------
                         slack                                158.725    

Slack (MET) :             158.739ns  (required time - arrival time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 163.626 - 160.000 ) 
    Source Clock Delay      (SCD):    3.883ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.574     5.095    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.337     1.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.234     2.992    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.127     3.119 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.764     3.883    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.456     4.339 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.636     4.975    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862   163.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   163.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455   164.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.133   161.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.158   162.821    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.081   162.902 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.724   163.626    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.258   163.883    
                         clock uncertainty           -0.126   163.757    
    SLICE_X35Y46         FDRE (Setup_fdre_C_D)       -0.043   163.714    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        163.714    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                158.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056     1.227    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[0]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     1.105    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055     1.213    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[6]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006     1.024    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128     1.158 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119     1.277    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[1]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.017     1.047    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.692%)  route 0.161ns (53.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.099ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.161     1.332    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[7]
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL                                     r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
                         clock pessimism             -0.197     0.902    
    BUFGCTRL_X0Y1        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.061    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.232     1.402    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[3]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.076     1.106    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.535%)  route 0.235ns (62.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.516ns
    Source Clock Delay      (SCD):    1.030ns
    Clock Pessimism Removal (CPR):    0.487ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549     1.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063     0.369 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.369     0.738    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.020     0.758 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.272     1.030    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.171 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.235     1.405    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3[5]
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.411     0.976    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y2          BUFH (Prop_bufh_I_O)         0.043     1.019 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.497     1.516    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y46         FDRE                                         r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                         clock pessimism             -0.487     1.030    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.078     1.108    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.434ns  (logic 0.189ns (43.552%)  route 0.245ns (56.446%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 81.945 - 80.000 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 81.434 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.551    81.434    AudVid/tft_spi/spi/CLK
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.146    81.580 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.245    81.825    AudVid/tft_spi/spi/Q[1]
    SLICE_X44Y25         LUT5 (Prop_lut5_I3_O)        0.043    81.868 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    81.868    AudVid/tft_spi/spi/dataClk_i_1_n_1
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.818    81.945    AudVid/tft_spi/spi/CLK
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism             -0.511    81.434    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.114    81.548    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        -81.548    
                         arrival time                          81.868    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.441ns  (logic 0.189ns (42.824%)  route 0.252ns (57.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 81.945 - 80.000 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 81.434 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.551    81.434    AudVid/tft_spi/spi/CLK
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.146    81.580 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.252    81.832    AudVid/tft_spi/spi/Q[1]
    SLICE_X44Y25         LUT3 (Prop_lut3_I2_O)        0.043    81.875 r  AudVid/tft_spi/spi/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000    81.875    AudVid/tft_spi/spi/p_0_in__0[2]
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.818    81.945    AudVid/tft_spi/spi/CLK
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.511    81.434    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.114    81.548    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -81.548    
                         arrival time                          81.875    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.436ns  (logic 0.191ns (43.811%)  route 0.245ns (56.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 81.945 - 80.000 ) 
    Source Clock Delay      (SCD):    1.434ns = ( 81.434 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.551    81.434    AudVid/tft_spi/spi/CLK
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.146    81.580 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=6, routed)           0.245    81.825    AudVid/tft_spi/spi/Q[1]
    SLICE_X44Y25         LUT4 (Prop_lut4_I2_O)        0.045    81.870 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    81.870    AudVid/tft_spi/spi/p_0_in__0[3]
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.818    81.945    AudVid/tft_spi/spi/CLK
    SLICE_X44Y25         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.511    81.434    
    SLICE_X44Y25         FDRE (Hold_fdre_C_D)         0.099    81.533    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        -81.533    
                         arrival time                          81.870    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.467ns  (logic 0.212ns (45.393%)  route 0.255ns (54.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 81.944 - 80.000 ) 
    Source Clock Delay      (SCD):    1.433ns = ( 81.433 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631    80.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    80.884 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.549    81.432    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.063    80.369 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.489    80.858    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    80.884 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.550    81.433    AudVid/tft_spi/spi/CLK
    SLICE_X42Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDRE (Prop_fdre_C_Q)         0.167    81.600 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.255    81.855    AudVid/tft_spi/spi/Q[0]
    SLICE_X42Y24         LUT1 (Prop_lut1_I0_O)        0.045    81.900 r  AudVid/tft_spi/spi/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000    81.900    AudVid/tft_spi/spi/count[0]_i_1__3_n_1
    SLICE_X42Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685    81.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    81.128 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816    81.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.378    80.565 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.534    81.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    81.128 f  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.817    81.944    AudVid/tft_spi/spi/CLK
    SLICE_X42Y24         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.511    81.433    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.125    81.558    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -81.558    
                         arrival time                          81.900    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TFT_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         160.000     157.845    BUFGCTRL_X0Y1    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         160.000     157.845    BUFHCE_X0Y2      AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         160.000     158.751    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       160.000     53.360     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X42Y24     AudVid/tft_spi/spi/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X42Y24     AudVid/tft_spi/spi/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X42Y24     AudVid/tft_spi/spi/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X35Y46     AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y9    AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/clkf_buf2/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  AudVid/audvid_clockmanager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 soc_storage_full_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.580ns (15.090%)  route 3.264ns (84.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  soc_storage_full_reg[12]/Q
                         net (fo=6, routed)           2.131     7.665    AudVid/Q[12]
    SLICE_X45Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.789 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           1.133     8.922    AudVid/TilesPositionsRegister_reg_256_319_3_3/WE
    SLICE_X46Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.440    14.781    AudVid/TilesPositionsRegister_reg_256_319_3_3/WCLK
    SLICE_X46Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/DP/CLK
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.194    14.768    
    SLICE_X46Y17         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.235    AudVid/TilesPositionsRegister_reg_256_319_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 soc_storage_full_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.580ns (15.090%)  route 3.264ns (84.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  soc_storage_full_reg[12]/Q
                         net (fo=6, routed)           2.131     7.665    AudVid/Q[12]
    SLICE_X45Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.789 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           1.133     8.922    AudVid/TilesPositionsRegister_reg_256_319_3_3/WE
    SLICE_X46Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.440    14.781    AudVid/TilesPositionsRegister_reg_256_319_3_3/WCLK
    SLICE_X46Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/CLK
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.194    14.768    
    SLICE_X46Y17         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.235    AudVid/TilesPositionsRegister_reg_256_319_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 soc_storage_full_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_4_4/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.580ns (15.090%)  route 3.264ns (84.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  soc_storage_full_reg[12]/Q
                         net (fo=6, routed)           2.131     7.665    AudVid/Q[12]
    SLICE_X45Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.789 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           1.133     8.922    AudVid/TilesPositionsRegister_reg_256_319_4_4/WE
    SLICE_X46Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.440    14.781    AudVid/TilesPositionsRegister_reg_256_319_4_4/WCLK
    SLICE_X46Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/DP/CLK
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.194    14.768    
    SLICE_X46Y17         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.235    AudVid/TilesPositionsRegister_reg_256_319_4_4/DP
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 soc_storage_full_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.580ns (15.090%)  route 3.264ns (84.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  soc_storage_full_reg[12]/Q
                         net (fo=6, routed)           2.131     7.665    AudVid/Q[12]
    SLICE_X45Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.789 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           1.133     8.922    AudVid/TilesPositionsRegister_reg_256_319_4_4/WE
    SLICE_X46Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.440    14.781    AudVid/TilesPositionsRegister_reg_256_319_4_4/WCLK
    SLICE_X46Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_4_4/SP/CLK
                         clock pessimism              0.180    14.961    
                         clock uncertainty           -0.194    14.768    
    SLICE_X46Y17         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.235    AudVid/TilesPositionsRegister_reg_256_319_4_4/SP
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 soc_storage_full_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.580ns (15.659%)  route 3.124ns (84.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  soc_storage_full_reg[12]/Q
                         net (fo=6, routed)           2.131     7.665    AudVid/Q[12]
    SLICE_X45Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.789 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           0.993     8.782    AudVid/TilesPositionsRegister_reg_256_319_0_2/WE
    SLICE_X46Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.438    14.779    AudVid/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X46Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.194    14.766    
    SLICE_X46Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.233    AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 soc_storage_full_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.580ns (15.659%)  route 3.124ns (84.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  soc_storage_full_reg[12]/Q
                         net (fo=6, routed)           2.131     7.665    AudVid/Q[12]
    SLICE_X45Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.789 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           0.993     8.782    AudVid/TilesPositionsRegister_reg_256_319_0_2/WE
    SLICE_X46Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.438    14.779    AudVid/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X46Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.194    14.766    
    SLICE_X46Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.233    AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 soc_storage_full_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.580ns (15.659%)  route 3.124ns (84.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  soc_storage_full_reg[12]/Q
                         net (fo=6, routed)           2.131     7.665    AudVid/Q[12]
    SLICE_X45Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.789 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           0.993     8.782    AudVid/TilesPositionsRegister_reg_256_319_0_2/WE
    SLICE_X46Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.438    14.779    AudVid/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X46Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMC/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.194    14.766    
    SLICE_X46Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.233    AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 soc_storage_full_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.580ns (15.659%)  route 3.124ns (84.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  soc_storage_full_reg[12]/Q
                         net (fo=6, routed)           2.131     7.665    AudVid/Q[12]
    SLICE_X45Y17         LUT3 (Prop_lut3_I2_O)        0.124     7.789 r  AudVid/TilesPositionsRegister_reg_256_319_0_2_i_1/O
                         net (fo=8, routed)           0.993     8.782    AudVid/TilesPositionsRegister_reg_256_319_0_2/WE
    SLICE_X46Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.438    14.779    AudVid/TilesPositionsRegister_reg_256_319_0_2/WCLK
    SLICE_X46Y18         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMD/CLK
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.194    14.766    
    SLICE_X46Y18         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.233    AudVid/TilesPositionsRegister_reg_256_319_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 soc_storage_full_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_64_127_3_3/DP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.580ns (15.953%)  route 3.056ns (84.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  soc_storage_full_reg[13]/Q
                         net (fo=6, routed)           1.502     7.036    AudVid/Q[13]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.160 r  AudVid/TilesPositionsRegister_reg_64_127_0_2_i_1/O
                         net (fo=8, routed)           1.554     8.714    AudVid/TilesPositionsRegister_reg_64_127_3_3/WE
    SLICE_X46Y14         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_64_127_3_3/DP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.443    14.784    AudVid/TilesPositionsRegister_reg_64_127_3_3/WCLK
    SLICE_X46Y14         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_64_127_3_3/DP/CLK
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.194    14.771    
    SLICE_X46Y14         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.238    AudVid/TilesPositionsRegister_reg_64_127_3_3/DP
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 soc_storage_full_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_64_127_3_3/SP/WE
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.580ns (15.953%)  route 3.056ns (84.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.557     5.078    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.456     5.534 f  soc_storage_full_reg[13]/Q
                         net (fo=6, routed)           1.502     7.036    AudVid/Q[13]
    SLICE_X45Y16         LUT3 (Prop_lut3_I2_O)        0.124     7.160 r  AudVid/TilesPositionsRegister_reg_64_127_0_2_i_1/O
                         net (fo=8, routed)           1.554     8.714    AudVid/TilesPositionsRegister_reg_64_127_3_3/WE
    SLICE_X46Y14         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_64_127_3_3/SP/WE
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        1.455    14.796    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    11.663 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.587    13.250    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    13.341 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          1.443    14.784    AudVid/TilesPositionsRegister_reg_64_127_3_3/WCLK
    SLICE_X46Y14         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_64_127_3_3/SP/CLK
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.194    14.771    
    SLICE_X46Y14         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.533    14.238    AudVid/TilesPositionsRegister_reg_64_127_3_3/SP
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                  5.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 soc_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.539%)  route 0.663ns (82.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  soc_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_storage_full_reg[3]/Q
                         net (fo=11, routed)          0.663     2.246    AudVid/TilesPositionsRegister_reg_192_255_3_3/D
    SLICE_X42Y16         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.826     1.953    AudVid/TilesPositionsRegister_reg_192_255_3_3/WCLK
    SLICE_X42Y16         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/SP/CLK
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.194     1.903    
    SLICE_X42Y16         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.047    AudVid/TilesPositionsRegister_reg_192_255_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 soc_storage_full_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.141ns (17.427%)  route 0.668ns (82.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  soc_storage_full_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_storage_full_reg[2]/Q
                         net (fo=6, routed)           0.668     2.251    AudVid/TilesPositionsRegister_reg_192_255_0_2/DIC
    SLICE_X46Y16         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.827     1.954    AudVid/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X46Y16         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMC/CLK
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.194     1.904    
    SLICE_X46Y16         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.048    AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 soc_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.654%)  route 0.706ns (83.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  soc_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_storage_full_reg[3]/Q
                         net (fo=11, routed)          0.706     2.289    AudVid/TilesPositionsRegister_reg_256_319_3_3/D
    SLICE_X46Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.826     1.953    AudVid/TilesPositionsRegister_reg_256_319_3_3/WCLK
    SLICE_X46Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_256_319_3_3/SP/CLK
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.194     1.903    
    SLICE_X46Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.047    AudVid/TilesPositionsRegister_reg_256_319_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 soc_storage_full_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.141ns (17.539%)  route 0.663ns (82.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  soc_storage_full_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_storage_full_reg[3]/Q
                         net (fo=11, routed)          0.663     2.246    AudVid/TilesPositionsRegister_reg_192_255_3_3/D
    SLICE_X42Y16         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.826     1.953    AudVid/TilesPositionsRegister_reg_192_255_3_3/WCLK
    SLICE_X42Y16         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_3_3/DP/CLK
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.194     1.903    
    SLICE_X42Y16         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     2.004    AudVid/TilesPositionsRegister_reg_192_255_3_3/DP
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 soc_storage_full_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.484%)  route 0.714ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  soc_storage_full_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  soc_storage_full_reg[0]/Q
                         net (fo=6, routed)           0.714     2.298    AudVid/TilesPositionsRegister_reg_192_255_0_2/DIA
    SLICE_X46Y16         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.827     1.954    AudVid/TilesPositionsRegister_reg_192_255_0_2/WCLK
    SLICE_X46Y16         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA/CLK
                         clock pessimism             -0.244     1.710    
                         clock uncertainty            0.194     1.904    
    SLICE_X46Y16         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.051    AudVid/TilesPositionsRegister_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 soc_storage_full_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/I
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.128ns (15.880%)  route 0.678ns (84.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.559     1.442    clk100_IBUF_BUFG
    SLICE_X44Y16         FDRE                                         r  soc_storage_full_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y16         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  soc_storage_full_reg[4]/Q
                         net (fo=11, routed)          0.678     2.248    AudVid/TilesPositionsRegister_reg_0_63_4_4/D
    SLICE_X42Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.825     1.952    AudVid/TilesPositionsRegister_reg_0_63_4_4/WCLK
    SLICE_X42Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     1.994    AudVid/TilesPositionsRegister_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 soc_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.128ns (14.804%)  route 0.737ns (85.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  soc_storage_full_reg[9]/Q
                         net (fo=56, routed)          0.737     2.305    AudVid/TilesPositionsRegister_reg_0_63_3_3/A4
    SLICE_X42Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.825     1.952    AudVid/TilesPositionsRegister_reg_0_63_3_3/WCLK
    SLICE_X42Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/DP/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.049    AudVid/TilesPositionsRegister_reg_0_63_3_3/DP
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 soc_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.128ns (14.804%)  route 0.737ns (85.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  soc_storage_full_reg[9]/Q
                         net (fo=56, routed)          0.737     2.305    AudVid/TilesPositionsRegister_reg_0_63_3_3/A4
    SLICE_X42Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.825     1.952    AudVid/TilesPositionsRegister_reg_0_63_3_3/WCLK
    SLICE_X42Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.049    AudVid/TilesPositionsRegister_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 soc_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.128ns (14.804%)  route 0.737ns (85.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  soc_storage_full_reg[9]/Q
                         net (fo=56, routed)          0.737     2.305    AudVid/TilesPositionsRegister_reg_0_63_4_4/A4
    SLICE_X42Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.825     1.952    AudVid/TilesPositionsRegister_reg_0_63_4_4/WCLK
    SLICE_X42Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/DP/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.049    AudVid/TilesPositionsRegister_reg_0_63_4_4/DP
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 soc_storage_full_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.128ns (14.804%)  route 0.737ns (85.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.557     1.440    clk100_IBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  soc_storage_full_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y17         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  soc_storage_full_reg[9]/Q
                         net (fo=56, routed)          0.737     2.305    AudVid/TilesPositionsRegister_reg_0_63_4_4/A4
    SLICE_X42Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1789, routed)        0.816     1.943    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clk100_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.534     1.099    AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.128 r  AudVid/audvid_clockmanager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=68, routed)          0.825     1.952    AudVid/TilesPositionsRegister_reg_0_63_4_4/WCLK
    SLICE_X42Y17         RAMD64E                                      r  AudVid/TilesPositionsRegister_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.244     1.708    
                         clock uncertainty            0.194     1.902    
    SLICE_X42Y17         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.147     2.049    AudVid/TilesPositionsRegister_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.256    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
Reference | Input       | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                    |
Clock     | Port        | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                       |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
clk100    | cpu_reset   | FDRE    | -     |    -0.428 (r) | FAST    |     2.941 (r) | SLOW    |                             |
clk100    | serial_rx   | FDRE    | -     |     1.283 (r) | FAST    |     0.059 (r) | SLOW    |                             |
clk100    | SD_SPI_MISO | FDRE    | -     |    -0.035 (r) | FAST    |     3.651 (r) | SLOW    | SD_Clock_reloj1_clk_wiz_0_0 |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+


Output Ports Clock-to-out

----------+------------------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference | Output                 | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock     | Port                   | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
----------+------------------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100    | serial_tx              | FDSE       | -     |     13.388 (r) | SLOW    |      4.290 (r) | FAST    |                                |
clk100    | DAC_I2S_CLK            | FDRE       | -     |     13.429 (r) | SLOW    |      3.487 (r) | FAST    | I2S_CLK_reloj2_clk_wiz_0_0     |
clk100    | TFT_RS                 | FDRE       | -     |     16.635 (r) | SLOW    |      4.955 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CS             | FDRE       | -     |     13.826 (r) | SLOW    |      4.273 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_MOSI           | FDRE       | -     |     19.469 (r) | SLOW    |      5.071 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_CLK             | FDRE       | -     |     13.440 (r) | SLOW    |      3.908 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_CLK             | MMCME2_ADV | -     |     13.025 (f) | SLOW    |      3.908 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_COUNT_DEBUG     | FDRE       | -     |     17.177 (f) | SLOW    |      4.503 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_MOSI            | FDRE       | -     |     15.961 (f) | SLOW    |      4.462 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_UTILCOUNT_DEBUG | FDRE       | -     |     15.386 (f) | SLOW    |      4.451 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | TFT_SPI_CLK            | MMCME2_ADV | -     |     10.193 (r) | SLOW    |      2.600 (r) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_CLK            | MMCME2_ADV | -     |     10.193 (f) | SLOW    |      2.600 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_MOSI           | FDRE       | -     |     16.575 (f) | SLOW    |      4.534 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
----------+------------------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         8.693 | SLOW    |         1.420 | SLOW    |         2.551 | SLOW    |         2.627 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



