
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.42default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
Ó
Running: %s
333*	simulator2§
’C:/Xilinx/Vivado/2013.4/bin/unwrapped/win32.o/xelab.exe --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.sim/sim_1/behav/testbench.prj work.testbench work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
¨
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
Ò
(Analyzing VHDL file "%s" into library %s163*xsimverific2p
\c:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/ip/DMC/DMC_clk_wiz.vhd2default:default2
work2default:defaultZ10-163
Ê
(Analyzing VHDL file "%s" into library %s163*xsimverific2h
Tc:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/ip/DMC/DMC.vhd2default:default2
work2default:defaultZ10-163
Ï
(Analyzing VHDL file "%s" into library %s163*xsimverific2m
YC:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/imports/DAC/PWM.vhd2default:default2
work2default:defaultZ10-163
Ó
(Analyzing VHDL file "%s" into library %s163*xsimverific2q
]C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/imports/DAC/modules.vhd2default:default2
work2default:defaultZ10-163
Ï
(Analyzing VHDL file "%s" into library %s163*xsimverific2m
YC:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/imports/DAC/top.vhd2default:default2
work2default:defaultZ10-163
Î
(Analyzing VHDL file "%s" into library %s163*xsimverific2l
XC:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/imports/DAC/TB.vhd2default:default2
work2default:defaultZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
ž
¤formal port <%s> does not exist in entity <%s>.  Please compare the definition of block <%s> to its component declaration and its instantion to detect the mismatch.718*xsimverific2
VP_IN2default:default2
top2default:default2
top2default:default2n
XC:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/imports/DAC/TB.vhd2default:default2
162default:default8@Z10-718
ž
¤formal port <%s> does not exist in entity <%s>.  Please compare the definition of block <%s> to its component declaration and its instantion to detect the mismatch.718*xsimverific2
VN_IN2default:default2
top2default:default2
top2default:default2n
XC:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/imports/DAC/TB.vhd2default:default2
172default:default8@Z10-718
Ÿ
¤formal port <%s> does not exist in entity <%s>.  Please compare the definition of block <%s> to its component declaration and its instantion to detect the mismatch.718*xsimverific2
locked2default:default2
top2default:default2
top2default:default2n
XC:/CHALMERS/DAT096/DAT096/ADCDAC/DAC_Vivado/DAC_Vivado.srcs/sources_1/imports/DAC/TB.vhd2default:default2
212default:default8@Z10-718
ƒ
LStatic elaboration of top level Verilog design unit(s) in library %s failed
206*	simulator2
work2default:defaultZ43-3322


End Record