
M-PFW-043-00.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016a84  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002ba0  08016c88  08016c88  00026c88  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08019828  08019828  00029828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08019830  08019830  00029830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08019834  08019834  00029834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000079c  20020000  08019838  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .dtcmram      00000000  20000000  20000000  0003079c  2**0
                  CONTENTS
  8 .sram2        00000000  2007c000  2007c000  0003079c  2**0
                  CONTENTS
  9 .bss          0000bbf4  200207a0  200207a0  000307a0  2**3
                  ALLOC
 10 ._user_heap_stack 00000400  2002c394  2002c394  000307a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003079c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000c4969  00000000  00000000  000307cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000c04d  00000000  00000000  000f5135  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002940  00000000  00000000  00101188  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002498  00000000  00000000  00103ac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0001fdab  00000000  00000000  00105f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0000ee1a  00000000  00000000  00125d0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00134b25  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000aff4  00000000  00000000  00134ba4  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  0013fb98  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200207a0 	.word	0x200207a0
 800021c:	00000000 	.word	0x00000000
 8000220:	08016c6c 	.word	0x08016c6c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200207a4 	.word	0x200207a4
 800023c:	08016c6c 	.word	0x08016c6c

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800042e:	f1a4 0401 	sub.w	r4, r4, #1
 8000432:	d1e9      	bne.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f092 0f00 	teq	r2, #0
 80005da:	bf14      	ite	ne
 80005dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005e0:	4770      	bxeq	lr
 80005e2:	b530      	push	{r4, r5, lr}
 80005e4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f0:	e720      	b.n	8000434 <__adddf3+0x138>
 80005f2:	bf00      	nop

080005f4 <__aeabi_ul2d>:
 80005f4:	ea50 0201 	orrs.w	r2, r0, r1
 80005f8:	bf08      	it	eq
 80005fa:	4770      	bxeq	lr
 80005fc:	b530      	push	{r4, r5, lr}
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	e00a      	b.n	800061a <__aeabi_l2d+0x16>

08000604 <__aeabi_l2d>:
 8000604:	ea50 0201 	orrs.w	r2, r0, r1
 8000608:	bf08      	it	eq
 800060a:	4770      	bxeq	lr
 800060c:	b530      	push	{r4, r5, lr}
 800060e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000612:	d502      	bpl.n	800061a <__aeabi_l2d+0x16>
 8000614:	4240      	negs	r0, r0
 8000616:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800061a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800061e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000622:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000626:	f43f aedc 	beq.w	80003e2 <__adddf3+0xe6>
 800062a:	f04f 0203 	mov.w	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000642:	f1c2 0320 	rsb	r3, r2, #32
 8000646:	fa00 fc03 	lsl.w	ip, r0, r3
 800064a:	fa20 f002 	lsr.w	r0, r0, r2
 800064e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000652:	ea40 000e 	orr.w	r0, r0, lr
 8000656:	fa21 f102 	lsr.w	r1, r1, r2
 800065a:	4414      	add	r4, r2
 800065c:	e6c1      	b.n	80003e2 <__adddf3+0xe6>
 800065e:	bf00      	nop

08000660 <__aeabi_dmul>:
 8000660:	b570      	push	{r4, r5, r6, lr}
 8000662:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000666:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800066a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800066e:	bf1d      	ittte	ne
 8000670:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000674:	ea94 0f0c 	teqne	r4, ip
 8000678:	ea95 0f0c 	teqne	r5, ip
 800067c:	f000 f8de 	bleq	800083c <__aeabi_dmul+0x1dc>
 8000680:	442c      	add	r4, r5
 8000682:	ea81 0603 	eor.w	r6, r1, r3
 8000686:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800068a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800068e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000692:	bf18      	it	ne
 8000694:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000698:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800069c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006a0:	d038      	beq.n	8000714 <__aeabi_dmul+0xb4>
 80006a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006ae:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006b6:	f04f 0600 	mov.w	r6, #0
 80006ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006be:	f09c 0f00 	teq	ip, #0
 80006c2:	bf18      	it	ne
 80006c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006cc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006d0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006d4:	d204      	bcs.n	80006e0 <__aeabi_dmul+0x80>
 80006d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006da:	416d      	adcs	r5, r5
 80006dc:	eb46 0606 	adc.w	r6, r6, r6
 80006e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006f4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f8:	bf88      	it	hi
 80006fa:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006fe:	d81e      	bhi.n	800073e <__aeabi_dmul+0xde>
 8000700:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000704:	bf08      	it	eq
 8000706:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800070a:	f150 0000 	adcs.w	r0, r0, #0
 800070e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000718:	ea46 0101 	orr.w	r1, r6, r1
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000728:	bfc2      	ittt	gt
 800072a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800072e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000732:	bd70      	popgt	{r4, r5, r6, pc}
 8000734:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000738:	f04f 0e00 	mov.w	lr, #0
 800073c:	3c01      	subs	r4, #1
 800073e:	f300 80ab 	bgt.w	8000898 <__aeabi_dmul+0x238>
 8000742:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000746:	bfde      	ittt	le
 8000748:	2000      	movle	r0, #0
 800074a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800074e:	bd70      	pople	{r4, r5, r6, pc}
 8000750:	f1c4 0400 	rsb	r4, r4, #0
 8000754:	3c20      	subs	r4, #32
 8000756:	da35      	bge.n	80007c4 <__aeabi_dmul+0x164>
 8000758:	340c      	adds	r4, #12
 800075a:	dc1b      	bgt.n	8000794 <__aeabi_dmul+0x134>
 800075c:	f104 0414 	add.w	r4, r4, #20
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f305 	lsl.w	r3, r0, r5
 8000768:	fa20 f004 	lsr.w	r0, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000778:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800077c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000780:	fa21 f604 	lsr.w	r6, r1, r4
 8000784:	eb42 0106 	adc.w	r1, r2, r6
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 040c 	rsb	r4, r4, #12
 8000798:	f1c4 0520 	rsb	r5, r4, #32
 800079c:	fa00 f304 	lsl.w	r3, r0, r4
 80007a0:	fa20 f005 	lsr.w	r0, r0, r5
 80007a4:	fa01 f204 	lsl.w	r2, r1, r4
 80007a8:	ea40 0002 	orr.w	r0, r0, r2
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007b4:	f141 0100 	adc.w	r1, r1, #0
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f1c4 0520 	rsb	r5, r4, #32
 80007c8:	fa00 f205 	lsl.w	r2, r0, r5
 80007cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d0:	fa20 f304 	lsr.w	r3, r0, r4
 80007d4:	fa01 f205 	lsl.w	r2, r1, r5
 80007d8:	ea43 0302 	orr.w	r3, r3, r2
 80007dc:	fa21 f004 	lsr.w	r0, r1, r4
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	fa21 f204 	lsr.w	r2, r1, r4
 80007e8:	ea20 0002 	bic.w	r0, r0, r2
 80007ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007f4:	bf08      	it	eq
 80007f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007fa:	bd70      	pop	{r4, r5, r6, pc}
 80007fc:	f094 0f00 	teq	r4, #0
 8000800:	d10f      	bne.n	8000822 <__aeabi_dmul+0x1c2>
 8000802:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000806:	0040      	lsls	r0, r0, #1
 8000808:	eb41 0101 	adc.w	r1, r1, r1
 800080c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3c01      	subeq	r4, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1a6>
 8000816:	ea41 0106 	orr.w	r1, r1, r6
 800081a:	f095 0f00 	teq	r5, #0
 800081e:	bf18      	it	ne
 8000820:	4770      	bxne	lr
 8000822:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000826:	0052      	lsls	r2, r2, #1
 8000828:	eb43 0303 	adc.w	r3, r3, r3
 800082c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000830:	bf08      	it	eq
 8000832:	3d01      	subeq	r5, #1
 8000834:	d0f7      	beq.n	8000826 <__aeabi_dmul+0x1c6>
 8000836:	ea43 0306 	orr.w	r3, r3, r6
 800083a:	4770      	bx	lr
 800083c:	ea94 0f0c 	teq	r4, ip
 8000840:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000844:	bf18      	it	ne
 8000846:	ea95 0f0c 	teqne	r5, ip
 800084a:	d00c      	beq.n	8000866 <__aeabi_dmul+0x206>
 800084c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000850:	bf18      	it	ne
 8000852:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000856:	d1d1      	bne.n	80007fc <__aeabi_dmul+0x19c>
 8000858:	ea81 0103 	eor.w	r1, r1, r3
 800085c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000860:	f04f 0000 	mov.w	r0, #0
 8000864:	bd70      	pop	{r4, r5, r6, pc}
 8000866:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800086a:	bf06      	itte	eq
 800086c:	4610      	moveq	r0, r2
 800086e:	4619      	moveq	r1, r3
 8000870:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000874:	d019      	beq.n	80008aa <__aeabi_dmul+0x24a>
 8000876:	ea94 0f0c 	teq	r4, ip
 800087a:	d102      	bne.n	8000882 <__aeabi_dmul+0x222>
 800087c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000880:	d113      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000882:	ea95 0f0c 	teq	r5, ip
 8000886:	d105      	bne.n	8000894 <__aeabi_dmul+0x234>
 8000888:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800088c:	bf1c      	itt	ne
 800088e:	4610      	movne	r0, r2
 8000890:	4619      	movne	r1, r3
 8000892:	d10a      	bne.n	80008aa <__aeabi_dmul+0x24a>
 8000894:	ea81 0103 	eor.w	r1, r1, r3
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800089c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008a4:	f04f 0000 	mov.w	r0, #0
 80008a8:	bd70      	pop	{r4, r5, r6, pc}
 80008aa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008ae:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008b2:	bd70      	pop	{r4, r5, r6, pc}

080008b4 <__aeabi_ddiv>:
 80008b4:	b570      	push	{r4, r5, r6, lr}
 80008b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008c2:	bf1d      	ittte	ne
 80008c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c8:	ea94 0f0c 	teqne	r4, ip
 80008cc:	ea95 0f0c 	teqne	r5, ip
 80008d0:	f000 f8a7 	bleq	8000a22 <__aeabi_ddiv+0x16e>
 80008d4:	eba4 0405 	sub.w	r4, r4, r5
 80008d8:	ea81 0e03 	eor.w	lr, r1, r3
 80008dc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008e4:	f000 8088 	beq.w	80009f8 <__aeabi_ddiv+0x144>
 80008e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008ec:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008f0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008f4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008fc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000900:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000904:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000908:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800090c:	429d      	cmp	r5, r3
 800090e:	bf08      	it	eq
 8000910:	4296      	cmpeq	r6, r2
 8000912:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000916:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800091a:	d202      	bcs.n	8000922 <__aeabi_ddiv+0x6e>
 800091c:	085b      	lsrs	r3, r3, #1
 800091e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000922:	1ab6      	subs	r6, r6, r2
 8000924:	eb65 0503 	sbc.w	r5, r5, r3
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000932:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 000c 	orrcs.w	r0, r0, ip
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000982:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000986:	bf22      	ittt	cs
 8000988:	1ab6      	subcs	r6, r6, r2
 800098a:	4675      	movcs	r5, lr
 800098c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000990:	ea55 0e06 	orrs.w	lr, r5, r6
 8000994:	d018      	beq.n	80009c8 <__aeabi_ddiv+0x114>
 8000996:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800099a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800099e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009a2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009a6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009aa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009ae:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009b2:	d1c0      	bne.n	8000936 <__aeabi_ddiv+0x82>
 80009b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b8:	d10b      	bne.n	80009d2 <__aeabi_ddiv+0x11e>
 80009ba:	ea41 0100 	orr.w	r1, r1, r0
 80009be:	f04f 0000 	mov.w	r0, #0
 80009c2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009c6:	e7b6      	b.n	8000936 <__aeabi_ddiv+0x82>
 80009c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009cc:	bf04      	itt	eq
 80009ce:	4301      	orreq	r1, r0
 80009d0:	2000      	moveq	r0, #0
 80009d2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009d6:	bf88      	it	hi
 80009d8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009dc:	f63f aeaf 	bhi.w	800073e <__aeabi_dmul+0xde>
 80009e0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009e4:	bf04      	itt	eq
 80009e6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ee:	f150 0000 	adcs.w	r0, r0, #0
 80009f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	pop	{r4, r5, r6, pc}
 80009f8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009fc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a00:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a04:	bfc2      	ittt	gt
 8000a06:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a0e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a14:	f04f 0e00 	mov.w	lr, #0
 8000a18:	3c01      	subs	r4, #1
 8000a1a:	e690      	b.n	800073e <__aeabi_dmul+0xde>
 8000a1c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a20:	e68d      	b.n	800073e <__aeabi_dmul+0xde>
 8000a22:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a26:	ea94 0f0c 	teq	r4, ip
 8000a2a:	bf08      	it	eq
 8000a2c:	ea95 0f0c 	teqeq	r5, ip
 8000a30:	f43f af3b 	beq.w	80008aa <__aeabi_dmul+0x24a>
 8000a34:	ea94 0f0c 	teq	r4, ip
 8000a38:	d10a      	bne.n	8000a50 <__aeabi_ddiv+0x19c>
 8000a3a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a3e:	f47f af34 	bne.w	80008aa <__aeabi_dmul+0x24a>
 8000a42:	ea95 0f0c 	teq	r5, ip
 8000a46:	f47f af25 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	e72c      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a50:	ea95 0f0c 	teq	r5, ip
 8000a54:	d106      	bne.n	8000a64 <__aeabi_ddiv+0x1b0>
 8000a56:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a5a:	f43f aefd 	beq.w	8000858 <__aeabi_dmul+0x1f8>
 8000a5e:	4610      	mov	r0, r2
 8000a60:	4619      	mov	r1, r3
 8000a62:	e722      	b.n	80008aa <__aeabi_dmul+0x24a>
 8000a64:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a68:	bf18      	it	ne
 8000a6a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a6e:	f47f aec5 	bne.w	80007fc <__aeabi_dmul+0x19c>
 8000a72:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a76:	f47f af0d 	bne.w	8000894 <__aeabi_dmul+0x234>
 8000a7a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a7e:	f47f aeeb 	bne.w	8000858 <__aeabi_dmul+0x1f8>
 8000a82:	e712      	b.n	80008aa <__aeabi_dmul+0x24a>

08000a84 <__gedf2>:
 8000a84:	f04f 3cff 	mov.w	ip, #4294967295
 8000a88:	e006      	b.n	8000a98 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__ledf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	e002      	b.n	8000a98 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__cmpdf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	bf18      	it	ne
 8000aaa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aae:	d01b      	beq.n	8000ae8 <__cmpdf2+0x54>
 8000ab0:	b001      	add	sp, #4
 8000ab2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000ab6:	bf0c      	ite	eq
 8000ab8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000abc:	ea91 0f03 	teqne	r1, r3
 8000ac0:	bf02      	ittt	eq
 8000ac2:	ea90 0f02 	teqeq	r0, r2
 8000ac6:	2000      	moveq	r0, #0
 8000ac8:	4770      	bxeq	lr
 8000aca:	f110 0f00 	cmn.w	r0, #0
 8000ace:	ea91 0f03 	teq	r1, r3
 8000ad2:	bf58      	it	pl
 8000ad4:	4299      	cmppl	r1, r3
 8000ad6:	bf08      	it	eq
 8000ad8:	4290      	cmpeq	r0, r2
 8000ada:	bf2c      	ite	cs
 8000adc:	17d8      	asrcs	r0, r3, #31
 8000ade:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ae2:	f040 0001 	orr.w	r0, r0, #1
 8000ae6:	4770      	bx	lr
 8000ae8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af0:	d102      	bne.n	8000af8 <__cmpdf2+0x64>
 8000af2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af6:	d107      	bne.n	8000b08 <__cmpdf2+0x74>
 8000af8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b00:	d1d6      	bne.n	8000ab0 <__cmpdf2+0x1c>
 8000b02:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b06:	d0d3      	beq.n	8000ab0 <__cmpdf2+0x1c>
 8000b08:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b0c:	4770      	bx	lr
 8000b0e:	bf00      	nop

08000b10 <__aeabi_cdrcmple>:
 8000b10:	4684      	mov	ip, r0
 8000b12:	4610      	mov	r0, r2
 8000b14:	4662      	mov	r2, ip
 8000b16:	468c      	mov	ip, r1
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4663      	mov	r3, ip
 8000b1c:	e000      	b.n	8000b20 <__aeabi_cdcmpeq>
 8000b1e:	bf00      	nop

08000b20 <__aeabi_cdcmpeq>:
 8000b20:	b501      	push	{r0, lr}
 8000b22:	f7ff ffb7 	bl	8000a94 <__cmpdf2>
 8000b26:	2800      	cmp	r0, #0
 8000b28:	bf48      	it	mi
 8000b2a:	f110 0f00 	cmnmi.w	r0, #0
 8000b2e:	bd01      	pop	{r0, pc}

08000b30 <__aeabi_dcmpeq>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff fff4 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b38:	bf0c      	ite	eq
 8000b3a:	2001      	moveq	r0, #1
 8000b3c:	2000      	movne	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmplt>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffea 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b4c:	bf34      	ite	cc
 8000b4e:	2001      	movcc	r0, #1
 8000b50:	2000      	movcs	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmple>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffe0 	bl	8000b20 <__aeabi_cdcmpeq>
 8000b60:	bf94      	ite	ls
 8000b62:	2001      	movls	r0, #1
 8000b64:	2000      	movhi	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpge>:
 8000b6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b70:	f7ff ffce 	bl	8000b10 <__aeabi_cdrcmple>
 8000b74:	bf94      	ite	ls
 8000b76:	2001      	movls	r0, #1
 8000b78:	2000      	movhi	r0, #0
 8000b7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7e:	bf00      	nop

08000b80 <__aeabi_dcmpgt>:
 8000b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b84:	f7ff ffc4 	bl	8000b10 <__aeabi_cdrcmple>
 8000b88:	bf34      	ite	cc
 8000b8a:	2001      	movcc	r0, #1
 8000b8c:	2000      	movcs	r0, #0
 8000b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b92:	bf00      	nop

08000b94 <__aeabi_dcmpun>:
 8000b94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b9c:	d102      	bne.n	8000ba4 <__aeabi_dcmpun+0x10>
 8000b9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ba2:	d10a      	bne.n	8000bba <__aeabi_dcmpun+0x26>
 8000ba4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bac:	d102      	bne.n	8000bb4 <__aeabi_dcmpun+0x20>
 8000bae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bb2:	d102      	bne.n	8000bba <__aeabi_dcmpun+0x26>
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	f04f 0001 	mov.w	r0, #1
 8000bbe:	4770      	bx	lr

08000bc0 <__aeabi_d2iz>:
 8000bc0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc8:	d215      	bcs.n	8000bf6 <__aeabi_d2iz+0x36>
 8000bca:	d511      	bpl.n	8000bf0 <__aeabi_d2iz+0x30>
 8000bcc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd4:	d912      	bls.n	8000bfc <__aeabi_d2iz+0x3c>
 8000bd6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bde:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000be2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000be6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d105      	bne.n	8000c08 <__aeabi_d2iz+0x48>
 8000bfc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c00:	bf08      	it	eq
 8000c02:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c06:	4770      	bx	lr
 8000c08:	f04f 0000 	mov.w	r0, #0
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop

08000c10 <__aeabi_uldivmod>:
 8000c10:	b953      	cbnz	r3, 8000c28 <__aeabi_uldivmod+0x18>
 8000c12:	b94a      	cbnz	r2, 8000c28 <__aeabi_uldivmod+0x18>
 8000c14:	2900      	cmp	r1, #0
 8000c16:	bf08      	it	eq
 8000c18:	2800      	cmpeq	r0, #0
 8000c1a:	bf1c      	itt	ne
 8000c1c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c20:	f04f 30ff 	movne.w	r0, #4294967295
 8000c24:	f000 b97a 	b.w	8000f1c <__aeabi_idiv0>
 8000c28:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c2c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c30:	f000 f806 	bl	8000c40 <__udivmoddi4>
 8000c34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c3c:	b004      	add	sp, #16
 8000c3e:	4770      	bx	lr

08000c40 <__udivmoddi4>:
 8000c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c44:	468c      	mov	ip, r1
 8000c46:	460d      	mov	r5, r1
 8000c48:	4604      	mov	r4, r0
 8000c4a:	9e08      	ldr	r6, [sp, #32]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d151      	bne.n	8000cf4 <__udivmoddi4+0xb4>
 8000c50:	428a      	cmp	r2, r1
 8000c52:	4617      	mov	r7, r2
 8000c54:	d96d      	bls.n	8000d32 <__udivmoddi4+0xf2>
 8000c56:	fab2 fe82 	clz	lr, r2
 8000c5a:	f1be 0f00 	cmp.w	lr, #0
 8000c5e:	d00b      	beq.n	8000c78 <__udivmoddi4+0x38>
 8000c60:	f1ce 0c20 	rsb	ip, lr, #32
 8000c64:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c68:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c6c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c70:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c74:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c78:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c7c:	0c25      	lsrs	r5, r4, #16
 8000c7e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c82:	fa1f f987 	uxth.w	r9, r7
 8000c86:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c8a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c8e:	fb08 f309 	mul.w	r3, r8, r9
 8000c92:	42ab      	cmp	r3, r5
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x6c>
 8000c96:	19ed      	adds	r5, r5, r7
 8000c98:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c9c:	f080 8123 	bcs.w	8000ee6 <__udivmoddi4+0x2a6>
 8000ca0:	42ab      	cmp	r3, r5
 8000ca2:	f240 8120 	bls.w	8000ee6 <__udivmoddi4+0x2a6>
 8000ca6:	f1a8 0802 	sub.w	r8, r8, #2
 8000caa:	443d      	add	r5, r7
 8000cac:	1aed      	subs	r5, r5, r3
 8000cae:	b2a4      	uxth	r4, r4
 8000cb0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cb4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cb8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cbc:	fb00 f909 	mul.w	r9, r0, r9
 8000cc0:	45a1      	cmp	r9, r4
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x98>
 8000cc4:	19e4      	adds	r4, r4, r7
 8000cc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cca:	f080 810a 	bcs.w	8000ee2 <__udivmoddi4+0x2a2>
 8000cce:	45a1      	cmp	r9, r4
 8000cd0:	f240 8107 	bls.w	8000ee2 <__udivmoddi4+0x2a2>
 8000cd4:	3802      	subs	r0, #2
 8000cd6:	443c      	add	r4, r7
 8000cd8:	eba4 0409 	sub.w	r4, r4, r9
 8000cdc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d061      	beq.n	8000daa <__udivmoddi4+0x16a>
 8000ce6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cea:	2300      	movs	r3, #0
 8000cec:	6034      	str	r4, [r6, #0]
 8000cee:	6073      	str	r3, [r6, #4]
 8000cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cf4:	428b      	cmp	r3, r1
 8000cf6:	d907      	bls.n	8000d08 <__udivmoddi4+0xc8>
 8000cf8:	2e00      	cmp	r6, #0
 8000cfa:	d054      	beq.n	8000da6 <__udivmoddi4+0x166>
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d02:	4608      	mov	r0, r1
 8000d04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d08:	fab3 f183 	clz	r1, r3
 8000d0c:	2900      	cmp	r1, #0
 8000d0e:	f040 808e 	bne.w	8000e2e <__udivmoddi4+0x1ee>
 8000d12:	42ab      	cmp	r3, r5
 8000d14:	d302      	bcc.n	8000d1c <__udivmoddi4+0xdc>
 8000d16:	4282      	cmp	r2, r0
 8000d18:	f200 80fa 	bhi.w	8000f10 <__udivmoddi4+0x2d0>
 8000d1c:	1a84      	subs	r4, r0, r2
 8000d1e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d22:	2001      	movs	r0, #1
 8000d24:	46ac      	mov	ip, r5
 8000d26:	2e00      	cmp	r6, #0
 8000d28:	d03f      	beq.n	8000daa <__udivmoddi4+0x16a>
 8000d2a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	b912      	cbnz	r2, 8000d3a <__udivmoddi4+0xfa>
 8000d34:	2701      	movs	r7, #1
 8000d36:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d3a:	fab7 fe87 	clz	lr, r7
 8000d3e:	f1be 0f00 	cmp.w	lr, #0
 8000d42:	d134      	bne.n	8000dae <__udivmoddi4+0x16e>
 8000d44:	1beb      	subs	r3, r5, r7
 8000d46:	0c3a      	lsrs	r2, r7, #16
 8000d48:	fa1f fc87 	uxth.w	ip, r7
 8000d4c:	2101      	movs	r1, #1
 8000d4e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d52:	0c25      	lsrs	r5, r4, #16
 8000d54:	fb02 3318 	mls	r3, r2, r8, r3
 8000d58:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d5c:	fb0c f308 	mul.w	r3, ip, r8
 8000d60:	42ab      	cmp	r3, r5
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x134>
 8000d64:	19ed      	adds	r5, r5, r7
 8000d66:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d6a:	d202      	bcs.n	8000d72 <__udivmoddi4+0x132>
 8000d6c:	42ab      	cmp	r3, r5
 8000d6e:	f200 80d1 	bhi.w	8000f14 <__udivmoddi4+0x2d4>
 8000d72:	4680      	mov	r8, r0
 8000d74:	1aed      	subs	r5, r5, r3
 8000d76:	b2a3      	uxth	r3, r4
 8000d78:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d7c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d80:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d84:	fb0c fc00 	mul.w	ip, ip, r0
 8000d88:	45a4      	cmp	ip, r4
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x15c>
 8000d8c:	19e4      	adds	r4, r4, r7
 8000d8e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x15a>
 8000d94:	45a4      	cmp	ip, r4
 8000d96:	f200 80b8 	bhi.w	8000f0a <__udivmoddi4+0x2ca>
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	eba4 040c 	sub.w	r4, r4, ip
 8000da0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000da4:	e79d      	b.n	8000ce2 <__udivmoddi4+0xa2>
 8000da6:	4631      	mov	r1, r6
 8000da8:	4630      	mov	r0, r6
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	f1ce 0420 	rsb	r4, lr, #32
 8000db2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000db6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dba:	fa20 f804 	lsr.w	r8, r0, r4
 8000dbe:	0c3a      	lsrs	r2, r7, #16
 8000dc0:	fa25 f404 	lsr.w	r4, r5, r4
 8000dc4:	ea48 0803 	orr.w	r8, r8, r3
 8000dc8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000dcc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000dd0:	fb02 4411 	mls	r4, r2, r1, r4
 8000dd4:	fa1f fc87 	uxth.w	ip, r7
 8000dd8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000ddc:	fb01 f30c 	mul.w	r3, r1, ip
 8000de0:	42ab      	cmp	r3, r5
 8000de2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000de6:	d909      	bls.n	8000dfc <__udivmoddi4+0x1bc>
 8000de8:	19ed      	adds	r5, r5, r7
 8000dea:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dee:	f080 808a 	bcs.w	8000f06 <__udivmoddi4+0x2c6>
 8000df2:	42ab      	cmp	r3, r5
 8000df4:	f240 8087 	bls.w	8000f06 <__udivmoddi4+0x2c6>
 8000df8:	3902      	subs	r1, #2
 8000dfa:	443d      	add	r5, r7
 8000dfc:	1aeb      	subs	r3, r5, r3
 8000dfe:	fa1f f588 	uxth.w	r5, r8
 8000e02:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e06:	fb02 3310 	mls	r3, r2, r0, r3
 8000e0a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e0e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e12:	42ab      	cmp	r3, r5
 8000e14:	d907      	bls.n	8000e26 <__udivmoddi4+0x1e6>
 8000e16:	19ed      	adds	r5, r5, r7
 8000e18:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e1c:	d26f      	bcs.n	8000efe <__udivmoddi4+0x2be>
 8000e1e:	42ab      	cmp	r3, r5
 8000e20:	d96d      	bls.n	8000efe <__udivmoddi4+0x2be>
 8000e22:	3802      	subs	r0, #2
 8000e24:	443d      	add	r5, r7
 8000e26:	1aeb      	subs	r3, r5, r3
 8000e28:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e2c:	e78f      	b.n	8000d4e <__udivmoddi4+0x10e>
 8000e2e:	f1c1 0720 	rsb	r7, r1, #32
 8000e32:	fa22 f807 	lsr.w	r8, r2, r7
 8000e36:	408b      	lsls	r3, r1
 8000e38:	fa05 f401 	lsl.w	r4, r5, r1
 8000e3c:	ea48 0303 	orr.w	r3, r8, r3
 8000e40:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e44:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e48:	40fd      	lsrs	r5, r7
 8000e4a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e4e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e52:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e56:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e5a:	fa1f f883 	uxth.w	r8, r3
 8000e5e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e62:	fb09 f408 	mul.w	r4, r9, r8
 8000e66:	42ac      	cmp	r4, r5
 8000e68:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x244>
 8000e72:	18ed      	adds	r5, r5, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	d243      	bcs.n	8000f02 <__udivmoddi4+0x2c2>
 8000e7a:	42ac      	cmp	r4, r5
 8000e7c:	d941      	bls.n	8000f02 <__udivmoddi4+0x2c2>
 8000e7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e82:	441d      	add	r5, r3
 8000e84:	1b2d      	subs	r5, r5, r4
 8000e86:	fa1f fe8e 	uxth.w	lr, lr
 8000e8a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e8e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e92:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e96:	fb00 f808 	mul.w	r8, r0, r8
 8000e9a:	45a0      	cmp	r8, r4
 8000e9c:	d907      	bls.n	8000eae <__udivmoddi4+0x26e>
 8000e9e:	18e4      	adds	r4, r4, r3
 8000ea0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ea4:	d229      	bcs.n	8000efa <__udivmoddi4+0x2ba>
 8000ea6:	45a0      	cmp	r8, r4
 8000ea8:	d927      	bls.n	8000efa <__udivmoddi4+0x2ba>
 8000eaa:	3802      	subs	r0, #2
 8000eac:	441c      	add	r4, r3
 8000eae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb2:	eba4 0408 	sub.w	r4, r4, r8
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	454c      	cmp	r4, r9
 8000ebc:	46c6      	mov	lr, r8
 8000ebe:	464d      	mov	r5, r9
 8000ec0:	d315      	bcc.n	8000eee <__udivmoddi4+0x2ae>
 8000ec2:	d012      	beq.n	8000eea <__udivmoddi4+0x2aa>
 8000ec4:	b156      	cbz	r6, 8000edc <__udivmoddi4+0x29c>
 8000ec6:	ebba 030e 	subs.w	r3, sl, lr
 8000eca:	eb64 0405 	sbc.w	r4, r4, r5
 8000ece:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed2:	40cb      	lsrs	r3, r1
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	40cc      	lsrs	r4, r1
 8000ed8:	6037      	str	r7, [r6, #0]
 8000eda:	6074      	str	r4, [r6, #4]
 8000edc:	2100      	movs	r1, #0
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	e6f8      	b.n	8000cd8 <__udivmoddi4+0x98>
 8000ee6:	4690      	mov	r8, r2
 8000ee8:	e6e0      	b.n	8000cac <__udivmoddi4+0x6c>
 8000eea:	45c2      	cmp	sl, r8
 8000eec:	d2ea      	bcs.n	8000ec4 <__udivmoddi4+0x284>
 8000eee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ef2:	eb69 0503 	sbc.w	r5, r9, r3
 8000ef6:	3801      	subs	r0, #1
 8000ef8:	e7e4      	b.n	8000ec4 <__udivmoddi4+0x284>
 8000efa:	4628      	mov	r0, r5
 8000efc:	e7d7      	b.n	8000eae <__udivmoddi4+0x26e>
 8000efe:	4640      	mov	r0, r8
 8000f00:	e791      	b.n	8000e26 <__udivmoddi4+0x1e6>
 8000f02:	4681      	mov	r9, r0
 8000f04:	e7be      	b.n	8000e84 <__udivmoddi4+0x244>
 8000f06:	4601      	mov	r1, r0
 8000f08:	e778      	b.n	8000dfc <__udivmoddi4+0x1bc>
 8000f0a:	3802      	subs	r0, #2
 8000f0c:	443c      	add	r4, r7
 8000f0e:	e745      	b.n	8000d9c <__udivmoddi4+0x15c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e708      	b.n	8000d26 <__udivmoddi4+0xe6>
 8000f14:	f1a8 0802 	sub.w	r8, r8, #2
 8000f18:	443d      	add	r5, r7
 8000f1a:	e72b      	b.n	8000d74 <__udivmoddi4+0x134>

08000f1c <__aeabi_idiv0>:
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop

08000f20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f24:	2003      	movs	r0, #3
 8000f26:	f000 fe73 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f000 f806 	bl	8000f3c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000f30:	f012 fd46 	bl	80139c0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f44:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <HAL_InitTick+0x54>)
 8000f46:	681a      	ldr	r2, [r3, #0]
 8000f48:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <HAL_InitTick+0x58>)
 8000f4a:	781b      	ldrb	r3, [r3, #0]
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f52:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f000 fe9b 	bl	8001c96 <HAL_SYSTICK_Config>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	e00e      	b.n	8000f88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	2b0f      	cmp	r3, #15
 8000f6e:	d80a      	bhi.n	8000f86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f70:	2200      	movs	r2, #0
 8000f72:	6879      	ldr	r1, [r7, #4]
 8000f74:	f04f 30ff 	mov.w	r0, #4294967295
 8000f78:	f000 fe55 	bl	8001c26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f7c:	4a06      	ldr	r2, [pc, #24]	; (8000f98 <HAL_InitTick+0x5c>)
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f82:	2300      	movs	r3, #0
 8000f84:	e000      	b.n	8000f88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20020128 	.word	0x20020128
 8000f94:	20020004 	.word	0x20020004
 8000f98:	20020000 	.word	0x20020000

08000f9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <HAL_IncTick+0x20>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	461a      	mov	r2, r3
 8000fa6:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <HAL_IncTick+0x24>)
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4413      	add	r3, r2
 8000fac:	4a04      	ldr	r2, [pc, #16]	; (8000fc0 <HAL_IncTick+0x24>)
 8000fae:	6013      	str	r3, [r2, #0]
}
 8000fb0:	bf00      	nop
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr
 8000fba:	bf00      	nop
 8000fbc:	20020004 	.word	0x20020004
 8000fc0:	2002092c 	.word	0x2002092c

08000fc4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc8:	4b03      	ldr	r3, [pc, #12]	; (8000fd8 <HAL_GetTick+0x14>)
 8000fca:	681b      	ldr	r3, [r3, #0]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd4:	4770      	bx	lr
 8000fd6:	bf00      	nop
 8000fd8:	2002092c 	.word	0x2002092c

08000fdc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe4:	f7ff ffee 	bl	8000fc4 <HAL_GetTick>
 8000fe8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff4:	d005      	beq.n	8001002 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ff6:	4b09      	ldr	r3, [pc, #36]	; (800101c <HAL_Delay+0x40>)
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	461a      	mov	r2, r3
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4413      	add	r3, r2
 8001000:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001002:	bf00      	nop
 8001004:	f7ff ffde 	bl	8000fc4 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	68bb      	ldr	r3, [r7, #8]
 800100c:	1ad2      	subs	r2, r2, r3
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	429a      	cmp	r2, r3
 8001012:	d3f7      	bcc.n	8001004 <HAL_Delay+0x28>
  {
  }
}
 8001014:	bf00      	nop
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20020004 	.word	0x20020004

08001020 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001028:	2300      	movs	r3, #0
 800102a:	60fb      	str	r3, [r7, #12]

  /* Check CAN handle */
  if (hcan == NULL)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2b00      	cmp	r3, #0
 8001030:	d101      	bne.n	8001036 <HAL_CAN_Init+0x16>
  {
    return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e0ec      	b.n	8001210 <HAL_CAN_Init+0x1f0>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f893 3020 	ldrb.w	r3, [r3, #32]
 800103c:	b2db      	uxtb	r3, r3
 800103e:	2b00      	cmp	r3, #0
 8001040:	d102      	bne.n	8001048 <HAL_CAN_Init+0x28>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001042:	6878      	ldr	r0, [r7, #4]
 8001044:	f00c fe1c 	bl	800dc80 <HAL_CAN_MspInit>
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	6812      	ldr	r2, [r2, #0]
 8001050:	6812      	ldr	r2, [r2, #0]
 8001052:	f022 0202 	bic.w	r2, r2, #2
 8001056:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001058:	f7ff ffb4 	bl	8000fc4 <HAL_GetTick>
 800105c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 800105e:	e012      	b.n	8001086 <HAL_CAN_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001060:	f7ff ffb0 	bl	8000fc4 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	2b0a      	cmp	r3, #10
 800106c:	d90b      	bls.n	8001086 <HAL_CAN_Init+0x66>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001072:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2205      	movs	r2, #5
 800107e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e0c4      	b.n	8001210 <HAL_CAN_Init+0x1f0>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != RESET)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	685b      	ldr	r3, [r3, #4]
 800108c:	f003 0302 	and.w	r3, r3, #2
 8001090:	2b00      	cmp	r3, #0
 8001092:	d1e5      	bne.n	8001060 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	687a      	ldr	r2, [r7, #4]
 800109a:	6812      	ldr	r2, [r2, #0]
 800109c:	6812      	ldr	r2, [r2, #0]
 800109e:	f042 0201 	orr.w	r2, r2, #1
 80010a2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010a4:	f7ff ff8e 	bl	8000fc4 <HAL_GetTick>
 80010a8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80010aa:	e012      	b.n	80010d2 <HAL_CAN_Init+0xb2>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80010ac:	f7ff ff8a 	bl	8000fc4 <HAL_GetTick>
 80010b0:	4602      	mov	r2, r0
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	1ad3      	subs	r3, r2, r3
 80010b6:	2b0a      	cmp	r3, #10
 80010b8:	d90b      	bls.n	80010d2 <HAL_CAN_Init+0xb2>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010be:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	2205      	movs	r2, #5
 80010ca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e09e      	b.n	8001210 <HAL_CAN_Init+0x1f0>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	f003 0301 	and.w	r3, r3, #1
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0e5      	beq.n	80010ac <HAL_CAN_Init+0x8c>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	7e1b      	ldrb	r3, [r3, #24]
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d108      	bne.n	80010fa <HAL_CAN_Init+0xda>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	6812      	ldr	r2, [r2, #0]
 80010f0:	6812      	ldr	r2, [r2, #0]
 80010f2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	e007      	b.n	800110a <HAL_CAN_Init+0xea>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	6812      	ldr	r2, [r2, #0]
 8001102:	6812      	ldr	r2, [r2, #0]
 8001104:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001108:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	7e5b      	ldrb	r3, [r3, #25]
 800110e:	2b01      	cmp	r3, #1
 8001110:	d108      	bne.n	8001124 <HAL_CAN_Init+0x104>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	687a      	ldr	r2, [r7, #4]
 8001118:	6812      	ldr	r2, [r2, #0]
 800111a:	6812      	ldr	r2, [r2, #0]
 800111c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	e007      	b.n	8001134 <HAL_CAN_Init+0x114>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	687a      	ldr	r2, [r7, #4]
 800112a:	6812      	ldr	r2, [r2, #0]
 800112c:	6812      	ldr	r2, [r2, #0]
 800112e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001132:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	7e9b      	ldrb	r3, [r3, #26]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d108      	bne.n	800114e <HAL_CAN_Init+0x12e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	687a      	ldr	r2, [r7, #4]
 8001142:	6812      	ldr	r2, [r2, #0]
 8001144:	6812      	ldr	r2, [r2, #0]
 8001146:	f042 0220 	orr.w	r2, r2, #32
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	e007      	b.n	800115e <HAL_CAN_Init+0x13e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	687a      	ldr	r2, [r7, #4]
 8001154:	6812      	ldr	r2, [r2, #0]
 8001156:	6812      	ldr	r2, [r2, #0]
 8001158:	f022 0220 	bic.w	r2, r2, #32
 800115c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	7edb      	ldrb	r3, [r3, #27]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d108      	bne.n	8001178 <HAL_CAN_Init+0x158>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	6812      	ldr	r2, [r2, #0]
 800116e:	6812      	ldr	r2, [r2, #0]
 8001170:	f022 0210 	bic.w	r2, r2, #16
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	e007      	b.n	8001188 <HAL_CAN_Init+0x168>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	6812      	ldr	r2, [r2, #0]
 8001180:	6812      	ldr	r2, [r2, #0]
 8001182:	f042 0210 	orr.w	r2, r2, #16
 8001186:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	7f1b      	ldrb	r3, [r3, #28]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d108      	bne.n	80011a2 <HAL_CAN_Init+0x182>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	6812      	ldr	r2, [r2, #0]
 8001198:	6812      	ldr	r2, [r2, #0]
 800119a:	f042 0208 	orr.w	r2, r2, #8
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	e007      	b.n	80011b2 <HAL_CAN_Init+0x192>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	687a      	ldr	r2, [r7, #4]
 80011a8:	6812      	ldr	r2, [r2, #0]
 80011aa:	6812      	ldr	r2, [r2, #0]
 80011ac:	f022 0208 	bic.w	r2, r2, #8
 80011b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	7f5b      	ldrb	r3, [r3, #29]
 80011b6:	2b01      	cmp	r3, #1
 80011b8:	d108      	bne.n	80011cc <HAL_CAN_Init+0x1ac>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	687a      	ldr	r2, [r7, #4]
 80011c0:	6812      	ldr	r2, [r2, #0]
 80011c2:	6812      	ldr	r2, [r2, #0]
 80011c4:	f042 0204 	orr.w	r2, r2, #4
 80011c8:	601a      	str	r2, [r3, #0]
 80011ca:	e007      	b.n	80011dc <HAL_CAN_Init+0x1bc>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	687a      	ldr	r2, [r7, #4]
 80011d2:	6812      	ldr	r2, [r2, #0]
 80011d4:	6812      	ldr	r2, [r2, #0]
 80011d6:	f022 0204 	bic.w	r2, r2, #4
 80011da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	687a      	ldr	r2, [r7, #4]
 80011e2:	6891      	ldr	r1, [r2, #8]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	68d2      	ldr	r2, [r2, #12]
 80011e8:	4311      	orrs	r1, r2
 80011ea:	687a      	ldr	r2, [r7, #4]
 80011ec:	6912      	ldr	r2, [r2, #16]
 80011ee:	4311      	orrs	r1, r2
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	6952      	ldr	r2, [r2, #20]
 80011f4:	4311      	orrs	r1, r2
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	6852      	ldr	r2, [r2, #4]
 80011fa:	3a01      	subs	r2, #1
 80011fc:	430a      	orrs	r2, r1
 80011fe:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2200      	movs	r2, #0
 8001204:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2201      	movs	r2, #1
 800120a:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <HAL_CAN_DeInit>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef *hcan)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  /* Check CAN handle */
  if (hcan == NULL)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	2b00      	cmp	r3, #0
 8001224:	d101      	bne.n	800122a <HAL_CAN_DeInit+0x12>
  {
    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e015      	b.n	8001256 <HAL_CAN_DeInit+0x3e>

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));

  /* Stop the CAN module */
  HAL_CAN_Stop(hcan);
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f000 f94c 	bl	80014c8 <HAL_CAN_Stop>

  /* DeInit the low level hardware: CLOCK, NVIC */
  HAL_CAN_MspDeInit(hcan);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f00c fdb3 	bl	800dd9c <HAL_CAN_MspDeInit>

  /* Reset the CAN peripheral */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_RESET);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	687a      	ldr	r2, [r7, #4]
 800123c:	6812      	ldr	r2, [r2, #0]
 800123e:	6812      	ldr	r2, [r2, #0]
 8001240:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001244:	601a      	str	r2, [r3, #0]

  /* Reset the CAN ErrorCode */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2200      	movs	r2, #0
 800124a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change CAN state */
  hcan->State = HAL_CAN_STATE_RESET;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2200      	movs	r2, #0
 8001250:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	3708      	adds	r7, #8
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
	...

08001260 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001260:	b480      	push	{r7}
 8001262:	b085      	sub	sp, #20
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0U;
 800126a:	2300      	movs	r3, #0
 800126c:	60bb      	str	r3, [r7, #8]
  CAN_TypeDef *can_ip = hcan->Instance;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	60fb      	str	r3, [r7, #12]

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f893 3020 	ldrb.w	r3, [r3, #32]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b01      	cmp	r3, #1
 800127e:	d006      	beq.n	800128e <HAL_CAN_ConfigFilter+0x2e>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001286:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001288:	2b02      	cmp	r3, #2
 800128a:	f040 80c5 	bne.w	8001418 <HAL_CAN_ConfigFilter+0x1b8>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4a68      	ldr	r2, [pc, #416]	; (8001434 <HAL_CAN_ConfigFilter+0x1d4>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d001      	beq.n	800129c <HAL_CAN_ConfigFilter+0x3c>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8001298:	4b67      	ldr	r3, [pc, #412]	; (8001438 <HAL_CAN_ConfigFilter+0x1d8>)
 800129a:	60fb      	str	r3, [r7, #12]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012a2:	f043 0201 	orr.w	r2, r3, #1
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	4a62      	ldr	r2, [pc, #392]	; (8001438 <HAL_CAN_ConfigFilter+0x1d8>)
 80012b0:	4293      	cmp	r3, r2
 80012b2:	d111      	bne.n	80012d8 <HAL_CAN_ConfigFilter+0x78>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80012ba:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80012c4:	68fb      	ldr	r3, [r7, #12]
 80012c6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ce:	021b      	lsls	r3, r3, #8
 80012d0:	431a      	orrs	r2, r3
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (1U) << sFilterConfig->FilterBank;
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	2201      	movs	r2, #1
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	60bb      	str	r3, [r7, #8]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80012ea:	68bb      	ldr	r3, [r7, #8]
 80012ec:	43db      	mvns	r3, r3
 80012ee:	401a      	ands	r2, r3
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d123      	bne.n	8001346 <HAL_CAN_ConfigFilter+0xe6>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	43db      	mvns	r3, r3
 8001308:	401a      	ands	r2, r3
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	685b      	ldr	r3, [r3, #4]
 800131e:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001320:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	3248      	adds	r2, #72	; 0x48
 8001326:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	6892      	ldr	r2, [r2, #8]
 8001332:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001334:	683a      	ldr	r2, [r7, #0]
 8001336:	6812      	ldr	r2, [r2, #0]
 8001338:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800133a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800133c:	68f9      	ldr	r1, [r7, #12]
 800133e:	3348      	adds	r3, #72	; 0x48
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	440b      	add	r3, r1
 8001344:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	69db      	ldr	r3, [r3, #28]
 800134a:	2b01      	cmp	r3, #1
 800134c:	d122      	bne.n	8001394 <HAL_CAN_ConfigFilter+0x134>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	431a      	orrs	r2, r3
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800136e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	3248      	adds	r2, #72	; 0x48
 8001374:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800137c:	683a      	ldr	r2, [r7, #0]
 800137e:	6892      	ldr	r2, [r2, #8]
 8001380:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001382:	683a      	ldr	r2, [r7, #0]
 8001384:	68d2      	ldr	r2, [r2, #12]
 8001386:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001388:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800138a:	68f9      	ldr	r1, [r7, #12]
 800138c:	3348      	adds	r3, #72	; 0x48
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	440b      	add	r3, r1
 8001392:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	699b      	ldr	r3, [r3, #24]
 8001398:	2b00      	cmp	r3, #0
 800139a:	d109      	bne.n	80013b0 <HAL_CAN_ConfigFilter+0x150>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	401a      	ands	r2, r3
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80013ae:	e007      	b.n	80013c0 <HAL_CAN_ConfigFilter+0x160>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80013b6:	68bb      	ldr	r3, [r7, #8]
 80013b8:	431a      	orrs	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	691b      	ldr	r3, [r3, #16]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d109      	bne.n	80013dc <HAL_CAN_ConfigFilter+0x17c>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80013ce:	68bb      	ldr	r3, [r7, #8]
 80013d0:	43db      	mvns	r3, r3
 80013d2:	401a      	ands	r2, r3
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80013da:	e007      	b.n	80013ec <HAL_CAN_ConfigFilter+0x18c>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	431a      	orrs	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == ENABLE)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	6a1b      	ldr	r3, [r3, #32]
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d107      	bne.n	8001404 <HAL_CAN_ConfigFilter+0x1a4>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	431a      	orrs	r2, r3
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800140a:	f023 0201 	bic.w	r2, r3, #1
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001414:	2300      	movs	r3, #0
 8001416:	e006      	b.n	8001426 <HAL_CAN_ConfigFilter+0x1c6>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
  }
}
 8001426:	4618      	mov	r0, r3
 8001428:	3714      	adds	r7, #20
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	40003400 	.word	0x40003400
 8001438:	40006400 	.word	0x40006400

0800143c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	b084      	sub	sp, #16
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001444:	2300      	movs	r3, #0
 8001446:	60fb      	str	r3, [r7, #12]

  if (hcan->State == HAL_CAN_STATE_READY)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800144e:	b2db      	uxtb	r3, r3
 8001450:	2b01      	cmp	r3, #1
 8001452:	d12e      	bne.n	80014b2 <HAL_CAN_Start+0x76>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2202      	movs	r2, #2
 8001458:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6812      	ldr	r2, [r2, #0]
 8001464:	6812      	ldr	r2, [r2, #0]
 8001466:	f022 0201 	bic.w	r2, r2, #1
 800146a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800146c:	f7ff fdaa 	bl	8000fc4 <HAL_GetTick>
 8001470:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 8001472:	e012      	b.n	800149a <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001474:	f7ff fda6 	bl	8000fc4 <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b0a      	cmp	r3, #10
 8001480:	d90b      	bls.n	800149a <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001486:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2205      	movs	r2, #5
 8001492:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e012      	b.n	80014c0 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != RESET)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f003 0301 	and.w	r3, r3, #1
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1e5      	bne.n	8001474 <HAL_CAN_Start+0x38>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2200      	movs	r2, #0
 80014ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80014ae:	2300      	movs	r3, #0
 80014b0:	e006      	b.n	80014c0 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014b6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
  }
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3710      	adds	r7, #16
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}

080014c8 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014da:	b2db      	uxtb	r3, r3
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d133      	bne.n	8001548 <HAL_CAN_Stop+0x80>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	6812      	ldr	r2, [r2, #0]
 80014e8:	6812      	ldr	r2, [r2, #0]
 80014ea:	f042 0201 	orr.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80014f0:	f7ff fd68 	bl	8000fc4 <HAL_GetTick>
 80014f4:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 80014f6:	e012      	b.n	800151e <HAL_CAN_Stop+0x56>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014f8:	f7ff fd64 	bl	8000fc4 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	2b0a      	cmp	r3, #10
 8001504:	d90b      	bls.n	800151e <HAL_CAN_Stop+0x56>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800150a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2205      	movs	r2, #5
 8001516:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e01b      	b.n	8001556 <HAL_CAN_Stop+0x8e>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == RESET)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f003 0301 	and.w	r3, r3, #1
 8001528:	2b00      	cmp	r3, #0
 800152a:	d0e5      	beq.n	80014f8 <HAL_CAN_Stop+0x30>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	687a      	ldr	r2, [r7, #4]
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	6812      	ldr	r2, [r2, #0]
 8001536:	f022 0202 	bic.w	r2, r2, #2
 800153a:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2201      	movs	r2, #1
 8001540:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 8001544:	2300      	movs	r3, #0
 8001546:	e006      	b.n	8001556 <HAL_CAN_Stop+0x8e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800154c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
  }
}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800155e:	b480      	push	{r7}
 8001560:	b083      	sub	sp, #12
 8001562:	af00      	add	r7, sp, #0
 8001564:	6078      	str	r0, [r7, #4]
 8001566:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((hcan->State == HAL_CAN_STATE_READY) ||
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800156e:	b2db      	uxtb	r3, r3
 8001570:	2b01      	cmp	r3, #1
 8001572:	d005      	beq.n	8001580 <HAL_CAN_ActivateNotification+0x22>
      (hcan->State == HAL_CAN_STATE_LISTENING))
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f893 3020 	ldrb.w	r3, [r3, #32]
 800157a:	b2db      	uxtb	r3, r3
  if ((hcan->State == HAL_CAN_STATE_READY) ||
 800157c:	2b02      	cmp	r3, #2
 800157e:	d109      	bne.n	8001594 <HAL_CAN_ActivateNotification+0x36>
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	687a      	ldr	r2, [r7, #4]
 8001586:	6812      	ldr	r2, [r2, #0]
 8001588:	6951      	ldr	r1, [r2, #20]
 800158a:	683a      	ldr	r2, [r7, #0]
 800158c:	430a      	orrs	r2, r1
 800158e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001590:	2300      	movs	r3, #0
 8001592:	e006      	b.n	80015a2 <HAL_CAN_ActivateNotification+0x44>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001598:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015a0:	2301      	movs	r3, #1
  }
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	370c      	adds	r7, #12
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr

080015ae <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b08a      	sub	sp, #40	; 0x28
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80015b6:	2300      	movs	r3, #0
 80015b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	695b      	ldr	r3, [r3, #20]
 80015c0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	691b      	ldr	r3, [r3, #16]
 80015e0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != RESET)
 80015ea:	6a3b      	ldr	r3, [r7, #32]
 80015ec:	f003 0301 	and.w	r3, r3, #1
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d07c      	beq.n	80016ee <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != RESET)
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d023      	beq.n	8001646 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	2201      	movs	r2, #1
 8001604:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != RESET)
 8001606:	69bb      	ldr	r3, [r7, #24]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	2b00      	cmp	r3, #0
 800160e:	d003      	beq.n	8001618 <HAL_CAN_IRQHandler+0x6a>
      {
        /* Transmission Mailbox 0 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f000 f97d 	bl	8001910 <HAL_CAN_TxMailbox0CompleteCallback>
 8001616:	e016      	b.n	8001646 <HAL_CAN_IRQHandler+0x98>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != RESET)
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	2b00      	cmp	r3, #0
 8001620:	d004      	beq.n	800162c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001624:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
 800162a:	e00c      	b.n	8001646 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != RESET)
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	f003 0308 	and.w	r3, r3, #8
 8001632:	2b00      	cmp	r3, #0
 8001634:	d004      	beq.n	8001640 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001638:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
 800163e:	e002      	b.n	8001646 <HAL_CAN_IRQHandler+0x98>
        }
        else
        {
          /* Transmission Mailbox 0 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f000 f983 	bl	800194c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != RESET)
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800164c:	2b00      	cmp	r3, #0
 800164e:	d024      	beq.n	800169a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001658:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != RESET)
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001660:	2b00      	cmp	r3, #0
 8001662:	d003      	beq.n	800166c <HAL_CAN_IRQHandler+0xbe>
      {
        /* Transmission Mailbox 1 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 f95d 	bl	8001924 <HAL_CAN_TxMailbox1CompleteCallback>
 800166a:	e016      	b.n	800169a <HAL_CAN_IRQHandler+0xec>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != RESET)
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001672:	2b00      	cmp	r3, #0
 8001674:	d004      	beq.n	8001680 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001678:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800167c:	627b      	str	r3, [r7, #36]	; 0x24
 800167e:	e00c      	b.n	800169a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != RESET)
 8001680:	69bb      	ldr	r3, [r7, #24]
 8001682:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001686:	2b00      	cmp	r3, #0
 8001688:	d004      	beq.n	8001694 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800168a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800168c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
 8001692:	e002      	b.n	800169a <HAL_CAN_IRQHandler+0xec>
        }
        else
        {
          /* Transmission Mailbox 1 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 f963 	bl	8001960 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != RESET)
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d024      	beq.n	80016ee <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80016ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != RESET)
 80016ae:	69bb      	ldr	r3, [r7, #24]
 80016b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d003      	beq.n	80016c0 <HAL_CAN_IRQHandler+0x112>
      {
        /* Transmission Mailbox 2 complete callback */
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 f93d 	bl	8001938 <HAL_CAN_TxMailbox2CompleteCallback>
 80016be:	e016      	b.n	80016ee <HAL_CAN_IRQHandler+0x140>
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != RESET)
 80016c0:	69bb      	ldr	r3, [r7, #24]
 80016c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d004      	beq.n	80016d4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80016ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
 80016d2:	e00c      	b.n	80016ee <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != RESET)
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d004      	beq.n	80016e8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80016de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016e4:	627b      	str	r3, [r7, #36]	; 0x24
 80016e6:	e002      	b.n	80016ee <HAL_CAN_IRQHandler+0x140>
        }
        else
        {
          /* Transmission Mailbox 2 abort callback */
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 f943 	bl	8001974 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != RESET)
 80016ee:	6a3b      	ldr	r3, [r7, #32]
 80016f0:	f003 0308 	and.w	r3, r3, #8
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d00c      	beq.n	8001712 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != RESET)
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	f003 0310 	and.w	r3, r3, #16
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d007      	beq.n	8001712 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001704:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001708:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2210      	movs	r2, #16
 8001710:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != RESET)
 8001712:	6a3b      	ldr	r3, [r7, #32]
 8001714:	f003 0304 	and.w	r3, r3, #4
 8001718:	2b00      	cmp	r3, #0
 800171a:	d00b      	beq.n	8001734 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != RESET)
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	f003 0308 	and.w	r3, r3, #8
 8001722:	2b00      	cmp	r3, #0
 8001724:	d006      	beq.n	8001734 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2208      	movs	r2, #8
 800172c:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f000 f934 	bl	800199c <HAL_CAN_RxFifo0FullCallback>
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != RESET)
 8001734:	6a3b      	ldr	r3, [r7, #32]
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d009      	beq.n	8001752 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != RESET)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	f003 0303 	and.w	r3, r3, #3
 8001748:	2b00      	cmp	r3, #0
 800174a:	d002      	beq.n	8001752 <HAL_CAN_IRQHandler+0x1a4>
    {
      /* Receive FIFO 0 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800174c:	6878      	ldr	r0, [r7, #4]
 800174e:	f000 f91b 	bl	8001988 <HAL_CAN_RxFifo0MsgPendingCallback>
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != RESET)
 8001752:	6a3b      	ldr	r3, [r7, #32]
 8001754:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001758:	2b00      	cmp	r3, #0
 800175a:	d00c      	beq.n	8001776 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != RESET)
 800175c:	693b      	ldr	r3, [r7, #16]
 800175e:	f003 0310 	and.w	r3, r3, #16
 8001762:	2b00      	cmp	r3, #0
 8001764:	d007      	beq.n	8001776 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800176c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2210      	movs	r2, #16
 8001774:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != RESET)
 8001776:	6a3b      	ldr	r3, [r7, #32]
 8001778:	f003 0320 	and.w	r3, r3, #32
 800177c:	2b00      	cmp	r3, #0
 800177e:	d00b      	beq.n	8001798 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != RESET)
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	f003 0308 	and.w	r3, r3, #8
 8001786:	2b00      	cmp	r3, #0
 8001788:	d006      	beq.n	8001798 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2208      	movs	r2, #8
 8001790:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001792:	6878      	ldr	r0, [r7, #4]
 8001794:	f000 f916 	bl	80019c4 <HAL_CAN_RxFifo1FullCallback>
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != RESET)
 8001798:	6a3b      	ldr	r3, [r7, #32]
 800179a:	f003 0310 	and.w	r3, r3, #16
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d009      	beq.n	80017b6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != RESET)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	f003 0303 	and.w	r3, r3, #3
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d002      	beq.n	80017b6 <HAL_CAN_IRQHandler+0x208>
    {
      /* Receive FIFO 1 mesage pending Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f000 f8fd 	bl	80019b0 <HAL_CAN_RxFifo1MsgPendingCallback>
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != RESET)
 80017b6:	6a3b      	ldr	r3, [r7, #32]
 80017b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d00b      	beq.n	80017d8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != RESET)
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f003 0310 	and.w	r3, r3, #16
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d006      	beq.n	80017d8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	2210      	movs	r2, #16
 80017d0:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 f900 	bl	80019d8 <HAL_CAN_SleepCallback>
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != RESET)
 80017d8:	6a3b      	ldr	r3, [r7, #32]
 80017da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d00b      	beq.n	80017fa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != RESET)
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	f003 0308 	and.w	r3, r3, #8
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d006      	beq.n	80017fa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	2208      	movs	r2, #8
 80017f2:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f000 f8f9 	bl	80019ec <HAL_CAN_WakeUpFromRxMsgCallback>
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != RESET)
 80017fa:	6a3b      	ldr	r3, [r7, #32]
 80017fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d075      	beq.n	80018f0 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != RESET)
 8001804:	69fb      	ldr	r3, [r7, #28]
 8001806:	f003 0304 	and.w	r3, r3, #4
 800180a:	2b00      	cmp	r3, #0
 800180c:	d06c      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 800180e:	6a3b      	ldr	r3, [r7, #32]
 8001810:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001814:	2b00      	cmp	r3, #0
 8001816:	d008      	beq.n	800182a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != RESET))
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != RESET) &&
 800181e:	2b00      	cmp	r3, #0
 8001820:	d003      	beq.n	800182a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 800182a:	6a3b      	ldr	r3, [r7, #32]
 800182c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001830:	2b00      	cmp	r3, #0
 8001832:	d008      	beq.n	8001846 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != RESET))
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != RESET) &&
 800183a:	2b00      	cmp	r3, #0
 800183c:	d003      	beq.n	8001846 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800183e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001840:	f043 0302 	orr.w	r3, r3, #2
 8001844:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8001846:	6a3b      	ldr	r3, [r7, #32]
 8001848:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800184c:	2b00      	cmp	r3, #0
 800184e:	d008      	beq.n	8001862 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != RESET))
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != RESET) &&
 8001856:	2b00      	cmp	r3, #0
 8001858:	d003      	beq.n	8001862 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800185a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800185c:	f043 0304 	orr.w	r3, r3, #4
 8001860:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8001862:	6a3b      	ldr	r3, [r7, #32]
 8001864:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001868:	2b00      	cmp	r3, #0
 800186a:	d03d      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != RESET))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != RESET) &&
 8001872:	2b00      	cmp	r3, #0
 8001874:	d038      	beq.n	80018e8 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800187c:	2b30      	cmp	r3, #48	; 0x30
 800187e:	d017      	beq.n	80018b0 <HAL_CAN_IRQHandler+0x302>
 8001880:	2b30      	cmp	r3, #48	; 0x30
 8001882:	d804      	bhi.n	800188e <HAL_CAN_IRQHandler+0x2e0>
 8001884:	2b10      	cmp	r3, #16
 8001886:	d009      	beq.n	800189c <HAL_CAN_IRQHandler+0x2ee>
 8001888:	2b20      	cmp	r3, #32
 800188a:	d00c      	beq.n	80018a6 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800188c:	e024      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 800188e:	2b50      	cmp	r3, #80	; 0x50
 8001890:	d018      	beq.n	80018c4 <HAL_CAN_IRQHandler+0x316>
 8001892:	2b60      	cmp	r3, #96	; 0x60
 8001894:	d01b      	beq.n	80018ce <HAL_CAN_IRQHandler+0x320>
 8001896:	2b40      	cmp	r3, #64	; 0x40
 8001898:	d00f      	beq.n	80018ba <HAL_CAN_IRQHandler+0x30c>
            break;
 800189a:	e01d      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800189c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800189e:	f043 0308 	orr.w	r3, r3, #8
 80018a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018a4:	e018      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	f043 0310 	orr.w	r3, r3, #16
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018ae:	e013      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 80018b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b2:	f043 0320 	orr.w	r3, r3, #32
 80018b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018b8:	e00e      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 80018ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018c2:	e009      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 80018c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80018ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018cc:	e004      	b.n	80018d8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 80018ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80018d6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	6812      	ldr	r2, [r2, #0]
 80018e0:	6992      	ldr	r2, [r2, #24]
 80018e2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018e6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2204      	movs	r2, #4
 80018ee:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80018f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d008      	beq.n	8001908 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fc:	431a      	orrs	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001902:	6878      	ldr	r0, [r7, #4]
 8001904:	f000 f87c 	bl	8001a00 <HAL_CAN_ErrorCallback>
  }
}
 8001908:	bf00      	nop
 800190a:	3728      	adds	r7, #40	; 0x28
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001910:	b480      	push	{r7}
 8001912:	b083      	sub	sp, #12
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001918:	bf00      	nop
 800191a:	370c      	adds	r7, #12
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr

08001938 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001954:	bf00      	nop
 8001956:	370c      	adds	r7, #12
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001968:	bf00      	nop
 800196a:	370c      	adds	r7, #12
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001988:	b480      	push	{r7}
 800198a:	b083      	sub	sp, #12
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001990:	bf00      	nop
 8001992:	370c      	adds	r7, #12
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80019a4:	bf00      	nop
 80019a6:	370c      	adds	r7, #12
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80019b8:	bf00      	nop
 80019ba:	370c      	adds	r7, #12
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr

080019d8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80019d8:	b480      	push	{r7}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b083      	sub	sp, #12
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80019f4:	bf00      	nop
 80019f6:	370c      	adds	r7, #12
 80019f8:	46bd      	mov	sp, r7
 80019fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fe:	4770      	bx	lr

08001a00 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001a08:	bf00      	nop
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b085      	sub	sp, #20
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a24:	4b0b      	ldr	r3, [pc, #44]	; (8001a54 <NVIC_SetPriorityGrouping+0x40>)
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a2a:	68ba      	ldr	r2, [r7, #8]
 8001a2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a30:	4013      	ands	r3, r2
 8001a32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a3c:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <NVIC_SetPriorityGrouping+0x44>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a42:	4a04      	ldr	r2, [pc, #16]	; (8001a54 <NVIC_SetPriorityGrouping+0x40>)
 8001a44:	68bb      	ldr	r3, [r7, #8]
 8001a46:	60d3      	str	r3, [r2, #12]
}
 8001a48:	bf00      	nop
 8001a4a:	3714      	adds	r7, #20
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr
 8001a54:	e000ed00 	.word	0xe000ed00
 8001a58:	05fa0000 	.word	0x05fa0000

08001a5c <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a60:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <NVIC_GetPriorityGrouping+0x18>)
 8001a62:	68db      	ldr	r3, [r3, #12]
 8001a64:	0a1b      	lsrs	r3, r3, #8
 8001a66:	f003 0307 	and.w	r3, r3, #7
}
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	4603      	mov	r3, r0
 8001a80:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001a82:	4909      	ldr	r1, [pc, #36]	; (8001aa8 <NVIC_EnableIRQ+0x30>)
 8001a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a88:	095b      	lsrs	r3, r3, #5
 8001a8a:	79fa      	ldrb	r2, [r7, #7]
 8001a8c:	f002 021f 	and.w	r2, r2, #31
 8001a90:	2001      	movs	r0, #1
 8001a92:	fa00 f202 	lsl.w	r2, r0, r2
 8001a96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	e000e100 	.word	0xe000e100

08001aac <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001ab6:	4909      	ldr	r1, [pc, #36]	; (8001adc <NVIC_DisableIRQ+0x30>)
 8001ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001abc:	095b      	lsrs	r3, r3, #5
 8001abe:	79fa      	ldrb	r2, [r7, #7]
 8001ac0:	f002 021f 	and.w	r2, r2, #31
 8001ac4:	2001      	movs	r0, #1
 8001ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aca:	3320      	adds	r3, #32
 8001acc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ad0:	bf00      	nop
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr
 8001adc:	e000e100 	.word	0xe000e100

08001ae0 <NVIC_ClearPendingIRQ>:
  \brief   Clear Pending Interrupt
  \details Clears the pending bit of an external interrupt.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001ae0:	b480      	push	{r7}
 8001ae2:	b083      	sub	sp, #12
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001aea:	4909      	ldr	r1, [pc, #36]	; (8001b10 <NVIC_ClearPendingIRQ+0x30>)
 8001aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af0:	095b      	lsrs	r3, r3, #5
 8001af2:	79fa      	ldrb	r2, [r7, #7]
 8001af4:	f002 021f 	and.w	r2, r2, #31
 8001af8:	2001      	movs	r0, #1
 8001afa:	fa00 f202 	lsl.w	r2, r0, r2
 8001afe:	3360      	adds	r3, #96	; 0x60
 8001b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000e100 	.word	0xe000e100

08001b14 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	da0b      	bge.n	8001b40 <NVIC_SetPriority+0x2c>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	490d      	ldr	r1, [pc, #52]	; (8001b60 <NVIC_SetPriority+0x4c>)
 8001b2a:	79fb      	ldrb	r3, [r7, #7]
 8001b2c:	f003 030f 	and.w	r3, r3, #15
 8001b30:	3b04      	subs	r3, #4
 8001b32:	683a      	ldr	r2, [r7, #0]
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	0112      	lsls	r2, r2, #4
 8001b38:	b2d2      	uxtb	r2, r2
 8001b3a:	440b      	add	r3, r1
 8001b3c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3e:	e009      	b.n	8001b54 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b40:	4908      	ldr	r1, [pc, #32]	; (8001b64 <NVIC_SetPriority+0x50>)
 8001b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	b2d2      	uxtb	r2, r2
 8001b4a:	0112      	lsls	r2, r2, #4
 8001b4c:	b2d2      	uxtb	r2, r2
 8001b4e:	440b      	add	r3, r1
 8001b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000ed00 	.word	0xe000ed00
 8001b64:	e000e100 	.word	0xe000e100

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	; 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba4:	1e5a      	subs	r2, r3, #1
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	401a      	ands	r2, r3
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bae:	2101      	movs	r1, #1
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb6:	1e59      	subs	r1, r3, #1
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bbc:	4313      	orrs	r3, r2
         );
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3724      	adds	r7, #36	; 0x24
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr
	...

08001bcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b082      	sub	sp, #8
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bdc:	d301      	bcc.n	8001be2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bde:	2301      	movs	r3, #1
 8001be0:	e00f      	b.n	8001c02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001be2:	4a0a      	ldr	r2, [pc, #40]	; (8001c0c <SysTick_Config+0x40>)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	3b01      	subs	r3, #1
 8001be8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bea:	210f      	movs	r1, #15
 8001bec:	f04f 30ff 	mov.w	r0, #4294967295
 8001bf0:	f7ff ff90 	bl	8001b14 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf4:	4b05      	ldr	r3, [pc, #20]	; (8001c0c <SysTick_Config+0x40>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bfa:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <SysTick_Config+0x40>)
 8001bfc:	2207      	movs	r2, #7
 8001bfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c00:	2300      	movs	r3, #0
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3708      	adds	r7, #8
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	e000e010 	.word	0xe000e010

08001c10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	f7ff fefb 	bl	8001a14 <NVIC_SetPriorityGrouping>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	60b9      	str	r1, [r7, #8]
 8001c30:	607a      	str	r2, [r7, #4]
 8001c32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c34:	2300      	movs	r3, #0
 8001c36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c38:	f7ff ff10 	bl	8001a5c <NVIC_GetPriorityGrouping>
 8001c3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3e:	687a      	ldr	r2, [r7, #4]
 8001c40:	68b9      	ldr	r1, [r7, #8]
 8001c42:	6978      	ldr	r0, [r7, #20]
 8001c44:	f7ff ff90 	bl	8001b68 <NVIC_EncodePriority>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4e:	4611      	mov	r1, r2
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff5f 	bl	8001b14 <NVIC_SetPriority>
}
 8001c56:	bf00      	nop
 8001c58:	3718      	adds	r7, #24
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	4603      	mov	r3, r0
 8001c66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff ff03 	bl	8001a78 <NVIC_EnableIRQ>
}
 8001c72:	bf00      	nop
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	4603      	mov	r3, r0
 8001c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f7ff ff0f 	bl	8001aac <NVIC_DisableIRQ>
}
 8001c8e:	bf00      	nop
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b082      	sub	sp, #8
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9e:	6878      	ldr	r0, [r7, #4]
 8001ca0:	f7ff ff94 	bl	8001bcc <SysTick_Config>
 8001ca4:	4603      	mov	r3, r0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}

08001cae <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	b082      	sub	sp, #8
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001cb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff0f 	bl	8001ae0 <NVIC_ClearPendingIRQ>
}
 8001cc2:	bf00      	nop
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
	...

08001ccc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2b04      	cmp	r3, #4
 8001cd8:	d106      	bne.n	8001ce8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001cda:	4a09      	ldr	r2, [pc, #36]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cdc:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001ce6:	e005      	b.n	8001cf4 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001ce8:	4a05      	ldr	r2, [pc, #20]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cea:	4b05      	ldr	r3, [pc, #20]	; (8001d00 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f023 0304 	bic.w	r3, r3, #4
 8001cf2:	6013      	str	r3, [r2, #0]
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	e000e010 	.word	0xe000e010

08001d04 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001d08:	f000 f802 	bl	8001d10 <HAL_SYSTICK_Callback>
}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8001d14:	bf00      	nop
 8001d16:	46bd      	mov	sp, r7
 8001d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1c:	4770      	bx	lr
	...

08001d20 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001d2c:	f7ff f94a 	bl	8000fc4 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e099      	b.n	8001e70 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2202      	movs	r2, #2
 8001d48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	687a      	ldr	r2, [r7, #4]
 8001d52:	6812      	ldr	r2, [r2, #0]
 8001d54:	6812      	ldr	r2, [r2, #0]
 8001d56:	f022 0201 	bic.w	r2, r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d5c:	e00f      	b.n	8001d7e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d5e:	f7ff f931 	bl	8000fc4 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b05      	cmp	r3, #5
 8001d6a:	d908      	bls.n	8001d7e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2220      	movs	r2, #32
 8001d70:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2203      	movs	r2, #3
 8001d76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001d7a:	2303      	movs	r3, #3
 8001d7c:	e078      	b.n	8001e70 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d1e8      	bne.n	8001d5e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	4b38      	ldr	r3, [pc, #224]	; (8001e78 <HAL_DMA_Init+0x158>)
 8001d98:	4013      	ands	r3, r2
 8001d9a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685a      	ldr	r2, [r3, #4]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001daa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001db6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001dc2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6a1b      	ldr	r3, [r3, #32]
 8001dc8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dd4:	2b04      	cmp	r3, #4
 8001dd6:	d107      	bne.n	8001de8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de0:	4313      	orrs	r3, r2
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	4313      	orrs	r3, r2
 8001de6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	695b      	ldr	r3, [r3, #20]
 8001df6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	f023 0307 	bic.w	r3, r3, #7
 8001dfe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	4313      	orrs	r3, r2
 8001e08:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	d117      	bne.n	8001e42 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e16:	697a      	ldr	r2, [r7, #20]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d00e      	beq.n	8001e42 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f000 fb67 	bl	80024f8 <DMA_CheckFifoParam>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d008      	beq.n	8001e42 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	2240      	movs	r2, #64	; 0x40
 8001e34:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e016      	b.n	8001e70 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	697a      	ldr	r2, [r7, #20]
 8001e48:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 fb1e 	bl	800248c <DMA_CalcBaseAndBitshift>
 8001e50:	4603      	mov	r3, r0
 8001e52:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e58:	223f      	movs	r2, #63	; 0x3f
 8001e5a:	409a      	lsls	r2, r3
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2200      	movs	r2, #0
 8001e64:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3718      	adds	r7, #24
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	e010803f 	.word	0xe010803f

08001e7c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d101      	bne.n	8001e8e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e050      	b.n	8001f30 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	2b02      	cmp	r3, #2
 8001e98:	d101      	bne.n	8001e9e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	e048      	b.n	8001f30 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	687a      	ldr	r2, [r7, #4]
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	6812      	ldr	r2, [r2, #0]
 8001ea8:	f022 0201 	bic.w	r2, r2, #1
 8001eac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	2200      	movs	r2, #0
 8001ecc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2221      	movs	r2, #33	; 0x21
 8001edc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001ede:	6878      	ldr	r0, [r7, #4]
 8001ee0:	f000 fad4 	bl	800248c <DMA_CalcBaseAndBitshift>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eec:	223f      	movs	r2, #63	; 0x3f
 8001eee:	409a      	lsls	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2200      	movs	r2, #0
 8001efe:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
 8001f44:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f46:	2300      	movs	r3, #0
 8001f48:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d101      	bne.n	8001f5e <HAL_DMA_Start_IT+0x26>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e048      	b.n	8001ff0 <HAL_DMA_Start_IT+0xb8>
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d137      	bne.n	8001fe2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2202      	movs	r2, #2
 8001f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	687a      	ldr	r2, [r7, #4]
 8001f84:	68b9      	ldr	r1, [r7, #8]
 8001f86:	68f8      	ldr	r0, [r7, #12]
 8001f88:	f000 fa52 	bl	8002430 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f90:	223f      	movs	r2, #63	; 0x3f
 8001f92:	409a      	lsls	r2, r3
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68fa      	ldr	r2, [r7, #12]
 8001f9e:	6812      	ldr	r2, [r2, #0]
 8001fa0:	6812      	ldr	r2, [r2, #0]
 8001fa2:	f042 0216 	orr.w	r2, r2, #22
 8001fa6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	6812      	ldr	r2, [r2, #0]
 8001fb0:	6952      	ldr	r2, [r2, #20]
 8001fb2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001fb6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d007      	beq.n	8001fd0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	68fa      	ldr	r2, [r7, #12]
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	6812      	ldr	r2, [r2, #0]
 8001fca:	f042 0208 	orr.w	r2, r2, #8
 8001fce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	68fa      	ldr	r2, [r7, #12]
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	6812      	ldr	r2, [r2, #0]
 8001fda:	f042 0201 	orr.w	r2, r2, #1
 8001fde:	601a      	str	r2, [r3, #0]
 8001fe0:	e005      	b.n	8001fee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001fea:	2302      	movs	r3, #2
 8001fec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	3718      	adds	r7, #24
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002004:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002006:	f7fe ffdd 	bl	8000fc4 <HAL_GetTick>
 800200a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002012:	b2db      	uxtb	r3, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d008      	beq.n	800202a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2280      	movs	r2, #128	; 0x80
 800201c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002026:	2301      	movs	r3, #1
 8002028:	e052      	b.n	80020d0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6812      	ldr	r2, [r2, #0]
 8002032:	6812      	ldr	r2, [r2, #0]
 8002034:	f022 0216 	bic.w	r2, r2, #22
 8002038:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6812      	ldr	r2, [r2, #0]
 8002042:	6952      	ldr	r2, [r2, #20]
 8002044:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002048:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204e:	2b00      	cmp	r3, #0
 8002050:	d103      	bne.n	800205a <HAL_DMA_Abort+0x62>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002056:	2b00      	cmp	r3, #0
 8002058:	d007      	beq.n	800206a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6812      	ldr	r2, [r2, #0]
 8002062:	6812      	ldr	r2, [r2, #0]
 8002064:	f022 0208 	bic.w	r2, r2, #8
 8002068:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	687a      	ldr	r2, [r7, #4]
 8002070:	6812      	ldr	r2, [r2, #0]
 8002072:	6812      	ldr	r2, [r2, #0]
 8002074:	f022 0201 	bic.w	r2, r2, #1
 8002078:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800207a:	e013      	b.n	80020a4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800207c:	f7fe ffa2 	bl	8000fc4 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b05      	cmp	r3, #5
 8002088:	d90c      	bls.n	80020a4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2220      	movs	r2, #32
 800208e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2203      	movs	r2, #3
 800209c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80020a0:	2303      	movs	r3, #3
 80020a2:	e015      	b.n	80020d0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0301 	and.w	r3, r3, #1
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1e4      	bne.n	800207c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020b6:	223f      	movs	r2, #63	; 0x3f
 80020b8:	409a      	lsls	r2, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	2200      	movs	r2, #0
 80020c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2201      	movs	r2, #1
 80020ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80020ce:	2300      	movs	r3, #0
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}

080020d8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d004      	beq.n	80020f6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2280      	movs	r2, #128	; 0x80
 80020f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e00c      	b.n	8002110 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2205      	movs	r2, #5
 80020fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	6812      	ldr	r2, [r2, #0]
 8002108:	f022 0201 	bic.w	r2, r2, #1
 800210c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800210e:	2300      	movs	r3, #0
}
 8002110:	4618      	mov	r0, r3
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002124:	2300      	movs	r3, #0
 8002126:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002128:	4b92      	ldr	r3, [pc, #584]	; (8002374 <HAL_DMA_IRQHandler+0x258>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a92      	ldr	r2, [pc, #584]	; (8002378 <HAL_DMA_IRQHandler+0x25c>)
 800212e:	fba2 2303 	umull	r2, r3, r2, r3
 8002132:	0a9b      	lsrs	r3, r3, #10
 8002134:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800213c:	693b      	ldr	r3, [r7, #16]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002146:	2208      	movs	r2, #8
 8002148:	409a      	lsls	r2, r3
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	4013      	ands	r3, r2
 800214e:	2b00      	cmp	r3, #0
 8002150:	d01a      	beq.n	8002188 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0304 	and.w	r3, r3, #4
 800215c:	2b00      	cmp	r3, #0
 800215e:	d013      	beq.n	8002188 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	687a      	ldr	r2, [r7, #4]
 8002166:	6812      	ldr	r2, [r2, #0]
 8002168:	6812      	ldr	r2, [r2, #0]
 800216a:	f022 0204 	bic.w	r2, r2, #4
 800216e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002174:	2208      	movs	r2, #8
 8002176:	409a      	lsls	r2, r3
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002180:	f043 0201 	orr.w	r2, r3, #1
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800218c:	2201      	movs	r2, #1
 800218e:	409a      	lsls	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4013      	ands	r3, r2
 8002194:	2b00      	cmp	r3, #0
 8002196:	d012      	beq.n	80021be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	695b      	ldr	r3, [r3, #20]
 800219e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d00b      	beq.n	80021be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021aa:	2201      	movs	r2, #1
 80021ac:	409a      	lsls	r2, r3
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021b6:	f043 0202 	orr.w	r2, r3, #2
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c2:	2204      	movs	r2, #4
 80021c4:	409a      	lsls	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	4013      	ands	r3, r2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d012      	beq.n	80021f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f003 0302 	and.w	r3, r3, #2
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d00b      	beq.n	80021f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021e0:	2204      	movs	r2, #4
 80021e2:	409a      	lsls	r2, r3
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ec:	f043 0204 	orr.w	r2, r3, #4
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021f8:	2210      	movs	r2, #16
 80021fa:	409a      	lsls	r2, r3
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	4013      	ands	r3, r2
 8002200:	2b00      	cmp	r3, #0
 8002202:	d043      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0308 	and.w	r3, r3, #8
 800220e:	2b00      	cmp	r3, #0
 8002210:	d03c      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002216:	2210      	movs	r2, #16
 8002218:	409a      	lsls	r2, r3
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002228:	2b00      	cmp	r3, #0
 800222a:	d018      	beq.n	800225e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d108      	bne.n	800224c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223e:	2b00      	cmp	r3, #0
 8002240:	d024      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	4798      	blx	r3
 800224a:	e01f      	b.n	800228c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002250:	2b00      	cmp	r3, #0
 8002252:	d01b      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002258:	6878      	ldr	r0, [r7, #4]
 800225a:	4798      	blx	r3
 800225c:	e016      	b.n	800228c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002268:	2b00      	cmp	r3, #0
 800226a:	d107      	bne.n	800227c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	6812      	ldr	r2, [r2, #0]
 8002274:	6812      	ldr	r2, [r2, #0]
 8002276:	f022 0208 	bic.w	r2, r2, #8
 800227a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002280:	2b00      	cmp	r3, #0
 8002282:	d003      	beq.n	800228c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002288:	6878      	ldr	r0, [r7, #4]
 800228a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002290:	2220      	movs	r2, #32
 8002292:	409a      	lsls	r2, r3
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	4013      	ands	r3, r2
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 808e 	beq.w	80023ba <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f003 0310 	and.w	r3, r3, #16
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	f000 8086 	beq.w	80023ba <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b2:	2220      	movs	r2, #32
 80022b4:	409a      	lsls	r2, r3
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b05      	cmp	r3, #5
 80022c4:	d136      	bne.n	8002334 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	6812      	ldr	r2, [r2, #0]
 80022ce:	6812      	ldr	r2, [r2, #0]
 80022d0:	f022 0216 	bic.w	r2, r2, #22
 80022d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	687a      	ldr	r2, [r7, #4]
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	6952      	ldr	r2, [r2, #20]
 80022e0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d103      	bne.n	80022f6 <HAL_DMA_IRQHandler+0x1da>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d007      	beq.n	8002306 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	6812      	ldr	r2, [r2, #0]
 80022fe:	6812      	ldr	r2, [r2, #0]
 8002300:	f022 0208 	bic.w	r2, r2, #8
 8002304:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800230a:	223f      	movs	r2, #63	; 0x3f
 800230c:	409a      	lsls	r2, r3
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2201      	movs	r2, #1
 800231e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002326:	2b00      	cmp	r3, #0
 8002328:	d07d      	beq.n	8002426 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800232e:	6878      	ldr	r0, [r7, #4]
 8002330:	4798      	blx	r3
        }
        return;
 8002332:	e078      	b.n	8002426 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d01c      	beq.n	800237c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d108      	bne.n	8002362 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002354:	2b00      	cmp	r3, #0
 8002356:	d030      	beq.n	80023ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	4798      	blx	r3
 8002360:	e02b      	b.n	80023ba <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002366:	2b00      	cmp	r3, #0
 8002368:	d027      	beq.n	80023ba <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800236e:	6878      	ldr	r0, [r7, #4]
 8002370:	4798      	blx	r3
 8002372:	e022      	b.n	80023ba <HAL_DMA_IRQHandler+0x29e>
 8002374:	20020128 	.word	0x20020128
 8002378:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002386:	2b00      	cmp	r3, #0
 8002388:	d10f      	bne.n	80023aa <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6812      	ldr	r2, [r2, #0]
 8002392:	6812      	ldr	r2, [r2, #0]
 8002394:	f022 0210 	bic.w	r2, r2, #16
 8002398:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2201      	movs	r2, #1
 80023a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d003      	beq.n	80023ba <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d032      	beq.n	8002428 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d022      	beq.n	8002414 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2205      	movs	r2, #5
 80023d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6812      	ldr	r2, [r2, #0]
 80023de:	6812      	ldr	r2, [r2, #0]
 80023e0:	f022 0201 	bic.w	r2, r2, #1
 80023e4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80023e6:	68bb      	ldr	r3, [r7, #8]
 80023e8:	3301      	adds	r3, #1
 80023ea:	60bb      	str	r3, [r7, #8]
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d807      	bhi.n	8002402 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d1f2      	bne.n	80023e6 <HAL_DMA_IRQHandler+0x2ca>
 8002400:	e000      	b.n	8002404 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002402:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2201      	movs	r2, #1
 8002410:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002418:	2b00      	cmp	r3, #0
 800241a:	d005      	beq.n	8002428 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	4798      	blx	r3
 8002424:	e000      	b.n	8002428 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002426:	bf00      	nop
    }
  }
}
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop

08002430 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
 800243c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	6812      	ldr	r2, [r2, #0]
 8002446:	6812      	ldr	r2, [r2, #0]
 8002448:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800244c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	683a      	ldr	r2, [r7, #0]
 8002454:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	2b40      	cmp	r3, #64	; 0x40
 800245c:	d108      	bne.n	8002470 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68ba      	ldr	r2, [r7, #8]
 800246c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800246e:	e007      	b.n	8002480 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	68ba      	ldr	r2, [r7, #8]
 8002476:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	60da      	str	r2, [r3, #12]
}
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr

0800248c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	b2db      	uxtb	r3, r3
 800249a:	3b10      	subs	r3, #16
 800249c:	4a13      	ldr	r2, [pc, #76]	; (80024ec <DMA_CalcBaseAndBitshift+0x60>)
 800249e:	fba2 2303 	umull	r2, r3, r2, r3
 80024a2:	091b      	lsrs	r3, r3, #4
 80024a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024a6:	4a12      	ldr	r2, [pc, #72]	; (80024f0 <DMA_CalcBaseAndBitshift+0x64>)
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	4413      	add	r3, r2
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	461a      	mov	r2, r3
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2b03      	cmp	r3, #3
 80024b8:	d908      	bls.n	80024cc <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	4b0c      	ldr	r3, [pc, #48]	; (80024f4 <DMA_CalcBaseAndBitshift+0x68>)
 80024c2:	4013      	ands	r3, r2
 80024c4:	1d1a      	adds	r2, r3, #4
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	659a      	str	r2, [r3, #88]	; 0x58
 80024ca:	e006      	b.n	80024da <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	461a      	mov	r2, r3
 80024d2:	4b08      	ldr	r3, [pc, #32]	; (80024f4 <DMA_CalcBaseAndBitshift+0x68>)
 80024d4:	4013      	ands	r3, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	aaaaaaab 	.word	0xaaaaaaab
 80024f0:	08016e4c 	.word	0x08016e4c
 80024f4:	fffffc00 	.word	0xfffffc00

080024f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002508:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d11f      	bne.n	8002552 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	2b03      	cmp	r3, #3
 8002516:	d855      	bhi.n	80025c4 <DMA_CheckFifoParam+0xcc>
 8002518:	a201      	add	r2, pc, #4	; (adr r2, 8002520 <DMA_CheckFifoParam+0x28>)
 800251a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800251e:	bf00      	nop
 8002520:	08002531 	.word	0x08002531
 8002524:	08002543 	.word	0x08002543
 8002528:	08002531 	.word	0x08002531
 800252c:	080025c5 	.word	0x080025c5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002534:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d045      	beq.n	80025c8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002540:	e042      	b.n	80025c8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002546:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800254a:	d13f      	bne.n	80025cc <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002550:	e03c      	b.n	80025cc <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800255a:	d121      	bne.n	80025a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	2b03      	cmp	r3, #3
 8002560:	d836      	bhi.n	80025d0 <DMA_CheckFifoParam+0xd8>
 8002562:	a201      	add	r2, pc, #4	; (adr r2, 8002568 <DMA_CheckFifoParam+0x70>)
 8002564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002568:	08002579 	.word	0x08002579
 800256c:	0800257f 	.word	0x0800257f
 8002570:	08002579 	.word	0x08002579
 8002574:	08002591 	.word	0x08002591
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	73fb      	strb	r3, [r7, #15]
      break;
 800257c:	e02f      	b.n	80025de <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002582:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002586:	2b00      	cmp	r3, #0
 8002588:	d024      	beq.n	80025d4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800258a:	2301      	movs	r3, #1
 800258c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800258e:	e021      	b.n	80025d4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002594:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002598:	d11e      	bne.n	80025d8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800259a:	2301      	movs	r3, #1
 800259c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800259e:	e01b      	b.n	80025d8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	d902      	bls.n	80025ac <DMA_CheckFifoParam+0xb4>
 80025a6:	2b03      	cmp	r3, #3
 80025a8:	d003      	beq.n	80025b2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025aa:	e018      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
      break;
 80025b0:	e015      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d00e      	beq.n	80025dc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	73fb      	strb	r3, [r7, #15]
      break;
 80025c2:	e00b      	b.n	80025dc <DMA_CheckFifoParam+0xe4>
      break;
 80025c4:	bf00      	nop
 80025c6:	e00a      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025c8:	bf00      	nop
 80025ca:	e008      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025cc:	bf00      	nop
 80025ce:	e006      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025d0:	bf00      	nop
 80025d2:	e004      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025d4:	bf00      	nop
 80025d6:	e002      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;   
 80025d8:	bf00      	nop
 80025da:	e000      	b.n	80025de <DMA_CheckFifoParam+0xe6>
      break;
 80025dc:	bf00      	nop
    }
  } 
  
  return status; 
 80025de:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr

080025ec <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{ 
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e051      	b.n	80026a2 <HAL_DMA2D_Init+0xb6>
  assert_param(IS_DMA2D_ALL_INSTANCE(hdma2d->Instance));
  assert_param(IS_DMA2D_MODE(hdma2d->Init.Mode));
  assert_param(IS_DMA2D_CMODE(hdma2d->Init.ColorMode));
  assert_param(IS_DMA2D_OFFSET(hdma2d->Init.OutputOffset));

  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d106      	bne.n	8002618 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002612:	6878      	ldr	r0, [r7, #4]
 8002614:	f00b fc0e 	bl	800de34 <HAL_DMA2D_MspInit>
  }
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2202      	movs	r2, #2
 800261c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	6812      	ldr	r2, [r2, #0]
 8002628:	6812      	ldr	r2, [r2, #0]
 800262a:	f422 3140 	bic.w	r1, r2, #196608	; 0x30000
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	6852      	ldr	r2, [r2, #4]
 8002632:	430a      	orrs	r2, r1
 8002634:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6812      	ldr	r2, [r2, #0]
 800263e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002640:	f022 0107 	bic.w	r1, r2, #7
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6892      	ldr	r2, [r2, #8]
 8002648:	430a      	orrs	r2, r1
 800264a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/  
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);  
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002656:	4b15      	ldr	r3, [pc, #84]	; (80026ac <HAL_DMA2D_Init+0xc0>)
 8002658:	400b      	ands	r3, r1
 800265a:	6879      	ldr	r1, [r7, #4]
 800265c:	68c9      	ldr	r1, [r1, #12]
 800265e:	430b      	orrs	r3, r1
 8002660:	6413      	str	r3, [r2, #64]	; 0x40

#if defined (DMA2D_OPFCCR_AI)
  /* DMA2D OPFCCR AI fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_AI, (hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos));
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	687a      	ldr	r2, [r7, #4]
 8002668:	6812      	ldr	r2, [r2, #0]
 800266a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800266c:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6912      	ldr	r2, [r2, #16]
 8002674:	0512      	lsls	r2, r2, #20
 8002676:	430a      	orrs	r2, r1
 8002678:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OPFCCR_AI */ 
  
#if defined (DMA2D_OPFCCR_RBS) 
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_RBS,(hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos));
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	6812      	ldr	r2, [r2, #0]
 8002682:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002684:	f422 1100 	bic.w	r1, r2, #2097152	; 0x200000
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	6952      	ldr	r2, [r2, #20]
 800268c:	0552      	lsls	r2, r2, #21
 800268e:	430a      	orrs	r2, r1
 8002690:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_OPFCCR_RBS */
  

  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	ffffc000 	.word	0xffffc000

080026b0 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af02      	add	r7, sp, #8
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
 80026bc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));
  
  /* Process locked */
  __HAL_LOCK(hdma2d);
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d101      	bne.n	80026cc <HAL_DMA2D_Start+0x1c>
 80026c8:	2302      	movs	r3, #2
 80026ca:	e018      	b.n	80026fe <HAL_DMA2D_Start+0x4e>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2202      	movs	r2, #2
 80026d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80026dc:	69bb      	ldr	r3, [r7, #24]
 80026de:	9300      	str	r3, [sp, #0]
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	68b9      	ldr	r1, [r7, #8]
 80026e6:	68f8      	ldr	r0, [r7, #12]
 80026e8:	f000 f9a2 	bl	8002a30 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	68fa      	ldr	r2, [r7, #12]
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	6812      	ldr	r2, [r2, #0]
 80026f6:	f042 0201 	orr.w	r2, r2, #1
 80026fa:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80026fc:	2300      	movs	r3, #0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3710      	adds	r7, #16
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D. 
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002706:	b580      	push	{r7, lr}
 8002708:	b084      	sub	sp, #16
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
 800270e:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002710:	2300      	movs	r3, #0
 8002712:	60fb      	str	r3, [r7, #12]
  __IO uint32_t isrflags = 0x0;  
 8002714:	2300      	movs	r3, #0
 8002716:	60bb      	str	r3, [r7, #8]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b00      	cmp	r3, #0
 8002724:	d056      	beq.n	80027d4 <HAL_DMA2D_PollForTransfer+0xce>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8002726:	f7fe fc4d 	bl	8000fc4 <HAL_GetTick>
 800272a:	60f8      	str	r0, [r7, #12]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 800272c:	e04b      	b.n	80027c6 <HAL_DMA2D_PollForTransfer+0xc0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR); 
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800273c:	2b00      	cmp	r3, #0
 800273e:	d023      	beq.n	8002788 <HAL_DMA2D_PollForTransfer+0x82>
      {
        if ((isrflags & DMA2D_FLAG_CE) != RESET)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f003 0320 	and.w	r3, r3, #32
 8002746:	2b00      	cmp	r3, #0
 8002748:	d005      	beq.n	8002756 <HAL_DMA2D_PollForTransfer+0x50>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800274e:	f043 0202 	orr.w	r2, r3, #2
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	f003 0301 	and.w	r3, r3, #1
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <HAL_DMA2D_PollForTransfer+0x66>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002764:	f043 0201 	orr.w	r2, r3, #1
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2221      	movs	r2, #33	; 0x21
 8002772:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2204      	movs	r2, #4
 8002778:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        
        return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e0a2      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800278e:	d01a      	beq.n	80027c6 <HAL_DMA2D_PollForTransfer+0xc0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d007      	beq.n	80027a6 <HAL_DMA2D_PollForTransfer+0xa0>
 8002796:	f7fe fc15 	bl	8000fc4 <HAL_GetTick>
 800279a:	4602      	mov	r2, r0
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	1ad2      	subs	r2, r2, r3
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d90f      	bls.n	80027c6 <HAL_DMA2D_PollForTransfer+0xc0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027aa:	f043 0220 	orr.w	r2, r3, #32
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2203      	movs	r2, #3
 80027b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
         
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
           
          return HAL_TIMEOUT;
 80027c2:	2303      	movs	r3, #3
 80027c4:	e083      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == RESET)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0ac      	beq.n	800272e <HAL_DMA2D_PollForTransfer+0x28>
        }
      }        
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	69db      	ldr	r3, [r3, #28]
 80027da:	f003 0320 	and.w	r3, r3, #32
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d106      	bne.n	80027f0 <HAL_DMA2D_PollForTransfer+0xea>
      ((hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START) != RESET))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e8:	f003 0320 	and.w	r3, r3, #32
  if (((hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START) != RESET)  || 
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d061      	beq.n	80028b4 <HAL_DMA2D_PollForTransfer+0x1ae>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80027f0:	f7fe fbe8 	bl	8000fc4 <HAL_GetTick>
 80027f4:	60f8      	str	r0, [r7, #12]
   
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 80027f6:	e056      	b.n	80028a6 <HAL_DMA2D_PollForTransfer+0x1a0>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);   
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	60bb      	str	r3, [r7, #8]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != RESET)        
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8002806:	2b00      	cmp	r3, #0
 8002808:	d02e      	beq.n	8002868 <HAL_DMA2D_PollForTransfer+0x162>
      {      
        if ((isrflags & DMA2D_FLAG_CAE) != RESET)
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	f003 0308 	and.w	r3, r3, #8
 8002810:	2b00      	cmp	r3, #0
 8002812:	d005      	beq.n	8002820 <HAL_DMA2D_PollForTransfer+0x11a>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;        
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002818:	f043 0204 	orr.w	r2, r3, #4
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	655a      	str	r2, [r3, #84]	; 0x54
        }   
        if ((isrflags & DMA2D_FLAG_CE) != RESET)             
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	f003 0320 	and.w	r3, r3, #32
 8002826:	2b00      	cmp	r3, #0
 8002828:	d005      	beq.n	8002836 <HAL_DMA2D_PollForTransfer+0x130>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;        
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800282e:	f043 0202 	orr.w	r2, r3, #2
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != RESET)        
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	f003 0301 	and.w	r3, r3, #1
 800283c:	2b00      	cmp	r3, #0
 800283e:	d005      	beq.n	800284c <HAL_DMA2D_PollForTransfer+0x146>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;        
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002844:	f043 0201 	orr.w	r2, r3, #1
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	2229      	movs	r2, #41	; 0x29
 8002852:	609a      	str	r2, [r3, #8]
        
        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2204      	movs	r2, #4
 8002858:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        
        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2200      	movs	r2, #0
 8002860:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
          
        return HAL_ERROR;      
 8002864:	2301      	movs	r3, #1
 8002866:	e032      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
      }      
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800286e:	d01a      	beq.n	80028a6 <HAL_DMA2D_PollForTransfer+0x1a0>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	2b00      	cmp	r3, #0
 8002874:	d007      	beq.n	8002886 <HAL_DMA2D_PollForTransfer+0x180>
 8002876:	f7fe fba5 	bl	8000fc4 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	1ad2      	subs	r2, r2, r3
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	429a      	cmp	r2, r3
 8002884:	d90f      	bls.n	80028a6 <HAL_DMA2D_PollForTransfer+0x1a0>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800288a:	f043 0220 	orr.w	r2, r3, #32
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	655a      	str	r2, [r3, #84]	; 0x54
    
          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2203      	movs	r2, #3
 8002896:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        
          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
                    
          return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e013      	b.n	80028ce <HAL_DMA2D_PollForTransfer+0x1c8>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	f003 0310 	and.w	r3, r3, #16
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0a1      	beq.n	80027f8 <HAL_DMA2D_PollForTransfer+0xf2>
      }      
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2212      	movs	r2, #18
 80028ba:	609a      	str	r2, [r3, #8]
  
  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
	...

080028d8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   0(background) / 1(foreground)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{ 
 80028d8:	b480      	push	{r7}
 80028da:	b087      	sub	sp, #28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  DMA2D_LayerCfgTypeDef *pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80028e2:	683a      	ldr	r2, [r7, #0]
 80028e4:	4613      	mov	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	4413      	add	r3, r2
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	3320      	adds	r3, #32
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	4413      	add	r3, r2
 80028f2:	613b      	str	r3, [r7, #16]
  
  uint32_t regMask = 0, regValue = 0;
 80028f4:	2300      	movs	r3, #0
 80028f6:	60fb      	str	r3, [r7, #12]
 80028f8:	2300      	movs	r3, #0
 80028fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));  
  assert_param(IS_DMA2D_OFFSET(pLayerCfg->InputOffset));  
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(pLayerCfg->AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800290a:	2b01      	cmp	r3, #1
 800290c:	d101      	bne.n	8002912 <HAL_DMA2D_ConfigLayer+0x3a>
 800290e:	2302      	movs	r3, #2
 8002910:	e085      	b.n	8002a1e <HAL_DMA2D_ConfigLayer+0x146>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	2201      	movs	r2, #1
 8002916:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;  
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2202      	movs	r2, #2
 800291e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D BGPFCR register configuration -----------------------------------*/
  /* Prepare the value to be written to the BGPFCCR register */
  
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	041b      	lsls	r3, r3, #16
 800292c:	4313      	orrs	r3, r2
 800292e:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8002930:	4b3e      	ldr	r3, [pc, #248]	; (8002a2c <HAL_DMA2D_ConfigLayer+0x154>)
 8002932:	60fb      	str	r3, [r7, #12]
  
#if defined (DMA2D_FGPFCCR_AI) && defined (DMA2D_BGPFCCR_AI)
  regValue |= (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos);
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	051b      	lsls	r3, r3, #20
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	4313      	orrs	r3, r2
 800293e:	617b      	str	r3, [r7, #20]
  regMask  |= DMA2D_BGPFCCR_AI;  
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002946:	60fb      	str	r3, [r7, #12]
#endif /* (DMA2D_FGPFCCR_AI) && (DMA2D_BGPFCCR_AI)  */ 
  
#if defined (DMA2D_FGPFCCR_RBS) && defined (DMA2D_BGPFCCR_RBS)
  regValue |= (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	695b      	ldr	r3, [r3, #20]
 800294c:	055b      	lsls	r3, r3, #21
 800294e:	697a      	ldr	r2, [r7, #20]
 8002950:	4313      	orrs	r3, r2
 8002952:	617b      	str	r3, [r7, #20]
  regMask  |= DMA2D_BGPFCCR_RBS;  
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800295a:	60fb      	str	r3, [r7, #12]
#endif  
  
  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	2b0a      	cmp	r3, #10
 8002962:	d003      	beq.n	800296c <HAL_DMA2D_ConfigLayer+0x94>
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	2b09      	cmp	r3, #9
 800296a:	d107      	bne.n	800297c <HAL_DMA2D_ConfigLayer+0xa4>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	68db      	ldr	r3, [r3, #12]
 8002970:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002974:	697a      	ldr	r2, [r7, #20]
 8002976:	4313      	orrs	r3, r2
 8002978:	617b      	str	r3, [r7, #20]
 800297a:	e005      	b.n	8002988 <HAL_DMA2D_ConfigLayer+0xb0>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	68db      	ldr	r3, [r3, #12]
 8002980:	061b      	lsls	r3, r3, #24
 8002982:	697a      	ldr	r2, [r7, #20]
 8002984:	4313      	orrs	r3, r2
 8002986:	617b      	str	r3, [r7, #20]
  }
  
  /* Configure the background DMA2D layer */
  if(LayerIdx == 0)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d11f      	bne.n	80029ce <HAL_DMA2D_ConfigLayer+0xf6>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	6812      	ldr	r2, [r2, #0]
 8002996:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	43d2      	mvns	r2, r2
 800299c:	4011      	ands	r1, r2
 800299e:	697a      	ldr	r2, [r7, #20]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	625a      	str	r2, [r3, #36]	; 0x24
              
    /* DMA2D BGOR register configuration -------------------------------------*/  
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	693a      	ldr	r2, [r7, #16]
 80029aa:	6812      	ldr	r2, [r2, #0]
 80029ac:	619a      	str	r2, [r3, #24]
    
    /* DMA2D BGCOLR register configuration -------------------------------------*/ 
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	2b0a      	cmp	r3, #10
 80029b4:	d003      	beq.n	80029be <HAL_DMA2D_ConfigLayer+0xe6>
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	685b      	ldr	r3, [r3, #4]
 80029ba:	2b09      	cmp	r3, #9
 80029bc:	d126      	bne.n	8002a0c <HAL_DMA2D_ConfigLayer+0x134>
    {    
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	68d2      	ldr	r2, [r2, #12]
 80029c6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80029ca:	629a      	str	r2, [r3, #40]	; 0x28
 80029cc:	e01e      	b.n	8002a0c <HAL_DMA2D_ConfigLayer+0x134>
  }
  /* Configure the foreground DMA2D layer */
  else
  {
     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	69d1      	ldr	r1, [r2, #28]
 80029d8:	68fa      	ldr	r2, [r7, #12]
 80029da:	43d2      	mvns	r2, r2
 80029dc:	4011      	ands	r1, r2
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	61da      	str	r2, [r3, #28]
    
    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);      
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	6812      	ldr	r2, [r2, #0]
 80029ec:	611a      	str	r2, [r3, #16]
   
    /* DMA2D FGCOLR register configuration -------------------------------------*/   
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b0a      	cmp	r3, #10
 80029f4:	d003      	beq.n	80029fe <HAL_DMA2D_ConfigLayer+0x126>
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	2b09      	cmp	r3, #9
 80029fc:	d106      	bne.n	8002a0c <HAL_DMA2D_ConfigLayer+0x134>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));      
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	68d2      	ldr	r2, [r2, #12]
 8002a06:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002a0a:	621a      	str	r2, [r3, #32]
    }   
  }   
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);  
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2200      	movs	r2, #0
 8002a18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  
  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	371c      	adds	r7, #28
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr
 8002a2a:	bf00      	nop
 8002a2c:	ff03000f 	.word	0xff03000f

08002a30 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{  
 8002a30:	b480      	push	{r7}
 8002a32:	b08b      	sub	sp, #44	; 0x2c
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	60f8      	str	r0, [r7, #12]
 8002a38:	60b9      	str	r1, [r7, #8]
 8002a3a:	607a      	str	r2, [r7, #4]
 8002a3c:	603b      	str	r3, [r7, #0]
  uint32_t tmp = 0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp1 = 0;
 8002a42:	2300      	movs	r3, #0
 8002a44:	623b      	str	r3, [r7, #32]
  uint32_t tmp2 = 0;
 8002a46:	2300      	movs	r3, #0
 8002a48:	61fb      	str	r3, [r7, #28]
  uint32_t tmp3 = 0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61bb      	str	r3, [r7, #24]
  uint32_t tmp4 = 0;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	617b      	str	r3, [r7, #20]
    
  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos))); 
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	6812      	ldr	r2, [r2, #0]
 8002a5a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002a5c:	f002 4140 	and.w	r1, r2, #3221225472	; 0xc0000000
 8002a60:	683a      	ldr	r2, [r7, #0]
 8002a62:	0410      	lsls	r0, r2, #16
 8002a64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a66:	4302      	orrs	r2, r0
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	63da      	str	r2, [r3, #60]	; 0x3c
 
  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002a7c:	d174      	bne.n	8002b68 <DMA2D_SetConfig+0x138>
  {    
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002a84:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002a8c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002a94:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	617b      	str	r3, [r7, #20]
    
    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d108      	bne.n	8002ab6 <DMA2D_SetConfig+0x86>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8002aa4:	69ba      	ldr	r2, [r7, #24]
 8002aa6:	69fb      	ldr	r3, [r7, #28]
 8002aa8:	431a      	orrs	r2, r3
 8002aaa:	6a3b      	ldr	r3, [r7, #32]
 8002aac:	431a      	orrs	r2, r3
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	627b      	str	r3, [r7, #36]	; 0x24
 8002ab4:	e053      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d106      	bne.n	8002acc <DMA2D_SetConfig+0x9c>
    {
      tmp = (tmp3 | tmp2 | tmp4);  
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	627b      	str	r3, [r7, #36]	; 0x24
 8002aca:	e048      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d111      	bne.n	8002af8 <DMA2D_SetConfig+0xc8>
    {
      tmp2 = (tmp2 >> 19);
 8002ad4:	69fb      	ldr	r3, [r7, #28]
 8002ad6:	0cdb      	lsrs	r3, r3, #19
 8002ad8:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10);
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	0a9b      	lsrs	r3, r3, #10
 8002ade:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	08db      	lsrs	r3, r3, #3
 8002ae4:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 11) | tmp4); 
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	015a      	lsls	r2, r3, #5
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	02db      	lsls	r3, r3, #11
 8002aee:	431a      	orrs	r2, r3
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	627b      	str	r3, [r7, #36]	; 0x24
 8002af6:	e032      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	2b03      	cmp	r3, #3
 8002afe:	d117      	bne.n	8002b30 <DMA2D_SetConfig+0x100>
    { 
      tmp1 = (tmp1 >> 31);
 8002b00:	6a3b      	ldr	r3, [r7, #32]
 8002b02:	0fdb      	lsrs	r3, r3, #31
 8002b04:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19);
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	0cdb      	lsrs	r3, r3, #19
 8002b0a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11);
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	0adb      	lsrs	r3, r3, #11
 8002b10:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3 );      
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	08db      	lsrs	r3, r3, #3
 8002b16:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5) | (tmp2 << 10) | (tmp1 << 15) | tmp4);    
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	015a      	lsls	r2, r3, #5
 8002b1c:	69fb      	ldr	r3, [r7, #28]
 8002b1e:	029b      	lsls	r3, r3, #10
 8002b20:	431a      	orrs	r2, r3
 8002b22:	6a3b      	ldr	r3, [r7, #32]
 8002b24:	03db      	lsls	r3, r3, #15
 8002b26:	431a      	orrs	r2, r3
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b2e:	e016      	b.n	8002b5e <DMA2D_SetConfig+0x12e>
    } 
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28);
 8002b30:	6a3b      	ldr	r3, [r7, #32]
 8002b32:	0f1b      	lsrs	r3, r3, #28
 8002b34:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20);
 8002b36:	69fb      	ldr	r3, [r7, #28]
 8002b38:	0d1b      	lsrs	r3, r3, #20
 8002b3a:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12);
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	0b1b      	lsrs	r3, r3, #12
 8002b40:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4 );
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	091b      	lsrs	r3, r3, #4
 8002b46:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4) | (tmp2 << 8) | (tmp1 << 12) | tmp4);
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	011a      	lsls	r2, r3, #4
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	021b      	lsls	r3, r3, #8
 8002b50:	431a      	orrs	r2, r3
 8002b52:	6a3b      	ldr	r3, [r7, #32]
 8002b54:	031b      	lsls	r3, r3, #12
 8002b56:	431a      	orrs	r2, r3
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	627b      	str	r3, [r7, #36]	; 0x24
    }    
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);    
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b64:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8002b66:	e003      	b.n	8002b70 <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68ba      	ldr	r2, [r7, #8]
 8002b6e:	60da      	str	r2, [r3, #12]
}
 8002b70:	bf00      	nop
 8002b72:	372c      	adds	r7, #44	; 0x2c
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr

08002b7c <HAL_DSI_Init>:
  * @param  PLLInit pointer to a DSI_PLLInitTypeDef structure that contains
  *               the PLL Clock structure definition for the DSI.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b086      	sub	sp, #24
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
 8002b84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]
  uint32_t unitIntervalx4 = 0;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	613b      	str	r3, [r7, #16]
  uint32_t tempIDF = 0;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60fb      	str	r3, [r7, #12]
  
  /* Check the DSI handle allocation */
  if(hdsi == NULL)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d101      	bne.n	8002b9c <HAL_DSI_Init+0x20>
  {
    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e0f0      	b.n	8002d7e <HAL_DSI_Init+0x202>
  assert_param(IS_DSI_PLL_IDF(PLLInit->PLLIDF));
  assert_param(IS_DSI_PLL_ODF(PLLInit->PLLODF));
  assert_param(IS_DSI_AUTO_CLKLANE_CONTROL(hdsi->Init.AutomaticClockLaneControl));
  assert_param(IS_DSI_NUMBER_OF_LANES(hdsi->Init.NumberOfLanes));
  
  if(hdsi->State == HAL_DSI_STATE_RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	7c5b      	ldrb	r3, [r3, #17]
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d102      	bne.n	8002bac <HAL_DSI_Init+0x30>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8002ba6:	6878      	ldr	r0, [r7, #4]
 8002ba8:	f00b f998 	bl	800dedc <HAL_DSI_MspInit>
  }
  
  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2203      	movs	r2, #3
 8002bb0:	745a      	strb	r2, [r3, #17]
  
  /**************** Turn on the regulator and enable the DSI PLL ****************/
  
    /* Enable the regulator */
    __HAL_DSI_REG_ENABLE(hdsi);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8002bbe:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002bc2:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 8002bc6:	f7fe f9fd 	bl	8000fc4 <HAL_GetTick>
 8002bca:	6178      	str	r0, [r7, #20]
	
    /* Wait until the regulator is ready */
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 8002bcc:	e009      	b.n	8002be2 <HAL_DSI_Init+0x66>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8002bce:	f7fe f9f9 	bl	8000fc4 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	697b      	ldr	r3, [r7, #20]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002bdc:	d901      	bls.n	8002be2 <HAL_DSI_Init+0x66>
      {
        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e0cd      	b.n	8002d7e <HAL_DSI_Init+0x202>
	while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002bea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d0ed      	beq.n	8002bce <HAL_DSI_Init+0x52>
      }
    }
    
    /* Set the PLL division factors */
    hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681a      	ldr	r2, [r3, #0]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8002bfe:	4b62      	ldr	r3, [pc, #392]	; (8002d88 <HAL_DSI_Init+0x20c>)
 8002c00:	400b      	ands	r3, r1
 8002c02:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
    hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV)<<2) | ((PLLInit->PLLIDF)<<11) | ((PLLInit->PLLODF)<<16));
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
 8002c12:	683a      	ldr	r2, [r7, #0]
 8002c14:	6812      	ldr	r2, [r2, #0]
 8002c16:	0090      	lsls	r0, r2, #2
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	6852      	ldr	r2, [r2, #4]
 8002c1c:	02d2      	lsls	r2, r2, #11
 8002c1e:	4310      	orrs	r0, r2
 8002c20:	683a      	ldr	r2, [r7, #0]
 8002c22:	6892      	ldr	r2, [r2, #8]
 8002c24:	0412      	lsls	r2, r2, #16
 8002c26:	4302      	orrs	r2, r0
 8002c28:	430a      	orrs	r2, r1
 8002c2a:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
    /* Enable the DSI PLL */
    __HAL_DSI_PLL_ENABLE(hdsi);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	6812      	ldr	r2, [r2, #0]
 8002c36:	f8d2 2430 	ldr.w	r2, [r2, #1072]	; 0x430
 8002c3a:	f042 0201 	orr.w	r2, r2, #1
 8002c3e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    
	/* Get tick */ 
    tickstart = HAL_GetTick();
 8002c42:	f7fe f9bf 	bl	8000fc4 <HAL_GetTick>
 8002c46:	6178      	str	r0, [r7, #20]
	
    /* Wait for the lock of the PLL */
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8002c48:	e009      	b.n	8002c5e <HAL_DSI_Init+0xe2>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8002c4a:	f7fe f9bb 	bl	8000fc4 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002c58:	d901      	bls.n	8002c5e <HAL_DSI_Init+0xe2>
      {
        return HAL_TIMEOUT;
 8002c5a:	2303      	movs	r3, #3
 8002c5c:	e08f      	b.n	8002d7e <HAL_DSI_Init+0x202>
    while(__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == RESET)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002c66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0ed      	beq.n	8002c4a <HAL_DSI_Init+0xce>
    }
  
  /*************************** Set the PHY parameters ***************************/
  
    /* D-PHY clock and digital enable*/
    hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6812      	ldr	r2, [r2, #0]
 8002c76:	f8d2 20a0 	ldr.w	r2, [r2, #160]	; 0xa0
 8002c7a:	f042 0206 	orr.w	r2, r2, #6
 8002c7e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    
    /* Clock lane configuration */
    hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	6812      	ldr	r2, [r2, #0]
 8002c8a:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
 8002c8e:	f022 0203 	bic.w	r2, r2, #3
 8002c92:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	687a      	ldr	r2, [r7, #4]
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	f8d2 1094 	ldr.w	r1, [r2, #148]	; 0x94
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6852      	ldr	r2, [r2, #4]
 8002ca6:	430a      	orrs	r2, r1
 8002ca8:	f042 0201 	orr.w	r2, r2, #1
 8002cac:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    
    /* Configure the number of active data lanes */
    hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6812      	ldr	r2, [r2, #0]
 8002cb8:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
 8002cbc:	f022 0203 	bic.w	r2, r2, #3
 8002cc0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	6812      	ldr	r2, [r2, #0]
 8002ccc:	f8d2 10a4 	ldr.w	r1, [r2, #164]	; 0xa4
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	68d2      	ldr	r2, [r2, #12]
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  
  /************************ Set the DSI clock parameters ************************/
  
    /* Set the TX escape clock division factor */
    hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6812      	ldr	r2, [r2, #0]
 8002ce2:	6892      	ldr	r2, [r2, #8]
 8002ce4:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002ce8:	609a      	str	r2, [r3, #8]
    hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6812      	ldr	r2, [r2, #0]
 8002cf2:	6891      	ldr	r1, [r2, #8]
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	6892      	ldr	r2, [r2, #8]
 8002cf8:	430a      	orrs	r2, r1
 8002cfa:	609a      	str	r2, [r3, #8]
    
    /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
    /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
    /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
    tempIDF = (PLLInit->PLLIDF > 0) ? PLLInit->PLLIDF : 1;
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d002      	beq.n	8002d0a <HAL_DSI_Init+0x18e>
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	e000      	b.n	8002d0c <HAL_DSI_Init+0x190>
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	60fb      	str	r3, [r7, #12]
    unitIntervalx4 = (4000000 * tempIDF * (1 << PLLInit->PLLODF)) / ((HSE_VALUE/1000) * PLLInit->PLLNDIV);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4a1e      	ldr	r2, [pc, #120]	; (8002d8c <HAL_DSI_Init+0x210>)
 8002d12:	fb02 f203 	mul.w	r2, r2, r3
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	409a      	lsls	r2, r3
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8002d24:	fb01 f303 	mul.w	r3, r1, r3
 8002d28:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d2c:	613b      	str	r3, [r7, #16]
	
    /* Set the bit period in high-speed mode */
    hdsi->Instance->WPCR[0] &= ~DSI_WPCR0_UIX4;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	6812      	ldr	r2, [r2, #0]
 8002d36:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
 8002d3a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002d3e:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
    hdsi->Instance->WPCR[0] |= unitIntervalx4;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	687a      	ldr	r2, [r7, #4]
 8002d48:	6812      	ldr	r2, [r2, #0]
 8002d4a:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  
  /****************************** Error management *****************************/
  
    /* Disable all error interrupts and reset the Error Mask */
    hdsi->Instance->IER[0] = 0;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    hdsi->Instance->IER[1] = 0;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    hdsi->ErrorMsk = 0;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	619a      	str	r2, [r3, #24]
    
    /* Initialise the error code */
    hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	615a      	str	r2, [r3, #20]
  
  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	745a      	strb	r2, [r3, #17]
  
  return HAL_OK;
 8002d7c:	2300      	movs	r3, #0
}
 8002d7e:	4618      	mov	r0, r3
 8002d80:	3718      	adds	r7, #24
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	bf00      	nop
 8002d88:	fffc8603 	.word	0xfffc8603
 8002d8c:	003d0900 	.word	0x003d0900

08002d90 <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                 the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	7c1b      	ldrb	r3, [r3, #16]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d101      	bne.n	8002da6 <HAL_DSI_ConfigVideoMode+0x16>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e1ee      	b.n	8003184 <HAL_DSI_ConfigVideoMode+0x3f4>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }
  
  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	687a      	ldr	r2, [r7, #4]
 8002db2:	6812      	ldr	r2, [r2, #0]
 8002db4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002db6:	f022 0201 	bic.w	r2, r2, #1
 8002dba:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	687a      	ldr	r2, [r7, #4]
 8002dc2:	6812      	ldr	r2, [r2, #0]
 8002dc4:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 8002dc8:	f022 0201 	bic.w	r2, r2, #1
 8002dcc:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	687a      	ldr	r2, [r7, #4]
 8002dd6:	6812      	ldr	r2, [r2, #0]
 8002dd8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002dda:	f022 0203 	bic.w	r2, r2, #3
 8002dde:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6812      	ldr	r2, [r2, #0]
 8002de8:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8002dea:	683a      	ldr	r2, [r7, #0]
 8002dec:	68d2      	ldr	r2, [r2, #12]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002dfc:	4b8b      	ldr	r3, [pc, #556]	; (800302c <HAL_DSI_ConfigVideoMode+0x29c>)
 8002dfe:	400b      	ands	r3, r1
 8002e00:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	6812      	ldr	r2, [r2, #0]
 8002e0a:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	6912      	ldr	r2, [r2, #16]
 8002e10:	430a      	orrs	r2, r1
 8002e12:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002e1e:	4b84      	ldr	r3, [pc, #528]	; (8003030 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002e20:	400b      	ands	r3, r1
 8002e22:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	687a      	ldr	r2, [r7, #4]
 8002e2a:	6812      	ldr	r2, [r2, #0]
 8002e2c:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	6952      	ldr	r2, [r2, #20]
 8002e32:	430a      	orrs	r2, r1
 8002e34:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681a      	ldr	r2, [r3, #0]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002e40:	4b7b      	ldr	r3, [pc, #492]	; (8003030 <HAL_DSI_ConfigVideoMode+0x2a0>)
 8002e42:	400b      	ands	r3, r1
 8002e44:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	6812      	ldr	r2, [r2, #0]
 8002e4e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	6992      	ldr	r2, [r2, #24]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	687a      	ldr	r2, [r7, #4]
 8002e5e:	6812      	ldr	r2, [r2, #0]
 8002e60:	68d2      	ldr	r2, [r2, #12]
 8002e62:	f022 0203 	bic.w	r2, r2, #3
 8002e66:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6812      	ldr	r2, [r2, #0]
 8002e70:	68d1      	ldr	r1, [r2, #12]
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	6812      	ldr	r2, [r2, #0]
 8002e76:	430a      	orrs	r2, r1
 8002e78:	60da      	str	r2, [r3, #12]
  
  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	6812      	ldr	r2, [r2, #0]
 8002e82:	6952      	ldr	r2, [r2, #20]
 8002e84:	f022 0207 	bic.w	r2, r2, #7
 8002e88:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	687a      	ldr	r2, [r7, #4]
 8002e90:	6812      	ldr	r2, [r2, #0]
 8002e92:	6951      	ldr	r1, [r2, #20]
 8002e94:	683a      	ldr	r2, [r7, #0]
 8002e96:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8002e98:	683a      	ldr	r2, [r7, #0]
 8002e9a:	6a12      	ldr	r2, [r2, #32]
 8002e9c:	4310      	orrs	r0, r2
 8002e9e:	683a      	ldr	r2, [r7, #0]
 8002ea0:	69d2      	ldr	r2, [r2, #28]
 8002ea2:	4302      	orrs	r2, r0
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	615a      	str	r2, [r3, #20]
  
  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	6812      	ldr	r2, [r2, #0]
 8002eb0:	6912      	ldr	r2, [r2, #16]
 8002eb2:	f022 020f 	bic.w	r2, r2, #15
 8002eb6:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	6812      	ldr	r2, [r2, #0]
 8002ec0:	6911      	ldr	r1, [r2, #16]
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	6852      	ldr	r2, [r2, #4]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	611a      	str	r2, [r3, #16]
    
  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6812      	ldr	r2, [r2, #0]
 8002ed2:	f8d2 2400 	ldr.w	r2, [r2, #1024]	; 0x400
 8002ed6:	f022 020e 	bic.w	r2, r2, #14
 8002eda:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding)<<1);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6812      	ldr	r2, [r2, #0]
 8002ee6:	f8d2 1400 	ldr.w	r1, [r2, #1024]	; 0x400
 8002eea:	683a      	ldr	r2, [r7, #0]
 8002eec:	6852      	ldr	r2, [r2, #4]
 8002eee:	0052      	lsls	r2, r2, #1
 8002ef0:	430a      	orrs	r2, r1
 8002ef2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  
  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if(VidCfg->ColorCoding == DSI_RGB666)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	d110      	bne.n	8002f20 <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	6812      	ldr	r2, [r2, #0]
 8002f06:	6912      	ldr	r2, [r2, #16]
 8002f08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002f0c:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6812      	ldr	r2, [r2, #0]
 8002f16:	6911      	ldr	r1, [r2, #16]
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	6892      	ldr	r2, [r2, #8]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	611a      	str	r2, [r3, #16]
  }
  
  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8002f2a:	4b42      	ldr	r3, [pc, #264]	; (8003034 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002f2c:	400b      	ands	r3, r1
 8002f2e:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	6812      	ldr	r2, [r2, #0]
 8002f38:	6c91      	ldr	r1, [r2, #72]	; 0x48
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8002f3e:	430a      	orrs	r2, r1
 8002f40:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002f4c:	4b39      	ldr	r3, [pc, #228]	; (8003034 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8002f4e:	400b      	ands	r3, r1
 8002f50:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	6812      	ldr	r2, [r2, #0]
 8002f5a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002f60:	430a      	orrs	r2, r1
 8002f62:	64da      	str	r2, [r3, #76]	; 0x4c
  
  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002f6e:	4b32      	ldr	r3, [pc, #200]	; (8003038 <HAL_DSI_ConfigVideoMode+0x2a8>)
 8002f70:	400b      	ands	r3, r1
 8002f72:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	6812      	ldr	r2, [r2, #0]
 8002f7c:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8002f82:	430a      	orrs	r2, r1
 8002f84:	651a      	str	r2, [r3, #80]	; 0x50
  
  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002f90:	4b2a      	ldr	r3, [pc, #168]	; (800303c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002f92:	400b      	ands	r3, r1
 8002f94:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	687a      	ldr	r2, [r7, #4]
 8002f9c:	6812      	ldr	r2, [r2, #0]
 8002f9e:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681a      	ldr	r2, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8002fb2:	4b22      	ldr	r3, [pc, #136]	; (800303c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002fb4:	400b      	ands	r3, r1
 8002fb6:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	6812      	ldr	r2, [r2, #0]
 8002fc0:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002fc6:	430a      	orrs	r2, r1
 8002fc8:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8002fd4:	4b19      	ldr	r3, [pc, #100]	; (800303c <HAL_DSI_ConfigVideoMode+0x2ac>)
 8002fd6:	400b      	ands	r3, r1
 8002fd8:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	6812      	ldr	r2, [r2, #0]
 8002fe2:	6dd1      	ldr	r1, [r2, #92]	; 0x5c
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	6e19      	ldr	r1, [r3, #96]	; 0x60
 8002ff6:	4b0d      	ldr	r3, [pc, #52]	; (800302c <HAL_DSI_ConfigVideoMode+0x29c>)
 8002ff8:	400b      	ands	r3, r1
 8002ffa:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6812      	ldr	r2, [r2, #0]
 8003004:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8003006:	683a      	ldr	r2, [r7, #0]
 8003008:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800300a:	430a      	orrs	r2, r1
 800300c:	661a      	str	r2, [r3, #96]	; 0x60
  
  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	687a      	ldr	r2, [r7, #4]
 8003014:	6812      	ldr	r2, [r2, #0]
 8003016:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003018:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800301c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	6812      	ldr	r2, [r2, #0]
 8003026:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003028:	e00a      	b.n	8003040 <HAL_DSI_ConfigVideoMode+0x2b0>
 800302a:	bf00      	nop
 800302c:	ffffc000 	.word	0xffffc000
 8003030:	ffffe000 	.word	0xffffe000
 8003034:	fffff000 	.word	0xfffff000
 8003038:	ffff8000 	.word	0xffff8000
 800303c:	fffffc00 	.word	0xfffffc00
 8003040:	683a      	ldr	r2, [r7, #0]
 8003042:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003044:	430a      	orrs	r2, r1
 8003046:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	687a      	ldr	r2, [r7, #4]
 800304e:	6812      	ldr	r2, [r2, #0]
 8003050:	6992      	ldr	r2, [r2, #24]
 8003052:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8003056:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize)<<16);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	687a      	ldr	r2, [r7, #4]
 800305e:	6812      	ldr	r2, [r2, #0]
 8003060:	6991      	ldr	r1, [r2, #24]
 8003062:	683a      	ldr	r2, [r7, #0]
 8003064:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003066:	0412      	lsls	r2, r2, #16
 8003068:	430a      	orrs	r2, r1
 800306a:	619a      	str	r2, [r3, #24]
  
  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	687a      	ldr	r2, [r7, #4]
 8003072:	6812      	ldr	r2, [r2, #0]
 8003074:	6992      	ldr	r2, [r2, #24]
 8003076:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800307a:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	687a      	ldr	r2, [r7, #4]
 8003082:	6812      	ldr	r2, [r2, #0]
 8003084:	6991      	ldr	r1, [r2, #24]
 8003086:	683a      	ldr	r2, [r7, #0]
 8003088:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800308a:	430a      	orrs	r2, r1
 800308c:	619a      	str	r2, [r3, #24]
  
  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	687a      	ldr	r2, [r7, #4]
 8003094:	6812      	ldr	r2, [r2, #0]
 8003096:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003098:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800309c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	687a      	ldr	r2, [r7, #4]
 80030a4:	6812      	ldr	r2, [r2, #0]
 80030a6:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80030a8:	683a      	ldr	r2, [r7, #0]
 80030aa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80030ac:	430a      	orrs	r2, r1
 80030ae:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	6812      	ldr	r2, [r2, #0]
 80030b8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030be:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	6812      	ldr	r2, [r2, #0]
 80030c8:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80030ce:	430a      	orrs	r2, r1
 80030d0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	6812      	ldr	r2, [r2, #0]
 80030da:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030e0:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6812      	ldr	r2, [r2, #0]
 80030ea:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	6d92      	ldr	r2, [r2, #88]	; 0x58
 80030f0:	430a      	orrs	r2, r1
 80030f2:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	687a      	ldr	r2, [r7, #4]
 80030fa:	6812      	ldr	r2, [r2, #0]
 80030fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003102:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	687a      	ldr	r2, [r7, #4]
 800310a:	6812      	ldr	r2, [r2, #0]
 800310c:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003112:	430a      	orrs	r2, r1
 8003114:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	6812      	ldr	r2, [r2, #0]
 800311e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003120:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003124:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	687a      	ldr	r2, [r7, #4]
 800312c:	6812      	ldr	r2, [r2, #0]
 800312e:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003130:	683a      	ldr	r2, [r7, #0]
 8003132:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8003134:	430a      	orrs	r2, r1
 8003136:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	687a      	ldr	r2, [r7, #4]
 800313e:	6812      	ldr	r2, [r2, #0]
 8003140:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003142:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003146:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6812      	ldr	r2, [r2, #0]
 8003150:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003152:	683a      	ldr	r2, [r7, #0]
 8003154:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8003156:	430a      	orrs	r2, r1
 8003158:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	6812      	ldr	r2, [r2, #0]
 8003162:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003164:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003168:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6812      	ldr	r2, [r2, #0]
 8003172:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8003174:	683a      	ldr	r2, [r7, #0]
 8003176:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8003178:	430a      	orrs	r2, r1
 800317a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 8003182:	2300      	movs	r3, #0
}
 8003184:	4618      	mov	r0, r3
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr

08003190 <HAL_DSI_Start>:
  * @param  hdsi pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8003190:	b480      	push	{r7}
 8003192:	b083      	sub	sp, #12
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	7c1b      	ldrb	r3, [r3, #16]
 800319c:	2b01      	cmp	r3, #1
 800319e:	d101      	bne.n	80031a4 <HAL_DSI_Start+0x14>
 80031a0:	2302      	movs	r3, #2
 80031a2:	e018      	b.n	80031d6 <HAL_DSI_Start+0x46>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	741a      	strb	r2, [r3, #16]
  
  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6812      	ldr	r2, [r2, #0]
 80031b2:	6852      	ldr	r2, [r2, #4]
 80031b4:	f042 0201 	orr.w	r2, r2, #1
 80031b8:	605a      	str	r2, [r3, #4]
  
  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6812      	ldr	r2, [r2, #0]
 80031c2:	f8d2 2404 	ldr.w	r2, [r2, #1028]	; 0x404
 80031c6:	f042 0208 	orr.w	r2, r2, #8
 80031ca:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
  
  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	741a      	strb	r2, [r3, #16]
  
  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
	...

080031e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b089      	sub	sp, #36	; 0x24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80031ee:	2300      	movs	r3, #0
 80031f0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80031f2:	2300      	movs	r3, #0
 80031f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80031f6:	2300      	movs	r3, #0
 80031f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80031fa:	2300      	movs	r3, #0
 80031fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80031fe:	2300      	movs	r3, #0
 8003200:	61fb      	str	r3, [r7, #28]
 8003202:	e175      	b.n	80034f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003204:	2201      	movs	r2, #1
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	4013      	ands	r3, r2
 8003216:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003218:	693a      	ldr	r2, [r7, #16]
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	429a      	cmp	r2, r3
 800321e:	f040 8164 	bne.w	80034ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	2b02      	cmp	r3, #2
 8003228:	d003      	beq.n	8003232 <HAL_GPIO_Init+0x4e>
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	2b12      	cmp	r3, #18
 8003230:	d123      	bne.n	800327a <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003232:	69fb      	ldr	r3, [r7, #28]
 8003234:	08da      	lsrs	r2, r3, #3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	3208      	adds	r2, #8
 800323a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800323e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	f003 0307 	and.w	r3, r3, #7
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	220f      	movs	r2, #15
 800324a:	fa02 f303 	lsl.w	r3, r2, r3
 800324e:	43db      	mvns	r3, r3
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	4013      	ands	r3, r2
 8003254:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	691a      	ldr	r2, [r3, #16]
 800325a:	69fb      	ldr	r3, [r7, #28]
 800325c:	f003 0307 	and.w	r3, r3, #7
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	fa02 f303 	lsl.w	r3, r2, r3
 8003266:	69ba      	ldr	r2, [r7, #24]
 8003268:	4313      	orrs	r3, r2
 800326a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800326c:	69fb      	ldr	r3, [r7, #28]
 800326e:	08da      	lsrs	r2, r3, #3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	3208      	adds	r2, #8
 8003274:	69b9      	ldr	r1, [r7, #24]
 8003276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	2203      	movs	r2, #3
 8003286:	fa02 f303 	lsl.w	r3, r2, r3
 800328a:	43db      	mvns	r3, r3
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	4013      	ands	r3, r2
 8003290:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	f003 0203 	and.w	r2, r3, #3
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	005b      	lsls	r3, r3, #1
 800329e:	fa02 f303 	lsl.w	r3, r2, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4313      	orrs	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69ba      	ldr	r2, [r7, #24]
 80032ac:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d00b      	beq.n	80032ce <HAL_GPIO_Init+0xea>
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d007      	beq.n	80032ce <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032c2:	2b11      	cmp	r3, #17
 80032c4:	d003      	beq.n	80032ce <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	2b12      	cmp	r3, #18
 80032cc:	d130      	bne.n	8003330 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	2203      	movs	r2, #3
 80032da:	fa02 f303 	lsl.w	r3, r2, r3
 80032de:	43db      	mvns	r3, r3
 80032e0:	69ba      	ldr	r2, [r7, #24]
 80032e2:	4013      	ands	r3, r2
 80032e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	68da      	ldr	r2, [r3, #12]
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	005b      	lsls	r3, r3, #1
 80032ee:	fa02 f303 	lsl.w	r3, r2, r3
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003304:	2201      	movs	r2, #1
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	43db      	mvns	r3, r3
 800330e:	69ba      	ldr	r2, [r7, #24]
 8003310:	4013      	ands	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	091b      	lsrs	r3, r3, #4
 800331a:	f003 0201 	and.w	r2, r3, #1
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4313      	orrs	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	2203      	movs	r2, #3
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	43db      	mvns	r3, r3
 8003342:	69ba      	ldr	r2, [r7, #24]
 8003344:	4013      	ands	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	689a      	ldr	r2, [r3, #8]
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	005b      	lsls	r3, r3, #1
 8003350:	fa02 f303 	lsl.w	r3, r2, r3
 8003354:	69ba      	ldr	r2, [r7, #24]
 8003356:	4313      	orrs	r3, r2
 8003358:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	f000 80be 	beq.w	80034ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800336e:	4a65      	ldr	r2, [pc, #404]	; (8003504 <HAL_GPIO_Init+0x320>)
 8003370:	4b64      	ldr	r3, [pc, #400]	; (8003504 <HAL_GPIO_Init+0x320>)
 8003372:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003374:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003378:	6453      	str	r3, [r2, #68]	; 0x44
 800337a:	4b62      	ldr	r3, [pc, #392]	; (8003504 <HAL_GPIO_Init+0x320>)
 800337c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800337e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003382:	60fb      	str	r3, [r7, #12]
 8003384:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003386:	4a60      	ldr	r2, [pc, #384]	; (8003508 <HAL_GPIO_Init+0x324>)
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	089b      	lsrs	r3, r3, #2
 800338c:	3302      	adds	r3, #2
 800338e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003392:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003394:	69fb      	ldr	r3, [r7, #28]
 8003396:	f003 0303 	and.w	r3, r3, #3
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	220f      	movs	r2, #15
 800339e:	fa02 f303 	lsl.w	r3, r2, r3
 80033a2:	43db      	mvns	r3, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4013      	ands	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a57      	ldr	r2, [pc, #348]	; (800350c <HAL_GPIO_Init+0x328>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d037      	beq.n	8003422 <HAL_GPIO_Init+0x23e>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a56      	ldr	r2, [pc, #344]	; (8003510 <HAL_GPIO_Init+0x32c>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d031      	beq.n	800341e <HAL_GPIO_Init+0x23a>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a55      	ldr	r2, [pc, #340]	; (8003514 <HAL_GPIO_Init+0x330>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d02b      	beq.n	800341a <HAL_GPIO_Init+0x236>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a54      	ldr	r2, [pc, #336]	; (8003518 <HAL_GPIO_Init+0x334>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d025      	beq.n	8003416 <HAL_GPIO_Init+0x232>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a53      	ldr	r2, [pc, #332]	; (800351c <HAL_GPIO_Init+0x338>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d01f      	beq.n	8003412 <HAL_GPIO_Init+0x22e>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a52      	ldr	r2, [pc, #328]	; (8003520 <HAL_GPIO_Init+0x33c>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d019      	beq.n	800340e <HAL_GPIO_Init+0x22a>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a51      	ldr	r2, [pc, #324]	; (8003524 <HAL_GPIO_Init+0x340>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d013      	beq.n	800340a <HAL_GPIO_Init+0x226>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a50      	ldr	r2, [pc, #320]	; (8003528 <HAL_GPIO_Init+0x344>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d00d      	beq.n	8003406 <HAL_GPIO_Init+0x222>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a4f      	ldr	r2, [pc, #316]	; (800352c <HAL_GPIO_Init+0x348>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d007      	beq.n	8003402 <HAL_GPIO_Init+0x21e>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a4e      	ldr	r2, [pc, #312]	; (8003530 <HAL_GPIO_Init+0x34c>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d101      	bne.n	80033fe <HAL_GPIO_Init+0x21a>
 80033fa:	2309      	movs	r3, #9
 80033fc:	e012      	b.n	8003424 <HAL_GPIO_Init+0x240>
 80033fe:	230a      	movs	r3, #10
 8003400:	e010      	b.n	8003424 <HAL_GPIO_Init+0x240>
 8003402:	2308      	movs	r3, #8
 8003404:	e00e      	b.n	8003424 <HAL_GPIO_Init+0x240>
 8003406:	2307      	movs	r3, #7
 8003408:	e00c      	b.n	8003424 <HAL_GPIO_Init+0x240>
 800340a:	2306      	movs	r3, #6
 800340c:	e00a      	b.n	8003424 <HAL_GPIO_Init+0x240>
 800340e:	2305      	movs	r3, #5
 8003410:	e008      	b.n	8003424 <HAL_GPIO_Init+0x240>
 8003412:	2304      	movs	r3, #4
 8003414:	e006      	b.n	8003424 <HAL_GPIO_Init+0x240>
 8003416:	2303      	movs	r3, #3
 8003418:	e004      	b.n	8003424 <HAL_GPIO_Init+0x240>
 800341a:	2302      	movs	r3, #2
 800341c:	e002      	b.n	8003424 <HAL_GPIO_Init+0x240>
 800341e:	2301      	movs	r3, #1
 8003420:	e000      	b.n	8003424 <HAL_GPIO_Init+0x240>
 8003422:	2300      	movs	r3, #0
 8003424:	69fa      	ldr	r2, [r7, #28]
 8003426:	f002 0203 	and.w	r2, r2, #3
 800342a:	0092      	lsls	r2, r2, #2
 800342c:	4093      	lsls	r3, r2
 800342e:	69ba      	ldr	r2, [r7, #24]
 8003430:	4313      	orrs	r3, r2
 8003432:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003434:	4934      	ldr	r1, [pc, #208]	; (8003508 <HAL_GPIO_Init+0x324>)
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	089b      	lsrs	r3, r3, #2
 800343a:	3302      	adds	r3, #2
 800343c:	69ba      	ldr	r2, [r7, #24]
 800343e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003442:	4b3c      	ldr	r3, [pc, #240]	; (8003534 <HAL_GPIO_Init+0x350>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	43db      	mvns	r3, r3
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	4013      	ands	r3, r2
 8003450:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d003      	beq.n	8003466 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	693b      	ldr	r3, [r7, #16]
 8003462:	4313      	orrs	r3, r2
 8003464:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003466:	4a33      	ldr	r2, [pc, #204]	; (8003534 <HAL_GPIO_Init+0x350>)
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800346c:	4b31      	ldr	r3, [pc, #196]	; (8003534 <HAL_GPIO_Init+0x350>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	43db      	mvns	r3, r3
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	4013      	ands	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d003      	beq.n	8003490 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003490:	4a28      	ldr	r2, [pc, #160]	; (8003534 <HAL_GPIO_Init+0x350>)
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003496:	4b27      	ldr	r3, [pc, #156]	; (8003534 <HAL_GPIO_Init+0x350>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	43db      	mvns	r3, r3
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	4013      	ands	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d003      	beq.n	80034ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	4313      	orrs	r3, r2
 80034b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034ba:	4a1e      	ldr	r2, [pc, #120]	; (8003534 <HAL_GPIO_Init+0x350>)
 80034bc:	69bb      	ldr	r3, [r7, #24]
 80034be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034c0:	4b1c      	ldr	r3, [pc, #112]	; (8003534 <HAL_GPIO_Init+0x350>)
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	43db      	mvns	r3, r3
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	4013      	ands	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d003      	beq.n	80034e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	4313      	orrs	r3, r2
 80034e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034e4:	4a13      	ldr	r2, [pc, #76]	; (8003534 <HAL_GPIO_Init+0x350>)
 80034e6:	69bb      	ldr	r3, [r7, #24]
 80034e8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	3301      	adds	r3, #1
 80034ee:	61fb      	str	r3, [r7, #28]
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	2b0f      	cmp	r3, #15
 80034f4:	f67f ae86 	bls.w	8003204 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80034f8:	bf00      	nop
 80034fa:	3724      	adds	r7, #36	; 0x24
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr
 8003504:	40023800 	.word	0x40023800
 8003508:	40013800 	.word	0x40013800
 800350c:	40020000 	.word	0x40020000
 8003510:	40020400 	.word	0x40020400
 8003514:	40020800 	.word	0x40020800
 8003518:	40020c00 	.word	0x40020c00
 800351c:	40021000 	.word	0x40021000
 8003520:	40021400 	.word	0x40021400
 8003524:	40021800 	.word	0x40021800
 8003528:	40021c00 	.word	0x40021c00
 800352c:	40022000 	.word	0x40022000
 8003530:	40022400 	.word	0x40022400
 8003534:	40013c00 	.word	0x40013c00

08003538 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003538:	b480      	push	{r7}
 800353a:	b087      	sub	sp, #28
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8003542:	2300      	movs	r3, #0
 8003544:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8003546:	2300      	movs	r3, #0
 8003548:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800354a:	2300      	movs	r3, #0
 800354c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800354e:	2300      	movs	r3, #0
 8003550:	617b      	str	r3, [r7, #20]
 8003552:	e0da      	b.n	800370a <HAL_GPIO_DeInit+0x1d2>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003554:	2201      	movs	r2, #1
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	fa02 f303 	lsl.w	r3, r2, r3
 800355c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800355e:	683a      	ldr	r2, [r7, #0]
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	4013      	ands	r3, r2
 8003564:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8003566:	68fa      	ldr	r2, [r7, #12]
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	429a      	cmp	r2, r3
 800356c:	f040 80ca 	bne.w	8003704 <HAL_GPIO_DeInit+0x1cc>
    {
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	2103      	movs	r1, #3
 800357a:	fa01 f303 	lsl.w	r3, r1, r3
 800357e:	43db      	mvns	r3, r3
 8003580:	401a      	ands	r2, r3
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003586:	697b      	ldr	r3, [r7, #20]
 8003588:	08da      	lsrs	r2, r3, #3
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	08d9      	lsrs	r1, r3, #3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	3108      	adds	r1, #8
 8003592:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	f003 0307 	and.w	r3, r3, #7
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	200f      	movs	r0, #15
 80035a0:	fa00 f303 	lsl.w	r3, r0, r3
 80035a4:	43db      	mvns	r3, r3
 80035a6:	4019      	ands	r1, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	3208      	adds	r2, #8
 80035ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	005b      	lsls	r3, r3, #1
 80035b8:	2103      	movs	r1, #3
 80035ba:	fa01 f303 	lsl.w	r3, r1, r3
 80035be:	43db      	mvns	r3, r3
 80035c0:	401a      	ands	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685a      	ldr	r2, [r3, #4]
 80035ca:	2101      	movs	r1, #1
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	fa01 f303 	lsl.w	r3, r1, r3
 80035d2:	43db      	mvns	r3, r3
 80035d4:	401a      	ands	r2, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	68da      	ldr	r2, [r3, #12]
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	2103      	movs	r1, #3
 80035e4:	fa01 f303 	lsl.w	r3, r1, r3
 80035e8:	43db      	mvns	r3, r3
 80035ea:	401a      	ands	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	60da      	str	r2, [r3, #12]

      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80035f0:	4a4b      	ldr	r2, [pc, #300]	; (8003720 <HAL_GPIO_DeInit+0x1e8>)
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	089b      	lsrs	r3, r3, #2
 80035f6:	3302      	adds	r3, #2
 80035f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035fc:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f003 0303 	and.w	r3, r3, #3
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	220f      	movs	r2, #15
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	68ba      	ldr	r2, [r7, #8]
 800360e:	4013      	ands	r3, r2
 8003610:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a43      	ldr	r2, [pc, #268]	; (8003724 <HAL_GPIO_DeInit+0x1ec>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d037      	beq.n	800368a <HAL_GPIO_DeInit+0x152>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a42      	ldr	r2, [pc, #264]	; (8003728 <HAL_GPIO_DeInit+0x1f0>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d031      	beq.n	8003686 <HAL_GPIO_DeInit+0x14e>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a41      	ldr	r2, [pc, #260]	; (800372c <HAL_GPIO_DeInit+0x1f4>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d02b      	beq.n	8003682 <HAL_GPIO_DeInit+0x14a>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a40      	ldr	r2, [pc, #256]	; (8003730 <HAL_GPIO_DeInit+0x1f8>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d025      	beq.n	800367e <HAL_GPIO_DeInit+0x146>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a3f      	ldr	r2, [pc, #252]	; (8003734 <HAL_GPIO_DeInit+0x1fc>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d01f      	beq.n	800367a <HAL_GPIO_DeInit+0x142>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a3e      	ldr	r2, [pc, #248]	; (8003738 <HAL_GPIO_DeInit+0x200>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d019      	beq.n	8003676 <HAL_GPIO_DeInit+0x13e>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a3d      	ldr	r2, [pc, #244]	; (800373c <HAL_GPIO_DeInit+0x204>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d013      	beq.n	8003672 <HAL_GPIO_DeInit+0x13a>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a3c      	ldr	r2, [pc, #240]	; (8003740 <HAL_GPIO_DeInit+0x208>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d00d      	beq.n	800366e <HAL_GPIO_DeInit+0x136>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a3b      	ldr	r2, [pc, #236]	; (8003744 <HAL_GPIO_DeInit+0x20c>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d007      	beq.n	800366a <HAL_GPIO_DeInit+0x132>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a3a      	ldr	r2, [pc, #232]	; (8003748 <HAL_GPIO_DeInit+0x210>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d101      	bne.n	8003666 <HAL_GPIO_DeInit+0x12e>
 8003662:	2309      	movs	r3, #9
 8003664:	e012      	b.n	800368c <HAL_GPIO_DeInit+0x154>
 8003666:	230a      	movs	r3, #10
 8003668:	e010      	b.n	800368c <HAL_GPIO_DeInit+0x154>
 800366a:	2308      	movs	r3, #8
 800366c:	e00e      	b.n	800368c <HAL_GPIO_DeInit+0x154>
 800366e:	2307      	movs	r3, #7
 8003670:	e00c      	b.n	800368c <HAL_GPIO_DeInit+0x154>
 8003672:	2306      	movs	r3, #6
 8003674:	e00a      	b.n	800368c <HAL_GPIO_DeInit+0x154>
 8003676:	2305      	movs	r3, #5
 8003678:	e008      	b.n	800368c <HAL_GPIO_DeInit+0x154>
 800367a:	2304      	movs	r3, #4
 800367c:	e006      	b.n	800368c <HAL_GPIO_DeInit+0x154>
 800367e:	2303      	movs	r3, #3
 8003680:	e004      	b.n	800368c <HAL_GPIO_DeInit+0x154>
 8003682:	2302      	movs	r3, #2
 8003684:	e002      	b.n	800368c <HAL_GPIO_DeInit+0x154>
 8003686:	2301      	movs	r3, #1
 8003688:	e000      	b.n	800368c <HAL_GPIO_DeInit+0x154>
 800368a:	2300      	movs	r3, #0
 800368c:	697a      	ldr	r2, [r7, #20]
 800368e:	f002 0203 	and.w	r2, r2, #3
 8003692:	0092      	lsls	r2, r2, #2
 8003694:	fa03 f202 	lsl.w	r2, r3, r2
 8003698:	68bb      	ldr	r3, [r7, #8]
 800369a:	429a      	cmp	r2, r3
 800369c:	d132      	bne.n	8003704 <HAL_GPIO_DeInit+0x1cc>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f003 0303 	and.w	r3, r3, #3
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	220f      	movs	r2, #15
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 80036ae:	481c      	ldr	r0, [pc, #112]	; (8003720 <HAL_GPIO_DeInit+0x1e8>)
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	089b      	lsrs	r3, r3, #2
 80036b4:	491a      	ldr	r1, [pc, #104]	; (8003720 <HAL_GPIO_DeInit+0x1e8>)
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	0892      	lsrs	r2, r2, #2
 80036ba:	3202      	adds	r2, #2
 80036bc:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80036c0:	68ba      	ldr	r2, [r7, #8]
 80036c2:	43d2      	mvns	r2, r2
 80036c4:	400a      	ands	r2, r1
 80036c6:	3302      	adds	r3, #2
 80036c8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80036cc:	491f      	ldr	r1, [pc, #124]	; (800374c <HAL_GPIO_DeInit+0x214>)
 80036ce:	4b1f      	ldr	r3, [pc, #124]	; (800374c <HAL_GPIO_DeInit+0x214>)
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	43db      	mvns	r3, r3
 80036d6:	4013      	ands	r3, r2
 80036d8:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80036da:	491c      	ldr	r1, [pc, #112]	; (800374c <HAL_GPIO_DeInit+0x214>)
 80036dc:	4b1b      	ldr	r3, [pc, #108]	; (800374c <HAL_GPIO_DeInit+0x214>)
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	43db      	mvns	r3, r3
 80036e4:	4013      	ands	r3, r2
 80036e6:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80036e8:	4918      	ldr	r1, [pc, #96]	; (800374c <HAL_GPIO_DeInit+0x214>)
 80036ea:	4b18      	ldr	r3, [pc, #96]	; (800374c <HAL_GPIO_DeInit+0x214>)
 80036ec:	689a      	ldr	r2, [r3, #8]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	43db      	mvns	r3, r3
 80036f2:	4013      	ands	r3, r2
 80036f4:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80036f6:	4915      	ldr	r1, [pc, #84]	; (800374c <HAL_GPIO_DeInit+0x214>)
 80036f8:	4b14      	ldr	r3, [pc, #80]	; (800374c <HAL_GPIO_DeInit+0x214>)
 80036fa:	68da      	ldr	r2, [r3, #12]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	43db      	mvns	r3, r3
 8003700:	4013      	ands	r3, r2
 8003702:	60cb      	str	r3, [r1, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003704:	697b      	ldr	r3, [r7, #20]
 8003706:	3301      	adds	r3, #1
 8003708:	617b      	str	r3, [r7, #20]
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	2b0f      	cmp	r3, #15
 800370e:	f67f af21 	bls.w	8003554 <HAL_GPIO_DeInit+0x1c>
	  }
    }
  }
}
 8003712:	bf00      	nop
 8003714:	371c      	adds	r7, #28
 8003716:	46bd      	mov	sp, r7
 8003718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371c:	4770      	bx	lr
 800371e:	bf00      	nop
 8003720:	40013800 	.word	0x40013800
 8003724:	40020000 	.word	0x40020000
 8003728:	40020400 	.word	0x40020400
 800372c:	40020800 	.word	0x40020800
 8003730:	40020c00 	.word	0x40020c00
 8003734:	40021000 	.word	0x40021000
 8003738:	40021400 	.word	0x40021400
 800373c:	40021800 	.word	0x40021800
 8003740:	40021c00 	.word	0x40021c00
 8003744:	40022000 	.word	0x40022000
 8003748:	40022400 	.word	0x40022400
 800374c:	40013c00 	.word	0x40013c00

08003750 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003750:	b480      	push	{r7}
 8003752:	b085      	sub	sp, #20
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	460b      	mov	r3, r1
 800375a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	691a      	ldr	r2, [r3, #16]
 8003760:	887b      	ldrh	r3, [r7, #2]
 8003762:	4013      	ands	r3, r2
 8003764:	2b00      	cmp	r3, #0
 8003766:	d002      	beq.n	800376e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003768:	2301      	movs	r3, #1
 800376a:	73fb      	strb	r3, [r7, #15]
 800376c:	e001      	b.n	8003772 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800376e:	2300      	movs	r3, #0
 8003770:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003772:	7bfb      	ldrb	r3, [r7, #15]
}
 8003774:	4618      	mov	r0, r3
 8003776:	3714      	adds	r7, #20
 8003778:	46bd      	mov	sp, r7
 800377a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377e:	4770      	bx	lr

08003780 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	460b      	mov	r3, r1
 800378a:	807b      	strh	r3, [r7, #2]
 800378c:	4613      	mov	r3, r2
 800378e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003790:	787b      	ldrb	r3, [r7, #1]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d003      	beq.n	800379e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003796:	887a      	ldrh	r2, [r7, #2]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800379c:	e003      	b.n	80037a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800379e:	887b      	ldrh	r3, [r7, #2]
 80037a0:	041a      	lsls	r2, r3, #16
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	619a      	str	r2, [r3, #24]
}
 80037a6:	bf00      	nop
 80037a8:	370c      	adds	r7, #12
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr

080037b2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80037b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037b4:	b08d      	sub	sp, #52	; 0x34
 80037b6:	af0a      	add	r7, sp, #40	; 0x28
 80037b8:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if(hhcd == NULL)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d101      	bne.n	80037c4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80037c0:	2301      	movs	r3, #1
 80037c2:	e048      	b.n	8003856 <HAL_HCD_Init+0xa4>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if(hhcd->State == HAL_HCD_STATE_RESET)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 80037ca:	b2db      	uxtb	r3, r3
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d106      	bne.n	80037de <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f00b f965 	bl	800eaa8 <HAL_HCD_MspInit>
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2203      	movs	r2, #3
 80037e2:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4618      	mov	r0, r3
 80037ec:	f007 f98b 	bl	800ab06 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	603b      	str	r3, [r7, #0]
 80037f6:	687e      	ldr	r6, [r7, #4]
 80037f8:	466d      	mov	r5, sp
 80037fa:	f106 0410 	add.w	r4, r6, #16
 80037fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003800:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003802:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003804:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003806:	e894 0003 	ldmia.w	r4, {r0, r1}
 800380a:	e885 0003 	stmia.w	r5, {r0, r1}
 800380e:	1d33      	adds	r3, r6, #4
 8003810:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003812:	6838      	ldr	r0, [r7, #0]
 8003814:	f007 f914 	bl	800aa40 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	2101      	movs	r1, #1
 800381e:	4618      	mov	r0, r3
 8003820:	f007 f982 	bl	800ab28 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	603b      	str	r3, [r7, #0]
 800382a:	687e      	ldr	r6, [r7, #4]
 800382c:	466d      	mov	r5, sp
 800382e:	f106 0410 	add.w	r4, r6, #16
 8003832:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003834:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003836:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003838:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800383a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800383e:	e885 0003 	stmia.w	r5, {r0, r1}
 8003842:	1d33      	adds	r3, r6, #4
 8003844:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003846:	6838      	ldr	r0, [r7, #0]
 8003848:	f007 fa94 	bl	800ad74 <USB_HostInit>

  hhcd->State= HAL_HCD_STATE_READY;
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8003854:	2300      	movs	r3, #0
}
 8003856:	4618      	mov	r0, r3
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800385e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800385e:	b590      	push	{r4, r7, lr}
 8003860:	b089      	sub	sp, #36	; 0x24
 8003862:	af04      	add	r7, sp, #16
 8003864:	6078      	str	r0, [r7, #4]
 8003866:	4608      	mov	r0, r1
 8003868:	4611      	mov	r1, r2
 800386a:	461a      	mov	r2, r3
 800386c:	4603      	mov	r3, r0
 800386e:	70fb      	strb	r3, [r7, #3]
 8003870:	460b      	mov	r3, r1
 8003872:	70bb      	strb	r3, [r7, #2]
 8003874:	4613      	mov	r3, r2
 8003876:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800387e:	2b01      	cmp	r3, #1
 8003880:	d101      	bne.n	8003886 <HAL_HCD_HC_Init+0x28>
 8003882:	2302      	movs	r3, #2
 8003884:	e07f      	b.n	8003986 <HAL_HCD_HC_Init+0x128>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2201      	movs	r2, #1
 800388a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800388e:	78fa      	ldrb	r2, [r7, #3]
 8003890:	6879      	ldr	r1, [r7, #4]
 8003892:	4613      	mov	r3, r2
 8003894:	009b      	lsls	r3, r3, #2
 8003896:	4413      	add	r3, r2
 8003898:	00db      	lsls	r3, r3, #3
 800389a:	440b      	add	r3, r1
 800389c:	333d      	adds	r3, #61	; 0x3d
 800389e:	2200      	movs	r2, #0
 80038a0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80038a2:	78fa      	ldrb	r2, [r7, #3]
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	4613      	mov	r3, r2
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	4413      	add	r3, r2
 80038ac:	00db      	lsls	r3, r3, #3
 80038ae:	440b      	add	r3, r1
 80038b0:	3338      	adds	r3, #56	; 0x38
 80038b2:	787a      	ldrb	r2, [r7, #1]
 80038b4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80038b6:	78fa      	ldrb	r2, [r7, #3]
 80038b8:	6879      	ldr	r1, [r7, #4]
 80038ba:	4613      	mov	r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	4413      	add	r3, r2
 80038c0:	00db      	lsls	r3, r3, #3
 80038c2:	440b      	add	r3, r1
 80038c4:	3340      	adds	r3, #64	; 0x40
 80038c6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80038c8:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80038ca:	78fa      	ldrb	r2, [r7, #3]
 80038cc:	6879      	ldr	r1, [r7, #4]
 80038ce:	4613      	mov	r3, r2
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	4413      	add	r3, r2
 80038d4:	00db      	lsls	r3, r3, #3
 80038d6:	440b      	add	r3, r1
 80038d8:	3339      	adds	r3, #57	; 0x39
 80038da:	78fa      	ldrb	r2, [r7, #3]
 80038dc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80038de:	78fa      	ldrb	r2, [r7, #3]
 80038e0:	6879      	ldr	r1, [r7, #4]
 80038e2:	4613      	mov	r3, r2
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	4413      	add	r3, r2
 80038e8:	00db      	lsls	r3, r3, #3
 80038ea:	440b      	add	r3, r1
 80038ec:	333f      	adds	r3, #63	; 0x3f
 80038ee:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80038f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80038f4:	78fa      	ldrb	r2, [r7, #3]
 80038f6:	78bb      	ldrb	r3, [r7, #2]
 80038f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80038fc:	b2d8      	uxtb	r0, r3
 80038fe:	6879      	ldr	r1, [r7, #4]
 8003900:	4613      	mov	r3, r2
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	00db      	lsls	r3, r3, #3
 8003908:	440b      	add	r3, r1
 800390a:	333a      	adds	r3, #58	; 0x3a
 800390c:	4602      	mov	r2, r0
 800390e:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8003910:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003914:	2b00      	cmp	r3, #0
 8003916:	da0a      	bge.n	800392e <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8003918:	78fa      	ldrb	r2, [r7, #3]
 800391a:	6879      	ldr	r1, [r7, #4]
 800391c:	4613      	mov	r3, r2
 800391e:	009b      	lsls	r3, r3, #2
 8003920:	4413      	add	r3, r2
 8003922:	00db      	lsls	r3, r3, #3
 8003924:	440b      	add	r3, r1
 8003926:	333b      	adds	r3, #59	; 0x3b
 8003928:	2201      	movs	r2, #1
 800392a:	701a      	strb	r2, [r3, #0]
 800392c:	e009      	b.n	8003942 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800392e:	78fa      	ldrb	r2, [r7, #3]
 8003930:	6879      	ldr	r1, [r7, #4]
 8003932:	4613      	mov	r3, r2
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4413      	add	r3, r2
 8003938:	00db      	lsls	r3, r3, #3
 800393a:	440b      	add	r3, r1
 800393c:	333b      	adds	r3, #59	; 0x3b
 800393e:	2200      	movs	r2, #0
 8003940:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8003942:	78fa      	ldrb	r2, [r7, #3]
 8003944:	6879      	ldr	r1, [r7, #4]
 8003946:	4613      	mov	r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4413      	add	r3, r2
 800394c:	00db      	lsls	r3, r3, #3
 800394e:	440b      	add	r3, r1
 8003950:	333c      	adds	r3, #60	; 0x3c
 8003952:	f897 2020 	ldrb.w	r2, [r7, #32]
 8003956:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6818      	ldr	r0, [r3, #0]
 800395c:	787c      	ldrb	r4, [r7, #1]
 800395e:	78ba      	ldrb	r2, [r7, #2]
 8003960:	78f9      	ldrb	r1, [r7, #3]
 8003962:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003964:	9302      	str	r3, [sp, #8]
 8003966:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800396a:	9301      	str	r3, [sp, #4]
 800396c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	4623      	mov	r3, r4
 8003974:	f007 fb28 	bl	800afc8 <USB_HC_Init>
 8003978:	4603      	mov	r3, r0
 800397a:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8003984:	7bfb      	ldrb	r3, [r7, #15]
}
 8003986:	4618      	mov	r0, r3
 8003988:	3714      	adds	r7, #20
 800398a:	46bd      	mov	sp, r7
 800398c:	bd90      	pop	{r4, r7, pc}

0800398e <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800398e:	b580      	push	{r7, lr}
 8003990:	b084      	sub	sp, #16
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
 8003996:	460b      	mov	r3, r1
 8003998:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800399a:	2300      	movs	r3, #0
 800399c:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d101      	bne.n	80039ac <HAL_HCD_HC_Halt+0x1e>
 80039a8:	2302      	movs	r3, #2
 80039aa:	e00f      	b.n	80039cc <HAL_HCD_HC_Halt+0x3e>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2201      	movs	r2, #1
 80039b0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	78fa      	ldrb	r2, [r7, #3]
 80039ba:	4611      	mov	r1, r2
 80039bc:	4618      	mov	r0, r3
 80039be:	f007 fd6a 	bl	800b496 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3710      	adds	r7, #16
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t* pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b082      	sub	sp, #8
 80039d8:	af00      	add	r7, sp, #0
 80039da:	6078      	str	r0, [r7, #4]
 80039dc:	4608      	mov	r0, r1
 80039de:	4611      	mov	r1, r2
 80039e0:	461a      	mov	r2, r3
 80039e2:	4603      	mov	r3, r0
 80039e4:	70fb      	strb	r3, [r7, #3]
 80039e6:	460b      	mov	r3, r1
 80039e8:	70bb      	strb	r3, [r7, #2]
 80039ea:	4613      	mov	r3, r2
 80039ec:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 80039ee:	78fa      	ldrb	r2, [r7, #3]
 80039f0:	6879      	ldr	r1, [r7, #4]
 80039f2:	4613      	mov	r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	4413      	add	r3, r2
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	440b      	add	r3, r1
 80039fc:	333b      	adds	r3, #59	; 0x3b
 80039fe:	78ba      	ldrb	r2, [r7, #2]
 8003a00:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003a02:	78fa      	ldrb	r2, [r7, #3]
 8003a04:	6879      	ldr	r1, [r7, #4]
 8003a06:	4613      	mov	r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	4413      	add	r3, r2
 8003a0c:	00db      	lsls	r3, r3, #3
 8003a0e:	440b      	add	r3, r1
 8003a10:	333f      	adds	r3, #63	; 0x3f
 8003a12:	787a      	ldrb	r2, [r7, #1]
 8003a14:	701a      	strb	r2, [r3, #0]

  if(token == 0U)
 8003a16:	7c3b      	ldrb	r3, [r7, #16]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d10a      	bne.n	8003a32 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003a1c:	78fa      	ldrb	r2, [r7, #3]
 8003a1e:	6879      	ldr	r1, [r7, #4]
 8003a20:	4613      	mov	r3, r2
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	00db      	lsls	r3, r3, #3
 8003a28:	440b      	add	r3, r1
 8003a2a:	3342      	adds	r3, #66	; 0x42
 8003a2c:	2203      	movs	r2, #3
 8003a2e:	701a      	strb	r2, [r3, #0]
 8003a30:	e009      	b.n	8003a46 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003a32:	78fa      	ldrb	r2, [r7, #3]
 8003a34:	6879      	ldr	r1, [r7, #4]
 8003a36:	4613      	mov	r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	4413      	add	r3, r2
 8003a3c:	00db      	lsls	r3, r3, #3
 8003a3e:	440b      	add	r3, r1
 8003a40:	3342      	adds	r3, #66	; 0x42
 8003a42:	2202      	movs	r2, #2
 8003a44:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch(ep_type)
 8003a46:	787b      	ldrb	r3, [r7, #1]
 8003a48:	2b03      	cmp	r3, #3
 8003a4a:	f200 80d6 	bhi.w	8003bfa <HAL_HCD_HC_SubmitRequest+0x226>
 8003a4e:	a201      	add	r2, pc, #4	; (adr r2, 8003a54 <HAL_HCD_HC_SubmitRequest+0x80>)
 8003a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a54:	08003a65 	.word	0x08003a65
 8003a58:	08003be5 	.word	0x08003be5
 8003a5c:	08003ad1 	.word	0x08003ad1
 8003a60:	08003b5b 	.word	0x08003b5b
  {
  case EP_TYPE_CTRL:
    if((token == 1U) && (direction == 0U)) /*send data */
 8003a64:	7c3b      	ldrb	r3, [r7, #16]
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	f040 80c9 	bne.w	8003bfe <HAL_HCD_HC_SubmitRequest+0x22a>
 8003a6c:	78bb      	ldrb	r3, [r7, #2]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	f040 80c5 	bne.w	8003bfe <HAL_HCD_HC_SubmitRequest+0x22a>
    {
      if (length == 0U)
 8003a74:	8b3b      	ldrh	r3, [r7, #24]
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d109      	bne.n	8003a8e <HAL_HCD_HC_SubmitRequest+0xba>
      { /* For Status OUT stage, Length==0, Status Out PID = 1 */
        hhcd->hc[ch_num].toggle_out = 1U;
 8003a7a:	78fa      	ldrb	r2, [r7, #3]
 8003a7c:	6879      	ldr	r1, [r7, #4]
 8003a7e:	4613      	mov	r3, r2
 8003a80:	009b      	lsls	r3, r3, #2
 8003a82:	4413      	add	r3, r2
 8003a84:	00db      	lsls	r3, r3, #3
 8003a86:	440b      	add	r3, r1
 8003a88:	3351      	adds	r3, #81	; 0x51
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	701a      	strb	r2, [r3, #0]
      }

      /* Set the Data Toggle bit as per the Flag */
      if (hhcd->hc[ch_num].toggle_out == 0U)
 8003a8e:	78fa      	ldrb	r2, [r7, #3]
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	4613      	mov	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	4413      	add	r3, r2
 8003a98:	00db      	lsls	r3, r3, #3
 8003a9a:	440b      	add	r3, r1
 8003a9c:	3351      	adds	r3, #81	; 0x51
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d10a      	bne.n	8003aba <HAL_HCD_HC_SubmitRequest+0xe6>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003aa4:	78fa      	ldrb	r2, [r7, #3]
 8003aa6:	6879      	ldr	r1, [r7, #4]
 8003aa8:	4613      	mov	r3, r2
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	4413      	add	r3, r2
 8003aae:	00db      	lsls	r3, r3, #3
 8003ab0:	440b      	add	r3, r1
 8003ab2:	3342      	adds	r3, #66	; 0x42
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	701a      	strb	r2, [r3, #0]
      else
      { /* Put the PID 1 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 8003ab8:	e0a1      	b.n	8003bfe <HAL_HCD_HC_SubmitRequest+0x22a>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003aba:	78fa      	ldrb	r2, [r7, #3]
 8003abc:	6879      	ldr	r1, [r7, #4]
 8003abe:	4613      	mov	r3, r2
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	4413      	add	r3, r2
 8003ac4:	00db      	lsls	r3, r3, #3
 8003ac6:	440b      	add	r3, r1
 8003ac8:	3342      	adds	r3, #66	; 0x42
 8003aca:	2202      	movs	r2, #2
 8003acc:	701a      	strb	r2, [r3, #0]
    break;
 8003ace:	e096      	b.n	8003bfe <HAL_HCD_HC_SubmitRequest+0x22a>

  case EP_TYPE_BULK:
    if(direction == 0U)
 8003ad0:	78bb      	ldrb	r3, [r7, #2]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d120      	bne.n	8003b18 <HAL_HCD_HC_SubmitRequest+0x144>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8003ad6:	78fa      	ldrb	r2, [r7, #3]
 8003ad8:	6879      	ldr	r1, [r7, #4]
 8003ada:	4613      	mov	r3, r2
 8003adc:	009b      	lsls	r3, r3, #2
 8003ade:	4413      	add	r3, r2
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	440b      	add	r3, r1
 8003ae4:	3351      	adds	r3, #81	; 0x51
 8003ae6:	781b      	ldrb	r3, [r3, #0]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d10a      	bne.n	8003b02 <HAL_HCD_HC_SubmitRequest+0x12e>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003aec:	78fa      	ldrb	r2, [r7, #3]
 8003aee:	6879      	ldr	r1, [r7, #4]
 8003af0:	4613      	mov	r3, r2
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	440b      	add	r3, r1
 8003afa:	3342      	adds	r3, #66	; 0x42
 8003afc:	2200      	movs	r2, #0
 8003afe:	701a      	strb	r2, [r3, #0]
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }

    break;
 8003b00:	e07e      	b.n	8003c00 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b02:	78fa      	ldrb	r2, [r7, #3]
 8003b04:	6879      	ldr	r1, [r7, #4]
 8003b06:	4613      	mov	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	4413      	add	r3, r2
 8003b0c:	00db      	lsls	r3, r3, #3
 8003b0e:	440b      	add	r3, r1
 8003b10:	3342      	adds	r3, #66	; 0x42
 8003b12:	2202      	movs	r2, #2
 8003b14:	701a      	strb	r2, [r3, #0]
    break;
 8003b16:	e073      	b.n	8003c00 <HAL_HCD_HC_SubmitRequest+0x22c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 8003b18:	78fa      	ldrb	r2, [r7, #3]
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	4413      	add	r3, r2
 8003b22:	00db      	lsls	r3, r3, #3
 8003b24:	440b      	add	r3, r1
 8003b26:	3350      	adds	r3, #80	; 0x50
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10a      	bne.n	8003b44 <HAL_HCD_HC_SubmitRequest+0x170>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b2e:	78fa      	ldrb	r2, [r7, #3]
 8003b30:	6879      	ldr	r1, [r7, #4]
 8003b32:	4613      	mov	r3, r2
 8003b34:	009b      	lsls	r3, r3, #2
 8003b36:	4413      	add	r3, r2
 8003b38:	00db      	lsls	r3, r3, #3
 8003b3a:	440b      	add	r3, r1
 8003b3c:	3342      	adds	r3, #66	; 0x42
 8003b3e:	2200      	movs	r2, #0
 8003b40:	701a      	strb	r2, [r3, #0]
    break;
 8003b42:	e05d      	b.n	8003c00 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b44:	78fa      	ldrb	r2, [r7, #3]
 8003b46:	6879      	ldr	r1, [r7, #4]
 8003b48:	4613      	mov	r3, r2
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4413      	add	r3, r2
 8003b4e:	00db      	lsls	r3, r3, #3
 8003b50:	440b      	add	r3, r1
 8003b52:	3342      	adds	r3, #66	; 0x42
 8003b54:	2202      	movs	r2, #2
 8003b56:	701a      	strb	r2, [r3, #0]
    break;
 8003b58:	e052      	b.n	8003c00 <HAL_HCD_HC_SubmitRequest+0x22c>
  case EP_TYPE_INTR:
    if(direction == 0U)
 8003b5a:	78bb      	ldrb	r3, [r7, #2]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d120      	bne.n	8003ba2 <HAL_HCD_HC_SubmitRequest+0x1ce>
    {
      /* Set the Data Toggle bit as per the Flag */
      if ( hhcd->hc[ch_num].toggle_out == 0U)
 8003b60:	78fa      	ldrb	r2, [r7, #3]
 8003b62:	6879      	ldr	r1, [r7, #4]
 8003b64:	4613      	mov	r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	4413      	add	r3, r2
 8003b6a:	00db      	lsls	r3, r3, #3
 8003b6c:	440b      	add	r3, r1
 8003b6e:	3351      	adds	r3, #81	; 0x51
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d10a      	bne.n	8003b8c <HAL_HCD_HC_SubmitRequest+0x1b8>
      { /* Put the PID 0 */
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003b76:	78fa      	ldrb	r2, [r7, #3]
 8003b78:	6879      	ldr	r1, [r7, #4]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	009b      	lsls	r3, r3, #2
 8003b7e:	4413      	add	r3, r2
 8003b80:	00db      	lsls	r3, r3, #3
 8003b82:	440b      	add	r3, r1
 8003b84:	3342      	adds	r3, #66	; 0x42
 8003b86:	2200      	movs	r2, #0
 8003b88:	701a      	strb	r2, [r3, #0]
      else
      {
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
      }
    }
    break;
 8003b8a:	e039      	b.n	8003c00 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003b8c:	78fa      	ldrb	r2, [r7, #3]
 8003b8e:	6879      	ldr	r1, [r7, #4]
 8003b90:	4613      	mov	r3, r2
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	4413      	add	r3, r2
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	440b      	add	r3, r1
 8003b9a:	3342      	adds	r3, #66	; 0x42
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	701a      	strb	r2, [r3, #0]
    break;
 8003ba0:	e02e      	b.n	8003c00 <HAL_HCD_HC_SubmitRequest+0x22c>
      if( hhcd->hc[ch_num].toggle_in == 0U)
 8003ba2:	78fa      	ldrb	r2, [r7, #3]
 8003ba4:	6879      	ldr	r1, [r7, #4]
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	00db      	lsls	r3, r3, #3
 8003bae:	440b      	add	r3, r1
 8003bb0:	3350      	adds	r3, #80	; 0x50
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d10a      	bne.n	8003bce <HAL_HCD_HC_SubmitRequest+0x1fa>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003bb8:	78fa      	ldrb	r2, [r7, #3]
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	4413      	add	r3, r2
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	440b      	add	r3, r1
 8003bc6:	3342      	adds	r3, #66	; 0x42
 8003bc8:	2200      	movs	r2, #0
 8003bca:	701a      	strb	r2, [r3, #0]
    break;
 8003bcc:	e018      	b.n	8003c00 <HAL_HCD_HC_SubmitRequest+0x22c>
        hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003bce:	78fa      	ldrb	r2, [r7, #3]
 8003bd0:	6879      	ldr	r1, [r7, #4]
 8003bd2:	4613      	mov	r3, r2
 8003bd4:	009b      	lsls	r3, r3, #2
 8003bd6:	4413      	add	r3, r2
 8003bd8:	00db      	lsls	r3, r3, #3
 8003bda:	440b      	add	r3, r1
 8003bdc:	3342      	adds	r3, #66	; 0x42
 8003bde:	2202      	movs	r2, #2
 8003be0:	701a      	strb	r2, [r3, #0]
    break;
 8003be2:	e00d      	b.n	8003c00 <HAL_HCD_HC_SubmitRequest+0x22c>

  case EP_TYPE_ISOC:
    hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003be4:	78fa      	ldrb	r2, [r7, #3]
 8003be6:	6879      	ldr	r1, [r7, #4]
 8003be8:	4613      	mov	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	4413      	add	r3, r2
 8003bee:	00db      	lsls	r3, r3, #3
 8003bf0:	440b      	add	r3, r1
 8003bf2:	3342      	adds	r3, #66	; 0x42
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	701a      	strb	r2, [r3, #0]
    break;
 8003bf8:	e002      	b.n	8003c00 <HAL_HCD_HC_SubmitRequest+0x22c>

  default:
    break;
 8003bfa:	bf00      	nop
 8003bfc:	e000      	b.n	8003c00 <HAL_HCD_HC_SubmitRequest+0x22c>
    break;
 8003bfe:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003c00:	78fa      	ldrb	r2, [r7, #3]
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	4613      	mov	r3, r2
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	00db      	lsls	r3, r3, #3
 8003c0c:	440b      	add	r3, r1
 8003c0e:	3344      	adds	r3, #68	; 0x44
 8003c10:	697a      	ldr	r2, [r7, #20]
 8003c12:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8003c14:	78fa      	ldrb	r2, [r7, #3]
 8003c16:	8b39      	ldrh	r1, [r7, #24]
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	4613      	mov	r3, r2
 8003c1c:	009b      	lsls	r3, r3, #2
 8003c1e:	4413      	add	r3, r2
 8003c20:	00db      	lsls	r3, r3, #3
 8003c22:	4403      	add	r3, r0
 8003c24:	3348      	adds	r3, #72	; 0x48
 8003c26:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003c28:	78fa      	ldrb	r2, [r7, #3]
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	4413      	add	r3, r2
 8003c32:	00db      	lsls	r3, r3, #3
 8003c34:	440b      	add	r3, r1
 8003c36:	335c      	adds	r3, #92	; 0x5c
 8003c38:	2200      	movs	r2, #0
 8003c3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003c3c:	78fa      	ldrb	r2, [r7, #3]
 8003c3e:	6879      	ldr	r1, [r7, #4]
 8003c40:	4613      	mov	r3, r2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	4413      	add	r3, r2
 8003c46:	00db      	lsls	r3, r3, #3
 8003c48:	440b      	add	r3, r1
 8003c4a:	334c      	adds	r3, #76	; 0x4c
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003c50:	78fa      	ldrb	r2, [r7, #3]
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	4613      	mov	r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	4413      	add	r3, r2
 8003c5a:	00db      	lsls	r3, r3, #3
 8003c5c:	440b      	add	r3, r1
 8003c5e:	3339      	adds	r3, #57	; 0x39
 8003c60:	78fa      	ldrb	r2, [r7, #3]
 8003c62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003c64:	78fa      	ldrb	r2, [r7, #3]
 8003c66:	6879      	ldr	r1, [r7, #4]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	4413      	add	r3, r2
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	440b      	add	r3, r1
 8003c72:	335d      	adds	r3, #93	; 0x5d
 8003c74:	2200      	movs	r2, #0
 8003c76:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6818      	ldr	r0, [r3, #0]
 8003c7c:	78fa      	ldrb	r2, [r7, #3]
 8003c7e:	4613      	mov	r3, r2
 8003c80:	009b      	lsls	r3, r3, #2
 8003c82:	4413      	add	r3, r2
 8003c84:	00db      	lsls	r3, r3, #3
 8003c86:	3338      	adds	r3, #56	; 0x38
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	18d1      	adds	r1, r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	691b      	ldr	r3, [r3, #16]
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	461a      	mov	r2, r3
 8003c94:	f007 faa8 	bl	800b1e8 <USB_HC_StartXfer>
 8003c98:	4603      	mov	r3, r0
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3708      	adds	r7, #8
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop

08003ca4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b086      	sub	sp, #24
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f007 f817 	bl	800acee <USB_GetMode>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	f040 80f2 	bne.w	8003eac <HAL_HCD_IRQHandler+0x208>
  {
    /* Avoid spurious interrupt */
    if(__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f006 fffb 	bl	800acc8 <USB_ReadInterrupts>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	f000 80e8 	beq.w	8003eaa <HAL_HCD_IRQHandler+0x206>
    {
      return;
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f006 fff2 	bl	800acc8 <USB_ReadInterrupts>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003cea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003cee:	d104      	bne.n	8003cfa <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003cf8:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f006 ffe2 	bl	800acc8 <USB_ReadInterrupts>
 8003d04:	4603      	mov	r3, r0
 8003d06:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d0a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d0e:	d104      	bne.n	8003d1a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8003d18:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f006 ffd2 	bl	800acc8 <USB_ReadInterrupts>
 8003d24:	4603      	mov	r3, r0
 8003d26:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003d2a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d2e:	d104      	bne.n	8003d3a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8003d38:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f006 ffc2 	bl	800acc8 <USB_ReadInterrupts>
 8003d44:	4603      	mov	r3, r0
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d103      	bne.n	8003d56 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	2202      	movs	r2, #2
 8003d54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f006 ffb4 	bl	800acc8 <USB_ReadInterrupts>
 8003d60:	4603      	mov	r3, r0
 8003d62:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d66:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d6a:	d118      	bne.n	8003d9e <HAL_HCD_IRQHandler+0xfa>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003d72:	461a      	mov	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003d80:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );

      /* Handle Host Port Interrupts */
      HAL_HCD_Disconnect_Callback(hhcd);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f00a fefc 	bl	800eb80 <HAL_HCD_Disconnect_Callback>
      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	2101      	movs	r1, #1
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f007 f892 	bl	800aeb8 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8003d9c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f006 ff90 	bl	800acc8 <USB_ReadInterrupts>
 8003da8:	4603      	mov	r3, r0
 8003daa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dae:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003db2:	d102      	bne.n	8003dba <HAL_HCD_IRQHandler+0x116>
    {
      HCD_Port_IRQHandler (hhcd);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f001 f8b5 	bl	8004f24 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f006 ff82 	bl	800acc8 <USB_ReadInterrupts>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	f003 0308 	and.w	r3, r3, #8
 8003dca:	2b08      	cmp	r3, #8
 8003dcc:	d106      	bne.n	8003ddc <HAL_HCD_IRQHandler+0x138>
    {
      HAL_HCD_SOF_Callback(hhcd);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f00a feba 	bl	800eb48 <HAL_HCD_SOF_Callback>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2208      	movs	r2, #8
 8003dda:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupts */
    if(__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4618      	mov	r0, r3
 8003de2:	f006 ff71 	bl	800acc8 <USB_ReadInterrupts>
 8003de6:	4603      	mov	r3, r0
 8003de8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dec:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003df0:	d138      	bne.n	8003e64 <HAL_HCD_IRQHandler+0x1c0>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4618      	mov	r0, r3
 8003df8:	f007 fb3c 	bl	800b474 <USB_HC_ReadInterrupt>
 8003dfc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003dfe:	2300      	movs	r3, #0
 8003e00:	617b      	str	r3, [r7, #20]
 8003e02:	e025      	b.n	8003e50 <HAL_HCD_IRQHandler+0x1ac>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	68ba      	ldr	r2, [r7, #8]
 8003e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d018      	beq.n	8003e4a <HAL_HCD_IRQHandler+0x1a6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	015a      	lsls	r2, r3, #5
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	4413      	add	r3, r2
 8003e20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e2e:	d106      	bne.n	8003e3e <HAL_HCD_IRQHandler+0x19a>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	4619      	mov	r1, r3
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 f8b3 	bl	8003fa2 <HCD_HC_IN_IRQHandler>
 8003e3c:	e005      	b.n	8003e4a <HAL_HCD_IRQHandler+0x1a6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler (hhcd, (uint8_t)i);
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	4619      	mov	r1, r3
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f000 fc4d 	bl	80046e4 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	617b      	str	r3, [r7, #20]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d8d4      	bhi.n	8003e04 <HAL_HCD_IRQHandler+0x160>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e62:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f006 ff2d 	bl	800acc8 <USB_ReadInterrupts>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	f003 0310 	and.w	r3, r3, #16
 8003e74:	2b10      	cmp	r3, #16
 8003e76:	d101      	bne.n	8003e7c <HAL_HCD_IRQHandler+0x1d8>
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e000      	b.n	8003e7e <HAL_HCD_IRQHandler+0x1da>
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d014      	beq.n	8003eac <HAL_HCD_IRQHandler+0x208>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6812      	ldr	r2, [r2, #0]
 8003e8a:	6992      	ldr	r2, [r2, #24]
 8003e8c:	f022 0210 	bic.w	r2, r2, #16
 8003e90:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler (hhcd);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 ff9a 	bl	8004dcc <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	687a      	ldr	r2, [r7, #4]
 8003e9e:	6812      	ldr	r2, [r2, #0]
 8003ea0:	6992      	ldr	r2, [r2, #24]
 8003ea2:	f042 0210 	orr.w	r2, r2, #16
 8003ea6:	619a      	str	r2, [r3, #24]
 8003ea8:	e000      	b.n	8003eac <HAL_HCD_IRQHandler+0x208>
      return;
 8003eaa:	bf00      	nop
    }
  }
}
 8003eac:	3718      	adds	r7, #24
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003eb2:	b580      	push	{r7, lr}
 8003eb4:	b082      	sub	sp, #8
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d101      	bne.n	8003ec8 <HAL_HCD_Start+0x16>
 8003ec4:	2302      	movs	r3, #2
 8003ec6:	e013      	b.n	8003ef0 <HAL_HCD_Start+0x3e>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f006 fe05 	bl	800aae4 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2101      	movs	r1, #1
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f007 f825 	bl	800af30 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003eee:	2300      	movs	r3, #0
}
 8003ef0:	4618      	mov	r0, r3
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d101      	bne.n	8003f0e <HAL_HCD_Stop+0x16>
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	e00d      	b.n	8003f2a <HAL_HCD_Stop+0x32>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f007 fc00 	bl	800b720 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3708      	adds	r7, #8
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b083      	sub	sp, #12
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
 8003f3a:	460b      	mov	r3, r1
 8003f3c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003f3e:	78fa      	ldrb	r2, [r7, #3]
 8003f40:	6879      	ldr	r1, [r7, #4]
 8003f42:	4613      	mov	r3, r2
 8003f44:	009b      	lsls	r3, r3, #2
 8003f46:	4413      	add	r3, r2
 8003f48:	00db      	lsls	r3, r3, #3
 8003f4a:	440b      	add	r3, r1
 8003f4c:	335c      	adds	r3, #92	; 0x5c
 8003f4e:	781b      	ldrb	r3, [r3, #0]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	370c      	adds	r7, #12
 8003f54:	46bd      	mov	sp, r7
 8003f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5a:	4770      	bx	lr

08003f5c <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	b083      	sub	sp, #12
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
 8003f64:	460b      	mov	r3, r1
 8003f66:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003f68:	78fa      	ldrb	r2, [r7, #3]
 8003f6a:	6879      	ldr	r1, [r7, #4]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4413      	add	r3, r2
 8003f72:	00db      	lsls	r3, r3, #3
 8003f74:	440b      	add	r3, r1
 8003f76:	334c      	adds	r3, #76	; 0x4c
 8003f78:	681b      	ldr	r3, [r3, #0]
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	370c      	adds	r7, #12
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr

08003f86 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b082      	sub	sp, #8
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4618      	mov	r0, r3
 8003f94:	f007 f807 	bl	800afa6 <USB_GetCurrentFrame>
 8003f98:	4603      	mov	r3, r0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3708      	adds	r7, #8
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}

08003fa2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003fa2:	b580      	push	{r7, lr}
 8003fa4:	b086      	sub	sp, #24
 8003fa6:	af00      	add	r7, sp, #0
 8003fa8:	6078      	str	r0, [r7, #4]
 8003faa:	460b      	mov	r3, r1
 8003fac:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8003fb8:	78fb      	ldrb	r3, [r7, #3]
 8003fba:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	015a      	lsls	r2, r3, #5
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 0304 	and.w	r3, r3, #4
 8003fce:	2b04      	cmp	r3, #4
 8003fd0:	d11a      	bne.n	8004008 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	015a      	lsls	r2, r3, #5
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	4413      	add	r3, r2
 8003fda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003fde:	461a      	mov	r2, r3
 8003fe0:	2304      	movs	r3, #4
 8003fe2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	015a      	lsls	r2, r3, #5
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	4413      	add	r3, r2
 8003fec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	015a      	lsls	r2, r3, #5
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	4413      	add	r3, r2
 8003ffa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003ffe:	68db      	ldr	r3, [r3, #12]
 8004000:	f043 0302 	orr.w	r3, r3, #2
 8004004:	60cb      	str	r3, [r1, #12]
 8004006:	e097      	b.n	8004138 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	015a      	lsls	r2, r3, #5
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	4413      	add	r3, r2
 8004010:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f003 0320 	and.w	r3, r3, #32
 800401a:	2b20      	cmp	r3, #32
 800401c:	d109      	bne.n	8004032 <HCD_HC_IN_IRQHandler+0x90>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	015a      	lsls	r2, r3, #5
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	4413      	add	r3, r2
 8004026:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800402a:	461a      	mov	r2, r3
 800402c:	2320      	movs	r3, #32
 800402e:	6093      	str	r3, [r2, #8]
 8004030:	e082      	b.n	8004138 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	015a      	lsls	r2, r3, #5
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	4413      	add	r3, r2
 800403a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f003 0308 	and.w	r3, r3, #8
 8004044:	2b08      	cmp	r3, #8
 8004046:	d135      	bne.n	80040b4 <HCD_HC_IN_IRQHandler+0x112>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	015a      	lsls	r2, r3, #5
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	4413      	add	r3, r2
 8004050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004054:	4619      	mov	r1, r3
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	015a      	lsls	r2, r3, #5
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	4413      	add	r3, r2
 800405e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	f043 0302 	orr.w	r3, r3, #2
 8004068:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 800406a:	6879      	ldr	r1, [r7, #4]
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	4613      	mov	r3, r2
 8004070:	009b      	lsls	r3, r3, #2
 8004072:	4413      	add	r3, r2
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	440b      	add	r3, r1
 8004078:	335d      	adds	r3, #93	; 0x5d
 800407a:	2205      	movs	r2, #5
 800407c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	015a      	lsls	r2, r3, #5
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	4413      	add	r3, r2
 8004086:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800408a:	461a      	mov	r2, r3
 800408c:	2310      	movs	r3, #16
 800408e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	015a      	lsls	r2, r3, #5
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	4413      	add	r3, r2
 8004098:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800409c:	461a      	mov	r2, r3
 800409e:	2308      	movs	r3, #8
 80040a0:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	b2d2      	uxtb	r2, r2
 80040aa:	4611      	mov	r1, r2
 80040ac:	4618      	mov	r0, r3
 80040ae:	f007 f9f2 	bl	800b496 <USB_HC_Halt>
 80040b2:	e041      	b.n	8004138 <HCD_HC_IN_IRQHandler+0x196>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	015a      	lsls	r2, r3, #5
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	4413      	add	r3, r2
 80040bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ca:	d135      	bne.n	8004138 <HCD_HC_IN_IRQHandler+0x196>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	015a      	lsls	r2, r3, #5
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	4413      	add	r3, r2
 80040d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040d8:	4619      	mov	r1, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	015a      	lsls	r2, r3, #5
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	4413      	add	r3, r2
 80040e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	f043 0302 	orr.w	r3, r3, #2
 80040ec:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	b2d2      	uxtb	r2, r2
 80040f6:	4611      	mov	r1, r2
 80040f8:	4618      	mov	r0, r3
 80040fa:	f007 f9cc 	bl	800b496 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	015a      	lsls	r2, r3, #5
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	4413      	add	r3, r2
 8004106:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800410a:	461a      	mov	r2, r3
 800410c:	2310      	movs	r3, #16
 800410e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004110:	6879      	ldr	r1, [r7, #4]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	4613      	mov	r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	4413      	add	r3, r2
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	440b      	add	r3, r1
 800411e:	335d      	adds	r3, #93	; 0x5d
 8004120:	2208      	movs	r2, #8
 8004122:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	015a      	lsls	r2, r3, #5
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	4413      	add	r3, r2
 800412c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004130:	461a      	mov	r2, r3
 8004132:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004136:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	015a      	lsls	r2, r3, #5
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	4413      	add	r3, r2
 8004140:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800414a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800414e:	d123      	bne.n	8004198 <HCD_HC_IN_IRQHandler+0x1f6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	015a      	lsls	r2, r3, #5
 8004154:	693b      	ldr	r3, [r7, #16]
 8004156:	4413      	add	r3, r2
 8004158:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800415c:	4619      	mov	r1, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	015a      	lsls	r2, r3, #5
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	4413      	add	r3, r2
 8004166:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	f043 0302 	orr.w	r3, r3, #2
 8004170:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	b2d2      	uxtb	r2, r2
 800417a:	4611      	mov	r1, r2
 800417c:	4618      	mov	r0, r3
 800417e:	f007 f98a 	bl	800b496 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	015a      	lsls	r2, r3, #5
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	4413      	add	r3, r2
 800418a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800418e:	461a      	mov	r2, r3
 8004190:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004194:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8004196:	e2a1      	b.n	80046dc <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	015a      	lsls	r2, r3, #5
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	4413      	add	r3, r2
 80041a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	2b01      	cmp	r3, #1
 80041ac:	f040 80c3 	bne.w	8004336 <HCD_HC_IN_IRQHandler+0x394>
    if (hhcd->Init.dma_enable != 0U)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d01b      	beq.n	80041f0 <HCD_HC_IN_IRQHandler+0x24e>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80041b8:	6879      	ldr	r1, [r7, #4]
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	4613      	mov	r3, r2
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	4413      	add	r3, r2
 80041c2:	00db      	lsls	r3, r3, #3
 80041c4:	440b      	add	r3, r1
 80041c6:	3348      	adds	r3, #72	; 0x48
 80041c8:	681a      	ldr	r2, [r3, #0]
                               (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	0159      	lsls	r1, r3, #5
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	440b      	add	r3, r1
 80041d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80041dc:	1ad1      	subs	r1, r2, r3
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	68fa      	ldr	r2, [r7, #12]
 80041e2:	4613      	mov	r3, r2
 80041e4:	009b      	lsls	r3, r3, #2
 80041e6:	4413      	add	r3, r2
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	4403      	add	r3, r0
 80041ec:	334c      	adds	r3, #76	; 0x4c
 80041ee:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 80041f0:	6879      	ldr	r1, [r7, #4]
 80041f2:	68fa      	ldr	r2, [r7, #12]
 80041f4:	4613      	mov	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	440b      	add	r3, r1
 80041fe:	335d      	adds	r3, #93	; 0x5d
 8004200:	2201      	movs	r2, #1
 8004202:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8004204:	6879      	ldr	r1, [r7, #4]
 8004206:	68fa      	ldr	r2, [r7, #12]
 8004208:	4613      	mov	r3, r2
 800420a:	009b      	lsls	r3, r3, #2
 800420c:	4413      	add	r3, r2
 800420e:	00db      	lsls	r3, r3, #3
 8004210:	440b      	add	r3, r1
 8004212:	3358      	adds	r3, #88	; 0x58
 8004214:	2200      	movs	r2, #0
 8004216:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	015a      	lsls	r2, r3, #5
 800421c:	693b      	ldr	r3, [r7, #16]
 800421e:	4413      	add	r3, r2
 8004220:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004224:	461a      	mov	r2, r3
 8004226:	2301      	movs	r3, #1
 8004228:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 800422a:	6879      	ldr	r1, [r7, #4]
 800422c:	68fa      	ldr	r2, [r7, #12]
 800422e:	4613      	mov	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4413      	add	r3, r2
 8004234:	00db      	lsls	r3, r3, #3
 8004236:	440b      	add	r3, r1
 8004238:	333f      	adds	r3, #63	; 0x3f
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d00a      	beq.n	8004256 <HCD_HC_IN_IRQHandler+0x2b4>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	68fa      	ldr	r2, [r7, #12]
 8004244:	4613      	mov	r3, r2
 8004246:	009b      	lsls	r3, r3, #2
 8004248:	4413      	add	r3, r2
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	440b      	add	r3, r1
 800424e:	333f      	adds	r3, #63	; 0x3f
 8004250:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8004252:	2b02      	cmp	r3, #2
 8004254:	d122      	bne.n	800429c <HCD_HC_IN_IRQHandler+0x2fa>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	015a      	lsls	r2, r3, #5
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	4413      	add	r3, r2
 800425e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004262:	4619      	mov	r1, r3
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	015a      	lsls	r2, r3, #5
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	4413      	add	r3, r2
 800426c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	f043 0302 	orr.w	r3, r3, #2
 8004276:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	b2d2      	uxtb	r2, r2
 8004280:	4611      	mov	r1, r2
 8004282:	4618      	mov	r0, r3
 8004284:	f007 f907 	bl	800b496 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	015a      	lsls	r2, r3, #5
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	4413      	add	r3, r2
 8004290:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004294:	461a      	mov	r2, r3
 8004296:	2310      	movs	r3, #16
 8004298:	6093      	str	r3, [r2, #8]
 800429a:	e035      	b.n	8004308 <HCD_HC_IN_IRQHandler+0x366>
    else if(hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800429c:	6879      	ldr	r1, [r7, #4]
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	4613      	mov	r3, r2
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	4413      	add	r3, r2
 80042a6:	00db      	lsls	r3, r3, #3
 80042a8:	440b      	add	r3, r1
 80042aa:	333f      	adds	r3, #63	; 0x3f
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	2b03      	cmp	r3, #3
 80042b0:	d12a      	bne.n	8004308 <HCD_HC_IN_IRQHandler+0x366>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	015a      	lsls	r2, r3, #5
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4413      	add	r3, r2
 80042ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042be:	4619      	mov	r1, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	015a      	lsls	r2, r3, #5
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80042d2:	600b      	str	r3, [r1, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80042d4:	6879      	ldr	r1, [r7, #4]
 80042d6:	68fa      	ldr	r2, [r7, #12]
 80042d8:	4613      	mov	r3, r2
 80042da:	009b      	lsls	r3, r3, #2
 80042dc:	4413      	add	r3, r2
 80042de:	00db      	lsls	r3, r3, #3
 80042e0:	440b      	add	r3, r1
 80042e2:	335c      	adds	r3, #92	; 0x5c
 80042e4:	2201      	movs	r2, #1
 80042e6:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	b2d8      	uxtb	r0, r3
 80042ec:	6879      	ldr	r1, [r7, #4]
 80042ee:	68fa      	ldr	r2, [r7, #12]
 80042f0:	4613      	mov	r3, r2
 80042f2:	009b      	lsls	r3, r3, #2
 80042f4:	4413      	add	r3, r2
 80042f6:	00db      	lsls	r3, r3, #3
 80042f8:	440b      	add	r3, r1
 80042fa:	335c      	adds	r3, #92	; 0x5c
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	461a      	mov	r2, r3
 8004300:	4601      	mov	r1, r0
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f00a fc4a 	bl	800eb9c <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8004308:	6879      	ldr	r1, [r7, #4]
 800430a:	68fa      	ldr	r2, [r7, #12]
 800430c:	4613      	mov	r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	4413      	add	r3, r2
 8004312:	00db      	lsls	r3, r3, #3
 8004314:	440b      	add	r3, r1
 8004316:	3350      	adds	r3, #80	; 0x50
 8004318:	781b      	ldrb	r3, [r3, #0]
 800431a:	f083 0301 	eor.w	r3, r3, #1
 800431e:	b2d8      	uxtb	r0, r3
 8004320:	6879      	ldr	r1, [r7, #4]
 8004322:	68fa      	ldr	r2, [r7, #12]
 8004324:	4613      	mov	r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	4413      	add	r3, r2
 800432a:	00db      	lsls	r3, r3, #3
 800432c:	440b      	add	r3, r1
 800432e:	3350      	adds	r3, #80	; 0x50
 8004330:	4602      	mov	r2, r0
 8004332:	701a      	strb	r2, [r3, #0]
}
 8004334:	e1d2      	b.n	80046dc <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	015a      	lsls	r2, r3, #5
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	4413      	add	r3, r2
 800433e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 0302 	and.w	r3, r3, #2
 8004348:	2b02      	cmp	r3, #2
 800434a:	f040 80f2 	bne.w	8004532 <HCD_HC_IN_IRQHandler+0x590>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	015a      	lsls	r2, r3, #5
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	4413      	add	r3, r2
 8004356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800435a:	4619      	mov	r1, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	015a      	lsls	r2, r3, #5
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	4413      	add	r3, r2
 8004364:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	f023 0302 	bic.w	r3, r3, #2
 800436e:	60cb      	str	r3, [r1, #12]
    if(hhcd->hc[ch_num].state == HC_XFRC)
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	68fa      	ldr	r2, [r7, #12]
 8004374:	4613      	mov	r3, r2
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	4413      	add	r3, r2
 800437a:	00db      	lsls	r3, r3, #3
 800437c:	440b      	add	r3, r1
 800437e:	335d      	adds	r3, #93	; 0x5d
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	2b01      	cmp	r3, #1
 8004384:	d10a      	bne.n	800439c <HCD_HC_IN_IRQHandler+0x3fa>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004386:	6879      	ldr	r1, [r7, #4]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	4613      	mov	r3, r2
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	4413      	add	r3, r2
 8004390:	00db      	lsls	r3, r3, #3
 8004392:	440b      	add	r3, r1
 8004394:	335c      	adds	r3, #92	; 0x5c
 8004396:	2201      	movs	r2, #1
 8004398:	701a      	strb	r2, [r3, #0]
 800439a:	e0b0      	b.n	80044fe <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	68fa      	ldr	r2, [r7, #12]
 80043a0:	4613      	mov	r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4413      	add	r3, r2
 80043a6:	00db      	lsls	r3, r3, #3
 80043a8:	440b      	add	r3, r1
 80043aa:	335d      	adds	r3, #93	; 0x5d
 80043ac:	781b      	ldrb	r3, [r3, #0]
 80043ae:	2b05      	cmp	r3, #5
 80043b0:	d10a      	bne.n	80043c8 <HCD_HC_IN_IRQHandler+0x426>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80043b2:	6879      	ldr	r1, [r7, #4]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	4613      	mov	r3, r2
 80043b8:	009b      	lsls	r3, r3, #2
 80043ba:	4413      	add	r3, r2
 80043bc:	00db      	lsls	r3, r3, #3
 80043be:	440b      	add	r3, r1
 80043c0:	335c      	adds	r3, #92	; 0x5c
 80043c2:	2205      	movs	r2, #5
 80043c4:	701a      	strb	r2, [r3, #0]
 80043c6:	e09a      	b.n	80044fe <HCD_HC_IN_IRQHandler+0x55c>
    else if((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80043c8:	6879      	ldr	r1, [r7, #4]
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	4613      	mov	r3, r2
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4413      	add	r3, r2
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	440b      	add	r3, r1
 80043d6:	335d      	adds	r3, #93	; 0x5d
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	2b06      	cmp	r3, #6
 80043dc:	d00a      	beq.n	80043f4 <HCD_HC_IN_IRQHandler+0x452>
            (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80043de:	6879      	ldr	r1, [r7, #4]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	4613      	mov	r3, r2
 80043e4:	009b      	lsls	r3, r3, #2
 80043e6:	4413      	add	r3, r2
 80043e8:	00db      	lsls	r3, r3, #3
 80043ea:	440b      	add	r3, r1
 80043ec:	335d      	adds	r3, #93	; 0x5d
 80043ee:	781b      	ldrb	r3, [r3, #0]
    else if((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d156      	bne.n	80044a2 <HCD_HC_IN_IRQHandler+0x500>
      hhcd->hc[ch_num].ErrCnt++;
 80043f4:	6879      	ldr	r1, [r7, #4]
 80043f6:	68fa      	ldr	r2, [r7, #12]
 80043f8:	4613      	mov	r3, r2
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	4413      	add	r3, r2
 80043fe:	00db      	lsls	r3, r3, #3
 8004400:	440b      	add	r3, r1
 8004402:	3358      	adds	r3, #88	; 0x58
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	1c59      	adds	r1, r3, #1
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	4613      	mov	r3, r2
 800440e:	009b      	lsls	r3, r3, #2
 8004410:	4413      	add	r3, r2
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	4403      	add	r3, r0
 8004416:	3358      	adds	r3, #88	; 0x58
 8004418:	6019      	str	r1, [r3, #0]
      if(hhcd->hc[ch_num].ErrCnt > 3U)
 800441a:	6879      	ldr	r1, [r7, #4]
 800441c:	68fa      	ldr	r2, [r7, #12]
 800441e:	4613      	mov	r3, r2
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	4413      	add	r3, r2
 8004424:	00db      	lsls	r3, r3, #3
 8004426:	440b      	add	r3, r1
 8004428:	3358      	adds	r3, #88	; 0x58
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2b03      	cmp	r3, #3
 800442e:	d914      	bls.n	800445a <HCD_HC_IN_IRQHandler+0x4b8>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004430:	6879      	ldr	r1, [r7, #4]
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	4613      	mov	r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	4413      	add	r3, r2
 800443a:	00db      	lsls	r3, r3, #3
 800443c:	440b      	add	r3, r1
 800443e:	3358      	adds	r3, #88	; 0x58
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004444:	6879      	ldr	r1, [r7, #4]
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	4613      	mov	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	00db      	lsls	r3, r3, #3
 8004450:	440b      	add	r3, r1
 8004452:	335c      	adds	r3, #92	; 0x5c
 8004454:	2204      	movs	r2, #4
 8004456:	701a      	strb	r2, [r3, #0]
 8004458:	e009      	b.n	800446e <HCD_HC_IN_IRQHandler+0x4cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800445a:	6879      	ldr	r1, [r7, #4]
 800445c:	68fa      	ldr	r2, [r7, #12]
 800445e:	4613      	mov	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	4413      	add	r3, r2
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	440b      	add	r3, r1
 8004468:	335c      	adds	r3, #92	; 0x5c
 800446a:	2202      	movs	r2, #2
 800446c:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	015a      	lsls	r2, r3, #5
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	4413      	add	r3, r2
 8004476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004484:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800448c:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	015a      	lsls	r2, r3, #5
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	4413      	add	r3, r2
 8004496:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800449a:	461a      	mov	r2, r3
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	6013      	str	r3, [r2, #0]
 80044a0:	e02d      	b.n	80044fe <HCD_HC_IN_IRQHandler+0x55c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80044a2:	6879      	ldr	r1, [r7, #4]
 80044a4:	68fa      	ldr	r2, [r7, #12]
 80044a6:	4613      	mov	r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	4413      	add	r3, r2
 80044ac:	00db      	lsls	r3, r3, #3
 80044ae:	440b      	add	r3, r1
 80044b0:	335d      	adds	r3, #93	; 0x5d
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	2b03      	cmp	r3, #3
 80044b6:	d122      	bne.n	80044fe <HCD_HC_IN_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80044b8:	6879      	ldr	r1, [r7, #4]
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	4613      	mov	r3, r2
 80044be:	009b      	lsls	r3, r3, #2
 80044c0:	4413      	add	r3, r2
 80044c2:	00db      	lsls	r3, r3, #3
 80044c4:	440b      	add	r3, r1
 80044c6:	335c      	adds	r3, #92	; 0x5c
 80044c8:	2202      	movs	r2, #2
 80044ca:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	015a      	lsls	r2, r3, #5
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	4413      	add	r3, r2
 80044d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80044e2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80044ea:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	015a      	lsls	r2, r3, #5
 80044f0:	693b      	ldr	r3, [r7, #16]
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80044f8:	461a      	mov	r2, r3
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	015a      	lsls	r2, r3, #5
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	4413      	add	r3, r2
 8004506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800450a:	461a      	mov	r2, r3
 800450c:	2302      	movs	r3, #2
 800450e:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	b2d8      	uxtb	r0, r3
 8004514:	6879      	ldr	r1, [r7, #4]
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	4613      	mov	r3, r2
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	4413      	add	r3, r2
 800451e:	00db      	lsls	r3, r3, #3
 8004520:	440b      	add	r3, r1
 8004522:	335c      	adds	r3, #92	; 0x5c
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	461a      	mov	r2, r3
 8004528:	4601      	mov	r1, r0
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f00a fb36 	bl	800eb9c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004530:	e0d4      	b.n	80046dc <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	015a      	lsls	r2, r3, #5
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	4413      	add	r3, r2
 800453a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004544:	2b80      	cmp	r3, #128	; 0x80
 8004546:	d13f      	bne.n	80045c8 <HCD_HC_IN_IRQHandler+0x626>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	015a      	lsls	r2, r3, #5
 800454c:	693b      	ldr	r3, [r7, #16]
 800454e:	4413      	add	r3, r2
 8004550:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004554:	4619      	mov	r1, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	015a      	lsls	r2, r3, #5
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	4413      	add	r3, r2
 800455e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f043 0302 	orr.w	r3, r3, #2
 8004568:	60cb      	str	r3, [r1, #12]
    hhcd->hc[ch_num].ErrCnt++;
 800456a:	6879      	ldr	r1, [r7, #4]
 800456c:	68fa      	ldr	r2, [r7, #12]
 800456e:	4613      	mov	r3, r2
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	4413      	add	r3, r2
 8004574:	00db      	lsls	r3, r3, #3
 8004576:	440b      	add	r3, r1
 8004578:	3358      	adds	r3, #88	; 0x58
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	1c59      	adds	r1, r3, #1
 800457e:	6878      	ldr	r0, [r7, #4]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	4613      	mov	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	4413      	add	r3, r2
 8004588:	00db      	lsls	r3, r3, #3
 800458a:	4403      	add	r3, r0
 800458c:	3358      	adds	r3, #88	; 0x58
 800458e:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004590:	6879      	ldr	r1, [r7, #4]
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	4613      	mov	r3, r2
 8004596:	009b      	lsls	r3, r3, #2
 8004598:	4413      	add	r3, r2
 800459a:	00db      	lsls	r3, r3, #3
 800459c:	440b      	add	r3, r1
 800459e:	335d      	adds	r3, #93	; 0x5d
 80045a0:	2206      	movs	r2, #6
 80045a2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	b2d2      	uxtb	r2, r2
 80045ac:	4611      	mov	r1, r2
 80045ae:	4618      	mov	r0, r3
 80045b0:	f006 ff71 	bl	800b496 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	015a      	lsls	r2, r3, #5
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	4413      	add	r3, r2
 80045bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045c0:	461a      	mov	r2, r3
 80045c2:	2380      	movs	r3, #128	; 0x80
 80045c4:	6093      	str	r3, [r2, #8]
}
 80045c6:	e089      	b.n	80046dc <HCD_HC_IN_IRQHandler+0x73a>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f003 0310 	and.w	r3, r3, #16
 80045da:	2b10      	cmp	r3, #16
 80045dc:	d17e      	bne.n	80046dc <HCD_HC_IN_IRQHandler+0x73a>
    if(hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80045de:	6879      	ldr	r1, [r7, #4]
 80045e0:	68fa      	ldr	r2, [r7, #12]
 80045e2:	4613      	mov	r3, r2
 80045e4:	009b      	lsls	r3, r3, #2
 80045e6:	4413      	add	r3, r2
 80045e8:	00db      	lsls	r3, r3, #3
 80045ea:	440b      	add	r3, r1
 80045ec:	333f      	adds	r3, #63	; 0x3f
 80045ee:	781b      	ldrb	r3, [r3, #0]
 80045f0:	2b03      	cmp	r3, #3
 80045f2:	d123      	bne.n	800463c <HCD_HC_IN_IRQHandler+0x69a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80045f4:	6879      	ldr	r1, [r7, #4]
 80045f6:	68fa      	ldr	r2, [r7, #12]
 80045f8:	4613      	mov	r3, r2
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	4413      	add	r3, r2
 80045fe:	00db      	lsls	r3, r3, #3
 8004600:	440b      	add	r3, r1
 8004602:	3358      	adds	r3, #88	; 0x58
 8004604:	2200      	movs	r2, #0
 8004606:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	015a      	lsls	r2, r3, #5
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	4413      	add	r3, r2
 8004610:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004614:	4619      	mov	r1, r3
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	015a      	lsls	r2, r3, #5
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	4413      	add	r3, r2
 800461e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	f043 0302 	orr.w	r3, r3, #2
 8004628:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	68fa      	ldr	r2, [r7, #12]
 8004630:	b2d2      	uxtb	r2, r2
 8004632:	4611      	mov	r1, r2
 8004634:	4618      	mov	r0, r3
 8004636:	f006 ff2e 	bl	800b496 <USB_HC_Halt>
 800463a:	e046      	b.n	80046ca <HCD_HC_IN_IRQHandler+0x728>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 800463c:	6879      	ldr	r1, [r7, #4]
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	4613      	mov	r3, r2
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	4413      	add	r3, r2
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	440b      	add	r3, r1
 800464a:	333f      	adds	r3, #63	; 0x3f
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00a      	beq.n	8004668 <HCD_HC_IN_IRQHandler+0x6c6>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8004652:	6879      	ldr	r1, [r7, #4]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	4613      	mov	r3, r2
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	4413      	add	r3, r2
 800465c:	00db      	lsls	r3, r3, #3
 800465e:	440b      	add	r3, r1
 8004660:	333f      	adds	r3, #63	; 0x3f
 8004662:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL)||
 8004664:	2b02      	cmp	r3, #2
 8004666:	d130      	bne.n	80046ca <HCD_HC_IN_IRQHandler+0x728>
       hhcd->hc[ch_num].ErrCnt = 0U;
 8004668:	6879      	ldr	r1, [r7, #4]
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	4613      	mov	r3, r2
 800466e:	009b      	lsls	r3, r3, #2
 8004670:	4413      	add	r3, r2
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	440b      	add	r3, r1
 8004676:	3358      	adds	r3, #88	; 0x58
 8004678:	2200      	movs	r2, #0
 800467a:	601a      	str	r2, [r3, #0]
       if (hhcd->Init.dma_enable == 0U)
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d122      	bne.n	80046ca <HCD_HC_IN_IRQHandler+0x728>
         hhcd->hc[ch_num].state = HC_NAK;
 8004684:	6879      	ldr	r1, [r7, #4]
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	4613      	mov	r3, r2
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	4413      	add	r3, r2
 800468e:	00db      	lsls	r3, r3, #3
 8004690:	440b      	add	r3, r1
 8004692:	335d      	adds	r3, #93	; 0x5d
 8004694:	2203      	movs	r2, #3
 8004696:	701a      	strb	r2, [r3, #0]
         __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	015a      	lsls	r2, r3, #5
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	4413      	add	r3, r2
 80046a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046a4:	4619      	mov	r1, r3
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	015a      	lsls	r2, r3, #5
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	4413      	add	r3, r2
 80046ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	f043 0302 	orr.w	r3, r3, #2
 80046b8:	60cb      	str	r3, [r1, #12]
         (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	b2d2      	uxtb	r2, r2
 80046c2:	4611      	mov	r1, r2
 80046c4:	4618      	mov	r0, r3
 80046c6:	f006 fee6 	bl	800b496 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	015a      	lsls	r2, r3, #5
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	4413      	add	r3, r2
 80046d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80046d6:	461a      	mov	r2, r3
 80046d8:	2310      	movs	r3, #16
 80046da:	6093      	str	r3, [r2, #8]
}
 80046dc:	bf00      	nop
 80046de:	3718      	adds	r7, #24
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd80      	pop	{r7, pc}

080046e4 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler (HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
 80046ec:	460b      	mov	r3, r1
 80046ee:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80046fa:	78fb      	ldrb	r3, [r7, #3]
 80046fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	015a      	lsls	r2, r3, #5
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	4413      	add	r3, r2
 8004706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	f003 0304 	and.w	r3, r3, #4
 8004710:	2b04      	cmp	r3, #4
 8004712:	d11a      	bne.n	800474a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	4413      	add	r3, r2
 800471c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004720:	461a      	mov	r2, r3
 8004722:	2304      	movs	r3, #4
 8004724:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	015a      	lsls	r2, r3, #5
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	4413      	add	r3, r2
 800472e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004732:	4619      	mov	r1, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	015a      	lsls	r2, r3, #5
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	4413      	add	r3, r2
 800473c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	f043 0302 	orr.w	r3, r3, #2
 8004746:	60cb      	str	r3, [r1, #12]
  }
  else
  {
     /* ... */
  }
}
 8004748:	e33c      	b.n	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	015a      	lsls	r2, r3, #5
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	4413      	add	r3, r2
 8004752:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	f003 0320 	and.w	r3, r3, #32
 800475c:	2b20      	cmp	r3, #32
 800475e:	d142      	bne.n	80047e6 <HCD_HC_OUT_IRQHandler+0x102>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	015a      	lsls	r2, r3, #5
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	4413      	add	r3, r2
 8004768:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800476c:	461a      	mov	r2, r3
 800476e:	2320      	movs	r3, #32
 8004770:	6093      	str	r3, [r2, #8]
    if( hhcd->hc[ch_num].do_ping == 1U)
 8004772:	6879      	ldr	r1, [r7, #4]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	4613      	mov	r3, r2
 8004778:	009b      	lsls	r3, r3, #2
 800477a:	4413      	add	r3, r2
 800477c:	00db      	lsls	r3, r3, #3
 800477e:	440b      	add	r3, r1
 8004780:	333d      	adds	r3, #61	; 0x3d
 8004782:	781b      	ldrb	r3, [r3, #0]
 8004784:	2b01      	cmp	r3, #1
 8004786:	f040 831d 	bne.w	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
      hhcd->hc[ch_num].do_ping = 0U;
 800478a:	6879      	ldr	r1, [r7, #4]
 800478c:	68fa      	ldr	r2, [r7, #12]
 800478e:	4613      	mov	r3, r2
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	4413      	add	r3, r2
 8004794:	00db      	lsls	r3, r3, #3
 8004796:	440b      	add	r3, r1
 8004798:	333d      	adds	r3, #61	; 0x3d
 800479a:	2200      	movs	r2, #0
 800479c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800479e:	6879      	ldr	r1, [r7, #4]
 80047a0:	68fa      	ldr	r2, [r7, #12]
 80047a2:	4613      	mov	r3, r2
 80047a4:	009b      	lsls	r3, r3, #2
 80047a6:	4413      	add	r3, r2
 80047a8:	00db      	lsls	r3, r3, #3
 80047aa:	440b      	add	r3, r1
 80047ac:	335c      	adds	r3, #92	; 0x5c
 80047ae:	2202      	movs	r2, #2
 80047b0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	015a      	lsls	r2, r3, #5
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	4413      	add	r3, r2
 80047ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047be:	4619      	mov	r1, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	015a      	lsls	r2, r3, #5
 80047c4:	693b      	ldr	r3, [r7, #16]
 80047c6:	4413      	add	r3, r2
 80047c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	f043 0302 	orr.w	r3, r3, #2
 80047d2:	60cb      	str	r3, [r1, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	b2d2      	uxtb	r2, r2
 80047dc:	4611      	mov	r1, r2
 80047de:	4618      	mov	r0, r3
 80047e0:	f006 fe59 	bl	800b496 <USB_HC_Halt>
}
 80047e4:	e2ee      	b.n	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	015a      	lsls	r2, r3, #5
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	4413      	add	r3, r2
 80047ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047f8:	2b40      	cmp	r3, #64	; 0x40
 80047fa:	d140      	bne.n	800487e <HCD_HC_OUT_IRQHandler+0x19a>
    hhcd->hc[ch_num].state = HC_NYET;
 80047fc:	6879      	ldr	r1, [r7, #4]
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	4613      	mov	r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	4413      	add	r3, r2
 8004806:	00db      	lsls	r3, r3, #3
 8004808:	440b      	add	r3, r1
 800480a:	335d      	adds	r3, #93	; 0x5d
 800480c:	2204      	movs	r2, #4
 800480e:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8004810:	6879      	ldr	r1, [r7, #4]
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	4613      	mov	r3, r2
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	4413      	add	r3, r2
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	440b      	add	r3, r1
 800481e:	333d      	adds	r3, #61	; 0x3d
 8004820:	2201      	movs	r2, #1
 8004822:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt= 0U;
 8004824:	6879      	ldr	r1, [r7, #4]
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	4613      	mov	r3, r2
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	4413      	add	r3, r2
 800482e:	00db      	lsls	r3, r3, #3
 8004830:	440b      	add	r3, r1
 8004832:	3358      	adds	r3, #88	; 0x58
 8004834:	2200      	movs	r2, #0
 8004836:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	015a      	lsls	r2, r3, #5
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	4413      	add	r3, r2
 8004840:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004844:	4619      	mov	r1, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	015a      	lsls	r2, r3, #5
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	4413      	add	r3, r2
 800484e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004852:	68db      	ldr	r3, [r3, #12]
 8004854:	f043 0302 	orr.w	r3, r3, #2
 8004858:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	b2d2      	uxtb	r2, r2
 8004862:	4611      	mov	r1, r2
 8004864:	4618      	mov	r0, r3
 8004866:	f006 fe16 	bl	800b496 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	015a      	lsls	r2, r3, #5
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	4413      	add	r3, r2
 8004872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004876:	461a      	mov	r2, r3
 8004878:	2340      	movs	r3, #64	; 0x40
 800487a:	6093      	str	r3, [r2, #8]
}
 800487c:	e2a2      	b.n	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	015a      	lsls	r2, r3, #5
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	4413      	add	r3, r2
 8004886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004890:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004894:	d123      	bne.n	80048de <HCD_HC_OUT_IRQHandler+0x1fa>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	015a      	lsls	r2, r3, #5
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	4413      	add	r3, r2
 800489e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048a2:	4619      	mov	r1, r3
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	015a      	lsls	r2, r3, #5
 80048a8:	693b      	ldr	r3, [r7, #16]
 80048aa:	4413      	add	r3, r2
 80048ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048b0:	68db      	ldr	r3, [r3, #12]
 80048b2:	f043 0302 	orr.w	r3, r3, #2
 80048b6:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	b2d2      	uxtb	r2, r2
 80048c0:	4611      	mov	r1, r2
 80048c2:	4618      	mov	r0, r3
 80048c4:	f006 fde7 	bl	800b496 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	015a      	lsls	r2, r3, #5
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	4413      	add	r3, r2
 80048d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048d4:	461a      	mov	r2, r3
 80048d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80048da:	6093      	str	r3, [r2, #8]
}
 80048dc:	e272      	b.n	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	015a      	lsls	r2, r3, #5
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	4413      	add	r3, r2
 80048e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80048ea:	689b      	ldr	r3, [r3, #8]
 80048ec:	f003 0301 	and.w	r3, r3, #1
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d136      	bne.n	8004962 <HCD_HC_OUT_IRQHandler+0x27e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80048f4:	6879      	ldr	r1, [r7, #4]
 80048f6:	68fa      	ldr	r2, [r7, #12]
 80048f8:	4613      	mov	r3, r2
 80048fa:	009b      	lsls	r3, r3, #2
 80048fc:	4413      	add	r3, r2
 80048fe:	00db      	lsls	r3, r3, #3
 8004900:	440b      	add	r3, r1
 8004902:	3358      	adds	r3, #88	; 0x58
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	015a      	lsls	r2, r3, #5
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	4413      	add	r3, r2
 8004910:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004914:	4619      	mov	r1, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	015a      	lsls	r2, r3, #5
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	4413      	add	r3, r2
 800491e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	f043 0302 	orr.w	r3, r3, #2
 8004928:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68fa      	ldr	r2, [r7, #12]
 8004930:	b2d2      	uxtb	r2, r2
 8004932:	4611      	mov	r1, r2
 8004934:	4618      	mov	r0, r3
 8004936:	f006 fdae 	bl	800b496 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	015a      	lsls	r2, r3, #5
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	4413      	add	r3, r2
 8004942:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004946:	461a      	mov	r2, r3
 8004948:	2301      	movs	r3, #1
 800494a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	68fa      	ldr	r2, [r7, #12]
 8004950:	4613      	mov	r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	4413      	add	r3, r2
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	440b      	add	r3, r1
 800495a:	335d      	adds	r3, #93	; 0x5d
 800495c:	2201      	movs	r2, #1
 800495e:	701a      	strb	r2, [r3, #0]
}
 8004960:	e230      	b.n	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	015a      	lsls	r2, r3, #5
 8004966:	693b      	ldr	r3, [r7, #16]
 8004968:	4413      	add	r3, r2
 800496a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f003 0308 	and.w	r3, r3, #8
 8004974:	2b08      	cmp	r3, #8
 8004976:	d12c      	bne.n	80049d2 <HCD_HC_OUT_IRQHandler+0x2ee>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	015a      	lsls	r2, r3, #5
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	4413      	add	r3, r2
 8004980:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004984:	461a      	mov	r2, r3
 8004986:	2308      	movs	r3, #8
 8004988:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	015a      	lsls	r2, r3, #5
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	4413      	add	r3, r2
 8004992:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004996:	4619      	mov	r1, r3
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	015a      	lsls	r2, r3, #5
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	4413      	add	r3, r2
 80049a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	f043 0302 	orr.w	r3, r3, #2
 80049aa:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	b2d2      	uxtb	r2, r2
 80049b4:	4611      	mov	r1, r2
 80049b6:	4618      	mov	r0, r3
 80049b8:	f006 fd6d 	bl	800b496 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 80049bc:	6879      	ldr	r1, [r7, #4]
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	4613      	mov	r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	4413      	add	r3, r2
 80049c6:	00db      	lsls	r3, r3, #3
 80049c8:	440b      	add	r3, r1
 80049ca:	335d      	adds	r3, #93	; 0x5d
 80049cc:	2205      	movs	r2, #5
 80049ce:	701a      	strb	r2, [r3, #0]
}
 80049d0:	e1f8      	b.n	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	015a      	lsls	r2, r3, #5
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	4413      	add	r3, r2
 80049da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 0310 	and.w	r3, r3, #16
 80049e4:	2b10      	cmp	r3, #16
 80049e6:	d156      	bne.n	8004a96 <HCD_HC_OUT_IRQHandler+0x3b2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80049e8:	6879      	ldr	r1, [r7, #4]
 80049ea:	68fa      	ldr	r2, [r7, #12]
 80049ec:	4613      	mov	r3, r2
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	4413      	add	r3, r2
 80049f2:	00db      	lsls	r3, r3, #3
 80049f4:	440b      	add	r3, r1
 80049f6:	3358      	adds	r3, #88	; 0x58
 80049f8:	2200      	movs	r2, #0
 80049fa:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80049fc:	6879      	ldr	r1, [r7, #4]
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	4613      	mov	r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	4413      	add	r3, r2
 8004a06:	00db      	lsls	r3, r3, #3
 8004a08:	440b      	add	r3, r1
 8004a0a:	335d      	adds	r3, #93	; 0x5d
 8004a0c:	2203      	movs	r2, #3
 8004a0e:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8004a10:	6879      	ldr	r1, [r7, #4]
 8004a12:	68fa      	ldr	r2, [r7, #12]
 8004a14:	4613      	mov	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4413      	add	r3, r2
 8004a1a:	00db      	lsls	r3, r3, #3
 8004a1c:	440b      	add	r3, r1
 8004a1e:	333d      	adds	r3, #61	; 0x3d
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d114      	bne.n	8004a50 <HCD_HC_OUT_IRQHandler+0x36c>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8004a26:	6879      	ldr	r1, [r7, #4]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	4413      	add	r3, r2
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	440b      	add	r3, r1
 8004a34:	333c      	adds	r3, #60	; 0x3c
 8004a36:	781b      	ldrb	r3, [r3, #0]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d109      	bne.n	8004a50 <HCD_HC_OUT_IRQHandler+0x36c>
        hhcd->hc[ch_num].do_ping = 1U;
 8004a3c:	6879      	ldr	r1, [r7, #4]
 8004a3e:	68fa      	ldr	r2, [r7, #12]
 8004a40:	4613      	mov	r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	4413      	add	r3, r2
 8004a46:	00db      	lsls	r3, r3, #3
 8004a48:	440b      	add	r3, r1
 8004a4a:	333d      	adds	r3, #61	; 0x3d
 8004a4c:	2201      	movs	r2, #1
 8004a4e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	015a      	lsls	r2, r3, #5
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	4413      	add	r3, r2
 8004a58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	015a      	lsls	r2, r3, #5
 8004a62:	693b      	ldr	r3, [r7, #16]
 8004a64:	4413      	add	r3, r2
 8004a66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	f043 0302 	orr.w	r3, r3, #2
 8004a70:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	b2d2      	uxtb	r2, r2
 8004a7a:	4611      	mov	r1, r2
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f006 fd0a 	bl	800b496 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	015a      	lsls	r2, r3, #5
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	4413      	add	r3, r2
 8004a8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004a8e:	461a      	mov	r2, r3
 8004a90:	2310      	movs	r3, #16
 8004a92:	6093      	str	r3, [r2, #8]
}
 8004a94:	e196      	b.n	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	015a      	lsls	r2, r3, #5
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	4413      	add	r3, r2
 8004a9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aa8:	2b80      	cmp	r3, #128	; 0x80
 8004aaa:	d12c      	bne.n	8004b06 <HCD_HC_OUT_IRQHandler+0x422>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	015a      	lsls	r2, r3, #5
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ab8:	4619      	mov	r1, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	693b      	ldr	r3, [r7, #16]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	f043 0302 	orr.w	r3, r3, #2
 8004acc:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	b2d2      	uxtb	r2, r2
 8004ad6:	4611      	mov	r1, r2
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f006 fcdc 	bl	800b496 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 8004ade:	6879      	ldr	r1, [r7, #4]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	4613      	mov	r3, r2
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	4413      	add	r3, r2
 8004ae8:	00db      	lsls	r3, r3, #3
 8004aea:	440b      	add	r3, r1
 8004aec:	335d      	adds	r3, #93	; 0x5d
 8004aee:	2206      	movs	r2, #6
 8004af0:	701a      	strb	r2, [r3, #0]
     __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	015a      	lsls	r2, r3, #5
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	4413      	add	r3, r2
 8004afa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004afe:	461a      	mov	r2, r3
 8004b00:	2380      	movs	r3, #128	; 0x80
 8004b02:	6093      	str	r3, [r2, #8]
}
 8004b04:	e15e      	b.n	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	015a      	lsls	r2, r3, #5
 8004b0a:	693b      	ldr	r3, [r7, #16]
 8004b0c:	4413      	add	r3, r2
 8004b0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b1c:	d136      	bne.n	8004b8c <HCD_HC_OUT_IRQHandler+0x4a8>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	015a      	lsls	r2, r3, #5
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	4413      	add	r3, r2
 8004b26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	015a      	lsls	r2, r3, #5
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	4413      	add	r3, r2
 8004b34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b38:	68db      	ldr	r3, [r3, #12]
 8004b3a:	f043 0302 	orr.w	r3, r3, #2
 8004b3e:	60cb      	str	r3, [r1, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	68fa      	ldr	r2, [r7, #12]
 8004b46:	b2d2      	uxtb	r2, r2
 8004b48:	4611      	mov	r1, r2
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f006 fca3 	bl	800b496 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	015a      	lsls	r2, r3, #5
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	4413      	add	r3, r2
 8004b58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	2310      	movs	r3, #16
 8004b60:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	015a      	lsls	r2, r3, #5
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	4413      	add	r3, r2
 8004b6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b6e:	461a      	mov	r2, r3
 8004b70:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004b74:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8004b76:	6879      	ldr	r1, [r7, #4]
 8004b78:	68fa      	ldr	r2, [r7, #12]
 8004b7a:	4613      	mov	r3, r2
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4413      	add	r3, r2
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	440b      	add	r3, r1
 8004b84:	335d      	adds	r3, #93	; 0x5d
 8004b86:	2208      	movs	r2, #8
 8004b88:	701a      	strb	r2, [r3, #0]
}
 8004b8a:	e11b      	b.n	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	015a      	lsls	r2, r3, #5
 8004b90:	693b      	ldr	r3, [r7, #16]
 8004b92:	4413      	add	r3, r2
 8004b94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b02      	cmp	r3, #2
 8004ba0:	f040 8110 	bne.w	8004dc4 <HCD_HC_OUT_IRQHandler+0x6e0>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	015a      	lsls	r2, r3, #5
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	4413      	add	r3, r2
 8004bac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bb0:	4619      	mov	r1, r3
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	015a      	lsls	r2, r3, #5
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	4413      	add	r3, r2
 8004bba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	f023 0302 	bic.w	r3, r3, #2
 8004bc4:	60cb      	str	r3, [r1, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8004bc6:	6879      	ldr	r1, [r7, #4]
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	4413      	add	r3, r2
 8004bd0:	00db      	lsls	r3, r3, #3
 8004bd2:	440b      	add	r3, r1
 8004bd4:	335d      	adds	r3, #93	; 0x5d
 8004bd6:	781b      	ldrb	r3, [r3, #0]
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d12c      	bne.n	8004c36 <HCD_HC_OUT_IRQHandler+0x552>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8004bdc:	6879      	ldr	r1, [r7, #4]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	4613      	mov	r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	4413      	add	r3, r2
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	440b      	add	r3, r1
 8004bea:	335c      	adds	r3, #92	; 0x5c
 8004bec:	2201      	movs	r2, #1
 8004bee:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK)
 8004bf0:	6879      	ldr	r1, [r7, #4]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	009b      	lsls	r3, r3, #2
 8004bf8:	4413      	add	r3, r2
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	440b      	add	r3, r1
 8004bfe:	333f      	adds	r3, #63	; 0x3f
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	f040 80c5 	bne.w	8004d92 <HCD_HC_OUT_IRQHandler+0x6ae>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8004c08:	6879      	ldr	r1, [r7, #4]
 8004c0a:	68fa      	ldr	r2, [r7, #12]
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	4413      	add	r3, r2
 8004c12:	00db      	lsls	r3, r3, #3
 8004c14:	440b      	add	r3, r1
 8004c16:	3351      	adds	r3, #81	; 0x51
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	f083 0301 	eor.w	r3, r3, #1
 8004c1e:	b2d8      	uxtb	r0, r3
 8004c20:	6879      	ldr	r1, [r7, #4]
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	4613      	mov	r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	4413      	add	r3, r2
 8004c2a:	00db      	lsls	r3, r3, #3
 8004c2c:	440b      	add	r3, r1
 8004c2e:	3351      	adds	r3, #81	; 0x51
 8004c30:	4602      	mov	r2, r0
 8004c32:	701a      	strb	r2, [r3, #0]
 8004c34:	e0ad      	b.n	8004d92 <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8004c36:	6879      	ldr	r1, [r7, #4]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	4613      	mov	r3, r2
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	4413      	add	r3, r2
 8004c40:	00db      	lsls	r3, r3, #3
 8004c42:	440b      	add	r3, r1
 8004c44:	335d      	adds	r3, #93	; 0x5d
 8004c46:	781b      	ldrb	r3, [r3, #0]
 8004c48:	2b03      	cmp	r3, #3
 8004c4a:	d10a      	bne.n	8004c62 <HCD_HC_OUT_IRQHandler+0x57e>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004c4c:	6879      	ldr	r1, [r7, #4]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4613      	mov	r3, r2
 8004c52:	009b      	lsls	r3, r3, #2
 8004c54:	4413      	add	r3, r2
 8004c56:	00db      	lsls	r3, r3, #3
 8004c58:	440b      	add	r3, r1
 8004c5a:	335c      	adds	r3, #92	; 0x5c
 8004c5c:	2202      	movs	r2, #2
 8004c5e:	701a      	strb	r2, [r3, #0]
 8004c60:	e097      	b.n	8004d92 <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8004c62:	6879      	ldr	r1, [r7, #4]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	4613      	mov	r3, r2
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	4413      	add	r3, r2
 8004c6c:	00db      	lsls	r3, r3, #3
 8004c6e:	440b      	add	r3, r1
 8004c70:	335d      	adds	r3, #93	; 0x5d
 8004c72:	781b      	ldrb	r3, [r3, #0]
 8004c74:	2b04      	cmp	r3, #4
 8004c76:	d10a      	bne.n	8004c8e <HCD_HC_OUT_IRQHandler+0x5aa>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8004c78:	6879      	ldr	r1, [r7, #4]
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	4613      	mov	r3, r2
 8004c7e:	009b      	lsls	r3, r3, #2
 8004c80:	4413      	add	r3, r2
 8004c82:	00db      	lsls	r3, r3, #3
 8004c84:	440b      	add	r3, r1
 8004c86:	335c      	adds	r3, #92	; 0x5c
 8004c88:	2202      	movs	r2, #2
 8004c8a:	701a      	strb	r2, [r3, #0]
 8004c8c:	e081      	b.n	8004d92 <HCD_HC_OUT_IRQHandler+0x6ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8004c8e:	6879      	ldr	r1, [r7, #4]
 8004c90:	68fa      	ldr	r2, [r7, #12]
 8004c92:	4613      	mov	r3, r2
 8004c94:	009b      	lsls	r3, r3, #2
 8004c96:	4413      	add	r3, r2
 8004c98:	00db      	lsls	r3, r3, #3
 8004c9a:	440b      	add	r3, r1
 8004c9c:	335d      	adds	r3, #93	; 0x5d
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	2b05      	cmp	r3, #5
 8004ca2:	d10a      	bne.n	8004cba <HCD_HC_OUT_IRQHandler+0x5d6>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8004ca4:	6879      	ldr	r1, [r7, #4]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	4613      	mov	r3, r2
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	4413      	add	r3, r2
 8004cae:	00db      	lsls	r3, r3, #3
 8004cb0:	440b      	add	r3, r1
 8004cb2:	335c      	adds	r3, #92	; 0x5c
 8004cb4:	2205      	movs	r2, #5
 8004cb6:	701a      	strb	r2, [r3, #0]
 8004cb8:	e06b      	b.n	8004d92 <HCD_HC_OUT_IRQHandler+0x6ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004cba:	6879      	ldr	r1, [r7, #4]
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	4413      	add	r3, r2
 8004cc4:	00db      	lsls	r3, r3, #3
 8004cc6:	440b      	add	r3, r1
 8004cc8:	335d      	adds	r3, #93	; 0x5d
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b06      	cmp	r3, #6
 8004cce:	d00a      	beq.n	8004ce6 <HCD_HC_OUT_IRQHandler+0x602>
            (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8004cd0:	6879      	ldr	r1, [r7, #4]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	00db      	lsls	r3, r3, #3
 8004cdc:	440b      	add	r3, r1
 8004cde:	335d      	adds	r3, #93	; 0x5d
 8004ce0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8004ce2:	2b08      	cmp	r3, #8
 8004ce4:	d155      	bne.n	8004d92 <HCD_HC_OUT_IRQHandler+0x6ae>
      hhcd->hc[ch_num].ErrCnt++;
 8004ce6:	6879      	ldr	r1, [r7, #4]
 8004ce8:	68fa      	ldr	r2, [r7, #12]
 8004cea:	4613      	mov	r3, r2
 8004cec:	009b      	lsls	r3, r3, #2
 8004cee:	4413      	add	r3, r2
 8004cf0:	00db      	lsls	r3, r3, #3
 8004cf2:	440b      	add	r3, r1
 8004cf4:	3358      	adds	r3, #88	; 0x58
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	1c59      	adds	r1, r3, #1
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	68fa      	ldr	r2, [r7, #12]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	009b      	lsls	r3, r3, #2
 8004d02:	4413      	add	r3, r2
 8004d04:	00db      	lsls	r3, r3, #3
 8004d06:	4403      	add	r3, r0
 8004d08:	3358      	adds	r3, #88	; 0x58
 8004d0a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8004d0c:	6879      	ldr	r1, [r7, #4]
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	4613      	mov	r3, r2
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	4413      	add	r3, r2
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	440b      	add	r3, r1
 8004d1a:	3358      	adds	r3, #88	; 0x58
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2b03      	cmp	r3, #3
 8004d20:	d914      	bls.n	8004d4c <HCD_HC_OUT_IRQHandler+0x668>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8004d22:	6879      	ldr	r1, [r7, #4]
 8004d24:	68fa      	ldr	r2, [r7, #12]
 8004d26:	4613      	mov	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	4413      	add	r3, r2
 8004d2c:	00db      	lsls	r3, r3, #3
 8004d2e:	440b      	add	r3, r1
 8004d30:	3358      	adds	r3, #88	; 0x58
 8004d32:	2200      	movs	r2, #0
 8004d34:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8004d36:	6879      	ldr	r1, [r7, #4]
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4413      	add	r3, r2
 8004d40:	00db      	lsls	r3, r3, #3
 8004d42:	440b      	add	r3, r1
 8004d44:	335c      	adds	r3, #92	; 0x5c
 8004d46:	2204      	movs	r2, #4
 8004d48:	701a      	strb	r2, [r3, #0]
 8004d4a:	e009      	b.n	8004d60 <HCD_HC_OUT_IRQHandler+0x67c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8004d4c:	6879      	ldr	r1, [r7, #4]
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	4613      	mov	r3, r2
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	4413      	add	r3, r2
 8004d56:	00db      	lsls	r3, r3, #3
 8004d58:	440b      	add	r3, r1
 8004d5a:	335c      	adds	r3, #92	; 0x5c
 8004d5c:	2202      	movs	r2, #2
 8004d5e:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	015a      	lsls	r2, r3, #5
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	4413      	add	r3, r2
 8004d68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004d76:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004d7e:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	015a      	lsls	r2, r3, #5
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	4413      	add	r3, r2
 8004d88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	015a      	lsls	r2, r3, #5
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	4413      	add	r3, r2
 8004d9a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d9e:	461a      	mov	r2, r3
 8004da0:	2302      	movs	r3, #2
 8004da2:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	b2d8      	uxtb	r0, r3
 8004da8:	6879      	ldr	r1, [r7, #4]
 8004daa:	68fa      	ldr	r2, [r7, #12]
 8004dac:	4613      	mov	r3, r2
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	4413      	add	r3, r2
 8004db2:	00db      	lsls	r3, r3, #3
 8004db4:	440b      	add	r3, r1
 8004db6:	335c      	adds	r3, #92	; 0x5c
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	461a      	mov	r2, r3
 8004dbc:	4601      	mov	r1, r0
 8004dbe:	6878      	ldr	r0, [r7, #4]
 8004dc0:	f009 feec 	bl	800eb9c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8004dc4:	bf00      	nop
 8004dc6:	3718      	adds	r7, #24
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b08a      	sub	sp, #40	; 0x28
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ddc:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6a1b      	ldr	r3, [r3, #32]
 8004de4:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8004de6:	69fb      	ldr	r3, [r7, #28]
 8004de8:	f003 030f 	and.w	r3, r3, #15
 8004dec:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004dee:	69fb      	ldr	r3, [r7, #28]
 8004df0:	0c5b      	lsrs	r3, r3, #17
 8004df2:	f003 030f 	and.w	r3, r3, #15
 8004df6:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	091b      	lsrs	r3, r3, #4
 8004dfc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004e00:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	2b02      	cmp	r3, #2
 8004e06:	d003      	beq.n	8004e10 <HCD_RXQLVL_IRQHandler+0x44>
 8004e08:	2b05      	cmp	r3, #5
 8004e0a:	f000 8082 	beq.w	8004f12 <HCD_RXQLVL_IRQHandler+0x146>
    break;

  case GRXSTS_PKTSTS_IN_XFER_COMP:
  case GRXSTS_PKTSTS_CH_HALTED:
  default:
    break;
 8004e0e:	e083      	b.n	8004f18 <HCD_RXQLVL_IRQHandler+0x14c>
    if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void  *)0))
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d07f      	beq.n	8004f16 <HCD_RXQLVL_IRQHandler+0x14a>
 8004e16:	6879      	ldr	r1, [r7, #4]
 8004e18:	69ba      	ldr	r2, [r7, #24]
 8004e1a:	4613      	mov	r3, r2
 8004e1c:	009b      	lsls	r3, r3, #2
 8004e1e:	4413      	add	r3, r2
 8004e20:	00db      	lsls	r3, r3, #3
 8004e22:	440b      	add	r3, r1
 8004e24:	3344      	adds	r3, #68	; 0x44
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d074      	beq.n	8004f16 <HCD_RXQLVL_IRQHandler+0x14a>
      (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6818      	ldr	r0, [r3, #0]
 8004e30:	6879      	ldr	r1, [r7, #4]
 8004e32:	69ba      	ldr	r2, [r7, #24]
 8004e34:	4613      	mov	r3, r2
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	4413      	add	r3, r2
 8004e3a:	00db      	lsls	r3, r3, #3
 8004e3c:	440b      	add	r3, r1
 8004e3e:	3344      	adds	r3, #68	; 0x44
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	693a      	ldr	r2, [r7, #16]
 8004e44:	b292      	uxth	r2, r2
 8004e46:	4619      	mov	r1, r3
 8004e48:	f005 ff15 	bl	800ac76 <USB_ReadPacket>
      hhcd->hc[ch_num].xfer_buff += pktcnt;
 8004e4c:	6879      	ldr	r1, [r7, #4]
 8004e4e:	69ba      	ldr	r2, [r7, #24]
 8004e50:	4613      	mov	r3, r2
 8004e52:	009b      	lsls	r3, r3, #2
 8004e54:	4413      	add	r3, r2
 8004e56:	00db      	lsls	r3, r3, #3
 8004e58:	440b      	add	r3, r1
 8004e5a:	3344      	adds	r3, #68	; 0x44
 8004e5c:	681a      	ldr	r2, [r3, #0]
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	18d1      	adds	r1, r2, r3
 8004e62:	6878      	ldr	r0, [r7, #4]
 8004e64:	69ba      	ldr	r2, [r7, #24]
 8004e66:	4613      	mov	r3, r2
 8004e68:	009b      	lsls	r3, r3, #2
 8004e6a:	4413      	add	r3, r2
 8004e6c:	00db      	lsls	r3, r3, #3
 8004e6e:	4403      	add	r3, r0
 8004e70:	3344      	adds	r3, #68	; 0x44
 8004e72:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].xfer_count  += pktcnt;
 8004e74:	6879      	ldr	r1, [r7, #4]
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	4613      	mov	r3, r2
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	4413      	add	r3, r2
 8004e7e:	00db      	lsls	r3, r3, #3
 8004e80:	440b      	add	r3, r1
 8004e82:	334c      	adds	r3, #76	; 0x4c
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	18d1      	adds	r1, r2, r3
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	69ba      	ldr	r2, [r7, #24]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	4413      	add	r3, r2
 8004e94:	00db      	lsls	r3, r3, #3
 8004e96:	4403      	add	r3, r0
 8004e98:	334c      	adds	r3, #76	; 0x4c
 8004e9a:	6019      	str	r1, [r3, #0]
      if((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	015a      	lsls	r2, r3, #5
 8004ea0:	6a3b      	ldr	r3, [r7, #32]
 8004ea2:	4413      	add	r3, r2
 8004ea4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ea8:	691a      	ldr	r2, [r3, #16]
 8004eaa:	4b1d      	ldr	r3, [pc, #116]	; (8004f20 <HCD_RXQLVL_IRQHandler+0x154>)
 8004eac:	4013      	ands	r3, r2
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d031      	beq.n	8004f16 <HCD_RXQLVL_IRQHandler+0x14a>
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	015a      	lsls	r2, r3, #5
 8004eb6:	6a3b      	ldr	r3, [r7, #32]
 8004eb8:	4413      	add	r3, r2
 8004eba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004ec8:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004ed0:	60fb      	str	r3, [r7, #12]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	015a      	lsls	r2, r3, #5
 8004ed6:	6a3b      	ldr	r3, [r7, #32]
 8004ed8:	4413      	add	r3, r2
 8004eda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ede:	461a      	mov	r2, r3
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6013      	str	r3, [r2, #0]
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8004ee4:	6879      	ldr	r1, [r7, #4]
 8004ee6:	69ba      	ldr	r2, [r7, #24]
 8004ee8:	4613      	mov	r3, r2
 8004eea:	009b      	lsls	r3, r3, #2
 8004eec:	4413      	add	r3, r2
 8004eee:	00db      	lsls	r3, r3, #3
 8004ef0:	440b      	add	r3, r1
 8004ef2:	3350      	adds	r3, #80	; 0x50
 8004ef4:	781b      	ldrb	r3, [r3, #0]
 8004ef6:	f083 0301 	eor.w	r3, r3, #1
 8004efa:	b2d8      	uxtb	r0, r3
 8004efc:	6879      	ldr	r1, [r7, #4]
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	4613      	mov	r3, r2
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	4413      	add	r3, r2
 8004f06:	00db      	lsls	r3, r3, #3
 8004f08:	440b      	add	r3, r1
 8004f0a:	3350      	adds	r3, #80	; 0x50
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	701a      	strb	r2, [r3, #0]
    break;
 8004f10:	e001      	b.n	8004f16 <HCD_RXQLVL_IRQHandler+0x14a>
    break;
 8004f12:	bf00      	nop
 8004f14:	e000      	b.n	8004f18 <HCD_RXQLVL_IRQHandler+0x14c>
    break;
 8004f16:	bf00      	nop
  }
}
 8004f18:	bf00      	nop
 8004f1a:	3728      	adds	r7, #40	; 0x28
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	1ff80000 	.word	0x1ff80000

08004f24 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler (HCD_HandleTypeDef *hhcd)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b086      	sub	sp, #24
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004f50:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	f003 0302 	and.w	r3, r3, #2
 8004f58:	2b02      	cmp	r3, #2
 8004f5a:	d113      	bne.n	8004f84 <HCD_Port_IRQHandler+0x60>
  {
    if((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d10a      	bne.n	8004f7c <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	687a      	ldr	r2, [r7, #4]
 8004f6c:	6812      	ldr	r2, [r2, #0]
 8004f6e:	6992      	ldr	r2, [r2, #24]
 8004f70:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8004f74:	619a      	str	r2, [r3, #24]
      HAL_HCD_Connect_Callback(hhcd);
 8004f76:	6878      	ldr	r0, [r7, #4]
 8004f78:	f009 fdf4 	bl	800eb64 <HAL_HCD_Connect_Callback>
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	f043 0302 	orr.w	r3, r3, #2
 8004f82:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	f003 0308 	and.w	r3, r3, #8
 8004f8a:	2b08      	cmp	r3, #8
 8004f8c:	d148      	bne.n	8005020 <HCD_Port_IRQHandler+0xfc>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	f043 0308 	orr.w	r3, r3, #8
 8004f94:	60bb      	str	r3, [r7, #8]

    if((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	f003 0304 	and.w	r3, r3, #4
 8004f9c:	2b04      	cmp	r3, #4
 8004f9e:	d129      	bne.n	8004ff4 <HCD_Port_IRQHandler+0xd0>
    {
      if(hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	699b      	ldr	r3, [r3, #24]
 8004fa4:	2b02      	cmp	r3, #2
 8004fa6:	d113      	bne.n	8004fd0 <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8004fae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004fb2:	d106      	bne.n	8004fc2 <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2102      	movs	r1, #2
 8004fba:	4618      	mov	r0, r3
 8004fbc:	f005 ff7c 	bl	800aeb8 <USB_InitFSLSPClkSel>
 8004fc0:	e011      	b.n	8004fe6 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2101      	movs	r1, #1
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f005 ff75 	bl	800aeb8 <USB_InitFSLSPClkSel>
 8004fce:	e00a      	b.n	8004fe6 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if(hhcd->Init.speed == HCD_SPEED_FULL)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	2b03      	cmp	r3, #3
 8004fd6:	d106      	bne.n	8004fe6 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8004fd8:	693b      	ldr	r3, [r7, #16]
 8004fda:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fde:	461a      	mov	r2, r3
 8004fe0:	f64e 2360 	movw	r3, #60000	; 0xea60
 8004fe4:	6053      	str	r3, [r2, #4]
        }
      }

      HAL_HCD_PortEnabled_Callback(hhcd);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f009 fde6 	bl	800ebb8 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8004fec:	6878      	ldr	r0, [r7, #4]
 8004fee:	f009 fdb9 	bl	800eb64 <HAL_HCD_Connect_Callback>
 8004ff2:	e015      	b.n	8005020 <HCD_Port_IRQHandler+0xfc>
    }
    else
    {
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f009 fded 	bl	800ebd4 <HAL_HCD_PortDisabled_Callback>

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |\
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005000:	461a      	mov	r2, r3
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800500e:	6013      	str	r3, [r2, #0]
        USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG );

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	6812      	ldr	r2, [r2, #0]
 8005018:	6992      	ldr	r2, [r2, #24]
 800501a:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800501e:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	f003 0320 	and.w	r3, r3, #32
 8005026:	2b20      	cmp	r3, #32
 8005028:	d103      	bne.n	8005032 <HCD_Port_IRQHandler+0x10e>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	f043 0320 	orr.w	r3, r3, #32
 8005030:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005038:	461a      	mov	r2, r3
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	6013      	str	r3, [r2, #0]
}
 800503e:	bf00      	nop
 8005040:	3718      	adds	r7, #24
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
	...

08005048 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e07e      	b.n	8005158 <HAL_I2C_Init+0x110>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d106      	bne.n	8005074 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f009 fa32 	bl	800e4d8 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2224      	movs	r2, #36	; 0x24
 8005078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	687a      	ldr	r2, [r7, #4]
 8005082:	6812      	ldr	r2, [r2, #0]
 8005084:	6812      	ldr	r2, [r2, #0]
 8005086:	f022 0201 	bic.w	r2, r2, #1
 800508a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	6852      	ldr	r2, [r2, #4]
 8005094:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005098:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	6812      	ldr	r2, [r2, #0]
 80050a2:	6892      	ldr	r2, [r2, #8]
 80050a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80050a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	2b01      	cmp	r3, #1
 80050b0:	d107      	bne.n	80050c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	6892      	ldr	r2, [r2, #8]
 80050ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050be:	609a      	str	r2, [r3, #8]
 80050c0:	e006      	b.n	80050d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	687a      	ldr	r2, [r7, #4]
 80050c8:	6892      	ldr	r2, [r2, #8]
 80050ca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80050ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d104      	bne.n	80050e2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80050e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	6859      	ldr	r1, [r3, #4]
 80050ec:	4b1c      	ldr	r3, [pc, #112]	; (8005160 <HAL_I2C_Init+0x118>)
 80050ee:	430b      	orrs	r3, r1
 80050f0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	6812      	ldr	r2, [r2, #0]
 80050fa:	68d2      	ldr	r2, [r2, #12]
 80050fc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005100:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	687a      	ldr	r2, [r7, #4]
 8005108:	6911      	ldr	r1, [r2, #16]
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6952      	ldr	r2, [r2, #20]
 800510e:	4311      	orrs	r1, r2
 8005110:	687a      	ldr	r2, [r7, #4]
 8005112:	6992      	ldr	r2, [r2, #24]
 8005114:	0212      	lsls	r2, r2, #8
 8005116:	430a      	orrs	r2, r1
 8005118:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	687a      	ldr	r2, [r7, #4]
 8005120:	69d1      	ldr	r1, [r2, #28]
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	6a12      	ldr	r2, [r2, #32]
 8005126:	430a      	orrs	r2, r1
 8005128:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	687a      	ldr	r2, [r7, #4]
 8005130:	6812      	ldr	r2, [r2, #0]
 8005132:	6812      	ldr	r2, [r2, #0]
 8005134:	f042 0201 	orr.w	r2, r2, #1
 8005138:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	3708      	adds	r7, #8
 800515c:	46bd      	mov	sp, r7
 800515e:	bd80      	pop	{r7, pc}
 8005160:	02008000 	.word	0x02008000

08005164 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b088      	sub	sp, #32
 8005168:	af02      	add	r7, sp, #8
 800516a:	60f8      	str	r0, [r7, #12]
 800516c:	4608      	mov	r0, r1
 800516e:	4611      	mov	r1, r2
 8005170:	461a      	mov	r2, r3
 8005172:	4603      	mov	r3, r0
 8005174:	817b      	strh	r3, [r7, #10]
 8005176:	460b      	mov	r3, r1
 8005178:	813b      	strh	r3, [r7, #8]
 800517a:	4613      	mov	r3, r2
 800517c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 800517e:	2300      	movs	r3, #0
 8005180:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b20      	cmp	r3, #32
 800518c:	f040 8109 	bne.w	80053a2 <HAL_I2C_Mem_Write+0x23e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005190:	6a3b      	ldr	r3, [r7, #32]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d002      	beq.n	800519c <HAL_I2C_Mem_Write+0x38>
 8005196:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <HAL_I2C_Mem_Write+0x3c>
    {
      return  HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e101      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d101      	bne.n	80051ae <HAL_I2C_Mem_Write+0x4a>
 80051aa:	2302      	movs	r3, #2
 80051ac:	e0fa      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2201      	movs	r2, #1
 80051b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80051b6:	f7fb ff05 	bl	8000fc4 <HAL_GetTick>
 80051ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	9300      	str	r3, [sp, #0]
 80051c0:	2319      	movs	r3, #25
 80051c2:	2201      	movs	r2, #1
 80051c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f000 fbd9 	bl	8005980 <I2C_WaitOnFlagUntilTimeout>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d001      	beq.n	80051d8 <HAL_I2C_Mem_Write+0x74>
    {
      return HAL_TIMEOUT;
 80051d4:	2303      	movs	r3, #3
 80051d6:	e0e5      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2221      	movs	r2, #33	; 0x21
 80051dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2240      	movs	r2, #64	; 0x40
 80051e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2200      	movs	r2, #0
 80051ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	6a3a      	ldr	r2, [r7, #32]
 80051f2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80051f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2200      	movs	r2, #0
 80051fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005200:	88f8      	ldrh	r0, [r7, #6]
 8005202:	893a      	ldrh	r2, [r7, #8]
 8005204:	8979      	ldrh	r1, [r7, #10]
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	9301      	str	r3, [sp, #4]
 800520a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520c:	9300      	str	r3, [sp, #0]
 800520e:	4603      	mov	r3, r0
 8005210:	68f8      	ldr	r0, [r7, #12]
 8005212:	f000 fad1 	bl	80057b8 <I2C_RequestMemoryWrite>
 8005216:	4603      	mov	r3, r0
 8005218:	2b00      	cmp	r3, #0
 800521a:	d00f      	beq.n	800523c <HAL_I2C_Mem_Write+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005220:	2b04      	cmp	r3, #4
 8005222:	d105      	bne.n	8005230 <HAL_I2C_Mem_Write+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2200      	movs	r2, #0
 8005228:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e0b9      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8005238:	2303      	movs	r3, #3
 800523a:	e0b3      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005240:	b29b      	uxth	r3, r3
 8005242:	2bff      	cmp	r3, #255	; 0xff
 8005244:	d90e      	bls.n	8005264 <HAL_I2C_Mem_Write+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	22ff      	movs	r2, #255	; 0xff
 800524a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005250:	b2da      	uxtb	r2, r3
 8005252:	8979      	ldrh	r1, [r7, #10]
 8005254:	2300      	movs	r3, #0
 8005256:	9300      	str	r3, [sp, #0]
 8005258:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800525c:	68f8      	ldr	r0, [r7, #12]
 800525e:	f000 fca3 	bl	8005ba8 <I2C_TransferConfig>
 8005262:	e00f      	b.n	8005284 <HAL_I2C_Mem_Write+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005268:	b29a      	uxth	r2, r3
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005272:	b2da      	uxtb	r2, r3
 8005274:	8979      	ldrh	r1, [r7, #10]
 8005276:	2300      	movs	r3, #0
 8005278:	9300      	str	r3, [sp, #0]
 800527a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800527e:	68f8      	ldr	r0, [r7, #12]
 8005280:	f000 fc92 	bl	8005ba8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005288:	68f8      	ldr	r0, [r7, #12]
 800528a:	f000 fbb3 	bl	80059f4 <I2C_WaitOnTXISFlagUntilTimeout>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d007      	beq.n	80052a4 <HAL_I2C_Mem_Write+0x140>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005298:	2b04      	cmp	r3, #4
 800529a:	d101      	bne.n	80052a0 <HAL_I2C_Mem_Write+0x13c>
        {
          return HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	e081      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
        }
        else
        {
          return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e07f      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
        }
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ac:	1c58      	adds	r0, r3, #1
 80052ae:	68f9      	ldr	r1, [r7, #12]
 80052b0:	6248      	str	r0, [r1, #36]	; 0x24
 80052b2:	781b      	ldrb	r3, [r3, #0]
 80052b4:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	3b01      	subs	r3, #1
 80052be:	b29a      	uxth	r2, r3
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052c8:	3b01      	subs	r3, #1
 80052ca:	b29a      	uxth	r2, r3
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d135      	bne.n	8005344 <HAL_I2C_Mem_Write+0x1e0>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052dc:	b29b      	uxth	r3, r3
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d030      	beq.n	8005344 <HAL_I2C_Mem_Write+0x1e0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	9300      	str	r3, [sp, #0]
 80052e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052e8:	2200      	movs	r2, #0
 80052ea:	2180      	movs	r1, #128	; 0x80
 80052ec:	68f8      	ldr	r0, [r7, #12]
 80052ee:	f000 fb47 	bl	8005980 <I2C_WaitOnFlagUntilTimeout>
 80052f2:	4603      	mov	r3, r0
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d001      	beq.n	80052fc <HAL_I2C_Mem_Write+0x198>
        {
          return HAL_TIMEOUT;
 80052f8:	2303      	movs	r3, #3
 80052fa:	e053      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005300:	b29b      	uxth	r3, r3
 8005302:	2bff      	cmp	r3, #255	; 0xff
 8005304:	d90e      	bls.n	8005324 <HAL_I2C_Mem_Write+0x1c0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	22ff      	movs	r2, #255	; 0xff
 800530a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005310:	b2da      	uxtb	r2, r3
 8005312:	8979      	ldrh	r1, [r7, #10]
 8005314:	2300      	movs	r3, #0
 8005316:	9300      	str	r3, [sp, #0]
 8005318:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800531c:	68f8      	ldr	r0, [r7, #12]
 800531e:	f000 fc43 	bl	8005ba8 <I2C_TransferConfig>
 8005322:	e00f      	b.n	8005344 <HAL_I2C_Mem_Write+0x1e0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005328:	b29a      	uxth	r2, r3
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005332:	b2da      	uxtb	r2, r3
 8005334:	8979      	ldrh	r1, [r7, #10]
 8005336:	2300      	movs	r3, #0
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f000 fc32 	bl	8005ba8 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005348:	b29b      	uxth	r3, r3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d19a      	bne.n	8005284 <HAL_I2C_Mem_Write+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f000 fb8e 	bl	8005a74 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d007      	beq.n	800536e <HAL_I2C_Mem_Write+0x20a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005362:	2b04      	cmp	r3, #4
 8005364:	d101      	bne.n	800536a <HAL_I2C_Mem_Write+0x206>
      {
        return HAL_ERROR;
 8005366:	2301      	movs	r3, #1
 8005368:	e01c      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
      }
      else
      {
        return HAL_TIMEOUT;
 800536a:	2303      	movs	r3, #3
 800536c:	e01a      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	2220      	movs	r2, #32
 8005374:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	6859      	ldr	r1, [r3, #4]
 8005380:	4b0a      	ldr	r3, [pc, #40]	; (80053ac <HAL_I2C_Mem_Write+0x248>)
 8005382:	400b      	ands	r3, r1
 8005384:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2220      	movs	r2, #32
 800538a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800539e:	2300      	movs	r3, #0
 80053a0:	e000      	b.n	80053a4 <HAL_I2C_Mem_Write+0x240>
  }
  else
  {
    return HAL_BUSY;
 80053a2:	2302      	movs	r3, #2
  }
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3718      	adds	r7, #24
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	fe00e800 	.word	0xfe00e800

080053b0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b088      	sub	sp, #32
 80053b4:	af02      	add	r7, sp, #8
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	4608      	mov	r0, r1
 80053ba:	4611      	mov	r1, r2
 80053bc:	461a      	mov	r2, r3
 80053be:	4603      	mov	r3, r0
 80053c0:	817b      	strh	r3, [r7, #10]
 80053c2:	460b      	mov	r3, r1
 80053c4:	813b      	strh	r3, [r7, #8]
 80053c6:	4613      	mov	r3, r2
 80053c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 80053ca:	2300      	movs	r3, #0
 80053cc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	2b20      	cmp	r3, #32
 80053d8:	f040 8107 	bne.w	80055ea <HAL_I2C_Mem_Read+0x23a>
  {
    if ((pData == NULL) || (Size == 0U))
 80053dc:	6a3b      	ldr	r3, [r7, #32]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d002      	beq.n	80053e8 <HAL_I2C_Mem_Read+0x38>
 80053e2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d101      	bne.n	80053ec <HAL_I2C_Mem_Read+0x3c>
    {
      return  HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e0ff      	b.n	80055ec <HAL_I2C_Mem_Read+0x23c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d101      	bne.n	80053fa <HAL_I2C_Mem_Read+0x4a>
 80053f6:	2302      	movs	r3, #2
 80053f8:	e0f8      	b.n	80055ec <HAL_I2C_Mem_Read+0x23c>
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2201      	movs	r2, #1
 80053fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005402:	f7fb fddf 	bl	8000fc4 <HAL_GetTick>
 8005406:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	9300      	str	r3, [sp, #0]
 800540c:	2319      	movs	r3, #25
 800540e:	2201      	movs	r2, #1
 8005410:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f000 fab3 	bl	8005980 <I2C_WaitOnFlagUntilTimeout>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d001      	beq.n	8005424 <HAL_I2C_Mem_Read+0x74>
    {
      return HAL_TIMEOUT;
 8005420:	2303      	movs	r3, #3
 8005422:	e0e3      	b.n	80055ec <HAL_I2C_Mem_Read+0x23c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2222      	movs	r2, #34	; 0x22
 8005428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2240      	movs	r2, #64	; 0x40
 8005430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	6a3a      	ldr	r2, [r7, #32]
 800543e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005444:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2200      	movs	r2, #0
 800544a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800544c:	88f8      	ldrh	r0, [r7, #6]
 800544e:	893a      	ldrh	r2, [r7, #8]
 8005450:	8979      	ldrh	r1, [r7, #10]
 8005452:	697b      	ldr	r3, [r7, #20]
 8005454:	9301      	str	r3, [sp, #4]
 8005456:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005458:	9300      	str	r3, [sp, #0]
 800545a:	4603      	mov	r3, r0
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f000 fa0b 	bl	8005878 <I2C_RequestMemoryRead>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00f      	beq.n	8005488 <HAL_I2C_Mem_Read+0xd8>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800546c:	2b04      	cmp	r3, #4
 800546e:	d105      	bne.n	800547c <HAL_I2C_Mem_Read+0xcc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e0b7      	b.n	80055ec <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 8005484:	2303      	movs	r3, #3
 8005486:	e0b1      	b.n	80055ec <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800548c:	b29b      	uxth	r3, r3
 800548e:	2bff      	cmp	r3, #255	; 0xff
 8005490:	d90e      	bls.n	80054b0 <HAL_I2C_Mem_Read+0x100>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	22ff      	movs	r2, #255	; 0xff
 8005496:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800549c:	b2da      	uxtb	r2, r3
 800549e:	8979      	ldrh	r1, [r7, #10]
 80054a0:	4b54      	ldr	r3, [pc, #336]	; (80055f4 <HAL_I2C_Mem_Read+0x244>)
 80054a2:	9300      	str	r3, [sp, #0]
 80054a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f000 fb7d 	bl	8005ba8 <I2C_TransferConfig>
 80054ae:	e00f      	b.n	80054d0 <HAL_I2C_Mem_Read+0x120>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054b4:	b29a      	uxth	r2, r3
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054be:	b2da      	uxtb	r2, r3
 80054c0:	8979      	ldrh	r1, [r7, #10]
 80054c2:	4b4c      	ldr	r3, [pc, #304]	; (80055f4 <HAL_I2C_Mem_Read+0x244>)
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80054ca:	68f8      	ldr	r0, [r7, #12]
 80054cc:	f000 fb6c 	bl	8005ba8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	9300      	str	r3, [sp, #0]
 80054d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054d6:	2200      	movs	r2, #0
 80054d8:	2104      	movs	r1, #4
 80054da:	68f8      	ldr	r0, [r7, #12]
 80054dc:	f000 fa50 	bl	8005980 <I2C_WaitOnFlagUntilTimeout>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d001      	beq.n	80054ea <HAL_I2C_Mem_Read+0x13a>
      {
        return HAL_TIMEOUT;
 80054e6:	2303      	movs	r3, #3
 80054e8:	e080      	b.n	80055ec <HAL_I2C_Mem_Read+0x23c>
      }

      /* Read data from RXDR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ee:	1c59      	adds	r1, r3, #1
 80054f0:	68fa      	ldr	r2, [r7, #12]
 80054f2:	6251      	str	r1, [r2, #36]	; 0x24
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	6812      	ldr	r2, [r2, #0]
 80054f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80054fa:	b2d2      	uxtb	r2, r2
 80054fc:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005502:	3b01      	subs	r3, #1
 8005504:	b29a      	uxth	r2, r3
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800550e:	b29b      	uxth	r3, r3
 8005510:	3b01      	subs	r3, #1
 8005512:	b29a      	uxth	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800551c:	2b00      	cmp	r3, #0
 800551e:	d135      	bne.n	800558c <HAL_I2C_Mem_Read+0x1dc>
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005524:	b29b      	uxth	r3, r3
 8005526:	2b00      	cmp	r3, #0
 8005528:	d030      	beq.n	800558c <HAL_I2C_Mem_Read+0x1dc>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	9300      	str	r3, [sp, #0]
 800552e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005530:	2200      	movs	r2, #0
 8005532:	2180      	movs	r1, #128	; 0x80
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f000 fa23 	bl	8005980 <I2C_WaitOnFlagUntilTimeout>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d001      	beq.n	8005544 <HAL_I2C_Mem_Read+0x194>
        {
          return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e053      	b.n	80055ec <HAL_I2C_Mem_Read+0x23c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005548:	b29b      	uxth	r3, r3
 800554a:	2bff      	cmp	r3, #255	; 0xff
 800554c:	d90e      	bls.n	800556c <HAL_I2C_Mem_Read+0x1bc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	22ff      	movs	r2, #255	; 0xff
 8005552:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005558:	b2da      	uxtb	r2, r3
 800555a:	8979      	ldrh	r1, [r7, #10]
 800555c:	2300      	movs	r3, #0
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005564:	68f8      	ldr	r0, [r7, #12]
 8005566:	f000 fb1f 	bl	8005ba8 <I2C_TransferConfig>
 800556a:	e00f      	b.n	800558c <HAL_I2C_Mem_Read+0x1dc>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005570:	b29a      	uxth	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800557a:	b2da      	uxtb	r2, r3
 800557c:	8979      	ldrh	r1, [r7, #10]
 800557e:	2300      	movs	r3, #0
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005586:	68f8      	ldr	r0, [r7, #12]
 8005588:	f000 fb0e 	bl	8005ba8 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005590:	b29b      	uxth	r3, r3
 8005592:	2b00      	cmp	r3, #0
 8005594:	d19c      	bne.n	80054d0 <HAL_I2C_Mem_Read+0x120>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800559a:	68f8      	ldr	r0, [r7, #12]
 800559c:	f000 fa6a 	bl	8005a74 <I2C_WaitOnSTOPFlagUntilTimeout>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d007      	beq.n	80055b6 <HAL_I2C_Mem_Read+0x206>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055aa:	2b04      	cmp	r3, #4
 80055ac:	d101      	bne.n	80055b2 <HAL_I2C_Mem_Read+0x202>
      {
        return HAL_ERROR;
 80055ae:	2301      	movs	r3, #1
 80055b0:	e01c      	b.n	80055ec <HAL_I2C_Mem_Read+0x23c>
      }
      else
      {
        return HAL_TIMEOUT;
 80055b2:	2303      	movs	r3, #3
 80055b4:	e01a      	b.n	80055ec <HAL_I2C_Mem_Read+0x23c>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	2220      	movs	r2, #32
 80055bc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	6859      	ldr	r1, [r3, #4]
 80055c8:	4b0b      	ldr	r3, [pc, #44]	; (80055f8 <HAL_I2C_Mem_Read+0x248>)
 80055ca:	400b      	ands	r3, r1
 80055cc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2220      	movs	r2, #32
 80055d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	e000      	b.n	80055ec <HAL_I2C_Mem_Read+0x23c>
  }
  else
  {
    return HAL_BUSY;
 80055ea:	2302      	movs	r3, #2
  }
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3718      	adds	r7, #24
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	80002400 	.word	0x80002400
 80055f8:	fe00e800 	.word	0xfe00e800

080055fc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b088      	sub	sp, #32
 8005600:	af02      	add	r7, sp, #8
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	607a      	str	r2, [r7, #4]
 8005606:	603b      	str	r3, [r7, #0]
 8005608:	460b      	mov	r3, r1
 800560a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = 0U;
 800560c:	2300      	movs	r3, #0
 800560e:	617b      	str	r3, [r7, #20]

  __IO uint32_t I2C_Trials = 0U;
 8005610:	2300      	movs	r3, #0
 8005612:	613b      	str	r3, [r7, #16]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b20      	cmp	r3, #32
 800561e:	f040 80c4 	bne.w	80057aa <HAL_I2C_IsDeviceReady+0x1ae>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	699b      	ldr	r3, [r3, #24]
 8005628:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800562c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005630:	d101      	bne.n	8005636 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8005632:	2302      	movs	r3, #2
 8005634:	e0ba      	b.n	80057ac <HAL_I2C_IsDeviceReady+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800563c:	2b01      	cmp	r3, #1
 800563e:	d101      	bne.n	8005644 <HAL_I2C_IsDeviceReady+0x48>
 8005640:	2302      	movs	r3, #2
 8005642:	e0b3      	b.n	80057ac <HAL_I2C_IsDeviceReady+0x1b0>
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2224      	movs	r2, #36	; 0x24
 8005650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681a      	ldr	r2, [r3, #0]
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d105      	bne.n	8005672 <HAL_I2C_IsDeviceReady+0x76>
 8005666:	897b      	ldrh	r3, [r7, #10]
 8005668:	f3c3 0109 	ubfx	r1, r3, #0, #10
 800566c:	4b51      	ldr	r3, [pc, #324]	; (80057b4 <HAL_I2C_IsDeviceReady+0x1b8>)
 800566e:	430b      	orrs	r3, r1
 8005670:	e004      	b.n	800567c <HAL_I2C_IsDeviceReady+0x80>
 8005672:	897b      	ldrh	r3, [r7, #10]
 8005674:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005678:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800567c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800567e:	f7fb fca1 	bl	8000fc4 <HAL_GetTick>
 8005682:	6178      	str	r0, [r7, #20]
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 8005684:	e018      	b.n	80056b8 <HAL_I2C_IsDeviceReady+0xbc>
      {
        if (Timeout != HAL_MAX_DELAY)
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	f1b3 3fff 	cmp.w	r3, #4294967295
 800568c:	d014      	beq.n	80056b8 <HAL_I2C_IsDeviceReady+0xbc>
        {
          if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	2b00      	cmp	r3, #0
 8005692:	d007      	beq.n	80056a4 <HAL_I2C_IsDeviceReady+0xa8>
 8005694:	f7fb fc96 	bl	8000fc4 <HAL_GetTick>
 8005698:	4602      	mov	r2, r0
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	1ad2      	subs	r2, r2, r3
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d909      	bls.n	80056b8 <HAL_I2C_IsDeviceReady+0xbc>
          {
            /* Device is ready */
            hi2c->State = HAL_I2C_STATE_READY;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2220      	movs	r2, #32
 80056a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
            return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e079      	b.n	80057ac <HAL_I2C_IsDeviceReady+0x1b0>
      while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) && (hi2c->State != HAL_I2C_STATE_TIMEOUT))
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	699b      	ldr	r3, [r3, #24]
 80056be:	f003 0320 	and.w	r3, r3, #32
 80056c2:	2b20      	cmp	r3, #32
 80056c4:	d00c      	beq.n	80056e0 <HAL_I2C_IsDeviceReady+0xe4>
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	699b      	ldr	r3, [r3, #24]
 80056cc:	f003 0310 	and.w	r3, r3, #16
 80056d0:	2b10      	cmp	r3, #16
 80056d2:	d005      	beq.n	80056e0 <HAL_I2C_IsDeviceReady+0xe4>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	2ba0      	cmp	r3, #160	; 0xa0
 80056de:	d1d2      	bne.n	8005686 <HAL_I2C_IsDeviceReady+0x8a>
          }
        }
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	f003 0310 	and.w	r3, r3, #16
 80056ea:	2b10      	cmp	r3, #16
 80056ec:	d01a      	beq.n	8005724 <HAL_I2C_IsDeviceReady+0x128>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	2200      	movs	r2, #0
 80056f6:	2120      	movs	r1, #32
 80056f8:	68f8      	ldr	r0, [r7, #12]
 80056fa:	f000 f941 	bl	8005980 <I2C_WaitOnFlagUntilTimeout>
 80056fe:	4603      	mov	r3, r0
 8005700:	2b00      	cmp	r3, #0
 8005702:	d001      	beq.n	8005708 <HAL_I2C_IsDeviceReady+0x10c>
        {
          return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e051      	b.n	80057ac <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	2220      	movs	r2, #32
 800570e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2220      	movs	r2, #32
 8005714:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8005720:	2300      	movs	r3, #0
 8005722:	e043      	b.n	80057ac <HAL_I2C_IsDeviceReady+0x1b0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005724:	697b      	ldr	r3, [r7, #20]
 8005726:	9300      	str	r3, [sp, #0]
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	2200      	movs	r2, #0
 800572c:	2120      	movs	r1, #32
 800572e:	68f8      	ldr	r0, [r7, #12]
 8005730:	f000 f926 	bl	8005980 <I2C_WaitOnFlagUntilTimeout>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d001      	beq.n	800573e <HAL_I2C_IsDeviceReady+0x142>
        {
          return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e036      	b.n	80057ac <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	2210      	movs	r2, #16
 8005744:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2220      	movs	r2, #32
 800574c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials++ == Trials)
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	1c5a      	adds	r2, r3, #1
 8005752:	613a      	str	r2, [r7, #16]
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	4293      	cmp	r3, r2
 8005758:	d118      	bne.n	800578c <HAL_I2C_IsDeviceReady+0x190>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	68fa      	ldr	r2, [r7, #12]
 8005760:	6812      	ldr	r2, [r2, #0]
 8005762:	6852      	ldr	r2, [r2, #4]
 8005764:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005768:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	9300      	str	r3, [sp, #0]
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	2200      	movs	r2, #0
 8005772:	2120      	movs	r1, #32
 8005774:	68f8      	ldr	r0, [r7, #12]
 8005776:	f000 f903 	bl	8005980 <I2C_WaitOnFlagUntilTimeout>
 800577a:	4603      	mov	r3, r0
 800577c:	2b00      	cmp	r3, #0
 800577e:	d001      	beq.n	8005784 <HAL_I2C_IsDeviceReady+0x188>
        {
          return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e013      	b.n	80057ac <HAL_I2C_IsDeviceReady+0x1b0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2220      	movs	r2, #32
 800578a:	61da      	str	r2, [r3, #28]
      }
    }
    while (I2C_Trials < Trials);
 800578c:	693a      	ldr	r2, [r7, #16]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	429a      	cmp	r2, r3
 8005792:	f4ff af62 	bcc.w	800565a <HAL_I2C_IsDeviceReady+0x5e>

    hi2c->State = HAL_I2C_STATE_READY;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2220      	movs	r2, #32
 800579a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_TIMEOUT;
 80057a6:	2303      	movs	r3, #3
 80057a8:	e000      	b.n	80057ac <HAL_I2C_IsDeviceReady+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 80057aa:	2302      	movs	r3, #2
  }
}
 80057ac:	4618      	mov	r0, r3
 80057ae:	3718      	adds	r7, #24
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	02002000 	.word	0x02002000

080057b8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b086      	sub	sp, #24
 80057bc:	af02      	add	r7, sp, #8
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	4608      	mov	r0, r1
 80057c2:	4611      	mov	r1, r2
 80057c4:	461a      	mov	r2, r3
 80057c6:	4603      	mov	r3, r0
 80057c8:	817b      	strh	r3, [r7, #10]
 80057ca:	460b      	mov	r3, r1
 80057cc:	813b      	strh	r3, [r7, #8]
 80057ce:	4613      	mov	r3, r2
 80057d0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80057d2:	88fb      	ldrh	r3, [r7, #6]
 80057d4:	b2da      	uxtb	r2, r3
 80057d6:	8979      	ldrh	r1, [r7, #10]
 80057d8:	4b26      	ldr	r3, [pc, #152]	; (8005874 <I2C_RequestMemoryWrite+0xbc>)
 80057da:	9300      	str	r3, [sp, #0]
 80057dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f000 f9e1 	bl	8005ba8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057e6:	69fa      	ldr	r2, [r7, #28]
 80057e8:	69b9      	ldr	r1, [r7, #24]
 80057ea:	68f8      	ldr	r0, [r7, #12]
 80057ec:	f000 f902 	bl	80059f4 <I2C_WaitOnTXISFlagUntilTimeout>
 80057f0:	4603      	mov	r3, r0
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d007      	beq.n	8005806 <I2C_RequestMemoryWrite+0x4e>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057fa:	2b04      	cmp	r3, #4
 80057fc:	d101      	bne.n	8005802 <I2C_RequestMemoryWrite+0x4a>
    {
      return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e034      	b.n	800586c <I2C_RequestMemoryWrite+0xb4>
    }
    else
    {
      return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e032      	b.n	800586c <I2C_RequestMemoryWrite+0xb4>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005806:	88fb      	ldrh	r3, [r7, #6]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d105      	bne.n	8005818 <I2C_RequestMemoryWrite+0x60>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	893a      	ldrh	r2, [r7, #8]
 8005812:	b2d2      	uxtb	r2, r2
 8005814:	629a      	str	r2, [r3, #40]	; 0x28
 8005816:	e01b      	b.n	8005850 <I2C_RequestMemoryWrite+0x98>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	893a      	ldrh	r2, [r7, #8]
 800581e:	0a12      	lsrs	r2, r2, #8
 8005820:	b292      	uxth	r2, r2
 8005822:	b2d2      	uxtb	r2, r2
 8005824:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005826:	69fa      	ldr	r2, [r7, #28]
 8005828:	69b9      	ldr	r1, [r7, #24]
 800582a:	68f8      	ldr	r0, [r7, #12]
 800582c:	f000 f8e2 	bl	80059f4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005830:	4603      	mov	r3, r0
 8005832:	2b00      	cmp	r3, #0
 8005834:	d007      	beq.n	8005846 <I2C_RequestMemoryWrite+0x8e>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800583a:	2b04      	cmp	r3, #4
 800583c:	d101      	bne.n	8005842 <I2C_RequestMemoryWrite+0x8a>
      {
        return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e014      	b.n	800586c <I2C_RequestMemoryWrite+0xb4>
      }
      else
      {
        return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e012      	b.n	800586c <I2C_RequestMemoryWrite+0xb4>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	893a      	ldrh	r2, [r7, #8]
 800584c:	b2d2      	uxtb	r2, r2
 800584e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	69bb      	ldr	r3, [r7, #24]
 8005856:	2200      	movs	r2, #0
 8005858:	2180      	movs	r1, #128	; 0x80
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 f890 	bl	8005980 <I2C_WaitOnFlagUntilTimeout>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d001      	beq.n	800586a <I2C_RequestMemoryWrite+0xb2>
  {
    return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e000      	b.n	800586c <I2C_RequestMemoryWrite+0xb4>
  }

  return HAL_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}
 8005874:	80002000 	.word	0x80002000

08005878 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b086      	sub	sp, #24
 800587c:	af02      	add	r7, sp, #8
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	4608      	mov	r0, r1
 8005882:	4611      	mov	r1, r2
 8005884:	461a      	mov	r2, r3
 8005886:	4603      	mov	r3, r0
 8005888:	817b      	strh	r3, [r7, #10]
 800588a:	460b      	mov	r3, r1
 800588c:	813b      	strh	r3, [r7, #8]
 800588e:	4613      	mov	r3, r2
 8005890:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005892:	88fb      	ldrh	r3, [r7, #6]
 8005894:	b2da      	uxtb	r2, r3
 8005896:	8979      	ldrh	r1, [r7, #10]
 8005898:	4b26      	ldr	r3, [pc, #152]	; (8005934 <I2C_RequestMemoryRead+0xbc>)
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	2300      	movs	r3, #0
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f000 f982 	bl	8005ba8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058a4:	69fa      	ldr	r2, [r7, #28]
 80058a6:	69b9      	ldr	r1, [r7, #24]
 80058a8:	68f8      	ldr	r0, [r7, #12]
 80058aa:	f000 f8a3 	bl	80059f4 <I2C_WaitOnTXISFlagUntilTimeout>
 80058ae:	4603      	mov	r3, r0
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d007      	beq.n	80058c4 <I2C_RequestMemoryRead+0x4c>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b8:	2b04      	cmp	r3, #4
 80058ba:	d101      	bne.n	80058c0 <I2C_RequestMemoryRead+0x48>
    {
      return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e034      	b.n	800592a <I2C_RequestMemoryRead+0xb2>
    }
    else
    {
      return HAL_TIMEOUT;
 80058c0:	2303      	movs	r3, #3
 80058c2:	e032      	b.n	800592a <I2C_RequestMemoryRead+0xb2>
    }
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80058c4:	88fb      	ldrh	r3, [r7, #6]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d105      	bne.n	80058d6 <I2C_RequestMemoryRead+0x5e>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	893a      	ldrh	r2, [r7, #8]
 80058d0:	b2d2      	uxtb	r2, r2
 80058d2:	629a      	str	r2, [r3, #40]	; 0x28
 80058d4:	e01b      	b.n	800590e <I2C_RequestMemoryRead+0x96>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	893a      	ldrh	r2, [r7, #8]
 80058dc:	0a12      	lsrs	r2, r2, #8
 80058de:	b292      	uxth	r2, r2
 80058e0:	b2d2      	uxtb	r2, r2
 80058e2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80058e4:	69fa      	ldr	r2, [r7, #28]
 80058e6:	69b9      	ldr	r1, [r7, #24]
 80058e8:	68f8      	ldr	r0, [r7, #12]
 80058ea:	f000 f883 	bl	80059f4 <I2C_WaitOnTXISFlagUntilTimeout>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d007      	beq.n	8005904 <I2C_RequestMemoryRead+0x8c>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058f8:	2b04      	cmp	r3, #4
 80058fa:	d101      	bne.n	8005900 <I2C_RequestMemoryRead+0x88>
      {
        return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e014      	b.n	800592a <I2C_RequestMemoryRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 8005900:	2303      	movs	r3, #3
 8005902:	e012      	b.n	800592a <I2C_RequestMemoryRead+0xb2>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	893a      	ldrh	r2, [r7, #8]
 800590a:	b2d2      	uxtb	r2, r2
 800590c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800590e:	69fb      	ldr	r3, [r7, #28]
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	69bb      	ldr	r3, [r7, #24]
 8005914:	2200      	movs	r2, #0
 8005916:	2140      	movs	r1, #64	; 0x40
 8005918:	68f8      	ldr	r0, [r7, #12]
 800591a:	f000 f831 	bl	8005980 <I2C_WaitOnFlagUntilTimeout>
 800591e:	4603      	mov	r3, r0
 8005920:	2b00      	cmp	r3, #0
 8005922:	d001      	beq.n	8005928 <I2C_RequestMemoryRead+0xb0>
  {
    return HAL_TIMEOUT;
 8005924:	2303      	movs	r3, #3
 8005926:	e000      	b.n	800592a <I2C_RequestMemoryRead+0xb2>
  }

  return HAL_OK;
 8005928:	2300      	movs	r3, #0
}
 800592a:	4618      	mov	r0, r3
 800592c:	3710      	adds	r7, #16
 800592e:	46bd      	mov	sp, r7
 8005930:	bd80      	pop	{r7, pc}
 8005932:	bf00      	nop
 8005934:	80002000 	.word	0x80002000

08005938 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	699b      	ldr	r3, [r3, #24]
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	2b02      	cmp	r3, #2
 800594c:	d103      	bne.n	8005956 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	2200      	movs	r2, #0
 8005954:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	699b      	ldr	r3, [r3, #24]
 800595c:	f003 0301 	and.w	r3, r3, #1
 8005960:	2b01      	cmp	r3, #1
 8005962:	d007      	beq.n	8005974 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	6812      	ldr	r2, [r2, #0]
 800596c:	6992      	ldr	r2, [r2, #24]
 800596e:	f042 0201 	orr.w	r2, r2, #1
 8005972:	619a      	str	r2, [r3, #24]
  }
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	603b      	str	r3, [r7, #0]
 800598c:	4613      	mov	r3, r2
 800598e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005990:	e01c      	b.n	80059cc <I2C_WaitOnFlagUntilTimeout+0x4c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005998:	d018      	beq.n	80059cc <I2C_WaitOnFlagUntilTimeout+0x4c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d007      	beq.n	80059b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80059a0:	f7fb fb10 	bl	8000fc4 <HAL_GetTick>
 80059a4:	4602      	mov	r2, r0
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	1ad2      	subs	r2, r2, r3
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d90d      	bls.n	80059cc <I2C_WaitOnFlagUntilTimeout+0x4c>
      {
        hi2c->State = HAL_I2C_STATE_READY;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	2220      	movs	r2, #32
 80059b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_TIMEOUT;
 80059c8:	2303      	movs	r3, #3
 80059ca:	e00f      	b.n	80059ec <I2C_WaitOnFlagUntilTimeout+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	699a      	ldr	r2, [r3, #24]
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	401a      	ands	r2, r3
 80059d6:	68bb      	ldr	r3, [r7, #8]
 80059d8:	429a      	cmp	r2, r3
 80059da:	bf0c      	ite	eq
 80059dc:	2301      	moveq	r3, #1
 80059de:	2300      	movne	r3, #0
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	461a      	mov	r2, r3
 80059e4:	79fb      	ldrb	r3, [r7, #7]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d0d3      	beq.n	8005992 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059ea:	2300      	movs	r3, #0
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3710      	adds	r7, #16
 80059f0:	46bd      	mov	sp, r7
 80059f2:	bd80      	pop	{r7, pc}

080059f4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005a00:	e02c      	b.n	8005a5c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	68b9      	ldr	r1, [r7, #8]
 8005a06:	68f8      	ldr	r0, [r7, #12]
 8005a08:	f000 f870 	bl	8005aec <I2C_IsAcknowledgeFailed>
 8005a0c:	4603      	mov	r3, r0
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d001      	beq.n	8005a16 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e02a      	b.n	8005a6c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1c:	d01e      	beq.n	8005a5c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d007      	beq.n	8005a34 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005a24:	f7fb face 	bl	8000fc4 <HAL_GetTick>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	1ad2      	subs	r2, r2, r3
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	429a      	cmp	r2, r3
 8005a32:	d913      	bls.n	8005a5c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a38:	f043 0220 	orr.w	r2, r3, #32
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2220      	movs	r2, #32
 8005a44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2200      	movs	r2, #0
 8005a54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	e007      	b.n	8005a6c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	699b      	ldr	r3, [r3, #24]
 8005a62:	f003 0302 	and.w	r3, r3, #2
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d1cb      	bne.n	8005a02 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
}
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	3710      	adds	r7, #16
 8005a70:	46bd      	mov	sp, r7
 8005a72:	bd80      	pop	{r7, pc}

08005a74 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	60f8      	str	r0, [r7, #12]
 8005a7c:	60b9      	str	r1, [r7, #8]
 8005a7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a80:	e028      	b.n	8005ad4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a82:	687a      	ldr	r2, [r7, #4]
 8005a84:	68b9      	ldr	r1, [r7, #8]
 8005a86:	68f8      	ldr	r0, [r7, #12]
 8005a88:	f000 f830 	bl	8005aec <I2C_IsAcknowledgeFailed>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d001      	beq.n	8005a96 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e026      	b.n	8005ae4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005a96:	68bb      	ldr	r3, [r7, #8]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d007      	beq.n	8005aac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005a9c:	f7fb fa92 	bl	8000fc4 <HAL_GetTick>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	1ad2      	subs	r2, r2, r3
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d913      	bls.n	8005ad4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ab0:	f043 0220 	orr.w	r2, r3, #32
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2220      	movs	r2, #32
 8005abc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2200      	movs	r2, #0
 8005acc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_TIMEOUT;
 8005ad0:	2303      	movs	r3, #3
 8005ad2:	e007      	b.n	8005ae4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	699b      	ldr	r3, [r3, #24]
 8005ada:	f003 0320 	and.w	r3, r3, #32
 8005ade:	2b20      	cmp	r3, #32
 8005ae0:	d1cf      	bne.n	8005a82 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005ae2:	2300      	movs	r3, #0
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3710      	adds	r7, #16
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	699b      	ldr	r3, [r3, #24]
 8005afe:	f003 0310 	and.w	r3, r3, #16
 8005b02:	2b10      	cmp	r3, #16
 8005b04:	d148      	bne.n	8005b98 <I2C_IsAcknowledgeFailed+0xac>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b06:	e01c      	b.n	8005b42 <I2C_IsAcknowledgeFailed+0x56>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b0e:	d018      	beq.n	8005b42 <I2C_IsAcknowledgeFailed+0x56>
      {
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d007      	beq.n	8005b26 <I2C_IsAcknowledgeFailed+0x3a>
 8005b16:	f7fb fa55 	bl	8000fc4 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	1ad2      	subs	r2, r2, r3
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d90d      	bls.n	8005b42 <I2C_IsAcknowledgeFailed+0x56>
        {
          hi2c->State = HAL_I2C_STATE_READY;
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	2220      	movs	r2, #32
 8005b2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	2200      	movs	r2, #0
 8005b32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2200      	movs	r2, #0
 8005b3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e02b      	b.n	8005b9a <I2C_IsAcknowledgeFailed+0xae>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	699b      	ldr	r3, [r3, #24]
 8005b48:	f003 0320 	and.w	r3, r3, #32
 8005b4c:	2b20      	cmp	r3, #32
 8005b4e:	d1db      	bne.n	8005b08 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	2210      	movs	r2, #16
 8005b56:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2220      	movs	r2, #32
 8005b5e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b60:	68f8      	ldr	r0, [r7, #12]
 8005b62:	f7ff fee9 	bl	8005938 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	6859      	ldr	r1, [r3, #4]
 8005b70:	4b0c      	ldr	r3, [pc, #48]	; (8005ba4 <I2C_IsAcknowledgeFailed+0xb8>)
 8005b72:	400b      	ands	r3, r1
 8005b74:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2204      	movs	r2, #4
 8005b7a:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	2220      	movs	r2, #32
 8005b80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2200      	movs	r2, #0
 8005b88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005b94:	2301      	movs	r3, #1
 8005b96:	e000      	b.n	8005b9a <I2C_IsAcknowledgeFailed+0xae>
  }
  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	fe00e800 	.word	0xfe00e800

08005ba8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	607b      	str	r3, [r7, #4]
 8005bb2:	460b      	mov	r3, r1
 8005bb4:	817b      	strh	r3, [r7, #10]
 8005bb6:	4613      	mov	r3, r2
 8005bb8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681a      	ldr	r2, [r3, #0]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	6859      	ldr	r1, [r3, #4]
 8005bc4:	69bb      	ldr	r3, [r7, #24]
 8005bc6:	0d5b      	lsrs	r3, r3, #21
 8005bc8:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8005bcc:	4b0b      	ldr	r3, [pc, #44]	; (8005bfc <I2C_TransferConfig+0x54>)
 8005bce:	4303      	orrs	r3, r0
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	4019      	ands	r1, r3
 8005bd4:	897b      	ldrh	r3, [r7, #10]
 8005bd6:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8005bda:	7a7b      	ldrb	r3, [r7, #9]
 8005bdc:	041b      	lsls	r3, r3, #16
 8005bde:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005be2:	4318      	orrs	r0, r3
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	4318      	orrs	r0, r3
 8005be8:	69bb      	ldr	r3, [r7, #24]
 8005bea:	4303      	orrs	r3, r0
 8005bec:	430b      	orrs	r3, r1
 8005bee:	6053      	str	r3, [r2, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005bf0:	bf00      	nop
 8005bf2:	3714      	adds	r7, #20
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfa:	4770      	bx	lr
 8005bfc:	03ff63ff 	.word	0x03ff63ff

08005c00 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
 8005c08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	2b20      	cmp	r3, #32
 8005c14:	d138      	bne.n	8005c88 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c1c:	2b01      	cmp	r3, #1
 8005c1e:	d101      	bne.n	8005c24 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c20:	2302      	movs	r3, #2
 8005c22:	e032      	b.n	8005c8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2224      	movs	r2, #36	; 0x24
 8005c30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	6812      	ldr	r2, [r2, #0]
 8005c3c:	6812      	ldr	r2, [r2, #0]
 8005c3e:	f022 0201 	bic.w	r2, r2, #1
 8005c42:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	687a      	ldr	r2, [r7, #4]
 8005c4a:	6812      	ldr	r2, [r2, #0]
 8005c4c:	6812      	ldr	r2, [r2, #0]
 8005c4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005c52:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	6812      	ldr	r2, [r2, #0]
 8005c5c:	6811      	ldr	r1, [r2, #0]
 8005c5e:	683a      	ldr	r2, [r7, #0]
 8005c60:	430a      	orrs	r2, r1
 8005c62:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	6812      	ldr	r2, [r2, #0]
 8005c6c:	6812      	ldr	r2, [r2, #0]
 8005c6e:	f042 0201 	orr.w	r2, r2, #1
 8005c72:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2220      	movs	r2, #32
 8005c78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005c84:	2300      	movs	r3, #0
 8005c86:	e000      	b.n	8005c8a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c88:	2302      	movs	r3, #2
  }
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	370c      	adds	r7, #12
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr

08005c96 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c96:	b480      	push	{r7}
 8005c98:	b085      	sub	sp, #20
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
 8005c9e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b20      	cmp	r3, #32
 8005cae:	d139      	bne.n	8005d24 <HAL_I2CEx_ConfigDigitalFilter+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005cb6:	2b01      	cmp	r3, #1
 8005cb8:	d101      	bne.n	8005cbe <HAL_I2CEx_ConfigDigitalFilter+0x28>
 8005cba:	2302      	movs	r3, #2
 8005cbc:	e033      	b.n	8005d26 <HAL_I2CEx_ConfigDigitalFilter+0x90>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2224      	movs	r2, #36	; 0x24
 8005cca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	6812      	ldr	r2, [r2, #0]
 8005cd6:	6812      	ldr	r2, [r2, #0]
 8005cd8:	f022 0201 	bic.w	r2, r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005cec:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	021b      	lsls	r3, r3, #8
 8005cf2:	68fa      	ldr	r2, [r7, #12]
 8005cf4:	4313      	orrs	r3, r2
 8005cf6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	68fa      	ldr	r2, [r7, #12]
 8005cfe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	6812      	ldr	r2, [r2, #0]
 8005d08:	6812      	ldr	r2, [r2, #0]
 8005d0a:	f042 0201 	orr.w	r2, r2, #1
 8005d0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2220      	movs	r2, #32
 8005d14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d20:	2300      	movs	r3, #0
 8005d22:	e000      	b.n	8005d26 <HAL_I2CEx_ConfigDigitalFilter+0x90>
  }
  else
  {
    return HAL_BUSY;
 8005d24:	2302      	movs	r3, #2
  }
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
	...

08005d34 <HAL_LTDC_Init>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, tmp1 = 0;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	60fb      	str	r3, [r7, #12]
 8005d40:	2300      	movs	r3, #0
 8005d42:	60bb      	str	r3, [r7, #8]

  /* Check the LTDC peripheral state */
  if(hltdc == NULL)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d101      	bne.n	8005d4e <HAL_LTDC_Init+0x1a>
  {
    return HAL_ERROR;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e0c7      	b.n	8005ede <HAL_LTDC_Init+0x1aa>
  assert_param(IS_LTDC_HSPOL(hltdc->Init.HSPolarity));
  assert_param(IS_LTDC_VSPOL(hltdc->Init.VSPolarity));
  assert_param(IS_LTDC_DEPOL(hltdc->Init.DEPolarity));
  assert_param(IS_LTDC_PCPOL(hltdc->Init.PCPolarity));

  if(hltdc->State == HAL_LTDC_STATE_RESET)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d106      	bne.n	8005d68 <HAL_LTDC_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	f008 fbe8 	bl	800e538 <HAL_LTDC_MspInit>
  }
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2202      	movs	r2, #2
 8005d6c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configures the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	6812      	ldr	r2, [r2, #0]
 8005d78:	6992      	ldr	r2, [r2, #24]
 8005d7a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005d7e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	6812      	ldr	r2, [r2, #0]
 8005d88:	6991      	ldr	r1, [r2, #24]
 8005d8a:	687a      	ldr	r2, [r7, #4]
 8005d8c:	6850      	ldr	r0, [r2, #4]
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	6892      	ldr	r2, [r2, #8]
 8005d92:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	68d2      	ldr	r2, [r2, #12]
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005d98:	4310      	orrs	r0, r2
  hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	6912      	ldr	r2, [r2, #16]
 8005d9e:	4302      	orrs	r2, r0
  hltdc->Instance->GCR |=  (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8005da0:	430a      	orrs	r2, r1
 8005da2:	619a      	str	r2, [r3, #24]

  /* Sets Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	6899      	ldr	r1, [r3, #8]
 8005dae:	4b4e      	ldr	r3, [pc, #312]	; (8005ee8 <HAL_LTDC_Init+0x1b4>)
 8005db0:	400b      	ands	r3, r1
 8005db2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	695b      	ldr	r3, [r3, #20]
 8005db8:	041b      	lsls	r3, r3, #16
 8005dba:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	6812      	ldr	r2, [r2, #0]
 8005dc4:	6891      	ldr	r1, [r2, #8]
 8005dc6:	687a      	ldr	r2, [r7, #4]
 8005dc8:	6990      	ldr	r0, [r2, #24]
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	4302      	orrs	r2, r0
 8005dce:	430a      	orrs	r2, r1
 8005dd0:	609a      	str	r2, [r3, #8]

  /* Sets Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68d9      	ldr	r1, [r3, #12]
 8005ddc:	4b42      	ldr	r3, [pc, #264]	; (8005ee8 <HAL_LTDC_Init+0x1b4>)
 8005dde:	400b      	ands	r3, r1
 8005de0:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	041b      	lsls	r3, r3, #16
 8005de8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	6812      	ldr	r2, [r2, #0]
 8005df2:	68d1      	ldr	r1, [r2, #12]
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	6a10      	ldr	r0, [r2, #32]
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	4302      	orrs	r2, r0
 8005dfc:	430a      	orrs	r2, r1
 8005dfe:	60da      	str	r2, [r3, #12]

  /* Sets Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6919      	ldr	r1, [r3, #16]
 8005e0a:	4b37      	ldr	r3, [pc, #220]	; (8005ee8 <HAL_LTDC_Init+0x1b4>)
 8005e0c:	400b      	ands	r3, r1
 8005e0e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e14:	041b      	lsls	r3, r3, #16
 8005e16:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	687a      	ldr	r2, [r7, #4]
 8005e1e:	6812      	ldr	r2, [r2, #0]
 8005e20:	6911      	ldr	r1, [r2, #16]
 8005e22:	687a      	ldr	r2, [r7, #4]
 8005e24:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	4302      	orrs	r2, r0
 8005e2a:	430a      	orrs	r2, r1
 8005e2c:	611a      	str	r2, [r3, #16]

  /* Sets Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681a      	ldr	r2, [r3, #0]
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	6959      	ldr	r1, [r3, #20]
 8005e38:	4b2b      	ldr	r3, [pc, #172]	; (8005ee8 <HAL_LTDC_Init+0x1b4>)
 8005e3a:	400b      	ands	r3, r1
 8005e3c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e42:	041b      	lsls	r3, r3, #16
 8005e44:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	687a      	ldr	r2, [r7, #4]
 8005e4c:	6812      	ldr	r2, [r2, #0]
 8005e4e:	6951      	ldr	r1, [r2, #20]
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	4302      	orrs	r2, r0
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	615a      	str	r2, [r3, #20]

  /* Sets the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e62:	021b      	lsls	r3, r3, #8
 8005e64:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8005e6c:	041b      	lsls	r3, r3, #16
 8005e6e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	6812      	ldr	r2, [r2, #0]
 8005e78:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8005e7a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8005e7e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	6812      	ldr	r2, [r2, #0]
 8005e88:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005e8a:	68b8      	ldr	r0, [r7, #8]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	4302      	orrs	r2, r0
 8005e90:	6878      	ldr	r0, [r7, #4]
 8005e92:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8005e96:	4302      	orrs	r2, r0
 8005e98:	430a      	orrs	r2, r1
 8005e9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the transfer Error interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	6812      	ldr	r2, [r2, #0]
 8005ea4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005ea6:	f042 0204 	orr.w	r2, r2, #4
 8005eaa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the FIFO underrun interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_FU);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	6812      	ldr	r2, [r2, #0]
 8005eb4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005eb6:	f042 0202 	orr.w	r2, r2, #2
 8005eba:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	6812      	ldr	r2, [r2, #0]
 8005ec4:	6992      	ldr	r2, [r2, #24]
 8005ec6:	f042 0201 	orr.w	r2, r2, #1
 8005eca:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;  
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8005edc:	2300      	movs	r3, #0
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	3710      	adds	r7, #16
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bd80      	pop	{r7, pc}
 8005ee6:	bf00      	nop
 8005ee8:	f000f800 	.word	0xf000f800

08005eec <HAL_LTDC_IRQHandler>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.  
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8005eec:	b580      	push	{r7, lr}
 8005eee:	b082      	sub	sp, #8
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_TE) != RESET)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efa:	f003 0304 	and.w	r3, r3, #4
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d025      	beq.n	8005f4e <HAL_LTDC_IRQHandler+0x62>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_TE) != RESET)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f08:	f003 0304 	and.w	r3, r3, #4
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d01e      	beq.n	8005f4e <HAL_LTDC_IRQHandler+0x62>
    {
      /* Disable the transfer Error interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	6812      	ldr	r2, [r2, #0]
 8005f18:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005f1a:	f022 0204 	bic.w	r2, r2, #4
 8005f1e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the transfer error flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2204      	movs	r2, #4
 8005f26:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005f2e:	f043 0201 	orr.w	r2, r3, #1
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2204      	movs	r2, #4
 8005f3c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f000 f87b 	bl	8006044 <HAL_LTDC_ErrorCallback>
    }
  }
  /* FIFO underrun Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_FU) != RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f54:	f003 0302 	and.w	r3, r3, #2
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d025      	beq.n	8005fa8 <HAL_LTDC_IRQHandler+0xbc>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_FU) != RESET)
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f62:	f003 0302 	and.w	r3, r3, #2
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d01e      	beq.n	8005fa8 <HAL_LTDC_IRQHandler+0xbc>
    {
      /* Disable the FIFO underrun interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	6812      	ldr	r2, [r2, #0]
 8005f72:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005f74:	f022 0202 	bic.w	r2, r2, #2
 8005f78:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the FIFO underrun flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	2202      	movs	r2, #2
 8005f80:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Update error code */
      hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005f88:	f043 0202 	orr.w	r2, r3, #2
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_ERROR;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2204      	movs	r2, #4
 8005f96:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2200      	movs	r2, #0
 8005f9e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Transfer error Callback */
      HAL_LTDC_ErrorCallback(hltdc);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 f84e 	bl	8006044 <HAL_LTDC_ErrorCallback>
    }
  }
  /* Line Interrupt management ************************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_LI) != RESET)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fae:	f003 0301 	and.w	r3, r3, #1
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d01d      	beq.n	8005ff2 <HAL_LTDC_IRQHandler+0x106>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_LI) != RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fbc:	f003 0301 	and.w	r3, r3, #1
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d016      	beq.n	8005ff2 <HAL_LTDC_IRQHandler+0x106>
    {
      /* Disable the Line interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	687a      	ldr	r2, [r7, #4]
 8005fca:	6812      	ldr	r2, [r2, #0]
 8005fcc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fce:	f022 0201 	bic.w	r2, r2, #1
 8005fd2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Clear the Line interrupt flag */  
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

      /* Line interrupt Callback */
      HAL_LTDC_LineEventCallback(hltdc);
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f000 f833 	bl	8006058 <HAL_LTDC_LineEventCallback>
    }
  }
  /* Register reload Interrupt management ***************************************/
  if(__HAL_LTDC_GET_FLAG(hltdc, LTDC_FLAG_RR) != RESET)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ff8:	f003 0308 	and.w	r3, r3, #8
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d01d      	beq.n	800603c <HAL_LTDC_IRQHandler+0x150>
  {
    if(__HAL_LTDC_GET_IT_SOURCE(hltdc, LTDC_IT_RR) != RESET)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006006:	f003 0308 	and.w	r3, r3, #8
 800600a:	2b00      	cmp	r3, #0
 800600c:	d016      	beq.n	800603c <HAL_LTDC_IRQHandler+0x150>
    {
      /* Disable the register reload interrupt */
      __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	6812      	ldr	r2, [r2, #0]
 8006016:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006018:	f022 0208 	bic.w	r2, r2, #8
 800601c:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Clear the register reload flag */
      __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2208      	movs	r2, #8
 8006024:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Change LTDC state */
      hltdc->State = HAL_LTDC_STATE_READY;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2201      	movs	r2, #1
 800602a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
      
      /* Process unlocked */
      __HAL_UNLOCK(hltdc);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
      
      /* Register reload interrupt Callback */
      HAL_LTDC_ReloadEventCallback(hltdc);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 f818 	bl	800606c <HAL_LTDC_ReloadEventCallback>
    }
  }  
}
 800603c:	bf00      	nop
 800603e:	3708      	adds	r7, #8
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800604c:	bf00      	nop
 800604e:	370c      	adds	r7, #12
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006074:	bf00      	nop
 8006076:	370c      	adds	r7, #12
 8006078:	46bd      	mov	sp, r7
 800607a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607e:	4770      	bx	lr

08006080 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    0 or 1
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{   
 8006080:	b5b0      	push	{r4, r5, r7, lr}
 8006082:	b084      	sub	sp, #16
 8006084:	af00      	add	r7, sp, #0
 8006086:	60f8      	str	r0, [r7, #12]
 8006088:	60b9      	str	r1, [r7, #8]
 800608a:	607a      	str	r2, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006092:	2b01      	cmp	r3, #1
 8006094:	d101      	bne.n	800609a <HAL_LTDC_ConfigLayer+0x1a>
 8006096:	2302      	movs	r3, #2
 8006098:	e02c      	b.n	80060f4 <HAL_LTDC_ConfigLayer+0x74>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2201      	movs	r2, #1
 800609e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
  
  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2202      	movs	r2, #2
 80060a6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1
  assert_param(IS_LTDC_ALPHA(pLayerCfg->Alpha0));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;  
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2134      	movs	r1, #52	; 0x34
 80060b0:	fb01 f303 	mul.w	r3, r1, r3
 80060b4:	4413      	add	r3, r2
 80060b6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80060ba:	68bb      	ldr	r3, [r7, #8]
 80060bc:	4614      	mov	r4, r2
 80060be:	461d      	mov	r5, r3
 80060c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80060c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80060c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80060c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80060c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80060ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80060cc:	682b      	ldr	r3, [r5, #0]
 80060ce:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */  
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80060d0:	687a      	ldr	r2, [r7, #4]
 80060d2:	68b9      	ldr	r1, [r7, #8]
 80060d4:	68f8      	ldr	r0, [r7, #12]
 80060d6:	f000 f811 	bl	80060fc <LTDC_SetConfig>

  /* Sets the Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2201      	movs	r2, #1
 80060e0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2201      	movs	r2, #1
 80060e6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	3710      	adds	r7, #16
 80060f8:	46bd      	mov	sp, r7
 80060fa:	bdb0      	pop	{r4, r5, r7, pc}

080060fc <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                    This parameter can be one of the following values: 0 or 1
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80060fc:	b480      	push	{r7}
 80060fe:	b089      	sub	sp, #36	; 0x24
 8006100:	af00      	add	r7, sp, #0
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8006108:	2300      	movs	r3, #0
 800610a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1 = 0;
 800610c:	2300      	movs	r3, #0
 800610e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp2 = 0;
 8006110:	2300      	movs	r3, #0
 8006112:	617b      	str	r3, [r7, #20]

  /* Configures the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16)) << 16);
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	685a      	ldr	r2, [r3, #4]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68db      	ldr	r3, [r3, #12]
 800611e:	0c1b      	lsrs	r3, r3, #16
 8006120:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006124:	4413      	add	r3, r2
 8006126:	041b      	lsls	r3, r3, #16
 8006128:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	461a      	mov	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	01db      	lsls	r3, r3, #7
 8006134:	4413      	add	r3, r2
 8006136:	3384      	adds	r3, #132	; 0x84
 8006138:	461a      	mov	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	4619      	mov	r1, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	01db      	lsls	r3, r3, #7
 8006144:	440b      	add	r3, r1
 8006146:	3384      	adds	r3, #132	; 0x84
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800614e:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16) + 1) | tmp);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	461a      	mov	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	01db      	lsls	r3, r3, #7
 800615a:	4413      	add	r3, r2
 800615c:	3384      	adds	r3, #132	; 0x84
 800615e:	4619      	mov	r1, r3
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	681a      	ldr	r2, [r3, #0]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	0c1b      	lsrs	r3, r3, #16
 800616c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006170:	4413      	add	r3, r2
 8006172:	1c5a      	adds	r2, r3, #1
 8006174:	69fb      	ldr	r3, [r7, #28]
 8006176:	4313      	orrs	r3, r2
 8006178:	604b      	str	r3, [r1, #4]

  /* Configures the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16);
 800617a:	68bb      	ldr	r3, [r7, #8]
 800617c:	68da      	ldr	r2, [r3, #12]
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	68db      	ldr	r3, [r3, #12]
 8006184:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006188:	4413      	add	r3, r2
 800618a:	041b      	lsls	r3, r3, #16
 800618c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	461a      	mov	r2, r3
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	01db      	lsls	r3, r3, #7
 8006198:	4413      	add	r3, r2
 800619a:	3384      	adds	r3, #132	; 0x84
 800619c:	461a      	mov	r2, r3
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	4619      	mov	r1, r3
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	01db      	lsls	r3, r3, #7
 80061a8:	440b      	add	r3, r1
 80061aa:	3384      	adds	r3, #132	; 0x84
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80061b2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1) | tmp);  
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	461a      	mov	r2, r3
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	01db      	lsls	r3, r3, #7
 80061be:	4413      	add	r3, r2
 80061c0:	3384      	adds	r3, #132	; 0x84
 80061c2:	4619      	mov	r1, r3
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	689a      	ldr	r2, [r3, #8]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80061d2:	4413      	add	r3, r2
 80061d4:	1c5a      	adds	r2, r3, #1
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	4313      	orrs	r3, r2
 80061da:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	461a      	mov	r2, r3
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	01db      	lsls	r3, r3, #7
 80061e6:	4413      	add	r3, r2
 80061e8:	3384      	adds	r3, #132	; 0x84
 80061ea:	461a      	mov	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4619      	mov	r1, r3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	01db      	lsls	r3, r3, #7
 80061f6:	440b      	add	r3, r1
 80061f8:	3384      	adds	r3, #132	; 0x84
 80061fa:	691b      	ldr	r3, [r3, #16]
 80061fc:	f023 0307 	bic.w	r3, r3, #7
 8006200:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	461a      	mov	r2, r3
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	01db      	lsls	r3, r3, #7
 800620c:	4413      	add	r3, r2
 800620e:	3384      	adds	r3, #132	; 0x84
 8006210:	461a      	mov	r2, r3
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	691b      	ldr	r3, [r3, #16]
 8006216:	6113      	str	r3, [r2, #16]

  /* Configures the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8);
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800621e:	021b      	lsls	r3, r3, #8
 8006220:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16);
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006228:	041b      	lsls	r3, r3, #16
 800622a:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24);  
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	699b      	ldr	r3, [r3, #24]
 8006230:	061b      	lsls	r3, r3, #24
 8006232:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	461a      	mov	r2, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	01db      	lsls	r3, r3, #7
 800623e:	4413      	add	r3, r2
 8006240:	3384      	adds	r3, #132	; 0x84
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	461a      	mov	r2, r3
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	01db      	lsls	r3, r3, #7
 800624e:	4413      	add	r3, r2
 8006250:	3384      	adds	r3, #132	; 0x84
 8006252:	461a      	mov	r2, r3
 8006254:	2300      	movs	r3, #0
 8006256:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2); 
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	461a      	mov	r2, r3
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	01db      	lsls	r3, r3, #7
 8006262:	4413      	add	r3, r2
 8006264:	3384      	adds	r3, #132	; 0x84
 8006266:	4619      	mov	r1, r3
 8006268:	68bb      	ldr	r3, [r7, #8]
 800626a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800626e:	461a      	mov	r2, r3
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	431a      	orrs	r2, r3
 8006274:	69bb      	ldr	r3, [r7, #24]
 8006276:	431a      	orrs	r2, r3
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	4313      	orrs	r3, r2
 800627c:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	461a      	mov	r2, r3
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	01db      	lsls	r3, r3, #7
 8006288:	4413      	add	r3, r2
 800628a:	3384      	adds	r3, #132	; 0x84
 800628c:	461a      	mov	r2, r3
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4619      	mov	r1, r3
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	01db      	lsls	r3, r3, #7
 8006298:	440b      	add	r3, r1
 800629a:	3384      	adds	r3, #132	; 0x84
 800629c:	695b      	ldr	r3, [r3, #20]
 800629e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80062a2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	461a      	mov	r2, r3
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	01db      	lsls	r3, r3, #7
 80062ae:	4413      	add	r3, r2
 80062b0:	3384      	adds	r3, #132	; 0x84
 80062b2:	461a      	mov	r2, r3
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	695b      	ldr	r3, [r3, #20]
 80062b8:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	461a      	mov	r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	01db      	lsls	r3, r3, #7
 80062c4:	4413      	add	r3, r2
 80062c6:	3384      	adds	r3, #132	; 0x84
 80062c8:	4619      	mov	r1, r3
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	461a      	mov	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	01db      	lsls	r3, r3, #7
 80062d4:	4413      	add	r3, r2
 80062d6:	3384      	adds	r3, #132	; 0x84
 80062d8:	69da      	ldr	r2, [r3, #28]
 80062da:	4b5a      	ldr	r3, [pc, #360]	; (8006444 <LTDC_SetConfig+0x348>)
 80062dc:	4013      	ands	r3, r2
 80062de:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	461a      	mov	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	01db      	lsls	r3, r3, #7
 80062ea:	4413      	add	r3, r2
 80062ec:	3384      	adds	r3, #132	; 0x84
 80062ee:	4619      	mov	r1, r3
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	69da      	ldr	r2, [r3, #28]
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	6a1b      	ldr	r3, [r3, #32]
 80062f8:	4313      	orrs	r3, r2
 80062fa:	61cb      	str	r3, [r1, #28]

  /* Configures the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	461a      	mov	r2, r3
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	01db      	lsls	r3, r3, #7
 8006306:	4413      	add	r3, r2
 8006308:	3384      	adds	r3, #132	; 0x84
 800630a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	461a      	mov	r2, r3
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	01db      	lsls	r3, r3, #7
 8006316:	4413      	add	r3, r2
 8006318:	3384      	adds	r3, #132	; 0x84
 800631a:	461a      	mov	r2, r3
 800631c:	2300      	movs	r3, #0
 800631e:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	461a      	mov	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	01db      	lsls	r3, r3, #7
 800632a:	4413      	add	r3, r2
 800632c:	3384      	adds	r3, #132	; 0x84
 800632e:	461a      	mov	r2, r3
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006334:	6293      	str	r3, [r2, #40]	; 0x28

  if(pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	691b      	ldr	r3, [r3, #16]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d102      	bne.n	8006344 <LTDC_SetConfig+0x248>
  {
    tmp = 4;
 800633e:	2304      	movs	r3, #4
 8006340:	61fb      	str	r3, [r7, #28]
 8006342:	e01b      	b.n	800637c <LTDC_SetConfig+0x280>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006344:	68bb      	ldr	r3, [r7, #8]
 8006346:	691b      	ldr	r3, [r3, #16]
 8006348:	2b01      	cmp	r3, #1
 800634a:	d102      	bne.n	8006352 <LTDC_SetConfig+0x256>
  {
    tmp = 3;
 800634c:	2303      	movs	r3, #3
 800634e:	61fb      	str	r3, [r7, #28]
 8006350:	e014      	b.n	800637c <LTDC_SetConfig+0x280>
  }
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	691b      	ldr	r3, [r3, #16]
 8006356:	2b04      	cmp	r3, #4
 8006358:	d00b      	beq.n	8006372 <LTDC_SetConfig+0x276>
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	691b      	ldr	r3, [r3, #16]
  else if((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800635e:	2b02      	cmp	r3, #2
 8006360:	d007      	beq.n	8006372 <LTDC_SetConfig+0x276>
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	691b      	ldr	r3, [r3, #16]
    (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006366:	2b03      	cmp	r3, #3
 8006368:	d003      	beq.n	8006372 <LTDC_SetConfig+0x276>
        (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800636a:	68bb      	ldr	r3, [r7, #8]
 800636c:	691b      	ldr	r3, [r3, #16]
      (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800636e:	2b07      	cmp	r3, #7
 8006370:	d102      	bne.n	8006378 <LTDC_SetConfig+0x27c>
  {
    tmp = 2;
 8006372:	2302      	movs	r3, #2
 8006374:	61fb      	str	r3, [r7, #28]
 8006376:	e001      	b.n	800637c <LTDC_SetConfig+0x280>
  }
  else
  {
    tmp = 1;
 8006378:	2301      	movs	r3, #1
 800637a:	61fb      	str	r3, [r7, #28]
  }

  /* Configures the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	461a      	mov	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	01db      	lsls	r3, r3, #7
 8006386:	4413      	add	r3, r2
 8006388:	3384      	adds	r3, #132	; 0x84
 800638a:	461a      	mov	r2, r3
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4619      	mov	r1, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	01db      	lsls	r3, r3, #7
 8006396:	440b      	add	r3, r1
 8006398:	3384      	adds	r3, #132	; 0x84
 800639a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800639c:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80063a0:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3));
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	461a      	mov	r2, r3
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	01db      	lsls	r3, r3, #7
 80063ac:	4413      	add	r3, r2
 80063ae:	3384      	adds	r3, #132	; 0x84
 80063b0:	4618      	mov	r0, r3
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063b6:	69fa      	ldr	r2, [r7, #28]
 80063b8:	fb02 f303 	mul.w	r3, r2, r3
 80063bc:	041a      	lsls	r2, r3, #16
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	6859      	ldr	r1, [r3, #4]
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	1acb      	subs	r3, r1, r3
 80063c8:	69f9      	ldr	r1, [r7, #28]
 80063ca:	fb01 f303 	mul.w	r3, r1, r3
 80063ce:	3303      	adds	r3, #3
 80063d0:	4313      	orrs	r3, r2
 80063d2:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Configures the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	461a      	mov	r2, r3
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	01db      	lsls	r3, r3, #7
 80063de:	4413      	add	r3, r2
 80063e0:	3384      	adds	r3, #132	; 0x84
 80063e2:	4619      	mov	r1, r3
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	461a      	mov	r2, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	01db      	lsls	r3, r3, #7
 80063ee:	4413      	add	r3, r2
 80063f0:	3384      	adds	r3, #132	; 0x84
 80063f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80063f4:	4b14      	ldr	r3, [pc, #80]	; (8006448 <LTDC_SetConfig+0x34c>)
 80063f6:	4013      	ands	r3, r2
 80063f8:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	461a      	mov	r2, r3
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	01db      	lsls	r3, r3, #7
 8006404:	4413      	add	r3, r2
 8006406:	3384      	adds	r3, #132	; 0x84
 8006408:	461a      	mov	r2, r3
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800640e:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */  
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	461a      	mov	r2, r3
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	01db      	lsls	r3, r3, #7
 800641a:	4413      	add	r3, r2
 800641c:	3384      	adds	r3, #132	; 0x84
 800641e:	461a      	mov	r2, r3
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4619      	mov	r1, r3
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	01db      	lsls	r3, r3, #7
 800642a:	440b      	add	r3, r1
 800642c:	3384      	adds	r3, #132	; 0x84
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	f043 0301 	orr.w	r3, r3, #1
 8006434:	6013      	str	r3, [r2, #0]
}
 8006436:	bf00      	nop
 8006438:	3724      	adds	r7, #36	; 0x24
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop
 8006444:	fffff8f8 	.word	0xfffff8f8
 8006448:	fffff800 	.word	0xfffff800

0800644c <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_StructInitFromVideoConfig(LTDC_HandleTypeDef* hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
 8006454:	6039      	str	r1, [r7, #0]
  
  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */
  
  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800645a:	2b00      	cmp	r3, #0
 800645c:	d101      	bne.n	8006462 <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 800645e:	2200      	movs	r2, #0
 8006460:	e001      	b.n	8006466 <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 8006462:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	6a1b      	ldr	r3, [r3, #32]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d102      	bne.n	8006478 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 8006472:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006476:	e000      	b.n	800647a <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8006478:	2200      	movs	r2, #0
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	69db      	ldr	r3, [r3, #28]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d102      	bne.n	800648c <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 8006486:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800648a:	e000      	b.n	800648e <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 800648c:	2200      	movs	r2, #0
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */
    
  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1;
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006496:	1e5a      	subs	r2, r3, #1
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1;
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064a0:	683b      	ldr	r3, [r7, #0]
 80064a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a4:	4413      	add	r3, r2
 80064a6:	1e5a      	subs	r2, r3, #1
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1;
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b4:	441a      	add	r2, r3
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ba:	4413      	add	r3, r2
 80064bc:	1e5a      	subs	r2, r3, #1
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1;
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ca:	441a      	add	r2, r3
 80064cc:	683b      	ldr	r3, [r7, #0]
 80064ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d0:	441a      	add	r2, r3
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064d6:	4413      	add	r3, r2
 80064d8:	1e5a      	subs	r2, r3, #1
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	631a      	str	r2, [r3, #48]	; 0x30
  
  return HAL_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	370c      	adds	r7, #12
 80064e4:	46bd      	mov	sp, r7
 80064e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ea:	4770      	bx	lr

080064ec <HAL_NOR_Init>:
  * @param  Timing pointer to NOR control timing structure 
  * @param  ExtTiming pointer to NOR extended mode timing structure    
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Init(NOR_HandleTypeDef *hnor, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	60f8      	str	r0, [r7, #12]
 80064f4:	60b9      	str	r1, [r7, #8]
 80064f6:	607a      	str	r2, [r7, #4]
  /* Check the NOR handle parameter */
  if(hnor == NULL)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d101      	bne.n	8006502 <HAL_NOR_Init+0x16>
  {
     return HAL_ERROR;
 80064fe:	2301      	movs	r3, #1
 8006500:	e043      	b.n	800658a <HAL_NOR_Init+0x9e>
  }
  
  if(hnor->State == HAL_NOR_STATE_RESET)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006508:	b2db      	uxtb	r3, r3
 800650a:	2b00      	cmp	r3, #0
 800650c:	d106      	bne.n	800651c <HAL_NOR_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hnor->Lock = HAL_UNLOCKED;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2200      	movs	r2, #0
 8006512:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Initialize the low level hardware (MSP) */
    HAL_NOR_MspInit(hnor);
 8006516:	68f8      	ldr	r0, [r7, #12]
 8006518:	f007 fdbe 	bl	800e098 <HAL_NOR_MspInit>
  }
  
  /* Initialize NOR control Interface */
  FMC_NORSRAM_Init(hnor->Instance, &(hnor->Init));
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	681a      	ldr	r2, [r3, #0]
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	3308      	adds	r3, #8
 8006524:	4619      	mov	r1, r3
 8006526:	4610      	mov	r0, r2
 8006528:	f004 f954 	bl	800a7d4 <FMC_NORSRAM_Init>

  /* Initialize NOR timing Interface */
  FMC_NORSRAM_Timing_Init(hnor->Instance, Timing, hnor->Init.NSBank); 
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	6818      	ldr	r0, [r3, #0]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	689b      	ldr	r3, [r3, #8]
 8006534:	461a      	mov	r2, r3
 8006536:	68b9      	ldr	r1, [r7, #8]
 8006538:	f004 f9f0 	bl	800a91c <FMC_NORSRAM_Timing_Init>

  /* Initialize NOR extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hnor->Extended, ExtTiming, hnor->Init.NSBank, hnor->Init.ExtendedMode);
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	6858      	ldr	r0, [r3, #4]
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	689a      	ldr	r2, [r3, #8]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006548:	6879      	ldr	r1, [r7, #4]
 800654a:	f004 fa39 	bl	800a9c0 <FMC_NORSRAM_Extended_Timing_Init>

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hnor->Instance, hnor->Init.NSBank);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	6892      	ldr	r2, [r2, #8]
 8006556:	68f9      	ldr	r1, [r7, #12]
 8006558:	6809      	ldr	r1, [r1, #0]
 800655a:	68f8      	ldr	r0, [r7, #12]
 800655c:	6880      	ldr	r0, [r0, #8]
 800655e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8006562:	f041 0101 	orr.w	r1, r1, #1
 8006566:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize NOR Memory Data Width*/
  if (hnor->Init.MemoryDataWidth == FMC_NORSRAM_MEM_BUS_WIDTH_8)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d103      	bne.n	800657a <HAL_NOR_Init+0x8e>
  {
    uwNORMemoryDataWidth = NOR_MEMORY_8B;
 8006572:	4b08      	ldr	r3, [pc, #32]	; (8006594 <HAL_NOR_Init+0xa8>)
 8006574:	2200      	movs	r2, #0
 8006576:	601a      	str	r2, [r3, #0]
 8006578:	e002      	b.n	8006580 <HAL_NOR_Init+0x94>
  }
  else
  {
    uwNORMemoryDataWidth = NOR_MEMORY_16B;
 800657a:	4b06      	ldr	r3, [pc, #24]	; (8006594 <HAL_NOR_Init+0xa8>)
 800657c:	2201      	movs	r2, #1
 800657e:	601a      	str	r2, [r3, #0]
  }

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY; 
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	3710      	adds	r7, #16
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	200207bc 	.word	0x200207bc

08006598 <HAL_NOR_DeInit>:
  * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
  *                the configuration information for NOR module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_DeInit(NOR_HandleTypeDef *hnor)  
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b082      	sub	sp, #8
 800659c:	af00      	add	r7, sp, #0
 800659e:	6078      	str	r0, [r7, #4]
  /* De-Initialize the low level hardware (MSP) */
  HAL_NOR_MspDeInit(hnor);
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f007 fdc7 	bl	800e134 <HAL_NOR_MspDeInit>
 
  /* Configure the NOR registers with their reset values */
  FMC_NORSRAM_DeInit(hnor->Instance, hnor->Extended, hnor->Init.NSBank);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6818      	ldr	r0, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6859      	ldr	r1, [r3, #4]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	461a      	mov	r2, r3
 80065b4:	f004 f97e 	bl	800a8b4 <FMC_NORSRAM_DeInit>
  
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_RESET;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Release Lock */
  __HAL_UNLOCK(hnor);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2200      	movs	r2, #0
 80065c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3708      	adds	r7, #8
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
	...

080065d4 <HAL_NOR_Read_ID>:
  *                the configuration information for NOR module.
  * @param  pNOR_ID  pointer to NOR ID structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_Read_ID(NOR_HandleTypeDef *hnor, NOR_IDTypeDef *pNOR_ID)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b085      	sub	sp, #20
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  uint32_t deviceaddress = 0;
 80065de:	2300      	movs	r3, #0
 80065e0:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(hnor);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	d101      	bne.n	80065f0 <HAL_NOR_Read_ID+0x1c>
 80065ec:	2302      	movs	r3, #2
 80065ee:	e08c      	b.n	800670a <HAL_NOR_Read_ID+0x136>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2201      	movs	r2, #1
 80065f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	2b02      	cmp	r3, #2
 8006602:	d101      	bne.n	8006608 <HAL_NOR_Read_ID+0x34>
  {
     return HAL_BUSY;
 8006604:	2302      	movs	r3, #2
 8006606:	e080      	b.n	800670a <HAL_NOR_Read_ID+0x136>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d103      	bne.n	8006618 <HAL_NOR_Read_ID+0x44>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 8006610:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8006614:	60fb      	str	r3, [r7, #12]
 8006616:	e012      	b.n	800663e <HAL_NOR_Read_ID+0x6a>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	689b      	ldr	r3, [r3, #8]
 800661c:	2b02      	cmp	r3, #2
 800661e:	d103      	bne.n	8006628 <HAL_NOR_Read_ID+0x54>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 8006620:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 8006624:	60fb      	str	r3, [r7, #12]
 8006626:	e00a      	b.n	800663e <HAL_NOR_Read_ID+0x6a>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	689b      	ldr	r3, [r3, #8]
 800662c:	2b04      	cmp	r3, #4
 800662e:	d103      	bne.n	8006638 <HAL_NOR_Read_ID+0x64>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 8006630:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 8006634:	60fb      	str	r3, [r7, #12]
 8006636:	e002      	b.n	800663e <HAL_NOR_Read_ID+0x6a>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 8006638:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 800663c:	60fb      	str	r3, [r7, #12]
  }  
    
  /* Update the NOR controller state */
  hnor->State = HAL_NOR_STATE_BUSY;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2202      	movs	r2, #2
 8006642:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Send read ID command */
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_FIRST), NOR_CMD_DATA_FIRST);
 8006646:	4b34      	ldr	r3, [pc, #208]	; (8006718 <HAL_NOR_Read_ID+0x144>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	2b01      	cmp	r3, #1
 800664c:	d103      	bne.n	8006656 <HAL_NOR_Read_ID+0x82>
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8006654:	e002      	b.n	800665c <HAL_NOR_Read_ID+0x88>
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f203 5355 	addw	r3, r3, #1365	; 0x555
 800665c:	22aa      	movs	r2, #170	; 0xaa
 800665e:	801a      	strh	r2, [r3, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8006660:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_SECOND), NOR_CMD_DATA_SECOND);
 8006664:	4b2c      	ldr	r3, [pc, #176]	; (8006718 <HAL_NOR_Read_ID+0x144>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2b01      	cmp	r3, #1
 800666a:	d103      	bne.n	8006674 <HAL_NOR_Read_ID+0xa0>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	f203 5354 	addw	r3, r3, #1364	; 0x554
 8006672:	e002      	b.n	800667a <HAL_NOR_Read_ID+0xa6>
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800667a:	2255      	movs	r2, #85	; 0x55
 800667c:	801a      	strh	r2, [r3, #0]
 800667e:	f3bf 8f4f 	dsb	sy
  NOR_WRITE(NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, NOR_CMD_ADDRESS_THIRD), NOR_CMD_DATA_AUTO_SELECT);
 8006682:	4b25      	ldr	r3, [pc, #148]	; (8006718 <HAL_NOR_Read_ID+0x144>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d103      	bne.n	8006692 <HAL_NOR_Read_ID+0xbe>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	f603 23aa 	addw	r3, r3, #2730	; 0xaaa
 8006690:	e002      	b.n	8006698 <HAL_NOR_Read_ID+0xc4>
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	f203 5355 	addw	r3, r3, #1365	; 0x555
 8006698:	2290      	movs	r2, #144	; 0x90
 800669a:	801a      	strh	r2, [r3, #0]
 800669c:	f3bf 8f4f 	dsb	sy

  /* Read the NOR IDs */
  pNOR_ID->Manufacturer_Code = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, MC_ADDRESS);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	881b      	ldrh	r3, [r3, #0]
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	801a      	strh	r2, [r3, #0]
  pNOR_ID->Device_Code1      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE1_ADDR);
 80066aa:	4b1b      	ldr	r3, [pc, #108]	; (8006718 <HAL_NOR_Read_ID+0x144>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d102      	bne.n	80066b8 <HAL_NOR_Read_ID+0xe4>
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	3302      	adds	r3, #2
 80066b6:	e001      	b.n	80066bc <HAL_NOR_Read_ID+0xe8>
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	3301      	adds	r3, #1
 80066bc:	881b      	ldrh	r3, [r3, #0]
 80066be:	b29a      	uxth	r2, r3
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	805a      	strh	r2, [r3, #2]
  pNOR_ID->Device_Code2      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE2_ADDR);
 80066c4:	4b14      	ldr	r3, [pc, #80]	; (8006718 <HAL_NOR_Read_ID+0x144>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d102      	bne.n	80066d2 <HAL_NOR_Read_ID+0xfe>
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	331c      	adds	r3, #28
 80066d0:	e001      	b.n	80066d6 <HAL_NOR_Read_ID+0x102>
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	330e      	adds	r3, #14
 80066d6:	881b      	ldrh	r3, [r3, #0]
 80066d8:	b29a      	uxth	r2, r3
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	809a      	strh	r2, [r3, #4]
  pNOR_ID->Device_Code3      = *(__IO uint16_t *) NOR_ADDR_SHIFT(deviceaddress, uwNORMemoryDataWidth, DEVICE_CODE3_ADDR);
 80066de:	4b0e      	ldr	r3, [pc, #56]	; (8006718 <HAL_NOR_Read_ID+0x144>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	2b01      	cmp	r3, #1
 80066e4:	d102      	bne.n	80066ec <HAL_NOR_Read_ID+0x118>
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	331e      	adds	r3, #30
 80066ea:	e001      	b.n	80066f0 <HAL_NOR_Read_ID+0x11c>
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	330f      	adds	r3, #15
 80066f0:	881b      	ldrh	r3, [r3, #0]
 80066f2:	b29a      	uxth	r2, r3
 80066f4:	683b      	ldr	r3, [r7, #0]
 80066f6:	80da      	strh	r2, [r3, #6]
  
  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2201      	movs	r2, #1
 80066fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Process unlocked */
  __HAL_UNLOCK(hnor);   
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 8006708:	2300      	movs	r3, #0
}
 800670a:	4618      	mov	r0, r3
 800670c:	3714      	adds	r7, #20
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop
 8006718:	200207bc 	.word	0x200207bc

0800671c <HAL_NOR_ReturnToReadMode>:
  * @param  hnor pointer to a NOR_HandleTypeDef structure that contains
  *                the configuration information for NOR module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_NOR_ReturnToReadMode(NOR_HandleTypeDef *hnor)
{
 800671c:	b480      	push	{r7}
 800671e:	b085      	sub	sp, #20
 8006720:	af00      	add	r7, sp, #0
 8006722:	6078      	str	r0, [r7, #4]
  uint32_t deviceaddress = 0;  
 8006724:	2300      	movs	r3, #0
 8006726:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(hnor);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800672e:	2b01      	cmp	r3, #1
 8006730:	d101      	bne.n	8006736 <HAL_NOR_ReturnToReadMode+0x1a>
 8006732:	2302      	movs	r3, #2
 8006734:	e034      	b.n	80067a0 <HAL_NOR_ReturnToReadMode+0x84>
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Check the NOR controller state */
  if(hnor->State == HAL_NOR_STATE_BUSY)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006744:	b2db      	uxtb	r3, r3
 8006746:	2b02      	cmp	r3, #2
 8006748:	d101      	bne.n	800674e <HAL_NOR_ReturnToReadMode+0x32>
  {
     return HAL_BUSY;
 800674a:	2302      	movs	r3, #2
 800674c:	e028      	b.n	80067a0 <HAL_NOR_ReturnToReadMode+0x84>
  }
  
  /* Select the NOR device address */
  if (hnor->Init.NSBank == FMC_NORSRAM_BANK1)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d103      	bne.n	800675e <HAL_NOR_ReturnToReadMode+0x42>
  {
    deviceaddress = NOR_MEMORY_ADRESS1;
 8006756:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800675a:	60fb      	str	r3, [r7, #12]
 800675c:	e012      	b.n	8006784 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK2)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	689b      	ldr	r3, [r3, #8]
 8006762:	2b02      	cmp	r3, #2
 8006764:	d103      	bne.n	800676e <HAL_NOR_ReturnToReadMode+0x52>
  {
    deviceaddress = NOR_MEMORY_ADRESS2;
 8006766:	f04f 43c8 	mov.w	r3, #1677721600	; 0x64000000
 800676a:	60fb      	str	r3, [r7, #12]
 800676c:	e00a      	b.n	8006784 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else if (hnor->Init.NSBank == FMC_NORSRAM_BANK3)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	2b04      	cmp	r3, #4
 8006774:	d103      	bne.n	800677e <HAL_NOR_ReturnToReadMode+0x62>
  {
    deviceaddress = NOR_MEMORY_ADRESS3;
 8006776:	f04f 43d0 	mov.w	r3, #1744830464	; 0x68000000
 800677a:	60fb      	str	r3, [r7, #12]
 800677c:	e002      	b.n	8006784 <HAL_NOR_ReturnToReadMode+0x68>
  }
  else /* FMC_NORSRAM_BANK4 */
  {
    deviceaddress = NOR_MEMORY_ADRESS4;
 800677e:	f04f 43d8 	mov.w	r3, #1811939328	; 0x6c000000
 8006782:	60fb      	str	r3, [r7, #12]
  }  
  
  NOR_WRITE(deviceaddress, NOR_CMD_DATA_READ_RESET);
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	22f0      	movs	r2, #240	; 0xf0
 8006788:	801a      	strh	r2, [r3, #0]
 800678a:	f3bf 8f4f 	dsb	sy

  /* Check the NOR controller state */
  hnor->State = HAL_NOR_STATE_READY;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Process unlocked */
  __HAL_UNLOCK(hnor);   
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  return HAL_OK;
 800679e:	2300      	movs	r3, #0
}
 80067a0:	4618      	mov	r0, r3
 80067a2:	3714      	adds	r7, #20
 80067a4:	46bd      	mov	sp, r7
 80067a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067aa:	4770      	bx	lr

080067ac <HAL_NOR_GetStatus>:
  * @param  Timeout NOR programming Timeout
  * @retval NOR_Status: The returned value can be: HAL_NOR_STATUS_SUCCESS, HAL_NOR_STATUS_ERROR
  *         or HAL_NOR_STATUS_TIMEOUT
  */
HAL_NOR_StatusTypeDef HAL_NOR_GetStatus(NOR_HandleTypeDef *hnor, uint32_t Address, uint32_t Timeout)
{ 
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b088      	sub	sp, #32
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	60b9      	str	r1, [r7, #8]
 80067b6:	607a      	str	r2, [r7, #4]
  HAL_NOR_StatusTypeDef status = HAL_NOR_STATUS_ONGOING;
 80067b8:	2301      	movs	r3, #1
 80067ba:	77fb      	strb	r3, [r7, #31]
  uint16_t tmpSR1 = 0, tmpSR2 = 0;
 80067bc:	2300      	movs	r3, #0
 80067be:	83bb      	strh	r3, [r7, #28]
 80067c0:	2300      	movs	r3, #0
 80067c2:	837b      	strh	r3, [r7, #26]
  uint32_t tickstart = 0;
 80067c4:	2300      	movs	r3, #0
 80067c6:	617b      	str	r3, [r7, #20]

  /* Poll on NOR memory Ready/Busy signal ------------------------------------*/
  HAL_NOR_MspWait(hnor, Timeout);
 80067c8:	6879      	ldr	r1, [r7, #4]
 80067ca:	68f8      	ldr	r0, [r7, #12]
 80067cc:	f00a f8e4 	bl	8010998 <HAL_NOR_MspWait>
  
  /* Get the NOR memory operation status -------------------------------------*/
  
  /* Get tick */
  tickstart = HAL_GetTick();
 80067d0:	f7fa fbf8 	bl	8000fc4 <HAL_GetTick>
 80067d4:	6178      	str	r0, [r7, #20]
  while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 80067d6:	e03e      	b.n	8006856 <HAL_NOR_GetStatus+0xaa>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067de:	d00c      	beq.n	80067fa <HAL_NOR_GetStatus+0x4e>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d007      	beq.n	80067f6 <HAL_NOR_GetStatus+0x4a>
 80067e6:	f7fa fbed 	bl	8000fc4 <HAL_GetTick>
 80067ea:	4602      	mov	r2, r0
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	1ad2      	subs	r2, r2, r3
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	429a      	cmp	r2, r3
 80067f4:	d901      	bls.n	80067fa <HAL_NOR_GetStatus+0x4e>
      {
        status = HAL_NOR_STATUS_TIMEOUT; 
 80067f6:	2303      	movs	r3, #3
 80067f8:	77fb      	strb	r3, [r7, #31]
      } 
    } 

    /* Read NOR status register (DQ6 and DQ5) */
    tmpSR1 = *(__IO uint16_t *)Address;
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	881b      	ldrh	r3, [r3, #0]
 80067fe:	83bb      	strh	r3, [r7, #28]
    tmpSR2 = *(__IO uint16_t *)Address;
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	881b      	ldrh	r3, [r3, #0]
 8006804:	837b      	strh	r3, [r7, #26]

    /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
    if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 8006806:	8bba      	ldrh	r2, [r7, #28]
 8006808:	8b7b      	ldrh	r3, [r7, #26]
 800680a:	4053      	eors	r3, r2
 800680c:	b29b      	uxth	r3, r3
 800680e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006812:	2b00      	cmp	r3, #0
 8006814:	d101      	bne.n	800681a <HAL_NOR_GetStatus+0x6e>
    {
      return HAL_NOR_STATUS_SUCCESS ;
 8006816:	2300      	movs	r3, #0
 8006818:	e024      	b.n	8006864 <HAL_NOR_GetStatus+0xb8>
    }
    
    if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 800681a:	8bbb      	ldrh	r3, [r7, #28]
 800681c:	f003 0320 	and.w	r3, r3, #32
 8006820:	2b00      	cmp	r3, #0
 8006822:	d001      	beq.n	8006828 <HAL_NOR_GetStatus+0x7c>
    {
      status = HAL_NOR_STATUS_ONGOING;
 8006824:	2301      	movs	r3, #1
 8006826:	77fb      	strb	r3, [r7, #31]
    }
    
    tmpSR1 = *(__IO uint16_t *)Address;
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	881b      	ldrh	r3, [r3, #0]
 800682c:	83bb      	strh	r3, [r7, #28]
    tmpSR2 = *(__IO uint16_t *)Address;
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	881b      	ldrh	r3, [r3, #0]
 8006832:	837b      	strh	r3, [r7, #26]

    /* If DQ6 did not toggle between the two reads then return HAL_NOR_STATUS_SUCCESS  */
    if((tmpSR1 & NOR_MASK_STATUS_DQ6) == (tmpSR2 & NOR_MASK_STATUS_DQ6)) 
 8006834:	8bba      	ldrh	r2, [r7, #28]
 8006836:	8b7b      	ldrh	r3, [r7, #26]
 8006838:	4053      	eors	r3, r2
 800683a:	b29b      	uxth	r3, r3
 800683c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006840:	2b00      	cmp	r3, #0
 8006842:	d101      	bne.n	8006848 <HAL_NOR_GetStatus+0x9c>
    {
      return HAL_NOR_STATUS_SUCCESS;
 8006844:	2300      	movs	r3, #0
 8006846:	e00d      	b.n	8006864 <HAL_NOR_GetStatus+0xb8>
    }
    if((tmpSR1 & NOR_MASK_STATUS_DQ5) == NOR_MASK_STATUS_DQ5)
 8006848:	8bbb      	ldrh	r3, [r7, #28]
 800684a:	f003 0320 	and.w	r3, r3, #32
 800684e:	2b00      	cmp	r3, #0
 8006850:	d001      	beq.n	8006856 <HAL_NOR_GetStatus+0xaa>
    {
      return HAL_NOR_STATUS_ERROR;
 8006852:	2302      	movs	r3, #2
 8006854:	e006      	b.n	8006864 <HAL_NOR_GetStatus+0xb8>
  while((status != HAL_NOR_STATUS_SUCCESS ) && (status != HAL_NOR_STATUS_TIMEOUT))
 8006856:	7ffb      	ldrb	r3, [r7, #31]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <HAL_NOR_GetStatus+0xb6>
 800685c:	7ffb      	ldrb	r3, [r7, #31]
 800685e:	2b03      	cmp	r3, #3
 8006860:	d1ba      	bne.n	80067d8 <HAL_NOR_GetStatus+0x2c>
    } 
  }

  /* Return the operation status */
  return status;
 8006862:	7ffb      	ldrb	r3, [r7, #31]
}
 8006864:	4618      	mov	r0, r3
 8006866:	3720      	adds	r7, #32
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b086      	sub	sp, #24
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8006874:	2300      	movs	r3, #0
 8006876:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d101      	bne.n	8006882 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e25e      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 0301 	and.w	r3, r3, #1
 800688a:	2b00      	cmp	r3, #0
 800688c:	f000 8087 	beq.w	800699e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006890:	4b96      	ldr	r3, [pc, #600]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006892:	689b      	ldr	r3, [r3, #8]
 8006894:	f003 030c 	and.w	r3, r3, #12
 8006898:	2b04      	cmp	r3, #4
 800689a:	d00c      	beq.n	80068b6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800689c:	4b93      	ldr	r3, [pc, #588]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	f003 030c 	and.w	r3, r3, #12
 80068a4:	2b08      	cmp	r3, #8
 80068a6:	d112      	bne.n	80068ce <HAL_RCC_OscConfig+0x62>
 80068a8:	4b90      	ldr	r3, [pc, #576]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068b4:	d10b      	bne.n	80068ce <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068b6:	4b8d      	ldr	r3, [pc, #564]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d06c      	beq.n	800699c <HAL_RCC_OscConfig+0x130>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d168      	bne.n	800699c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	e238      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068d6:	d106      	bne.n	80068e6 <HAL_RCC_OscConfig+0x7a>
 80068d8:	4a84      	ldr	r2, [pc, #528]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80068da:	4b84      	ldr	r3, [pc, #528]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068e2:	6013      	str	r3, [r2, #0]
 80068e4:	e02e      	b.n	8006944 <HAL_RCC_OscConfig+0xd8>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	685b      	ldr	r3, [r3, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d10c      	bne.n	8006908 <HAL_RCC_OscConfig+0x9c>
 80068ee:	4a7f      	ldr	r2, [pc, #508]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80068f0:	4b7e      	ldr	r3, [pc, #504]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068f8:	6013      	str	r3, [r2, #0]
 80068fa:	4a7c      	ldr	r2, [pc, #496]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80068fc:	4b7b      	ldr	r3, [pc, #492]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006904:	6013      	str	r3, [r2, #0]
 8006906:	e01d      	b.n	8006944 <HAL_RCC_OscConfig+0xd8>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006910:	d10c      	bne.n	800692c <HAL_RCC_OscConfig+0xc0>
 8006912:	4a76      	ldr	r2, [pc, #472]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006914:	4b75      	ldr	r3, [pc, #468]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800691c:	6013      	str	r3, [r2, #0]
 800691e:	4a73      	ldr	r2, [pc, #460]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006920:	4b72      	ldr	r3, [pc, #456]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006928:	6013      	str	r3, [r2, #0]
 800692a:	e00b      	b.n	8006944 <HAL_RCC_OscConfig+0xd8>
 800692c:	4a6f      	ldr	r2, [pc, #444]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 800692e:	4b6f      	ldr	r3, [pc, #444]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006936:	6013      	str	r3, [r2, #0]
 8006938:	4a6c      	ldr	r2, [pc, #432]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 800693a:	4b6c      	ldr	r3, [pc, #432]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006942:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d013      	beq.n	8006974 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800694c:	f7fa fb3a 	bl	8000fc4 <HAL_GetTick>
 8006950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006952:	e008      	b.n	8006966 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006954:	f7fa fb36 	bl	8000fc4 <HAL_GetTick>
 8006958:	4602      	mov	r2, r0
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	1ad3      	subs	r3, r2, r3
 800695e:	2b64      	cmp	r3, #100	; 0x64
 8006960:	d901      	bls.n	8006966 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006962:	2303      	movs	r3, #3
 8006964:	e1ec      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006966:	4b61      	ldr	r3, [pc, #388]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800696e:	2b00      	cmp	r3, #0
 8006970:	d0f0      	beq.n	8006954 <HAL_RCC_OscConfig+0xe8>
 8006972:	e014      	b.n	800699e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006974:	f7fa fb26 	bl	8000fc4 <HAL_GetTick>
 8006978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800697a:	e008      	b.n	800698e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800697c:	f7fa fb22 	bl	8000fc4 <HAL_GetTick>
 8006980:	4602      	mov	r2, r0
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	1ad3      	subs	r3, r2, r3
 8006986:	2b64      	cmp	r3, #100	; 0x64
 8006988:	d901      	bls.n	800698e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800698a:	2303      	movs	r3, #3
 800698c:	e1d8      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800698e:	4b57      	ldr	r3, [pc, #348]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006996:	2b00      	cmp	r3, #0
 8006998:	d1f0      	bne.n	800697c <HAL_RCC_OscConfig+0x110>
 800699a:	e000      	b.n	800699e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800699c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0302 	and.w	r3, r3, #2
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d069      	beq.n	8006a7e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80069aa:	4b50      	ldr	r3, [pc, #320]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f003 030c 	and.w	r3, r3, #12
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d00b      	beq.n	80069ce <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80069b6:	4b4d      	ldr	r3, [pc, #308]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	f003 030c 	and.w	r3, r3, #12
 80069be:	2b08      	cmp	r3, #8
 80069c0:	d11c      	bne.n	80069fc <HAL_RCC_OscConfig+0x190>
 80069c2:	4b4a      	ldr	r3, [pc, #296]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d116      	bne.n	80069fc <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069ce:	4b47      	ldr	r3, [pc, #284]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f003 0302 	and.w	r3, r3, #2
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d005      	beq.n	80069e6 <HAL_RCC_OscConfig+0x17a>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	2b01      	cmp	r3, #1
 80069e0:	d001      	beq.n	80069e6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e1ac      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069e6:	4941      	ldr	r1, [pc, #260]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80069e8:	4b40      	ldr	r3, [pc, #256]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	691b      	ldr	r3, [r3, #16]
 80069f4:	00db      	lsls	r3, r3, #3
 80069f6:	4313      	orrs	r3, r2
 80069f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069fa:	e040      	b.n	8006a7e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d023      	beq.n	8006a4c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a04:	4a39      	ldr	r2, [pc, #228]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006a06:	4b39      	ldr	r3, [pc, #228]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f043 0301 	orr.w	r3, r3, #1
 8006a0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a10:	f7fa fad8 	bl	8000fc4 <HAL_GetTick>
 8006a14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a16:	e008      	b.n	8006a2a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a18:	f7fa fad4 	bl	8000fc4 <HAL_GetTick>
 8006a1c:	4602      	mov	r2, r0
 8006a1e:	693b      	ldr	r3, [r7, #16]
 8006a20:	1ad3      	subs	r3, r2, r3
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d901      	bls.n	8006a2a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006a26:	2303      	movs	r3, #3
 8006a28:	e18a      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a2a:	4b30      	ldr	r3, [pc, #192]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 0302 	and.w	r3, r3, #2
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d0f0      	beq.n	8006a18 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a36:	492d      	ldr	r1, [pc, #180]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006a38:	4b2c      	ldr	r3, [pc, #176]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	691b      	ldr	r3, [r3, #16]
 8006a44:	00db      	lsls	r3, r3, #3
 8006a46:	4313      	orrs	r3, r2
 8006a48:	600b      	str	r3, [r1, #0]
 8006a4a:	e018      	b.n	8006a7e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a4c:	4a27      	ldr	r2, [pc, #156]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006a4e:	4b27      	ldr	r3, [pc, #156]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f023 0301 	bic.w	r3, r3, #1
 8006a56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a58:	f7fa fab4 	bl	8000fc4 <HAL_GetTick>
 8006a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a5e:	e008      	b.n	8006a72 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a60:	f7fa fab0 	bl	8000fc4 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e166      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a72:	4b1e      	ldr	r3, [pc, #120]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f003 0302 	and.w	r3, r3, #2
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d1f0      	bne.n	8006a60 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f003 0308 	and.w	r3, r3, #8
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d038      	beq.n	8006afc <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	695b      	ldr	r3, [r3, #20]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d019      	beq.n	8006ac6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a92:	4a16      	ldr	r2, [pc, #88]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006a94:	4b15      	ldr	r3, [pc, #84]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006a96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a98:	f043 0301 	orr.w	r3, r3, #1
 8006a9c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a9e:	f7fa fa91 	bl	8000fc4 <HAL_GetTick>
 8006aa2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006aa4:	e008      	b.n	8006ab8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006aa6:	f7fa fa8d 	bl	8000fc4 <HAL_GetTick>
 8006aaa:	4602      	mov	r2, r0
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	1ad3      	subs	r3, r2, r3
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	d901      	bls.n	8006ab8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006ab4:	2303      	movs	r3, #3
 8006ab6:	e143      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ab8:	4b0c      	ldr	r3, [pc, #48]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006aba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006abc:	f003 0302 	and.w	r3, r3, #2
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d0f0      	beq.n	8006aa6 <HAL_RCC_OscConfig+0x23a>
 8006ac4:	e01a      	b.n	8006afc <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ac6:	4a09      	ldr	r2, [pc, #36]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006ac8:	4b08      	ldr	r3, [pc, #32]	; (8006aec <HAL_RCC_OscConfig+0x280>)
 8006aca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006acc:	f023 0301 	bic.w	r3, r3, #1
 8006ad0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ad2:	f7fa fa77 	bl	8000fc4 <HAL_GetTick>
 8006ad6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ad8:	e00a      	b.n	8006af0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006ada:	f7fa fa73 	bl	8000fc4 <HAL_GetTick>
 8006ade:	4602      	mov	r2, r0
 8006ae0:	693b      	ldr	r3, [r7, #16]
 8006ae2:	1ad3      	subs	r3, r2, r3
 8006ae4:	2b02      	cmp	r3, #2
 8006ae6:	d903      	bls.n	8006af0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006ae8:	2303      	movs	r3, #3
 8006aea:	e129      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
 8006aec:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006af0:	4b95      	ldr	r3, [pc, #596]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006af2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006af4:	f003 0302 	and.w	r3, r3, #2
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d1ee      	bne.n	8006ada <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0304 	and.w	r3, r3, #4
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f000 80a4 	beq.w	8006c52 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b0a:	4b8f      	ldr	r3, [pc, #572]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d10d      	bne.n	8006b32 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b16:	4a8c      	ldr	r2, [pc, #560]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006b18:	4b8b      	ldr	r3, [pc, #556]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b20:	6413      	str	r3, [r2, #64]	; 0x40
 8006b22:	4b89      	ldr	r3, [pc, #548]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b2a:	60fb      	str	r3, [r7, #12]
 8006b2c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006b2e:	2301      	movs	r3, #1
 8006b30:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b32:	4b86      	ldr	r3, [pc, #536]	; (8006d4c <HAL_RCC_OscConfig+0x4e0>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d118      	bne.n	8006b70 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006b3e:	4a83      	ldr	r2, [pc, #524]	; (8006d4c <HAL_RCC_OscConfig+0x4e0>)
 8006b40:	4b82      	ldr	r3, [pc, #520]	; (8006d4c <HAL_RCC_OscConfig+0x4e0>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b4a:	f7fa fa3b 	bl	8000fc4 <HAL_GetTick>
 8006b4e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b50:	e008      	b.n	8006b64 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006b52:	f7fa fa37 	bl	8000fc4 <HAL_GetTick>
 8006b56:	4602      	mov	r2, r0
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	2b64      	cmp	r3, #100	; 0x64
 8006b5e:	d901      	bls.n	8006b64 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	e0ed      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b64:	4b79      	ldr	r3, [pc, #484]	; (8006d4c <HAL_RCC_OscConfig+0x4e0>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d0f0      	beq.n	8006b52 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	2b01      	cmp	r3, #1
 8006b76:	d106      	bne.n	8006b86 <HAL_RCC_OscConfig+0x31a>
 8006b78:	4a73      	ldr	r2, [pc, #460]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006b7a:	4b73      	ldr	r3, [pc, #460]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006b7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b7e:	f043 0301 	orr.w	r3, r3, #1
 8006b82:	6713      	str	r3, [r2, #112]	; 0x70
 8006b84:	e02d      	b.n	8006be2 <HAL_RCC_OscConfig+0x376>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	689b      	ldr	r3, [r3, #8]
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d10c      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x33c>
 8006b8e:	4a6e      	ldr	r2, [pc, #440]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006b90:	4b6d      	ldr	r3, [pc, #436]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b94:	f023 0301 	bic.w	r3, r3, #1
 8006b98:	6713      	str	r3, [r2, #112]	; 0x70
 8006b9a:	4a6b      	ldr	r2, [pc, #428]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006b9c:	4b6a      	ldr	r3, [pc, #424]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ba0:	f023 0304 	bic.w	r3, r3, #4
 8006ba4:	6713      	str	r3, [r2, #112]	; 0x70
 8006ba6:	e01c      	b.n	8006be2 <HAL_RCC_OscConfig+0x376>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	2b05      	cmp	r3, #5
 8006bae:	d10c      	bne.n	8006bca <HAL_RCC_OscConfig+0x35e>
 8006bb0:	4a65      	ldr	r2, [pc, #404]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006bb2:	4b65      	ldr	r3, [pc, #404]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bb6:	f043 0304 	orr.w	r3, r3, #4
 8006bba:	6713      	str	r3, [r2, #112]	; 0x70
 8006bbc:	4a62      	ldr	r2, [pc, #392]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006bbe:	4b62      	ldr	r3, [pc, #392]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bc2:	f043 0301 	orr.w	r3, r3, #1
 8006bc6:	6713      	str	r3, [r2, #112]	; 0x70
 8006bc8:	e00b      	b.n	8006be2 <HAL_RCC_OscConfig+0x376>
 8006bca:	4a5f      	ldr	r2, [pc, #380]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006bcc:	4b5e      	ldr	r3, [pc, #376]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bd0:	f023 0301 	bic.w	r3, r3, #1
 8006bd4:	6713      	str	r3, [r2, #112]	; 0x70
 8006bd6:	4a5c      	ldr	r2, [pc, #368]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006bd8:	4b5b      	ldr	r3, [pc, #364]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bdc:	f023 0304 	bic.w	r3, r3, #4
 8006be0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d015      	beq.n	8006c16 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bea:	f7fa f9eb 	bl	8000fc4 <HAL_GetTick>
 8006bee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006bf0:	e00a      	b.n	8006c08 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006bf2:	f7fa f9e7 	bl	8000fc4 <HAL_GetTick>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	1ad3      	subs	r3, r2, r3
 8006bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d901      	bls.n	8006c08 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006c04:	2303      	movs	r3, #3
 8006c06:	e09b      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c08:	4b4f      	ldr	r3, [pc, #316]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006c0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c0c:	f003 0302 	and.w	r3, r3, #2
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d0ee      	beq.n	8006bf2 <HAL_RCC_OscConfig+0x386>
 8006c14:	e014      	b.n	8006c40 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c16:	f7fa f9d5 	bl	8000fc4 <HAL_GetTick>
 8006c1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c1c:	e00a      	b.n	8006c34 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c1e:	f7fa f9d1 	bl	8000fc4 <HAL_GetTick>
 8006c22:	4602      	mov	r2, r0
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	1ad3      	subs	r3, r2, r3
 8006c28:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d901      	bls.n	8006c34 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e085      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c34:	4b44      	ldr	r3, [pc, #272]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c38:	f003 0302 	and.w	r3, r3, #2
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1ee      	bne.n	8006c1e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c40:	7dfb      	ldrb	r3, [r7, #23]
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d105      	bne.n	8006c52 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c46:	4a40      	ldr	r2, [pc, #256]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006c48:	4b3f      	ldr	r3, [pc, #252]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c50:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	699b      	ldr	r3, [r3, #24]
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d071      	beq.n	8006d3e <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c5a:	4b3b      	ldr	r3, [pc, #236]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f003 030c 	and.w	r3, r3, #12
 8006c62:	2b08      	cmp	r3, #8
 8006c64:	d069      	beq.n	8006d3a <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	699b      	ldr	r3, [r3, #24]
 8006c6a:	2b02      	cmp	r3, #2
 8006c6c:	d14b      	bne.n	8006d06 <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c6e:	4a36      	ldr	r2, [pc, #216]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006c70:	4b35      	ldr	r3, [pc, #212]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c7a:	f7fa f9a3 	bl	8000fc4 <HAL_GetTick>
 8006c7e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c80:	e008      	b.n	8006c94 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c82:	f7fa f99f 	bl	8000fc4 <HAL_GetTick>
 8006c86:	4602      	mov	r2, r0
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	1ad3      	subs	r3, r2, r3
 8006c8c:	2b02      	cmp	r3, #2
 8006c8e:	d901      	bls.n	8006c94 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006c90:	2303      	movs	r3, #3
 8006c92:	e055      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c94:	4b2c      	ldr	r3, [pc, #176]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1f0      	bne.n	8006c82 <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ca0:	4929      	ldr	r1, [pc, #164]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	69da      	ldr	r2, [r3, #28]
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6a1b      	ldr	r3, [r3, #32]
 8006caa:	431a      	orrs	r2, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb0:	019b      	lsls	r3, r3, #6
 8006cb2:	431a      	orrs	r2, r3
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cb8:	085b      	lsrs	r3, r3, #1
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	041b      	lsls	r3, r3, #16
 8006cbe:	431a      	orrs	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc4:	061b      	lsls	r3, r3, #24
 8006cc6:	431a      	orrs	r2, r3
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ccc:	071b      	lsls	r3, r3, #28
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006cd2:	4a1d      	ldr	r2, [pc, #116]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006cd4:	4b1c      	ldr	r3, [pc, #112]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cdc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cde:	f7fa f971 	bl	8000fc4 <HAL_GetTick>
 8006ce2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ce4:	e008      	b.n	8006cf8 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ce6:	f7fa f96d 	bl	8000fc4 <HAL_GetTick>
 8006cea:	4602      	mov	r2, r0
 8006cec:	693b      	ldr	r3, [r7, #16]
 8006cee:	1ad3      	subs	r3, r2, r3
 8006cf0:	2b02      	cmp	r3, #2
 8006cf2:	d901      	bls.n	8006cf8 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8006cf4:	2303      	movs	r3, #3
 8006cf6:	e023      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cf8:	4b13      	ldr	r3, [pc, #76]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d0f0      	beq.n	8006ce6 <HAL_RCC_OscConfig+0x47a>
 8006d04:	e01b      	b.n	8006d3e <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d06:	4a10      	ldr	r2, [pc, #64]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006d08:	4b0f      	ldr	r3, [pc, #60]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d12:	f7fa f957 	bl	8000fc4 <HAL_GetTick>
 8006d16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d18:	e008      	b.n	8006d2c <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d1a:	f7fa f953 	bl	8000fc4 <HAL_GetTick>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	693b      	ldr	r3, [r7, #16]
 8006d22:	1ad3      	subs	r3, r2, r3
 8006d24:	2b02      	cmp	r3, #2
 8006d26:	d901      	bls.n	8006d2c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006d28:	2303      	movs	r3, #3
 8006d2a:	e009      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d2c:	4b06      	ldr	r3, [pc, #24]	; (8006d48 <HAL_RCC_OscConfig+0x4dc>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d1f0      	bne.n	8006d1a <HAL_RCC_OscConfig+0x4ae>
 8006d38:	e001      	b.n	8006d3e <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e000      	b.n	8006d40 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8006d3e:	2300      	movs	r3, #0
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3718      	adds	r7, #24
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}
 8006d48:	40023800 	.word	0x40023800
 8006d4c:	40007000 	.word	0x40007000

08006d50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b084      	sub	sp, #16
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
 8006d58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d101      	bne.n	8006d68 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	e0ce      	b.n	8006f06 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006d68:	4b69      	ldr	r3, [pc, #420]	; (8006f10 <HAL_RCC_ClockConfig+0x1c0>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f003 020f 	and.w	r2, r3, #15
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d210      	bcs.n	8006d98 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d76:	4966      	ldr	r1, [pc, #408]	; (8006f10 <HAL_RCC_ClockConfig+0x1c0>)
 8006d78:	4b65      	ldr	r3, [pc, #404]	; (8006f10 <HAL_RCC_ClockConfig+0x1c0>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f023 020f 	bic.w	r2, r3, #15
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d86:	4b62      	ldr	r3, [pc, #392]	; (8006f10 <HAL_RCC_ClockConfig+0x1c0>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 020f 	and.w	r2, r3, #15
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	429a      	cmp	r2, r3
 8006d92:	d001      	beq.n	8006d98 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	e0b6      	b.n	8006f06 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f003 0302 	and.w	r3, r3, #2
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d020      	beq.n	8006de6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 0304 	and.w	r3, r3, #4
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d005      	beq.n	8006dbc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006db0:	4a58      	ldr	r2, [pc, #352]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006db2:	4b58      	ldr	r3, [pc, #352]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006dba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	f003 0308 	and.w	r3, r3, #8
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d005      	beq.n	8006dd4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006dc8:	4a52      	ldr	r2, [pc, #328]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006dca:	4b52      	ldr	r3, [pc, #328]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006dcc:	689b      	ldr	r3, [r3, #8]
 8006dce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006dd2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006dd4:	494f      	ldr	r1, [pc, #316]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006dd6:	4b4f      	ldr	r3, [pc, #316]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006dd8:	689b      	ldr	r3, [r3, #8]
 8006dda:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 0301 	and.w	r3, r3, #1
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d040      	beq.n	8006e74 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d107      	bne.n	8006e0a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dfa:	4b46      	ldr	r3, [pc, #280]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d115      	bne.n	8006e32 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e06:	2301      	movs	r3, #1
 8006e08:	e07d      	b.n	8006f06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	2b02      	cmp	r3, #2
 8006e10:	d107      	bne.n	8006e22 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e12:	4b40      	ldr	r3, [pc, #256]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d109      	bne.n	8006e32 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e1e:	2301      	movs	r3, #1
 8006e20:	e071      	b.n	8006f06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e22:	4b3c      	ldr	r3, [pc, #240]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	f003 0302 	and.w	r3, r3, #2
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d101      	bne.n	8006e32 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	e069      	b.n	8006f06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006e32:	4938      	ldr	r1, [pc, #224]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006e34:	4b37      	ldr	r3, [pc, #220]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006e36:	689b      	ldr	r3, [r3, #8]
 8006e38:	f023 0203 	bic.w	r2, r3, #3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	4313      	orrs	r3, r2
 8006e42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e44:	f7fa f8be 	bl	8000fc4 <HAL_GetTick>
 8006e48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e4a:	e00a      	b.n	8006e62 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e4c:	f7fa f8ba 	bl	8000fc4 <HAL_GetTick>
 8006e50:	4602      	mov	r2, r0
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	1ad3      	subs	r3, r2, r3
 8006e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d901      	bls.n	8006e62 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006e5e:	2303      	movs	r3, #3
 8006e60:	e051      	b.n	8006f06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e62:	4b2c      	ldr	r3, [pc, #176]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	f003 020c 	and.w	r2, r3, #12
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	685b      	ldr	r3, [r3, #4]
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d1eb      	bne.n	8006e4c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006e74:	4b26      	ldr	r3, [pc, #152]	; (8006f10 <HAL_RCC_ClockConfig+0x1c0>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f003 020f 	and.w	r2, r3, #15
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d910      	bls.n	8006ea4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e82:	4923      	ldr	r1, [pc, #140]	; (8006f10 <HAL_RCC_ClockConfig+0x1c0>)
 8006e84:	4b22      	ldr	r3, [pc, #136]	; (8006f10 <HAL_RCC_ClockConfig+0x1c0>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f023 020f 	bic.w	r2, r3, #15
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e92:	4b1f      	ldr	r3, [pc, #124]	; (8006f10 <HAL_RCC_ClockConfig+0x1c0>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f003 020f 	and.w	r2, r3, #15
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	429a      	cmp	r2, r3
 8006e9e:	d001      	beq.n	8006ea4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	e030      	b.n	8006f06 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f003 0304 	and.w	r3, r3, #4
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d008      	beq.n	8006ec2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006eb0:	4918      	ldr	r1, [pc, #96]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006eb2:	4b18      	ldr	r3, [pc, #96]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006eb4:	689b      	ldr	r3, [r3, #8]
 8006eb6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	68db      	ldr	r3, [r3, #12]
 8006ebe:	4313      	orrs	r3, r2
 8006ec0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f003 0308 	and.w	r3, r3, #8
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d009      	beq.n	8006ee2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006ece:	4911      	ldr	r1, [pc, #68]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006ed0:	4b10      	ldr	r3, [pc, #64]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006ed2:	689b      	ldr	r3, [r3, #8]
 8006ed4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	691b      	ldr	r3, [r3, #16]
 8006edc:	00db      	lsls	r3, r3, #3
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006ee2:	f000 f81d 	bl	8006f20 <HAL_RCC_GetSysClockFreq>
 8006ee6:	4601      	mov	r1, r0
 8006ee8:	4b0a      	ldr	r3, [pc, #40]	; (8006f14 <HAL_RCC_ClockConfig+0x1c4>)
 8006eea:	689b      	ldr	r3, [r3, #8]
 8006eec:	091b      	lsrs	r3, r3, #4
 8006eee:	f003 030f 	and.w	r3, r3, #15
 8006ef2:	4a09      	ldr	r2, [pc, #36]	; (8006f18 <HAL_RCC_ClockConfig+0x1c8>)
 8006ef4:	5cd3      	ldrb	r3, [r2, r3]
 8006ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8006efa:	4a08      	ldr	r2, [pc, #32]	; (8006f1c <HAL_RCC_ClockConfig+0x1cc>)
 8006efc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006efe:	2000      	movs	r0, #0
 8006f00:	f7fa f81c 	bl	8000f3c <HAL_InitTick>

  return HAL_OK;
 8006f04:	2300      	movs	r3, #0
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3710      	adds	r7, #16
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	bd80      	pop	{r7, pc}
 8006f0e:	bf00      	nop
 8006f10:	40023c00 	.word	0x40023c00
 8006f14:	40023800 	.word	0x40023800
 8006f18:	08019540 	.word	0x08019540
 8006f1c:	20020128 	.word	0x20020128

08006f20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f24:	b087      	sub	sp, #28
 8006f26:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006f28:	2200      	movs	r2, #0
 8006f2a:	60fa      	str	r2, [r7, #12]
 8006f2c:	2200      	movs	r2, #0
 8006f2e:	617a      	str	r2, [r7, #20]
 8006f30:	2200      	movs	r2, #0
 8006f32:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0;
 8006f34:	2200      	movs	r2, #0
 8006f36:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006f38:	4a51      	ldr	r2, [pc, #324]	; (8007080 <HAL_RCC_GetSysClockFreq+0x160>)
 8006f3a:	6892      	ldr	r2, [r2, #8]
 8006f3c:	f002 020c 	and.w	r2, r2, #12
 8006f40:	2a04      	cmp	r2, #4
 8006f42:	d007      	beq.n	8006f54 <HAL_RCC_GetSysClockFreq+0x34>
 8006f44:	2a08      	cmp	r2, #8
 8006f46:	d008      	beq.n	8006f5a <HAL_RCC_GetSysClockFreq+0x3a>
 8006f48:	2a00      	cmp	r2, #0
 8006f4a:	f040 8090 	bne.w	800706e <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006f4e:	4b4d      	ldr	r3, [pc, #308]	; (8007084 <HAL_RCC_GetSysClockFreq+0x164>)
 8006f50:	613b      	str	r3, [r7, #16]
       break;
 8006f52:	e08f      	b.n	8007074 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006f54:	4b4c      	ldr	r3, [pc, #304]	; (8007088 <HAL_RCC_GetSysClockFreq+0x168>)
 8006f56:	613b      	str	r3, [r7, #16]
      break;
 8006f58:	e08c      	b.n	8007074 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f5a:	4a49      	ldr	r2, [pc, #292]	; (8007080 <HAL_RCC_GetSysClockFreq+0x160>)
 8006f5c:	6852      	ldr	r2, [r2, #4]
 8006f5e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8006f62:	60fa      	str	r2, [r7, #12]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006f64:	4a46      	ldr	r2, [pc, #280]	; (8007080 <HAL_RCC_GetSysClockFreq+0x160>)
 8006f66:	6852      	ldr	r2, [r2, #4]
 8006f68:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8006f6c:	2a00      	cmp	r2, #0
 8006f6e:	d023      	beq.n	8006fb8 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f70:	4b43      	ldr	r3, [pc, #268]	; (8007080 <HAL_RCC_GetSysClockFreq+0x160>)
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	099b      	lsrs	r3, r3, #6
 8006f76:	f04f 0400 	mov.w	r4, #0
 8006f7a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006f7e:	f04f 0200 	mov.w	r2, #0
 8006f82:	ea03 0301 	and.w	r3, r3, r1
 8006f86:	ea04 0402 	and.w	r4, r4, r2
 8006f8a:	4a3f      	ldr	r2, [pc, #252]	; (8007088 <HAL_RCC_GetSysClockFreq+0x168>)
 8006f8c:	fb02 f104 	mul.w	r1, r2, r4
 8006f90:	2200      	movs	r2, #0
 8006f92:	fb02 f203 	mul.w	r2, r2, r3
 8006f96:	440a      	add	r2, r1
 8006f98:	493b      	ldr	r1, [pc, #236]	; (8007088 <HAL_RCC_GetSysClockFreq+0x168>)
 8006f9a:	fba3 0101 	umull	r0, r1, r3, r1
 8006f9e:	1853      	adds	r3, r2, r1
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	f04f 0400 	mov.w	r4, #0
 8006fa8:	461a      	mov	r2, r3
 8006faa:	4623      	mov	r3, r4
 8006fac:	f7f9 fe30 	bl	8000c10 <__aeabi_uldivmod>
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	460c      	mov	r4, r1
 8006fb4:	617b      	str	r3, [r7, #20]
 8006fb6:	e04c      	b.n	8007052 <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fb8:	4a31      	ldr	r2, [pc, #196]	; (8007080 <HAL_RCC_GetSysClockFreq+0x160>)
 8006fba:	6852      	ldr	r2, [r2, #4]
 8006fbc:	0992      	lsrs	r2, r2, #6
 8006fbe:	4611      	mov	r1, r2
 8006fc0:	f04f 0200 	mov.w	r2, #0
 8006fc4:	f240 15ff 	movw	r5, #511	; 0x1ff
 8006fc8:	f04f 0600 	mov.w	r6, #0
 8006fcc:	ea05 0501 	and.w	r5, r5, r1
 8006fd0:	ea06 0602 	and.w	r6, r6, r2
 8006fd4:	4629      	mov	r1, r5
 8006fd6:	4632      	mov	r2, r6
 8006fd8:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8006fdc:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8006fe0:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8006fe4:	4651      	mov	r1, sl
 8006fe6:	465a      	mov	r2, fp
 8006fe8:	46aa      	mov	sl, r5
 8006fea:	46b3      	mov	fp, r6
 8006fec:	4655      	mov	r5, sl
 8006fee:	465e      	mov	r6, fp
 8006ff0:	1b4d      	subs	r5, r1, r5
 8006ff2:	eb62 0606 	sbc.w	r6, r2, r6
 8006ff6:	4629      	mov	r1, r5
 8006ff8:	4632      	mov	r2, r6
 8006ffa:	0194      	lsls	r4, r2, #6
 8006ffc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007000:	018b      	lsls	r3, r1, #6
 8007002:	1a5b      	subs	r3, r3, r1
 8007004:	eb64 0402 	sbc.w	r4, r4, r2
 8007008:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 800700c:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8007010:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8007014:	4643      	mov	r3, r8
 8007016:	464c      	mov	r4, r9
 8007018:	4655      	mov	r5, sl
 800701a:	465e      	mov	r6, fp
 800701c:	18ed      	adds	r5, r5, r3
 800701e:	eb46 0604 	adc.w	r6, r6, r4
 8007022:	462b      	mov	r3, r5
 8007024:	4634      	mov	r4, r6
 8007026:	02a2      	lsls	r2, r4, #10
 8007028:	607a      	str	r2, [r7, #4]
 800702a:	687a      	ldr	r2, [r7, #4]
 800702c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007030:	607a      	str	r2, [r7, #4]
 8007032:	029b      	lsls	r3, r3, #10
 8007034:	603b      	str	r3, [r7, #0]
 8007036:	e897 0018 	ldmia.w	r7, {r3, r4}
 800703a:	4618      	mov	r0, r3
 800703c:	4621      	mov	r1, r4
 800703e:	68fb      	ldr	r3, [r7, #12]
 8007040:	f04f 0400 	mov.w	r4, #0
 8007044:	461a      	mov	r2, r3
 8007046:	4623      	mov	r3, r4
 8007048:	f7f9 fde2 	bl	8000c10 <__aeabi_uldivmod>
 800704c:	4603      	mov	r3, r0
 800704e:	460c      	mov	r4, r1
 8007050:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8007052:	4b0b      	ldr	r3, [pc, #44]	; (8007080 <HAL_RCC_GetSysClockFreq+0x160>)
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	0c1b      	lsrs	r3, r3, #16
 8007058:	f003 0303 	and.w	r3, r3, #3
 800705c:	3301      	adds	r3, #1
 800705e:	005b      	lsls	r3, r3, #1
 8007060:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8007062:	697a      	ldr	r2, [r7, #20]
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	fbb2 f3f3 	udiv	r3, r2, r3
 800706a:	613b      	str	r3, [r7, #16]
      break;
 800706c:	e002      	b.n	8007074 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800706e:	4b05      	ldr	r3, [pc, #20]	; (8007084 <HAL_RCC_GetSysClockFreq+0x164>)
 8007070:	613b      	str	r3, [r7, #16]
      break;
 8007072:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007074:	693b      	ldr	r3, [r7, #16]
}
 8007076:	4618      	mov	r0, r3
 8007078:	371c      	adds	r7, #28
 800707a:	46bd      	mov	sp, r7
 800707c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007080:	40023800 	.word	0x40023800
 8007084:	00f42400 	.word	0x00f42400
 8007088:	017d7840 	.word	0x017d7840

0800708c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800708c:	b480      	push	{r7}
 800708e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007090:	4b03      	ldr	r3, [pc, #12]	; (80070a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8007092:	681b      	ldr	r3, [r3, #0]
}
 8007094:	4618      	mov	r0, r3
 8007096:	46bd      	mov	sp, r7
 8007098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop
 80070a0:	20020128 	.word	0x20020128

080070a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80070a8:	f7ff fff0 	bl	800708c <HAL_RCC_GetHCLKFreq>
 80070ac:	4601      	mov	r1, r0
 80070ae:	4b05      	ldr	r3, [pc, #20]	; (80070c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	0a9b      	lsrs	r3, r3, #10
 80070b4:	f003 0307 	and.w	r3, r3, #7
 80070b8:	4a03      	ldr	r2, [pc, #12]	; (80070c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80070ba:	5cd3      	ldrb	r3, [r2, r3]
 80070bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	bd80      	pop	{r7, pc}
 80070c4:	40023800 	.word	0x40023800
 80070c8:	08019550 	.word	0x08019550

080070cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80070d0:	f7ff ffdc 	bl	800708c <HAL_RCC_GetHCLKFreq>
 80070d4:	4601      	mov	r1, r0
 80070d6:	4b05      	ldr	r3, [pc, #20]	; (80070ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	0b5b      	lsrs	r3, r3, #13
 80070dc:	f003 0307 	and.w	r3, r3, #7
 80070e0:	4a03      	ldr	r2, [pc, #12]	; (80070f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80070e2:	5cd3      	ldrb	r3, [r2, r3]
 80070e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	bd80      	pop	{r7, pc}
 80070ec:	40023800 	.word	0x40023800
 80070f0:	08019550 	.word	0x08019550

080070f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b088      	sub	sp, #32
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80070fc:	2300      	movs	r3, #0
 80070fe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8007100:	2300      	movs	r3, #0
 8007102:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007104:	2300      	movs	r3, #0
 8007106:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007108:	2300      	movs	r3, #0
 800710a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800710c:	2300      	movs	r3, #0
 800710e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 0301 	and.w	r3, r3, #1
 8007118:	2b00      	cmp	r3, #0
 800711a:	d012      	beq.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800711c:	4a69      	ldr	r2, [pc, #420]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800711e:	4b69      	ldr	r3, [pc, #420]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8007126:	6093      	str	r3, [r2, #8]
 8007128:	4966      	ldr	r1, [pc, #408]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800712a:	4b66      	ldr	r3, [pc, #408]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800712c:	689a      	ldr	r2, [r3, #8]
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007132:	4313      	orrs	r3, r2
 8007134:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800713a:	2b00      	cmp	r3, #0
 800713c:	d101      	bne.n	8007142 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800713e:	2301      	movs	r3, #1
 8007140:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800714a:	2b00      	cmp	r3, #0
 800714c:	d017      	beq.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800714e:	495d      	ldr	r1, [pc, #372]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007150:	4b5c      	ldr	r3, [pc, #368]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007152:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007156:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800715e:	4313      	orrs	r3, r2
 8007160:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007168:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800716c:	d101      	bne.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800716e:	2301      	movs	r3, #1
 8007170:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007176:	2b00      	cmp	r3, #0
 8007178:	d101      	bne.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800717a:	2301      	movs	r3, #1
 800717c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007186:	2b00      	cmp	r3, #0
 8007188:	d017      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800718a:	494e      	ldr	r1, [pc, #312]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800718c:	4b4d      	ldr	r3, [pc, #308]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800718e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007192:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800719a:	4313      	orrs	r3, r2
 800719c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80071a8:	d101      	bne.n	80071ae <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80071aa:	2301      	movs	r3, #1
 80071ac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d101      	bne.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80071b6:	2301      	movs	r3, #1
 80071b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d001      	beq.n	80071ca <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80071c6:	2301      	movs	r3, #1
 80071c8:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0320 	and.w	r3, r3, #32
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	f000 808b 	beq.w	80072ee <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80071d8:	4a3a      	ldr	r2, [pc, #232]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071da:	4b3a      	ldr	r3, [pc, #232]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071e2:	6413      	str	r3, [r2, #64]	; 0x40
 80071e4:	4b37      	ldr	r3, [pc, #220]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80071e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071ec:	60bb      	str	r3, [r7, #8]
 80071ee:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80071f0:	4a35      	ldr	r2, [pc, #212]	; (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80071f2:	4b35      	ldr	r3, [pc, #212]	; (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80071fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80071fc:	f7f9 fee2 	bl	8000fc4 <HAL_GetTick>
 8007200:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007202:	e008      	b.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007204:	f7f9 fede 	bl	8000fc4 <HAL_GetTick>
 8007208:	4602      	mov	r2, r0
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	1ad3      	subs	r3, r2, r3
 800720e:	2b64      	cmp	r3, #100	; 0x64
 8007210:	d901      	bls.n	8007216 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8007212:	2303      	movs	r3, #3
 8007214:	e38d      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007216:	4b2c      	ldr	r3, [pc, #176]	; (80072c8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800721e:	2b00      	cmp	r3, #0
 8007220:	d0f0      	beq.n	8007204 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007222:	4b28      	ldr	r3, [pc, #160]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007224:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007226:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800722a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d035      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007236:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	429a      	cmp	r2, r3
 800723e:	d02e      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007240:	4b20      	ldr	r3, [pc, #128]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007242:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007244:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007248:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800724a:	4a1e      	ldr	r2, [pc, #120]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800724c:	4b1d      	ldr	r3, [pc, #116]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800724e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007250:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007254:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007256:	4a1b      	ldr	r2, [pc, #108]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007258:	4b1a      	ldr	r3, [pc, #104]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800725a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800725c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007260:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007262:	4a18      	ldr	r2, [pc, #96]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007264:	693b      	ldr	r3, [r7, #16]
 8007266:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007268:	4b16      	ldr	r3, [pc, #88]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800726a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800726c:	f003 0301 	and.w	r3, r3, #1
 8007270:	2b00      	cmp	r3, #0
 8007272:	d014      	beq.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007274:	f7f9 fea6 	bl	8000fc4 <HAL_GetTick>
 8007278:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800727a:	e00a      	b.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800727c:	f7f9 fea2 	bl	8000fc4 <HAL_GetTick>
 8007280:	4602      	mov	r2, r0
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	1ad3      	subs	r3, r2, r3
 8007286:	f241 3288 	movw	r2, #5000	; 0x1388
 800728a:	4293      	cmp	r3, r2
 800728c:	d901      	bls.n	8007292 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800728e:	2303      	movs	r3, #3
 8007290:	e34f      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007292:	4b0c      	ldr	r3, [pc, #48]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007296:	f003 0302 	and.w	r3, r3, #2
 800729a:	2b00      	cmp	r3, #0
 800729c:	d0ee      	beq.n	800727c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072a6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072aa:	d111      	bne.n	80072d0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80072ac:	4805      	ldr	r0, [pc, #20]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072ae:	4b05      	ldr	r3, [pc, #20]	; (80072c4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072b0:	689b      	ldr	r3, [r3, #8]
 80072b2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80072ba:	4b04      	ldr	r3, [pc, #16]	; (80072cc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80072bc:	400b      	ands	r3, r1
 80072be:	4313      	orrs	r3, r2
 80072c0:	6083      	str	r3, [r0, #8]
 80072c2:	e00b      	b.n	80072dc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80072c4:	40023800 	.word	0x40023800
 80072c8:	40007000 	.word	0x40007000
 80072cc:	0ffffcff 	.word	0x0ffffcff
 80072d0:	4ab2      	ldr	r2, [pc, #712]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80072d2:	4bb2      	ldr	r3, [pc, #712]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80072d4:	689b      	ldr	r3, [r3, #8]
 80072d6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80072da:	6093      	str	r3, [r2, #8]
 80072dc:	49af      	ldr	r1, [pc, #700]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80072de:	4baf      	ldr	r3, [pc, #700]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80072e0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80072ea:	4313      	orrs	r3, r2
 80072ec:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 0310 	and.w	r3, r3, #16
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d010      	beq.n	800731c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80072fa:	4aa8      	ldr	r2, [pc, #672]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80072fc:	4ba7      	ldr	r3, [pc, #668]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80072fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007302:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007306:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800730a:	49a4      	ldr	r1, [pc, #656]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800730c:	4ba3      	ldr	r3, [pc, #652]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800730e:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007316:	4313      	orrs	r3, r2
 8007318:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007324:	2b00      	cmp	r3, #0
 8007326:	d00a      	beq.n	800733e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007328:	499c      	ldr	r1, [pc, #624]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800732a:	4b9c      	ldr	r3, [pc, #624]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800732c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007330:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007338:	4313      	orrs	r3, r2
 800733a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d00a      	beq.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800734a:	4994      	ldr	r1, [pc, #592]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800734c:	4b93      	ldr	r3, [pc, #588]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800734e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007352:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800735a:	4313      	orrs	r3, r2
 800735c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007368:	2b00      	cmp	r3, #0
 800736a:	d00a      	beq.n	8007382 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800736c:	498b      	ldr	r1, [pc, #556]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800736e:	4b8b      	ldr	r3, [pc, #556]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007370:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007374:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800737c:	4313      	orrs	r3, r2
 800737e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800738a:	2b00      	cmp	r3, #0
 800738c:	d00a      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800738e:	4983      	ldr	r1, [pc, #524]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007390:	4b82      	ldr	r3, [pc, #520]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007392:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007396:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800739e:	4313      	orrs	r3, r2
 80073a0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00a      	beq.n	80073c6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073b0:	497a      	ldr	r1, [pc, #488]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80073b2:	4b7a      	ldr	r3, [pc, #488]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80073b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073b8:	f023 0203 	bic.w	r2, r3, #3
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073c0:	4313      	orrs	r3, r2
 80073c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d00a      	beq.n	80073e8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073d2:	4972      	ldr	r1, [pc, #456]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80073d4:	4b71      	ldr	r3, [pc, #452]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80073d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073da:	f023 020c 	bic.w	r2, r3, #12
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073e2:	4313      	orrs	r3, r2
 80073e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d00a      	beq.n	800740a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80073f4:	4969      	ldr	r1, [pc, #420]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80073f6:	4b69      	ldr	r3, [pc, #420]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80073f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073fc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007404:	4313      	orrs	r3, r2
 8007406:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007412:	2b00      	cmp	r3, #0
 8007414:	d00a      	beq.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007416:	4961      	ldr	r1, [pc, #388]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007418:	4b60      	ldr	r3, [pc, #384]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800741a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800741e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007426:	4313      	orrs	r3, r2
 8007428:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007434:	2b00      	cmp	r3, #0
 8007436:	d00a      	beq.n	800744e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007438:	4958      	ldr	r1, [pc, #352]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800743a:	4b58      	ldr	r3, [pc, #352]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800743c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007440:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007448:	4313      	orrs	r3, r2
 800744a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007456:	2b00      	cmp	r3, #0
 8007458:	d00a      	beq.n	8007470 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800745a:	4950      	ldr	r1, [pc, #320]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800745c:	4b4f      	ldr	r3, [pc, #316]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800745e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007462:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800746a:	4313      	orrs	r3, r2
 800746c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007478:	2b00      	cmp	r3, #0
 800747a:	d00a      	beq.n	8007492 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800747c:	4947      	ldr	r1, [pc, #284]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800747e:	4b47      	ldr	r3, [pc, #284]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007480:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007484:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800748c:	4313      	orrs	r3, r2
 800748e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800749a:	2b00      	cmp	r3, #0
 800749c:	d00a      	beq.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800749e:	493f      	ldr	r1, [pc, #252]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80074a0:	4b3e      	ldr	r3, [pc, #248]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80074a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074a6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80074ae:	4313      	orrs	r3, r2
 80074b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d00a      	beq.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80074c0:	4936      	ldr	r1, [pc, #216]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80074c2:	4b36      	ldr	r3, [pc, #216]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80074c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074c8:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80074d0:	4313      	orrs	r3, r2
 80074d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d011      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80074e2:	492e      	ldr	r1, [pc, #184]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80074e4:	4b2d      	ldr	r3, [pc, #180]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 80074e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074ea:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074f2:	4313      	orrs	r3, r2
 80074f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80074fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007500:	d101      	bne.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8007502:	2301      	movs	r3, #1
 8007504:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0308 	and.w	r3, r3, #8
 800750e:	2b00      	cmp	r3, #0
 8007510:	d001      	beq.n	8007516 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8007512:	2301      	movs	r3, #1
 8007514:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800751e:	2b00      	cmp	r3, #0
 8007520:	d00a      	beq.n	8007538 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007522:	491e      	ldr	r1, [pc, #120]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007524:	4b1d      	ldr	r3, [pc, #116]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800752a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007532:	4313      	orrs	r3, r2
 8007534:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007540:	2b00      	cmp	r3, #0
 8007542:	d00b      	beq.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007544:	4915      	ldr	r1, [pc, #84]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007546:	4b15      	ldr	r3, [pc, #84]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007548:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800754c:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007556:	4313      	orrs	r3, r2
 8007558:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00b      	beq.n	8007580 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8007568:	490c      	ldr	r1, [pc, #48]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800756a:	4b0c      	ldr	r3, [pc, #48]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800756c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007570:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800757a:	4313      	orrs	r3, r2
 800757c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007588:	2b00      	cmp	r3, #0
 800758a:	d00e      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x4b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800758c:	4903      	ldr	r1, [pc, #12]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 800758e:	4b03      	ldr	r3, [pc, #12]	; (800759c <HAL_RCCEx_PeriphCLKConfig+0x4a8>)
 8007590:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007594:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	e001      	b.n	80075a0 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 800759c:	40023800 	.word	0x40023800
 80075a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075a4:	4313      	orrs	r3, r2
 80075a6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d00b      	beq.n	80075ce <HAL_RCCEx_PeriphCLKConfig+0x4da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80075b6:	4981      	ldr	r1, [pc, #516]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80075b8:	4b80      	ldr	r3, [pc, #512]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80075ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80075be:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80075c8:	4313      	orrs	r3, r2
 80075ca:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80075ce:	69fb      	ldr	r3, [r7, #28]
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d005      	beq.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80075dc:	f040 80d6 	bne.w	800778c <HAL_RCCEx_PeriphCLKConfig+0x698>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80075e0:	4a76      	ldr	r2, [pc, #472]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80075e2:	4b76      	ldr	r3, [pc, #472]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80075ea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075ec:	f7f9 fcea 	bl	8000fc4 <HAL_GetTick>
 80075f0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80075f2:	e008      	b.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x512>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80075f4:	f7f9 fce6 	bl	8000fc4 <HAL_GetTick>
 80075f8:	4602      	mov	r2, r0
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	1ad3      	subs	r3, r2, r3
 80075fe:	2b64      	cmp	r3, #100	; 0x64
 8007600:	d901      	bls.n	8007606 <HAL_RCCEx_PeriphCLKConfig+0x512>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007602:	2303      	movs	r3, #3
 8007604:	e195      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007606:	4b6d      	ldr	r3, [pc, #436]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1f0      	bne.n	80075f4 <HAL_RCCEx_PeriphCLKConfig+0x500>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 0301 	and.w	r3, r3, #1
 800761a:	2b00      	cmp	r3, #0
 800761c:	d021      	beq.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x56e>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007622:	2b00      	cmp	r3, #0
 8007624:	d11d      	bne.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x56e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007626:	4b65      	ldr	r3, [pc, #404]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800762c:	0c1b      	lsrs	r3, r3, #16
 800762e:	f003 0303 	and.w	r3, r3, #3
 8007632:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007634:	4b61      	ldr	r3, [pc, #388]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007636:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800763a:	0e1b      	lsrs	r3, r3, #24
 800763c:	f003 030f 	and.w	r3, r3, #15
 8007640:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007642:	495e      	ldr	r1, [pc, #376]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	685b      	ldr	r3, [r3, #4]
 8007648:	019a      	lsls	r2, r3, #6
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	041b      	lsls	r3, r3, #16
 800764e:	431a      	orrs	r2, r3
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	061b      	lsls	r3, r3, #24
 8007654:	431a      	orrs	r2, r3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	689b      	ldr	r3, [r3, #8]
 800765a:	071b      	lsls	r3, r3, #28
 800765c:	4313      	orrs	r3, r2
 800765e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800766a:	2b00      	cmp	r3, #0
 800766c:	d004      	beq.n	8007678 <HAL_RCCEx_PeriphCLKConfig+0x584>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007672:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007676:	d00a      	beq.n	800768e <HAL_RCCEx_PeriphCLKConfig+0x59a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007680:	2b00      	cmp	r3, #0
 8007682:	d02e      	beq.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007688:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800768c:	d129      	bne.n	80076e2 <HAL_RCCEx_PeriphCLKConfig+0x5ee>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800768e:	4b4b      	ldr	r3, [pc, #300]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007690:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007694:	0c1b      	lsrs	r3, r3, #16
 8007696:	f003 0303 	and.w	r3, r3, #3
 800769a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800769c:	4b47      	ldr	r3, [pc, #284]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800769e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076a2:	0f1b      	lsrs	r3, r3, #28
 80076a4:	f003 0307 	and.w	r3, r3, #7
 80076a8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80076aa:	4944      	ldr	r1, [pc, #272]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	685b      	ldr	r3, [r3, #4]
 80076b0:	019a      	lsls	r2, r3, #6
 80076b2:	693b      	ldr	r3, [r7, #16]
 80076b4:	041b      	lsls	r3, r3, #16
 80076b6:	431a      	orrs	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	061b      	lsls	r3, r3, #24
 80076be:	431a      	orrs	r2, r3
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	071b      	lsls	r3, r3, #28
 80076c4:	4313      	orrs	r3, r2
 80076c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80076ca:	493c      	ldr	r1, [pc, #240]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80076cc:	4b3b      	ldr	r3, [pc, #236]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80076ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80076d2:	f023 021f 	bic.w	r2, r3, #31
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076da:	3b01      	subs	r3, #1
 80076dc:	4313      	orrs	r3, r2
 80076de:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d01d      	beq.n	800772a <HAL_RCCEx_PeriphCLKConfig+0x636>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80076ee:	4b33      	ldr	r3, [pc, #204]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80076f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076f4:	0e1b      	lsrs	r3, r3, #24
 80076f6:	f003 030f 	and.w	r3, r3, #15
 80076fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80076fc:	4b2f      	ldr	r3, [pc, #188]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80076fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007702:	0f1b      	lsrs	r3, r3, #28
 8007704:	f003 0307 	and.w	r3, r3, #7
 8007708:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800770a:	492c      	ldr	r1, [pc, #176]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	019a      	lsls	r2, r3, #6
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	691b      	ldr	r3, [r3, #16]
 8007716:	041b      	lsls	r3, r3, #16
 8007718:	431a      	orrs	r2, r3
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	061b      	lsls	r3, r3, #24
 800771e:	431a      	orrs	r2, r3
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	071b      	lsls	r3, r3, #28
 8007724:	4313      	orrs	r3, r2
 8007726:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007732:	2b00      	cmp	r3, #0
 8007734:	d011      	beq.n	800775a <HAL_RCCEx_PeriphCLKConfig+0x666>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007736:	4921      	ldr	r1, [pc, #132]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	019a      	lsls	r2, r3, #6
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	691b      	ldr	r3, [r3, #16]
 8007742:	041b      	lsls	r3, r3, #16
 8007744:	431a      	orrs	r2, r3
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	68db      	ldr	r3, [r3, #12]
 800774a:	061b      	lsls	r3, r3, #24
 800774c:	431a      	orrs	r2, r3
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	689b      	ldr	r3, [r3, #8]
 8007752:	071b      	lsls	r3, r3, #28
 8007754:	4313      	orrs	r3, r2
 8007756:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800775a:	4a18      	ldr	r2, [pc, #96]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800775c:	4b17      	ldr	r3, [pc, #92]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007764:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007766:	f7f9 fc2d 	bl	8000fc4 <HAL_GetTick>
 800776a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800776c:	e008      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800776e:	f7f9 fc29 	bl	8000fc4 <HAL_GetTick>
 8007772:	4602      	mov	r2, r0
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	1ad3      	subs	r3, r2, r3
 8007778:	2b64      	cmp	r3, #100	; 0x64
 800777a:	d901      	bls.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x68c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e0d8      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007780:	4b0e      	ldr	r3, [pc, #56]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007788:	2b00      	cmp	r3, #0
 800778a:	d0f0      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x67a>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800778c:	69bb      	ldr	r3, [r7, #24]
 800778e:	2b01      	cmp	r3, #1
 8007790:	f040 80ce 	bne.w	8007930 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007794:	4a09      	ldr	r2, [pc, #36]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007796:	4b09      	ldr	r3, [pc, #36]	; (80077bc <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800779e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077a0:	f7f9 fc10 	bl	8000fc4 <HAL_GetTick>
 80077a4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80077a6:	e00b      	b.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80077a8:	f7f9 fc0c 	bl	8000fc4 <HAL_GetTick>
 80077ac:	4602      	mov	r2, r0
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	1ad3      	subs	r3, r2, r3
 80077b2:	2b64      	cmp	r3, #100	; 0x64
 80077b4:	d904      	bls.n	80077c0 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80077b6:	2303      	movs	r3, #3
 80077b8:	e0bb      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x83e>
 80077ba:	bf00      	nop
 80077bc:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80077c0:	4b5e      	ldr	r3, [pc, #376]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80077c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80077cc:	d0ec      	beq.n	80077a8 <HAL_RCCEx_PeriphCLKConfig+0x6b4>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d003      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d009      	beq.n	80077f6 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d02e      	beq.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d12a      	bne.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80077f6:	4b51      	ldr	r3, [pc, #324]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80077f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077fc:	0c1b      	lsrs	r3, r3, #16
 80077fe:	f003 0303 	and.w	r3, r3, #3
 8007802:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007804:	4b4d      	ldr	r3, [pc, #308]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007806:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800780a:	0f1b      	lsrs	r3, r3, #28
 800780c:	f003 0307 	and.w	r3, r3, #7
 8007810:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007812:	494a      	ldr	r1, [pc, #296]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	695b      	ldr	r3, [r3, #20]
 8007818:	019a      	lsls	r2, r3, #6
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	041b      	lsls	r3, r3, #16
 800781e:	431a      	orrs	r2, r3
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	699b      	ldr	r3, [r3, #24]
 8007824:	061b      	lsls	r3, r3, #24
 8007826:	431a      	orrs	r2, r3
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	071b      	lsls	r3, r3, #28
 800782c:	4313      	orrs	r3, r2
 800782e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007832:	4942      	ldr	r1, [pc, #264]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007834:	4b41      	ldr	r3, [pc, #260]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007836:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800783a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007842:	3b01      	subs	r3, #1
 8007844:	021b      	lsls	r3, r3, #8
 8007846:	4313      	orrs	r3, r2
 8007848:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007854:	2b00      	cmp	r3, #0
 8007856:	d022      	beq.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800785c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007860:	d11d      	bne.n	800789e <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007862:	4b36      	ldr	r3, [pc, #216]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007864:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007868:	0e1b      	lsrs	r3, r3, #24
 800786a:	f003 030f 	and.w	r3, r3, #15
 800786e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007870:	4b32      	ldr	r3, [pc, #200]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007876:	0f1b      	lsrs	r3, r3, #28
 8007878:	f003 0307 	and.w	r3, r3, #7
 800787c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800787e:	492f      	ldr	r1, [pc, #188]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	695b      	ldr	r3, [r3, #20]
 8007884:	019a      	lsls	r2, r3, #6
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6a1b      	ldr	r3, [r3, #32]
 800788a:	041b      	lsls	r3, r3, #16
 800788c:	431a      	orrs	r2, r3
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	061b      	lsls	r3, r3, #24
 8007892:	431a      	orrs	r2, r3
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	071b      	lsls	r3, r3, #28
 8007898:	4313      	orrs	r3, r2
 800789a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f003 0308 	and.w	r3, r3, #8
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d028      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80078aa:	4b24      	ldr	r3, [pc, #144]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80078ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078b0:	0e1b      	lsrs	r3, r3, #24
 80078b2:	f003 030f 	and.w	r3, r3, #15
 80078b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80078b8:	4b20      	ldr	r3, [pc, #128]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80078ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078be:	0c1b      	lsrs	r3, r3, #16
 80078c0:	f003 0303 	and.w	r3, r3, #3
 80078c4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80078c6:	491d      	ldr	r1, [pc, #116]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	695b      	ldr	r3, [r3, #20]
 80078cc:	019a      	lsls	r2, r3, #6
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	041b      	lsls	r3, r3, #16
 80078d2:	431a      	orrs	r2, r3
 80078d4:	693b      	ldr	r3, [r7, #16]
 80078d6:	061b      	lsls	r3, r3, #24
 80078d8:	431a      	orrs	r2, r3
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	69db      	ldr	r3, [r3, #28]
 80078de:	071b      	lsls	r3, r3, #28
 80078e0:	4313      	orrs	r3, r2
 80078e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80078e6:	4915      	ldr	r1, [pc, #84]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80078e8:	4b14      	ldr	r3, [pc, #80]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80078ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f6:	4313      	orrs	r3, r2
 80078f8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80078fc:	4a0f      	ldr	r2, [pc, #60]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80078fe:	4b0f      	ldr	r3, [pc, #60]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007906:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007908:	f7f9 fb5c 	bl	8000fc4 <HAL_GetTick>
 800790c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800790e:	e008      	b.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007910:	f7f9 fb58 	bl	8000fc4 <HAL_GetTick>
 8007914:	4602      	mov	r2, r0
 8007916:	697b      	ldr	r3, [r7, #20]
 8007918:	1ad3      	subs	r3, r2, r3
 800791a:	2b64      	cmp	r3, #100	; 0x64
 800791c:	d901      	bls.n	8007922 <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800791e:	2303      	movs	r3, #3
 8007920:	e007      	b.n	8007932 <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007922:	4b06      	ldr	r3, [pc, #24]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800792a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800792e:	d1ef      	bne.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8007930:	2300      	movs	r3, #0
}
 8007932:	4618      	mov	r0, r3
 8007934:	3720      	adds	r7, #32
 8007936:	46bd      	mov	sp, r7
 8007938:	bd80      	pop	{r7, pc}
 800793a:	bf00      	nop
 800793c:	40023800 	.word	0x40023800

08007940 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007940:	b580      	push	{r7, lr}
 8007942:	b084      	sub	sp, #16
 8007944:	af00      	add	r7, sp, #0
 8007946:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d101      	bne.n	8007952 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e082      	b.n	8007a58 <HAL_SPI_Init+0x118>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	2200      	movs	r2, #0
 8007956:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800795e:	b2db      	uxtb	r3, r3
 8007960:	2b00      	cmp	r3, #0
 8007962:	d106      	bne.n	8007972 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2200      	movs	r2, #0
 8007968:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f006 fe87 	bl	800e680 <HAL_SPI_MspInit>
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2202      	movs	r2, #2
 8007976:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	687a      	ldr	r2, [r7, #4]
 8007980:	6812      	ldr	r2, [r2, #0]
 8007982:	6812      	ldr	r2, [r2, #0]
 8007984:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007988:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	68db      	ldr	r3, [r3, #12]
 800798e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007992:	d902      	bls.n	800799a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007994:	2300      	movs	r3, #0
 8007996:	60fb      	str	r3, [r7, #12]
 8007998:	e002      	b.n	80079a0 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800799a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800799e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	68db      	ldr	r3, [r3, #12]
 80079a4:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80079a8:	d007      	beq.n	80079ba <HAL_SPI_Init+0x7a>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	68db      	ldr	r3, [r3, #12]
 80079ae:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80079b2:	d002      	beq.n	80079ba <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d10b      	bne.n	80079da <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	68db      	ldr	r3, [r3, #12]
 80079c6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80079ca:	d903      	bls.n	80079d4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2202      	movs	r2, #2
 80079d0:	631a      	str	r2, [r3, #48]	; 0x30
 80079d2:	e002      	b.n	80079da <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2201      	movs	r2, #1
 80079d8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	687a      	ldr	r2, [r7, #4]
 80079e0:	6851      	ldr	r1, [r2, #4]
 80079e2:	687a      	ldr	r2, [r7, #4]
 80079e4:	6892      	ldr	r2, [r2, #8]
 80079e6:	4311      	orrs	r1, r2
 80079e8:	687a      	ldr	r2, [r7, #4]
 80079ea:	6912      	ldr	r2, [r2, #16]
 80079ec:	4311      	orrs	r1, r2
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	6952      	ldr	r2, [r2, #20]
 80079f2:	4311      	orrs	r1, r2
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	6992      	ldr	r2, [r2, #24]
 80079f8:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80079fc:	4311      	orrs	r1, r2
 80079fe:	687a      	ldr	r2, [r7, #4]
 8007a00:	69d2      	ldr	r2, [r2, #28]
 8007a02:	4311      	orrs	r1, r2
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	6a12      	ldr	r2, [r2, #32]
 8007a08:	4311      	orrs	r1, r2
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007a0e:	430a      	orrs	r2, r1
 8007a10:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode and Rx Fifo Threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	6992      	ldr	r2, [r2, #24]
 8007a1a:	0c12      	lsrs	r2, r2, #16
 8007a1c:	f002 0104 	and.w	r1, r2, #4
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007a24:	4311      	orrs	r1, r2
 8007a26:	687a      	ldr	r2, [r7, #4]
 8007a28:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007a2a:	4311      	orrs	r1, r2
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	68d2      	ldr	r2, [r2, #12]
 8007a30:	4311      	orrs	r1, r2
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	430a      	orrs	r2, r1
 8007a36:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	687a      	ldr	r2, [r7, #4]
 8007a3e:	6812      	ldr	r2, [r2, #0]
 8007a40:	69d2      	ldr	r2, [r2, #28]
 8007a42:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a46:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2201      	movs	r2, #1
 8007a52:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007a56:	2300      	movs	r3, #0
}
 8007a58:	4618      	mov	r0, r3
 8007a5a:	3710      	adds	r7, #16
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}

08007a60 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b088      	sub	sp, #32
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	60f8      	str	r0, [r7, #12]
 8007a68:	60b9      	str	r1, [r7, #8]
 8007a6a:	603b      	str	r3, [r7, #0]
 8007a6c:	4613      	mov	r3, r2
 8007a6e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8007a70:	2300      	movs	r3, #0
 8007a72:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007a74:	2300      	movs	r3, #0
 8007a76:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d101      	bne.n	8007a86 <HAL_SPI_Transmit+0x26>
 8007a82:	2302      	movs	r3, #2
 8007a84:	e0f7      	b.n	8007c76 <HAL_SPI_Transmit+0x216>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a8e:	f7f9 fa99 	bl	8000fc4 <HAL_GetTick>
 8007a92:	61b8      	str	r0, [r7, #24]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d002      	beq.n	8007aa6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007aa0:	2302      	movs	r3, #2
 8007aa2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007aa4:	e0de      	b.n	8007c64 <HAL_SPI_Transmit+0x204>
  }

  if ((pData == NULL) || (Size == 0U))
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d002      	beq.n	8007ab2 <HAL_SPI_Transmit+0x52>
 8007aac:	88fb      	ldrh	r3, [r7, #6]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d102      	bne.n	8007ab8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007ab2:	2301      	movs	r3, #1
 8007ab4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007ab6:	e0d5      	b.n	8007c64 <HAL_SPI_Transmit+0x204>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2203      	movs	r2, #3
 8007abc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	68ba      	ldr	r2, [r7, #8]
 8007aca:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	88fa      	ldrh	r2, [r7, #6]
 8007ad0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	88fa      	ldrh	r2, [r7, #6]
 8007ad6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	2200      	movs	r2, #0
 8007adc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	2200      	movs	r2, #0
 8007af2:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2200      	movs	r2, #0
 8007af8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007b02:	d107      	bne.n	8007b14 <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	68fa      	ldr	r2, [r7, #12]
 8007b0a:	6812      	ldr	r2, [r2, #0]
 8007b0c:	6812      	ldr	r2, [r2, #0]
 8007b0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007b12:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b1e:	2b40      	cmp	r3, #64	; 0x40
 8007b20:	d007      	beq.n	8007b32 <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	6812      	ldr	r2, [r2, #0]
 8007b2a:	6812      	ldr	r2, [r2, #0]
 8007b2c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007b30:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	68db      	ldr	r3, [r3, #12]
 8007b36:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007b3a:	d96e      	bls.n	8007c1a <HAL_SPI_Transmit+0x1ba>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007b3c:	e028      	b.n	8007b90 <HAL_SPI_Transmit+0x130>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	689b      	ldr	r3, [r3, #8]
 8007b44:	f003 0302 	and.w	r3, r3, #2
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d10f      	bne.n	8007b6c <HAL_SPI_Transmit+0x10c>
      {
        hspi->Instance->DR = *((uint16_t *)pData);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68ba      	ldr	r2, [r7, #8]
 8007b52:	8812      	ldrh	r2, [r2, #0]
 8007b54:	60da      	str	r2, [r3, #12]
        pData += sizeof(uint16_t);
 8007b56:	68bb      	ldr	r3, [r7, #8]
 8007b58:	3302      	adds	r3, #2
 8007b5a:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	3b01      	subs	r3, #1
 8007b64:	b29a      	uxth	r2, r3
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007b6a:	e011      	b.n	8007b90 <HAL_SPI_Transmit+0x130>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d00b      	beq.n	8007b8a <HAL_SPI_Transmit+0x12a>
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b78:	d00a      	beq.n	8007b90 <HAL_SPI_Transmit+0x130>
 8007b7a:	f7f9 fa23 	bl	8000fc4 <HAL_GetTick>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	1ad2      	subs	r2, r2, r3
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d302      	bcc.n	8007b90 <HAL_SPI_Transmit+0x130>
        {
          errorcode = HAL_TIMEOUT;
 8007b8a:	2303      	movs	r3, #3
 8007b8c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007b8e:	e069      	b.n	8007c64 <HAL_SPI_Transmit+0x204>
    while (hspi->TxXferCount > 0U)
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b94:	b29b      	uxth	r3, r3
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d1d1      	bne.n	8007b3e <HAL_SPI_Transmit+0xde>
 8007b9a:	e043      	b.n	8007c24 <HAL_SPI_Transmit+0x1c4>
  else
  {
    while (hspi->TxXferCount > 0U)
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	689b      	ldr	r3, [r3, #8]
 8007ba2:	f003 0302 	and.w	r3, r3, #2
 8007ba6:	2b02      	cmp	r3, #2
 8007ba8:	d125      	bne.n	8007bf6 <HAL_SPI_Transmit+0x196>
      {
        if (hspi->TxXferCount > 1U)
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bae:	b29b      	uxth	r3, r3
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d90f      	bls.n	8007bd4 <HAL_SPI_Transmit+0x174>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)pData);
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	68ba      	ldr	r2, [r7, #8]
 8007bba:	8812      	ldrh	r2, [r2, #0]
 8007bbc:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	3302      	adds	r3, #2
 8007bc2:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	3b02      	subs	r3, #2
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007bd2:	e022      	b.n	8007c1a <HAL_SPI_Transmit+0x1ba>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*pData++);
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f103 020c 	add.w	r2, r3, #12
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	1c59      	adds	r1, r3, #1
 8007be0:	60b9      	str	r1, [r7, #8]
 8007be2:	781b      	ldrb	r3, [r3, #0]
 8007be4:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bea:	b29b      	uxth	r3, r3
 8007bec:	3b01      	subs	r3, #1
 8007bee:	b29a      	uxth	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007bf4:	e011      	b.n	8007c1a <HAL_SPI_Transmit+0x1ba>
        }
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00b      	beq.n	8007c14 <HAL_SPI_Transmit+0x1b4>
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c02:	d00a      	beq.n	8007c1a <HAL_SPI_Transmit+0x1ba>
 8007c04:	f7f9 f9de 	bl	8000fc4 <HAL_GetTick>
 8007c08:	4602      	mov	r2, r0
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	1ad2      	subs	r2, r2, r3
 8007c0e:	683b      	ldr	r3, [r7, #0]
 8007c10:	429a      	cmp	r2, r3
 8007c12:	d302      	bcc.n	8007c1a <HAL_SPI_Transmit+0x1ba>
        {
          errorcode = HAL_TIMEOUT;
 8007c14:	2303      	movs	r3, #3
 8007c16:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007c18:	e024      	b.n	8007c64 <HAL_SPI_Transmit+0x204>
    while (hspi->TxXferCount > 0U)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d1bb      	bne.n	8007b9c <HAL_SPI_Transmit+0x13c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c24:	69ba      	ldr	r2, [r7, #24]
 8007c26:	6839      	ldr	r1, [r7, #0]
 8007c28:	68f8      	ldr	r0, [r7, #12]
 8007c2a:	f000 fc5f 	bl	80084ec <SPI_EndRxTxTransaction>
 8007c2e:	4603      	mov	r3, r0
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d002      	beq.n	8007c3a <HAL_SPI_Transmit+0x1da>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2220      	movs	r2, #32
 8007c38:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d10a      	bne.n	8007c58 <HAL_SPI_Transmit+0x1f8>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c42:	2300      	movs	r3, #0
 8007c44:	617b      	str	r3, [r7, #20]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	617b      	str	r3, [r7, #20]
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	689b      	ldr	r3, [r3, #8]
 8007c54:	617b      	str	r3, [r7, #20]
 8007c56:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d001      	beq.n	8007c64 <HAL_SPI_Transmit+0x204>
  {
    errorcode = HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007c74:	7ffb      	ldrb	r3, [r7, #31]
}
 8007c76:	4618      	mov	r0, r3
 8007c78:	3720      	adds	r7, #32
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}

08007c7e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c7e:	b580      	push	{r7, lr}
 8007c80:	b088      	sub	sp, #32
 8007c82:	af02      	add	r7, sp, #8
 8007c84:	60f8      	str	r0, [r7, #12]
 8007c86:	60b9      	str	r1, [r7, #8]
 8007c88:	603b      	str	r3, [r7, #0]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8007c8e:	2300      	movs	r3, #0
 8007c90:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c92:	2300      	movs	r3, #0
 8007c94:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007c9e:	d112      	bne.n	8007cc6 <HAL_SPI_Receive+0x48>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d10e      	bne.n	8007cc6 <HAL_SPI_Receive+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2204      	movs	r2, #4
 8007cac:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007cb0:	88fa      	ldrh	r2, [r7, #6]
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	9300      	str	r3, [sp, #0]
 8007cb6:	4613      	mov	r3, r2
 8007cb8:	68ba      	ldr	r2, [r7, #8]
 8007cba:	68b9      	ldr	r1, [r7, #8]
 8007cbc:	68f8      	ldr	r0, [r7, #12]
 8007cbe:	f000 f8ff 	bl	8007ec0 <HAL_SPI_TransmitReceive>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	e0f8      	b.n	8007eb8 <HAL_SPI_Receive+0x23a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d101      	bne.n	8007cd4 <HAL_SPI_Receive+0x56>
 8007cd0:	2302      	movs	r3, #2
 8007cd2:	e0f1      	b.n	8007eb8 <HAL_SPI_Receive+0x23a>
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007cdc:	f7f9 f972 	bl	8000fc4 <HAL_GetTick>
 8007ce0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d002      	beq.n	8007cf4 <HAL_SPI_Receive+0x76>
  {
    errorcode = HAL_BUSY;
 8007cee:	2302      	movs	r3, #2
 8007cf0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007cf2:	e0d8      	b.n	8007ea6 <HAL_SPI_Receive+0x228>
  }

  if ((pData == NULL) || (Size == 0U))
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d002      	beq.n	8007d00 <HAL_SPI_Receive+0x82>
 8007cfa:	88fb      	ldrh	r3, [r7, #6]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d102      	bne.n	8007d06 <HAL_SPI_Receive+0x88>
  {
    errorcode = HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007d04:	e0cf      	b.n	8007ea6 <HAL_SPI_Receive+0x228>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2204      	movs	r2, #4
 8007d0a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	2200      	movs	r2, #0
 8007d12:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	68ba      	ldr	r2, [r7, #8]
 8007d18:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	88fa      	ldrh	r2, [r7, #6]
 8007d1e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	88fa      	ldrh	r2, [r7, #6]
 8007d26:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	2200      	movs	r2, #0
 8007d34:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	2200      	movs	r2, #0
 8007d40:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	68db      	ldr	r3, [r3, #12]
 8007d4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d50:	d908      	bls.n	8007d64 <HAL_SPI_Receive+0xe6>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	6812      	ldr	r2, [r2, #0]
 8007d5a:	6852      	ldr	r2, [r2, #4]
 8007d5c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007d60:	605a      	str	r2, [r3, #4]
 8007d62:	e007      	b.n	8007d74 <HAL_SPI_Receive+0xf6>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	68fa      	ldr	r2, [r7, #12]
 8007d6a:	6812      	ldr	r2, [r2, #0]
 8007d6c:	6852      	ldr	r2, [r2, #4]
 8007d6e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007d72:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d7c:	d107      	bne.n	8007d8e <HAL_SPI_Receive+0x110>
  {
    SPI_1LINE_RX(hspi);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	6812      	ldr	r2, [r2, #0]
 8007d86:	6812      	ldr	r2, [r2, #0]
 8007d88:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007d8c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d98:	2b40      	cmp	r3, #64	; 0x40
 8007d9a:	d007      	beq.n	8007dac <HAL_SPI_Receive+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	68fa      	ldr	r2, [r7, #12]
 8007da2:	6812      	ldr	r2, [r2, #0]
 8007da4:	6812      	ldr	r2, [r2, #0]
 8007da6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007daa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007db4:	d860      	bhi.n	8007e78 <HAL_SPI_Receive+0x1fa>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007db6:	e02c      	b.n	8007e12 <HAL_SPI_Receive+0x194>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	689b      	ldr	r3, [r3, #8]
 8007dbe:	f003 0301 	and.w	r3, r3, #1
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	d113      	bne.n	8007dee <HAL_SPI_Receive+0x170>
      {
        /* read the received data */
        (*pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	330c      	adds	r3, #12
 8007dcc:	781b      	ldrb	r3, [r3, #0]
 8007dce:	b2da      	uxtb	r2, r3
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8007dd4:	68bb      	ldr	r3, [r7, #8]
 8007dd6:	3301      	adds	r3, #1
 8007dd8:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	3b01      	subs	r3, #1
 8007de4:	b29a      	uxth	r2, r3
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007dec:	e011      	b.n	8007e12 <HAL_SPI_Receive+0x194>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d00b      	beq.n	8007e0c <HAL_SPI_Receive+0x18e>
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dfa:	d00a      	beq.n	8007e12 <HAL_SPI_Receive+0x194>
 8007dfc:	f7f9 f8e2 	bl	8000fc4 <HAL_GetTick>
 8007e00:	4602      	mov	r2, r0
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	1ad2      	subs	r2, r2, r3
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d302      	bcc.n	8007e12 <HAL_SPI_Receive+0x194>
        {
          errorcode = HAL_TIMEOUT;
 8007e0c:	2303      	movs	r3, #3
 8007e0e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007e10:	e049      	b.n	8007ea6 <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007e18:	b29b      	uxth	r3, r3
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d1cc      	bne.n	8007db8 <HAL_SPI_Receive+0x13a>
 8007e1e:	e031      	b.n	8007e84 <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	f003 0301 	and.w	r3, r3, #1
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d112      	bne.n	8007e54 <HAL_SPI_Receive+0x1d6>
      {
        *((uint16_t *)pData) = hspi->Instance->DR;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	68db      	ldr	r3, [r3, #12]
 8007e34:	b29a      	uxth	r2, r3
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	3302      	adds	r3, #2
 8007e3e:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	3b01      	subs	r3, #1
 8007e4a:	b29a      	uxth	r2, r3
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007e52:	e011      	b.n	8007e78 <HAL_SPI_Receive+0x1fa>
      }
      else
      {
        /* Timeout management */
        if ((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout)))
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d00b      	beq.n	8007e72 <HAL_SPI_Receive+0x1f4>
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e60:	d00a      	beq.n	8007e78 <HAL_SPI_Receive+0x1fa>
 8007e62:	f7f9 f8af 	bl	8000fc4 <HAL_GetTick>
 8007e66:	4602      	mov	r2, r0
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	1ad2      	subs	r2, r2, r3
 8007e6c:	683b      	ldr	r3, [r7, #0]
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d302      	bcc.n	8007e78 <HAL_SPI_Receive+0x1fa>
        {
          errorcode = HAL_TIMEOUT;
 8007e72:	2303      	movs	r3, #3
 8007e74:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007e76:	e016      	b.n	8007ea6 <HAL_SPI_Receive+0x228>
    while (hspi->RxXferCount > 0U)
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d1cd      	bne.n	8007e20 <HAL_SPI_Receive+0x1a2>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	6839      	ldr	r1, [r7, #0]
 8007e88:	68f8      	ldr	r0, [r7, #12]
 8007e8a:	f000 fad7 	bl	800843c <SPI_EndRxTransaction>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d002      	beq.n	8007e9a <HAL_SPI_Receive+0x21c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2220      	movs	r2, #32
 8007e98:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d001      	beq.n	8007ea6 <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	75fb      	strb	r3, [r7, #23]
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2201      	movs	r2, #1
 8007eaa:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007eb6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	3718      	adds	r7, #24
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}

08007ec0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007ec0:	b580      	push	{r7, lr}
 8007ec2:	b08a      	sub	sp, #40	; 0x28
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
 8007ecc:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8007ece:	2300      	movs	r3, #0
 8007ed0:	61fb      	str	r3, [r7, #28]
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	61bb      	str	r3, [r7, #24]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	617b      	str	r3, [r7, #20]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8007eda:	2301      	movs	r3, #1
 8007edc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d101      	bne.n	8007ef2 <HAL_SPI_TransmitReceive+0x32>
 8007eee:	2302      	movs	r3, #2
 8007ef0:	e1cc      	b.n	800828c <HAL_SPI_TransmitReceive+0x3cc>
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	2201      	movs	r2, #1
 8007ef6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007efa:	f7f9 f863 	bl	8000fc4 <HAL_GetTick>
 8007efe:	6178      	str	r0, [r7, #20]

  tmp  = hspi->State;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007f06:	b2db      	uxtb	r3, r3
 8007f08:	61fb      	str	r3, [r7, #28]
  tmp1 = hspi->Init.Mode;
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	61bb      	str	r3, [r7, #24]

  if (!((tmp == HAL_SPI_STATE_READY) || \
 8007f10:	69fb      	ldr	r3, [r7, #28]
 8007f12:	2b01      	cmp	r3, #1
 8007f14:	d00e      	beq.n	8007f34 <HAL_SPI_TransmitReceive+0x74>
 8007f16:	69bb      	ldr	r3, [r7, #24]
 8007f18:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f1c:	d106      	bne.n	8007f2c <HAL_SPI_TransmitReceive+0x6c>
        ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	689b      	ldr	r3, [r3, #8]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d102      	bne.n	8007f2c <HAL_SPI_TransmitReceive+0x6c>
 8007f26:	69fb      	ldr	r3, [r7, #28]
 8007f28:	2b04      	cmp	r3, #4
 8007f2a:	d003      	beq.n	8007f34 <HAL_SPI_TransmitReceive+0x74>
  {
    errorcode = HAL_BUSY;
 8007f2c:	2302      	movs	r3, #2
 8007f2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007f32:	e1a1      	b.n	8008278 <HAL_SPI_TransmitReceive+0x3b8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d005      	beq.n	8007f46 <HAL_SPI_TransmitReceive+0x86>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d002      	beq.n	8007f46 <HAL_SPI_TransmitReceive+0x86>
 8007f40:	887b      	ldrh	r3, [r7, #2]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d103      	bne.n	8007f4e <HAL_SPI_TransmitReceive+0x8e>
  {
    errorcode = HAL_ERROR;
 8007f46:	2301      	movs	r3, #1
 8007f48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007f4c:	e194      	b.n	8008278 <HAL_SPI_TransmitReceive+0x3b8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	2b04      	cmp	r3, #4
 8007f58:	d003      	beq.n	8007f62 <HAL_SPI_TransmitReceive+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2205      	movs	r2, #5
 8007f5e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	2200      	movs	r2, #0
 8007f66:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	687a      	ldr	r2, [r7, #4]
 8007f6c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	887a      	ldrh	r2, [r7, #2]
 8007f72:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	887a      	ldrh	r2, [r7, #2]
 8007f7a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	68ba      	ldr	r2, [r7, #8]
 8007f82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	887a      	ldrh	r2, [r7, #2]
 8007f88:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	887a      	ldrh	r2, [r7, #2]
 8007f8e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	2200      	movs	r2, #0
 8007f94:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2200      	movs	r2, #0
 8007f9a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	68db      	ldr	r3, [r3, #12]
 8007fa0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007fa4:	d805      	bhi.n	8007fb2 <HAL_SPI_TransmitReceive+0xf2>
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	2b01      	cmp	r3, #1
 8007fb0:	d908      	bls.n	8007fc4 <HAL_SPI_TransmitReceive+0x104>
  {
    /* set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	6812      	ldr	r2, [r2, #0]
 8007fba:	6852      	ldr	r2, [r2, #4]
 8007fbc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007fc0:	605a      	str	r2, [r3, #4]
 8007fc2:	e007      	b.n	8007fd4 <HAL_SPI_TransmitReceive+0x114>
  }
  else
  {
    /* set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	68fa      	ldr	r2, [r7, #12]
 8007fca:	6812      	ldr	r2, [r2, #0]
 8007fcc:	6852      	ldr	r2, [r2, #4]
 8007fce:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007fd2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007fde:	2b40      	cmp	r3, #64	; 0x40
 8007fe0:	d007      	beq.n	8007ff2 <HAL_SPI_TransmitReceive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	68fa      	ldr	r2, [r7, #12]
 8007fe8:	6812      	ldr	r2, [r2, #0]
 8007fea:	6812      	ldr	r2, [r2, #0]
 8007fec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007ff0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007ffa:	d975      	bls.n	80080e8 <HAL_SPI_TransmitReceive+0x228>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	2b00      	cmp	r3, #0
 8008002:	d004      	beq.n	800800e <HAL_SPI_TransmitReceive+0x14e>
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008008:	b29b      	uxth	r3, r3
 800800a:	2b01      	cmp	r3, #1
 800800c:	d160      	bne.n	80080d0 <HAL_SPI_TransmitReceive+0x210>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68ba      	ldr	r2, [r7, #8]
 8008014:	8812      	ldrh	r2, [r2, #0]
 8008016:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 8008018:	68bb      	ldr	r3, [r7, #8]
 800801a:	3302      	adds	r3, #2
 800801c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008022:	b29b      	uxth	r3, r3
 8008024:	3b01      	subs	r3, #1
 8008026:	b29a      	uxth	r2, r3
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800802c:	e050      	b.n	80080d0 <HAL_SPI_TransmitReceive+0x210>
    {
      /* Check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800802e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008030:	2b00      	cmp	r3, #0
 8008032:	d01c      	beq.n	800806e <HAL_SPI_TransmitReceive+0x1ae>
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008038:	b29b      	uxth	r3, r3
 800803a:	2b00      	cmp	r3, #0
 800803c:	d017      	beq.n	800806e <HAL_SPI_TransmitReceive+0x1ae>
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	689b      	ldr	r3, [r3, #8]
 8008044:	f003 0302 	and.w	r3, r3, #2
 8008048:	2b02      	cmp	r3, #2
 800804a:	d110      	bne.n	800806e <HAL_SPI_TransmitReceive+0x1ae>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68ba      	ldr	r2, [r7, #8]
 8008052:	8812      	ldrh	r2, [r2, #0]
 8008054:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	3302      	adds	r3, #2
 800805a:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008060:	b29b      	uxth	r3, r3
 8008062:	3b01      	subs	r3, #1
 8008064:	b29a      	uxth	r2, r3
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800806a:	2300      	movs	r3, #0
 800806c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008074:	b29b      	uxth	r3, r3
 8008076:	2b00      	cmp	r3, #0
 8008078:	d01a      	beq.n	80080b0 <HAL_SPI_TransmitReceive+0x1f0>
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	f003 0301 	and.w	r3, r3, #1
 8008084:	2b01      	cmp	r3, #1
 8008086:	d113      	bne.n	80080b0 <HAL_SPI_TransmitReceive+0x1f0>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68db      	ldr	r3, [r3, #12]
 800808e:	b29a      	uxth	r2, r3
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	3302      	adds	r3, #2
 8008098:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	3b01      	subs	r3, #1
 80080a4:	b29a      	uxth	r2, r3
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080ac:	2301      	movs	r3, #1
 80080ae:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 80080b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080b6:	d00b      	beq.n	80080d0 <HAL_SPI_TransmitReceive+0x210>
 80080b8:	f7f8 ff84 	bl	8000fc4 <HAL_GetTick>
 80080bc:	4602      	mov	r2, r0
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	1ad2      	subs	r2, r2, r3
 80080c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c4:	429a      	cmp	r2, r3
 80080c6:	d303      	bcc.n	80080d0 <HAL_SPI_TransmitReceive+0x210>
      {
        errorcode = HAL_TIMEOUT;
 80080c8:	2303      	movs	r3, #3
 80080ca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80080ce:	e0d3      	b.n	8008278 <HAL_SPI_TransmitReceive+0x3b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080d4:	b29b      	uxth	r3, r3
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d1a9      	bne.n	800802e <HAL_SPI_TransmitReceive+0x16e>
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d1a3      	bne.n	800802e <HAL_SPI_TransmitReceive+0x16e>
 80080e6:	e0b5      	b.n	8008254 <HAL_SPI_TransmitReceive+0x394>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	685b      	ldr	r3, [r3, #4]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d005      	beq.n	80080fc <HAL_SPI_TransmitReceive+0x23c>
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080f4:	b29b      	uxth	r3, r3
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	f040 809f 	bne.w	800823a <HAL_SPI_TransmitReceive+0x37a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*pTxData);
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	330c      	adds	r3, #12
 8008102:	68ba      	ldr	r2, [r7, #8]
 8008104:	7812      	ldrb	r2, [r2, #0]
 8008106:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 8008108:	68bb      	ldr	r3, [r7, #8]
 800810a:	3301      	adds	r3, #1
 800810c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008112:	b29b      	uxth	r3, r3
 8008114:	3b01      	subs	r3, #1
 8008116:	b29a      	uxth	r2, r3
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800811c:	e08d      	b.n	800823a <HAL_SPI_TransmitReceive+0x37a>
    {
      /* check TXE flag */
      if (txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 800811e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008120:	2b00      	cmp	r3, #0
 8008122:	d032      	beq.n	800818a <HAL_SPI_TransmitReceive+0x2ca>
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008128:	b29b      	uxth	r3, r3
 800812a:	2b00      	cmp	r3, #0
 800812c:	d02d      	beq.n	800818a <HAL_SPI_TransmitReceive+0x2ca>
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	f003 0302 	and.w	r3, r3, #2
 8008138:	2b02      	cmp	r3, #2
 800813a:	d126      	bne.n	800818a <HAL_SPI_TransmitReceive+0x2ca>
      {
        if (hspi->TxXferCount > 1U)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008140:	b29b      	uxth	r3, r3
 8008142:	2b01      	cmp	r3, #1
 8008144:	d90f      	bls.n	8008166 <HAL_SPI_TransmitReceive+0x2a6>
        {
          hspi->Instance->DR = *((uint16_t *)pTxData);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	68ba      	ldr	r2, [r7, #8]
 800814c:	8812      	ldrh	r2, [r2, #0]
 800814e:	60da      	str	r2, [r3, #12]
          pTxData += sizeof(uint16_t);
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	3302      	adds	r3, #2
 8008154:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount -= 2U;
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800815a:	b29b      	uxth	r3, r3
 800815c:	3b02      	subs	r3, #2
 800815e:	b29a      	uxth	r2, r3
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008164:	e00f      	b.n	8008186 <HAL_SPI_TransmitReceive+0x2c6>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f103 020c 	add.w	r2, r3, #12
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	1c59      	adds	r1, r3, #1
 8008172:	60b9      	str	r1, [r7, #8]
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	7013      	strb	r3, [r2, #0]
          hspi->TxXferCount--;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800817c:	b29b      	uxth	r3, r3
 800817e:	3b01      	subs	r3, #1
 8008180:	b29a      	uxth	r2, r3
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008186:	2300      	movs	r3, #0
 8008188:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008190:	b29b      	uxth	r3, r3
 8008192:	2b00      	cmp	r3, #0
 8008194:	d041      	beq.n	800821a <HAL_SPI_TransmitReceive+0x35a>
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f003 0301 	and.w	r3, r3, #1
 80081a0:	2b01      	cmp	r3, #1
 80081a2:	d13a      	bne.n	800821a <HAL_SPI_TransmitReceive+0x35a>
      {
        if (hspi->RxXferCount > 1U)
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	2b01      	cmp	r3, #1
 80081ae:	d920      	bls.n	80081f2 <HAL_SPI_TransmitReceive+0x332>
        {
          *((uint16_t *)pRxData) = hspi->Instance->DR;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	b29a      	uxth	r2, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	801a      	strh	r2, [r3, #0]
          pRxData += sizeof(uint16_t);
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	3302      	adds	r3, #2
 80081c0:	607b      	str	r3, [r7, #4]
          hspi->RxXferCount -= 2U;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081c8:	b29b      	uxth	r3, r3
 80081ca:	3b02      	subs	r3, #2
 80081cc:	b29a      	uxth	r2, r3
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081da:	b29b      	uxth	r3, r3
 80081dc:	2b01      	cmp	r3, #1
 80081de:	d81a      	bhi.n	8008216 <HAL_SPI_TransmitReceive+0x356>
          {
            /* set fiforxthreshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	68fa      	ldr	r2, [r7, #12]
 80081e6:	6812      	ldr	r2, [r2, #0]
 80081e8:	6852      	ldr	r2, [r2, #4]
 80081ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80081ee:	605a      	str	r2, [r3, #4]
 80081f0:	e011      	b.n	8008216 <HAL_SPI_TransmitReceive+0x356>
          }
        }
        else
        {
          (*pRxData++) = *(__IO uint8_t *)&hspi->Instance->DR;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	1c5a      	adds	r2, r3, #1
 80081f6:	607a      	str	r2, [r7, #4]
 80081f8:	68fa      	ldr	r2, [r7, #12]
 80081fa:	6812      	ldr	r2, [r2, #0]
 80081fc:	320c      	adds	r2, #12
 80081fe:	7812      	ldrb	r2, [r2, #0]
 8008200:	b2d2      	uxtb	r2, r2
 8008202:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800820a:	b29b      	uxth	r3, r3
 800820c:	3b01      	subs	r3, #1
 800820e:	b29a      	uxth	r2, r3
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008216:	2301      	movs	r3, #1
 8008218:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick() - tickstart) >=  Timeout))
 800821a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800821c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008220:	d00b      	beq.n	800823a <HAL_SPI_TransmitReceive+0x37a>
 8008222:	f7f8 fecf 	bl	8000fc4 <HAL_GetTick>
 8008226:	4602      	mov	r2, r0
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	1ad2      	subs	r2, r2, r3
 800822c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800822e:	429a      	cmp	r2, r3
 8008230:	d303      	bcc.n	800823a <HAL_SPI_TransmitReceive+0x37a>
      {
        errorcode = HAL_TIMEOUT;
 8008232:	2303      	movs	r3, #3
 8008234:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008238:	e01e      	b.n	8008278 <HAL_SPI_TransmitReceive+0x3b8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800823e:	b29b      	uxth	r3, r3
 8008240:	2b00      	cmp	r3, #0
 8008242:	f47f af6c 	bne.w	800811e <HAL_SPI_TransmitReceive+0x25e>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800824c:	b29b      	uxth	r3, r3
 800824e:	2b00      	cmp	r3, #0
 8008250:	f47f af65 	bne.w	800811e <HAL_SPI_TransmitReceive+0x25e>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008254:	697a      	ldr	r2, [r7, #20]
 8008256:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008258:	68f8      	ldr	r0, [r7, #12]
 800825a:	f000 f947 	bl	80084ec <SPI_EndRxTxTransaction>
 800825e:	4603      	mov	r3, r0
 8008260:	2b00      	cmp	r3, #0
 8008262:	d002      	beq.n	800826a <HAL_SPI_TransmitReceive+0x3aa>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2220      	movs	r2, #32
 8008268:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800826e:	2b00      	cmp	r3, #0
 8008270:	d002      	beq.n	8008278 <HAL_SPI_TransmitReceive+0x3b8>
  {
    errorcode = HAL_ERROR;
 8008272:	2301      	movs	r3, #1
 8008274:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2201      	movs	r2, #1
 800827c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2200      	movs	r2, #0
 8008284:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008288:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800828c:	4618      	mov	r0, r3
 800828e:	3728      	adds	r7, #40	; 0x28
 8008290:	46bd      	mov	sp, r7
 8008292:	bd80      	pop	{r7, pc}

08008294 <SPI_WaitFlagStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008294:	b580      	push	{r7, lr}
 8008296:	b084      	sub	sp, #16
 8008298:	af00      	add	r7, sp, #0
 800829a:	60f8      	str	r0, [r7, #12]
 800829c:	60b9      	str	r1, [r7, #8]
 800829e:	607a      	str	r2, [r7, #4]
 80082a0:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Flag) != State)
 80082a2:	e04d      	b.n	8008340 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082aa:	d049      	beq.n	8008340 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) >= Timeout))
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d007      	beq.n	80082c2 <SPI_WaitFlagStateUntilTimeout+0x2e>
 80082b2:	f7f8 fe87 	bl	8000fc4 <HAL_GetTick>
 80082b6:	4602      	mov	r2, r0
 80082b8:	69bb      	ldr	r3, [r7, #24]
 80082ba:	1ad2      	subs	r2, r2, r3
 80082bc:	683b      	ldr	r3, [r7, #0]
 80082be:	429a      	cmp	r2, r3
 80082c0:	d33e      	bcc.n	8008340 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	68fa      	ldr	r2, [r7, #12]
 80082c8:	6812      	ldr	r2, [r2, #0]
 80082ca:	6852      	ldr	r2, [r2, #4]
 80082cc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80082d0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	685b      	ldr	r3, [r3, #4]
 80082d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082da:	d111      	bne.n	8008300 <SPI_WaitFlagStateUntilTimeout+0x6c>
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80082e4:	d004      	beq.n	80082f0 <SPI_WaitFlagStateUntilTimeout+0x5c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	689b      	ldr	r3, [r3, #8]
 80082ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80082ee:	d107      	bne.n	8008300 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	6812      	ldr	r2, [r2, #0]
 80082f8:	6812      	ldr	r2, [r2, #0]
 80082fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082fe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008304:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008308:	d110      	bne.n	800832c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681a      	ldr	r2, [r3, #0]
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	6819      	ldr	r1, [r3, #0]
 8008314:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8008318:	400b      	ands	r3, r1
 800831a:	6013      	str	r3, [r2, #0]
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	68fa      	ldr	r2, [r7, #12]
 8008322:	6812      	ldr	r2, [r2, #0]
 8008324:	6812      	ldr	r2, [r2, #0]
 8008326:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800832a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	2201      	movs	r2, #1
 8008330:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2200      	movs	r2, #0
 8008338:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800833c:	2303      	movs	r3, #3
 800833e:	e008      	b.n	8008352 <SPI_WaitFlagStateUntilTimeout+0xbe>
  while ((hspi->Instance->SR & Flag) != State)
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	689a      	ldr	r2, [r3, #8]
 8008346:	68bb      	ldr	r3, [r7, #8]
 8008348:	401a      	ands	r2, r3
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	429a      	cmp	r2, r3
 800834e:	d1a9      	bne.n	80082a4 <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	3710      	adds	r7, #16
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}

0800835a <SPI_WaitFifoStateUntilTimeout>:
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800835a:	b580      	push	{r7, lr}
 800835c:	b086      	sub	sp, #24
 800835e:	af00      	add	r7, sp, #0
 8008360:	60f8      	str	r0, [r7, #12]
 8008362:	60b9      	str	r1, [r7, #8]
 8008364:	607a      	str	r2, [r7, #4]
 8008366:	603b      	str	r3, [r7, #0]
  __IO uint8_t tmpreg;

  while ((hspi->Instance->SR & Fifo) != State)
 8008368:	e05b      	b.n	8008422 <SPI_WaitFifoStateUntilTimeout+0xc8>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008370:	d109      	bne.n	8008386 <SPI_WaitFifoStateUntilTimeout+0x2c>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d106      	bne.n	8008386 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t *)&hspi->Instance->DR);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	330c      	adds	r3, #12
 800837e:	781b      	ldrb	r3, [r3, #0]
 8008380:	b2db      	uxtb	r3, r3
 8008382:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8008384:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	f1b3 3fff 	cmp.w	r3, #4294967295
 800838c:	d049      	beq.n	8008422 <SPI_WaitFifoStateUntilTimeout+0xc8>
    {
      if ((Timeout == 0) || ((HAL_GetTick() - Tickstart) >= Timeout))
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	2b00      	cmp	r3, #0
 8008392:	d007      	beq.n	80083a4 <SPI_WaitFifoStateUntilTimeout+0x4a>
 8008394:	f7f8 fe16 	bl	8000fc4 <HAL_GetTick>
 8008398:	4602      	mov	r2, r0
 800839a:	6a3b      	ldr	r3, [r7, #32]
 800839c:	1ad2      	subs	r2, r2, r3
 800839e:	683b      	ldr	r3, [r7, #0]
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d33e      	bcc.n	8008422 <SPI_WaitFifoStateUntilTimeout+0xc8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	68fa      	ldr	r2, [r7, #12]
 80083aa:	6812      	ldr	r2, [r2, #0]
 80083ac:	6852      	ldr	r2, [r2, #4]
 80083ae:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80083b2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80083bc:	d111      	bne.n	80083e2 <SPI_WaitFifoStateUntilTimeout+0x88>
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	689b      	ldr	r3, [r3, #8]
 80083c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083c6:	d004      	beq.n	80083d2 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083d0:	d107      	bne.n	80083e2 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	68fa      	ldr	r2, [r7, #12]
 80083d8:	6812      	ldr	r2, [r2, #0]
 80083da:	6812      	ldr	r2, [r2, #0]
 80083dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083e0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083ea:	d110      	bne.n	800840e <SPI_WaitFifoStateUntilTimeout+0xb4>
        {
          SPI_RESET_CRC(hspi);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681a      	ldr	r2, [r3, #0]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	6819      	ldr	r1, [r3, #0]
 80083f6:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80083fa:	400b      	ands	r3, r1
 80083fc:	6013      	str	r3, [r2, #0]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	68fa      	ldr	r2, [r7, #12]
 8008404:	6812      	ldr	r2, [r2, #0]
 8008406:	6812      	ldr	r2, [r2, #0]
 8008408:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800840c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	2201      	movs	r2, #1
 8008412:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2200      	movs	r2, #0
 800841a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800841e:	2303      	movs	r3, #3
 8008420:	e008      	b.n	8008434 <SPI_WaitFifoStateUntilTimeout+0xda>
  while ((hspi->Instance->SR & Fifo) != State)
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	689a      	ldr	r2, [r3, #8]
 8008428:	68bb      	ldr	r3, [r7, #8]
 800842a:	401a      	ands	r2, r3
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	429a      	cmp	r2, r3
 8008430:	d19b      	bne.n	800836a <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8008432:	2300      	movs	r3, #0
}
 8008434:	4618      	mov	r0, r3
 8008436:	3718      	adds	r7, #24
 8008438:	46bd      	mov	sp, r7
 800843a:	bd80      	pop	{r7, pc}

0800843c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval None.
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800843c:	b580      	push	{r7, lr}
 800843e:	b086      	sub	sp, #24
 8008440:	af02      	add	r7, sp, #8
 8008442:	60f8      	str	r0, [r7, #12]
 8008444:	60b9      	str	r1, [r7, #8]
 8008446:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008450:	d111      	bne.n	8008476 <SPI_EndRxTransaction+0x3a>
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	689b      	ldr	r3, [r3, #8]
 8008456:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800845a:	d004      	beq.n	8008466 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	689b      	ldr	r3, [r3, #8]
 8008460:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008464:	d107      	bne.n	8008476 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	6812      	ldr	r2, [r2, #0]
 800846e:	6812      	ldr	r2, [r2, #0]
 8008470:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008474:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	9300      	str	r3, [sp, #0]
 800847a:	68bb      	ldr	r3, [r7, #8]
 800847c:	2200      	movs	r2, #0
 800847e:	2180      	movs	r1, #128	; 0x80
 8008480:	68f8      	ldr	r0, [r7, #12]
 8008482:	f7ff ff07 	bl	8008294 <SPI_WaitFlagStateUntilTimeout>
 8008486:	4603      	mov	r3, r0
 8008488:	2b00      	cmp	r3, #0
 800848a:	d007      	beq.n	800849c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008490:	f043 0220 	orr.w	r2, r3, #32
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008498:	2303      	movs	r3, #3
 800849a:	e023      	b.n	80084e4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80084a4:	d11d      	bne.n	80084e2 <SPI_EndRxTransaction+0xa6>
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	689b      	ldr	r3, [r3, #8]
 80084aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80084ae:	d004      	beq.n	80084ba <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	689b      	ldr	r3, [r3, #8]
 80084b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80084b8:	d113      	bne.n	80084e2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	9300      	str	r3, [sp, #0]
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	2200      	movs	r2, #0
 80084c2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80084c6:	68f8      	ldr	r0, [r7, #12]
 80084c8:	f7ff ff47 	bl	800835a <SPI_WaitFifoStateUntilTimeout>
 80084cc:	4603      	mov	r3, r0
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d007      	beq.n	80084e2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084d6:	f043 0220 	orr.w	r2, r3, #32
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80084de:	2303      	movs	r3, #3
 80084e0:	e000      	b.n	80084e4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 80084e2:	2300      	movs	r3, #0
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3710      	adds	r7, #16
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}

080084ec <SPI_EndRxTxTransaction>:
  * @param hspi SPI handle
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b086      	sub	sp, #24
 80084f0:	af02      	add	r7, sp, #8
 80084f2:	60f8      	str	r0, [r7, #12]
 80084f4:	60b9      	str	r1, [r7, #8]
 80084f6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	9300      	str	r3, [sp, #0]
 80084fc:	68bb      	ldr	r3, [r7, #8]
 80084fe:	2200      	movs	r2, #0
 8008500:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f7ff ff28 	bl	800835a <SPI_WaitFifoStateUntilTimeout>
 800850a:	4603      	mov	r3, r0
 800850c:	2b00      	cmp	r3, #0
 800850e:	d007      	beq.n	8008520 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008514:	f043 0220 	orr.w	r2, r3, #32
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800851c:	2303      	movs	r3, #3
 800851e:	e027      	b.n	8008570 <SPI_EndRxTxTransaction+0x84>
  }
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	9300      	str	r3, [sp, #0]
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	2200      	movs	r2, #0
 8008528:	2180      	movs	r1, #128	; 0x80
 800852a:	68f8      	ldr	r0, [r7, #12]
 800852c:	f7ff feb2 	bl	8008294 <SPI_WaitFlagStateUntilTimeout>
 8008530:	4603      	mov	r3, r0
 8008532:	2b00      	cmp	r3, #0
 8008534:	d007      	beq.n	8008546 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800853a:	f043 0220 	orr.w	r2, r3, #32
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	e014      	b.n	8008570 <SPI_EndRxTxTransaction+0x84>
  }
  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	9300      	str	r3, [sp, #0]
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	2200      	movs	r2, #0
 800854e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8008552:	68f8      	ldr	r0, [r7, #12]
 8008554:	f7ff ff01 	bl	800835a <SPI_WaitFifoStateUntilTimeout>
 8008558:	4603      	mov	r3, r0
 800855a:	2b00      	cmp	r3, #0
 800855c:	d007      	beq.n	800856e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008562:	f043 0220 	orr.w	r2, r3, #32
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800856a:	2303      	movs	r3, #3
 800856c:	e000      	b.n	8008570 <SPI_EndRxTxTransaction+0x84>
  }
  return HAL_OK;
 800856e:	2300      	movs	r3, #0
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}

08008578 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8008578:	b580      	push	{r7, lr}
 800857a:	b084      	sub	sp, #16
 800857c:	af00      	add	r7, sp, #0
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d101      	bne.n	800858e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e034      	b.n	80085f8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008594:	b2db      	uxtb	r3, r3
 8008596:	2b00      	cmp	r3, #0
 8008598:	d106      	bne.n	80085a8 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2200      	movs	r2, #0
 800859e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80085a2:	68f8      	ldr	r0, [r7, #12]
 80085a4:	f005 fd82 	bl	800e0ac <HAL_SRAM_MspInit>
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681a      	ldr	r2, [r3, #0]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	3308      	adds	r3, #8
 80085b0:	4619      	mov	r1, r3
 80085b2:	4610      	mov	r0, r2
 80085b4:	f002 f90e 	bl	800a7d4 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	6818      	ldr	r0, [r3, #0]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	689b      	ldr	r3, [r3, #8]
 80085c0:	461a      	mov	r2, r3
 80085c2:	68b9      	ldr	r1, [r7, #8]
 80085c4:	f002 f9aa 	bl	800a91c <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	6858      	ldr	r0, [r3, #4]
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	689a      	ldr	r2, [r3, #8]
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085d4:	6879      	ldr	r1, [r7, #4]
 80085d6:	f002 f9f3 	bl	800a9c0 <FMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	68fa      	ldr	r2, [r7, #12]
 80085e0:	6892      	ldr	r2, [r2, #8]
 80085e2:	68f9      	ldr	r1, [r7, #12]
 80085e4:	6809      	ldr	r1, [r1, #0]
 80085e6:	68f8      	ldr	r0, [r7, #12]
 80085e8:	6880      	ldr	r0, [r0, #8]
 80085ea:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80085ee:	f041 0101 	orr.w	r1, r1, #1
 80085f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80085f6:	2300      	movs	r3, #0
}
 80085f8:	4618      	mov	r0, r3
 80085fa:	3710      	adds	r7, #16
 80085fc:	46bd      	mov	sp, r7
 80085fe:	bd80      	pop	{r7, pc}

08008600 <HAL_SRAM_DeInit>:
  * @param  hsram pointer to a SRAM_HandleTypeDef structure that contains
  *                the configuration information for SRAM module.
  * @retval HAL status
  */
HAL_StatusTypeDef  HAL_SRAM_DeInit(SRAM_HandleTypeDef *hsram)
{ 
 8008600:	b580      	push	{r7, lr}
 8008602:	b082      	sub	sp, #8
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
  /* De-Initialize the low level hardware (MSP) */
  HAL_SRAM_MspDeInit(hsram);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f005 fd9d 	bl	800e148 <HAL_SRAM_MspDeInit>
   
  /* Configure the SRAM registers with their reset values */
  FMC_NORSRAM_DeInit(hsram->Instance, hsram->Extended, hsram->Init.NSBank);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6818      	ldr	r0, [r3, #0]
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6859      	ldr	r1, [r3, #4]
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	689b      	ldr	r3, [r3, #8]
 800861a:	461a      	mov	r2, r3
 800861c:	f002 f94a 	bl	800a8b4 <FMC_NORSRAM_DeInit>

  hsram->State = HAL_SRAM_STATE_RESET;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2200      	movs	r2, #0
 8008624:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Release Lock */
  __HAL_UNLOCK(hsram);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	2200      	movs	r2, #0
 800862c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  return HAL_OK;
 8008630:	2300      	movs	r3, #0
}
 8008632:	4618      	mov	r0, r3
 8008634:	3708      	adds	r7, #8
 8008636:	46bd      	mov	sp, r7
 8008638:	bd80      	pop	{r7, pc}

0800863a <HAL_TIM_Base_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800863a:	b580      	push	{r7, lr}
 800863c:	b082      	sub	sp, #8
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d101      	bne.n	800864c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008648:	2301      	movs	r3, #1
 800864a:	e01d      	b.n	8008688 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008652:	b2db      	uxtb	r3, r3
 8008654:	2b00      	cmp	r3, #0
 8008656:	d106      	bne.n	8008666 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f006 f99d 	bl	800e9a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	2202      	movs	r2, #2
 800866a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	3304      	adds	r3, #4
 8008676:	4619      	mov	r1, r3
 8008678:	4610      	mov	r0, r2
 800867a:	f000 fae1 	bl	8008c40 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2201      	movs	r2, #1
 8008682:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8008686:	2300      	movs	r3, #0
}
 8008688:	4618      	mov	r0, r3
 800868a:	3708      	adds	r7, #8
 800868c:	46bd      	mov	sp, r7
 800868e:	bd80      	pop	{r7, pc}

08008690 <HAL_TIM_Base_Start_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	6812      	ldr	r2, [r2, #0]
 80086a0:	68d2      	ldr	r2, [r2, #12]
 80086a2:	f042 0201 	orr.w	r2, r2, #1
 80086a6:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	687a      	ldr	r2, [r7, #4]
 80086ae:	6812      	ldr	r2, [r2, #0]
 80086b0:	6812      	ldr	r2, [r2, #0]
 80086b2:	f042 0201 	orr.w	r2, r2, #1
 80086b6:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 80086b8:	2300      	movs	r3, #0
}
 80086ba:	4618      	mov	r0, r3
 80086bc:	370c      	adds	r7, #12
 80086be:	46bd      	mov	sp, r7
 80086c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c4:	4770      	bx	lr

080086c6 <HAL_TIM_Base_Stop_IT>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80086c6:	b480      	push	{r7}
 80086c8:	b083      	sub	sp, #12
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	6812      	ldr	r2, [r2, #0]
 80086d6:	68d2      	ldr	r2, [r2, #12]
 80086d8:	f022 0201 	bic.w	r2, r2, #1
 80086dc:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	6a1a      	ldr	r2, [r3, #32]
 80086e4:	f241 1311 	movw	r3, #4369	; 0x1111
 80086e8:	4013      	ands	r3, r2
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d10f      	bne.n	800870e <HAL_TIM_Base_Stop_IT+0x48>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	6a1a      	ldr	r2, [r3, #32]
 80086f4:	f240 4344 	movw	r3, #1092	; 0x444
 80086f8:	4013      	ands	r3, r2
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d107      	bne.n	800870e <HAL_TIM_Base_Stop_IT+0x48>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	6812      	ldr	r2, [r2, #0]
 8008706:	6812      	ldr	r2, [r2, #0]
 8008708:	f022 0201 	bic.w	r2, r2, #1
 800870c:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
 800870e:	2300      	movs	r3, #0
}
 8008710:	4618      	mov	r0, r3
 8008712:	370c      	adds	r7, #12
 8008714:	46bd      	mov	sp, r7
 8008716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871a:	4770      	bx	lr

0800871c <HAL_TIM_PWM_Init>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b082      	sub	sp, #8
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d101      	bne.n	800872e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e01d      	b.n	800876a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008734:	b2db      	uxtb	r3, r3
 8008736:	2b00      	cmp	r3, #0
 8008738:	d106      	bne.n	8008748 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2200      	movs	r2, #0
 800873e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f006 f8b0 	bl	800e8a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;  
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2202      	movs	r2, #2
 800874c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681a      	ldr	r2, [r3, #0]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	3304      	adds	r3, #4
 8008758:	4619      	mov	r1, r3
 800875a:	4610      	mov	r0, r2
 800875c:	f000 fa70 	bl	8008c40 <TIM_Base_SetConfig>
   
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2201      	movs	r2, #1
 8008764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8008768:	2300      	movs	r3, #0
}  
 800876a:	4618      	mov	r0, r3
 800876c:	3708      	adds	r7, #8
 800876e:	46bd      	mov	sp, r7
 8008770:	bd80      	pop	{r7, pc}
	...

08008774 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b082      	sub	sp, #8
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
 800877c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	2201      	movs	r2, #1
 8008784:	6839      	ldr	r1, [r7, #0]
 8008786:	4618      	mov	r0, r3
 8008788:	f000 fd7f 	bl	800928a <TIM_CCxChannelCmd>
  
  if(IS_TIM_ADVANCED_INSTANCE(htim->Instance) != RESET)  
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a10      	ldr	r2, [pc, #64]	; (80087d4 <HAL_TIM_PWM_Start+0x60>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d004      	beq.n	80087a0 <HAL_TIM_PWM_Start+0x2c>
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4a0f      	ldr	r2, [pc, #60]	; (80087d8 <HAL_TIM_PWM_Start+0x64>)
 800879c:	4293      	cmp	r3, r2
 800879e:	d101      	bne.n	80087a4 <HAL_TIM_PWM_Start+0x30>
 80087a0:	2301      	movs	r3, #1
 80087a2:	e000      	b.n	80087a6 <HAL_TIM_PWM_Start+0x32>
 80087a4:	2300      	movs	r3, #0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d007      	beq.n	80087ba <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	6812      	ldr	r2, [r2, #0]
 80087b2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80087b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80087b8:	645a      	str	r2, [r3, #68]	; 0x44
  }
    
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	6812      	ldr	r2, [r2, #0]
 80087c2:	6812      	ldr	r2, [r2, #0]
 80087c4:	f042 0201 	orr.w	r2, r2, #1
 80087c8:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 80087ca:	2300      	movs	r3, #0
} 
 80087cc:	4618      	mov	r0, r3
 80087ce:	3708      	adds	r7, #8
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}
 80087d4:	40010000 	.word	0x40010000
 80087d8:	40010400 	.word	0x40010400

080087dc <HAL_TIM_IRQHandler>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b082      	sub	sp, #8
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	691b      	ldr	r3, [r3, #16]
 80087ea:	f003 0302 	and.w	r3, r3, #2
 80087ee:	2b02      	cmp	r3, #2
 80087f0:	d122      	bne.n	8008838 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	68db      	ldr	r3, [r3, #12]
 80087f8:	f003 0302 	and.w	r3, r3, #2
 80087fc:	2b02      	cmp	r3, #2
 80087fe:	d11b      	bne.n	8008838 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f06f 0202 	mvn.w	r2, #2
 8008808:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2201      	movs	r2, #1
 800880e:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	699b      	ldr	r3, [r3, #24]
 8008816:	f003 0303 	and.w	r3, r3, #3
 800881a:	2b00      	cmp	r3, #0
 800881c:	d003      	beq.n	8008826 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800881e:	6878      	ldr	r0, [r7, #4]
 8008820:	f000 f9f0 	bl	8008c04 <HAL_TIM_IC_CaptureCallback>
 8008824:	e005      	b.n	8008832 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008826:	6878      	ldr	r0, [r7, #4]
 8008828:	f000 f9e2 	bl	8008bf0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800882c:	6878      	ldr	r0, [r7, #4]
 800882e:	f000 f9f3 	bl	8008c18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	691b      	ldr	r3, [r3, #16]
 800883e:	f003 0304 	and.w	r3, r3, #4
 8008842:	2b04      	cmp	r3, #4
 8008844:	d122      	bne.n	800888c <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	68db      	ldr	r3, [r3, #12]
 800884c:	f003 0304 	and.w	r3, r3, #4
 8008850:	2b04      	cmp	r3, #4
 8008852:	d11b      	bne.n	800888c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f06f 0204 	mvn.w	r2, #4
 800885c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2202      	movs	r2, #2
 8008862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	699b      	ldr	r3, [r3, #24]
 800886a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800886e:	2b00      	cmp	r3, #0
 8008870:	d003      	beq.n	800887a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 f9c6 	bl	8008c04 <HAL_TIM_IC_CaptureCallback>
 8008878:	e005      	b.n	8008886 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 f9b8 	bl	8008bf0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008880:	6878      	ldr	r0, [r7, #4]
 8008882:	f000 f9c9 	bl	8008c18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2200      	movs	r2, #0
 800888a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	691b      	ldr	r3, [r3, #16]
 8008892:	f003 0308 	and.w	r3, r3, #8
 8008896:	2b08      	cmp	r3, #8
 8008898:	d122      	bne.n	80088e0 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	68db      	ldr	r3, [r3, #12]
 80088a0:	f003 0308 	and.w	r3, r3, #8
 80088a4:	2b08      	cmp	r3, #8
 80088a6:	d11b      	bne.n	80088e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f06f 0208 	mvn.w	r2, #8
 80088b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	2204      	movs	r2, #4
 80088b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	69db      	ldr	r3, [r3, #28]
 80088be:	f003 0303 	and.w	r3, r3, #3
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d003      	beq.n	80088ce <HAL_TIM_IRQHandler+0xf2>
      {          
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088c6:	6878      	ldr	r0, [r7, #4]
 80088c8:	f000 f99c 	bl	8008c04 <HAL_TIM_IC_CaptureCallback>
 80088cc:	e005      	b.n	80088da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	f000 f98e 	bl	8008bf0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088d4:	6878      	ldr	r0, [r7, #4]
 80088d6:	f000 f99f 	bl	8008c18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2200      	movs	r2, #0
 80088de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	691b      	ldr	r3, [r3, #16]
 80088e6:	f003 0310 	and.w	r3, r3, #16
 80088ea:	2b10      	cmp	r3, #16
 80088ec:	d122      	bne.n	8008934 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	f003 0310 	and.w	r3, r3, #16
 80088f8:	2b10      	cmp	r3, #16
 80088fa:	d11b      	bne.n	8008934 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f06f 0210 	mvn.w	r2, #16
 8008904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2208      	movs	r2, #8
 800890a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	69db      	ldr	r3, [r3, #28]
 8008912:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008916:	2b00      	cmp	r3, #0
 8008918:	d003      	beq.n	8008922 <HAL_TIM_IRQHandler+0x146>
      {          
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800891a:	6878      	ldr	r0, [r7, #4]
 800891c:	f000 f972 	bl	8008c04 <HAL_TIM_IC_CaptureCallback>
 8008920:	e005      	b.n	800892e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 f964 	bl	8008bf0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f000 f975 	bl	8008c18 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	691b      	ldr	r3, [r3, #16]
 800893a:	f003 0301 	and.w	r3, r3, #1
 800893e:	2b01      	cmp	r3, #1
 8008940:	d10e      	bne.n	8008960 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	2b01      	cmp	r3, #1
 800894e:	d107      	bne.n	8008960 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f06f 0201 	mvn.w	r2, #1
 8008958:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800895a:	6878      	ldr	r0, [r7, #4]
 800895c:	f000 f93e 	bl	8008bdc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	691b      	ldr	r3, [r3, #16]
 8008966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800896a:	2b80      	cmp	r3, #128	; 0x80
 800896c:	d10e      	bne.n	800898c <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68db      	ldr	r3, [r3, #12]
 8008974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008978:	2b80      	cmp	r3, #128	; 0x80
 800897a:	d107      	bne.n	800898c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008984:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 fd00 	bl	800938c <HAL_TIMEx_BreakCallback>

    }
  }
  
    /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	691b      	ldr	r3, [r3, #16]
 8008992:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008996:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800899a:	d10e      	bne.n	80089ba <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	68db      	ldr	r3, [r3, #12]
 80089a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089a6:	2b80      	cmp	r3, #128	; 0x80
 80089a8:	d107      	bne.n	80089ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80089b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f000 fce9 	bl	800938c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	691b      	ldr	r3, [r3, #16]
 80089c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089c4:	2b40      	cmp	r3, #64	; 0x40
 80089c6:	d10e      	bne.n	80089e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	68db      	ldr	r3, [r3, #12]
 80089ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089d2:	2b40      	cmp	r3, #64	; 0x40
 80089d4:	d107      	bne.n	80089e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80089de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 f923 	bl	8008c2c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	691b      	ldr	r3, [r3, #16]
 80089ec:	f003 0320 	and.w	r3, r3, #32
 80089f0:	2b20      	cmp	r3, #32
 80089f2:	d10e      	bne.n	8008a12 <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	68db      	ldr	r3, [r3, #12]
 80089fa:	f003 0320 	and.w	r3, r3, #32
 80089fe:	2b20      	cmp	r3, #32
 8008a00:	d107      	bne.n	8008a12 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	f06f 0220 	mvn.w	r2, #32
 8008a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutationCallback(htim);
 8008a0c:	6878      	ldr	r0, [r7, #4]
 8008a0e:	f000 fcb3 	bl	8009378 <HAL_TIMEx_CommutationCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008a12:	bf00      	nop
 8008a14:	3708      	adds	r7, #8
 8008a16:	46bd      	mov	sp, r7
 8008a18:	bd80      	pop	{r7, pc}
	...

08008a1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b084      	sub	sp, #16
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0;
 8008a26:	2300      	movs	r3, #0
 8008a28:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d101      	bne.n	8008a38 <HAL_TIM_ConfigClockSource+0x1c>
 8008a34:	2302      	movs	r3, #2
 8008a36:	e0c8      	b.n	8008bca <HAL_TIM_ConfigClockSource+0x1ae>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2201      	movs	r2, #1
 8008a3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2202      	movs	r2, #2
 8008a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	689b      	ldr	r3, [r3, #8]
 8008a4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a50:	68fa      	ldr	r2, [r7, #12]
 8008a52:	4b60      	ldr	r3, [pc, #384]	; (8008bd4 <HAL_TIM_ConfigClockSource+0x1b8>)
 8008a54:	4013      	ands	r3, r2
 8008a56:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a5e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	2b40      	cmp	r3, #64	; 0x40
 8008a6e:	d077      	beq.n	8008b60 <HAL_TIM_ConfigClockSource+0x144>
 8008a70:	2b40      	cmp	r3, #64	; 0x40
 8008a72:	d80e      	bhi.n	8008a92 <HAL_TIM_ConfigClockSource+0x76>
 8008a74:	2b10      	cmp	r3, #16
 8008a76:	f000 808a 	beq.w	8008b8e <HAL_TIM_ConfigClockSource+0x172>
 8008a7a:	2b10      	cmp	r3, #16
 8008a7c:	d802      	bhi.n	8008a84 <HAL_TIM_ConfigClockSource+0x68>
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d07e      	beq.n	8008b80 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8008a82:	e099      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8008a84:	2b20      	cmp	r3, #32
 8008a86:	f000 8089 	beq.w	8008b9c <HAL_TIM_ConfigClockSource+0x180>
 8008a8a:	2b30      	cmp	r3, #48	; 0x30
 8008a8c:	f000 808d 	beq.w	8008baa <HAL_TIM_ConfigClockSource+0x18e>
    break;    
 8008a90:	e092      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8008a92:	2b70      	cmp	r3, #112	; 0x70
 8008a94:	d016      	beq.n	8008ac4 <HAL_TIM_ConfigClockSource+0xa8>
 8008a96:	2b70      	cmp	r3, #112	; 0x70
 8008a98:	d804      	bhi.n	8008aa4 <HAL_TIM_ConfigClockSource+0x88>
 8008a9a:	2b50      	cmp	r3, #80	; 0x50
 8008a9c:	d040      	beq.n	8008b20 <HAL_TIM_ConfigClockSource+0x104>
 8008a9e:	2b60      	cmp	r3, #96	; 0x60
 8008aa0:	d04e      	beq.n	8008b40 <HAL_TIM_ConfigClockSource+0x124>
    break;    
 8008aa2:	e089      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 8008aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008aa8:	d003      	beq.n	8008ab2 <HAL_TIM_ConfigClockSource+0x96>
 8008aaa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008aae:	d024      	beq.n	8008afa <HAL_TIM_ConfigClockSource+0xde>
    break;    
 8008ab0:	e082      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681a      	ldr	r2, [r3, #0]
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	6899      	ldr	r1, [r3, #8]
 8008abc:	4b46      	ldr	r3, [pc, #280]	; (8008bd8 <HAL_TIM_ConfigClockSource+0x1bc>)
 8008abe:	400b      	ands	r3, r1
 8008ac0:	6093      	str	r3, [r2, #8]
    break;
 8008ac2:	e079      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	6818      	ldr	r0, [r3, #0]
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	6899      	ldr	r1, [r3, #8]
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	685a      	ldr	r2, [r3, #4]
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	f000 fbb7 	bl	8009246 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008ae0:	68fa      	ldr	r2, [r7, #12]
 8008ae2:	4b3c      	ldr	r3, [pc, #240]	; (8008bd4 <HAL_TIM_ConfigClockSource+0x1b8>)
 8008ae4:	4013      	ands	r3, r2
 8008ae6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008aee:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	68fa      	ldr	r2, [r7, #12]
 8008af6:	609a      	str	r2, [r3, #8]
    break;
 8008af8:	e05e      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance, 
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6818      	ldr	r0, [r3, #0]
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	6899      	ldr	r1, [r3, #8]
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	685a      	ldr	r2, [r3, #4]
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	68db      	ldr	r3, [r3, #12]
 8008b0a:	f000 fb9c 	bl	8009246 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	687a      	ldr	r2, [r7, #4]
 8008b14:	6812      	ldr	r2, [r2, #0]
 8008b16:	6892      	ldr	r2, [r2, #8]
 8008b18:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008b1c:	609a      	str	r2, [r3, #8]
    break;
 8008b1e:	e04b      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6818      	ldr	r0, [r3, #0]
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	6859      	ldr	r1, [r3, #4]
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	68db      	ldr	r3, [r3, #12]
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	f000 fb03 	bl	8009138 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	2150      	movs	r1, #80	; 0x50
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f000 fb64 	bl	8009206 <TIM_ITRx_SetConfig>
    break;
 8008b3e:	e03b      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	6818      	ldr	r0, [r3, #0]
 8008b44:	683b      	ldr	r3, [r7, #0]
 8008b46:	6859      	ldr	r1, [r3, #4]
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	68db      	ldr	r3, [r3, #12]
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	f000 fb26 	bl	800919e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	2160      	movs	r1, #96	; 0x60
 8008b58:	4618      	mov	r0, r3
 8008b5a:	f000 fb54 	bl	8009206 <TIM_ITRx_SetConfig>
    break;
 8008b5e:	e02b      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	6818      	ldr	r0, [r3, #0]
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	6859      	ldr	r1, [r3, #4]
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	68db      	ldr	r3, [r3, #12]
 8008b6c:	461a      	mov	r2, r3
 8008b6e:	f000 fae3 	bl	8009138 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	2140      	movs	r1, #64	; 0x40
 8008b78:	4618      	mov	r0, r3
 8008b7a:	f000 fb44 	bl	8009206 <TIM_ITRx_SetConfig>
    break;
 8008b7e:	e01b      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	2100      	movs	r1, #0
 8008b86:	4618      	mov	r0, r3
 8008b88:	f000 fb3d 	bl	8009206 <TIM_ITRx_SetConfig>
    break;
 8008b8c:	e014      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	2110      	movs	r1, #16
 8008b94:	4618      	mov	r0, r3
 8008b96:	f000 fb36 	bl	8009206 <TIM_ITRx_SetConfig>
    break;
 8008b9a:	e00d      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2120      	movs	r1, #32
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f000 fb2f 	bl	8009206 <TIM_ITRx_SetConfig>
    break;
 8008ba8:	e006      	b.n	8008bb8 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	2130      	movs	r1, #48	; 0x30
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f000 fb28 	bl	8009206 <TIM_ITRx_SetConfig>
    break;
 8008bb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2201      	movs	r2, #1
 8008bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  __HAL_UNLOCK(htim);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8008bc8:	2300      	movs	r3, #0
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3710      	adds	r7, #16
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bd80      	pop	{r7, pc}
 8008bd2:	bf00      	nop
 8008bd4:	fffeff88 	.word	0xfffeff88
 8008bd8:	fffefff8 	.word	0xfffefff8

08008bdc <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
  
}
 8008be4:	bf00      	nop
 8008be6:	370c      	adds	r7, #12
 8008be8:	46bd      	mov	sp, r7
 8008bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bee:	4770      	bx	lr

08008bf0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b083      	sub	sp, #12
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008bf8:	bf00      	nop
 8008bfa:	370c      	adds	r7, #12
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c02:	4770      	bx	lr

08008c04 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b083      	sub	sp, #12
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008c0c:	bf00      	nop
 8008c0e:	370c      	adds	r7, #12
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr

08008c18 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b083      	sub	sp, #12
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr

08008c2c <HAL_TIM_TriggerCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c34:	bf00      	nop
 8008c36:	370c      	adds	r7, #12
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr

08008c40 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008c40:	b480      	push	{r7}
 8008c42:	b085      	sub	sp, #20
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4a47      	ldr	r2, [pc, #284]	; (8008d74 <TIM_Base_SetConfig+0x134>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d013      	beq.n	8008c84 <TIM_Base_SetConfig+0x44>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c62:	d00f      	beq.n	8008c84 <TIM_Base_SetConfig+0x44>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	4a44      	ldr	r2, [pc, #272]	; (8008d78 <TIM_Base_SetConfig+0x138>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d00b      	beq.n	8008c84 <TIM_Base_SetConfig+0x44>
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	4a43      	ldr	r2, [pc, #268]	; (8008d7c <TIM_Base_SetConfig+0x13c>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d007      	beq.n	8008c84 <TIM_Base_SetConfig+0x44>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	4a42      	ldr	r2, [pc, #264]	; (8008d80 <TIM_Base_SetConfig+0x140>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d003      	beq.n	8008c84 <TIM_Base_SetConfig+0x44>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	4a41      	ldr	r2, [pc, #260]	; (8008d84 <TIM_Base_SetConfig+0x144>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d101      	bne.n	8008c88 <TIM_Base_SetConfig+0x48>
 8008c84:	2301      	movs	r3, #1
 8008c86:	e000      	b.n	8008c8a <TIM_Base_SetConfig+0x4a>
 8008c88:	2300      	movs	r3, #0
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d008      	beq.n	8008ca0 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	685b      	ldr	r3, [r3, #4]
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	4313      	orrs	r3, r2
 8008c9e:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	4a34      	ldr	r2, [pc, #208]	; (8008d74 <TIM_Base_SetConfig+0x134>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d02b      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cae:	d027      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	4a31      	ldr	r2, [pc, #196]	; (8008d78 <TIM_Base_SetConfig+0x138>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d023      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	4a30      	ldr	r2, [pc, #192]	; (8008d7c <TIM_Base_SetConfig+0x13c>)
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d01f      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	4a2f      	ldr	r2, [pc, #188]	; (8008d80 <TIM_Base_SetConfig+0x140>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d01b      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	4a2e      	ldr	r2, [pc, #184]	; (8008d84 <TIM_Base_SetConfig+0x144>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d017      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	4a2d      	ldr	r2, [pc, #180]	; (8008d88 <TIM_Base_SetConfig+0x148>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d013      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a2c      	ldr	r2, [pc, #176]	; (8008d8c <TIM_Base_SetConfig+0x14c>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d00f      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	4a2b      	ldr	r2, [pc, #172]	; (8008d90 <TIM_Base_SetConfig+0x150>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d00b      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	4a2a      	ldr	r2, [pc, #168]	; (8008d94 <TIM_Base_SetConfig+0x154>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d007      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	4a29      	ldr	r2, [pc, #164]	; (8008d98 <TIM_Base_SetConfig+0x158>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d003      	beq.n	8008d00 <TIM_Base_SetConfig+0xc0>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	4a28      	ldr	r2, [pc, #160]	; (8008d9c <TIM_Base_SetConfig+0x15c>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d101      	bne.n	8008d04 <TIM_Base_SetConfig+0xc4>
 8008d00:	2301      	movs	r3, #1
 8008d02:	e000      	b.n	8008d06 <TIM_Base_SetConfig+0xc6>
 8008d04:	2300      	movs	r3, #0
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d008      	beq.n	8008d1c <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	68fa      	ldr	r2, [r7, #12]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	695b      	ldr	r3, [r3, #20]
 8008d26:	4313      	orrs	r3, r2
 8008d28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	68fa      	ldr	r2, [r7, #12]
 8008d2e:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008d30:	683b      	ldr	r3, [r7, #0]
 8008d32:	689a      	ldr	r2, [r3, #8]
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	681a      	ldr	r2, [r3, #0]
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	4a0c      	ldr	r2, [pc, #48]	; (8008d74 <TIM_Base_SetConfig+0x134>)
 8008d44:	4293      	cmp	r3, r2
 8008d46:	d003      	beq.n	8008d50 <TIM_Base_SetConfig+0x110>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a0e      	ldr	r2, [pc, #56]	; (8008d84 <TIM_Base_SetConfig+0x144>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d101      	bne.n	8008d54 <TIM_Base_SetConfig+0x114>
 8008d50:	2301      	movs	r3, #1
 8008d52:	e000      	b.n	8008d56 <TIM_Base_SetConfig+0x116>
 8008d54:	2300      	movs	r3, #0
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d003      	beq.n	8008d62 <TIM_Base_SetConfig+0x122>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008d5a:	683b      	ldr	r3, [r7, #0]
 8008d5c:	691a      	ldr	r2, [r3, #16]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	2201      	movs	r2, #1
 8008d66:	615a      	str	r2, [r3, #20]
}
 8008d68:	bf00      	nop
 8008d6a:	3714      	adds	r7, #20
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d72:	4770      	bx	lr
 8008d74:	40010000 	.word	0x40010000
 8008d78:	40000400 	.word	0x40000400
 8008d7c:	40000800 	.word	0x40000800
 8008d80:	40000c00 	.word	0x40000c00
 8008d84:	40010400 	.word	0x40010400
 8008d88:	40014000 	.word	0x40014000
 8008d8c:	40014400 	.word	0x40014400
 8008d90:	40014800 	.word	0x40014800
 8008d94:	40001800 	.word	0x40001800
 8008d98:	40001c00 	.word	0x40001c00
 8008d9c:	40002000 	.word	0x40002000

08008da0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b087      	sub	sp, #28
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
 8008da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8008daa:	2300      	movs	r3, #0
 8008dac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8008dae:	2300      	movs	r3, #0
 8008db0:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;  
 8008db2:	2300      	movs	r3, #0
 8008db4:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6a1b      	ldr	r3, [r3, #32]
 8008dba:	f023 0201 	bic.w	r2, r3, #1
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6a1b      	ldr	r3, [r3, #32]
 8008dc6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	699b      	ldr	r3, [r3, #24]
 8008dd2:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008dd4:	68fa      	ldr	r2, [r7, #12]
 8008dd6:	4b2a      	ldr	r3, [pc, #168]	; (8008e80 <TIM_OC1_SetConfig+0xe0>)
 8008dd8:	4013      	ands	r3, r2
 8008dda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f023 0303 	bic.w	r3, r3, #3
 8008de2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	68fa      	ldr	r2, [r7, #12]
 8008dea:	4313      	orrs	r3, r2
 8008dec:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008dee:	697b      	ldr	r3, [r7, #20]
 8008df0:	f023 0302 	bic.w	r3, r3, #2
 8008df4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008df6:	683b      	ldr	r3, [r7, #0]
 8008df8:	689b      	ldr	r3, [r3, #8]
 8008dfa:	697a      	ldr	r2, [r7, #20]
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	617b      	str	r3, [r7, #20]

    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	4a20      	ldr	r2, [pc, #128]	; (8008e84 <TIM_OC1_SetConfig+0xe4>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d003      	beq.n	8008e10 <TIM_OC1_SetConfig+0x70>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	4a1f      	ldr	r2, [pc, #124]	; (8008e88 <TIM_OC1_SetConfig+0xe8>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d101      	bne.n	8008e14 <TIM_OC1_SetConfig+0x74>
 8008e10:	2301      	movs	r3, #1
 8008e12:	e000      	b.n	8008e16 <TIM_OC1_SetConfig+0x76>
 8008e14:	2300      	movs	r3, #0
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d01e      	beq.n	8008e58 <TIM_OC1_SetConfig+0xb8>
  {   
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	f023 0308 	bic.w	r3, r3, #8
 8008e20:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	68db      	ldr	r3, [r3, #12]
 8008e26:	697a      	ldr	r2, [r7, #20]
 8008e28:	4313      	orrs	r3, r2
 8008e2a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008e2c:	697b      	ldr	r3, [r7, #20]
 8008e2e:	f023 0304 	bic.w	r3, r3, #4
 8008e32:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008e34:	693b      	ldr	r3, [r7, #16]
 8008e36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	695b      	ldr	r3, [r3, #20]
 8008e48:	693a      	ldr	r2, [r7, #16]
 8008e4a:	4313      	orrs	r3, r2
 8008e4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008e4e:	683b      	ldr	r3, [r7, #0]
 8008e50:	699b      	ldr	r3, [r3, #24]
 8008e52:	693a      	ldr	r2, [r7, #16]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	693a      	ldr	r2, [r7, #16]
 8008e5c:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	68fa      	ldr	r2, [r7, #12]
 8008e62:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	685a      	ldr	r2, [r3, #4]
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	697a      	ldr	r2, [r7, #20]
 8008e70:	621a      	str	r2, [r3, #32]
} 
 8008e72:	bf00      	nop
 8008e74:	371c      	adds	r7, #28
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr
 8008e7e:	bf00      	nop
 8008e80:	fffeff8f 	.word	0xfffeff8f
 8008e84:	40010000 	.word	0x40010000
 8008e88:	40010400 	.word	0x40010400

08008e8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b087      	sub	sp, #28
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8008e96:	2300      	movs	r3, #0
 8008e98:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	613b      	str	r3, [r7, #16]
   
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	6a1b      	ldr	r3, [r3, #32]
 8008ea6:	f023 0210 	bic.w	r2, r3, #16
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6a1b      	ldr	r3, [r3, #32]
 8008eb2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	685b      	ldr	r3, [r3, #4]
 8008eb8:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	699b      	ldr	r3, [r3, #24]
 8008ebe:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008ec0:	68fa      	ldr	r2, [r7, #12]
 8008ec2:	4b2c      	ldr	r3, [pc, #176]	; (8008f74 <TIM_OC2_SetConfig+0xe8>)
 8008ec4:	4013      	ands	r3, r2
 8008ec6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008ece:	60fb      	str	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	021b      	lsls	r3, r3, #8
 8008ed6:	68fa      	ldr	r2, [r7, #12]
 8008ed8:	4313      	orrs	r3, r2
 8008eda:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	f023 0320 	bic.w	r3, r3, #32
 8008ee2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	011b      	lsls	r3, r3, #4
 8008eea:	697a      	ldr	r2, [r7, #20]
 8008eec:	4313      	orrs	r3, r2
 8008eee:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	4a21      	ldr	r2, [pc, #132]	; (8008f78 <TIM_OC2_SetConfig+0xec>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	d003      	beq.n	8008f00 <TIM_OC2_SetConfig+0x74>
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	4a20      	ldr	r2, [pc, #128]	; (8008f7c <TIM_OC2_SetConfig+0xf0>)
 8008efc:	4293      	cmp	r3, r2
 8008efe:	d101      	bne.n	8008f04 <TIM_OC2_SetConfig+0x78>
 8008f00:	2301      	movs	r3, #1
 8008f02:	e000      	b.n	8008f06 <TIM_OC2_SetConfig+0x7a>
 8008f04:	2300      	movs	r3, #0
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d021      	beq.n	8008f4e <TIM_OC2_SetConfig+0xc2>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008f0a:	697b      	ldr	r3, [r7, #20]
 8008f0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008f10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	68db      	ldr	r3, [r3, #12]
 8008f16:	011b      	lsls	r3, r3, #4
 8008f18:	697a      	ldr	r2, [r7, #20]
 8008f1a:	4313      	orrs	r3, r2
 8008f1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f24:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008f26:	693b      	ldr	r3, [r7, #16]
 8008f28:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008f2e:	693b      	ldr	r3, [r7, #16]
 8008f30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	695b      	ldr	r3, [r3, #20]
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	693a      	ldr	r2, [r7, #16]
 8008f3e:	4313      	orrs	r3, r2
 8008f40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	699b      	ldr	r3, [r3, #24]
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	693a      	ldr	r2, [r7, #16]
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	68fa      	ldr	r2, [r7, #12]
 8008f58:	619a      	str	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	697a      	ldr	r2, [r7, #20]
 8008f66:	621a      	str	r2, [r3, #32]
}
 8008f68:	bf00      	nop
 8008f6a:	371c      	adds	r7, #28
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr
 8008f74:	feff8fff 	.word	0xfeff8fff
 8008f78:	40010000 	.word	0x40010000
 8008f7c:	40010400 	.word	0x40010400

08008f80 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b087      	sub	sp, #28
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
 8008f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 8008f8e:	2300      	movs	r3, #0
 8008f90:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;   
 8008f92:	2300      	movs	r3, #0
 8008f94:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6a1b      	ldr	r3, [r3, #32]
 8008f9a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6a1b      	ldr	r3, [r3, #32]
 8008fa6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	685b      	ldr	r3, [r3, #4]
 8008fac:	613b      	str	r3, [r7, #16]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	69db      	ldr	r3, [r3, #28]
 8008fb2:	60fb      	str	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008fb4:	68fa      	ldr	r2, [r7, #12]
 8008fb6:	4b2c      	ldr	r3, [pc, #176]	; (8009068 <TIM_OC3_SetConfig+0xe8>)
 8008fb8:	4013      	ands	r3, r2
 8008fba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f023 0303 	bic.w	r3, r3, #3
 8008fc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	68fa      	ldr	r2, [r7, #12]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	60fb      	str	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008fd4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	689b      	ldr	r3, [r3, #8]
 8008fda:	021b      	lsls	r3, r3, #8
 8008fdc:	697a      	ldr	r2, [r7, #20]
 8008fde:	4313      	orrs	r3, r2
 8008fe0:	617b      	str	r3, [r7, #20]
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	4a21      	ldr	r2, [pc, #132]	; (800906c <TIM_OC3_SetConfig+0xec>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d003      	beq.n	8008ff2 <TIM_OC3_SetConfig+0x72>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	4a20      	ldr	r2, [pc, #128]	; (8009070 <TIM_OC3_SetConfig+0xf0>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d101      	bne.n	8008ff6 <TIM_OC3_SetConfig+0x76>
 8008ff2:	2301      	movs	r3, #1
 8008ff4:	e000      	b.n	8008ff8 <TIM_OC3_SetConfig+0x78>
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d021      	beq.n	8009040 <TIM_OC3_SetConfig+0xc0>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
    
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009002:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	68db      	ldr	r3, [r3, #12]
 8009008:	021b      	lsls	r3, r3, #8
 800900a:	697a      	ldr	r2, [r7, #20]
 800900c:	4313      	orrs	r3, r2
 800900e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009016:	617b      	str	r3, [r7, #20]
    
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009018:	693b      	ldr	r3, [r7, #16]
 800901a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800901e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009026:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	695b      	ldr	r3, [r3, #20]
 800902c:	011b      	lsls	r3, r3, #4
 800902e:	693a      	ldr	r2, [r7, #16]
 8009030:	4313      	orrs	r3, r2
 8009032:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	699b      	ldr	r3, [r3, #24]
 8009038:	011b      	lsls	r3, r3, #4
 800903a:	693a      	ldr	r2, [r7, #16]
 800903c:	4313      	orrs	r3, r2
 800903e:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	693a      	ldr	r2, [r7, #16]
 8009044:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	61da      	str	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	685a      	ldr	r2, [r3, #4]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	697a      	ldr	r2, [r7, #20]
 8009058:	621a      	str	r2, [r3, #32]
}
 800905a:	bf00      	nop
 800905c:	371c      	adds	r7, #28
 800905e:	46bd      	mov	sp, r7
 8009060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009064:	4770      	bx	lr
 8009066:	bf00      	nop
 8009068:	fffeff8f 	.word	0xfffeff8f
 800906c:	40010000 	.word	0x40010000
 8009070:	40010400 	.word	0x40010400

08009074 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009074:	b480      	push	{r7}
 8009076:	b087      	sub	sp, #28
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
 800907c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 800907e:	2300      	movs	r3, #0
 8009080:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 8009082:	2300      	movs	r3, #0
 8009084:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0;
 8009086:	2300      	movs	r3, #0
 8009088:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6a1b      	ldr	r3, [r3, #32]
 800908e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6a1b      	ldr	r3, [r3, #32]
 800909a:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 = TIMx->CR2;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	617b      	str	r3, [r7, #20]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	69db      	ldr	r3, [r3, #28]
 80090a6:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80090a8:	693a      	ldr	r2, [r7, #16]
 80090aa:	4b20      	ldr	r3, [pc, #128]	; (800912c <TIM_OC4_SetConfig+0xb8>)
 80090ac:	4013      	ands	r3, r2
 80090ae:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80090b0:	693b      	ldr	r3, [r7, #16]
 80090b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80090b6:	613b      	str	r3, [r7, #16]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	021b      	lsls	r3, r3, #8
 80090be:	693a      	ldr	r2, [r7, #16]
 80090c0:	4313      	orrs	r3, r2
 80090c2:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80090ca:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 80090cc:	683b      	ldr	r3, [r7, #0]
 80090ce:	689b      	ldr	r3, [r3, #8]
 80090d0:	031b      	lsls	r3, r3, #12
 80090d2:	68fa      	ldr	r2, [r7, #12]
 80090d4:	4313      	orrs	r3, r2
 80090d6:	60fb      	str	r3, [r7, #12]
   
  /*if((TIMx == TIM1) || (TIMx == TIM8))*/
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	4a15      	ldr	r2, [pc, #84]	; (8009130 <TIM_OC4_SetConfig+0xbc>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d003      	beq.n	80090e8 <TIM_OC4_SetConfig+0x74>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a14      	ldr	r2, [pc, #80]	; (8009134 <TIM_OC4_SetConfig+0xc0>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d101      	bne.n	80090ec <TIM_OC4_SetConfig+0x78>
 80090e8:	2301      	movs	r3, #1
 80090ea:	e000      	b.n	80090ee <TIM_OC4_SetConfig+0x7a>
 80090ec:	2300      	movs	r3, #0
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d009      	beq.n	8009106 <TIM_OC4_SetConfig+0x92>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80090f8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	695b      	ldr	r3, [r3, #20]
 80090fe:	019b      	lsls	r3, r3, #6
 8009100:	697a      	ldr	r2, [r7, #20]
 8009102:	4313      	orrs	r3, r2
 8009104:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	697a      	ldr	r2, [r7, #20]
 800910a:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	693a      	ldr	r2, [r7, #16]
 8009110:	61da      	str	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	685a      	ldr	r2, [r3, #4]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	68fa      	ldr	r2, [r7, #12]
 800911e:	621a      	str	r2, [r3, #32]
}
 8009120:	bf00      	nop
 8009122:	371c      	adds	r7, #28
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr
 800912c:	feff8fff 	.word	0xfeff8fff
 8009130:	40010000 	.word	0x40010000
 8009134:	40010400 	.word	0x40010400

08009138 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009138:	b480      	push	{r7}
 800913a:	b087      	sub	sp, #28
 800913c:	af00      	add	r7, sp, #0
 800913e:	60f8      	str	r0, [r7, #12]
 8009140:	60b9      	str	r1, [r7, #8]
 8009142:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0;
 8009144:	2300      	movs	r3, #0
 8009146:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 8009148:	2300      	movs	r3, #0
 800914a:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	6a1b      	ldr	r3, [r3, #32]
 8009150:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	6a1b      	ldr	r3, [r3, #32]
 8009156:	f023 0201 	bic.w	r2, r3, #1
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800916a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4);
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	011b      	lsls	r3, r3, #4
 8009170:	697a      	ldr	r2, [r7, #20]
 8009172:	4313      	orrs	r3, r2
 8009174:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	f023 030a 	bic.w	r3, r3, #10
 800917c:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800917e:	693a      	ldr	r2, [r7, #16]
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	4313      	orrs	r3, r2
 8009184:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	697a      	ldr	r2, [r7, #20]
 800918a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	693a      	ldr	r2, [r7, #16]
 8009190:	621a      	str	r2, [r3, #32]
}
 8009192:	bf00      	nop
 8009194:	371c      	adds	r7, #28
 8009196:	46bd      	mov	sp, r7
 8009198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919c:	4770      	bx	lr

0800919e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800919e:	b480      	push	{r7}
 80091a0:	b087      	sub	sp, #28
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	60f8      	str	r0, [r7, #12]
 80091a6:	60b9      	str	r1, [r7, #8]
 80091a8:	607a      	str	r2, [r7, #4]
uint32_t tmpccmr1 = 0;
 80091aa:	2300      	movs	r3, #0
 80091ac:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 80091ae:	2300      	movs	r3, #0
 80091b0:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	6a1b      	ldr	r3, [r3, #32]
 80091b6:	f023 0210 	bic.w	r2, r3, #16
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	699b      	ldr	r3, [r3, #24]
 80091c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	6a1b      	ldr	r3, [r3, #32]
 80091c8:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091ca:	697b      	ldr	r3, [r7, #20]
 80091cc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80091d0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	031b      	lsls	r3, r3, #12
 80091d6:	697a      	ldr	r2, [r7, #20]
 80091d8:	4313      	orrs	r3, r2
 80091da:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80091e2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4);
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	011b      	lsls	r3, r3, #4
 80091e8:	693a      	ldr	r2, [r7, #16]
 80091ea:	4313      	orrs	r3, r2
 80091ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	697a      	ldr	r2, [r7, #20]
 80091f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	693a      	ldr	r2, [r7, #16]
 80091f8:	621a      	str	r2, [r3, #32]
}
 80091fa:	bf00      	nop
 80091fc:	371c      	adds	r7, #28
 80091fe:	46bd      	mov	sp, r7
 8009200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009204:	4770      	bx	lr

08009206 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8009206:	b480      	push	{r7}
 8009208:	b085      	sub	sp, #20
 800920a:	af00      	add	r7, sp, #0
 800920c:	6078      	str	r0, [r7, #4]
 800920e:	460b      	mov	r3, r1
 8009210:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0;
 8009212:	2300      	movs	r3, #0
 8009214:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009222:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8009224:	887b      	ldrh	r3, [r7, #2]
 8009226:	f043 0307 	orr.w	r3, r3, #7
 800922a:	b29b      	uxth	r3, r3
 800922c:	461a      	mov	r2, r3
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	4313      	orrs	r3, r2
 8009232:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	68fa      	ldr	r2, [r7, #12]
 8009238:	609a      	str	r2, [r3, #8]
}
 800923a:	bf00      	nop
 800923c:	3714      	adds	r7, #20
 800923e:	46bd      	mov	sp, r7
 8009240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009244:	4770      	bx	lr

08009246 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009246:	b480      	push	{r7}
 8009248:	b087      	sub	sp, #28
 800924a:	af00      	add	r7, sp, #0
 800924c:	60f8      	str	r0, [r7, #12]
 800924e:	60b9      	str	r1, [r7, #8]
 8009250:	607a      	str	r2, [r7, #4]
 8009252:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0;
 8009254:	2300      	movs	r3, #0
 8009256:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	689b      	ldr	r3, [r3, #8]
 800925c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009264:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	021a      	lsls	r2, r3, #8
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	431a      	orrs	r2, r3
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	4313      	orrs	r3, r2
 8009272:	697a      	ldr	r2, [r7, #20]
 8009274:	4313      	orrs	r3, r2
 8009276:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	697a      	ldr	r2, [r7, #20]
 800927c:	609a      	str	r2, [r3, #8]
} 
 800927e:	bf00      	nop
 8009280:	371c      	adds	r7, #28
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr

0800928a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800928a:	b480      	push	{r7}
 800928c:	b087      	sub	sp, #28
 800928e:	af00      	add	r7, sp, #0
 8009290:	60f8      	str	r0, [r7, #12]
 8009292:	60b9      	str	r1, [r7, #8]
 8009294:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8009296:	2300      	movs	r3, #0
 8009298:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 800929a:	2201      	movs	r2, #1
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	fa02 f303 	lsl.w	r3, r2, r3
 80092a2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80092a4:	68fb      	ldr	r3, [r7, #12]
 80092a6:	6a1a      	ldr	r2, [r3, #32]
 80092a8:	697b      	ldr	r3, [r7, #20]
 80092aa:	43db      	mvns	r3, r3
 80092ac:	401a      	ands	r2, r3
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	6a1a      	ldr	r2, [r3, #32]
 80092b6:	6879      	ldr	r1, [r7, #4]
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	fa01 f303 	lsl.w	r3, r1, r3
 80092be:	431a      	orrs	r2, r3
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	621a      	str	r2, [r3, #32]
}
 80092c4:	bf00      	nop
 80092c6:	371c      	adds	r7, #28
 80092c8:	46bd      	mov	sp, r7
 80092ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ce:	4770      	bx	lr

080092d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80092d0:	b480      	push	{r7}
 80092d2:	b085      	sub	sp, #20
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	d101      	bne.n	80092e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80092e4:	2302      	movs	r3, #2
 80092e6:	e03d      	b.n	8009364 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	2201      	movs	r2, #1
 80092ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	685b      	ldr	r3, [r3, #4]
 80092f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	689b      	ldr	r3, [r3, #8]
 80092fe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	4a1a      	ldr	r2, [pc, #104]	; (8009370 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d004      	beq.n	8009314 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	4a19      	ldr	r2, [pc, #100]	; (8009374 <HAL_TIMEx_MasterConfigSynchronization+0xa4>)
 8009310:	4293      	cmp	r3, r2
 8009312:	d108      	bne.n	8009326 <HAL_TIMEx_MasterConfigSynchronization+0x56>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800931a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	685b      	ldr	r3, [r3, #4]
 8009320:	68fa      	ldr	r2, [r7, #12]
 8009322:	4313      	orrs	r3, r2
 8009324:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800932c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	68fa      	ldr	r2, [r7, #12]
 8009334:	4313      	orrs	r3, r2
 8009336:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800933e:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	689b      	ldr	r3, [r3, #8]
 8009344:	68ba      	ldr	r2, [r7, #8]
 8009346:	4313      	orrs	r3, r2
 8009348:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68fa      	ldr	r2, [r7, #12]
 8009350:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	68ba      	ldr	r2, [r7, #8]
 8009358:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	2200      	movs	r2, #0
 800935e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8009362:	2300      	movs	r3, #0
} 
 8009364:	4618      	mov	r0, r3
 8009366:	3714      	adds	r7, #20
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr
 8009370:	40010000 	.word	0x40010000
 8009374:	40010400 	.word	0x40010400

08009378 <HAL_TIMEx_CommutationCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8009380:	bf00      	nop
 8009382:	370c      	adds	r7, #12
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800938c:	b480      	push	{r7}
 800938e:	b083      	sub	sp, #12
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr

080093a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b084      	sub	sp, #16
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	60f8      	str	r0, [r7, #12]
 80093a8:	60b9      	str	r1, [r7, #8]
 80093aa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093b2:	2b01      	cmp	r3, #1
 80093b4:	d101      	bne.n	80093ba <HAL_TIM_PWM_ConfigChannel+0x1a>
 80093b6:	2302      	movs	r3, #2
 80093b8:	e105      	b.n	80095c6 <HAL_TIM_PWM_ConfigChannel+0x226>
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2201      	movs	r2, #1
 80093be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2202      	movs	r2, #2
 80093c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  switch (Channel)
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	2b14      	cmp	r3, #20
 80093ce:	f200 80f0 	bhi.w	80095b2 <HAL_TIM_PWM_ConfigChannel+0x212>
 80093d2:	a201      	add	r2, pc, #4	; (adr r2, 80093d8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80093d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093d8:	0800942d 	.word	0x0800942d
 80093dc:	080095b3 	.word	0x080095b3
 80093e0:	080095b3 	.word	0x080095b3
 80093e4:	080095b3 	.word	0x080095b3
 80093e8:	0800946d 	.word	0x0800946d
 80093ec:	080095b3 	.word	0x080095b3
 80093f0:	080095b3 	.word	0x080095b3
 80093f4:	080095b3 	.word	0x080095b3
 80093f8:	080094af 	.word	0x080094af
 80093fc:	080095b3 	.word	0x080095b3
 8009400:	080095b3 	.word	0x080095b3
 8009404:	080095b3 	.word	0x080095b3
 8009408:	080094ef 	.word	0x080094ef
 800940c:	080095b3 	.word	0x080095b3
 8009410:	080095b3 	.word	0x080095b3
 8009414:	080095b3 	.word	0x080095b3
 8009418:	08009531 	.word	0x08009531
 800941c:	080095b3 	.word	0x080095b3
 8009420:	080095b3 	.word	0x080095b3
 8009424:	080095b3 	.word	0x080095b3
 8009428:	08009571 	.word	0x08009571
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	68b9      	ldr	r1, [r7, #8]
 8009432:	4618      	mov	r0, r3
 8009434:	f7ff fcb4 	bl	8008da0 <TIM_OC1_SetConfig>
      
      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	68fa      	ldr	r2, [r7, #12]
 800943e:	6812      	ldr	r2, [r2, #0]
 8009440:	6992      	ldr	r2, [r2, #24]
 8009442:	f042 0208 	orr.w	r2, r2, #8
 8009446:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	68fa      	ldr	r2, [r7, #12]
 800944e:	6812      	ldr	r2, [r2, #0]
 8009450:	6992      	ldr	r2, [r2, #24]
 8009452:	f022 0204 	bic.w	r2, r2, #4
 8009456:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	68fa      	ldr	r2, [r7, #12]
 800945e:	6812      	ldr	r2, [r2, #0]
 8009460:	6991      	ldr	r1, [r2, #24]
 8009462:	68ba      	ldr	r2, [r7, #8]
 8009464:	6912      	ldr	r2, [r2, #16]
 8009466:	430a      	orrs	r2, r1
 8009468:	619a      	str	r2, [r3, #24]
    }
    break;
 800946a:	e0a3      	b.n	80095b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	68b9      	ldr	r1, [r7, #8]
 8009472:	4618      	mov	r0, r3
 8009474:	f7ff fd0a 	bl	8008e8c <TIM_OC2_SetConfig>
      
      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	68fa      	ldr	r2, [r7, #12]
 800947e:	6812      	ldr	r2, [r2, #0]
 8009480:	6992      	ldr	r2, [r2, #24]
 8009482:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009486:	619a      	str	r2, [r3, #24]
      
      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	68fa      	ldr	r2, [r7, #12]
 800948e:	6812      	ldr	r2, [r2, #0]
 8009490:	6992      	ldr	r2, [r2, #24]
 8009492:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009496:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	68fa      	ldr	r2, [r7, #12]
 800949e:	6812      	ldr	r2, [r2, #0]
 80094a0:	6991      	ldr	r1, [r2, #24]
 80094a2:	68ba      	ldr	r2, [r7, #8]
 80094a4:	6912      	ldr	r2, [r2, #16]
 80094a6:	0212      	lsls	r2, r2, #8
 80094a8:	430a      	orrs	r2, r1
 80094aa:	619a      	str	r2, [r3, #24]
    }
    break;
 80094ac:	e082      	b.n	80095b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	68b9      	ldr	r1, [r7, #8]
 80094b4:	4618      	mov	r0, r3
 80094b6:	f7ff fd63 	bl	8008f80 <TIM_OC3_SetConfig>
      
      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	68fa      	ldr	r2, [r7, #12]
 80094c0:	6812      	ldr	r2, [r2, #0]
 80094c2:	69d2      	ldr	r2, [r2, #28]
 80094c4:	f042 0208 	orr.w	r2, r2, #8
 80094c8:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	68fa      	ldr	r2, [r7, #12]
 80094d0:	6812      	ldr	r2, [r2, #0]
 80094d2:	69d2      	ldr	r2, [r2, #28]
 80094d4:	f022 0204 	bic.w	r2, r2, #4
 80094d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	68fa      	ldr	r2, [r7, #12]
 80094e0:	6812      	ldr	r2, [r2, #0]
 80094e2:	69d1      	ldr	r1, [r2, #28]
 80094e4:	68ba      	ldr	r2, [r7, #8]
 80094e6:	6912      	ldr	r2, [r2, #16]
 80094e8:	430a      	orrs	r2, r1
 80094ea:	61da      	str	r2, [r3, #28]
    }
    break;
 80094ec:	e062      	b.n	80095b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
      
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	68b9      	ldr	r1, [r7, #8]
 80094f4:	4618      	mov	r0, r3
 80094f6:	f7ff fdbd 	bl	8009074 <TIM_OC4_SetConfig>
      
      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	68fa      	ldr	r2, [r7, #12]
 8009500:	6812      	ldr	r2, [r2, #0]
 8009502:	69d2      	ldr	r2, [r2, #28]
 8009504:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009508:	61da      	str	r2, [r3, #28]
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	68fa      	ldr	r2, [r7, #12]
 8009510:	6812      	ldr	r2, [r2, #0]
 8009512:	69d2      	ldr	r2, [r2, #28]
 8009514:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009518:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;  
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	68fa      	ldr	r2, [r7, #12]
 8009520:	6812      	ldr	r2, [r2, #0]
 8009522:	69d1      	ldr	r1, [r2, #28]
 8009524:	68ba      	ldr	r2, [r7, #8]
 8009526:	6912      	ldr	r2, [r2, #16]
 8009528:	0212      	lsls	r2, r2, #8
 800952a:	430a      	orrs	r2, r1
 800952c:	61da      	str	r2, [r3, #28]
    }
    break;
 800952e:	e041      	b.n	80095b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	68b9      	ldr	r1, [r7, #8]
 8009536:	4618      	mov	r0, r3
 8009538:	f000 f84a 	bl	80095d0 <TIM_OC5_SetConfig>
      
      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	68fa      	ldr	r2, [r7, #12]
 8009542:	6812      	ldr	r2, [r2, #0]
 8009544:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8009546:	f042 0208 	orr.w	r2, r2, #8
 800954a:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	68fa      	ldr	r2, [r7, #12]
 8009552:	6812      	ldr	r2, [r2, #0]
 8009554:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8009556:	f022 0204 	bic.w	r2, r2, #4
 800955a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	68fa      	ldr	r2, [r7, #12]
 8009562:	6812      	ldr	r2, [r2, #0]
 8009564:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8009566:	68ba      	ldr	r2, [r7, #8]
 8009568:	6912      	ldr	r2, [r2, #16]
 800956a:	430a      	orrs	r2, r1
 800956c:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 800956e:	e021      	b.n	80095b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	68b9      	ldr	r1, [r7, #8]
 8009576:	4618      	mov	r0, r3
 8009578:	f000 f882 	bl	8009680 <TIM_OC6_SetConfig>
      
      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	68fa      	ldr	r2, [r7, #12]
 8009582:	6812      	ldr	r2, [r2, #0]
 8009584:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8009586:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800958a:	655a      	str	r2, [r3, #84]	; 0x54
      
     /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	68fa      	ldr	r2, [r7, #12]
 8009592:	6812      	ldr	r2, [r2, #0]
 8009594:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8009596:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800959a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8;  
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	68fa      	ldr	r2, [r7, #12]
 80095a2:	6812      	ldr	r2, [r2, #0]
 80095a4:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80095a6:	68ba      	ldr	r2, [r7, #8]
 80095a8:	6912      	ldr	r2, [r2, #16]
 80095aa:	0212      	lsls	r2, r2, #8
 80095ac:	430a      	orrs	r2, r1
 80095ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
    break;
 80095b0:	e000      	b.n	80095b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    
    default:
    break;    
 80095b2:	bf00      	nop
  }
  
  htim->State = HAL_TIM_STATE_READY;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	2201      	movs	r2, #1
 80095b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    
  __HAL_UNLOCK(htim);
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	2200      	movs	r2, #0
 80095c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 80095c4:	2300      	movs	r3, #0
}
 80095c6:	4618      	mov	r0, r3
 80095c8:	3710      	adds	r7, #16
 80095ca:	46bd      	mov	sp, r7
 80095cc:	bd80      	pop	{r7, pc}
 80095ce:	bf00      	nop

080095d0 <TIM_OC5_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b087      	sub	sp, #28
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80095da:	2300      	movs	r3, #0
 80095dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 80095de:	2300      	movs	r3, #0
 80095e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 80095e2:	2300      	movs	r3, #0
 80095e4:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6a1b      	ldr	r3, [r3, #32]
 80095ea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	6a1b      	ldr	r3, [r3, #32]
 80095f6:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009602:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009604:	693a      	ldr	r2, [r7, #16]
 8009606:	4b1b      	ldr	r3, [pc, #108]	; (8009674 <TIM_OC5_SetConfig+0xa4>)
 8009608:	4013      	ands	r3, r2
 800960a:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	693a      	ldr	r2, [r7, #16]
 8009612:	4313      	orrs	r3, r2
 8009614:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800961c:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16);
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	041b      	lsls	r3, r3, #16
 8009624:	68fa      	ldr	r2, [r7, #12]
 8009626:	4313      	orrs	r3, r2
 8009628:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	4a12      	ldr	r2, [pc, #72]	; (8009678 <TIM_OC5_SetConfig+0xa8>)
 800962e:	4293      	cmp	r3, r2
 8009630:	d003      	beq.n	800963a <TIM_OC5_SetConfig+0x6a>
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	4a11      	ldr	r2, [pc, #68]	; (800967c <TIM_OC5_SetConfig+0xac>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d109      	bne.n	800964e <TIM_OC5_SetConfig+0x7e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009640:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8);
 8009642:	683b      	ldr	r3, [r7, #0]
 8009644:	695b      	ldr	r3, [r3, #20]
 8009646:	021b      	lsls	r3, r3, #8
 8009648:	697a      	ldr	r2, [r7, #20]
 800964a:	4313      	orrs	r3, r2
 800964c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	697a      	ldr	r2, [r7, #20]
 8009652:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	693a      	ldr	r2, [r7, #16]
 8009658:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	685a      	ldr	r2, [r3, #4]
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	659a      	str	r2, [r3, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	621a      	str	r2, [r3, #32]
}
 8009668:	bf00      	nop
 800966a:	371c      	adds	r7, #28
 800966c:	46bd      	mov	sp, r7
 800966e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009672:	4770      	bx	lr
 8009674:	fffeff8f 	.word	0xfffeff8f
 8009678:	40010000 	.word	0x40010000
 800967c:	40010400 	.word	0x40010400

08009680 <TIM_OC6_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009680:	b480      	push	{r7}
 8009682:	b087      	sub	sp, #28
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
 8009688:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 800968a:	2300      	movs	r3, #0
 800968c:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 800968e:	2300      	movs	r3, #0
 8009690:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0; 
 8009692:	2300      	movs	r3, #0
 8009694:	617b      	str	r3, [r7, #20]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6a1b      	ldr	r3, [r3, #32]
 800969a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	621a      	str	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	6a1b      	ldr	r3, [r3, #32]
 80096a6:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	685b      	ldr	r3, [r3, #4]
 80096ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096b2:	613b      	str	r3, [r7, #16]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80096b4:	693a      	ldr	r2, [r7, #16]
 80096b6:	4b1c      	ldr	r3, [pc, #112]	; (8009728 <TIM_OC6_SetConfig+0xa8>)
 80096b8:	4013      	ands	r3, r2
 80096ba:	613b      	str	r3, [r7, #16]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	021b      	lsls	r3, r3, #8
 80096c2:	693a      	ldr	r2, [r7, #16]
 80096c4:	4313      	orrs	r3, r2
 80096c6:	613b      	str	r3, [r7, #16]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80096ce:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20);
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	689b      	ldr	r3, [r3, #8]
 80096d4:	051b      	lsls	r3, r3, #20
 80096d6:	68fa      	ldr	r2, [r7, #12]
 80096d8:	4313      	orrs	r3, r2
 80096da:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	4a13      	ldr	r2, [pc, #76]	; (800972c <TIM_OC6_SetConfig+0xac>)
 80096e0:	4293      	cmp	r3, r2
 80096e2:	d003      	beq.n	80096ec <TIM_OC6_SetConfig+0x6c>
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	4a12      	ldr	r2, [pc, #72]	; (8009730 <TIM_OC6_SetConfig+0xb0>)
 80096e8:	4293      	cmp	r3, r2
 80096ea:	d109      	bne.n	8009700 <TIM_OC6_SetConfig+0x80>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80096f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10);
 80096f4:	683b      	ldr	r3, [r7, #0]
 80096f6:	695b      	ldr	r3, [r3, #20]
 80096f8:	029b      	lsls	r3, r3, #10
 80096fa:	697a      	ldr	r2, [r7, #20]
 80096fc:	4313      	orrs	r3, r2
 80096fe:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	697a      	ldr	r2, [r7, #20]
 8009704:	605a      	str	r2, [r3, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	693a      	ldr	r2, [r7, #16]
 800970a:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	685a      	ldr	r2, [r3, #4]
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	65da      	str	r2, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	621a      	str	r2, [r3, #32]
}
 800971a:	bf00      	nop
 800971c:	371c      	adds	r7, #28
 800971e:	46bd      	mov	sp, r7
 8009720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009724:	4770      	bx	lr
 8009726:	bf00      	nop
 8009728:	feff8fff 	.word	0xfeff8fff
 800972c:	40010000 	.word	0x40010000
 8009730:	40010400 	.word	0x40010400

08009734 <HAL_UART_Init>:
  *         parameters in the UART_InitTypeDef and creates the associated handle .
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009734:	b580      	push	{r7, lr}
 8009736:	b082      	sub	sp, #8
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d101      	bne.n	8009746 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	e043      	b.n	80097ce <HAL_UART_Init+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800974c:	b2db      	uxtb	r3, r3
 800974e:	2b00      	cmp	r3, #0
 8009750:	d106      	bne.n	8009760 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2200      	movs	r2, #0
 8009756:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f007 fdf2 	bl	8011344 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2224      	movs	r2, #36	; 0x24
 8009764:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	687a      	ldr	r2, [r7, #4]
 800976e:	6812      	ldr	r2, [r2, #0]
 8009770:	6812      	ldr	r2, [r2, #0]
 8009772:	f022 0201 	bic.w	r2, r2, #1
 8009776:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	f000 fce7 	bl	800a14c <UART_SetConfig>
 800977e:	4603      	mov	r3, r0
 8009780:	2b01      	cmp	r3, #1
 8009782:	d101      	bne.n	8009788 <HAL_UART_Init+0x54>
  {
    return HAL_ERROR;
 8009784:	2301      	movs	r3, #1
 8009786:	e022      	b.n	80097ce <HAL_UART_Init+0x9a>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800978c:	2b00      	cmp	r3, #0
 800978e:	d002      	beq.n	8009796 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8009790:	6878      	ldr	r0, [r7, #4]
 8009792:	f000 ff49 	bl	800a628 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	687a      	ldr	r2, [r7, #4]
 800979c:	6812      	ldr	r2, [r2, #0]
 800979e:	6852      	ldr	r2, [r2, #4]
 80097a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80097a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	687a      	ldr	r2, [r7, #4]
 80097ac:	6812      	ldr	r2, [r2, #0]
 80097ae:	6892      	ldr	r2, [r2, #8]
 80097b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80097b4:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	687a      	ldr	r2, [r7, #4]
 80097bc:	6812      	ldr	r2, [r2, #0]
 80097be:	6812      	ldr	r2, [r2, #0]
 80097c0:	f042 0201 	orr.w	r2, r2, #1
 80097c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f000 ffd0 	bl	800a76c <UART_CheckIdleState>
 80097cc:	4603      	mov	r3, r0
}
 80097ce:	4618      	mov	r0, r3
 80097d0:	3708      	adds	r7, #8
 80097d2:	46bd      	mov	sp, r7
 80097d4:	bd80      	pop	{r7, pc}

080097d6 <HAL_UART_DeInit>:
  * @brief DeInitializes the UART peripheral
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80097d6:	b580      	push	{r7, lr}
 80097d8:	b082      	sub	sp, #8
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d101      	bne.n	80097e8 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80097e4:	2301      	movs	r3, #1
 80097e6:	e02a      	b.n	800983e <HAL_UART_DeInit+0x68>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2224      	movs	r2, #36	; 0x24
 80097ec:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	687a      	ldr	r2, [r7, #4]
 80097f6:	6812      	ldr	r2, [r2, #0]
 80097f8:	6812      	ldr	r2, [r2, #0]
 80097fa:	f022 0201 	bic.w	r2, r2, #1
 80097fe:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	2200      	movs	r2, #0
 8009806:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	2200      	movs	r2, #0
 800980e:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	2200      	movs	r2, #0
 8009816:	609a      	str	r2, [r3, #8]

  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f007 fed5 	bl	80115c8 <HAL_UART_MspDeInit>

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2200      	movs	r2, #0
 8009822:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->gState    = HAL_UART_STATE_RESET;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	2200      	movs	r2, #0
 8009828:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState   = HAL_UART_STATE_RESET;
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	2200      	movs	r2, #0
 8009830:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2200      	movs	r2, #0
 8009838:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 800983c:	2300      	movs	r3, #0
}
 800983e:	4618      	mov	r0, r3
 8009840:	3708      	adds	r7, #8
 8009842:	46bd      	mov	sp, r7
 8009844:	bd80      	pop	{r7, pc}
	...

08009848 <HAL_UART_Transmit_DMA>:
  * @param pData pointer to data buffer.
  * @param Size amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b086      	sub	sp, #24
 800984c:	af00      	add	r7, sp, #0
 800984e:	60f8      	str	r0, [r7, #12]
 8009850:	60b9      	str	r1, [r7, #8]
 8009852:	4613      	mov	r3, r2
 8009854:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800985c:	b2db      	uxtb	r3, r3
 800985e:	2b20      	cmp	r3, #32
 8009860:	d154      	bne.n	800990c <HAL_UART_Transmit_DMA+0xc4>
  {
    if((pData == NULL ) || (Size == 0U))
 8009862:	68bb      	ldr	r3, [r7, #8]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d002      	beq.n	800986e <HAL_UART_Transmit_DMA+0x26>
 8009868:	88fb      	ldrh	r3, [r7, #6]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d101      	bne.n	8009872 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800986e:	2301      	movs	r3, #1
 8009870:	e04d      	b.n	800990e <HAL_UART_Transmit_DMA+0xc6>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8009878:	2b01      	cmp	r3, #1
 800987a:	d101      	bne.n	8009880 <HAL_UART_Transmit_DMA+0x38>
 800987c:	2302      	movs	r3, #2
 800987e:	e046      	b.n	800990e <HAL_UART_Transmit_DMA+0xc6>
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	2201      	movs	r2, #1
 8009884:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pTxBuffPtr = pData;
 8009888:	68ba      	ldr	r2, [r7, #8]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize = Size;
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	88fa      	ldrh	r2, [r7, #6]
 8009892:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	88fa      	ldrh	r2, [r7, #6]
 800989a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	2200      	movs	r2, #0
 80098a2:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2221      	movs	r2, #33	; 0x21
 80098a8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098b0:	4a19      	ldr	r2, [pc, #100]	; (8009918 <HAL_UART_Transmit_DMA+0xd0>)
 80098b2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098b8:	4a18      	ldr	r2, [pc, #96]	; (800991c <HAL_UART_Transmit_DMA+0xd4>)
 80098ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098c0:	4a17      	ldr	r2, [pc, #92]	; (8009920 <HAL_UART_Transmit_DMA+0xd8>)
 80098c2:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80098c8:	2200      	movs	r2, #0
 80098ca:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t*)&pData;
 80098cc:	f107 0308 	add.w	r3, r7, #8
 80098d0:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->TDR, Size);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	6e18      	ldr	r0, [r3, #96]	; 0x60
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	6819      	ldr	r1, [r3, #0]
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	3328      	adds	r3, #40	; 0x28
 80098e0:	461a      	mov	r2, r3
 80098e2:	88fb      	ldrh	r3, [r7, #6]
 80098e4:	f7f8 fb28 	bl	8001f38 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_IT(huart, UART_FLAG_TC);
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2240      	movs	r2, #64	; 0x40
 80098ee:	621a      	str	r2, [r3, #32]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2200      	movs	r2, #0
 80098f4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	68fa      	ldr	r2, [r7, #12]
 80098fe:	6812      	ldr	r2, [r2, #0]
 8009900:	6892      	ldr	r2, [r2, #8]
 8009902:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009906:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8009908:	2300      	movs	r3, #0
 800990a:	e000      	b.n	800990e <HAL_UART_Transmit_DMA+0xc6>
  }
  else
  {
    return HAL_BUSY;
 800990c:	2302      	movs	r3, #2
  }
}
 800990e:	4618      	mov	r0, r3
 8009910:	3718      	adds	r7, #24
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}
 8009916:	bf00      	nop
 8009918:	08009d49 	.word	0x08009d49
 800991c:	08009d9d 	.word	0x08009d9d
 8009920:	08009e3f 	.word	0x08009e3f

08009924 <HAL_UART_Receive_DMA>:
  * @note   When the UART parity is enabled (PCE = 1), the received data contain
  *         the parity bit (MSB position).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009924:	b580      	push	{r7, lr}
 8009926:	b086      	sub	sp, #24
 8009928:	af00      	add	r7, sp, #0
 800992a:	60f8      	str	r0, [r7, #12]
 800992c:	60b9      	str	r1, [r7, #8]
 800992e:	4613      	mov	r3, r2
 8009930:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8009938:	b2db      	uxtb	r3, r3
 800993a:	2b20      	cmp	r3, #32
 800993c:	d15c      	bne.n	80099f8 <HAL_UART_Receive_DMA+0xd4>
  {
    if((pData == NULL ) || (Size == 0U))
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	2b00      	cmp	r3, #0
 8009942:	d002      	beq.n	800994a <HAL_UART_Receive_DMA+0x26>
 8009944:	88fb      	ldrh	r3, [r7, #6]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d101      	bne.n	800994e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800994a:	2301      	movs	r3, #1
 800994c:	e055      	b.n	80099fa <HAL_UART_Receive_DMA+0xd6>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8009954:	2b01      	cmp	r3, #1
 8009956:	d101      	bne.n	800995c <HAL_UART_Receive_DMA+0x38>
 8009958:	2302      	movs	r3, #2
 800995a:	e04e      	b.n	80099fa <HAL_UART_Receive_DMA+0xd6>
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2201      	movs	r2, #1
 8009960:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    huart->pRxBuffPtr = pData;
 8009964:	68ba      	ldr	r2, [r7, #8]
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800996a:	68fb      	ldr	r3, [r7, #12]
 800996c:	88fa      	ldrh	r2, [r7, #6]
 800996e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	2200      	movs	r2, #0
 8009976:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	2222      	movs	r2, #34	; 0x22
 800997c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009984:	4a1f      	ldr	r2, [pc, #124]	; (8009a04 <HAL_UART_Receive_DMA+0xe0>)
 8009986:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800998c:	4a1e      	ldr	r2, [pc, #120]	; (8009a08 <HAL_UART_Receive_DMA+0xe4>)
 800998e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009994:	4a1d      	ldr	r2, [pc, #116]	; (8009a0c <HAL_UART_Receive_DMA+0xe8>)
 8009996:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800999c:	2200      	movs	r2, #0
 800999e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    tmp = (uint32_t*)&pData;
 80099a0:	f107 0308 	add.w	r3, r7, #8
 80099a4:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, *(uint32_t*)tmp, Size);
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	6e58      	ldr	r0, [r3, #100]	; 0x64
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	3324      	adds	r3, #36	; 0x24
 80099b0:	4619      	mov	r1, r3
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	681a      	ldr	r2, [r3, #0]
 80099b6:	88fb      	ldrh	r3, [r7, #6]
 80099b8:	f7f8 fabe 	bl	8001f38 <HAL_DMA_Start_IT>

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	2200      	movs	r2, #0
 80099c0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	68fa      	ldr	r2, [r7, #12]
 80099ca:	6812      	ldr	r2, [r2, #0]
 80099cc:	6812      	ldr	r2, [r2, #0]
 80099ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80099d2:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	68fa      	ldr	r2, [r7, #12]
 80099da:	6812      	ldr	r2, [r2, #0]
 80099dc:	6892      	ldr	r2, [r2, #8]
 80099de:	f042 0201 	orr.w	r2, r2, #1
 80099e2:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	68fa      	ldr	r2, [r7, #12]
 80099ea:	6812      	ldr	r2, [r2, #0]
 80099ec:	6892      	ldr	r2, [r2, #8]
 80099ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80099f2:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80099f4:	2300      	movs	r3, #0
 80099f6:	e000      	b.n	80099fa <HAL_UART_Receive_DMA+0xd6>
  }
  else
  {
    return HAL_BUSY;
 80099f8:	2302      	movs	r3, #2
  }
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	3718      	adds	r7, #24
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bd80      	pop	{r7, pc}
 8009a02:	bf00      	nop
 8009a04:	08009db9 	.word	0x08009db9
 8009a08:	08009e23 	.word	0x08009e23
 8009a0c:	08009e3f 	.word	0x08009e3f

08009a10 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b082      	sub	sp, #8
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  /* Stop UART DMA Tx request if ongoing */
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	2b21      	cmp	r3, #33	; 0x21
 8009a22:	d11a      	bne.n	8009a5a <HAL_UART_DMAStop+0x4a>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)))
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	689b      	ldr	r3, [r3, #8]
 8009a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) &&
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d013      	beq.n	8009a5a <HAL_UART_DMAStop+0x4a>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	687a      	ldr	r2, [r7, #4]
 8009a38:	6812      	ldr	r2, [r2, #0]
 8009a3a:	6892      	ldr	r2, [r2, #8]
 8009a3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009a40:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if(huart->hdmatx != NULL)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d004      	beq.n	8009a54 <HAL_UART_DMAStop+0x44>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f7f8 fad2 	bl	8001ff8 <HAL_DMA_Abort>
    }

    UART_EndTxTransfer(huart);
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f000 fb45 	bl	800a0e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8009a60:	b2db      	uxtb	r3, r3
 8009a62:	2b22      	cmp	r3, #34	; 0x22
 8009a64:	d11a      	bne.n	8009a9c <HAL_UART_DMAStop+0x8c>
      (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) &&
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d013      	beq.n	8009a9c <HAL_UART_DMAStop+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	687a      	ldr	r2, [r7, #4]
 8009a7a:	6812      	ldr	r2, [r2, #0]
 8009a7c:	6892      	ldr	r2, [r2, #8]
 8009a7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a82:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if(huart->hdmarx != NULL)
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d004      	beq.n	8009a96 <HAL_UART_DMAStop+0x86>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009a90:	4618      	mov	r0, r3
 8009a92:	f7f8 fab1 	bl	8001ff8 <HAL_DMA_Abort>
    }

    UART_EndRxTransfer(huart);
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f000 fb3a 	bl	800a110 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8009a9c:	2300      	movs	r3, #0
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3708      	adds	r7, #8
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}
	...

08009aa8 <HAL_UART_IRQHandler>:
  * @brief This function handles UART interrupt request.
  * @param huart uart handle
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b086      	sub	sp, #24
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	69db      	ldr	r3, [r3, #28]
 8009ab6:	617b      	str	r3, [r7, #20]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	613b      	str	r3, [r7, #16]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	60fb      	str	r3, [r7, #12]
  uint32_t errorflags;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8009ac8:	697b      	ldr	r3, [r7, #20]
 8009aca:	f003 030f 	and.w	r3, r3, #15
 8009ace:	60bb      	str	r3, [r7, #8]
  if (errorflags == RESET)
 8009ad0:	68bb      	ldr	r3, [r7, #8]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d10d      	bne.n	8009af2 <HAL_UART_IRQHandler+0x4a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	f003 0320 	and.w	r3, r3, #32
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d008      	beq.n	8009af2 <HAL_UART_IRQHandler+0x4a>
 8009ae0:	693b      	ldr	r3, [r7, #16]
 8009ae2:	f003 0320 	and.w	r3, r3, #32
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d003      	beq.n	8009af2 <HAL_UART_IRQHandler+0x4a>
    {
      UART_Receive_IT(huart);
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f000 fa8f 	bl	800a00e <UART_Receive_IT>
      return;
 8009af0:	e0da      	b.n	8009ca8 <HAL_UART_IRQHandler+0x200>
    }
  }

  /* If some errors occur */
  if(   (errorflags != RESET)
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	f000 80b9 	beq.w	8009c6c <HAL_UART_IRQHandler+0x1c4>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	f003 0301 	and.w	r3, r3, #1
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d105      	bne.n	8009b10 <HAL_UART_IRQHandler+0x68>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	f000 80ae 	beq.w	8009c6c <HAL_UART_IRQHandler+0x1c4>
  {

    /* UART parity error interrupt occurred -------------------------------------*/
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	f003 0301 	and.w	r3, r3, #1
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d00e      	beq.n	8009b38 <HAL_UART_IRQHandler+0x90>
 8009b1a:	693b      	ldr	r3, [r7, #16]
 8009b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d009      	beq.n	8009b38 <HAL_UART_IRQHandler+0x90>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	2201      	movs	r2, #1
 8009b2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009b30:	f043 0201 	orr.w	r2, r3, #1
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b38:	697b      	ldr	r3, [r7, #20]
 8009b3a:	f003 0302 	and.w	r3, r3, #2
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d00e      	beq.n	8009b60 <HAL_UART_IRQHandler+0xb8>
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	f003 0301 	and.w	r3, r3, #1
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d009      	beq.n	8009b60 <HAL_UART_IRQHandler+0xb8>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	2202      	movs	r2, #2
 8009b52:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009b58:	f043 0204 	orr.w	r2, r3, #4
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	f003 0304 	and.w	r3, r3, #4
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d00e      	beq.n	8009b88 <HAL_UART_IRQHandler+0xe0>
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	f003 0301 	and.w	r3, r3, #1
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d009      	beq.n	8009b88 <HAL_UART_IRQHandler+0xe0>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	2204      	movs	r2, #4
 8009b7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009b80:	f043 0202 	orr.w	r2, r3, #2
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    
    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8009b88:	697b      	ldr	r3, [r7, #20]
 8009b8a:	f003 0308 	and.w	r3, r3, #8
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d013      	beq.n	8009bba <HAL_UART_IRQHandler+0x112>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	f003 0320 	and.w	r3, r3, #32
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d104      	bne.n	8009ba6 <HAL_UART_IRQHandler+0xfe>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f003 0301 	and.w	r3, r3, #1
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d009      	beq.n	8009bba <HAL_UART_IRQHandler+0x112>
    {
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	2208      	movs	r2, #8
 8009bac:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009bb2:	f043 0208 	orr.w	r2, r3, #8
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d071      	beq.n	8009ca6 <HAL_UART_IRQHandler+0x1fe>
    {
      /* UART in mode Receiver ---------------------------------------------------*/
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009bc2:	697b      	ldr	r3, [r7, #20]
 8009bc4:	f003 0320 	and.w	r3, r3, #32
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d007      	beq.n	8009bdc <HAL_UART_IRQHandler+0x134>
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	f003 0320 	and.w	r3, r3, #32
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d002      	beq.n	8009bdc <HAL_UART_IRQHandler+0x134>
      {
        UART_Receive_IT(huart);
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f000 fa19 	bl	800a00e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009be0:	f003 0308 	and.w	r3, r3, #8
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d106      	bne.n	8009bf6 <HAL_UART_IRQHandler+0x14e>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	689b      	ldr	r3, [r3, #8]
 8009bee:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d031      	beq.n	8009c5a <HAL_UART_IRQHandler+0x1b2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f000 fa8a 	bl	800a110 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	689b      	ldr	r3, [r3, #8]
 8009c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d023      	beq.n	8009c52 <HAL_UART_IRQHandler+0x1aa>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	687a      	ldr	r2, [r7, #4]
 8009c10:	6812      	ldr	r2, [r2, #0]
 8009c12:	6892      	ldr	r2, [r2, #8]
 8009c14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c18:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d013      	beq.n	8009c4a <HAL_UART_IRQHandler+0x1a2>
          {
            /* Set the UART DMA Abort callback :
            will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c26:	4a22      	ldr	r2, [pc, #136]	; (8009cb0 <HAL_UART_IRQHandler+0x208>)
 8009c28:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c2e:	4618      	mov	r0, r3
 8009c30:	f7f8 fa52 	bl	80020d8 <HAL_DMA_Abort_IT>
 8009c34:	4603      	mov	r3, r0
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d016      	beq.n	8009c68 <HAL_UART_IRQHandler+0x1c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009c3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c40:	687a      	ldr	r2, [r7, #4]
 8009c42:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8009c44:	4610      	mov	r0, r2
 8009c46:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c48:	e00e      	b.n	8009c68 <HAL_UART_IRQHandler+0x1c0>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f000 f967 	bl	8009f1e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c50:	e00a      	b.n	8009c68 <HAL_UART_IRQHandler+0x1c0>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8009c52:	6878      	ldr	r0, [r7, #4]
 8009c54:	f000 f963 	bl	8009f1e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c58:	e006      	b.n	8009c68 <HAL_UART_IRQHandler+0x1c0>
      }
      else
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 f95f 	bl	8009f1e <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	2200      	movs	r2, #0
 8009c64:	66da      	str	r2, [r3, #108]	; 0x6c
      }
    }
    return;
 8009c66:	e01e      	b.n	8009ca6 <HAL_UART_IRQHandler+0x1fe>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c68:	bf00      	nop
    return;
 8009c6a:	e01c      	b.n	8009ca6 <HAL_UART_IRQHandler+0x1fe>

  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009c6c:	697b      	ldr	r3, [r7, #20]
 8009c6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d008      	beq.n	8009c88 <HAL_UART_IRQHandler+0x1e0>
 8009c76:	693b      	ldr	r3, [r7, #16]
 8009c78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d003      	beq.n	8009c88 <HAL_UART_IRQHandler+0x1e0>
  {
    UART_Transmit_IT(huart);
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f000 f956 	bl	8009f32 <UART_Transmit_IT>
    return;
 8009c86:	e00f      	b.n	8009ca8 <HAL_UART_IRQHandler+0x200>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d00a      	beq.n	8009ca8 <HAL_UART_IRQHandler+0x200>
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d005      	beq.n	8009ca8 <HAL_UART_IRQHandler+0x200>
  {
    UART_EndTransmit_IT(huart);
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f000 f99e 	bl	8009fde <UART_EndTransmit_IT>
    return;
 8009ca2:	bf00      	nop
 8009ca4:	e000      	b.n	8009ca8 <HAL_UART_IRQHandler+0x200>
    return;
 8009ca6:	bf00      	nop
  }

}
 8009ca8:	3718      	adds	r7, #24
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}
 8009cae:	bf00      	nop
 8009cb0:	08009eb7 	.word	0x08009eb7

08009cb4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009cb4:	b580      	push	{r7, lr}
 8009cb6:	b084      	sub	sp, #16
 8009cb8:	af00      	add	r7, sp, #0
 8009cba:	60f8      	str	r0, [r7, #12]
 8009cbc:	60b9      	str	r1, [r7, #8]
 8009cbe:	603b      	str	r3, [r7, #0]
 8009cc0:	4613      	mov	r3, r2
 8009cc2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cc4:	e02c      	b.n	8009d20 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8009cc6:	69bb      	ldr	r3, [r7, #24]
 8009cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ccc:	d028      	beq.n	8009d20 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick()-Tickstart) >=  Timeout))
 8009cce:	69bb      	ldr	r3, [r7, #24]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d007      	beq.n	8009ce4 <UART_WaitOnFlagUntilTimeout+0x30>
 8009cd4:	f7f7 f976 	bl	8000fc4 <HAL_GetTick>
 8009cd8:	4602      	mov	r2, r0
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	1ad2      	subs	r2, r2, r3
 8009cde:	69bb      	ldr	r3, [r7, #24]
 8009ce0:	429a      	cmp	r2, r3
 8009ce2:	d31d      	bcc.n	8009d20 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	68fa      	ldr	r2, [r7, #12]
 8009cea:	6812      	ldr	r2, [r2, #0]
 8009cec:	6812      	ldr	r2, [r2, #0]
 8009cee:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009cf2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	68fa      	ldr	r2, [r7, #12]
 8009cfa:	6812      	ldr	r2, [r2, #0]
 8009cfc:	6892      	ldr	r2, [r2, #8]
 8009cfe:	f022 0201 	bic.w	r2, r2, #1
 8009d02:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	2220      	movs	r2, #32
 8009d08:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	2220      	movs	r2, #32
 8009d10:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2200      	movs	r2, #0
 8009d18:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
        return HAL_TIMEOUT;
 8009d1c:	2303      	movs	r3, #3
 8009d1e:	e00f      	b.n	8009d40 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	69da      	ldr	r2, [r3, #28]
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	401a      	ands	r2, r3
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	429a      	cmp	r2, r3
 8009d2e:	bf0c      	ite	eq
 8009d30:	2301      	moveq	r3, #1
 8009d32:	2300      	movne	r3, #0
 8009d34:	b2db      	uxtb	r3, r3
 8009d36:	461a      	mov	r2, r3
 8009d38:	79fb      	ldrb	r3, [r7, #7]
 8009d3a:	429a      	cmp	r2, r3
 8009d3c:	d0c3      	beq.n	8009cc6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009d3e:	2300      	movs	r3, #0
}
 8009d40:	4618      	mov	r0, r3
 8009d42:	3710      	adds	r7, #16
 8009d44:	46bd      	mov	sp, r7
 8009d46:	bd80      	pop	{r7, pc}

08009d48 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b084      	sub	sp, #16
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d54:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d114      	bne.n	8009d8e <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	68fa      	ldr	r2, [r7, #12]
 8009d72:	6812      	ldr	r2, [r2, #0]
 8009d74:	6892      	ldr	r2, [r2, #8]
 8009d76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009d7a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	68fa      	ldr	r2, [r7, #12]
 8009d82:	6812      	ldr	r2, [r2, #0]
 8009d84:	6812      	ldr	r2, [r2, #0]
 8009d86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009d8a:	601a      	str	r2, [r3, #0]
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
  }
}
 8009d8c:	e002      	b.n	8009d94 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8009d8e:	68f8      	ldr	r0, [r7, #12]
 8009d90:	f000 f8a7 	bl	8009ee2 <HAL_UART_TxCpltCallback>
}
 8009d94:	bf00      	nop
 8009d96:	3710      	adds	r7, #16
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}

08009d9c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da8:	60fb      	str	r3, [r7, #12]

  HAL_UART_TxHalfCpltCallback(huart);
 8009daa:	68f8      	ldr	r0, [r7, #12]
 8009dac:	f000 f8a3 	bl	8009ef6 <HAL_UART_TxHalfCpltCallback>
}
 8009db0:	bf00      	nop
 8009db2:	3710      	adds	r7, #16
 8009db4:	46bd      	mov	sp, r7
 8009db6:	bd80      	pop	{r7, pc}

08009db8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009db8:	b580      	push	{r7, lr}
 8009dba:	b084      	sub	sp, #16
 8009dbc:	af00      	add	r7, sp, #0
 8009dbe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dc4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d11f      	bne.n	8009e14 <UART_DMAReceiveCplt+0x5c>
  {
    huart->RxXferCount = 0U;
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	68fa      	ldr	r2, [r7, #12]
 8009de2:	6812      	ldr	r2, [r2, #0]
 8009de4:	6812      	ldr	r2, [r2, #0]
 8009de6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009dea:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	68fa      	ldr	r2, [r7, #12]
 8009df2:	6812      	ldr	r2, [r2, #0]
 8009df4:	6892      	ldr	r2, [r2, #8]
 8009df6:	f022 0201 	bic.w	r2, r2, #1
 8009dfa:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	68fa      	ldr	r2, [r7, #12]
 8009e02:	6812      	ldr	r2, [r2, #0]
 8009e04:	6892      	ldr	r2, [r2, #8]
 8009e06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e0a:	609a      	str	r2, [r3, #8]

	/* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	2220      	movs	r2, #32
 8009e10:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
  }
  HAL_UART_RxCpltCallback(huart);
 8009e14:	68f8      	ldr	r0, [r7, #12]
 8009e16:	f009 ff53 	bl	8013cc0 <HAL_UART_RxCpltCallback>
}
 8009e1a:	bf00      	nop
 8009e1c:	3710      	adds	r7, #16
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}

08009e22 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback
  * @param hdma  DMA handle
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009e22:	b580      	push	{r7, lr}
 8009e24:	b084      	sub	sp, #16
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e2e:	60fb      	str	r3, [r7, #12]

  HAL_UART_RxHalfCpltCallback(huart);
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f000 f86a 	bl	8009f0a <HAL_UART_RxHalfCpltCallback>
}
 8009e36:	bf00      	nop
 8009e38:	3710      	adds	r7, #16
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}

08009e3e <UART_DMAError>:
  * @brief DMA UART communication error callback
  * @param hdma DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009e3e:	b580      	push	{r7, lr}
 8009e40:	b084      	sub	sp, #16
 8009e42:	af00      	add	r7, sp, #0
 8009e44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2200      	movs	r2, #0
 8009e58:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8009e62:	b2db      	uxtb	r3, r3
 8009e64:	2b21      	cmp	r3, #33	; 0x21
 8009e66:	d109      	bne.n	8009e7c <UART_DMAError+0x3e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	689b      	ldr	r3, [r3, #8]
 8009e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d002      	beq.n	8009e7c <UART_DMAError+0x3e>
  {
    UART_EndTxTransfer(huart);
 8009e76:	68f8      	ldr	r0, [r7, #12]
 8009e78:	f000 f934 	bl	800a0e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	2b22      	cmp	r3, #34	; 0x22
 8009e86:	d109      	bne.n	8009e9c <UART_DMAError+0x5e>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d002      	beq.n	8009e9c <UART_DMAError+0x5e>
  {
    UART_EndRxTransfer(huart);
 8009e96:	68f8      	ldr	r0, [r7, #12]
 8009e98:	f000 f93a 	bl	800a110 <UART_EndRxTransfer>
  }
  SET_BIT(huart->ErrorCode, HAL_UART_ERROR_DMA);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009ea0:	f043 0210 	orr.w	r2, r3, #16
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	66da      	str	r2, [r3, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 8009ea8:	68f8      	ldr	r0, [r7, #12]
 8009eaa:	f000 f838 	bl	8009f1e <HAL_UART_ErrorCallback>
}
 8009eae:	bf00      	nop
 8009eb0:	3710      	adds	r7, #16
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	bd80      	pop	{r7, pc}

08009eb6 <UART_DMAAbortOnError>:
  *        (To be called at end of DMA Abort procedure following error occurrence).
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009eb6:	b580      	push	{r7, lr}
 8009eb8:	b084      	sub	sp, #16
 8009eba:	af00      	add	r7, sp, #0
 8009ebc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ec2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 8009ed4:	68f8      	ldr	r0, [r7, #12]
 8009ed6:	f000 f822 	bl	8009f1e <HAL_UART_ErrorCallback>
}
 8009eda:	bf00      	nop
 8009edc:	3710      	adds	r7, #16
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}

08009ee2 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ee2:	b480      	push	{r7}
 8009ee4:	b083      	sub	sp, #12
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file
   */
}
 8009eea:	bf00      	nop
 8009eec:	370c      	adds	r7, #12
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef4:	4770      	bx	lr

08009ef6 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  huart UART handle
  * @retval None
  */
 __weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009ef6:	b480      	push	{r7}
 8009ef8:	b083      	sub	sp, #12
 8009efa:	af00      	add	r7, sp, #0
 8009efc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file
   */
}
 8009efe:	bf00      	nop
 8009f00:	370c      	adds	r7, #12
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr

08009f0a <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  huart UART handle
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009f0a:	b480      	push	{r7}
 8009f0c:	b083      	sub	sp, #12
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file
   */
}
 8009f12:	bf00      	nop
 8009f14:	370c      	adds	r7, #12
 8009f16:	46bd      	mov	sp, r7
 8009f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1c:	4770      	bx	lr

08009f1e <HAL_UART_ErrorCallback>:
  * @brief UART error callbacks
  * @param huart uart handle
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009f1e:	b480      	push	{r7}
 8009f20:	b083      	sub	sp, #12
 8009f22:	af00      	add	r7, sp, #0
 8009f24:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file
   */
}
 8009f26:	bf00      	nop
 8009f28:	370c      	adds	r7, #12
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f30:	4770      	bx	lr

08009f32 <UART_Transmit_IT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009f32:	b480      	push	{r7}
 8009f34:	b085      	sub	sp, #20
 8009f36:	af00      	add	r7, sp, #0
 8009f38:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 8009f40:	b2db      	uxtb	r3, r3
 8009f42:	2b21      	cmp	r3, #33	; 0x21
 8009f44:	d144      	bne.n	8009fd0 <UART_Transmit_IT+0x9e>
  {

    if(huart->TxXferCount == 0U)
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009f4c:	b29b      	uxth	r3, r3
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d111      	bne.n	8009f76 <UART_Transmit_IT+0x44>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	687a      	ldr	r2, [r7, #4]
 8009f58:	6812      	ldr	r2, [r2, #0]
 8009f5a:	6812      	ldr	r2, [r2, #0]
 8009f5c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009f60:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	687a      	ldr	r2, [r7, #4]
 8009f68:	6812      	ldr	r2, [r2, #0]
 8009f6a:	6812      	ldr	r2, [r2, #0]
 8009f6c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f70:	601a      	str	r2, [r3, #0]

      return HAL_OK;
 8009f72:	2300      	movs	r3, #0
 8009f74:	e02d      	b.n	8009fd2 <UART_Transmit_IT+0xa0>
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	689b      	ldr	r3, [r3, #8]
 8009f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f7e:	d113      	bne.n	8009fa8 <UART_Transmit_IT+0x76>
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	691b      	ldr	r3, [r3, #16]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d10f      	bne.n	8009fa8 <UART_Transmit_IT+0x76>
      {
        tmp = (uint16_t*) huart->pTxBuffPtr;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009f8c:	60fb      	str	r3, [r7, #12]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	68fa      	ldr	r2, [r7, #12]
 8009f94:	8812      	ldrh	r2, [r2, #0]
 8009f96:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f9a:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fa0:	1c9a      	adds	r2, r3, #2
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	64da      	str	r2, [r3, #76]	; 0x4c
 8009fa6:	e008      	b.n	8009fba <UART_Transmit_IT+0x88>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fb0:	1c58      	adds	r0, r3, #1
 8009fb2:	6879      	ldr	r1, [r7, #4]
 8009fb4:	64c8      	str	r0, [r1, #76]	; 0x4c
 8009fb6:	781b      	ldrb	r3, [r3, #0]
 8009fb8:	6293      	str	r3, [r2, #40]	; 0x28
      }

      huart->TxXferCount--;
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009fc0:	b29b      	uxth	r3, r3
 8009fc2:	3b01      	subs	r3, #1
 8009fc4:	b29a      	uxth	r2, r3
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

      return HAL_OK;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	e000      	b.n	8009fd2 <UART_Transmit_IT+0xa0>
    }
  }
  else
  {
    return HAL_BUSY;
 8009fd0:	2302      	movs	r3, #2
  }
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3714      	adds	r7, #20
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fdc:	4770      	bx	lr

08009fde <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009fde:	b580      	push	{r7, lr}
 8009fe0:	b082      	sub	sp, #8
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	687a      	ldr	r2, [r7, #4]
 8009fec:	6812      	ldr	r2, [r2, #0]
 8009fee:	6812      	ldr	r2, [r2, #0]
 8009ff0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ff4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2220      	movs	r2, #32
 8009ffa:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f7ff ff6f 	bl	8009ee2 <HAL_UART_TxCpltCallback>

  return HAL_OK;
 800a004:	2300      	movs	r3, #0
}
 800a006:	4618      	mov	r0, r3
 800a008:	3708      	adds	r7, #8
 800a00a:	46bd      	mov	sp, r7
 800a00c:	bd80      	pop	{r7, pc}

0800a00e <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a00e:	b580      	push	{r7, lr}
 800a010:	b084      	sub	sp, #16
 800a012:	af00      	add	r7, sp, #0
 800a014:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  uint16_t uhMask = huart->Mask;
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a01c:	81fb      	strh	r3, [r7, #14]

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f893 306a 	ldrb.w	r3, [r3, #106]	; 0x6a
 800a024:	b2db      	uxtb	r3, r3
 800a026:	2b22      	cmp	r3, #34	; 0x22
 800a028:	d14f      	bne.n	800a0ca <UART_Receive_IT+0xbc>
  {

    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	689b      	ldr	r3, [r3, #8]
 800a02e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a032:	d115      	bne.n	800a060 <UART_Receive_IT+0x52>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	691b      	ldr	r3, [r3, #16]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d111      	bne.n	800a060 <UART_Receive_IT+0x52>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a040:	60bb      	str	r3, [r7, #8]
      *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a048:	b29a      	uxth	r2, r3
 800a04a:	89fb      	ldrh	r3, [r7, #14]
 800a04c:	4013      	ands	r3, r2
 800a04e:	b29a      	uxth	r2, r3
 800a050:	68bb      	ldr	r3, [r7, #8]
 800a052:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr +=2;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a058:	1c9a      	adds	r2, r3, #2
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	655a      	str	r2, [r3, #84]	; 0x54
 800a05e:	e00d      	b.n	800a07c <UART_Receive_IT+0x6e>
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a064:	1c59      	adds	r1, r3, #1
 800a066:	687a      	ldr	r2, [r7, #4]
 800a068:	6551      	str	r1, [r2, #84]	; 0x54
 800a06a:	687a      	ldr	r2, [r7, #4]
 800a06c:	6812      	ldr	r2, [r2, #0]
 800a06e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a070:	b2d1      	uxtb	r1, r2
 800a072:	89fa      	ldrh	r2, [r7, #14]
 800a074:	b2d2      	uxtb	r2, r2
 800a076:	400a      	ands	r2, r1
 800a078:	b2d2      	uxtb	r2, r2
 800a07a:	701a      	strb	r2, [r3, #0]
    }

    if(--huart->RxXferCount == 0)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a082:	b29b      	uxth	r3, r3
 800a084:	3b01      	subs	r3, #1
 800a086:	b29b      	uxth	r3, r3
 800a088:	687a      	ldr	r2, [r7, #4]
 800a08a:	4619      	mov	r1, r3
 800a08c:	f8a2 105a 	strh.w	r1, [r2, #90]	; 0x5a
 800a090:	2b00      	cmp	r3, #0
 800a092:	d118      	bne.n	800a0c6 <UART_Receive_IT+0xb8>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	687a      	ldr	r2, [r7, #4]
 800a09a:	6812      	ldr	r2, [r2, #0]
 800a09c:	6812      	ldr	r2, [r2, #0]
 800a09e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a0a2:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	687a      	ldr	r2, [r7, #4]
 800a0aa:	6812      	ldr	r2, [r2, #0]
 800a0ac:	6892      	ldr	r2, [r2, #8]
 800a0ae:	f022 0201 	bic.w	r2, r2, #1
 800a0b2:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2220      	movs	r2, #32
 800a0b8:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f009 fdff 	bl	8013cc0 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	e00a      	b.n	800a0dc <UART_Receive_IT+0xce>
    }

    return HAL_OK;
 800a0c6:	2300      	movs	r3, #0
 800a0c8:	e008      	b.n	800a0dc <UART_Receive_IT+0xce>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	687a      	ldr	r2, [r7, #4]
 800a0d0:	6812      	ldr	r2, [r2, #0]
 800a0d2:	6992      	ldr	r2, [r2, #24]
 800a0d4:	f042 0208 	orr.w	r2, r2, #8
 800a0d8:	619a      	str	r2, [r3, #24]

    return HAL_BUSY;
 800a0da:	2302      	movs	r3, #2
  }
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3710      	adds	r7, #16
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}

0800a0e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b083      	sub	sp, #12
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	687a      	ldr	r2, [r7, #4]
 800a0f2:	6812      	ldr	r2, [r2, #0]
 800a0f4:	6812      	ldr	r2, [r2, #0]
 800a0f6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800a0fa:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	2220      	movs	r2, #32
 800a100:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
}
 800a104:	bf00      	nop
 800a106:	370c      	adds	r7, #12
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr

0800a110 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	6812      	ldr	r2, [r2, #0]
 800a120:	6812      	ldr	r2, [r2, #0]
 800a122:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a126:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	687a      	ldr	r2, [r7, #4]
 800a12e:	6812      	ldr	r2, [r2, #0]
 800a130:	6892      	ldr	r2, [r2, #8]
 800a132:	f022 0201 	bic.w	r2, r2, #1
 800a136:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2220      	movs	r2, #32
 800a13c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
}
 800a140:	bf00      	nop
 800a142:	370c      	adds	r7, #12
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr

0800a14c <UART_SetConfig>:
  * @brief Configure the UART peripheral
  * @param huart uart handle
  * @retval None
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a14c:	b590      	push	{r4, r7, lr}
 800a14e:	b087      	sub	sp, #28
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg                     = 0x00000000U;
 800a154:	2300      	movs	r3, #0
 800a156:	60fb      	str	r3, [r7, #12]
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 800a158:	2310      	movs	r3, #16
 800a15a:	75fb      	strb	r3, [r7, #23]
  uint16_t brrtemp                    = 0x0000U;
 800a15c:	2300      	movs	r3, #0
 800a15e:	817b      	strh	r3, [r7, #10]
  uint16_t usartdiv                   = 0x0000U;
 800a160:	2300      	movs	r3, #0
 800a162:	82bb      	strh	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800a164:	2300      	movs	r3, #0
 800a166:	74fb      	strb	r3, [r7, #19]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	689a      	ldr	r2, [r3, #8]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	691b      	ldr	r3, [r3, #16]
 800a170:	431a      	orrs	r2, r3
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	695b      	ldr	r3, [r3, #20]
 800a176:	431a      	orrs	r2, r3
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	69db      	ldr	r3, [r3, #28]
 800a17c:	4313      	orrs	r3, r2
 800a17e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681a      	ldr	r2, [r3, #0]
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	6819      	ldr	r1, [r3, #0]
 800a18a:	4baa      	ldr	r3, [pc, #680]	; (800a434 <UART_SetConfig+0x2e8>)
 800a18c:	400b      	ands	r3, r1
 800a18e:	68f9      	ldr	r1, [r7, #12]
 800a190:	430b      	orrs	r3, r1
 800a192:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	687a      	ldr	r2, [r7, #4]
 800a19a:	6812      	ldr	r2, [r2, #0]
 800a19c:	6852      	ldr	r2, [r2, #4]
 800a19e:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 800a1a2:	687a      	ldr	r2, [r7, #4]
 800a1a4:	68d2      	ldr	r2, [r2, #12]
 800a1a6:	430a      	orrs	r2, r1
 800a1a8:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	699a      	ldr	r2, [r3, #24]
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6a1b      	ldr	r3, [r3, #32]
 800a1b2:	4313      	orrs	r3, r2
 800a1b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	687a      	ldr	r2, [r7, #4]
 800a1bc:	6812      	ldr	r2, [r2, #0]
 800a1be:	6892      	ldr	r2, [r2, #8]
 800a1c0:	f422 6130 	bic.w	r1, r2, #2816	; 0xb00
 800a1c4:	68fa      	ldr	r2, [r7, #12]
 800a1c6:	430a      	orrs	r2, r1
 800a1c8:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	4a9a      	ldr	r2, [pc, #616]	; (800a438 <UART_SetConfig+0x2ec>)
 800a1d0:	4293      	cmp	r3, r2
 800a1d2:	d11f      	bne.n	800a214 <UART_SetConfig+0xc8>
 800a1d4:	4b99      	ldr	r3, [pc, #612]	; (800a43c <UART_SetConfig+0x2f0>)
 800a1d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a1da:	f003 0303 	and.w	r3, r3, #3
 800a1de:	2b03      	cmp	r3, #3
 800a1e0:	f200 813e 	bhi.w	800a460 <UART_SetConfig+0x314>
 800a1e4:	a201      	add	r2, pc, #4	; (adr r2, 800a1ec <UART_SetConfig+0xa0>)
 800a1e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ea:	bf00      	nop
 800a1ec:	0800a1fd 	.word	0x0800a1fd
 800a1f0:	0800a209 	.word	0x0800a209
 800a1f4:	0800a203 	.word	0x0800a203
 800a1f8:	0800a20f 	.word	0x0800a20f
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	75fb      	strb	r3, [r7, #23]
 800a200:	e12e      	b.n	800a460 <UART_SetConfig+0x314>
 800a202:	2302      	movs	r3, #2
 800a204:	75fb      	strb	r3, [r7, #23]
 800a206:	e12b      	b.n	800a460 <UART_SetConfig+0x314>
 800a208:	2304      	movs	r3, #4
 800a20a:	75fb      	strb	r3, [r7, #23]
 800a20c:	e128      	b.n	800a460 <UART_SetConfig+0x314>
 800a20e:	2308      	movs	r3, #8
 800a210:	75fb      	strb	r3, [r7, #23]
 800a212:	e125      	b.n	800a460 <UART_SetConfig+0x314>
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	4a89      	ldr	r2, [pc, #548]	; (800a440 <UART_SetConfig+0x2f4>)
 800a21a:	4293      	cmp	r3, r2
 800a21c:	d130      	bne.n	800a280 <UART_SetConfig+0x134>
 800a21e:	4b87      	ldr	r3, [pc, #540]	; (800a43c <UART_SetConfig+0x2f0>)
 800a220:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a224:	f003 030c 	and.w	r3, r3, #12
 800a228:	2b0c      	cmp	r3, #12
 800a22a:	f200 8119 	bhi.w	800a460 <UART_SetConfig+0x314>
 800a22e:	a201      	add	r2, pc, #4	; (adr r2, 800a234 <UART_SetConfig+0xe8>)
 800a230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a234:	0800a269 	.word	0x0800a269
 800a238:	0800a461 	.word	0x0800a461
 800a23c:	0800a461 	.word	0x0800a461
 800a240:	0800a461 	.word	0x0800a461
 800a244:	0800a275 	.word	0x0800a275
 800a248:	0800a461 	.word	0x0800a461
 800a24c:	0800a461 	.word	0x0800a461
 800a250:	0800a461 	.word	0x0800a461
 800a254:	0800a26f 	.word	0x0800a26f
 800a258:	0800a461 	.word	0x0800a461
 800a25c:	0800a461 	.word	0x0800a461
 800a260:	0800a461 	.word	0x0800a461
 800a264:	0800a27b 	.word	0x0800a27b
 800a268:	2300      	movs	r3, #0
 800a26a:	75fb      	strb	r3, [r7, #23]
 800a26c:	e0f8      	b.n	800a460 <UART_SetConfig+0x314>
 800a26e:	2302      	movs	r3, #2
 800a270:	75fb      	strb	r3, [r7, #23]
 800a272:	e0f5      	b.n	800a460 <UART_SetConfig+0x314>
 800a274:	2304      	movs	r3, #4
 800a276:	75fb      	strb	r3, [r7, #23]
 800a278:	e0f2      	b.n	800a460 <UART_SetConfig+0x314>
 800a27a:	2308      	movs	r3, #8
 800a27c:	75fb      	strb	r3, [r7, #23]
 800a27e:	e0ef      	b.n	800a460 <UART_SetConfig+0x314>
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	4a6f      	ldr	r2, [pc, #444]	; (800a444 <UART_SetConfig+0x2f8>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d11c      	bne.n	800a2c4 <UART_SetConfig+0x178>
 800a28a:	4b6c      	ldr	r3, [pc, #432]	; (800a43c <UART_SetConfig+0x2f0>)
 800a28c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a290:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800a294:	2b10      	cmp	r3, #16
 800a296:	d00f      	beq.n	800a2b8 <UART_SetConfig+0x16c>
 800a298:	2b10      	cmp	r3, #16
 800a29a:	d802      	bhi.n	800a2a2 <UART_SetConfig+0x156>
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d005      	beq.n	800a2ac <UART_SetConfig+0x160>
 800a2a0:	e0de      	b.n	800a460 <UART_SetConfig+0x314>
 800a2a2:	2b20      	cmp	r3, #32
 800a2a4:	d005      	beq.n	800a2b2 <UART_SetConfig+0x166>
 800a2a6:	2b30      	cmp	r3, #48	; 0x30
 800a2a8:	d009      	beq.n	800a2be <UART_SetConfig+0x172>
 800a2aa:	e0d9      	b.n	800a460 <UART_SetConfig+0x314>
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	75fb      	strb	r3, [r7, #23]
 800a2b0:	e0d6      	b.n	800a460 <UART_SetConfig+0x314>
 800a2b2:	2302      	movs	r3, #2
 800a2b4:	75fb      	strb	r3, [r7, #23]
 800a2b6:	e0d3      	b.n	800a460 <UART_SetConfig+0x314>
 800a2b8:	2304      	movs	r3, #4
 800a2ba:	75fb      	strb	r3, [r7, #23]
 800a2bc:	e0d0      	b.n	800a460 <UART_SetConfig+0x314>
 800a2be:	2308      	movs	r3, #8
 800a2c0:	75fb      	strb	r3, [r7, #23]
 800a2c2:	e0cd      	b.n	800a460 <UART_SetConfig+0x314>
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	4a5f      	ldr	r2, [pc, #380]	; (800a448 <UART_SetConfig+0x2fc>)
 800a2ca:	4293      	cmp	r3, r2
 800a2cc:	d11c      	bne.n	800a308 <UART_SetConfig+0x1bc>
 800a2ce:	4b5b      	ldr	r3, [pc, #364]	; (800a43c <UART_SetConfig+0x2f0>)
 800a2d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a2d4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800a2d8:	2b40      	cmp	r3, #64	; 0x40
 800a2da:	d00f      	beq.n	800a2fc <UART_SetConfig+0x1b0>
 800a2dc:	2b40      	cmp	r3, #64	; 0x40
 800a2de:	d802      	bhi.n	800a2e6 <UART_SetConfig+0x19a>
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d005      	beq.n	800a2f0 <UART_SetConfig+0x1a4>
 800a2e4:	e0bc      	b.n	800a460 <UART_SetConfig+0x314>
 800a2e6:	2b80      	cmp	r3, #128	; 0x80
 800a2e8:	d005      	beq.n	800a2f6 <UART_SetConfig+0x1aa>
 800a2ea:	2bc0      	cmp	r3, #192	; 0xc0
 800a2ec:	d009      	beq.n	800a302 <UART_SetConfig+0x1b6>
 800a2ee:	e0b7      	b.n	800a460 <UART_SetConfig+0x314>
 800a2f0:	2300      	movs	r3, #0
 800a2f2:	75fb      	strb	r3, [r7, #23]
 800a2f4:	e0b4      	b.n	800a460 <UART_SetConfig+0x314>
 800a2f6:	2302      	movs	r3, #2
 800a2f8:	75fb      	strb	r3, [r7, #23]
 800a2fa:	e0b1      	b.n	800a460 <UART_SetConfig+0x314>
 800a2fc:	2304      	movs	r3, #4
 800a2fe:	75fb      	strb	r3, [r7, #23]
 800a300:	e0ae      	b.n	800a460 <UART_SetConfig+0x314>
 800a302:	2308      	movs	r3, #8
 800a304:	75fb      	strb	r3, [r7, #23]
 800a306:	e0ab      	b.n	800a460 <UART_SetConfig+0x314>
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	4a4f      	ldr	r2, [pc, #316]	; (800a44c <UART_SetConfig+0x300>)
 800a30e:	4293      	cmp	r3, r2
 800a310:	d120      	bne.n	800a354 <UART_SetConfig+0x208>
 800a312:	4b4a      	ldr	r3, [pc, #296]	; (800a43c <UART_SetConfig+0x2f0>)
 800a314:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a318:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a31c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a320:	d012      	beq.n	800a348 <UART_SetConfig+0x1fc>
 800a322:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a326:	d802      	bhi.n	800a32e <UART_SetConfig+0x1e2>
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d007      	beq.n	800a33c <UART_SetConfig+0x1f0>
 800a32c:	e098      	b.n	800a460 <UART_SetConfig+0x314>
 800a32e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a332:	d006      	beq.n	800a342 <UART_SetConfig+0x1f6>
 800a334:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a338:	d009      	beq.n	800a34e <UART_SetConfig+0x202>
 800a33a:	e091      	b.n	800a460 <UART_SetConfig+0x314>
 800a33c:	2300      	movs	r3, #0
 800a33e:	75fb      	strb	r3, [r7, #23]
 800a340:	e08e      	b.n	800a460 <UART_SetConfig+0x314>
 800a342:	2302      	movs	r3, #2
 800a344:	75fb      	strb	r3, [r7, #23]
 800a346:	e08b      	b.n	800a460 <UART_SetConfig+0x314>
 800a348:	2304      	movs	r3, #4
 800a34a:	75fb      	strb	r3, [r7, #23]
 800a34c:	e088      	b.n	800a460 <UART_SetConfig+0x314>
 800a34e:	2308      	movs	r3, #8
 800a350:	75fb      	strb	r3, [r7, #23]
 800a352:	e085      	b.n	800a460 <UART_SetConfig+0x314>
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4a3d      	ldr	r2, [pc, #244]	; (800a450 <UART_SetConfig+0x304>)
 800a35a:	4293      	cmp	r3, r2
 800a35c:	d120      	bne.n	800a3a0 <UART_SetConfig+0x254>
 800a35e:	4b37      	ldr	r3, [pc, #220]	; (800a43c <UART_SetConfig+0x2f0>)
 800a360:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a364:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800a368:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a36c:	d012      	beq.n	800a394 <UART_SetConfig+0x248>
 800a36e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a372:	d802      	bhi.n	800a37a <UART_SetConfig+0x22e>
 800a374:	2b00      	cmp	r3, #0
 800a376:	d007      	beq.n	800a388 <UART_SetConfig+0x23c>
 800a378:	e072      	b.n	800a460 <UART_SetConfig+0x314>
 800a37a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a37e:	d006      	beq.n	800a38e <UART_SetConfig+0x242>
 800a380:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800a384:	d009      	beq.n	800a39a <UART_SetConfig+0x24e>
 800a386:	e06b      	b.n	800a460 <UART_SetConfig+0x314>
 800a388:	2301      	movs	r3, #1
 800a38a:	75fb      	strb	r3, [r7, #23]
 800a38c:	e068      	b.n	800a460 <UART_SetConfig+0x314>
 800a38e:	2302      	movs	r3, #2
 800a390:	75fb      	strb	r3, [r7, #23]
 800a392:	e065      	b.n	800a460 <UART_SetConfig+0x314>
 800a394:	2304      	movs	r3, #4
 800a396:	75fb      	strb	r3, [r7, #23]
 800a398:	e062      	b.n	800a460 <UART_SetConfig+0x314>
 800a39a:	2308      	movs	r3, #8
 800a39c:	75fb      	strb	r3, [r7, #23]
 800a39e:	e05f      	b.n	800a460 <UART_SetConfig+0x314>
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	4a2b      	ldr	r2, [pc, #172]	; (800a454 <UART_SetConfig+0x308>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d120      	bne.n	800a3ec <UART_SetConfig+0x2a0>
 800a3aa:	4b24      	ldr	r3, [pc, #144]	; (800a43c <UART_SetConfig+0x2f0>)
 800a3ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3b0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800a3b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3b8:	d012      	beq.n	800a3e0 <UART_SetConfig+0x294>
 800a3ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a3be:	d802      	bhi.n	800a3c6 <UART_SetConfig+0x27a>
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d007      	beq.n	800a3d4 <UART_SetConfig+0x288>
 800a3c4:	e04c      	b.n	800a460 <UART_SetConfig+0x314>
 800a3c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a3ca:	d006      	beq.n	800a3da <UART_SetConfig+0x28e>
 800a3cc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a3d0:	d009      	beq.n	800a3e6 <UART_SetConfig+0x29a>
 800a3d2:	e045      	b.n	800a460 <UART_SetConfig+0x314>
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	75fb      	strb	r3, [r7, #23]
 800a3d8:	e042      	b.n	800a460 <UART_SetConfig+0x314>
 800a3da:	2302      	movs	r3, #2
 800a3dc:	75fb      	strb	r3, [r7, #23]
 800a3de:	e03f      	b.n	800a460 <UART_SetConfig+0x314>
 800a3e0:	2304      	movs	r3, #4
 800a3e2:	75fb      	strb	r3, [r7, #23]
 800a3e4:	e03c      	b.n	800a460 <UART_SetConfig+0x314>
 800a3e6:	2308      	movs	r3, #8
 800a3e8:	75fb      	strb	r3, [r7, #23]
 800a3ea:	e039      	b.n	800a460 <UART_SetConfig+0x314>
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	4a19      	ldr	r2, [pc, #100]	; (800a458 <UART_SetConfig+0x30c>)
 800a3f2:	4293      	cmp	r3, r2
 800a3f4:	d135      	bne.n	800a462 <UART_SetConfig+0x316>
 800a3f6:	4b11      	ldr	r3, [pc, #68]	; (800a43c <UART_SetConfig+0x2f0>)
 800a3f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a3fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800a400:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a404:	d012      	beq.n	800a42c <UART_SetConfig+0x2e0>
 800a406:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a40a:	d802      	bhi.n	800a412 <UART_SetConfig+0x2c6>
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d007      	beq.n	800a420 <UART_SetConfig+0x2d4>
 800a410:	e026      	b.n	800a460 <UART_SetConfig+0x314>
 800a412:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a416:	d006      	beq.n	800a426 <UART_SetConfig+0x2da>
 800a418:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800a41c:	d01e      	beq.n	800a45c <UART_SetConfig+0x310>
 800a41e:	e01f      	b.n	800a460 <UART_SetConfig+0x314>
 800a420:	2300      	movs	r3, #0
 800a422:	75fb      	strb	r3, [r7, #23]
 800a424:	e01c      	b.n	800a460 <UART_SetConfig+0x314>
 800a426:	2302      	movs	r3, #2
 800a428:	75fb      	strb	r3, [r7, #23]
 800a42a:	e019      	b.n	800a460 <UART_SetConfig+0x314>
 800a42c:	2304      	movs	r3, #4
 800a42e:	75fb      	strb	r3, [r7, #23]
 800a430:	e016      	b.n	800a460 <UART_SetConfig+0x314>
 800a432:	bf00      	nop
 800a434:	efff69f3 	.word	0xefff69f3
 800a438:	40011000 	.word	0x40011000
 800a43c:	40023800 	.word	0x40023800
 800a440:	40004400 	.word	0x40004400
 800a444:	40004800 	.word	0x40004800
 800a448:	40004c00 	.word	0x40004c00
 800a44c:	40005000 	.word	0x40005000
 800a450:	40011400 	.word	0x40011400
 800a454:	40007800 	.word	0x40007800
 800a458:	40007c00 	.word	0x40007c00
 800a45c:	2308      	movs	r3, #8
 800a45e:	75fb      	strb	r3, [r7, #23]
 800a460:	bf00      	nop

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	69db      	ldr	r3, [r3, #28]
 800a466:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a46a:	d16c      	bne.n	800a546 <UART_SetConfig+0x3fa>
  {
    switch (clocksource)
 800a46c:	7dfb      	ldrb	r3, [r7, #23]
 800a46e:	2b08      	cmp	r3, #8
 800a470:	d854      	bhi.n	800a51c <UART_SetConfig+0x3d0>
 800a472:	a201      	add	r2, pc, #4	; (adr r2, 800a478 <UART_SetConfig+0x32c>)
 800a474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a478:	0800a49d 	.word	0x0800a49d
 800a47c:	0800a4b9 	.word	0x0800a4b9
 800a480:	0800a4d5 	.word	0x0800a4d5
 800a484:	0800a51d 	.word	0x0800a51d
 800a488:	0800a4eb 	.word	0x0800a4eb
 800a48c:	0800a51d 	.word	0x0800a51d
 800a490:	0800a51d 	.word	0x0800a51d
 800a494:	0800a51d 	.word	0x0800a51d
 800a498:	0800a507 	.word	0x0800a507
    {
    case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800a49c:	f7fc fe02 	bl	80070a4 <HAL_RCC_GetPCLK1Freq>
 800a4a0:	4603      	mov	r3, r0
 800a4a2:	005a      	lsls	r2, r3, #1
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	685b      	ldr	r3, [r3, #4]
 800a4a8:	085b      	lsrs	r3, r3, #1
 800a4aa:	441a      	add	r2, r3
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	685b      	ldr	r3, [r3, #4]
 800a4b0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4b4:	82bb      	strh	r3, [r7, #20]
      break;
 800a4b6:	e034      	b.n	800a522 <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_PCLK2:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800a4b8:	f7fc fe08 	bl	80070cc <HAL_RCC_GetPCLK2Freq>
 800a4bc:	4603      	mov	r3, r0
 800a4be:	005a      	lsls	r2, r3, #1
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	685b      	ldr	r3, [r3, #4]
 800a4c4:	085b      	lsrs	r3, r3, #1
 800a4c6:	441a      	add	r2, r3
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	685b      	ldr	r3, [r3, #4]
 800a4cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4d0:	82bb      	strh	r3, [r7, #20]
      break;
 800a4d2:	e026      	b.n	800a522 <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	085a      	lsrs	r2, r3, #1
 800a4da:	4b51      	ldr	r3, [pc, #324]	; (800a620 <UART_SetConfig+0x4d4>)
 800a4dc:	4413      	add	r3, r2
 800a4de:	687a      	ldr	r2, [r7, #4]
 800a4e0:	6852      	ldr	r2, [r2, #4]
 800a4e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800a4e6:	82bb      	strh	r3, [r7, #20]
      break;
 800a4e8:	e01b      	b.n	800a522 <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800a4ea:	f7fc fd19 	bl	8006f20 <HAL_RCC_GetSysClockFreq>
 800a4ee:	4603      	mov	r3, r0
 800a4f0:	005a      	lsls	r2, r3, #1
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	685b      	ldr	r3, [r3, #4]
 800a4f6:	085b      	lsrs	r3, r3, #1
 800a4f8:	441a      	add	r2, r3
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800a502:	82bb      	strh	r3, [r7, #20]
      break;
 800a504:	e00d      	b.n	800a522 <UART_SetConfig+0x3d6>
    case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	085b      	lsrs	r3, r3, #1
 800a50c:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	685b      	ldr	r3, [r3, #4]
 800a514:	fbb2 f3f3 	udiv	r3, r2, r3
 800a518:	82bb      	strh	r3, [r7, #20]
      break;
 800a51a:	e002      	b.n	800a522 <UART_SetConfig+0x3d6>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800a51c:	2301      	movs	r3, #1
 800a51e:	74fb      	strb	r3, [r7, #19]
      break;
 800a520:	bf00      	nop
    }

    brrtemp = usartdiv & 0xFFF0U;
 800a522:	8abb      	ldrh	r3, [r7, #20]
 800a524:	f023 030f 	bic.w	r3, r3, #15
 800a528:	817b      	strh	r3, [r7, #10]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a52a:	8abb      	ldrh	r3, [r7, #20]
 800a52c:	105b      	asrs	r3, r3, #1
 800a52e:	b29b      	uxth	r3, r3
 800a530:	f003 0307 	and.w	r3, r3, #7
 800a534:	b29a      	uxth	r2, r3
 800a536:	897b      	ldrh	r3, [r7, #10]
 800a538:	4313      	orrs	r3, r2
 800a53a:	817b      	strh	r3, [r7, #10]
    huart->Instance->BRR = brrtemp;
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	897a      	ldrh	r2, [r7, #10]
 800a542:	60da      	str	r2, [r3, #12]
 800a544:	e067      	b.n	800a616 <UART_SetConfig+0x4ca>
  }
  else
  {
    switch (clocksource)
 800a546:	7dfb      	ldrb	r3, [r7, #23]
 800a548:	2b08      	cmp	r3, #8
 800a54a:	d861      	bhi.n	800a610 <UART_SetConfig+0x4c4>
 800a54c:	a201      	add	r2, pc, #4	; (adr r2, 800a554 <UART_SetConfig+0x408>)
 800a54e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a552:	bf00      	nop
 800a554:	0800a579 	.word	0x0800a579
 800a558:	0800a599 	.word	0x0800a599
 800a55c:	0800a5b9 	.word	0x0800a5b9
 800a560:	0800a611 	.word	0x0800a611
 800a564:	0800a5d5 	.word	0x0800a5d5
 800a568:	0800a611 	.word	0x0800a611
 800a56c:	0800a611 	.word	0x0800a611
 800a570:	0800a611 	.word	0x0800a611
 800a574:	0800a5f5 	.word	0x0800a5f5
    {
    case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681c      	ldr	r4, [r3, #0]
 800a57c:	f7fc fd92 	bl	80070a4 <HAL_RCC_GetPCLK1Freq>
 800a580:	4602      	mov	r2, r0
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	685b      	ldr	r3, [r3, #4]
 800a586:	085b      	lsrs	r3, r3, #1
 800a588:	441a      	add	r2, r3
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a592:	b29b      	uxth	r3, r3
 800a594:	60e3      	str	r3, [r4, #12]
      break;
 800a596:	e03e      	b.n	800a616 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_PCLK2:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681c      	ldr	r4, [r3, #0]
 800a59c:	f7fc fd96 	bl	80070cc <HAL_RCC_GetPCLK2Freq>
 800a5a0:	4602      	mov	r2, r0
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	685b      	ldr	r3, [r3, #4]
 800a5a6:	085b      	lsrs	r3, r3, #1
 800a5a8:	441a      	add	r2, r3
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	685b      	ldr	r3, [r3, #4]
 800a5ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5b2:	b29b      	uxth	r3, r3
 800a5b4:	60e3      	str	r3, [r4, #12]
      break;
 800a5b6:	e02e      	b.n	800a616 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681a      	ldr	r2, [r3, #0]
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	685b      	ldr	r3, [r3, #4]
 800a5c0:	0859      	lsrs	r1, r3, #1
 800a5c2:	4b18      	ldr	r3, [pc, #96]	; (800a624 <UART_SetConfig+0x4d8>)
 800a5c4:	440b      	add	r3, r1
 800a5c6:	6879      	ldr	r1, [r7, #4]
 800a5c8:	6849      	ldr	r1, [r1, #4]
 800a5ca:	fbb3 f3f1 	udiv	r3, r3, r1
 800a5ce:	b29b      	uxth	r3, r3
 800a5d0:	60d3      	str	r3, [r2, #12]
      break;
 800a5d2:	e020      	b.n	800a616 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681c      	ldr	r4, [r3, #0]
 800a5d8:	f7fc fca2 	bl	8006f20 <HAL_RCC_GetSysClockFreq>
 800a5dc:	4602      	mov	r2, r0
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	685b      	ldr	r3, [r3, #4]
 800a5e2:	085b      	lsrs	r3, r3, #1
 800a5e4:	441a      	add	r2, r3
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	685b      	ldr	r3, [r3, #4]
 800a5ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800a5ee:	b29b      	uxth	r3, r3
 800a5f0:	60e3      	str	r3, [r4, #12]
      break;
 800a5f2:	e010      	b.n	800a616 <UART_SetConfig+0x4ca>
    case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	687a      	ldr	r2, [r7, #4]
 800a5fa:	6852      	ldr	r2, [r2, #4]
 800a5fc:	0852      	lsrs	r2, r2, #1
 800a5fe:	f502 4100 	add.w	r1, r2, #32768	; 0x8000
 800a602:	687a      	ldr	r2, [r7, #4]
 800a604:	6852      	ldr	r2, [r2, #4]
 800a606:	fbb1 f2f2 	udiv	r2, r1, r2
 800a60a:	b292      	uxth	r2, r2
 800a60c:	60da      	str	r2, [r3, #12]
      break;
 800a60e:	e002      	b.n	800a616 <UART_SetConfig+0x4ca>
      case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800a610:	2301      	movs	r3, #1
 800a612:	74fb      	strb	r3, [r7, #19]
      break;
 800a614:	bf00      	nop
    }
  }

  return ret;
 800a616:	7cfb      	ldrb	r3, [r7, #19]

}
 800a618:	4618      	mov	r0, r3
 800a61a:	371c      	adds	r7, #28
 800a61c:	46bd      	mov	sp, r7
 800a61e:	bd90      	pop	{r4, r7, pc}
 800a620:	01e84800 	.word	0x01e84800
 800a624:	00f42400 	.word	0x00f42400

0800a628 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features
  * @param huart uart handle
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a628:	b480      	push	{r7}
 800a62a:	b083      	sub	sp, #12
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a634:	f003 0301 	and.w	r3, r3, #1
 800a638:	2b00      	cmp	r3, #0
 800a63a:	d00a      	beq.n	800a652 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	687a      	ldr	r2, [r7, #4]
 800a642:	6812      	ldr	r2, [r2, #0]
 800a644:	6852      	ldr	r2, [r2, #4]
 800a646:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800a64a:	687a      	ldr	r2, [r7, #4]
 800a64c:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800a64e:	430a      	orrs	r2, r1
 800a650:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a656:	f003 0302 	and.w	r3, r3, #2
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d00a      	beq.n	800a674 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	687a      	ldr	r2, [r7, #4]
 800a664:	6812      	ldr	r2, [r2, #0]
 800a666:	6852      	ldr	r2, [r2, #4]
 800a668:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 800a66c:	687a      	ldr	r2, [r7, #4]
 800a66e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a670:	430a      	orrs	r2, r1
 800a672:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a678:	f003 0304 	and.w	r3, r3, #4
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d00a      	beq.n	800a696 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	687a      	ldr	r2, [r7, #4]
 800a686:	6812      	ldr	r2, [r2, #0]
 800a688:	6852      	ldr	r2, [r2, #4]
 800a68a:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800a68e:	687a      	ldr	r2, [r7, #4]
 800a690:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800a692:	430a      	orrs	r2, r1
 800a694:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a69a:	f003 0308 	and.w	r3, r3, #8
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d00a      	beq.n	800a6b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	687a      	ldr	r2, [r7, #4]
 800a6a8:	6812      	ldr	r2, [r2, #0]
 800a6aa:	6852      	ldr	r2, [r2, #4]
 800a6ac:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a6b4:	430a      	orrs	r2, r1
 800a6b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6bc:	f003 0310 	and.w	r3, r3, #16
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d00a      	beq.n	800a6da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	687a      	ldr	r2, [r7, #4]
 800a6ca:	6812      	ldr	r2, [r2, #0]
 800a6cc:	6892      	ldr	r2, [r2, #8]
 800a6ce:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 800a6d2:	687a      	ldr	r2, [r7, #4]
 800a6d4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a6d6:	430a      	orrs	r2, r1
 800a6d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6de:	f003 0320 	and.w	r3, r3, #32
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d00a      	beq.n	800a6fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	681b      	ldr	r3, [r3, #0]
 800a6ea:	687a      	ldr	r2, [r7, #4]
 800a6ec:	6812      	ldr	r2, [r2, #0]
 800a6ee:	6892      	ldr	r2, [r2, #8]
 800a6f0:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a6f8:	430a      	orrs	r2, r1
 800a6fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a700:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a704:	2b00      	cmp	r3, #0
 800a706:	d01a      	beq.n	800a73e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	687a      	ldr	r2, [r7, #4]
 800a70e:	6812      	ldr	r2, [r2, #0]
 800a710:	6852      	ldr	r2, [r2, #4]
 800a712:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 800a716:	687a      	ldr	r2, [r7, #4]
 800a718:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a71a:	430a      	orrs	r2, r1
 800a71c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a722:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a726:	d10a      	bne.n	800a73e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	687a      	ldr	r2, [r7, #4]
 800a72e:	6812      	ldr	r2, [r2, #0]
 800a730:	6852      	ldr	r2, [r2, #4]
 800a732:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 800a736:	687a      	ldr	r2, [r7, #4]
 800a738:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800a73a:	430a      	orrs	r2, r1
 800a73c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a746:	2b00      	cmp	r3, #0
 800a748:	d00a      	beq.n	800a760 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	687a      	ldr	r2, [r7, #4]
 800a750:	6812      	ldr	r2, [r2, #0]
 800a752:	6852      	ldr	r2, [r2, #4]
 800a754:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a75c:	430a      	orrs	r2, r1
 800a75e:	605a      	str	r2, [r3, #4]
  }
}
 800a760:	bf00      	nop
 800a762:	370c      	adds	r7, #12
 800a764:	46bd      	mov	sp, r7
 800a766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a76a:	4770      	bx	lr

0800a76c <UART_CheckIdleState>:
  * @brief Check the UART Idle State
  * @param huart uart handle
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b086      	sub	sp, #24
 800a770:	af02      	add	r7, sp, #8
 800a772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a774:	2300      	movs	r3, #0
 800a776:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2200      	movs	r2, #0
 800a77c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a77e:	f7f6 fc21 	bl	8000fc4 <HAL_GetTick>
 800a782:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f003 0308 	and.w	r3, r3, #8
 800a78e:	2b08      	cmp	r3, #8
 800a790:	d10e      	bne.n	800a7b0 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a792:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a796:	9300      	str	r3, [sp, #0]
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	2200      	movs	r2, #0
 800a79c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f7ff fa87 	bl	8009cb4 <UART_WaitOnFlagUntilTimeout>
 800a7a6:	4603      	mov	r3, r0
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d001      	beq.n	800a7b0 <UART_CheckIdleState+0x44>
    {
      /* Timeout Occurred */
      return HAL_TIMEOUT;
 800a7ac:	2303      	movs	r3, #3
 800a7ae:	e00c      	b.n	800a7ca <UART_CheckIdleState+0x5e>
    }
  }

  /* Initialize the UART State */
  huart->gState= HAL_UART_STATE_READY;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2220      	movs	r2, #32
 800a7b4:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
  huart->RxState= HAL_UART_STATE_READY;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	2220      	movs	r2, #32
 800a7bc:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

  return HAL_OK;
 800a7c8:	2300      	movs	r3, #0
}
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	3710      	adds	r7, #16
 800a7ce:	46bd      	mov	sp, r7
 800a7d0:	bd80      	pop	{r7, pc}
	...

0800a7d4 <FMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
{ 
 800a7d4:	b480      	push	{r7}
 800a7d6:	b085      	sub	sp, #20
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock)); 
  assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FMC_PAGESIZE(Init->PageSize));

  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	681a      	ldr	r2, [r3, #0]
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7ec:	60fb      	str	r3, [r7, #12]
  
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */
  tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 800a7ee:	68fa      	ldr	r2, [r7, #12]
 800a7f0:	4b2f      	ldr	r3, [pc, #188]	; (800a8b0 <FMC_NORSRAM_Init+0xdc>)
 800a7f2:	4013      	ands	r3, r2
 800a7f4:	60fb      	str	r3, [r7, #12]
                       FMC_BCR1_WAITPOL   | FMC_BCR1_CPSIZE    | FMC_BCR1_WAITCFG  | \
                       FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
                       FMC_BCR1_ASYNCWAIT | FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN | FMC_BCR1_WFDIS));
  
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a7f6:	683b      	ldr	r3, [r7, #0]
 800a7f8:	685a      	ldr	r2, [r3, #4]
                    Init->MemoryType           |\
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a7fe:	431a      	orrs	r2, r3
                    Init->MemoryDataWidth      |\
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	68db      	ldr	r3, [r3, #12]
                    Init->MemoryType           |\
 800a804:	431a      	orrs	r2, r3
                    Init->BurstAccessMode      |\
 800a806:	683b      	ldr	r3, [r7, #0]
 800a808:	691b      	ldr	r3, [r3, #16]
                    Init->MemoryDataWidth      |\
 800a80a:	431a      	orrs	r2, r3
                    Init->WaitSignalPolarity   |\
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	695b      	ldr	r3, [r3, #20]
                    Init->BurstAccessMode      |\
 800a810:	431a      	orrs	r2, r3
                    Init->WaitSignalActive     |\
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	699b      	ldr	r3, [r3, #24]
                    Init->WaitSignalPolarity   |\
 800a816:	431a      	orrs	r2, r3
                    Init->WriteOperation       |\
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	69db      	ldr	r3, [r3, #28]
                    Init->WaitSignalActive     |\
 800a81c:	431a      	orrs	r2, r3
                    Init->WaitSignal           |\
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	6a1b      	ldr	r3, [r3, #32]
                    Init->WriteOperation       |\
 800a822:	431a      	orrs	r2, r3
                    Init->ExtendedMode         |\
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                    Init->WaitSignal           |\
 800a828:	431a      	orrs	r2, r3
                    Init->AsynchronousWait     |\
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                    Init->ExtendedMode         |\
 800a82e:	431a      	orrs	r2, r3
                    Init->WriteBurst           |\
 800a830:	683b      	ldr	r3, [r7, #0]
 800a832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                    Init->AsynchronousWait     |\
 800a834:	431a      	orrs	r2, r3
                    Init->ContinuousClock      |\
 800a836:	683b      	ldr	r3, [r7, #0]
 800a838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                    Init->WriteBurst           |\
 800a83a:	431a      	orrs	r2, r3
                    Init->PageSize             |\
 800a83c:	683b      	ldr	r3, [r7, #0]
 800a83e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                    Init->ContinuousClock      |\
 800a840:	431a      	orrs	r2, r3
                    Init->WriteFifo);
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                    Init->PageSize             |\
 800a846:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800a848:	68fa      	ldr	r2, [r7, #12]
 800a84a:	4313      	orrs	r3, r2
 800a84c:	60fb      	str	r3, [r7, #12]
                    
  if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 800a84e:	683b      	ldr	r3, [r7, #0]
 800a850:	689b      	ldr	r3, [r3, #8]
 800a852:	2b08      	cmp	r3, #8
 800a854:	d103      	bne.n	800a85e <FMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a85c:	60fb      	str	r3, [r7, #12]
  }
  
  Device->BTCR[Init->NSBank] = tmpr;
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	681a      	ldr	r2, [r3, #0]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	68f9      	ldr	r1, [r7, #12]
 800a866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a86e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a872:	d10a      	bne.n	800a88a <FMC_NORSRAM_Init+0xb6>
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	681b      	ldr	r3, [r3, #0]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	d006      	beq.n	800a88a <FMC_NORSRAM_Init+0xb6>
  { 
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681a      	ldr	r2, [r3, #0]
 800a880:	683b      	ldr	r3, [r7, #0]
 800a882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a884:	431a      	orrs	r2, r3
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	601a      	str	r2, [r3, #0]
  }
  if(Init->NSBank != FMC_NORSRAM_BANK1)
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d006      	beq.n	800a8a0 <FMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	681a      	ldr	r2, [r3, #0]
 800a896:	683b      	ldr	r3, [r7, #0]
 800a898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a89a:	431a      	orrs	r2, r3
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	601a      	str	r2, [r3, #0]
  }
  
  return HAL_OK;
 800a8a0:	2300      	movs	r3, #0
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3714      	adds	r7, #20
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ac:	4770      	bx	lr
 800a8ae:	bf00      	nop
 800a8b0:	ffc00480 	.word	0xffc00480

0800a8b4 <FMC_NORSRAM_DeInit>:
  * @param  ExDevice Pointer to NORSRAM extended mode device instance  
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)
{
 800a8b4:	b480      	push	{r7}
 800a8b6:	b085      	sub	sp, #20
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	60f8      	str	r0, [r7, #12]
 800a8bc:	60b9      	str	r1, [r7, #8]
 800a8be:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_NORSRAM_DEVICE(Device));
  assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Disable the FMC_NORSRAM device */
  __FMC_NORSRAM_DISABLE(Device, Bank);
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	687a      	ldr	r2, [r7, #4]
 800a8c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8c8:	f023 0101 	bic.w	r1, r3, #1
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	687a      	ldr	r2, [r7, #4]
 800a8d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* De-initialize the FMC_NORSRAM device */
  /* FMC_NORSRAM_BANK1 */
  if(Bank == FMC_NORSRAM_BANK1)
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d106      	bne.n	800a8e8 <FMC_NORSRAM_DeInit+0x34>
  {
    Device->BTCR[Bank] = 0x000030DB;    
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	687a      	ldr	r2, [r7, #4]
 800a8de:	f243 01db 	movw	r1, #12507	; 0x30db
 800a8e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a8e6:	e005      	b.n	800a8f4 <FMC_NORSRAM_DeInit+0x40>
  }
  /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
  else
  {   
    Device->BTCR[Bank] = 0x000030D2; 
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	687a      	ldr	r2, [r7, #4]
 800a8ec:	f243 01d2 	movw	r1, #12498	; 0x30d2
 800a8f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  
  Device->BTCR[Bank + 1] = 0x0FFFFFFF;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	1c5a      	adds	r2, r3, #1
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a8fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  ExDevice->BWTR[Bank]   = 0x0FFFFFFF;
 800a902:	68bb      	ldr	r3, [r7, #8]
 800a904:	687a      	ldr	r2, [r7, #4]
 800a906:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a90a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   
  return HAL_OK;
 800a90e:	2300      	movs	r3, #0
}
 800a910:	4618      	mov	r0, r3
 800a912:	3714      	adds	r7, #20
 800a914:	46bd      	mov	sp, r7
 800a916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91a:	4770      	bx	lr

0800a91c <FMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a91c:	b480      	push	{r7}
 800a91e:	b087      	sub	sp, #28
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	60b9      	str	r1, [r7, #8]
 800a926:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0;
 800a928:	2300      	movs	r3, #0
 800a92a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1];
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	1c5a      	adds	r2, r3, #1
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a936:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 800a938:	697b      	ldr	r3, [r7, #20]
 800a93a:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800a93e:	617b      	str	r3, [r7, #20]
                       FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
                       FMC_BTR1_ACCMOD));
  
  /* Set FMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	681a      	ldr	r2, [r3, #0]
                   ((Timing->AddressHoldTime) << 4)          |\
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	685b      	ldr	r3, [r3, #4]
 800a948:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a94a:	431a      	orrs	r2, r3
                   ((Timing->DataSetupTime) << 8)            |\
 800a94c:	68bb      	ldr	r3, [r7, #8]
 800a94e:	689b      	ldr	r3, [r3, #8]
 800a950:	021b      	lsls	r3, r3, #8
                   ((Timing->AddressHoldTime) << 4)          |\
 800a952:	431a      	orrs	r2, r3
                   ((Timing->BusTurnAroundDuration) << 16)   |\
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	041b      	lsls	r3, r3, #16
                   ((Timing->DataSetupTime) << 8)            |\
 800a95a:	431a      	orrs	r2, r3
                   (((Timing->CLKDivision)-1) << 20)         |\
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	691b      	ldr	r3, [r3, #16]
 800a960:	3b01      	subs	r3, #1
 800a962:	051b      	lsls	r3, r3, #20
                   ((Timing->BusTurnAroundDuration) << 16)   |\
 800a964:	431a      	orrs	r2, r3
                   (((Timing->DataLatency)-2) << 24)         |\
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	695b      	ldr	r3, [r3, #20]
 800a96a:	3b02      	subs	r3, #2
 800a96c:	061b      	lsls	r3, r3, #24
                   (((Timing->CLKDivision)-1) << 20)         |\
 800a96e:	431a      	orrs	r2, r3
                    (Timing->AccessMode)
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800a974:	4313      	orrs	r3, r2
 800a976:	697a      	ldr	r2, [r7, #20]
 800a978:	4313      	orrs	r3, r2
 800a97a:	617b      	str	r3, [r7, #20]
                    );
  
  Device->BTCR[Bank + 1] = tmpr;
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	1c5a      	adds	r2, r3, #1
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	6979      	ldr	r1, [r7, #20]
 800a984:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a990:	2b00      	cmp	r3, #0
 800a992:	d00e      	beq.n	800a9b2 <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1] & ~(((uint32_t)0x0F) << 20)); 
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	685b      	ldr	r3, [r3, #4]
 800a998:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800a99c:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1) << 20);
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	691b      	ldr	r3, [r3, #16]
 800a9a2:	3b01      	subs	r3, #1
 800a9a4:	051b      	lsls	r3, r3, #20
 800a9a6:	697a      	ldr	r2, [r7, #20]
 800a9a8:	4313      	orrs	r3, r2
 800a9aa:	617b      	str	r3, [r7, #20]
    Device->BTCR[FMC_NORSRAM_BANK1 + 1] = tmpr;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	697a      	ldr	r2, [r7, #20]
 800a9b0:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;   
 800a9b2:	2300      	movs	r3, #0
}
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	371c      	adds	r7, #28
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9be:	4770      	bx	lr

0800a9c0 <FMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{  
 800a9c0:	b480      	push	{r7}
 800a9c2:	b087      	sub	sp, #28
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	60f8      	str	r0, [r7, #12]
 800a9c8:	60b9      	str	r1, [r7, #8]
 800a9ca:	607a      	str	r2, [r7, #4]
 800a9cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0;
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	617b      	str	r3, [r7, #20]
 
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
  
  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a9d8:	d122      	bne.n	800aa20 <FMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));  
    
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	687a      	ldr	r2, [r7, #4]
 800a9de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9e2:	617b      	str	r3, [r7, #20]

    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
    tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 800a9e4:	697a      	ldr	r2, [r7, #20]
 800a9e6:	4b15      	ldr	r3, [pc, #84]	; (800aa3c <FMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800a9e8:	4013      	ands	r3, r2
 800a9ea:	617b      	str	r3, [r7, #20]
                         FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
    
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4)          |\
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	685b      	ldr	r3, [r3, #4]
 800a9f4:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800a9f6:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8)            |\
 800a9f8:	68bb      	ldr	r3, [r7, #8]
 800a9fa:	689b      	ldr	r3, [r3, #8]
 800a9fc:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4)          |\
 800a9fe:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16)   |\
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	68db      	ldr	r3, [r3, #12]
 800aa04:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8)            |\
 800aa06:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16)   |\
 800aa0c:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                 |\
 800aa0e:	697a      	ldr	r2, [r7, #20]
 800aa10:	4313      	orrs	r3, r2
 800aa12:	617b      	str	r3, [r7, #20]

    Device->BWTR[Bank] = tmpr;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	687a      	ldr	r2, [r7, #4]
 800aa18:	6979      	ldr	r1, [r7, #20]
 800aa1a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800aa1e:	e005      	b.n	800aa2c <FMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFF;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800aa28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800aa2c:	2300      	movs	r3, #0
}
 800aa2e:	4618      	mov	r0, r3
 800aa30:	371c      	adds	r7, #28
 800aa32:	46bd      	mov	sp, r7
 800aa34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa38:	4770      	bx	lr
 800aa3a:	bf00      	nop
 800aa3c:	cff00000 	.word	0xcff00000

0800aa40 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa40:	b084      	sub	sp, #16
 800aa42:	b580      	push	{r7, lr}
 800aa44:	b082      	sub	sp, #8
 800aa46:	af00      	add	r7, sp, #0
 800aa48:	6078      	str	r0, [r7, #4]
 800aa4a:	f107 0014 	add.w	r0, r7, #20
 800aa4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800aa52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa54:	2b01      	cmp	r3, #1
 800aa56:	d11e      	bne.n	800aa96 <USB_CoreInit+0x56>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa5c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	68da      	ldr	r2, [r3, #12]
 800aa68:	4b1d      	ldr	r3, [pc, #116]	; (800aae0 <USB_CoreInit+0xa0>)
 800aa6a:	4013      	ands	r3, r2
 800aa6c:	687a      	ldr	r2, [r7, #4]
 800aa6e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	68db      	ldr	r3, [r3, #12]
 800aa74:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	60da      	str	r2, [r3, #12]
    if(cfg.use_external_vbus == 1U)
 800aa7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa7e:	2b01      	cmp	r3, #1
 800aa80:	d105      	bne.n	800aa8e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	68db      	ldr	r3, [r3, #12]
 800aa86:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    (void)USB_CoreReset(USBx);
 800aa8e:	6878      	ldr	r0, [r7, #4]
 800aa90:	f000 f93c 	bl	800ad0c <USB_CoreReset>
 800aa94:	e00c      	b.n	800aab0 <USB_CoreInit+0x70>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	68db      	ldr	r3, [r3, #12]
 800aa9a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    (void)USB_CoreReset(USBx);
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 f932 	bl	800ad0c <USB_CoreReset>

    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800aaae:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(cfg.dma_enable == 1U)
 800aab0:	6a3b      	ldr	r3, [r7, #32]
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	d10b      	bne.n	800aace <USB_CoreInit+0x8e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	689b      	ldr	r3, [r3, #8]
 800aaba:	f043 0206 	orr.w	r2, r3, #6
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	689b      	ldr	r3, [r3, #8]
 800aac6:	f043 0220 	orr.w	r2, r3, #32
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	609a      	str	r2, [r3, #8]
  }

  return HAL_OK;
 800aace:	2300      	movs	r3, #0
}
 800aad0:	4618      	mov	r0, r3
 800aad2:	3708      	adds	r7, #8
 800aad4:	46bd      	mov	sp, r7
 800aad6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aada:	b004      	add	sp, #16
 800aadc:	4770      	bx	lr
 800aade:	bf00      	nop
 800aae0:	ffbdffbf 	.word	0xffbdffbf

0800aae4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aae4:	b480      	push	{r7}
 800aae6:	b083      	sub	sp, #12
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	689b      	ldr	r3, [r3, #8]
 800aaf0:	f043 0201 	orr.w	r2, r3, #1
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800aaf8:	2300      	movs	r3, #0
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	370c      	adds	r7, #12
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr

0800ab06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800ab06:	b480      	push	{r7}
 800ab08:	b083      	sub	sp, #12
 800ab0a:	af00      	add	r7, sp, #0
 800ab0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	689b      	ldr	r3, [r3, #8]
 800ab12:	f023 0201 	bic.w	r2, r3, #1
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800ab1a:	2300      	movs	r3, #0
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	370c      	adds	r7, #12
 800ab20:	46bd      	mov	sp, r7
 800ab22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab26:	4770      	bx	lr

0800ab28 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 800ab28:	b580      	push	{r7, lr}
 800ab2a:	b082      	sub	sp, #8
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
 800ab30:	460b      	mov	r3, r1
 800ab32:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	68db      	ldr	r3, [r3, #12]
 800ab38:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ab40:	78fb      	ldrb	r3, [r7, #3]
 800ab42:	2b01      	cmp	r3, #1
 800ab44:	d106      	bne.n	800ab54 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	68db      	ldr	r3, [r3, #12]
 800ab4a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	60da      	str	r2, [r3, #12]
 800ab52:	e00b      	b.n	800ab6c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800ab54:	78fb      	ldrb	r3, [r7, #3]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d106      	bne.n	800ab68 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	68db      	ldr	r3, [r3, #12]
 800ab5e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	60da      	str	r2, [r3, #12]
 800ab66:	e001      	b.n	800ab6c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800ab68:	2301      	movs	r3, #1
 800ab6a:	e003      	b.n	800ab74 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800ab6c:	2032      	movs	r0, #50	; 0x32
 800ab6e:	f7f6 fa35 	bl	8000fdc <HAL_Delay>

  return HAL_OK;
 800ab72:	2300      	movs	r3, #0
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3708      	adds	r7, #8
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	bd80      	pop	{r7, pc}

0800ab7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b085      	sub	sp, #20
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
 800ab84:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800ab86:	2300      	movs	r3, #0
 800ab88:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	019b      	lsls	r3, r3, #6
 800ab8e:	f043 0220 	orr.w	r2, r3, #32
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	3301      	adds	r3, #1
 800ab9a:	60fb      	str	r3, [r7, #12]
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	4a09      	ldr	r2, [pc, #36]	; (800abc4 <USB_FlushTxFifo+0x48>)
 800aba0:	4293      	cmp	r3, r2
 800aba2:	d901      	bls.n	800aba8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800aba4:	2303      	movs	r3, #3
 800aba6:	e006      	b.n	800abb6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	691b      	ldr	r3, [r3, #16]
 800abac:	f003 0320 	and.w	r3, r3, #32
 800abb0:	2b20      	cmp	r3, #32
 800abb2:	d0f0      	beq.n	800ab96 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800abb4:	2300      	movs	r3, #0
}
 800abb6:	4618      	mov	r0, r3
 800abb8:	3714      	adds	r7, #20
 800abba:	46bd      	mov	sp, r7
 800abbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc0:	4770      	bx	lr
 800abc2:	bf00      	nop
 800abc4:	00030d40 	.word	0x00030d40

0800abc8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800abc8:	b480      	push	{r7}
 800abca:	b085      	sub	sp, #20
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800abd0:	2300      	movs	r3, #0
 800abd2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2210      	movs	r2, #16
 800abd8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	3301      	adds	r3, #1
 800abde:	60fb      	str	r3, [r7, #12]
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	4a09      	ldr	r2, [pc, #36]	; (800ac08 <USB_FlushRxFifo+0x40>)
 800abe4:	4293      	cmp	r3, r2
 800abe6:	d901      	bls.n	800abec <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800abe8:	2303      	movs	r3, #3
 800abea:	e006      	b.n	800abfa <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	691b      	ldr	r3, [r3, #16]
 800abf0:	f003 0310 	and.w	r3, r3, #16
 800abf4:	2b10      	cmp	r3, #16
 800abf6:	d0f0      	beq.n	800abda <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800abf8:	2300      	movs	r3, #0
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3714      	adds	r7, #20
 800abfe:	46bd      	mov	sp, r7
 800ac00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac04:	4770      	bx	lr
 800ac06:	bf00      	nop
 800ac08:	00030d40 	.word	0x00030d40

0800ac0c <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ac0c:	b480      	push	{r7}
 800ac0e:	b089      	sub	sp, #36	; 0x24
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	60f8      	str	r0, [r7, #12]
 800ac14:	60b9      	str	r1, [r7, #8]
 800ac16:	4611      	mov	r1, r2
 800ac18:	461a      	mov	r2, r3
 800ac1a:	460b      	mov	r3, r1
 800ac1c:	71fb      	strb	r3, [r7, #7]
 800ac1e:	4613      	mov	r3, r2
 800ac20:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800ac26:	68bb      	ldr	r3, [r7, #8]
 800ac28:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800ac2a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d11a      	bne.n	800ac68 <USB_WritePacket+0x5c>
  {
    count32b =  ((uint32_t)len + 3U) / 4U;
 800ac32:	88bb      	ldrh	r3, [r7, #4]
 800ac34:	3303      	adds	r3, #3
 800ac36:	089b      	lsrs	r3, r3, #2
 800ac38:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	61bb      	str	r3, [r7, #24]
 800ac3e:	e00f      	b.n	800ac60 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = *((__packed uint32_t *)pSrc);
 800ac40:	79fb      	ldrb	r3, [r7, #7]
 800ac42:	031a      	lsls	r2, r3, #12
 800ac44:	697b      	ldr	r3, [r7, #20]
 800ac46:	4413      	add	r3, r2
 800ac48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ac4c:	461a      	mov	r2, r3
 800ac4e:	69fb      	ldr	r3, [r7, #28]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ac54:	69fb      	ldr	r3, [r7, #28]
 800ac56:	3304      	adds	r3, #4
 800ac58:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ac5a:	69bb      	ldr	r3, [r7, #24]
 800ac5c:	3301      	adds	r3, #1
 800ac5e:	61bb      	str	r3, [r7, #24]
 800ac60:	69ba      	ldr	r2, [r7, #24]
 800ac62:	693b      	ldr	r3, [r7, #16]
 800ac64:	429a      	cmp	r2, r3
 800ac66:	d3eb      	bcc.n	800ac40 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ac68:	2300      	movs	r3, #0
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	3724      	adds	r7, #36	; 0x24
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr

0800ac76 <USB_ReadPacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ac76:	b480      	push	{r7}
 800ac78:	b089      	sub	sp, #36	; 0x24
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	60f8      	str	r0, [r7, #12]
 800ac7e:	60b9      	str	r1, [r7, #8]
 800ac80:	4613      	mov	r3, r2
 800ac82:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800ac8c:	88fb      	ldrh	r3, [r7, #6]
 800ac8e:	3303      	adds	r3, #3
 800ac90:	089b      	lsrs	r3, r3, #2
 800ac92:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800ac94:	2300      	movs	r3, #0
 800ac96:	61bb      	str	r3, [r7, #24]
 800ac98:	e00b      	b.n	800acb2 <USB_ReadPacket+0x3c>
  {
    *(__packed uint32_t *)pDest = USBx_DFIFO(0U);
 800ac9a:	697b      	ldr	r3, [r7, #20]
 800ac9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800aca0:	681a      	ldr	r2, [r3, #0]
 800aca2:	69fb      	ldr	r3, [r7, #28]
 800aca4:	601a      	str	r2, [r3, #0]
    pDest++;
 800aca6:	69fb      	ldr	r3, [r7, #28]
 800aca8:	3304      	adds	r3, #4
 800acaa:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800acac:	69bb      	ldr	r3, [r7, #24]
 800acae:	3301      	adds	r3, #1
 800acb0:	61bb      	str	r3, [r7, #24]
 800acb2:	69ba      	ldr	r2, [r7, #24]
 800acb4:	693b      	ldr	r3, [r7, #16]
 800acb6:	429a      	cmp	r2, r3
 800acb8:	d3ef      	bcc.n	800ac9a <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800acba:	69fb      	ldr	r3, [r7, #28]
}
 800acbc:	4618      	mov	r0, r3
 800acbe:	3724      	adds	r7, #36	; 0x24
 800acc0:	46bd      	mov	sp, r7
 800acc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc6:	4770      	bx	lr

0800acc8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 800acc8:	b480      	push	{r7}
 800acca:	b085      	sub	sp, #20
 800accc:	af00      	add	r7, sp, #0
 800acce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	695b      	ldr	r3, [r3, #20]
 800acd4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	699b      	ldr	r3, [r3, #24]
 800acda:	68fa      	ldr	r2, [r7, #12]
 800acdc:	4013      	ands	r3, r2
 800acde:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ace0:	68fb      	ldr	r3, [r7, #12]
}
 800ace2:	4618      	mov	r0, r3
 800ace4:	3714      	adds	r7, #20
 800ace6:	46bd      	mov	sp, r7
 800ace8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acec:	4770      	bx	lr

0800acee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800acee:	b480      	push	{r7}
 800acf0:	b083      	sub	sp, #12
 800acf2:	af00      	add	r7, sp, #0
 800acf4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1U);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	695b      	ldr	r3, [r3, #20]
 800acfa:	f003 0301 	and.w	r3, r3, #1
}
 800acfe:	4618      	mov	r0, r3
 800ad00:	370c      	adds	r7, #12
 800ad02:	46bd      	mov	sp, r7
 800ad04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad08:	4770      	bx	lr
	...

0800ad0c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800ad0c:	b480      	push	{r7}
 800ad0e:	b085      	sub	sp, #20
 800ad10:	af00      	add	r7, sp, #0
 800ad12:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800ad14:	2300      	movs	r3, #0
 800ad16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	60fb      	str	r3, [r7, #12]
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	4a13      	ldr	r2, [pc, #76]	; (800ad70 <USB_CoreReset+0x64>)
 800ad22:	4293      	cmp	r3, r2
 800ad24:	d901      	bls.n	800ad2a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ad26:	2303      	movs	r3, #3
 800ad28:	e01b      	b.n	800ad62 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	691b      	ldr	r3, [r3, #16]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	daf2      	bge.n	800ad18 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ad32:	2300      	movs	r3, #0
 800ad34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	691b      	ldr	r3, [r3, #16]
 800ad3a:	f043 0201 	orr.w	r2, r3, #1
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	3301      	adds	r3, #1
 800ad46:	60fb      	str	r3, [r7, #12]
 800ad48:	68fb      	ldr	r3, [r7, #12]
 800ad4a:	4a09      	ldr	r2, [pc, #36]	; (800ad70 <USB_CoreReset+0x64>)
 800ad4c:	4293      	cmp	r3, r2
 800ad4e:	d901      	bls.n	800ad54 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ad50:	2303      	movs	r3, #3
 800ad52:	e006      	b.n	800ad62 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	691b      	ldr	r3, [r3, #16]
 800ad58:	f003 0301 	and.w	r3, r3, #1
 800ad5c:	2b01      	cmp	r3, #1
 800ad5e:	d0f0      	beq.n	800ad42 <USB_CoreReset+0x36>

  return HAL_OK;
 800ad60:	2300      	movs	r3, #0
}
 800ad62:	4618      	mov	r0, r3
 800ad64:	3714      	adds	r7, #20
 800ad66:	46bd      	mov	sp, r7
 800ad68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6c:	4770      	bx	lr
 800ad6e:	bf00      	nop
 800ad70:	00030d40 	.word	0x00030d40

0800ad74 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ad74:	b084      	sub	sp, #16
 800ad76:	b580      	push	{r7, lr}
 800ad78:	b084      	sub	sp, #16
 800ad7a:	af00      	add	r7, sp, #0
 800ad7c:	6078      	str	r0, [r7, #4]
 800ad7e:	f107 001c 	add.w	r0, r7, #28
 800ad82:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ad8a:	68bb      	ldr	r3, [r7, #8]
 800ad8c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800ad90:	461a      	mov	r2, r3
 800ad92:	2300      	movs	r3, #0
 800ad94:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad9a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable the FS/LS support mode only */
  if ((cfg.speed == USB_OTG_SPEED_FULL) && (USBx != USB_OTG_FS))
 800ada2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ada4:	2b03      	cmp	r3, #3
 800ada6:	d10f      	bne.n	800adc8 <USB_HostInit+0x54>
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800adae:	d00b      	beq.n	800adc8 <USB_HostInit+0x54>
  {
    USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800adb6:	461a      	mov	r2, r3
 800adb8:	68bb      	ldr	r3, [r7, #8]
 800adba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	f043 0304 	orr.w	r3, r3, #4
 800adc4:	6013      	str	r3, [r2, #0]
 800adc6:	e00a      	b.n	800adde <USB_HostInit+0x6a>
  }
  else
  {
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800adce:	461a      	mov	r2, r3
 800add0:	68bb      	ldr	r3, [r7, #8]
 800add2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f023 0304 	bic.w	r3, r3, #4
 800addc:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800adde:	2110      	movs	r1, #16
 800ade0:	6878      	ldr	r0, [r7, #4]
 800ade2:	f7ff fecb 	bl	800ab7c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f7ff feee 	bl	800abc8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800adec:	2300      	movs	r3, #0
 800adee:	60fb      	str	r3, [r7, #12]
 800adf0:	e015      	b.n	800ae1e <USB_HostInit+0xaa>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	015a      	lsls	r2, r3, #5
 800adf6:	68bb      	ldr	r3, [r7, #8]
 800adf8:	4413      	add	r3, r2
 800adfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adfe:	461a      	mov	r2, r3
 800ae00:	f04f 33ff 	mov.w	r3, #4294967295
 800ae04:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	015a      	lsls	r2, r3, #5
 800ae0a:	68bb      	ldr	r3, [r7, #8]
 800ae0c:	4413      	add	r3, r2
 800ae0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae12:	461a      	mov	r2, r3
 800ae14:	2300      	movs	r3, #0
 800ae16:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	3301      	adds	r3, #1
 800ae1c:	60fb      	str	r3, [r7, #12]
 800ae1e:	6a3a      	ldr	r2, [r7, #32]
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	429a      	cmp	r2, r3
 800ae24:	d8e5      	bhi.n	800adf2 <USB_HostInit+0x7e>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800ae26:	2101      	movs	r1, #1
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f000 f881 	bl	800af30 <USB_DriveVbus>

  HAL_Delay(200U);
 800ae2e:	20c8      	movs	r0, #200	; 0xc8
 800ae30:	f7f6 f8d4 	bl	8000fdc <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2200      	movs	r2, #0
 800ae38:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	f04f 32ff 	mov.w	r2, #4294967295
 800ae40:	615a      	str	r2, [r3, #20]

  if(USBx == USB_OTG_FS)
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ae48:	d10a      	bne.n	800ae60 <USB_HostInit+0xec>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2280      	movs	r2, #128	; 0x80
 800ae4e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	4a14      	ldr	r2, [pc, #80]	; (800aea4 <USB_HostInit+0x130>)
 800ae54:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	4a13      	ldr	r2, [pc, #76]	; (800aea8 <USB_HostInit+0x134>)
 800ae5a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800ae5e:	e00a      	b.n	800ae76 <USB_HostInit+0x102>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800ae60:	687b      	ldr	r3, [r7, #4]
 800ae62:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ae66:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t )(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	4a10      	ldr	r2, [pc, #64]	; (800aeac <USB_HostInit+0x138>)
 800ae6c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t )(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	4a0f      	ldr	r2, [pc, #60]	; (800aeb0 <USB_HostInit+0x13c>)
 800ae72:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ae76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d105      	bne.n	800ae88 <USB_HostInit+0x114>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	699b      	ldr	r3, [r3, #24]
 800ae80:	f043 0210 	orr.w	r2, r3, #16
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM |\
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	699a      	ldr	r2, [r3, #24]
 800ae8c:	4b09      	ldr	r3, [pc, #36]	; (800aeb4 <USB_HostInit+0x140>)
 800ae8e:	4313      	orrs	r3, r2
 800ae90:	687a      	ldr	r2, [r7, #4]
 800ae92:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800ae94:	2300      	movs	r3, #0
}
 800ae96:	4618      	mov	r0, r3
 800ae98:	3710      	adds	r7, #16
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800aea0:	b004      	add	sp, #16
 800aea2:	4770      	bx	lr
 800aea4:	00600080 	.word	0x00600080
 800aea8:	004000e0 	.word	0x004000e0
 800aeac:	01000200 	.word	0x01000200
 800aeb0:	00e00300 	.word	0x00e00300
 800aeb4:	a3200008 	.word	0xa3200008

0800aeb8 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx , uint8_t freq)
{
 800aeb8:	b480      	push	{r7}
 800aeba:	b085      	sub	sp, #20
 800aebc:	af00      	add	r7, sp, #0
 800aebe:	6078      	str	r0, [r7, #4]
 800aec0:	460b      	mov	r3, r1
 800aec2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aece:	461a      	mov	r2, r3
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f023 0303 	bic.w	r3, r3, #3
 800aedc:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aee4:	4619      	mov	r1, r3
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aeec:	681a      	ldr	r2, [r3, #0]
 800aeee:	78fb      	ldrb	r3, [r7, #3]
 800aef0:	f003 0303 	and.w	r3, r3, #3
 800aef4:	4313      	orrs	r3, r2
 800aef6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800aef8:	78fb      	ldrb	r3, [r7, #3]
 800aefa:	2b01      	cmp	r3, #1
 800aefc:	d107      	bne.n	800af0e <USB_InitFSLSPClkSel+0x56>
  {
    USBx_HOST->HFIR = 48000U;
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af04:	461a      	mov	r2, r3
 800af06:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800af0a:	6053      	str	r3, [r2, #4]
 800af0c:	e009      	b.n	800af22 <USB_InitFSLSPClkSel+0x6a>
  }
  else if (freq == HCFG_6_MHZ)
 800af0e:	78fb      	ldrb	r3, [r7, #3]
 800af10:	2b02      	cmp	r3, #2
 800af12:	d106      	bne.n	800af22 <USB_InitFSLSPClkSel+0x6a>
  {
    USBx_HOST->HFIR = 6000U;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af1a:	461a      	mov	r2, r3
 800af1c:	f241 7370 	movw	r3, #6000	; 0x1770
 800af20:	6053      	str	r3, [r2, #4]
  else
  {
     /* ... */
  }

  return HAL_OK;
 800af22:	2300      	movs	r3, #0
}
 800af24:	4618      	mov	r0, r3
 800af26:	3714      	adds	r7, #20
 800af28:	46bd      	mov	sp, r7
 800af2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2e:	4770      	bx	lr

0800af30 <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus (USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800af30:	b480      	push	{r7}
 800af32:	b085      	sub	sp, #20
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	460b      	mov	r3, r1
 800af3a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800af40:	2300      	movs	r3, #0
 800af42:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800af4e:	68bb      	ldr	r3, [r7, #8]
 800af50:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800af54:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d10a      	bne.n	800af76 <USB_DriveVbus+0x46>
 800af60:	78fb      	ldrb	r3, [r7, #3]
 800af62:	2b01      	cmp	r3, #1
 800af64:	d107      	bne.n	800af76 <USB_DriveVbus+0x46>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800af6c:	461a      	mov	r2, r3
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800af74:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800af7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800af80:	d10a      	bne.n	800af98 <USB_DriveVbus+0x68>
 800af82:	78fb      	ldrb	r3, [r7, #3]
 800af84:	2b00      	cmp	r3, #0
 800af86:	d107      	bne.n	800af98 <USB_DriveVbus+0x68>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800af8e:	461a      	mov	r2, r3
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800af96:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800af98:	2300      	movs	r3, #0
}
 800af9a:	4618      	mov	r0, r3
 800af9c:	3714      	adds	r7, #20
 800af9e:	46bd      	mov	sp, r7
 800afa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa4:	4770      	bx	lr

0800afa6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame (USB_OTG_GlobalTypeDef *USBx)
{
 800afa6:	b480      	push	{r7}
 800afa8:	b085      	sub	sp, #20
 800afaa:	af00      	add	r7, sp, #0
 800afac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800afb8:	689b      	ldr	r3, [r3, #8]
 800afba:	b29b      	uxth	r3, r3
}
 800afbc:	4618      	mov	r0, r3
 800afbe:	3714      	adds	r7, #20
 800afc0:	46bd      	mov	sp, r7
 800afc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc6:	4770      	bx	lr

0800afc8 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800afc8:	b480      	push	{r7}
 800afca:	b087      	sub	sp, #28
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	4608      	mov	r0, r1
 800afd2:	4611      	mov	r1, r2
 800afd4:	461a      	mov	r2, r3
 800afd6:	4603      	mov	r3, r0
 800afd8:	70fb      	strb	r3, [r7, #3]
 800afda:	460b      	mov	r3, r1
 800afdc:	70bb      	strb	r3, [r7, #2]
 800afde:	4613      	mov	r3, r2
 800afe0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800afe2:	2300      	movs	r3, #0
 800afe4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800afea:	78fb      	ldrb	r3, [r7, #3]
 800afec:	015a      	lsls	r2, r3, #5
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	4413      	add	r3, r2
 800aff2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aff6:	461a      	mov	r2, r3
 800aff8:	f04f 33ff 	mov.w	r3, #4294967295
 800affc:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800affe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b002:	2b03      	cmp	r3, #3
 800b004:	f200 8082 	bhi.w	800b10c <USB_HC_Init+0x144>
 800b008:	a201      	add	r2, pc, #4	; (adr r2, 800b010 <USB_HC_Init+0x48>)
 800b00a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b00e:	bf00      	nop
 800b010:	0800b021 	.word	0x0800b021
 800b014:	0800b0cd 	.word	0x0800b0cd
 800b018:	0800b021 	.word	0x0800b021
 800b01c:	0800b08d 	.word	0x0800b08d
  {
  case EP_TYPE_CTRL:
  case EP_TYPE_BULK:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b020:	78fb      	ldrb	r3, [r7, #3]
 800b022:	015a      	lsls	r2, r3, #5
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	4413      	add	r3, r2
 800b028:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b02c:	461a      	mov	r2, r3
 800b02e:	f240 439d 	movw	r3, #1181	; 0x49d
 800b032:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_TXERRM |
                                USB_OTG_HCINTMSK_DTERRM |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_NAKM;

    if ((epnum & 0x80U) == 0x80U)
 800b034:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b038:	2b00      	cmp	r3, #0
 800b03a:	da11      	bge.n	800b060 <USB_HC_Init+0x98>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b03c:	78fb      	ldrb	r3, [r7, #3]
 800b03e:	015a      	lsls	r2, r3, #5
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	4413      	add	r3, r2
 800b044:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b048:	4619      	mov	r1, r3
 800b04a:	78fb      	ldrb	r3, [r7, #3]
 800b04c:	015a      	lsls	r2, r3, #5
 800b04e:	68bb      	ldr	r3, [r7, #8]
 800b050:	4413      	add	r3, r2
 800b052:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b056:	68db      	ldr	r3, [r3, #12]
 800b058:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b05c:	60cb      	str	r3, [r1, #12]
      if(USBx != USB_OTG_FS)
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
      }
    }
    break;
 800b05e:	e058      	b.n	800b112 <USB_HC_Init+0x14a>
      if(USBx != USB_OTG_FS)
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b066:	d054      	beq.n	800b112 <USB_HC_Init+0x14a>
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800b068:	78fb      	ldrb	r3, [r7, #3]
 800b06a:	015a      	lsls	r2, r3, #5
 800b06c:	68bb      	ldr	r3, [r7, #8]
 800b06e:	4413      	add	r3, r2
 800b070:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b074:	4619      	mov	r1, r3
 800b076:	78fb      	ldrb	r3, [r7, #3]
 800b078:	015a      	lsls	r2, r3, #5
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	4413      	add	r3, r2
 800b07e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b082:	68db      	ldr	r3, [r3, #12]
 800b084:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800b088:	60cb      	str	r3, [r1, #12]
    break;
 800b08a:	e042      	b.n	800b112 <USB_HC_Init+0x14a>

  case EP_TYPE_INTR:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b08c:	78fb      	ldrb	r3, [r7, #3]
 800b08e:	015a      	lsls	r2, r3, #5
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	4413      	add	r3, r2
 800b094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b098:	461a      	mov	r2, r3
 800b09a:	f240 639d 	movw	r3, #1693	; 0x69d
 800b09e:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_DTERRM |
                                USB_OTG_HCINTMSK_NAKM   |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_FRMORM;

    if ((epnum & 0x80U) == 0x80U)
 800b0a0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	da36      	bge.n	800b116 <USB_HC_Init+0x14e>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800b0a8:	78fb      	ldrb	r3, [r7, #3]
 800b0aa:	015a      	lsls	r2, r3, #5
 800b0ac:	68bb      	ldr	r3, [r7, #8]
 800b0ae:	4413      	add	r3, r2
 800b0b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0b4:	4619      	mov	r1, r3
 800b0b6:	78fb      	ldrb	r3, [r7, #3]
 800b0b8:	015a      	lsls	r2, r3, #5
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	4413      	add	r3, r2
 800b0be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0c2:	68db      	ldr	r3, [r3, #12]
 800b0c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b0c8:	60cb      	str	r3, [r1, #12]
    }

    break;
 800b0ca:	e024      	b.n	800b116 <USB_HC_Init+0x14e>

  case EP_TYPE_ISOC:
    USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800b0cc:	78fb      	ldrb	r3, [r7, #3]
 800b0ce:	015a      	lsls	r2, r3, #5
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	4413      	add	r3, r2
 800b0d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0d8:	461a      	mov	r2, r3
 800b0da:	f240 2325 	movw	r3, #549	; 0x225
 800b0de:	60d3      	str	r3, [r2, #12]
                                USB_OTG_HCINTMSK_ACKM   |
                                USB_OTG_HCINTMSK_AHBERR |
                                USB_OTG_HCINTMSK_FRMORM;

    if ((epnum & 0x80U) == 0x80U)
 800b0e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	da18      	bge.n	800b11a <USB_HC_Init+0x152>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800b0e8:	78fb      	ldrb	r3, [r7, #3]
 800b0ea:	015a      	lsls	r2, r3, #5
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	4413      	add	r3, r2
 800b0f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b0f4:	4619      	mov	r1, r3
 800b0f6:	78fb      	ldrb	r3, [r7, #3]
 800b0f8:	015a      	lsls	r2, r3, #5
 800b0fa:	68bb      	ldr	r3, [r7, #8]
 800b0fc:	4413      	add	r3, r2
 800b0fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b102:	68db      	ldr	r3, [r3, #12]
 800b104:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800b108:	60cb      	str	r3, [r1, #12]
    }
    break;
 800b10a:	e006      	b.n	800b11a <USB_HC_Init+0x152>

  default:
    ret = HAL_ERROR;
 800b10c:	2301      	movs	r3, #1
 800b10e:	75fb      	strb	r3, [r7, #23]
    break;
 800b110:	e004      	b.n	800b11c <USB_HC_Init+0x154>
    break;
 800b112:	bf00      	nop
 800b114:	e002      	b.n	800b11c <USB_HC_Init+0x154>
    break;
 800b116:	bf00      	nop
 800b118:	e000      	b.n	800b11c <USB_HC_Init+0x154>
    break;
 800b11a:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b122:	4618      	mov	r0, r3
 800b124:	68bb      	ldr	r3, [r7, #8]
 800b126:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b12a:	699a      	ldr	r2, [r3, #24]
 800b12c:	78fb      	ldrb	r3, [r7, #3]
 800b12e:	f003 030f 	and.w	r3, r3, #15
 800b132:	2101      	movs	r1, #1
 800b134:	fa01 f303 	lsl.w	r3, r1, r3
 800b138:	4313      	orrs	r3, r2
 800b13a:	6183      	str	r3, [r0, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	699b      	ldr	r3, [r3, #24]
 800b140:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if((epnum & 0x80U) == 0x80U)
 800b148:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	da03      	bge.n	800b158 <USB_HC_Init+0x190>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800b150:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b154:	613b      	str	r3, [r7, #16]
 800b156:	e001      	b.n	800b15c <USB_HC_Init+0x194>
  }
  else
  {
    HCcharEpDir = 0U;
 800b158:	2300      	movs	r3, #0
 800b15a:	613b      	str	r3, [r7, #16]
  }

  if(speed == HPRT0_PRTSPD_LOW_SPEED)
 800b15c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b160:	2b02      	cmp	r3, #2
 800b162:	d103      	bne.n	800b16c <USB_HC_Init+0x1a4>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800b164:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b168:	60fb      	str	r3, [r7, #12]
 800b16a:	e001      	b.n	800b170 <USB_HC_Init+0x1a8>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800b16c:	2300      	movs	r3, #0
 800b16e:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b170:	78fb      	ldrb	r3, [r7, #3]
 800b172:	015a      	lsls	r2, r3, #5
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	4413      	add	r3, r2
 800b178:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b17c:	4619      	mov	r1, r3
 800b17e:	787b      	ldrb	r3, [r7, #1]
 800b180:	059b      	lsls	r3, r3, #22
 800b182:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                            ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b186:	78bb      	ldrb	r3, [r7, #2]
 800b188:	02db      	lsls	r3, r3, #11
 800b18a:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b18e:	431a      	orrs	r2, r3
                            (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b190:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b194:	049b      	lsls	r3, r3, #18
 800b196:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                            ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800b19a:	431a      	orrs	r2, r3
                            ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b19c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b19e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                            (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800b1a2:	431a      	orrs	r2, r3
                            ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	431a      	orrs	r2, r3
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800b1ac:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800b1ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b1b2:	2b03      	cmp	r3, #3
 800b1b4:	d110      	bne.n	800b1d8 <USB_HC_Init+0x210>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800b1b6:	78fb      	ldrb	r3, [r7, #3]
 800b1b8:	015a      	lsls	r2, r3, #5
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	4413      	add	r3, r2
 800b1be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1c2:	4619      	mov	r1, r3
 800b1c4:	78fb      	ldrb	r3, [r7, #3]
 800b1c6:	015a      	lsls	r2, r3, #5
 800b1c8:	68bb      	ldr	r3, [r7, #8]
 800b1ca:	4413      	add	r3, r2
 800b1cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b1d6:	600b      	str	r3, [r1, #0]
  }

  return ret;
 800b1d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1da:	4618      	mov	r0, r3
 800b1dc:	371c      	adds	r7, #28
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e4:	4770      	bx	lr
 800b1e6:	bf00      	nop

0800b1e8 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b08c      	sub	sp, #48	; 0x30
 800b1ec:	af02      	add	r7, sp, #8
 800b1ee:	60f8      	str	r0, [r7, #12]
 800b1f0:	60b9      	str	r1, [r7, #8]
 800b1f2:	4613      	mov	r3, r2
 800b1f4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	785b      	ldrb	r3, [r3, #1]
 800b1fe:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800b200:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b204:	837b      	strh	r3, [r7, #26]

  if((USBx != USB_OTG_FS) && (hc->speed == USB_OTG_SPEED_HIGH))
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b20c:	d029      	beq.n	800b262 <USB_HC_StartXfer+0x7a>
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	791b      	ldrb	r3, [r3, #4]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d125      	bne.n	800b262 <USB_HC_StartXfer+0x7a>
  {
    if((dma == 0U) && (hc->do_ping == 1U))
 800b216:	79fb      	ldrb	r3, [r7, #7]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d10b      	bne.n	800b234 <USB_HC_StartXfer+0x4c>
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	795b      	ldrb	r3, [r3, #5]
 800b220:	2b01      	cmp	r3, #1
 800b222:	d107      	bne.n	800b234 <USB_HC_StartXfer+0x4c>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800b224:	68bb      	ldr	r3, [r7, #8]
 800b226:	785b      	ldrb	r3, [r3, #1]
 800b228:	4619      	mov	r1, r3
 800b22a:	68f8      	ldr	r0, [r7, #12]
 800b22c:	f000 fa3c 	bl	800b6a8 <USB_DoPing>
      return HAL_OK;
 800b230:	2300      	movs	r3, #0
 800b232:	e116      	b.n	800b462 <USB_HC_StartXfer+0x27a>
    }
    else if(dma == 1U)
 800b234:	79fb      	ldrb	r3, [r7, #7]
 800b236:	2b01      	cmp	r3, #1
 800b238:	d113      	bne.n	800b262 <USB_HC_StartXfer+0x7a>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800b23a:	69fb      	ldr	r3, [r7, #28]
 800b23c:	015a      	lsls	r2, r3, #5
 800b23e:	6a3b      	ldr	r3, [r7, #32]
 800b240:	4413      	add	r3, r2
 800b242:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b246:	4619      	mov	r1, r3
 800b248:	69fb      	ldr	r3, [r7, #28]
 800b24a:	015a      	lsls	r2, r3, #5
 800b24c:	6a3b      	ldr	r3, [r7, #32]
 800b24e:	4413      	add	r3, r2
 800b250:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b254:	68db      	ldr	r3, [r3, #12]
 800b256:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800b25a:	60cb      	str	r3, [r1, #12]
      hc->do_ping = 0U;
 800b25c:	68bb      	ldr	r3, [r7, #8]
 800b25e:	2200      	movs	r2, #0
 800b260:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	691b      	ldr	r3, [r3, #16]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d018      	beq.n	800b29c <USB_HC_StartXfer+0xb4>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800b26a:	68bb      	ldr	r3, [r7, #8]
 800b26c:	691b      	ldr	r3, [r3, #16]
 800b26e:	68ba      	ldr	r2, [r7, #8]
 800b270:	8912      	ldrh	r2, [r2, #8]
 800b272:	4413      	add	r3, r2
 800b274:	3b01      	subs	r3, #1
 800b276:	68ba      	ldr	r2, [r7, #8]
 800b278:	8912      	ldrh	r2, [r2, #8]
 800b27a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b27e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800b280:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800b282:	8b7b      	ldrh	r3, [r7, #26]
 800b284:	429a      	cmp	r2, r3
 800b286:	d90b      	bls.n	800b2a0 <USB_HC_StartXfer+0xb8>
    {
      num_packets = max_hc_pkt_count;
 800b288:	8b7b      	ldrh	r3, [r7, #26]
 800b28a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800b28c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b28e:	68ba      	ldr	r2, [r7, #8]
 800b290:	8912      	ldrh	r2, [r2, #8]
 800b292:	fb02 f203 	mul.w	r2, r2, r3
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	611a      	str	r2, [r3, #16]
 800b29a:	e001      	b.n	800b2a0 <USB_HC_StartXfer+0xb8>
    }
  }
  else
  {
    num_packets = 1U;
 800b29c:	2301      	movs	r3, #1
 800b29e:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800b2a0:	68bb      	ldr	r3, [r7, #8]
 800b2a2:	78db      	ldrb	r3, [r3, #3]
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d006      	beq.n	800b2b6 <USB_HC_StartXfer+0xce>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800b2a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b2aa:	68ba      	ldr	r2, [r7, #8]
 800b2ac:	8912      	ldrh	r2, [r2, #8]
 800b2ae:	fb02 f203 	mul.w	r2, r2, r3
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b2b6:	69fb      	ldr	r3, [r7, #28]
 800b2b8:	015a      	lsls	r2, r3, #5
 800b2ba:	6a3b      	ldr	r3, [r7, #32]
 800b2bc:	4413      	add	r3, r2
 800b2be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2c2:	4618      	mov	r0, r3
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	691b      	ldr	r3, [r3, #16]
 800b2c8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                                (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b2cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b2ce:	04d9      	lsls	r1, r3, #19
 800b2d0:	4b66      	ldr	r3, [pc, #408]	; (800b46c <USB_HC_StartXfer+0x284>)
 800b2d2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b2d4:	431a      	orrs	r2, r3
                                (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	7a9b      	ldrb	r3, [r3, #10]
 800b2da:	075b      	lsls	r3, r3, #29
 800b2dc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
                                (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b2e0:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800b2e2:	6103      	str	r3, [r0, #16]

  if (dma != 0U)
 800b2e4:	79fb      	ldrb	r3, [r7, #7]
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d009      	beq.n	800b2fe <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800b2ea:	69fb      	ldr	r3, [r7, #28]
 800b2ec:	015a      	lsls	r2, r3, #5
 800b2ee:	6a3b      	ldr	r3, [r7, #32]
 800b2f0:	4413      	add	r3, r2
 800b2f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b2f6:	461a      	mov	r2, r3
 800b2f8:	68bb      	ldr	r3, [r7, #8]
 800b2fa:	68db      	ldr	r3, [r3, #12]
 800b2fc:	6153      	str	r3, [r2, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800b2fe:	6a3b      	ldr	r3, [r7, #32]
 800b300:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b304:	689b      	ldr	r3, [r3, #8]
 800b306:	f003 0301 	and.w	r3, r3, #1
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	bf0c      	ite	eq
 800b30e:	2301      	moveq	r3, #1
 800b310:	2300      	movne	r3, #0
 800b312:	b2db      	uxtb	r3, r3
 800b314:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800b316:	69fb      	ldr	r3, [r7, #28]
 800b318:	015a      	lsls	r2, r3, #5
 800b31a:	6a3b      	ldr	r3, [r7, #32]
 800b31c:	4413      	add	r3, r2
 800b31e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b322:	4619      	mov	r1, r3
 800b324:	69fb      	ldr	r3, [r7, #28]
 800b326:	015a      	lsls	r2, r3, #5
 800b328:	6a3b      	ldr	r3, [r7, #32]
 800b32a:	4413      	add	r3, r2
 800b32c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800b336:	600b      	str	r3, [r1, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800b338:	69fb      	ldr	r3, [r7, #28]
 800b33a:	015a      	lsls	r2, r3, #5
 800b33c:	6a3b      	ldr	r3, [r7, #32]
 800b33e:	4413      	add	r3, r2
 800b340:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b344:	4619      	mov	r1, r3
 800b346:	69fb      	ldr	r3, [r7, #28]
 800b348:	015a      	lsls	r2, r3, #5
 800b34a:	6a3b      	ldr	r3, [r7, #32]
 800b34c:	4413      	add	r3, r2
 800b34e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b352:	681a      	ldr	r2, [r3, #0]
 800b354:	7e7b      	ldrb	r3, [r7, #25]
 800b356:	075b      	lsls	r3, r3, #29
 800b358:	4313      	orrs	r3, r2
 800b35a:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800b35c:	69fb      	ldr	r3, [r7, #28]
 800b35e:	015a      	lsls	r2, r3, #5
 800b360:	6a3b      	ldr	r3, [r7, #32]
 800b362:	4413      	add	r3, r2
 800b364:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	4a41      	ldr	r2, [pc, #260]	; (800b470 <USB_HC_StartXfer+0x288>)
 800b36c:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b36e:	4b40      	ldr	r3, [pc, #256]	; (800b470 <USB_HC_StartXfer+0x288>)
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b376:	4a3e      	ldr	r2, [pc, #248]	; (800b470 <USB_HC_StartXfer+0x288>)
 800b378:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800b37a:	68bb      	ldr	r3, [r7, #8]
 800b37c:	78db      	ldrb	r3, [r3, #3]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d006      	beq.n	800b390 <USB_HC_StartXfer+0x1a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800b382:	4b3b      	ldr	r3, [pc, #236]	; (800b470 <USB_HC_StartXfer+0x288>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b38a:	4a39      	ldr	r2, [pc, #228]	; (800b470 <USB_HC_StartXfer+0x288>)
 800b38c:	6013      	str	r3, [r2, #0]
 800b38e:	e005      	b.n	800b39c <USB_HC_StartXfer+0x1b4>
  }
  else
  {
     tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800b390:	4b37      	ldr	r3, [pc, #220]	; (800b470 <USB_HC_StartXfer+0x288>)
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b398:	4a35      	ldr	r2, [pc, #212]	; (800b470 <USB_HC_StartXfer+0x288>)
 800b39a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b39c:	4b34      	ldr	r3, [pc, #208]	; (800b470 <USB_HC_StartXfer+0x288>)
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3a4:	4a32      	ldr	r2, [pc, #200]	; (800b470 <USB_HC_StartXfer+0x288>)
 800b3a6:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800b3a8:	69fb      	ldr	r3, [r7, #28]
 800b3aa:	015a      	lsls	r2, r3, #5
 800b3ac:	6a3b      	ldr	r3, [r7, #32]
 800b3ae:	4413      	add	r3, r2
 800b3b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b3b4:	461a      	mov	r2, r3
 800b3b6:	4b2e      	ldr	r3, [pc, #184]	; (800b470 <USB_HC_StartXfer+0x288>)
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	6013      	str	r3, [r2, #0]

  if (dma == 0U) /* Slave mode */
 800b3bc:	79fb      	ldrb	r3, [r7, #7]
 800b3be:	2b00      	cmp	r3, #0
 800b3c0:	d14e      	bne.n	800b460 <USB_HC_StartXfer+0x278>
  {
    if((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800b3c2:	68bb      	ldr	r3, [r7, #8]
 800b3c4:	78db      	ldrb	r3, [r3, #3]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d14a      	bne.n	800b460 <USB_HC_StartXfer+0x278>
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	691b      	ldr	r3, [r3, #16]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d046      	beq.n	800b460 <USB_HC_StartXfer+0x278>
    {
      switch(hc->ep_type)
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	79db      	ldrb	r3, [r3, #7]
 800b3d6:	2b03      	cmp	r3, #3
 800b3d8:	d830      	bhi.n	800b43c <USB_HC_StartXfer+0x254>
 800b3da:	a201      	add	r2, pc, #4	; (adr r2, 800b3e0 <USB_HC_StartXfer+0x1f8>)
 800b3dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b3e0:	0800b3f1 	.word	0x0800b3f1
 800b3e4:	0800b415 	.word	0x0800b415
 800b3e8:	0800b3f1 	.word	0x0800b3f1
 800b3ec:	0800b415 	.word	0x0800b415
      {
        /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b3f0:	68bb      	ldr	r3, [r7, #8]
 800b3f2:	691b      	ldr	r3, [r3, #16]
 800b3f4:	3303      	adds	r3, #3
 800b3f6:	089b      	lsrs	r3, r3, #2
 800b3f8:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if(len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800b3fa:	8afa      	ldrh	r2, [r7, #22]
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b400:	b29b      	uxth	r3, r3
 800b402:	429a      	cmp	r2, r3
 800b404:	d91c      	bls.n	800b440 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	699b      	ldr	r3, [r3, #24]
 800b40a:	f043 0220 	orr.w	r2, r3, #32
 800b40e:	68fb      	ldr	r3, [r7, #12]
 800b410:	619a      	str	r2, [r3, #24]
        }
        break;
 800b412:	e015      	b.n	800b440 <USB_HC_StartXfer+0x258>

        /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	691b      	ldr	r3, [r3, #16]
 800b418:	3303      	adds	r3, #3
 800b41a:	089b      	lsrs	r3, r3, #2
 800b41c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if(len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800b41e:	8afa      	ldrh	r2, [r7, #22]
 800b420:	6a3b      	ldr	r3, [r7, #32]
 800b422:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b426:	691b      	ldr	r3, [r3, #16]
 800b428:	b29b      	uxth	r3, r3
 800b42a:	429a      	cmp	r2, r3
 800b42c:	d90a      	bls.n	800b444 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800b42e:	68fb      	ldr	r3, [r7, #12]
 800b430:	699b      	ldr	r3, [r3, #24]
 800b432:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	619a      	str	r2, [r3, #24]
        }
        break;
 800b43a:	e003      	b.n	800b444 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800b43c:	bf00      	nop
 800b43e:	e002      	b.n	800b446 <USB_HC_StartXfer+0x25e>
        break;
 800b440:	bf00      	nop
 800b442:	e000      	b.n	800b446 <USB_HC_StartXfer+0x25e>
        break;
 800b444:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800b446:	68bb      	ldr	r3, [r7, #8]
 800b448:	68d9      	ldr	r1, [r3, #12]
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	785a      	ldrb	r2, [r3, #1]
 800b44e:	68bb      	ldr	r3, [r7, #8]
 800b450:	691b      	ldr	r3, [r3, #16]
 800b452:	b298      	uxth	r0, r3
 800b454:	2300      	movs	r3, #0
 800b456:	9300      	str	r3, [sp, #0]
 800b458:	4603      	mov	r3, r0
 800b45a:	68f8      	ldr	r0, [r7, #12]
 800b45c:	f7ff fbd6 	bl	800ac0c <USB_WritePacket>
    }
  }

  return HAL_OK;
 800b460:	2300      	movs	r3, #0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3728      	adds	r7, #40	; 0x28
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}
 800b46a:	bf00      	nop
 800b46c:	1ff80000 	.word	0x1ff80000
 800b470:	200207c0 	.word	0x200207c0

0800b474 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 800b474:	b480      	push	{r7}
 800b476:	b085      	sub	sp, #20
 800b478:	af00      	add	r7, sp, #0
 800b47a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b486:	695b      	ldr	r3, [r3, #20]
 800b488:	b29b      	uxth	r3, r3
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3714      	adds	r7, #20
 800b48e:	46bd      	mov	sp, r7
 800b490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b494:	4770      	bx	lr

0800b496 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx , uint8_t hc_num)
{
 800b496:	b480      	push	{r7}
 800b498:	b087      	sub	sp, #28
 800b49a:	af00      	add	r7, sp, #0
 800b49c:	6078      	str	r0, [r7, #4]
 800b49e:	460b      	mov	r3, r1
 800b4a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800b4a6:	78fb      	ldrb	r3, [r7, #3]
 800b4a8:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	015a      	lsls	r2, r3, #5
 800b4b2:	693b      	ldr	r3, [r7, #16]
 800b4b4:	4413      	add	r3, r2
 800b4b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	0c9b      	lsrs	r3, r3, #18
 800b4be:	f003 0303 	and.w	r3, r3, #3
 800b4c2:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d002      	beq.n	800b4d0 <USB_HC_Halt+0x3a>
 800b4ca:	68bb      	ldr	r3, [r7, #8]
 800b4cc:	2b02      	cmp	r3, #2
 800b4ce:	d171      	bne.n	800b5b4 <USB_HC_Halt+0x11e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	015a      	lsls	r2, r3, #5
 800b4d4:	693b      	ldr	r3, [r7, #16]
 800b4d6:	4413      	add	r3, r2
 800b4d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4dc:	4619      	mov	r1, r3
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	015a      	lsls	r2, r3, #5
 800b4e2:	693b      	ldr	r3, [r7, #16]
 800b4e4:	4413      	add	r3, r2
 800b4e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b4f0:	600b      	str	r3, [r1, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b4f6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d146      	bne.n	800b58c <USB_HC_Halt+0xf6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	015a      	lsls	r2, r3, #5
 800b502:	693b      	ldr	r3, [r7, #16]
 800b504:	4413      	add	r3, r2
 800b506:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b50a:	4619      	mov	r1, r3
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	015a      	lsls	r2, r3, #5
 800b510:	693b      	ldr	r3, [r7, #16]
 800b512:	4413      	add	r3, r2
 800b514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b51e:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	015a      	lsls	r2, r3, #5
 800b524:	693b      	ldr	r3, [r7, #16]
 800b526:	4413      	add	r3, r2
 800b528:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b52c:	4619      	mov	r1, r3
 800b52e:	68fb      	ldr	r3, [r7, #12]
 800b530:	015a      	lsls	r2, r3, #5
 800b532:	693b      	ldr	r3, [r7, #16]
 800b534:	4413      	add	r3, r2
 800b536:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b540:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	015a      	lsls	r2, r3, #5
 800b546:	693b      	ldr	r3, [r7, #16]
 800b548:	4413      	add	r3, r2
 800b54a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b54e:	4619      	mov	r1, r3
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	015a      	lsls	r2, r3, #5
 800b554:	693b      	ldr	r3, [r7, #16]
 800b556:	4413      	add	r3, r2
 800b558:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b562:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	3301      	adds	r3, #1
 800b568:	617b      	str	r3, [r7, #20]
 800b56a:	697b      	ldr	r3, [r7, #20]
 800b56c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b570:	d81e      	bhi.n	800b5b0 <USB_HC_Halt+0x11a>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	015a      	lsls	r2, r3, #5
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	4413      	add	r3, r2
 800b57a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b584:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b588:	d0ec      	beq.n	800b564 <USB_HC_Halt+0xce>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b58a:	e086      	b.n	800b69a <USB_HC_Halt+0x204>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	015a      	lsls	r2, r3, #5
 800b590:	693b      	ldr	r3, [r7, #16]
 800b592:	4413      	add	r3, r2
 800b594:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b598:	4619      	mov	r1, r3
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	015a      	lsls	r2, r3, #5
 800b59e:	693b      	ldr	r3, [r7, #16]
 800b5a0:	4413      	add	r3, r2
 800b5a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b5ac:	600b      	str	r3, [r1, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b5ae:	e074      	b.n	800b69a <USB_HC_Halt+0x204>
          break;
 800b5b0:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800b5b2:	e072      	b.n	800b69a <USB_HC_Halt+0x204>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	015a      	lsls	r2, r3, #5
 800b5b8:	693b      	ldr	r3, [r7, #16]
 800b5ba:	4413      	add	r3, r2
 800b5bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5c0:	4619      	mov	r1, r3
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	015a      	lsls	r2, r3, #5
 800b5c6:	693b      	ldr	r3, [r7, #16]
 800b5c8:	4413      	add	r3, r2
 800b5ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b5d4:	600b      	str	r3, [r1, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800b5d6:	693b      	ldr	r3, [r7, #16]
 800b5d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b5dc:	691b      	ldr	r3, [r3, #16]
 800b5de:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d146      	bne.n	800b674 <USB_HC_Halt+0x1de>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	015a      	lsls	r2, r3, #5
 800b5ea:	693b      	ldr	r3, [r7, #16]
 800b5ec:	4413      	add	r3, r2
 800b5ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b5f2:	4619      	mov	r1, r3
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	015a      	lsls	r2, r3, #5
 800b5f8:	693b      	ldr	r3, [r7, #16]
 800b5fa:	4413      	add	r3, r2
 800b5fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b606:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	015a      	lsls	r2, r3, #5
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	4413      	add	r3, r2
 800b610:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b614:	4619      	mov	r1, r3
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	015a      	lsls	r2, r3, #5
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	4413      	add	r3, r2
 800b61e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b628:	600b      	str	r3, [r1, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	015a      	lsls	r2, r3, #5
 800b62e:	693b      	ldr	r3, [r7, #16]
 800b630:	4413      	add	r3, r2
 800b632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b636:	4619      	mov	r1, r3
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	015a      	lsls	r2, r3, #5
 800b63c:	693b      	ldr	r3, [r7, #16]
 800b63e:	4413      	add	r3, r2
 800b640:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b64a:	600b      	str	r3, [r1, #0]
      do
      {
        if (++count > 1000U)
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	3301      	adds	r3, #1
 800b650:	617b      	str	r3, [r7, #20]
 800b652:	697b      	ldr	r3, [r7, #20]
 800b654:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b658:	d81e      	bhi.n	800b698 <USB_HC_Halt+0x202>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	015a      	lsls	r2, r3, #5
 800b65e:	693b      	ldr	r3, [r7, #16]
 800b660:	4413      	add	r3, r2
 800b662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b66c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b670:	d0ec      	beq.n	800b64c <USB_HC_Halt+0x1b6>
 800b672:	e012      	b.n	800b69a <USB_HC_Halt+0x204>
    }
    else
    {
       USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	015a      	lsls	r2, r3, #5
 800b678:	693b      	ldr	r3, [r7, #16]
 800b67a:	4413      	add	r3, r2
 800b67c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b680:	4619      	mov	r1, r3
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	015a      	lsls	r2, r3, #5
 800b686:	693b      	ldr	r3, [r7, #16]
 800b688:	4413      	add	r3, r2
 800b68a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b694:	600b      	str	r3, [r1, #0]
 800b696:	e000      	b.n	800b69a <USB_HC_Halt+0x204>
          break;
 800b698:	bf00      	nop
    }
  }

  return HAL_OK;
 800b69a:	2300      	movs	r3, #0
}
 800b69c:	4618      	mov	r0, r3
 800b69e:	371c      	adds	r7, #28
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr

0800b6a8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx , uint8_t ch_num)
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b087      	sub	sp, #28
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800b6b8:	78fb      	ldrb	r3, [r7, #3]
 800b6ba:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800b6bc:	2301      	movs	r3, #1
 800b6be:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800b6c0:	693b      	ldr	r3, [r7, #16]
 800b6c2:	015a      	lsls	r2, r3, #5
 800b6c4:	697b      	ldr	r3, [r7, #20]
 800b6c6:	4413      	add	r3, r2
 800b6c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b6cc:	4619      	mov	r1, r3
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	04da      	lsls	r2, r3, #19
 800b6d2:	4b12      	ldr	r3, [pc, #72]	; (800b71c <USB_DoPing+0x74>)
 800b6d4:	4013      	ands	r3, r2
 800b6d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b6da:	610b      	str	r3, [r1, #16]
                            USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800b6dc:	693b      	ldr	r3, [r7, #16]
 800b6de:	015a      	lsls	r2, r3, #5
 800b6e0:	697b      	ldr	r3, [r7, #20]
 800b6e2:	4413      	add	r3, r2
 800b6e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b6f2:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b6fa:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800b6fc:	693b      	ldr	r3, [r7, #16]
 800b6fe:	015a      	lsls	r2, r3, #5
 800b700:	697b      	ldr	r3, [r7, #20]
 800b702:	4413      	add	r3, r2
 800b704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b708:	461a      	mov	r2, r3
 800b70a:	68bb      	ldr	r3, [r7, #8]
 800b70c:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800b70e:	2300      	movs	r3, #0
}
 800b710:	4618      	mov	r0, r3
 800b712:	371c      	adds	r7, #28
 800b714:	46bd      	mov	sp, r7
 800b716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71a:	4770      	bx	lr
 800b71c:	1ff80000 	.word	0x1ff80000

0800b720 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b086      	sub	sp, #24
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800b72c:	2300      	movs	r3, #0
 800b72e:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800b730:	6878      	ldr	r0, [r7, #4]
 800b732:	f7ff f9e8 	bl	800ab06 <USB_DisableGlobalInt>

    /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800b736:	2110      	movs	r1, #16
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	f7ff fa1f 	bl	800ab7c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f7ff fa42 	bl	800abc8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800b744:	2300      	movs	r3, #0
 800b746:	613b      	str	r3, [r7, #16]
 800b748:	e01f      	b.n	800b78a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800b74a:	693b      	ldr	r3, [r7, #16]
 800b74c:	015a      	lsls	r2, r3, #5
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	4413      	add	r3, r2
 800b752:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b760:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800b762:	68bb      	ldr	r3, [r7, #8]
 800b764:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b768:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b76a:	68bb      	ldr	r3, [r7, #8]
 800b76c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b770:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b772:	693b      	ldr	r3, [r7, #16]
 800b774:	015a      	lsls	r2, r3, #5
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	4413      	add	r3, r2
 800b77a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b77e:	461a      	mov	r2, r3
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800b784:	693b      	ldr	r3, [r7, #16]
 800b786:	3301      	adds	r3, #1
 800b788:	613b      	str	r3, [r7, #16]
 800b78a:	693b      	ldr	r3, [r7, #16]
 800b78c:	2b0f      	cmp	r3, #15
 800b78e:	d9dc      	bls.n	800b74a <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800b790:	2300      	movs	r3, #0
 800b792:	613b      	str	r3, [r7, #16]
 800b794:	e034      	b.n	800b800 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800b796:	693b      	ldr	r3, [r7, #16]
 800b798:	015a      	lsls	r2, r3, #5
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	4413      	add	r3, r2
 800b79e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b7ac:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800b7ae:	68bb      	ldr	r3, [r7, #8]
 800b7b0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b7b4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b7bc:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800b7be:	693b      	ldr	r3, [r7, #16]
 800b7c0:	015a      	lsls	r2, r3, #5
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	4413      	add	r3, r2
 800b7c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7ca:	461a      	mov	r2, r3
 800b7cc:	68bb      	ldr	r3, [r7, #8]
 800b7ce:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800b7d0:	697b      	ldr	r3, [r7, #20]
 800b7d2:	3301      	adds	r3, #1
 800b7d4:	617b      	str	r3, [r7, #20]
 800b7d6:	697b      	ldr	r3, [r7, #20]
 800b7d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b7dc:	d80c      	bhi.n	800b7f8 <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800b7de:	693b      	ldr	r3, [r7, #16]
 800b7e0:	015a      	lsls	r2, r3, #5
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	4413      	add	r3, r2
 800b7e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b7f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b7f4:	d0ec      	beq.n	800b7d0 <USB_StopHost+0xb0>
 800b7f6:	e000      	b.n	800b7fa <USB_StopHost+0xda>
        break;
 800b7f8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800b7fa:	693b      	ldr	r3, [r7, #16]
 800b7fc:	3301      	adds	r3, #1
 800b7fe:	613b      	str	r3, [r7, #16]
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	2b0f      	cmp	r3, #15
 800b804:	d9c7      	bls.n	800b796 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b80c:	461a      	mov	r2, r3
 800b80e:	f04f 33ff 	mov.w	r3, #4294967295
 800b812:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	f04f 32ff 	mov.w	r2, #4294967295
 800b81a:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800b81c:	6878      	ldr	r0, [r7, #4]
 800b81e:	f7ff f961 	bl	800aae4 <USB_EnableGlobalInt>

  return HAL_OK;
 800b822:	2300      	movs	r3, #0
}
 800b824:	4618      	mov	r0, r3
 800b826:	3718      	adds	r7, #24
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd80      	pop	{r7, pc}

0800b82c <USBH_MSC_InterfaceInit>:
  *         The function init the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800b82c:	b590      	push	{r4, r7, lr}
 800b82e:	b089      	sub	sp, #36	; 0x24
 800b830:	af04      	add	r7, sp, #16
 800b832:	6078      	str	r0, [r7, #4]
  uint8_t interface = 0U;
 800b834:	2300      	movs	r3, #0
 800b836:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef status = USBH_FAIL;
 800b838:	2302      	movs	r3, #2
 800b83a:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle;

  interface = USBH_FindInterface(phost, phost->pActiveClass->ClassCode, MSC_TRANSPARENT, MSC_BOT);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b842:	7919      	ldrb	r1, [r3, #4]
 800b844:	2350      	movs	r3, #80	; 0x50
 800b846:	2206      	movs	r2, #6
 800b848:	6878      	ldr	r0, [r7, #4]
 800b84a:	f001 fc4f 	bl	800d0ec <USBH_FindInterface>
 800b84e:	4603      	mov	r3, r0
 800b850:	73bb      	strb	r3, [r7, #14]

  if(interface == 0xFFU) /* Not Valid Interface */
 800b852:	7bbb      	ldrb	r3, [r7, #14]
 800b854:	2bff      	cmp	r3, #255	; 0xff
 800b856:	d102      	bne.n	800b85e <USBH_MSC_InterfaceInit+0x32>
  {
    USBH_DbgLog ("Cannot Find the interface for %s class.", phost->pActiveClass->Name);
    status = USBH_FAIL;
 800b858:	2302      	movs	r3, #2
 800b85a:	73fb      	strb	r3, [r7, #15]
 800b85c:	e10b      	b.n	800ba76 <USBH_MSC_InterfaceInit+0x24a>
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800b85e:	7bbb      	ldrb	r3, [r7, #14]
 800b860:	4619      	mov	r1, r3
 800b862:	6878      	ldr	r0, [r7, #4]
 800b864:	f001 fc26 	bl	800d0b4 <USBH_SelectInterface>

    phost->pActiveClass->pData = (MSC_HandleTypeDef *)USBH_malloc (sizeof(MSC_HandleTypeDef));
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800b86e:	f44f 7080 	mov.w	r0, #256	; 0x100
 800b872:	f008 faf3 	bl	8013e5c <malloc>
 800b876:	4603      	mov	r3, r0
 800b878:	61e3      	str	r3, [r4, #28]
    MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b880:	69db      	ldr	r3, [r3, #28]
 800b882:	60bb      	str	r3, [r7, #8]

    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b88a:	4619      	mov	r1, r3
 800b88c:	687a      	ldr	r2, [r7, #4]
 800b88e:	231a      	movs	r3, #26
 800b890:	fb03 f301 	mul.w	r3, r3, r1
 800b894:	4413      	add	r3, r2
 800b896:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b89a:	781b      	ldrb	r3, [r3, #0]
 800b89c:	b25b      	sxtb	r3, r3
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	da1c      	bge.n	800b8dc <USBH_MSC_InterfaceInit+0xb0>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b8a8:	4619      	mov	r1, r3
 800b8aa:	687a      	ldr	r2, [r7, #4]
 800b8ac:	231a      	movs	r3, #26
 800b8ae:	fb03 f301 	mul.w	r3, r3, r1
 800b8b2:	4413      	add	r3, r2
 800b8b4:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b8b8:	781a      	ldrb	r2, [r3, #0]
 800b8ba:	68bb      	ldr	r3, [r7, #8]
 800b8bc:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b8c4:	4619      	mov	r1, r3
 800b8c6:	687a      	ldr	r2, [r7, #4]
 800b8c8:	231a      	movs	r3, #26
 800b8ca:	fb03 f301 	mul.w	r3, r3, r1
 800b8ce:	4413      	add	r3, r2
 800b8d0:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b8d4:	881a      	ldrh	r2, [r3, #0]
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	815a      	strh	r2, [r3, #10]
 800b8da:	e01b      	b.n	800b914 <USBH_MSC_InterfaceInit+0xe8>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b8e2:	4619      	mov	r1, r3
 800b8e4:	687a      	ldr	r2, [r7, #4]
 800b8e6:	231a      	movs	r3, #26
 800b8e8:	fb03 f301 	mul.w	r3, r3, r1
 800b8ec:	4413      	add	r3, r2
 800b8ee:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b8f2:	781a      	ldrb	r2, [r3, #0]
 800b8f4:	68bb      	ldr	r3, [r7, #8]
 800b8f6:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b8fe:	4619      	mov	r1, r3
 800b900:	687a      	ldr	r2, [r7, #4]
 800b902:	231a      	movs	r3, #26
 800b904:	fb03 f301 	mul.w	r3, r3, r1
 800b908:	4413      	add	r3, r2
 800b90a:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b90e:	881a      	ldrh	r2, [r3, #0]
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	811a      	strh	r2, [r3, #8]
    }

    if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b91a:	4619      	mov	r1, r3
 800b91c:	687a      	ldr	r2, [r7, #4]
 800b91e:	231a      	movs	r3, #26
 800b920:	fb03 f301 	mul.w	r3, r3, r1
 800b924:	4413      	add	r3, r2
 800b926:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	b25b      	sxtb	r3, r3
 800b92e:	2b00      	cmp	r3, #0
 800b930:	da1c      	bge.n	800b96c <USBH_MSC_InterfaceInit+0x140>
    {
      MSC_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b938:	4619      	mov	r1, r3
 800b93a:	687a      	ldr	r2, [r7, #4]
 800b93c:	231a      	movs	r3, #26
 800b93e:	fb03 f301 	mul.w	r3, r3, r1
 800b942:	4413      	add	r3, r2
 800b944:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b948:	781a      	ldrb	r2, [r3, #0]
 800b94a:	68bb      	ldr	r3, [r7, #8]
 800b94c:	71da      	strb	r2, [r3, #7]
      MSC_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b954:	4619      	mov	r1, r3
 800b956:	687a      	ldr	r2, [r7, #4]
 800b958:	231a      	movs	r3, #26
 800b95a:	fb03 f301 	mul.w	r3, r3, r1
 800b95e:	4413      	add	r3, r2
 800b960:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b964:	881a      	ldrh	r2, [r3, #0]
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	815a      	strh	r2, [r3, #10]
 800b96a:	e01b      	b.n	800b9a4 <USBH_MSC_InterfaceInit+0x178>
    }
    else
    {
      MSC_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b972:	4619      	mov	r1, r3
 800b974:	687a      	ldr	r2, [r7, #4]
 800b976:	231a      	movs	r3, #26
 800b978:	fb03 f301 	mul.w	r3, r3, r1
 800b97c:	4413      	add	r3, r2
 800b97e:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b982:	781a      	ldrb	r2, [r3, #0]
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	719a      	strb	r2, [r3, #6]
      MSC_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b98e:	4619      	mov	r1, r3
 800b990:	687a      	ldr	r2, [r7, #4]
 800b992:	231a      	movs	r3, #26
 800b994:	fb03 f301 	mul.w	r3, r3, r1
 800b998:	4413      	add	r3, r2
 800b99a:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b99e:	881a      	ldrh	r2, [r3, #0]
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	811a      	strh	r2, [r3, #8]
    }

    MSC_Handle->current_lun = 0U;
 800b9a4:	68bb      	ldr	r3, [r7, #8]
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->rw_lun = 0U;
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
    MSC_Handle->state = MSC_INIT;
 800b9b4:	68bb      	ldr	r3, [r7, #8]
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	731a      	strb	r2, [r3, #12]
    MSC_Handle->error = MSC_OK;
 800b9ba:	68bb      	ldr	r3, [r7, #8]
 800b9bc:	2200      	movs	r2, #0
 800b9be:	735a      	strb	r2, [r3, #13]
    MSC_Handle->req_state = MSC_REQ_IDLE;
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	2200      	movs	r2, #0
 800b9c4:	739a      	strb	r2, [r3, #14]
    MSC_Handle->OutPipe = USBH_AllocPipe(phost, MSC_Handle->OutEp);
 800b9c6:	68bb      	ldr	r3, [r7, #8]
 800b9c8:	799b      	ldrb	r3, [r3, #6]
 800b9ca:	4619      	mov	r1, r3
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	f001 ff32 	bl	800d836 <USBH_AllocPipe>
 800b9d2:	4603      	mov	r3, r0
 800b9d4:	461a      	mov	r2, r3
 800b9d6:	68bb      	ldr	r3, [r7, #8]
 800b9d8:	715a      	strb	r2, [r3, #5]
    MSC_Handle->InPipe = USBH_AllocPipe(phost, MSC_Handle->InEp);
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	79db      	ldrb	r3, [r3, #7]
 800b9de:	4619      	mov	r1, r3
 800b9e0:	6878      	ldr	r0, [r7, #4]
 800b9e2:	f001 ff28 	bl	800d836 <USBH_AllocPipe>
 800b9e6:	4603      	mov	r3, r0
 800b9e8:	461a      	mov	r2, r3
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	711a      	strb	r2, [r3, #4]

    USBH_MSC_BOT_Init(phost);
 800b9ee:	6878      	ldr	r0, [r7, #4]
 800b9f0:	f000 fdac 	bl	800c54c <USBH_MSC_BOT_Init>

    /* De-Initialize LUNs information */
    USBH_memset(MSC_Handle->unit, 0, sizeof(MSC_Handle->unit));
 800b9f4:	68bb      	ldr	r3, [r7, #8]
 800b9f6:	3390      	adds	r3, #144	; 0x90
 800b9f8:	2268      	movs	r2, #104	; 0x68
 800b9fa:	2100      	movs	r1, #0
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	f008 fc56 	bl	80142ae <memset>

    /* Open the new channels */
    USBH_OpenPipe  (phost,
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	7959      	ldrb	r1, [r3, #5]
 800ba06:	68bb      	ldr	r3, [r7, #8]
 800ba08:	7998      	ldrb	r0, [r3, #6]
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ba16:	68ba      	ldr	r2, [r7, #8]
 800ba18:	8912      	ldrh	r2, [r2, #8]
 800ba1a:	9202      	str	r2, [sp, #8]
 800ba1c:	2202      	movs	r2, #2
 800ba1e:	9201      	str	r2, [sp, #4]
 800ba20:	9300      	str	r3, [sp, #0]
 800ba22:	4623      	mov	r3, r4
 800ba24:	4602      	mov	r2, r0
 800ba26:	6878      	ldr	r0, [r7, #4]
 800ba28:	f001 fed6 	bl	800d7d8 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->OutEpSize);

    USBH_OpenPipe  (phost,
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	7919      	ldrb	r1, [r3, #4]
 800ba30:	68bb      	ldr	r3, [r7, #8]
 800ba32:	79d8      	ldrb	r0, [r3, #7]
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ba40:	68ba      	ldr	r2, [r7, #8]
 800ba42:	8952      	ldrh	r2, [r2, #10]
 800ba44:	9202      	str	r2, [sp, #8]
 800ba46:	2202      	movs	r2, #2
 800ba48:	9201      	str	r2, [sp, #4]
 800ba4a:	9300      	str	r3, [sp, #0]
 800ba4c:	4623      	mov	r3, r4
 800ba4e:	4602      	mov	r2, r0
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f001 fec1 	bl	800d7d8 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_BULK,
                    MSC_Handle->InEpSize);

    USBH_LL_SetToggle (phost, MSC_Handle->InPipe, 0U);
 800ba56:	68bb      	ldr	r3, [r7, #8]
 800ba58:	791b      	ldrb	r3, [r3, #4]
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	4619      	mov	r1, r3
 800ba5e:	6878      	ldr	r0, [r7, #4]
 800ba60:	f003 fa6c 	bl	800ef3c <USBH_LL_SetToggle>
    USBH_LL_SetToggle (phost, MSC_Handle->OutPipe, 0U);
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	795b      	ldrb	r3, [r3, #5]
 800ba68:	2200      	movs	r2, #0
 800ba6a:	4619      	mov	r1, r3
 800ba6c:	6878      	ldr	r0, [r7, #4]
 800ba6e:	f003 fa65 	bl	800ef3c <USBH_LL_SetToggle>
    status = USBH_OK;
 800ba72:	2300      	movs	r3, #0
 800ba74:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800ba76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3714      	adds	r7, #20
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd90      	pop	{r4, r7, pc}

0800ba80 <USBH_MSC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b084      	sub	sp, #16
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ba8e:	69db      	ldr	r3, [r3, #28]
 800ba90:	60fb      	str	r3, [r7, #12]

  if ( MSC_Handle->OutPipe)
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	795b      	ldrb	r3, [r3, #5]
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d00e      	beq.n	800bab8 <USBH_MSC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, MSC_Handle->OutPipe);
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	795b      	ldrb	r3, [r3, #5]
 800ba9e:	4619      	mov	r1, r3
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f001 feb8 	bl	800d816 <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->OutPipe);
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	795b      	ldrb	r3, [r3, #5]
 800baaa:	4619      	mov	r1, r3
 800baac:	6878      	ldr	r0, [r7, #4]
 800baae:	f001 fee0 	bl	800d872 <USBH_FreePipe>
    MSC_Handle->OutPipe = 0U;     /* Reset the Channel as Free */
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	2200      	movs	r2, #0
 800bab6:	715a      	strb	r2, [r3, #5]
  }

  if ( MSC_Handle->InPipe)
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	791b      	ldrb	r3, [r3, #4]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d00e      	beq.n	800bade <USBH_MSC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, MSC_Handle->InPipe);
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	791b      	ldrb	r3, [r3, #4]
 800bac4:	4619      	mov	r1, r3
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f001 fea5 	bl	800d816 <USBH_ClosePipe>
    USBH_FreePipe  (phost, MSC_Handle->InPipe);
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	791b      	ldrb	r3, [r3, #4]
 800bad0:	4619      	mov	r1, r3
 800bad2:	6878      	ldr	r0, [r7, #4]
 800bad4:	f001 fecd 	bl	800d872 <USBH_FreePipe>
    MSC_Handle->InPipe = 0U;     /* Reset the Channel as Free */
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	2200      	movs	r2, #0
 800badc:	711a      	strb	r2, [r3, #4]
  }

  if(phost->pActiveClass->pData)
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bae4:	69db      	ldr	r3, [r3, #28]
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d00b      	beq.n	800bb02 <USBH_MSC_InterfaceDeInit+0x82>
  {
    USBH_free (phost->pActiveClass->pData);
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800baf0:	69db      	ldr	r3, [r3, #28]
 800baf2:	4618      	mov	r0, r3
 800baf4:	f008 f9ba 	bl	8013e6c <free>
    phost->pActiveClass->pData = 0;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bafe:	2200      	movs	r2, #0
 800bb00:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800bb02:	2300      	movs	r3, #0
}
 800bb04:	4618      	mov	r0, r3
 800bb06:	3710      	adds	r7, #16
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}

0800bb0c <USBH_MSC_ClassRequest>:
  *         for MSC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b084      	sub	sp, #16
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bb1a:	69db      	ldr	r3, [r3, #28]
 800bb1c:	60bb      	str	r3, [r7, #8]
  USBH_StatusTypeDef status = USBH_BUSY;
 800bb1e:	2301      	movs	r3, #1
 800bb20:	73fb      	strb	r3, [r7, #15]
  uint8_t i;

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->req_state)
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	7b9b      	ldrb	r3, [r3, #14]
 800bb26:	2b02      	cmp	r3, #2
 800bb28:	d004      	beq.n	800bb34 <USBH_MSC_ClassRequest+0x28>
 800bb2a:	2b03      	cmp	r3, #3
 800bb2c:	d03e      	beq.n	800bbac <USBH_MSC_ClassRequest+0xa0>
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d000      	beq.n	800bb34 <USBH_MSC_ClassRequest+0x28>
      MSC_Handle->req_state = MSC_Handle->prev_req_state;
    }
    break;

  default:
    break;
 800bb32:	e04a      	b.n	800bbca <USBH_MSC_ClassRequest+0xbe>
    status = USBH_MSC_BOT_REQ_GetMaxLUN(phost, (uint8_t *)(void *)&MSC_Handle->max_lun);
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	4619      	mov	r1, r3
 800bb38:	6878      	ldr	r0, [r7, #4]
 800bb3a:	f000 fce9 	bl	800c510 <USBH_MSC_BOT_REQ_GetMaxLUN>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_NOT_SUPPORTED)
 800bb42:	7bfb      	ldrb	r3, [r7, #15]
 800bb44:	2b03      	cmp	r3, #3
 800bb46:	d104      	bne.n	800bb52 <USBH_MSC_ClassRequest+0x46>
      MSC_Handle->max_lun = 0U;
 800bb48:	68bb      	ldr	r3, [r7, #8]
 800bb4a:	2200      	movs	r2, #0
 800bb4c:	601a      	str	r2, [r3, #0]
      status = USBH_OK;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	73fb      	strb	r3, [r7, #15]
    if(status == USBH_OK)
 800bb52:	7bfb      	ldrb	r3, [r7, #15]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d135      	bne.n	800bbc4 <USBH_MSC_ClassRequest+0xb8>
      MSC_Handle->max_lun = (MSC_Handle->max_lun > MAX_SUPPORTED_LUN)? MAX_SUPPORTED_LUN : (uint8_t )(MSC_Handle->max_lun) + 1U;
 800bb58:	68bb      	ldr	r3, [r7, #8]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	2b02      	cmp	r3, #2
 800bb5e:	d804      	bhi.n	800bb6a <USBH_MSC_ClassRequest+0x5e>
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	b2db      	uxtb	r3, r3
 800bb66:	3301      	adds	r3, #1
 800bb68:	e000      	b.n	800bb6c <USBH_MSC_ClassRequest+0x60>
 800bb6a:	2302      	movs	r3, #2
 800bb6c:	68ba      	ldr	r2, [r7, #8]
 800bb6e:	6013      	str	r3, [r2, #0]
      for(i = 0U; i < MSC_Handle->max_lun; i++)
 800bb70:	2300      	movs	r3, #0
 800bb72:	73bb      	strb	r3, [r7, #14]
 800bb74:	e014      	b.n	800bba0 <USBH_MSC_ClassRequest+0x94>
        MSC_Handle->unit[i].prev_ready_state = USBH_FAIL;
 800bb76:	7bbb      	ldrb	r3, [r7, #14]
 800bb78:	68ba      	ldr	r2, [r7, #8]
 800bb7a:	2134      	movs	r1, #52	; 0x34
 800bb7c:	fb01 f303 	mul.w	r3, r1, r3
 800bb80:	4413      	add	r3, r2
 800bb82:	3392      	adds	r3, #146	; 0x92
 800bb84:	2202      	movs	r2, #2
 800bb86:	701a      	strb	r2, [r3, #0]
        MSC_Handle->unit[i].state_changed = 0U;
 800bb88:	7bbb      	ldrb	r3, [r7, #14]
 800bb8a:	68ba      	ldr	r2, [r7, #8]
 800bb8c:	2134      	movs	r1, #52	; 0x34
 800bb8e:	fb01 f303 	mul.w	r3, r1, r3
 800bb92:	4413      	add	r3, r2
 800bb94:	33c1      	adds	r3, #193	; 0xc1
 800bb96:	2200      	movs	r2, #0
 800bb98:	701a      	strb	r2, [r3, #0]
      for(i = 0U; i < MSC_Handle->max_lun; i++)
 800bb9a:	7bbb      	ldrb	r3, [r7, #14]
 800bb9c:	3301      	adds	r3, #1
 800bb9e:	73bb      	strb	r3, [r7, #14]
 800bba0:	7bba      	ldrb	r2, [r7, #14]
 800bba2:	68bb      	ldr	r3, [r7, #8]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	429a      	cmp	r2, r3
 800bba8:	d3e5      	bcc.n	800bb76 <USBH_MSC_ClassRequest+0x6a>
    break;
 800bbaa:	e00b      	b.n	800bbc4 <USBH_MSC_ClassRequest+0xb8>
    if(USBH_ClrFeature(phost, 0x00U) == USBH_OK)
 800bbac:	2100      	movs	r1, #0
 800bbae:	6878      	ldr	r0, [r7, #4]
 800bbb0:	f001 fb9a 	bl	800d2e8 <USBH_ClrFeature>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d106      	bne.n	800bbc8 <USBH_MSC_ClassRequest+0xbc>
      MSC_Handle->req_state = MSC_Handle->prev_req_state;
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	7bda      	ldrb	r2, [r3, #15]
 800bbbe:	68bb      	ldr	r3, [r7, #8]
 800bbc0:	739a      	strb	r2, [r3, #14]
    break;
 800bbc2:	e001      	b.n	800bbc8 <USBH_MSC_ClassRequest+0xbc>
    break;
 800bbc4:	bf00      	nop
 800bbc6:	e000      	b.n	800bbca <USBH_MSC_ClassRequest+0xbe>
    break;
 800bbc8:	bf00      	nop
  }

  return status;
 800bbca:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbcc:	4618      	mov	r0, r3
 800bbce:	3710      	adds	r7, #16
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	bd80      	pop	{r7, pc}

0800bbd4 <USBH_MSC_Process>:
  *         The function is for managing state machine for MSC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_Process(USBH_HandleTypeDef *phost)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b086      	sub	sp, #24
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800bbe2:	69db      	ldr	r3, [r3, #28]
 800bbe4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800bbe6:	2301      	movs	r3, #1
 800bbe8:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800bbea:	2301      	movs	r3, #1
 800bbec:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ready_status = USBH_BUSY ;
 800bbee:	2301      	movs	r3, #1
 800bbf0:	73bb      	strb	r3, [r7, #14]

  switch (MSC_Handle->state)
 800bbf2:	693b      	ldr	r3, [r7, #16]
 800bbf4:	7b1b      	ldrb	r3, [r3, #12]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d003      	beq.n	800bc02 <USBH_MSC_Process+0x2e>
 800bbfa:	2b01      	cmp	r3, #1
 800bbfc:	f000 8271 	beq.w	800c0e2 <USBH_MSC_Process+0x50e>
  case MSC_IDLE:
    error = USBH_OK;
    break;

  default:
    break;
 800bc00:	e272      	b.n	800c0e8 <USBH_MSC_Process+0x514>
    if(MSC_Handle->current_lun < MSC_Handle->max_lun)
 800bc02:	693b      	ldr	r3, [r7, #16]
 800bc04:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bc08:	461a      	mov	r2, r3
 800bc0a:	693b      	ldr	r3, [r7, #16]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	f080 824f 	bcs.w	800c0b2 <USBH_MSC_Process+0x4de>
      MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800bc14:	693b      	ldr	r3, [r7, #16]
 800bc16:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bc1a:	4619      	mov	r1, r3
 800bc1c:	693a      	ldr	r2, [r7, #16]
 800bc1e:	2334      	movs	r3, #52	; 0x34
 800bc20:	fb03 f301 	mul.w	r3, r3, r1
 800bc24:	4413      	add	r3, r2
 800bc26:	3391      	adds	r3, #145	; 0x91
 800bc28:	2201      	movs	r2, #1
 800bc2a:	701a      	strb	r2, [r3, #0]
      switch (MSC_Handle->unit[MSC_Handle->current_lun].state)
 800bc2c:	693b      	ldr	r3, [r7, #16]
 800bc2e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bc32:	4619      	mov	r1, r3
 800bc34:	693a      	ldr	r2, [r7, #16]
 800bc36:	2334      	movs	r3, #52	; 0x34
 800bc38:	fb03 f301 	mul.w	r3, r3, r1
 800bc3c:	4413      	add	r3, r2
 800bc3e:	3390      	adds	r3, #144	; 0x90
 800bc40:	781b      	ldrb	r3, [r3, #0]
 800bc42:	2b08      	cmp	r3, #8
 800bc44:	f200 8243 	bhi.w	800c0ce <USBH_MSC_Process+0x4fa>
 800bc48:	a201      	add	r2, pc, #4	; (adr r2, 800bc50 <USBH_MSC_Process+0x7c>)
 800bc4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc4e:	bf00      	nop
 800bc50:	0800bc75 	.word	0x0800bc75
 800bc54:	0800c0cf 	.word	0x0800c0cf
 800bc58:	0800bd3d 	.word	0x0800bd3d
 800bc5c:	0800bec1 	.word	0x0800bec1
 800bc60:	0800bc9b 	.word	0x0800bc9b
 800bc64:	0800bf8d 	.word	0x0800bf8d
 800bc68:	0800c0cf 	.word	0x0800c0cf
 800bc6c:	0800c0cf 	.word	0x0800c0cf
 800bc70:	0800c0a1 	.word	0x0800c0a1
        MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_INQUIRY;
 800bc74:	693b      	ldr	r3, [r7, #16]
 800bc76:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bc7a:	4619      	mov	r1, r3
 800bc7c:	693a      	ldr	r2, [r7, #16]
 800bc7e:	2334      	movs	r3, #52	; 0x34
 800bc80:	fb03 f301 	mul.w	r3, r3, r1
 800bc84:	4413      	add	r3, r2
 800bc86:	3390      	adds	r3, #144	; 0x90
 800bc88:	2204      	movs	r2, #4
 800bc8a:	701a      	strb	r2, [r3, #0]
        MSC_Handle->timer = phost->Timer;
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800bc92:	693b      	ldr	r3, [r7, #16]
 800bc94:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
        break;
 800bc98:	e222      	b.n	800c0e0 <USBH_MSC_Process+0x50c>
        scsi_status = USBH_MSC_SCSI_Inquiry(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].inquiry);
 800bc9a:	693b      	ldr	r3, [r7, #16]
 800bc9c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bca0:	b2d9      	uxtb	r1, r3
 800bca2:	693b      	ldr	r3, [r7, #16]
 800bca4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bca8:	461a      	mov	r2, r3
 800bcaa:	2334      	movs	r3, #52	; 0x34
 800bcac:	fb03 f302 	mul.w	r3, r3, r2
 800bcb0:	3398      	adds	r3, #152	; 0x98
 800bcb2:	693a      	ldr	r2, [r7, #16]
 800bcb4:	4413      	add	r3, r2
 800bcb6:	3307      	adds	r3, #7
 800bcb8:	461a      	mov	r2, r3
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f000 ff68 	bl	800cb90 <USBH_MSC_SCSI_Inquiry>
 800bcc0:	4603      	mov	r3, r0
 800bcc2:	73fb      	strb	r3, [r7, #15]
        if (scsi_status == USBH_OK)
 800bcc4:	7bfb      	ldrb	r3, [r7, #15]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	d10b      	bne.n	800bce2 <USBH_MSC_Process+0x10e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800bcca:	693b      	ldr	r3, [r7, #16]
 800bccc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	693a      	ldr	r2, [r7, #16]
 800bcd4:	2334      	movs	r3, #52	; 0x34
 800bcd6:	fb03 f301 	mul.w	r3, r3, r1
 800bcda:	4413      	add	r3, r2
 800bcdc:	3390      	adds	r3, #144	; 0x90
 800bcde:	2202      	movs	r2, #2
 800bce0:	701a      	strb	r2, [r3, #0]
        if (scsi_status == USBH_FAIL)
 800bce2:	7bfb      	ldrb	r3, [r7, #15]
 800bce4:	2b02      	cmp	r3, #2
 800bce6:	d10c      	bne.n	800bd02 <USBH_MSC_Process+0x12e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bcee:	4619      	mov	r1, r3
 800bcf0:	693a      	ldr	r2, [r7, #16]
 800bcf2:	2334      	movs	r3, #52	; 0x34
 800bcf4:	fb03 f301 	mul.w	r3, r3, r1
 800bcf8:	4413      	add	r3, r2
 800bcfa:	3390      	adds	r3, #144	; 0x90
 800bcfc:	2205      	movs	r2, #5
 800bcfe:	701a      	strb	r2, [r3, #0]
        break;
 800bd00:	e1e7      	b.n	800c0d2 <USBH_MSC_Process+0x4fe>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800bd02:	7bfb      	ldrb	r3, [r7, #15]
 800bd04:	2b04      	cmp	r3, #4
 800bd06:	f040 81e4 	bne.w	800c0d2 <USBH_MSC_Process+0x4fe>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800bd0a:	693b      	ldr	r3, [r7, #16]
 800bd0c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bd10:	4619      	mov	r1, r3
 800bd12:	693a      	ldr	r2, [r7, #16]
 800bd14:	2334      	movs	r3, #52	; 0x34
 800bd16:	fb03 f301 	mul.w	r3, r3, r1
 800bd1a:	4413      	add	r3, r2
 800bd1c:	3390      	adds	r3, #144	; 0x90
 800bd1e:	2201      	movs	r2, #1
 800bd20:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800bd22:	693b      	ldr	r3, [r7, #16]
 800bd24:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bd28:	4619      	mov	r1, r3
 800bd2a:	693a      	ldr	r2, [r7, #16]
 800bd2c:	2334      	movs	r3, #52	; 0x34
 800bd2e:	fb03 f301 	mul.w	r3, r3, r1
 800bd32:	4413      	add	r3, r2
 800bd34:	3391      	adds	r3, #145	; 0x91
 800bd36:	2202      	movs	r2, #2
 800bd38:	701a      	strb	r2, [r3, #0]
        break;
 800bd3a:	e1ca      	b.n	800c0d2 <USBH_MSC_Process+0x4fe>
        ready_status = USBH_MSC_SCSI_TestUnitReady(phost, (uint8_t)MSC_Handle->current_lun);
 800bd3c:	693b      	ldr	r3, [r7, #16]
 800bd3e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bd42:	b2db      	uxtb	r3, r3
 800bd44:	4619      	mov	r1, r3
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f000 fe64 	bl	800ca14 <USBH_MSC_SCSI_TestUnitReady>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	73bb      	strb	r3, [r7, #14]
        if (ready_status == USBH_OK)
 800bd50:	7bbb      	ldrb	r3, [r7, #14]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d149      	bne.n	800bdea <USBH_MSC_Process+0x216>
          if(MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_OK)
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bd5c:	4619      	mov	r1, r3
 800bd5e:	693a      	ldr	r2, [r7, #16]
 800bd60:	2334      	movs	r3, #52	; 0x34
 800bd62:	fb03 f301 	mul.w	r3, r3, r1
 800bd66:	4413      	add	r3, r2
 800bd68:	3392      	adds	r3, #146	; 0x92
 800bd6a:	781b      	ldrb	r3, [r3, #0]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d00c      	beq.n	800bd8a <USBH_MSC_Process+0x1b6>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bd76:	4619      	mov	r1, r3
 800bd78:	693a      	ldr	r2, [r7, #16]
 800bd7a:	2334      	movs	r3, #52	; 0x34
 800bd7c:	fb03 f301 	mul.w	r3, r3, r1
 800bd80:	4413      	add	r3, r2
 800bd82:	33c1      	adds	r3, #193	; 0xc1
 800bd84:	2201      	movs	r2, #1
 800bd86:	701a      	strb	r2, [r3, #0]
 800bd88:	e00b      	b.n	800bda2 <USBH_MSC_Process+0x1ce>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800bd8a:	693b      	ldr	r3, [r7, #16]
 800bd8c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bd90:	4619      	mov	r1, r3
 800bd92:	693a      	ldr	r2, [r7, #16]
 800bd94:	2334      	movs	r3, #52	; 0x34
 800bd96:	fb03 f301 	mul.w	r3, r3, r1
 800bd9a:	4413      	add	r3, r2
 800bd9c:	33c1      	adds	r3, #193	; 0xc1
 800bd9e:	2200      	movs	r2, #0
 800bda0:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_READ_CAPACITY10;
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bda8:	4619      	mov	r1, r3
 800bdaa:	693a      	ldr	r2, [r7, #16]
 800bdac:	2334      	movs	r3, #52	; 0x34
 800bdae:	fb03 f301 	mul.w	r3, r3, r1
 800bdb2:	4413      	add	r3, r2
 800bdb4:	3390      	adds	r3, #144	; 0x90
 800bdb6:	2203      	movs	r2, #3
 800bdb8:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800bdba:	693b      	ldr	r3, [r7, #16]
 800bdbc:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bdc0:	4619      	mov	r1, r3
 800bdc2:	693a      	ldr	r2, [r7, #16]
 800bdc4:	2334      	movs	r3, #52	; 0x34
 800bdc6:	fb03 f301 	mul.w	r3, r3, r1
 800bdca:	4413      	add	r3, r2
 800bdcc:	3391      	adds	r3, #145	; 0x91
 800bdce:	2200      	movs	r2, #0
 800bdd0:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_OK;
 800bdd2:	693b      	ldr	r3, [r7, #16]
 800bdd4:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bdd8:	4619      	mov	r1, r3
 800bdda:	693a      	ldr	r2, [r7, #16]
 800bddc:	2334      	movs	r3, #52	; 0x34
 800bdde:	fb03 f301 	mul.w	r3, r3, r1
 800bde2:	4413      	add	r3, r2
 800bde4:	3392      	adds	r3, #146	; 0x92
 800bde6:	2200      	movs	r2, #0
 800bde8:	701a      	strb	r2, [r3, #0]
        if (ready_status == USBH_FAIL)
 800bdea:	7bbb      	ldrb	r3, [r7, #14]
 800bdec:	2b02      	cmp	r3, #2
 800bdee:	d14a      	bne.n	800be86 <USBH_MSC_Process+0x2b2>
          if( MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state != USBH_FAIL)
 800bdf0:	693b      	ldr	r3, [r7, #16]
 800bdf2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bdf6:	4619      	mov	r1, r3
 800bdf8:	693a      	ldr	r2, [r7, #16]
 800bdfa:	2334      	movs	r3, #52	; 0x34
 800bdfc:	fb03 f301 	mul.w	r3, r3, r1
 800be00:	4413      	add	r3, r2
 800be02:	3392      	adds	r3, #146	; 0x92
 800be04:	781b      	ldrb	r3, [r3, #0]
 800be06:	2b02      	cmp	r3, #2
 800be08:	d00c      	beq.n	800be24 <USBH_MSC_Process+0x250>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 1U;
 800be0a:	693b      	ldr	r3, [r7, #16]
 800be0c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800be10:	4619      	mov	r1, r3
 800be12:	693a      	ldr	r2, [r7, #16]
 800be14:	2334      	movs	r3, #52	; 0x34
 800be16:	fb03 f301 	mul.w	r3, r3, r1
 800be1a:	4413      	add	r3, r2
 800be1c:	33c1      	adds	r3, #193	; 0xc1
 800be1e:	2201      	movs	r2, #1
 800be20:	701a      	strb	r2, [r3, #0]
 800be22:	e00b      	b.n	800be3c <USBH_MSC_Process+0x268>
            MSC_Handle->unit[MSC_Handle->current_lun].state_changed = 0U;
 800be24:	693b      	ldr	r3, [r7, #16]
 800be26:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800be2a:	4619      	mov	r1, r3
 800be2c:	693a      	ldr	r2, [r7, #16]
 800be2e:	2334      	movs	r3, #52	; 0x34
 800be30:	fb03 f301 	mul.w	r3, r3, r1
 800be34:	4413      	add	r3, r2
 800be36:	33c1      	adds	r3, #193	; 0xc1
 800be38:	2200      	movs	r2, #0
 800be3a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800be42:	4619      	mov	r1, r3
 800be44:	693a      	ldr	r2, [r7, #16]
 800be46:	2334      	movs	r3, #52	; 0x34
 800be48:	fb03 f301 	mul.w	r3, r3, r1
 800be4c:	4413      	add	r3, r2
 800be4e:	3390      	adds	r3, #144	; 0x90
 800be50:	2205      	movs	r2, #5
 800be52:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_NOT_READY;
 800be54:	693b      	ldr	r3, [r7, #16]
 800be56:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800be5a:	4619      	mov	r1, r3
 800be5c:	693a      	ldr	r2, [r7, #16]
 800be5e:	2334      	movs	r3, #52	; 0x34
 800be60:	fb03 f301 	mul.w	r3, r3, r1
 800be64:	4413      	add	r3, r2
 800be66:	3391      	adds	r3, #145	; 0x91
 800be68:	2201      	movs	r2, #1
 800be6a:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].prev_ready_state = USBH_FAIL;
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800be72:	4619      	mov	r1, r3
 800be74:	693a      	ldr	r2, [r7, #16]
 800be76:	2334      	movs	r3, #52	; 0x34
 800be78:	fb03 f301 	mul.w	r3, r3, r1
 800be7c:	4413      	add	r3, r2
 800be7e:	3392      	adds	r3, #146	; 0x92
 800be80:	2202      	movs	r2, #2
 800be82:	701a      	strb	r2, [r3, #0]
        break;
 800be84:	e127      	b.n	800c0d6 <USBH_MSC_Process+0x502>
          if (ready_status == USBH_UNRECOVERED_ERROR)
 800be86:	7bbb      	ldrb	r3, [r7, #14]
 800be88:	2b04      	cmp	r3, #4
 800be8a:	f040 8124 	bne.w	800c0d6 <USBH_MSC_Process+0x502>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800be8e:	693b      	ldr	r3, [r7, #16]
 800be90:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800be94:	4619      	mov	r1, r3
 800be96:	693a      	ldr	r2, [r7, #16]
 800be98:	2334      	movs	r3, #52	; 0x34
 800be9a:	fb03 f301 	mul.w	r3, r3, r1
 800be9e:	4413      	add	r3, r2
 800bea0:	3390      	adds	r3, #144	; 0x90
 800bea2:	2201      	movs	r2, #1
 800bea4:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800bea6:	693b      	ldr	r3, [r7, #16]
 800bea8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800beac:	4619      	mov	r1, r3
 800beae:	693a      	ldr	r2, [r7, #16]
 800beb0:	2334      	movs	r3, #52	; 0x34
 800beb2:	fb03 f301 	mul.w	r3, r3, r1
 800beb6:	4413      	add	r3, r2
 800beb8:	3391      	adds	r3, #145	; 0x91
 800beba:	2202      	movs	r2, #2
 800bebc:	701a      	strb	r2, [r3, #0]
        break;
 800bebe:	e10a      	b.n	800c0d6 <USBH_MSC_Process+0x502>
        scsi_status = USBH_MSC_SCSI_ReadCapacity(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].capacity) ;
 800bec0:	693b      	ldr	r3, [r7, #16]
 800bec2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bec6:	b2d9      	uxtb	r1, r3
 800bec8:	693b      	ldr	r3, [r7, #16]
 800beca:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bece:	461a      	mov	r2, r3
 800bed0:	2334      	movs	r3, #52	; 0x34
 800bed2:	fb03 f302 	mul.w	r3, r3, r2
 800bed6:	3390      	adds	r3, #144	; 0x90
 800bed8:	693a      	ldr	r2, [r7, #16]
 800beda:	4413      	add	r3, r2
 800bedc:	3304      	adds	r3, #4
 800bede:	461a      	mov	r2, r3
 800bee0:	6878      	ldr	r0, [r7, #4]
 800bee2:	f000 fdda 	bl	800ca9a <USBH_MSC_SCSI_ReadCapacity>
 800bee6:	4603      	mov	r3, r0
 800bee8:	73fb      	strb	r3, [r7, #15]
        if(scsi_status == USBH_OK)
 800beea:	7bfb      	ldrb	r3, [r7, #15]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d120      	bne.n	800bf32 <USBH_MSC_Process+0x35e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800bef0:	693b      	ldr	r3, [r7, #16]
 800bef2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bef6:	4619      	mov	r1, r3
 800bef8:	693a      	ldr	r2, [r7, #16]
 800befa:	2334      	movs	r3, #52	; 0x34
 800befc:	fb03 f301 	mul.w	r3, r3, r1
 800bf00:	4413      	add	r3, r2
 800bf02:	3390      	adds	r3, #144	; 0x90
 800bf04:	2201      	movs	r2, #1
 800bf06:	701a      	strb	r2, [r3, #0]
          MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_OK;
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf0e:	4619      	mov	r1, r3
 800bf10:	693a      	ldr	r2, [r7, #16]
 800bf12:	2334      	movs	r3, #52	; 0x34
 800bf14:	fb03 f301 	mul.w	r3, r3, r1
 800bf18:	4413      	add	r3, r2
 800bf1a:	3391      	adds	r3, #145	; 0x91
 800bf1c:	2200      	movs	r2, #0
 800bf1e:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800bf20:	693b      	ldr	r3, [r7, #16]
 800bf22:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf26:	3301      	adds	r3, #1
 800bf28:	b29a      	uxth	r2, r3
 800bf2a:	693b      	ldr	r3, [r7, #16]
 800bf2c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800bf30:	e0d3      	b.n	800c0da <USBH_MSC_Process+0x506>
        else if(scsi_status == USBH_FAIL)
 800bf32:	7bfb      	ldrb	r3, [r7, #15]
 800bf34:	2b02      	cmp	r3, #2
 800bf36:	d10c      	bne.n	800bf52 <USBH_MSC_Process+0x37e>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_REQUEST_SENSE;
 800bf38:	693b      	ldr	r3, [r7, #16]
 800bf3a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf3e:	4619      	mov	r1, r3
 800bf40:	693a      	ldr	r2, [r7, #16]
 800bf42:	2334      	movs	r3, #52	; 0x34
 800bf44:	fb03 f301 	mul.w	r3, r3, r1
 800bf48:	4413      	add	r3, r2
 800bf4a:	3390      	adds	r3, #144	; 0x90
 800bf4c:	2205      	movs	r2, #5
 800bf4e:	701a      	strb	r2, [r3, #0]
        break;
 800bf50:	e0c3      	b.n	800c0da <USBH_MSC_Process+0x506>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800bf52:	7bfb      	ldrb	r3, [r7, #15]
 800bf54:	2b04      	cmp	r3, #4
 800bf56:	f040 80c0 	bne.w	800c0da <USBH_MSC_Process+0x506>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800bf5a:	693b      	ldr	r3, [r7, #16]
 800bf5c:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf60:	4619      	mov	r1, r3
 800bf62:	693a      	ldr	r2, [r7, #16]
 800bf64:	2334      	movs	r3, #52	; 0x34
 800bf66:	fb03 f301 	mul.w	r3, r3, r1
 800bf6a:	4413      	add	r3, r2
 800bf6c:	3390      	adds	r3, #144	; 0x90
 800bf6e:	2201      	movs	r2, #1
 800bf70:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf78:	4619      	mov	r1, r3
 800bf7a:	693a      	ldr	r2, [r7, #16]
 800bf7c:	2334      	movs	r3, #52	; 0x34
 800bf7e:	fb03 f301 	mul.w	r3, r3, r1
 800bf82:	4413      	add	r3, r2
 800bf84:	3391      	adds	r3, #145	; 0x91
 800bf86:	2202      	movs	r2, #2
 800bf88:	701a      	strb	r2, [r3, #0]
        break;
 800bf8a:	e0a6      	b.n	800c0da <USBH_MSC_Process+0x506>
        scsi_status = USBH_MSC_SCSI_RequestSense(phost, (uint8_t)MSC_Handle->current_lun, &MSC_Handle->unit[MSC_Handle->current_lun].sense);
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf92:	b2d9      	uxtb	r1, r3
 800bf94:	693b      	ldr	r3, [r7, #16]
 800bf96:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	2334      	movs	r3, #52	; 0x34
 800bf9e:	fb03 f302 	mul.w	r3, r3, r2
 800bfa2:	3398      	adds	r3, #152	; 0x98
 800bfa4:	693a      	ldr	r2, [r7, #16]
 800bfa6:	4413      	add	r3, r2
 800bfa8:	3304      	adds	r3, #4
 800bfaa:	461a      	mov	r2, r3
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f000 fe94 	bl	800ccda <USBH_MSC_SCSI_RequestSense>
 800bfb2:	4603      	mov	r3, r0
 800bfb4:	73fb      	strb	r3, [r7, #15]
        if( scsi_status == USBH_OK)
 800bfb6:	7bfb      	ldrb	r3, [r7, #15]
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d145      	bne.n	800c048 <USBH_MSC_Process+0x474>
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800bfbc:	693b      	ldr	r3, [r7, #16]
 800bfbe:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bfc2:	4619      	mov	r1, r3
 800bfc4:	693a      	ldr	r2, [r7, #16]
 800bfc6:	2334      	movs	r3, #52	; 0x34
 800bfc8:	fb03 f301 	mul.w	r3, r3, r1
 800bfcc:	4413      	add	r3, r2
 800bfce:	339c      	adds	r3, #156	; 0x9c
 800bfd0:	781b      	ldrb	r3, [r3, #0]
 800bfd2:	2b06      	cmp	r3, #6
 800bfd4:	d00c      	beq.n	800bff0 <USBH_MSC_Process+0x41c>
             (MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_NOT_READY) )
 800bfd6:	693b      	ldr	r3, [r7, #16]
 800bfd8:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800bfdc:	4619      	mov	r1, r3
 800bfde:	693a      	ldr	r2, [r7, #16]
 800bfe0:	2334      	movs	r3, #52	; 0x34
 800bfe2:	fb03 f301 	mul.w	r3, r3, r1
 800bfe6:	4413      	add	r3, r2
 800bfe8:	339c      	adds	r3, #156	; 0x9c
 800bfea:	781b      	ldrb	r3, [r3, #0]
          if((MSC_Handle->unit[MSC_Handle->current_lun].sense.key == SCSI_SENSE_KEY_UNIT_ATTENTION) ||
 800bfec:	2b02      	cmp	r3, #2
 800bfee:	d117      	bne.n	800c020 <USBH_MSC_Process+0x44c>
            if((phost->Timer - MSC_Handle->timer) < 10000U)
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800bffc:	1ad3      	subs	r3, r2, r3
 800bffe:	f242 720f 	movw	r2, #9999	; 0x270f
 800c002:	4293      	cmp	r3, r2
 800c004:	d80c      	bhi.n	800c020 <USBH_MSC_Process+0x44c>
              MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_TEST_UNIT_READY;
 800c006:	693b      	ldr	r3, [r7, #16]
 800c008:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c00c:	4619      	mov	r1, r3
 800c00e:	693a      	ldr	r2, [r7, #16]
 800c010:	2334      	movs	r3, #52	; 0x34
 800c012:	fb03 f301 	mul.w	r3, r3, r1
 800c016:	4413      	add	r3, r2
 800c018:	3390      	adds	r3, #144	; 0x90
 800c01a:	2202      	movs	r2, #2
 800c01c:	701a      	strb	r2, [r3, #0]
              break;
 800c01e:	e05f      	b.n	800c0e0 <USBH_MSC_Process+0x50c>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c020:	693b      	ldr	r3, [r7, #16]
 800c022:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c026:	4619      	mov	r1, r3
 800c028:	693a      	ldr	r2, [r7, #16]
 800c02a:	2334      	movs	r3, #52	; 0x34
 800c02c:	fb03 f301 	mul.w	r3, r3, r1
 800c030:	4413      	add	r3, r2
 800c032:	3390      	adds	r3, #144	; 0x90
 800c034:	2201      	movs	r2, #1
 800c036:	701a      	strb	r2, [r3, #0]
          MSC_Handle->current_lun++;
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c03e:	3301      	adds	r3, #1
 800c040:	b29a      	uxth	r2, r3
 800c042:	693b      	ldr	r3, [r7, #16]
 800c044:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        if(scsi_status == USBH_FAIL)
 800c048:	7bfb      	ldrb	r3, [r7, #15]
 800c04a:	2b02      	cmp	r3, #2
 800c04c:	d10c      	bne.n	800c068 <USBH_MSC_Process+0x494>
          MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_UNRECOVERED_ERROR;
 800c04e:	693b      	ldr	r3, [r7, #16]
 800c050:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c054:	4619      	mov	r1, r3
 800c056:	693a      	ldr	r2, [r7, #16]
 800c058:	2334      	movs	r3, #52	; 0x34
 800c05a:	fb03 f301 	mul.w	r3, r3, r1
 800c05e:	4413      	add	r3, r2
 800c060:	3390      	adds	r3, #144	; 0x90
 800c062:	2208      	movs	r2, #8
 800c064:	701a      	strb	r2, [r3, #0]
        break;
 800c066:	e03a      	b.n	800c0de <USBH_MSC_Process+0x50a>
          if(scsi_status == USBH_UNRECOVERED_ERROR)
 800c068:	7bfb      	ldrb	r3, [r7, #15]
 800c06a:	2b04      	cmp	r3, #4
 800c06c:	d137      	bne.n	800c0de <USBH_MSC_Process+0x50a>
            MSC_Handle->unit[MSC_Handle->current_lun].state = MSC_IDLE;
 800c06e:	693b      	ldr	r3, [r7, #16]
 800c070:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c074:	4619      	mov	r1, r3
 800c076:	693a      	ldr	r2, [r7, #16]
 800c078:	2334      	movs	r3, #52	; 0x34
 800c07a:	fb03 f301 	mul.w	r3, r3, r1
 800c07e:	4413      	add	r3, r2
 800c080:	3390      	adds	r3, #144	; 0x90
 800c082:	2201      	movs	r2, #1
 800c084:	701a      	strb	r2, [r3, #0]
            MSC_Handle->unit[MSC_Handle->current_lun].error = MSC_ERROR;
 800c086:	693b      	ldr	r3, [r7, #16]
 800c088:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c08c:	4619      	mov	r1, r3
 800c08e:	693a      	ldr	r2, [r7, #16]
 800c090:	2334      	movs	r3, #52	; 0x34
 800c092:	fb03 f301 	mul.w	r3, r3, r1
 800c096:	4413      	add	r3, r2
 800c098:	3391      	adds	r3, #145	; 0x91
 800c09a:	2202      	movs	r2, #2
 800c09c:	701a      	strb	r2, [r3, #0]
        break;
 800c09e:	e01e      	b.n	800c0de <USBH_MSC_Process+0x50a>
        MSC_Handle->current_lun++;
 800c0a0:	693b      	ldr	r3, [r7, #16]
 800c0a2:	f8b3 30f8 	ldrh.w	r3, [r3, #248]	; 0xf8
 800c0a6:	3301      	adds	r3, #1
 800c0a8:	b29a      	uxth	r2, r3
 800c0aa:	693b      	ldr	r3, [r7, #16]
 800c0ac:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
        break;
 800c0b0:	e016      	b.n	800c0e0 <USBH_MSC_Process+0x50c>
      MSC_Handle->current_lun = 0U;
 800c0b2:	693b      	ldr	r3, [r7, #16]
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
    MSC_Handle->state = MSC_IDLE;
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	2201      	movs	r2, #1
 800c0be:	731a      	strb	r2, [r3, #12]
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800c0c6:	2102      	movs	r1, #2
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	4798      	blx	r3
    break;
 800c0cc:	e00c      	b.n	800c0e8 <USBH_MSC_Process+0x514>
        break;
 800c0ce:	bf00      	nop
 800c0d0:	e00a      	b.n	800c0e8 <USBH_MSC_Process+0x514>
        break;
 800c0d2:	bf00      	nop
 800c0d4:	e008      	b.n	800c0e8 <USBH_MSC_Process+0x514>
        break;
 800c0d6:	bf00      	nop
 800c0d8:	e006      	b.n	800c0e8 <USBH_MSC_Process+0x514>
        break;
 800c0da:	bf00      	nop
 800c0dc:	e004      	b.n	800c0e8 <USBH_MSC_Process+0x514>
        break;
 800c0de:	bf00      	nop
    break;
 800c0e0:	e002      	b.n	800c0e8 <USBH_MSC_Process+0x514>
    error = USBH_OK;
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	75fb      	strb	r3, [r7, #23]
    break;
 800c0e6:	bf00      	nop
  }
  return error;
 800c0e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0ea:	4618      	mov	r0, r3
 800c0ec:	3718      	adds	r7, #24
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	bd80      	pop	{r7, pc}
 800c0f2:	bf00      	nop

0800c0f4 <USBH_MSC_SOFProcess>:
  *         The function is for SOF state
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b083      	sub	sp, #12
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	6078      	str	r0, [r7, #4]

  return USBH_OK;
 800c0fc:	2300      	movs	r3, #0
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	370c      	adds	r7, #12
 800c102:	46bd      	mov	sp, r7
 800c104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c108:	4770      	bx	lr

0800c10a <USBH_MSC_RdWrProcess>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_RdWrProcess(USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c10a:	b580      	push	{r7, lr}
 800c10c:	b088      	sub	sp, #32
 800c10e:	af02      	add	r7, sp, #8
 800c110:	6078      	str	r0, [r7, #4]
 800c112:	460b      	mov	r3, r1
 800c114:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c11c:	69db      	ldr	r3, [r3, #28]
 800c11e:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef error = USBH_BUSY ;
 800c120:	2301      	movs	r3, #1
 800c122:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef scsi_status = USBH_BUSY ;
 800c124:	2301      	movs	r3, #1
 800c126:	73fb      	strb	r3, [r7, #15]

  /* Switch MSC REQ state machine */
  switch (MSC_Handle->unit[lun].state)
 800c128:	78fb      	ldrb	r3, [r7, #3]
 800c12a:	693a      	ldr	r2, [r7, #16]
 800c12c:	2134      	movs	r1, #52	; 0x34
 800c12e:	fb01 f303 	mul.w	r3, r1, r3
 800c132:	4413      	add	r3, r2
 800c134:	3390      	adds	r3, #144	; 0x90
 800c136:	781b      	ldrb	r3, [r3, #0]
 800c138:	2b06      	cmp	r3, #6
 800c13a:	d004      	beq.n	800c146 <USBH_MSC_RdWrProcess+0x3c>
 800c13c:	2b07      	cmp	r3, #7
 800c13e:	d037      	beq.n	800c1b0 <USBH_MSC_RdWrProcess+0xa6>
 800c140:	2b05      	cmp	r3, #5
 800c142:	d06a      	beq.n	800c21a <USBH_MSC_RdWrProcess+0x110>
    osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0U);
#endif
    break;

  default:
    break;
 800c144:	e0a6      	b.n	800c294 <USBH_MSC_RdWrProcess+0x18a>
    scsi_status = USBH_MSC_SCSI_Read(phost,lun, 0U, NULL, 0U);
 800c146:	78f9      	ldrb	r1, [r7, #3]
 800c148:	2300      	movs	r3, #0
 800c14a:	9300      	str	r3, [sp, #0]
 800c14c:	2300      	movs	r3, #0
 800c14e:	2200      	movs	r2, #0
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f000 fea6 	bl	800cea2 <USBH_MSC_SCSI_Read>
 800c156:	4603      	mov	r3, r0
 800c158:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800c15a:	7bfb      	ldrb	r3, [r7, #15]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d10b      	bne.n	800c178 <USBH_MSC_RdWrProcess+0x6e>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 800c160:	78fb      	ldrb	r3, [r7, #3]
 800c162:	693a      	ldr	r2, [r7, #16]
 800c164:	2134      	movs	r1, #52	; 0x34
 800c166:	fb01 f303 	mul.w	r3, r1, r3
 800c16a:	4413      	add	r3, r2
 800c16c:	3390      	adds	r3, #144	; 0x90
 800c16e:	2201      	movs	r2, #1
 800c170:	701a      	strb	r2, [r3, #0]
      error = USBH_OK;
 800c172:	2300      	movs	r3, #0
 800c174:	75fb      	strb	r3, [r7, #23]
    break;
 800c176:	e088      	b.n	800c28a <USBH_MSC_RdWrProcess+0x180>
    else if( scsi_status == USBH_FAIL)
 800c178:	7bfb      	ldrb	r3, [r7, #15]
 800c17a:	2b02      	cmp	r3, #2
 800c17c:	d109      	bne.n	800c192 <USBH_MSC_RdWrProcess+0x88>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800c17e:	78fb      	ldrb	r3, [r7, #3]
 800c180:	693a      	ldr	r2, [r7, #16]
 800c182:	2134      	movs	r1, #52	; 0x34
 800c184:	fb01 f303 	mul.w	r3, r1, r3
 800c188:	4413      	add	r3, r2
 800c18a:	3390      	adds	r3, #144	; 0x90
 800c18c:	2205      	movs	r2, #5
 800c18e:	701a      	strb	r2, [r3, #0]
    break;
 800c190:	e07b      	b.n	800c28a <USBH_MSC_RdWrProcess+0x180>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800c192:	7bfb      	ldrb	r3, [r7, #15]
 800c194:	2b04      	cmp	r3, #4
 800c196:	d178      	bne.n	800c28a <USBH_MSC_RdWrProcess+0x180>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c198:	78fb      	ldrb	r3, [r7, #3]
 800c19a:	693a      	ldr	r2, [r7, #16]
 800c19c:	2134      	movs	r1, #52	; 0x34
 800c19e:	fb01 f303 	mul.w	r3, r1, r3
 800c1a2:	4413      	add	r3, r2
 800c1a4:	3390      	adds	r3, #144	; 0x90
 800c1a6:	2208      	movs	r2, #8
 800c1a8:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800c1aa:	2302      	movs	r3, #2
 800c1ac:	75fb      	strb	r3, [r7, #23]
    break;
 800c1ae:	e06c      	b.n	800c28a <USBH_MSC_RdWrProcess+0x180>
    scsi_status = USBH_MSC_SCSI_Write(phost,lun, 0U, NULL, 0U);
 800c1b0:	78f9      	ldrb	r1, [r7, #3]
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	9300      	str	r3, [sp, #0]
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	6878      	ldr	r0, [r7, #4]
 800c1bc:	f000 fe06 	bl	800cdcc <USBH_MSC_SCSI_Write>
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800c1c4:	7bfb      	ldrb	r3, [r7, #15]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	d10b      	bne.n	800c1e2 <USBH_MSC_RdWrProcess+0xd8>
        MSC_Handle->unit[lun].state = MSC_IDLE;
 800c1ca:	78fb      	ldrb	r3, [r7, #3]
 800c1cc:	693a      	ldr	r2, [r7, #16]
 800c1ce:	2134      	movs	r1, #52	; 0x34
 800c1d0:	fb01 f303 	mul.w	r3, r1, r3
 800c1d4:	4413      	add	r3, r2
 800c1d6:	3390      	adds	r3, #144	; 0x90
 800c1d8:	2201      	movs	r2, #1
 800c1da:	701a      	strb	r2, [r3, #0]
        error = USBH_OK;
 800c1dc:	2300      	movs	r3, #0
 800c1de:	75fb      	strb	r3, [r7, #23]
    break;
 800c1e0:	e055      	b.n	800c28e <USBH_MSC_RdWrProcess+0x184>
    else if( scsi_status == USBH_FAIL)
 800c1e2:	7bfb      	ldrb	r3, [r7, #15]
 800c1e4:	2b02      	cmp	r3, #2
 800c1e6:	d109      	bne.n	800c1fc <USBH_MSC_RdWrProcess+0xf2>
      MSC_Handle->unit[lun].state = MSC_REQUEST_SENSE;
 800c1e8:	78fb      	ldrb	r3, [r7, #3]
 800c1ea:	693a      	ldr	r2, [r7, #16]
 800c1ec:	2134      	movs	r1, #52	; 0x34
 800c1ee:	fb01 f303 	mul.w	r3, r1, r3
 800c1f2:	4413      	add	r3, r2
 800c1f4:	3390      	adds	r3, #144	; 0x90
 800c1f6:	2205      	movs	r2, #5
 800c1f8:	701a      	strb	r2, [r3, #0]
    break;
 800c1fa:	e048      	b.n	800c28e <USBH_MSC_RdWrProcess+0x184>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800c1fc:	7bfb      	ldrb	r3, [r7, #15]
 800c1fe:	2b04      	cmp	r3, #4
 800c200:	d145      	bne.n	800c28e <USBH_MSC_RdWrProcess+0x184>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c202:	78fb      	ldrb	r3, [r7, #3]
 800c204:	693a      	ldr	r2, [r7, #16]
 800c206:	2134      	movs	r1, #52	; 0x34
 800c208:	fb01 f303 	mul.w	r3, r1, r3
 800c20c:	4413      	add	r3, r2
 800c20e:	3390      	adds	r3, #144	; 0x90
 800c210:	2208      	movs	r2, #8
 800c212:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800c214:	2302      	movs	r3, #2
 800c216:	75fb      	strb	r3, [r7, #23]
    break;
 800c218:	e039      	b.n	800c28e <USBH_MSC_RdWrProcess+0x184>
    scsi_status = USBH_MSC_SCSI_RequestSense(phost, lun, &MSC_Handle->unit[lun].sense);
 800c21a:	78fb      	ldrb	r3, [r7, #3]
 800c21c:	2234      	movs	r2, #52	; 0x34
 800c21e:	fb02 f303 	mul.w	r3, r2, r3
 800c222:	3398      	adds	r3, #152	; 0x98
 800c224:	693a      	ldr	r2, [r7, #16]
 800c226:	4413      	add	r3, r2
 800c228:	1d1a      	adds	r2, r3, #4
 800c22a:	78fb      	ldrb	r3, [r7, #3]
 800c22c:	4619      	mov	r1, r3
 800c22e:	6878      	ldr	r0, [r7, #4]
 800c230:	f000 fd53 	bl	800ccda <USBH_MSC_SCSI_RequestSense>
 800c234:	4603      	mov	r3, r0
 800c236:	73fb      	strb	r3, [r7, #15]
    if(scsi_status == USBH_OK)
 800c238:	7bfb      	ldrb	r3, [r7, #15]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d113      	bne.n	800c266 <USBH_MSC_RdWrProcess+0x15c>
      MSC_Handle->unit[lun].state = MSC_IDLE;
 800c23e:	78fb      	ldrb	r3, [r7, #3]
 800c240:	693a      	ldr	r2, [r7, #16]
 800c242:	2134      	movs	r1, #52	; 0x34
 800c244:	fb01 f303 	mul.w	r3, r1, r3
 800c248:	4413      	add	r3, r2
 800c24a:	3390      	adds	r3, #144	; 0x90
 800c24c:	2201      	movs	r2, #1
 800c24e:	701a      	strb	r2, [r3, #0]
      MSC_Handle->unit[lun].error = MSC_ERROR;
 800c250:	78fb      	ldrb	r3, [r7, #3]
 800c252:	693a      	ldr	r2, [r7, #16]
 800c254:	2134      	movs	r1, #52	; 0x34
 800c256:	fb01 f303 	mul.w	r3, r1, r3
 800c25a:	4413      	add	r3, r2
 800c25c:	3391      	adds	r3, #145	; 0x91
 800c25e:	2202      	movs	r2, #2
 800c260:	701a      	strb	r2, [r3, #0]
      error = USBH_FAIL;
 800c262:	2302      	movs	r3, #2
 800c264:	75fb      	strb	r3, [r7, #23]
    if(scsi_status == USBH_FAIL)
 800c266:	7bfb      	ldrb	r3, [r7, #15]
 800c268:	2b02      	cmp	r3, #2
 800c26a:	d012      	beq.n	800c292 <USBH_MSC_RdWrProcess+0x188>
      if(scsi_status == USBH_UNRECOVERED_ERROR)
 800c26c:	7bfb      	ldrb	r3, [r7, #15]
 800c26e:	2b04      	cmp	r3, #4
 800c270:	d10f      	bne.n	800c292 <USBH_MSC_RdWrProcess+0x188>
        MSC_Handle->unit[lun].state = MSC_UNRECOVERED_ERROR;
 800c272:	78fb      	ldrb	r3, [r7, #3]
 800c274:	693a      	ldr	r2, [r7, #16]
 800c276:	2134      	movs	r1, #52	; 0x34
 800c278:	fb01 f303 	mul.w	r3, r1, r3
 800c27c:	4413      	add	r3, r2
 800c27e:	3390      	adds	r3, #144	; 0x90
 800c280:	2208      	movs	r2, #8
 800c282:	701a      	strb	r2, [r3, #0]
        error = USBH_FAIL;
 800c284:	2302      	movs	r3, #2
 800c286:	75fb      	strb	r3, [r7, #23]
    break;
 800c288:	e003      	b.n	800c292 <USBH_MSC_RdWrProcess+0x188>
    break;
 800c28a:	bf00      	nop
 800c28c:	e002      	b.n	800c294 <USBH_MSC_RdWrProcess+0x18a>
    break;
 800c28e:	bf00      	nop
 800c290:	e000      	b.n	800c294 <USBH_MSC_RdWrProcess+0x18a>
    break;
 800c292:	bf00      	nop

  }
  return error;
 800c294:	7dfb      	ldrb	r3, [r7, #23]
}
 800c296:	4618      	mov	r0, r3
 800c298:	3718      	adds	r7, #24
 800c29a:	46bd      	mov	sp, r7
 800c29c:	bd80      	pop	{r7, pc}

0800c29e <USBH_MSC_UnitIsReady>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval Lun status (0: not ready / 1: ready)
  */
uint8_t  USBH_MSC_UnitIsReady (USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c29e:	b480      	push	{r7}
 800c2a0:	b085      	sub	sp, #20
 800c2a2:	af00      	add	r7, sp, #0
 800c2a4:	6078      	str	r0, [r7, #4]
 800c2a6:	460b      	mov	r3, r1
 800c2a8:	70fb      	strb	r3, [r7, #3]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c2b0:	69db      	ldr	r3, [r3, #28]
 800c2b2:	60bb      	str	r3, [r7, #8]
  uint8_t res;

  if ((phost->gState == HOST_CLASS) && (MSC_Handle->unit[lun].error == MSC_OK))
 800c2b4:	687b      	ldr	r3, [r7, #4]
 800c2b6:	781b      	ldrb	r3, [r3, #0]
 800c2b8:	b2db      	uxtb	r3, r3
 800c2ba:	2b0b      	cmp	r3, #11
 800c2bc:	d10c      	bne.n	800c2d8 <USBH_MSC_UnitIsReady+0x3a>
 800c2be:	78fb      	ldrb	r3, [r7, #3]
 800c2c0:	68ba      	ldr	r2, [r7, #8]
 800c2c2:	2134      	movs	r1, #52	; 0x34
 800c2c4:	fb01 f303 	mul.w	r3, r1, r3
 800c2c8:	4413      	add	r3, r2
 800c2ca:	3391      	adds	r3, #145	; 0x91
 800c2cc:	781b      	ldrb	r3, [r3, #0]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d102      	bne.n	800c2d8 <USBH_MSC_UnitIsReady+0x3a>
  {
    res = 1U;
 800c2d2:	2301      	movs	r3, #1
 800c2d4:	73fb      	strb	r3, [r7, #15]
 800c2d6:	e001      	b.n	800c2dc <USBH_MSC_UnitIsReady+0x3e>
  }
  else
  {
    res = 0U;
 800c2d8:	2300      	movs	r3, #0
 800c2da:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800c2dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2de:	4618      	mov	r0, r3
 800c2e0:	3714      	adds	r7, #20
 800c2e2:	46bd      	mov	sp, r7
 800c2e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e8:	4770      	bx	lr

0800c2ea <USBH_MSC_GetLUNInfo>:
  * @param  phost: Host handle
  * @param  lun: logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_GetLUNInfo(USBH_HandleTypeDef *phost, uint8_t lun, MSC_LUNTypeDef *info)
{
 800c2ea:	b580      	push	{r7, lr}
 800c2ec:	b086      	sub	sp, #24
 800c2ee:	af00      	add	r7, sp, #0
 800c2f0:	60f8      	str	r0, [r7, #12]
 800c2f2:	460b      	mov	r3, r1
 800c2f4:	607a      	str	r2, [r7, #4]
 800c2f6:	72fb      	strb	r3, [r7, #11]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c2f8:	68fb      	ldr	r3, [r7, #12]
 800c2fa:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c2fe:	69db      	ldr	r3, [r3, #28]
 800c300:	617b      	str	r3, [r7, #20]
  if(phost->gState == HOST_CLASS)
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	781b      	ldrb	r3, [r3, #0]
 800c306:	b2db      	uxtb	r3, r3
 800c308:	2b0b      	cmp	r3, #11
 800c30a:	d10d      	bne.n	800c328 <USBH_MSC_GetLUNInfo+0x3e>
  {
    USBH_memcpy(info,&MSC_Handle->unit[lun], sizeof(MSC_LUNTypeDef));
 800c30c:	7afb      	ldrb	r3, [r7, #11]
 800c30e:	2234      	movs	r2, #52	; 0x34
 800c310:	fb02 f303 	mul.w	r3, r2, r3
 800c314:	3390      	adds	r3, #144	; 0x90
 800c316:	697a      	ldr	r2, [r7, #20]
 800c318:	4413      	add	r3, r2
 800c31a:	2234      	movs	r2, #52	; 0x34
 800c31c:	4619      	mov	r1, r3
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f007 ffba 	bl	8014298 <memcpy>
    return USBH_OK;
 800c324:	2300      	movs	r3, #0
 800c326:	e000      	b.n	800c32a <USBH_MSC_GetLUNInfo+0x40>
  }
  else
  {
    return USBH_FAIL;
 800c328:	2302      	movs	r3, #2
  }
}
 800c32a:	4618      	mov	r0, r3
 800c32c:	3718      	adds	r7, #24
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}

0800c332 <USBH_MSC_Read>:
USBH_StatusTypeDef USBH_MSC_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800c332:	b580      	push	{r7, lr}
 800c334:	b088      	sub	sp, #32
 800c336:	af02      	add	r7, sp, #8
 800c338:	60f8      	str	r0, [r7, #12]
 800c33a:	607a      	str	r2, [r7, #4]
 800c33c:	603b      	str	r3, [r7, #0]
 800c33e:	460b      	mov	r3, r1
 800c340:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c342:	68fb      	ldr	r3, [r7, #12]
 800c344:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c348:	69db      	ldr	r3, [r3, #28]
 800c34a:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c352:	b2db      	uxtb	r3, r3
 800c354:	2b00      	cmp	r3, #0
 800c356:	d00e      	beq.n	800c376 <USBH_MSC_Read+0x44>
      (phost->gState != HOST_CLASS) ||
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	781b      	ldrb	r3, [r3, #0]
 800c35c:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800c35e:	2b0b      	cmp	r3, #11
 800c360:	d109      	bne.n	800c376 <USBH_MSC_Read+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800c362:	7afb      	ldrb	r3, [r7, #11]
 800c364:	697a      	ldr	r2, [r7, #20]
 800c366:	2134      	movs	r1, #52	; 0x34
 800c368:	fb01 f303 	mul.w	r3, r1, r3
 800c36c:	4413      	add	r3, r2
 800c36e:	3390      	adds	r3, #144	; 0x90
 800c370:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800c372:	2b01      	cmp	r3, #1
 800c374:	d001      	beq.n	800c37a <USBH_MSC_Read+0x48>
  {
    return  USBH_FAIL;
 800c376:	2302      	movs	r3, #2
 800c378:	e040      	b.n	800c3fc <USBH_MSC_Read+0xca>
  }

  MSC_Handle->state = MSC_READ;
 800c37a:	697b      	ldr	r3, [r7, #20]
 800c37c:	2206      	movs	r2, #6
 800c37e:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_READ;
 800c380:	7afb      	ldrb	r3, [r7, #11]
 800c382:	697a      	ldr	r2, [r7, #20]
 800c384:	2134      	movs	r1, #52	; 0x34
 800c386:	fb01 f303 	mul.w	r3, r1, r3
 800c38a:	4413      	add	r3, r2
 800c38c:	3390      	adds	r3, #144	; 0x90
 800c38e:	2206      	movs	r2, #6
 800c390:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800c392:	7afb      	ldrb	r3, [r7, #11]
 800c394:	b29a      	uxth	r2, r3
 800c396:	697b      	ldr	r3, [r7, #20]
 800c398:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Read(phost, lun, address, pbuf, length);
 800c39c:	7af9      	ldrb	r1, [r7, #11]
 800c39e:	6a3b      	ldr	r3, [r7, #32]
 800c3a0:	9300      	str	r3, [sp, #0]
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	687a      	ldr	r2, [r7, #4]
 800c3a6:	68f8      	ldr	r0, [r7, #12]
 800c3a8:	f000 fd7b 	bl	800cea2 <USBH_MSC_SCSI_Read>

  timeout = phost->Timer;
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c3b2:	613b      	str	r3, [r7, #16]

  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c3b4:	e016      	b.n	800c3e4 <USBH_MSC_Read+0xb2>
  {
    if(((phost->Timer - timeout) > (10000U * length)) || (phost->device.is_connected == 0U))
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800c3bc:	693b      	ldr	r3, [r7, #16]
 800c3be:	1ad2      	subs	r2, r2, r3
 800c3c0:	6a3b      	ldr	r3, [r7, #32]
 800c3c2:	f242 7110 	movw	r1, #10000	; 0x2710
 800c3c6:	fb01 f303 	mul.w	r3, r1, r3
 800c3ca:	429a      	cmp	r2, r3
 800c3cc:	d805      	bhi.n	800c3da <USBH_MSC_Read+0xa8>
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c3d4:	b2db      	uxtb	r3, r3
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d104      	bne.n	800c3e4 <USBH_MSC_Read+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800c3da:	697b      	ldr	r3, [r7, #20]
 800c3dc:	2201      	movs	r2, #1
 800c3de:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800c3e0:	2302      	movs	r3, #2
 800c3e2:	e00b      	b.n	800c3fc <USBH_MSC_Read+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c3e4:	7afb      	ldrb	r3, [r7, #11]
 800c3e6:	4619      	mov	r1, r3
 800c3e8:	68f8      	ldr	r0, [r7, #12]
 800c3ea:	f7ff fe8e 	bl	800c10a <USBH_MSC_RdWrProcess>
 800c3ee:	4603      	mov	r3, r0
 800c3f0:	2b01      	cmp	r3, #1
 800c3f2:	d0e0      	beq.n	800c3b6 <USBH_MSC_Read+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800c3f4:	697b      	ldr	r3, [r7, #20]
 800c3f6:	2201      	movs	r2, #1
 800c3f8:	731a      	strb	r2, [r3, #12]

  return USBH_OK;
 800c3fa:	2300      	movs	r3, #0
}
 800c3fc:	4618      	mov	r0, r3
 800c3fe:	3718      	adds	r7, #24
 800c400:	46bd      	mov	sp, r7
 800c402:	bd80      	pop	{r7, pc}

0800c404 <USBH_MSC_Write>:
USBH_StatusTypeDef USBH_MSC_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800c404:	b580      	push	{r7, lr}
 800c406:	b088      	sub	sp, #32
 800c408:	af02      	add	r7, sp, #8
 800c40a:	60f8      	str	r0, [r7, #12]
 800c40c:	607a      	str	r2, [r7, #4]
 800c40e:	603b      	str	r3, [r7, #0]
 800c410:	460b      	mov	r3, r1
 800c412:	72fb      	strb	r3, [r7, #11]
  uint32_t timeout;
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c41a:	69db      	ldr	r3, [r3, #28]
 800c41c:	617b      	str	r3, [r7, #20]

  if ((phost->device.is_connected == 0U) ||
 800c41e:	68fb      	ldr	r3, [r7, #12]
 800c420:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c424:	b2db      	uxtb	r3, r3
 800c426:	2b00      	cmp	r3, #0
 800c428:	d00e      	beq.n	800c448 <USBH_MSC_Write+0x44>
      (phost->gState != HOST_CLASS) ||
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	781b      	ldrb	r3, [r3, #0]
 800c42e:	b2db      	uxtb	r3, r3
  if ((phost->device.is_connected == 0U) ||
 800c430:	2b0b      	cmp	r3, #11
 800c432:	d109      	bne.n	800c448 <USBH_MSC_Write+0x44>
      (MSC_Handle->unit[lun].state != MSC_IDLE))
 800c434:	7afb      	ldrb	r3, [r7, #11]
 800c436:	697a      	ldr	r2, [r7, #20]
 800c438:	2134      	movs	r1, #52	; 0x34
 800c43a:	fb01 f303 	mul.w	r3, r1, r3
 800c43e:	4413      	add	r3, r2
 800c440:	3390      	adds	r3, #144	; 0x90
 800c442:	781b      	ldrb	r3, [r3, #0]
      (phost->gState != HOST_CLASS) ||
 800c444:	2b01      	cmp	r3, #1
 800c446:	d001      	beq.n	800c44c <USBH_MSC_Write+0x48>
  {
    return  USBH_FAIL;
 800c448:	2302      	movs	r3, #2
 800c44a:	e040      	b.n	800c4ce <USBH_MSC_Write+0xca>
  }

  MSC_Handle->state = MSC_WRITE;
 800c44c:	697b      	ldr	r3, [r7, #20]
 800c44e:	2207      	movs	r2, #7
 800c450:	731a      	strb	r2, [r3, #12]
  MSC_Handle->unit[lun].state = MSC_WRITE;
 800c452:	7afb      	ldrb	r3, [r7, #11]
 800c454:	697a      	ldr	r2, [r7, #20]
 800c456:	2134      	movs	r1, #52	; 0x34
 800c458:	fb01 f303 	mul.w	r3, r1, r3
 800c45c:	4413      	add	r3, r2
 800c45e:	3390      	adds	r3, #144	; 0x90
 800c460:	2207      	movs	r2, #7
 800c462:	701a      	strb	r2, [r3, #0]
  MSC_Handle->rw_lun = lun;
 800c464:	7afb      	ldrb	r3, [r7, #11]
 800c466:	b29a      	uxth	r2, r3
 800c468:	697b      	ldr	r3, [r7, #20]
 800c46a:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa

  USBH_MSC_SCSI_Write(phost, lun, address, pbuf, length);
 800c46e:	7af9      	ldrb	r1, [r7, #11]
 800c470:	6a3b      	ldr	r3, [r7, #32]
 800c472:	9300      	str	r3, [sp, #0]
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	687a      	ldr	r2, [r7, #4]
 800c478:	68f8      	ldr	r0, [r7, #12]
 800c47a:	f000 fca7 	bl	800cdcc <USBH_MSC_SCSI_Write>

  timeout = phost->Timer;
 800c47e:	68fb      	ldr	r3, [r7, #12]
 800c480:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800c484:	613b      	str	r3, [r7, #16]
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c486:	e016      	b.n	800c4b6 <USBH_MSC_Write+0xb2>
  {
    if(((phost->Timer - timeout) >  (10000U * length)) || (phost->device.is_connected == 0U))
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	f8d3 23bc 	ldr.w	r2, [r3, #956]	; 0x3bc
 800c48e:	693b      	ldr	r3, [r7, #16]
 800c490:	1ad2      	subs	r2, r2, r3
 800c492:	6a3b      	ldr	r3, [r7, #32]
 800c494:	f242 7110 	movw	r1, #10000	; 0x2710
 800c498:	fb01 f303 	mul.w	r3, r1, r3
 800c49c:	429a      	cmp	r2, r3
 800c49e:	d805      	bhi.n	800c4ac <USBH_MSC_Write+0xa8>
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800c4a6:	b2db      	uxtb	r3, r3
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d104      	bne.n	800c4b6 <USBH_MSC_Write+0xb2>
    {
      MSC_Handle->state = MSC_IDLE;
 800c4ac:	697b      	ldr	r3, [r7, #20]
 800c4ae:	2201      	movs	r2, #1
 800c4b0:	731a      	strb	r2, [r3, #12]
      return USBH_FAIL;
 800c4b2:	2302      	movs	r3, #2
 800c4b4:	e00b      	b.n	800c4ce <USBH_MSC_Write+0xca>
  while (USBH_MSC_RdWrProcess(phost, lun) == USBH_BUSY)
 800c4b6:	7afb      	ldrb	r3, [r7, #11]
 800c4b8:	4619      	mov	r1, r3
 800c4ba:	68f8      	ldr	r0, [r7, #12]
 800c4bc:	f7ff fe25 	bl	800c10a <USBH_MSC_RdWrProcess>
 800c4c0:	4603      	mov	r3, r0
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d0e0      	beq.n	800c488 <USBH_MSC_Write+0x84>
    }
  }
  MSC_Handle->state = MSC_IDLE;
 800c4c6:	697b      	ldr	r3, [r7, #20]
 800c4c8:	2201      	movs	r2, #1
 800c4ca:	731a      	strb	r2, [r3, #12]
  return USBH_OK;
 800c4cc:	2300      	movs	r3, #0
}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	3718      	adds	r7, #24
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	bd80      	pop	{r7, pc}

0800c4d6 <USBH_MSC_BOT_REQ_Reset>:
  *         The function the MSC BOT Reset request.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_Reset(USBH_HandleTypeDef *phost)
{
 800c4d6:	b580      	push	{r7, lr}
 800c4d8:	b082      	sub	sp, #8
 800c4da:	af00      	add	r7, sp, #0
 800c4dc:	6078      	str	r0, [r7, #4]

  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	2221      	movs	r2, #33	; 0x21
 800c4e2:	741a      	strb	r2, [r3, #16]
                                                 | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_BOT_RESET;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	22ff      	movs	r2, #255	; 0xff
 800c4e8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 0U;
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, 0U, 0U);
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	2100      	movs	r1, #0
 800c500:	6878      	ldr	r0, [r7, #4]
 800c502:	f000 ff15 	bl	800d330 <USBH_CtlReq>
 800c506:	4603      	mov	r3, r0
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3708      	adds	r7, #8
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}

0800c510 <USBH_MSC_BOT_REQ_GetMaxLUN>:
  * @param  phost: Host handle
  * @param  Maxlun: pointer to Maxlun variable
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_REQ_GetMaxLUN(USBH_HandleTypeDef *phost, uint8_t *Maxlun)
{
 800c510:	b580      	push	{r7, lr}
 800c512:	b082      	sub	sp, #8
 800c514:	af00      	add	r7, sp, #0
 800c516:	6078      	str	r0, [r7, #4]
 800c518:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	22a1      	movs	r2, #161	; 0xa1
 800c51e:	741a      	strb	r2, [r3, #16]
                                                 | USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = USB_REQ_GET_MAX_LUN;
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	22fe      	movs	r2, #254	; 0xfe
 800c524:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	2200      	movs	r2, #0
 800c52a:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	2200      	movs	r2, #0
 800c530:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = 1U;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2201      	movs	r2, #1
 800c536:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, Maxlun, 1U);
 800c538:	2201      	movs	r2, #1
 800c53a:	6839      	ldr	r1, [r7, #0]
 800c53c:	6878      	ldr	r0, [r7, #4]
 800c53e:	f000 fef7 	bl	800d330 <USBH_CtlReq>
 800c542:	4603      	mov	r3, r0
}
 800c544:	4618      	mov	r0, r3
 800c546:	3708      	adds	r7, #8
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}

0800c54c <USBH_MSC_BOT_Init>:
  *         The function Initializes the BOT protocol.
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Init(USBH_HandleTypeDef *phost)
{
 800c54c:	b480      	push	{r7}
 800c54e:	b085      	sub	sp, #20
 800c550:	af00      	add	r7, sp, #0
 800c552:	6078      	str	r0, [r7, #4]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c55a:	69db      	ldr	r3, [r3, #28]
 800c55c:	60fb      	str	r3, [r7, #12]

  MSC_Handle->hbot.cbw.field.Signature = BOT_CBW_SIGNATURE;
 800c55e:	68fb      	ldr	r3, [r7, #12]
 800c560:	4a09      	ldr	r2, [pc, #36]	; (800c588 <USBH_MSC_BOT_Init+0x3c>)
 800c562:	655a      	str	r2, [r3, #84]	; 0x54
  MSC_Handle->hbot.cbw.field.Tag = BOT_CBW_TAG;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	4a09      	ldr	r2, [pc, #36]	; (800c58c <USBH_MSC_BOT_Init+0x40>)
 800c568:	659a      	str	r2, [r3, #88]	; 0x58
  MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	2201      	movs	r2, #1
 800c56e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	2201      	movs	r2, #1
 800c576:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52

  return USBH_OK;
 800c57a:	2300      	movs	r3, #0
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	3714      	adds	r7, #20
 800c580:	46bd      	mov	sp, r7
 800c582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c586:	4770      	bx	lr
 800c588:	43425355 	.word	0x43425355
 800c58c:	20304050 	.word	0x20304050

0800c590 <USBH_MSC_BOT_Process>:
  * @param  phost: Host handle
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_BOT_Process (USBH_HandleTypeDef *phost, uint8_t lun)
{
 800c590:	b580      	push	{r7, lr}
 800c592:	b088      	sub	sp, #32
 800c594:	af02      	add	r7, sp, #8
 800c596:	6078      	str	r0, [r7, #4]
 800c598:	460b      	mov	r3, r1
 800c59a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_BUSY;
 800c59c:	2301      	movs	r3, #1
 800c59e:	75fb      	strb	r3, [r7, #23]
  USBH_StatusTypeDef   error  = USBH_BUSY;
 800c5a0:	2301      	movs	r3, #1
 800c5a2:	75bb      	strb	r3, [r7, #22]
  BOT_CSWStatusTypeDef CSW_Status = BOT_CSW_CMD_FAILED;
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	757b      	strb	r3, [r7, #21]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	753b      	strb	r3, [r7, #20]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c5b2:	69db      	ldr	r3, [r3, #28]
 800c5b4:	613b      	str	r3, [r7, #16]
  uint8_t toggle = 0U;
 800c5b6:	2300      	movs	r3, #0
 800c5b8:	73fb      	strb	r3, [r7, #15]

  switch (MSC_Handle->hbot.state)
 800c5ba:	693b      	ldr	r3, [r7, #16]
 800c5bc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c5c0:	3b01      	subs	r3, #1
 800c5c2:	2b0a      	cmp	r3, #10
 800c5c4:	f200 81a1 	bhi.w	800c90a <USBH_MSC_BOT_Process+0x37a>
 800c5c8:	a201      	add	r2, pc, #4	; (adr r2, 800c5d0 <USBH_MSC_BOT_Process+0x40>)
 800c5ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ce:	bf00      	nop
 800c5d0:	0800c5fd 	.word	0x0800c5fd
 800c5d4:	0800c627 	.word	0x0800c627
 800c5d8:	0800c691 	.word	0x0800c691
 800c5dc:	0800c6af 	.word	0x0800c6af
 800c5e0:	0800c733 	.word	0x0800c733
 800c5e4:	0800c757 	.word	0x0800c757
 800c5e8:	0800c7f1 	.word	0x0800c7f1
 800c5ec:	0800c80d 	.word	0x0800c80d
 800c5f0:	0800c85f 	.word	0x0800c85f
 800c5f4:	0800c88f 	.word	0x0800c88f
 800c5f8:	0800c8f1 	.word	0x0800c8f1
  {
  case BOT_SEND_CBW:
    MSC_Handle->hbot.cbw.field.LUN = lun;
 800c5fc:	693b      	ldr	r3, [r7, #16]
 800c5fe:	78fa      	ldrb	r2, [r7, #3]
 800c600:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
    MSC_Handle->hbot.state = BOT_SEND_CBW_WAIT;
 800c604:	693b      	ldr	r3, [r7, #16]
 800c606:	2202      	movs	r2, #2
 800c608:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    USBH_BulkSendData (phost, MSC_Handle->hbot.cbw.data,
 800c60c:	693b      	ldr	r3, [r7, #16]
 800c60e:	f103 0154 	add.w	r1, r3, #84	; 0x54
 800c612:	693b      	ldr	r3, [r7, #16]
 800c614:	795a      	ldrb	r2, [r3, #5]
 800c616:	2301      	movs	r3, #1
 800c618:	9300      	str	r3, [sp, #0]
 800c61a:	4613      	mov	r3, r2
 800c61c:	221f      	movs	r2, #31
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f001 f897 	bl	800d752 <USBH_BulkSendData>
                       BOT_CBW_LENGTH, MSC_Handle->OutPipe, 1U);

    break;
 800c624:	e180      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>

  case BOT_SEND_CBW_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800c626:	693b      	ldr	r3, [r7, #16]
 800c628:	795b      	ldrb	r3, [r3, #5]
 800c62a:	4619      	mov	r1, r3
 800c62c:	6878      	ldr	r0, [r7, #4]
 800c62e:	f002 fc5b 	bl	800eee8 <USBH_LL_GetURBState>
 800c632:	4603      	mov	r3, r0
 800c634:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800c636:	7d3b      	ldrb	r3, [r7, #20]
 800c638:	2b01      	cmp	r3, #1
 800c63a:	d118      	bne.n	800c66e <USBH_MSC_BOT_Process+0xde>
    {
      if ( MSC_Handle->hbot.cbw.field.DataTransferLength != 0U)
 800c63c:	693b      	ldr	r3, [r7, #16]
 800c63e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c640:	2b00      	cmp	r3, #0
 800c642:	d00f      	beq.n	800c664 <USBH_MSC_BOT_Process+0xd4>
      {
        /* If there is Data Transfer Stage */
        if (((MSC_Handle->hbot.cbw.field.Flags) & USB_REQ_DIR_MASK) == USB_D2H)
 800c644:	693b      	ldr	r3, [r7, #16]
 800c646:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800c64a:	b25b      	sxtb	r3, r3
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	da04      	bge.n	800c65a <USBH_MSC_BOT_Process+0xca>
        {
          /* Data Direction is IN */
          MSC_Handle->hbot.state = BOT_DATA_IN;
 800c650:	693b      	ldr	r3, [r7, #16]
 800c652:	2203      	movs	r2, #3
 800c654:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_URB_EVENT, 0U);
#endif
      }
    }
    break;
 800c658:	e159      	b.n	800c90e <USBH_MSC_BOT_Process+0x37e>
          MSC_Handle->hbot.state = BOT_DATA_OUT;
 800c65a:	693b      	ldr	r3, [r7, #16]
 800c65c:	2205      	movs	r2, #5
 800c65e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c662:	e154      	b.n	800c90e <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800c664:	693b      	ldr	r3, [r7, #16]
 800c666:	2207      	movs	r2, #7
 800c668:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c66c:	e14f      	b.n	800c90e <USBH_MSC_BOT_Process+0x37e>
    else if(URB_Status == USBH_URB_NOTREADY)
 800c66e:	7d3b      	ldrb	r3, [r7, #20]
 800c670:	2b02      	cmp	r3, #2
 800c672:	d104      	bne.n	800c67e <USBH_MSC_BOT_Process+0xee>
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c674:	693b      	ldr	r3, [r7, #16]
 800c676:	2201      	movs	r2, #1
 800c678:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c67c:	e147      	b.n	800c90e <USBH_MSC_BOT_Process+0x37e>
      if(URB_Status == USBH_URB_STALL)
 800c67e:	7d3b      	ldrb	r3, [r7, #20]
 800c680:	2b05      	cmp	r3, #5
 800c682:	f040 8144 	bne.w	800c90e <USBH_MSC_BOT_Process+0x37e>
        MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800c686:	693b      	ldr	r3, [r7, #16]
 800c688:	220a      	movs	r2, #10
 800c68a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c68e:	e13e      	b.n	800c90e <USBH_MSC_BOT_Process+0x37e>

  case BOT_DATA_IN:
    /* Send first packet */
    USBH_BulkReceiveData (phost, MSC_Handle->hbot.pbuf,
 800c690:	693b      	ldr	r3, [r7, #16]
 800c692:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	895a      	ldrh	r2, [r3, #10]
 800c69a:	693b      	ldr	r3, [r7, #16]
 800c69c:	791b      	ldrb	r3, [r3, #4]
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f001 f87c 	bl	800d79c <USBH_BulkReceiveData>
                          MSC_Handle->InEpSize, MSC_Handle->InPipe);

    MSC_Handle->hbot.state = BOT_DATA_IN_WAIT;
 800c6a4:	693b      	ldr	r3, [r7, #16]
 800c6a6:	2204      	movs	r2, #4
 800c6a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    break;
 800c6ac:	e13c      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>

  case BOT_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800c6ae:	693b      	ldr	r3, [r7, #16]
 800c6b0:	791b      	ldrb	r3, [r3, #4]
 800c6b2:	4619      	mov	r1, r3
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f002 fc17 	bl	800eee8 <USBH_LL_GetURBState>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800c6be:	7d3b      	ldrb	r3, [r7, #20]
 800c6c0:	2b01      	cmp	r3, #1
 800c6c2:	d12d      	bne.n	800c720 <USBH_MSC_BOT_Process+0x190>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->InEpSize)
 800c6c4:	693b      	ldr	r3, [r7, #16]
 800c6c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c6c8:	693a      	ldr	r2, [r7, #16]
 800c6ca:	8952      	ldrh	r2, [r2, #10]
 800c6cc:	4293      	cmp	r3, r2
 800c6ce:	d910      	bls.n	800c6f2 <USBH_MSC_BOT_Process+0x162>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->InEpSize;
 800c6d0:	693b      	ldr	r3, [r7, #16]
 800c6d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c6d6:	693a      	ldr	r2, [r7, #16]
 800c6d8:	8952      	ldrh	r2, [r2, #10]
 800c6da:	441a      	add	r2, r3
 800c6dc:	693b      	ldr	r3, [r7, #16]
 800c6de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->InEpSize;
 800c6e2:	693b      	ldr	r3, [r7, #16]
 800c6e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c6e6:	693a      	ldr	r2, [r7, #16]
 800c6e8:	8952      	ldrh	r2, [r2, #10]
 800c6ea:	1a9a      	subs	r2, r3, r2
 800c6ec:	693b      	ldr	r3, [r7, #16]
 800c6ee:	65da      	str	r2, [r3, #92]	; 0x5c
 800c6f0:	e002      	b.n	800c6f8 <USBH_MSC_BOT_Process+0x168>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800c6f2:	693b      	ldr	r3, [r7, #16]
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* More Data To be Received */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800c6f8:	693b      	ldr	r3, [r7, #16]
 800c6fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d00a      	beq.n	800c716 <USBH_MSC_BOT_Process+0x186>
      {
        /* Send next packet */
        USBH_BulkReceiveData (phost, MSC_Handle->hbot.pbuf,
 800c700:	693b      	ldr	r3, [r7, #16]
 800c702:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800c706:	693b      	ldr	r3, [r7, #16]
 800c708:	895a      	ldrh	r2, [r3, #10]
 800c70a:	693b      	ldr	r3, [r7, #16]
 800c70c:	791b      	ldrb	r3, [r3, #4]
 800c70e:	6878      	ldr	r0, [r7, #4]
 800c710:	f001 f844 	bl	800d79c <USBH_BulkReceiveData>
#endif
    }
    else
    {
    }
    break;
 800c714:	e0fd      	b.n	800c912 <USBH_MSC_BOT_Process+0x382>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800c716:	693b      	ldr	r3, [r7, #16]
 800c718:	2207      	movs	r2, #7
 800c71a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c71e:	e0f8      	b.n	800c912 <USBH_MSC_BOT_Process+0x382>
    else if(URB_Status == USBH_URB_STALL)
 800c720:	7d3b      	ldrb	r3, [r7, #20]
 800c722:	2b05      	cmp	r3, #5
 800c724:	f040 80f5 	bne.w	800c912 <USBH_MSC_BOT_Process+0x382>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800c728:	693b      	ldr	r3, [r7, #16]
 800c72a:	2209      	movs	r2, #9
 800c72c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c730:	e0ef      	b.n	800c912 <USBH_MSC_BOT_Process+0x382>

  case BOT_DATA_OUT:

    USBH_BulkSendData (phost, MSC_Handle->hbot.pbuf,
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800c738:	693b      	ldr	r3, [r7, #16]
 800c73a:	891a      	ldrh	r2, [r3, #8]
 800c73c:	693b      	ldr	r3, [r7, #16]
 800c73e:	7958      	ldrb	r0, [r3, #5]
 800c740:	2301      	movs	r3, #1
 800c742:	9300      	str	r3, [sp, #0]
 800c744:	4603      	mov	r3, r0
 800c746:	6878      	ldr	r0, [r7, #4]
 800c748:	f001 f803 	bl	800d752 <USBH_BulkSendData>
                       MSC_Handle->OutEpSize, MSC_Handle->OutPipe, 1U);

    MSC_Handle->hbot.state  = BOT_DATA_OUT_WAIT;
 800c74c:	693b      	ldr	r3, [r7, #16]
 800c74e:	2206      	movs	r2, #6
 800c750:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c754:	e0e8      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>

  case BOT_DATA_OUT_WAIT:
    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->OutPipe);
 800c756:	693b      	ldr	r3, [r7, #16]
 800c758:	795b      	ldrb	r3, [r3, #5]
 800c75a:	4619      	mov	r1, r3
 800c75c:	6878      	ldr	r0, [r7, #4]
 800c75e:	f002 fbc3 	bl	800eee8 <USBH_LL_GetURBState>
 800c762:	4603      	mov	r3, r0
 800c764:	753b      	strb	r3, [r7, #20]

    if(URB_Status == USBH_URB_DONE)
 800c766:	7d3b      	ldrb	r3, [r7, #20]
 800c768:	2b01      	cmp	r3, #1
 800c76a:	d130      	bne.n	800c7ce <USBH_MSC_BOT_Process+0x23e>
    {
      /* Adjust Data pointer and data length */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > MSC_Handle->OutEpSize)
 800c76c:	693b      	ldr	r3, [r7, #16]
 800c76e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c770:	693a      	ldr	r2, [r7, #16]
 800c772:	8912      	ldrh	r2, [r2, #8]
 800c774:	4293      	cmp	r3, r2
 800c776:	d910      	bls.n	800c79a <USBH_MSC_BOT_Process+0x20a>
      {
          MSC_Handle->hbot.pbuf += MSC_Handle->OutEpSize;
 800c778:	693b      	ldr	r3, [r7, #16]
 800c77a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c77e:	693a      	ldr	r2, [r7, #16]
 800c780:	8912      	ldrh	r2, [r2, #8]
 800c782:	441a      	add	r2, r3
 800c784:	693b      	ldr	r3, [r7, #16]
 800c786:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          MSC_Handle->hbot.cbw.field.DataTransferLength -= MSC_Handle->OutEpSize;
 800c78a:	693b      	ldr	r3, [r7, #16]
 800c78c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c78e:	693a      	ldr	r2, [r7, #16]
 800c790:	8912      	ldrh	r2, [r2, #8]
 800c792:	1a9a      	subs	r2, r3, r2
 800c794:	693b      	ldr	r3, [r7, #16]
 800c796:	65da      	str	r2, [r3, #92]	; 0x5c
 800c798:	e002      	b.n	800c7a0 <USBH_MSC_BOT_Process+0x210>
      }
      else
      {
        MSC_Handle->hbot.cbw.field.DataTransferLength = 0U;
 800c79a:	693b      	ldr	r3, [r7, #16]
 800c79c:	2200      	movs	r2, #0
 800c79e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* More Data To be Sent */
      if(MSC_Handle->hbot.cbw.field.DataTransferLength > 0U)
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d00d      	beq.n	800c7c4 <USBH_MSC_BOT_Process+0x234>
      {
        USBH_BulkSendData (phost, MSC_Handle->hbot.pbuf,
 800c7a8:	693b      	ldr	r3, [r7, #16]
 800c7aa:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 800c7ae:	693b      	ldr	r3, [r7, #16]
 800c7b0:	891a      	ldrh	r2, [r3, #8]
 800c7b2:	693b      	ldr	r3, [r7, #16]
 800c7b4:	7958      	ldrb	r0, [r3, #5]
 800c7b6:	2301      	movs	r3, #1
 800c7b8:	9300      	str	r3, [sp, #0]
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	6878      	ldr	r0, [r7, #4]
 800c7be:	f000 ffc8 	bl	800d752 <USBH_BulkSendData>
#endif
    }
    else
    {
    }
    break;
 800c7c2:	e0a8      	b.n	800c916 <USBH_MSC_BOT_Process+0x386>
        MSC_Handle->hbot.state  = BOT_RECEIVE_CSW;
 800c7c4:	693b      	ldr	r3, [r7, #16]
 800c7c6:	2207      	movs	r2, #7
 800c7c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c7cc:	e0a3      	b.n	800c916 <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_NOTREADY)
 800c7ce:	7d3b      	ldrb	r3, [r7, #20]
 800c7d0:	2b02      	cmp	r3, #2
 800c7d2:	d104      	bne.n	800c7de <USBH_MSC_BOT_Process+0x24e>
      MSC_Handle->hbot.state  = BOT_DATA_OUT;
 800c7d4:	693b      	ldr	r3, [r7, #16]
 800c7d6:	2205      	movs	r2, #5
 800c7d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c7dc:	e09b      	b.n	800c916 <USBH_MSC_BOT_Process+0x386>
    else if(URB_Status == USBH_URB_STALL)
 800c7de:	7d3b      	ldrb	r3, [r7, #20]
 800c7e0:	2b05      	cmp	r3, #5
 800c7e2:	f040 8098 	bne.w	800c916 <USBH_MSC_BOT_Process+0x386>
      MSC_Handle->hbot.state  = BOT_ERROR_OUT;
 800c7e6:	693b      	ldr	r3, [r7, #16]
 800c7e8:	220a      	movs	r2, #10
 800c7ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c7ee:	e092      	b.n	800c916 <USBH_MSC_BOT_Process+0x386>

  case BOT_RECEIVE_CSW:

    USBH_BulkReceiveData (phost, MSC_Handle->hbot.csw.data,
 800c7f0:	693b      	ldr	r3, [r7, #16]
 800c7f2:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800c7f6:	693b      	ldr	r3, [r7, #16]
 800c7f8:	791b      	ldrb	r3, [r3, #4]
 800c7fa:	220d      	movs	r2, #13
 800c7fc:	6878      	ldr	r0, [r7, #4]
 800c7fe:	f000 ffcd 	bl	800d79c <USBH_BulkReceiveData>
                          BOT_CSW_LENGTH, MSC_Handle->InPipe);

    MSC_Handle->hbot.state  = BOT_RECEIVE_CSW_WAIT;
 800c802:	693b      	ldr	r3, [r7, #16]
 800c804:	2208      	movs	r2, #8
 800c806:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c80a:	e08d      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>

  case BOT_RECEIVE_CSW_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, MSC_Handle->InPipe);
 800c80c:	693b      	ldr	r3, [r7, #16]
 800c80e:	791b      	ldrb	r3, [r3, #4]
 800c810:	4619      	mov	r1, r3
 800c812:	6878      	ldr	r0, [r7, #4]
 800c814:	f002 fb68 	bl	800eee8 <USBH_LL_GetURBState>
 800c818:	4603      	mov	r3, r0
 800c81a:	753b      	strb	r3, [r7, #20]

    /* Decode CSW */
    if(URB_Status == USBH_URB_DONE)
 800c81c:	7d3b      	ldrb	r3, [r7, #20]
 800c81e:	2b01      	cmp	r3, #1
 800c820:	d115      	bne.n	800c84e <USBH_MSC_BOT_Process+0x2be>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c822:	693b      	ldr	r3, [r7, #16]
 800c824:	2201      	movs	r2, #1
 800c826:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.cmd_state = BOT_CMD_SEND;
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	2201      	movs	r2, #1
 800c82e:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
      CSW_Status = USBH_MSC_DecodeCSW(phost);
 800c832:	6878      	ldr	r0, [r7, #4]
 800c834:	f000 f8aa 	bl	800c98c <USBH_MSC_DecodeCSW>
 800c838:	4603      	mov	r3, r0
 800c83a:	757b      	strb	r3, [r7, #21]

      if(CSW_Status == BOT_CSW_CMD_PASSED)
 800c83c:	7d7b      	ldrb	r3, [r7, #21]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	d102      	bne.n	800c848 <USBH_MSC_BOT_Process+0x2b8>
      {
        status = USBH_OK;
 800c842:	2300      	movs	r3, #0
 800c844:	75fb      	strb	r3, [r7, #23]
#endif
    }
    else
    {
    }
    break;
 800c846:	e068      	b.n	800c91a <USBH_MSC_BOT_Process+0x38a>
        status = USBH_FAIL;
 800c848:	2302      	movs	r3, #2
 800c84a:	75fb      	strb	r3, [r7, #23]
    break;
 800c84c:	e065      	b.n	800c91a <USBH_MSC_BOT_Process+0x38a>
    else if(URB_Status == USBH_URB_STALL)
 800c84e:	7d3b      	ldrb	r3, [r7, #20]
 800c850:	2b05      	cmp	r3, #5
 800c852:	d162      	bne.n	800c91a <USBH_MSC_BOT_Process+0x38a>
      MSC_Handle->hbot.state  = BOT_ERROR_IN;
 800c854:	693b      	ldr	r3, [r7, #16]
 800c856:	2209      	movs	r2, #9
 800c858:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c85c:	e05d      	b.n	800c91a <USBH_MSC_BOT_Process+0x38a>

  case BOT_ERROR_IN:
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_IN);
 800c85e:	78fb      	ldrb	r3, [r7, #3]
 800c860:	2200      	movs	r2, #0
 800c862:	4619      	mov	r1, r3
 800c864:	6878      	ldr	r0, [r7, #4]
 800c866:	f000 f865 	bl	800c934 <USBH_MSC_BOT_Abort>
 800c86a:	4603      	mov	r3, r0
 800c86c:	75bb      	strb	r3, [r7, #22]

    if (error == USBH_OK)
 800c86e:	7dbb      	ldrb	r3, [r7, #22]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d104      	bne.n	800c87e <USBH_MSC_BOT_Process+0x2ee>
    {
      MSC_Handle->hbot.state = BOT_RECEIVE_CSW;
 800c874:	693b      	ldr	r3, [r7, #16]
 800c876:	2207      	movs	r2, #7
 800c878:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
    }
    else
    {
    }
    break;
 800c87c:	e04f      	b.n	800c91e <USBH_MSC_BOT_Process+0x38e>
    else if (error == USBH_UNRECOVERED_ERROR)
 800c87e:	7dbb      	ldrb	r3, [r7, #22]
 800c880:	2b04      	cmp	r3, #4
 800c882:	d14c      	bne.n	800c91e <USBH_MSC_BOT_Process+0x38e>
      MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800c884:	693b      	ldr	r3, [r7, #16]
 800c886:	220b      	movs	r2, #11
 800c888:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c88c:	e047      	b.n	800c91e <USBH_MSC_BOT_Process+0x38e>

  case BOT_ERROR_OUT:
    error = USBH_MSC_BOT_Abort(phost, lun, BOT_DIR_OUT);
 800c88e:	78fb      	ldrb	r3, [r7, #3]
 800c890:	2201      	movs	r2, #1
 800c892:	4619      	mov	r1, r3
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f000 f84d 	bl	800c934 <USBH_MSC_BOT_Abort>
 800c89a:	4603      	mov	r3, r0
 800c89c:	75bb      	strb	r3, [r7, #22]

    if (error == USBH_OK)
 800c89e:	7dbb      	ldrb	r3, [r7, #22]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d11d      	bne.n	800c8e0 <USBH_MSC_BOT_Process+0x350>
    {

      toggle = USBH_LL_GetToggle(phost, MSC_Handle->OutPipe);
 800c8a4:	693b      	ldr	r3, [r7, #16]
 800c8a6:	795b      	ldrb	r3, [r3, #5]
 800c8a8:	4619      	mov	r1, r3
 800c8aa:	6878      	ldr	r0, [r7, #4]
 800c8ac:	f002 fb79 	bl	800efa2 <USBH_LL_GetToggle>
 800c8b0:	4603      	mov	r3, r0
 800c8b2:	73fb      	strb	r3, [r7, #15]
      USBH_LL_SetToggle(phost, MSC_Handle->OutPipe, 1U - toggle);
 800c8b4:	693b      	ldr	r3, [r7, #16]
 800c8b6:	7959      	ldrb	r1, [r3, #5]
 800c8b8:	7bfb      	ldrb	r3, [r7, #15]
 800c8ba:	f1c3 0301 	rsb	r3, r3, #1
 800c8be:	b2db      	uxtb	r3, r3
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	6878      	ldr	r0, [r7, #4]
 800c8c4:	f002 fb3a 	bl	800ef3c <USBH_LL_SetToggle>
      USBH_LL_SetToggle(phost, MSC_Handle->InPipe, 0U);
 800c8c8:	693b      	ldr	r3, [r7, #16]
 800c8ca:	791b      	ldrb	r3, [r3, #4]
 800c8cc:	2200      	movs	r2, #0
 800c8ce:	4619      	mov	r1, r3
 800c8d0:	6878      	ldr	r0, [r7, #4]
 800c8d2:	f002 fb33 	bl	800ef3c <USBH_LL_SetToggle>
      MSC_Handle->hbot.state = BOT_ERROR_IN;
 800c8d6:	693b      	ldr	r3, [r7, #16]
 800c8d8:	2209      	movs	r2, #9
 800c8da:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (error == USBH_UNRECOVERED_ERROR)
      {
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
      }
    }
    break;
 800c8de:	e020      	b.n	800c922 <USBH_MSC_BOT_Process+0x392>
      if (error == USBH_UNRECOVERED_ERROR)
 800c8e0:	7dbb      	ldrb	r3, [r7, #22]
 800c8e2:	2b04      	cmp	r3, #4
 800c8e4:	d11d      	bne.n	800c922 <USBH_MSC_BOT_Process+0x392>
        MSC_Handle->hbot.state = BOT_UNRECOVERED_ERROR;
 800c8e6:	693b      	ldr	r3, [r7, #16]
 800c8e8:	220b      	movs	r2, #11
 800c8ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    break;
 800c8ee:	e018      	b.n	800c922 <USBH_MSC_BOT_Process+0x392>


  case BOT_UNRECOVERED_ERROR:
    status = USBH_MSC_BOT_REQ_Reset(phost);
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f7ff fdf0 	bl	800c4d6 <USBH_MSC_BOT_REQ_Reset>
 800c8f6:	4603      	mov	r3, r0
 800c8f8:	75fb      	strb	r3, [r7, #23]
    if ( status == USBH_OK)
 800c8fa:	7dfb      	ldrb	r3, [r7, #23]
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d112      	bne.n	800c926 <USBH_MSC_BOT_Process+0x396>
    {
      MSC_Handle->hbot.state = BOT_SEND_CBW;
 800c900:	693b      	ldr	r3, [r7, #16]
 800c902:	2201      	movs	r2, #1
 800c904:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    }
    break;
 800c908:	e00d      	b.n	800c926 <USBH_MSC_BOT_Process+0x396>

  default:
    break;
 800c90a:	bf00      	nop
 800c90c:	e00c      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>
    break;
 800c90e:	bf00      	nop
 800c910:	e00a      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>
    break;
 800c912:	bf00      	nop
 800c914:	e008      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>
    break;
 800c916:	bf00      	nop
 800c918:	e006      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>
    break;
 800c91a:	bf00      	nop
 800c91c:	e004      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>
    break;
 800c91e:	bf00      	nop
 800c920:	e002      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>
    break;
 800c922:	bf00      	nop
 800c924:	e000      	b.n	800c928 <USBH_MSC_BOT_Process+0x398>
    break;
 800c926:	bf00      	nop
  }
  return status;
 800c928:	7dfb      	ldrb	r3, [r7, #23]
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	3718      	adds	r7, #24
 800c92e:	46bd      	mov	sp, r7
 800c930:	bd80      	pop	{r7, pc}
 800c932:	bf00      	nop

0800c934 <USBH_MSC_BOT_Abort>:
  * @param  lun: Logical Unit Number
  * @param  dir: direction (0: out / 1 : in)
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MSC_BOT_Abort(USBH_HandleTypeDef *phost, uint8_t lun, uint8_t dir)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b084      	sub	sp, #16
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
 800c93c:	460b      	mov	r3, r1
 800c93e:	70fb      	strb	r3, [r7, #3]
 800c940:	4613      	mov	r3, r2
 800c942:	70bb      	strb	r3, [r7, #2]
  USBH_StatusTypeDef status = USBH_FAIL;
 800c944:	2302      	movs	r3, #2
 800c946:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c94e:	69db      	ldr	r3, [r3, #28]
 800c950:	60bb      	str	r3, [r7, #8]

  switch (dir)
 800c952:	78bb      	ldrb	r3, [r7, #2]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d002      	beq.n	800c95e <USBH_MSC_BOT_Abort+0x2a>
 800c958:	2b01      	cmp	r3, #1
 800c95a:	d009      	beq.n	800c970 <USBH_MSC_BOT_Abort+0x3c>
    /*send ClrFeature on Bulk OUT endpoint */
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
    break;

  default:
    break;
 800c95c:	e011      	b.n	800c982 <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->InEp);
 800c95e:	68bb      	ldr	r3, [r7, #8]
 800c960:	79db      	ldrb	r3, [r3, #7]
 800c962:	4619      	mov	r1, r3
 800c964:	6878      	ldr	r0, [r7, #4]
 800c966:	f000 fcbf 	bl	800d2e8 <USBH_ClrFeature>
 800c96a:	4603      	mov	r3, r0
 800c96c:	73fb      	strb	r3, [r7, #15]
    break;
 800c96e:	e008      	b.n	800c982 <USBH_MSC_BOT_Abort+0x4e>
    status = USBH_ClrFeature(phost, MSC_Handle->OutEp);
 800c970:	68bb      	ldr	r3, [r7, #8]
 800c972:	799b      	ldrb	r3, [r3, #6]
 800c974:	4619      	mov	r1, r3
 800c976:	6878      	ldr	r0, [r7, #4]
 800c978:	f000 fcb6 	bl	800d2e8 <USBH_ClrFeature>
 800c97c:	4603      	mov	r3, r0
 800c97e:	73fb      	strb	r3, [r7, #15]
    break;
 800c980:	bf00      	nop
  }
  return status;
 800c982:	7bfb      	ldrb	r3, [r7, #15]
}
 800c984:	4618      	mov	r0, r3
 800c986:	3710      	adds	r7, #16
 800c988:	46bd      	mov	sp, r7
 800c98a:	bd80      	pop	{r7, pc}

0800c98c <USBH_MSC_DecodeCSW>:
  *     2. the CSW is 13 (Dh) bytes in length,
  *     3. dCSWTag matches the dCBWTag from the corresponding CBW.
  */

static BOT_CSWStatusTypeDef USBH_MSC_DecodeCSW(USBH_HandleTypeDef *phost)
{
 800c98c:	b580      	push	{r7, lr}
 800c98e:	b084      	sub	sp, #16
 800c990:	af00      	add	r7, sp, #0
 800c992:	6078      	str	r0, [r7, #4]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800c99a:	69db      	ldr	r3, [r3, #28]
 800c99c:	60bb      	str	r3, [r7, #8]
  BOT_CSWStatusTypeDef status = BOT_CSW_CMD_FAILED;
 800c99e:	2301      	movs	r3, #1
 800c9a0:	73fb      	strb	r3, [r7, #15]

    /*Checking if the transfer length is different than 13*/
    if(USBH_LL_GetLastXferSize(phost, MSC_Handle->InPipe) != BOT_CSW_LENGTH)
 800c9a2:	68bb      	ldr	r3, [r7, #8]
 800c9a4:	791b      	ldrb	r3, [r3, #4]
 800c9a6:	4619      	mov	r1, r3
 800c9a8:	6878      	ldr	r0, [r7, #4]
 800c9aa:	f002 f9c5 	bl	800ed38 <USBH_LL_GetLastXferSize>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	2b0d      	cmp	r3, #13
 800c9b2:	d002      	beq.n	800c9ba <USBH_MSC_DecodeCSW+0x2e>
      Device intends to transfer no data)
      (11) Ho > Do  (Host expects to send data to the device,
      Device intends to receive data from the host)*/


      status = BOT_CSW_PHASE_ERROR;
 800c9b4:	2302      	movs	r3, #2
 800c9b6:	73fb      	strb	r3, [r7, #15]
 800c9b8:	e024      	b.n	800ca04 <USBH_MSC_DecodeCSW+0x78>
    }
    else
    { /* CSW length is Correct */

      /* Check validity of the CSW Signature and CSWStatus */
      if(MSC_Handle->hbot.csw.field.Signature == BOT_CSW_SIGNATURE)
 800c9ba:	68bb      	ldr	r3, [r7, #8]
 800c9bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c9be:	4a14      	ldr	r2, [pc, #80]	; (800ca10 <USBH_MSC_DecodeCSW+0x84>)
 800c9c0:	4293      	cmp	r3, r2
 800c9c2:	d11d      	bne.n	800ca00 <USBH_MSC_DecodeCSW+0x74>
      {/* Check Condition 1. dCSWSignature is equal to 53425355h */

        if(MSC_Handle->hbot.csw.field.Tag == MSC_Handle->hbot.cbw.field.Tag)
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800c9c8:	68bb      	ldr	r3, [r7, #8]
 800c9ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	d119      	bne.n	800ca04 <USBH_MSC_DecodeCSW+0x78>
        {
          /* Check Condition 3. dCSWTag matches the dCBWTag from the
          corresponding CBW */

          if(MSC_Handle->hbot.csw.field.Status == 0U)
 800c9d0:	68bb      	ldr	r3, [r7, #8]
 800c9d2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c9d6:	2b00      	cmp	r3, #0
 800c9d8:	d102      	bne.n	800c9e0 <USBH_MSC_DecodeCSW+0x54>
            (12) Ho = Do (Host expects to send data to the device,
            Device intends to receive data from the host)

            */

            status = BOT_CSW_CMD_PASSED;
 800c9da:	2300      	movs	r3, #0
 800c9dc:	73fb      	strb	r3, [r7, #15]
 800c9de:	e011      	b.n	800ca04 <USBH_MSC_DecodeCSW+0x78>
          }
          else if(MSC_Handle->hbot.csw.field.Status == 1U)
 800c9e0:	68bb      	ldr	r3, [r7, #8]
 800c9e2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c9e6:	2b01      	cmp	r3, #1
 800c9e8:	d102      	bne.n	800c9f0 <USBH_MSC_DecodeCSW+0x64>
          {
            status = BOT_CSW_CMD_FAILED;
 800c9ea:	2301      	movs	r3, #1
 800c9ec:	73fb      	strb	r3, [r7, #15]
 800c9ee:	e009      	b.n	800ca04 <USBH_MSC_DecodeCSW+0x78>
          }

          else if(MSC_Handle->hbot.csw.field.Status == 2U)
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800c9f6:	2b02      	cmp	r3, #2
 800c9f8:	d104      	bne.n	800ca04 <USBH_MSC_DecodeCSW+0x78>
            Di Device intends to send data to the host)
            (13) Ho < Do (Host expects to send data to the device,
            Device intends to receive data from the host)
            */

            status = BOT_CSW_PHASE_ERROR;
 800c9fa:	2302      	movs	r3, #2
 800c9fc:	73fb      	strb	r3, [r7, #15]
 800c9fe:	e001      	b.n	800ca04 <USBH_MSC_DecodeCSW+0x78>
      else
      {
        /* If the CSW Signature is not valid, We sall return the Phase Error to
        Upper Layers for Reset Recovery */

        status = BOT_CSW_PHASE_ERROR;
 800ca00:	2302      	movs	r3, #2
 800ca02:	73fb      	strb	r3, [r7, #15]
      }
    } /* CSW Length Check*/

  return status;
 800ca04:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca06:	4618      	mov	r0, r3
 800ca08:	3710      	adds	r7, #16
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}
 800ca0e:	bf00      	nop
 800ca10:	53425355 	.word	0x53425355

0800ca14 <USBH_MSC_SCSI_TestUnitReady>:
  * @param  lun: Logical Unit Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_TestUnitReady (USBH_HandleTypeDef *phost,
                                                uint8_t lun)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b084      	sub	sp, #16
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
 800ca1c:	460b      	mov	r3, r1
 800ca1e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800ca20:	2302      	movs	r3, #2
 800ca22:	73fb      	strb	r3, [r7, #15]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ca2a:	69db      	ldr	r3, [r3, #28]
 800ca2c:	60bb      	str	r3, [r7, #8]

  switch(MSC_Handle->hbot.cmd_state)
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800ca34:	2b01      	cmp	r3, #1
 800ca36:	d002      	beq.n	800ca3e <USBH_MSC_SCSI_TestUnitReady+0x2a>
 800ca38:	2b02      	cmp	r3, #2
 800ca3a:	d021      	beq.n	800ca80 <USBH_MSC_SCSI_TestUnitReady+0x6c>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800ca3c:	e028      	b.n	800ca90 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_MODE_TEST_UNIT_READY;
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	2200      	movs	r2, #0
 800ca42:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800ca44:	68bb      	ldr	r3, [r7, #8]
 800ca46:	2200      	movs	r2, #0
 800ca48:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	220a      	movs	r2, #10
 800ca50:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800ca54:	68bb      	ldr	r3, [r7, #8]
 800ca56:	3363      	adds	r3, #99	; 0x63
 800ca58:	2210      	movs	r2, #16
 800ca5a:	2100      	movs	r1, #0
 800ca5c:	4618      	mov	r0, r3
 800ca5e:	f007 fc26 	bl	80142ae <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_TEST_UNIT_READY;
 800ca62:	68bb      	ldr	r3, [r7, #8]
 800ca64:	2200      	movs	r2, #0
 800ca66:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	2201      	movs	r2, #1
 800ca6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800ca72:	68bb      	ldr	r3, [r7, #8]
 800ca74:	2202      	movs	r2, #2
 800ca76:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    error = USBH_BUSY;
 800ca7a:	2301      	movs	r3, #1
 800ca7c:	73fb      	strb	r3, [r7, #15]
    break;
 800ca7e:	e007      	b.n	800ca90 <USBH_MSC_SCSI_TestUnitReady+0x7c>
    error = USBH_MSC_BOT_Process(phost, lun);
 800ca80:	78fb      	ldrb	r3, [r7, #3]
 800ca82:	4619      	mov	r1, r3
 800ca84:	6878      	ldr	r0, [r7, #4]
 800ca86:	f7ff fd83 	bl	800c590 <USBH_MSC_BOT_Process>
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	73fb      	strb	r3, [r7, #15]
    break;
 800ca8e:	bf00      	nop
  }

  return error;
 800ca90:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	3710      	adds	r7, #16
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}

0800ca9a <USBH_MSC_SCSI_ReadCapacity>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_ReadCapacity (USBH_HandleTypeDef *phost,
                                               uint8_t lun,
                                               SCSI_CapacityTypeDef *capacity)
{
 800ca9a:	b580      	push	{r7, lr}
 800ca9c:	b086      	sub	sp, #24
 800ca9e:	af00      	add	r7, sp, #0
 800caa0:	60f8      	str	r0, [r7, #12]
 800caa2:	460b      	mov	r3, r1
 800caa4:	607a      	str	r2, [r7, #4]
 800caa6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_BUSY ;
 800caa8:	2301      	movs	r3, #1
 800caaa:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cab2:	69db      	ldr	r3, [r3, #28]
 800cab4:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800cab6:	693b      	ldr	r3, [r7, #16]
 800cab8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800cabc:	2b01      	cmp	r3, #1
 800cabe:	d002      	beq.n	800cac6 <USBH_MSC_SCSI_ReadCapacity+0x2c>
 800cac0:	2b02      	cmp	r3, #2
 800cac2:	d027      	beq.n	800cb14 <USBH_MSC_SCSI_ReadCapacity+0x7a>
      capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
    }
    break;

  default:
    break;
 800cac4:	e05f      	b.n	800cb86 <USBH_MSC_SCSI_ReadCapacity+0xec>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_READ_CAPACITY10;
 800cac6:	693b      	ldr	r3, [r7, #16]
 800cac8:	2208      	movs	r2, #8
 800caca:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800cacc:	693b      	ldr	r3, [r7, #16]
 800cace:	2280      	movs	r2, #128	; 0x80
 800cad0:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800cad4:	693b      	ldr	r3, [r7, #16]
 800cad6:	220a      	movs	r2, #10
 800cad8:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800cadc:	693b      	ldr	r3, [r7, #16]
 800cade:	3363      	adds	r3, #99	; 0x63
 800cae0:	2210      	movs	r2, #16
 800cae2:	2100      	movs	r1, #0
 800cae4:	4618      	mov	r0, r3
 800cae6:	f007 fbe2 	bl	80142ae <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ_CAPACITY10;
 800caea:	693b      	ldr	r3, [r7, #16]
 800caec:	2225      	movs	r2, #37	; 0x25
 800caee:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800caf2:	693b      	ldr	r3, [r7, #16]
 800caf4:	2201      	movs	r2, #1
 800caf6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800cafa:	693b      	ldr	r3, [r7, #16]
 800cafc:	2202      	movs	r2, #2
 800cafe:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800cb02:	693b      	ldr	r3, [r7, #16]
 800cb04:	f103 0210 	add.w	r2, r3, #16
 800cb08:	693b      	ldr	r3, [r7, #16]
 800cb0a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800cb0e:	2301      	movs	r3, #1
 800cb10:	75fb      	strb	r3, [r7, #23]
    break;
 800cb12:	e038      	b.n	800cb86 <USBH_MSC_SCSI_ReadCapacity+0xec>
    error = USBH_MSC_BOT_Process(phost, lun);
 800cb14:	7afb      	ldrb	r3, [r7, #11]
 800cb16:	4619      	mov	r1, r3
 800cb18:	68f8      	ldr	r0, [r7, #12]
 800cb1a:	f7ff fd39 	bl	800c590 <USBH_MSC_BOT_Process>
 800cb1e:	4603      	mov	r3, r0
 800cb20:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800cb22:	7dfb      	ldrb	r3, [r7, #23]
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d12d      	bne.n	800cb84 <USBH_MSC_SCSI_ReadCapacity+0xea>
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800cb28:	693b      	ldr	r3, [r7, #16]
 800cb2a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb2e:	3303      	adds	r3, #3
 800cb30:	781b      	ldrb	r3, [r3, #0]
 800cb32:	461a      	mov	r2, r3
 800cb34:	693b      	ldr	r3, [r7, #16]
 800cb36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb3a:	3302      	adds	r3, #2
 800cb3c:	781b      	ldrb	r3, [r3, #0]
 800cb3e:	021b      	lsls	r3, r3, #8
 800cb40:	431a      	orrs	r2, r3
                           ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800cb42:	693b      	ldr	r3, [r7, #16]
 800cb44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb48:	3301      	adds	r3, #1
 800cb4a:	781b      	ldrb	r3, [r3, #0]
 800cb4c:	041b      	lsls	r3, r3, #16
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800cb4e:	431a      	orrs	r2, r3
                           ((uint32_t)MSC_Handle->hbot.pbuf[1] << 16U) | ((uint32_t)MSC_Handle->hbot.pbuf[0] << 24U);
 800cb50:	693b      	ldr	r3, [r7, #16]
 800cb52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb56:	781b      	ldrb	r3, [r3, #0]
 800cb58:	061b      	lsls	r3, r3, #24
 800cb5a:	431a      	orrs	r2, r3
      capacity->block_nbr = MSC_Handle->hbot.pbuf[3] | ((uint32_t)MSC_Handle->hbot.pbuf[2] << 8U) |\
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	601a      	str	r2, [r3, #0]
      capacity->block_size = (uint16_t)(MSC_Handle->hbot.pbuf[7] | ((uint32_t)MSC_Handle->hbot.pbuf[6] << 8U));
 800cb60:	693b      	ldr	r3, [r7, #16]
 800cb62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb66:	3307      	adds	r3, #7
 800cb68:	781b      	ldrb	r3, [r3, #0]
 800cb6a:	b29a      	uxth	r2, r3
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb72:	3306      	adds	r3, #6
 800cb74:	781b      	ldrb	r3, [r3, #0]
 800cb76:	b29b      	uxth	r3, r3
 800cb78:	021b      	lsls	r3, r3, #8
 800cb7a:	b29b      	uxth	r3, r3
 800cb7c:	4313      	orrs	r3, r2
 800cb7e:	b29a      	uxth	r2, r3
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	809a      	strh	r2, [r3, #4]
    break;
 800cb84:	bf00      	nop
  }

  return error;
 800cb86:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3718      	adds	r7, #24
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd80      	pop	{r7, pc}

0800cb90 <USBH_MSC_SCSI_Inquiry>:
  * @param  capacity: pointer to the inquiry structure
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_Inquiry (USBH_HandleTypeDef *phost, uint8_t lun,
                                          SCSI_StdInquiryDataTypeDef *inquiry)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b086      	sub	sp, #24
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	60f8      	str	r0, [r7, #12]
 800cb98:	460b      	mov	r3, r1
 800cb9a:	607a      	str	r2, [r7, #4]
 800cb9c:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef error = USBH_FAIL;
 800cb9e:	2302      	movs	r3, #2
 800cba0:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cba8:	69db      	ldr	r3, [r3, #28]
 800cbaa:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800cbac:	693b      	ldr	r3, [r7, #16]
 800cbae:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800cbb2:	2b01      	cmp	r3, #1
 800cbb4:	d002      	beq.n	800cbbc <USBH_MSC_SCSI_Inquiry+0x2c>
 800cbb6:	2b02      	cmp	r3, #2
 800cbb8:	d03d      	beq.n	800cc36 <USBH_MSC_SCSI_Inquiry+0xa6>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
    }
    break;

  default:
    break;
 800cbba:	e089      	b.n	800ccd0 <USBH_MSC_SCSI_Inquiry+0x140>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_INQUIRY;
 800cbbc:	693b      	ldr	r3, [r7, #16]
 800cbbe:	2224      	movs	r2, #36	; 0x24
 800cbc0:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800cbc2:	693b      	ldr	r3, [r7, #16]
 800cbc4:	2280      	movs	r2, #128	; 0x80
 800cbc6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800cbca:	693b      	ldr	r3, [r7, #16]
 800cbcc:	220a      	movs	r2, #10
 800cbce:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_LENGTH);
 800cbd2:	693b      	ldr	r3, [r7, #16]
 800cbd4:	3363      	adds	r3, #99	; 0x63
 800cbd6:	220a      	movs	r2, #10
 800cbd8:	2100      	movs	r1, #0
 800cbda:	4618      	mov	r0, r3
 800cbdc:	f007 fb67 	bl	80142ae <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_INQUIRY;
 800cbe0:	693b      	ldr	r3, [r7, #16]
 800cbe2:	2212      	movs	r2, #18
 800cbe4:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800cbe8:	7afb      	ldrb	r3, [r7, #11]
 800cbea:	015b      	lsls	r3, r3, #5
 800cbec:	b2da      	uxtb	r2, r3
 800cbee:	693b      	ldr	r3, [r7, #16]
 800cbf0:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800cbf4:	693b      	ldr	r3, [r7, #16]
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800cbfc:	693b      	ldr	r3, [r7, #16]
 800cbfe:	2200      	movs	r2, #0
 800cc00:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = 0x24U;
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	2224      	movs	r2, #36	; 0x24
 800cc08:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800cc0c:	693b      	ldr	r3, [r7, #16]
 800cc0e:	2200      	movs	r2, #0
 800cc10:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cc14:	693b      	ldr	r3, [r7, #16]
 800cc16:	2201      	movs	r2, #1
 800cc18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800cc1c:	693b      	ldr	r3, [r7, #16]
 800cc1e:	2202      	movs	r2, #2
 800cc20:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800cc24:	693b      	ldr	r3, [r7, #16]
 800cc26:	f103 0210 	add.w	r2, r3, #16
 800cc2a:	693b      	ldr	r3, [r7, #16]
 800cc2c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800cc30:	2301      	movs	r3, #1
 800cc32:	75fb      	strb	r3, [r7, #23]
    break;
 800cc34:	e04c      	b.n	800ccd0 <USBH_MSC_SCSI_Inquiry+0x140>
    error = USBH_MSC_BOT_Process(phost, lun);
 800cc36:	7afb      	ldrb	r3, [r7, #11]
 800cc38:	4619      	mov	r1, r3
 800cc3a:	68f8      	ldr	r0, [r7, #12]
 800cc3c:	f7ff fca8 	bl	800c590 <USBH_MSC_BOT_Process>
 800cc40:	4603      	mov	r3, r0
 800cc42:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800cc44:	7dfb      	ldrb	r3, [r7, #23]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d141      	bne.n	800ccce <USBH_MSC_SCSI_Inquiry+0x13e>
      USBH_memset(inquiry, 0, sizeof(SCSI_StdInquiryDataTypeDef));
 800cc4a:	2222      	movs	r2, #34	; 0x22
 800cc4c:	2100      	movs	r1, #0
 800cc4e:	6878      	ldr	r0, [r7, #4]
 800cc50:	f007 fb2d 	bl	80142ae <memset>
      inquiry->DeviceType = MSC_Handle->hbot.pbuf[0] & 0x1FU;
 800cc54:	693b      	ldr	r3, [r7, #16]
 800cc56:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cc5a:	781b      	ldrb	r3, [r3, #0]
 800cc5c:	f003 031f 	and.w	r3, r3, #31
 800cc60:	b2da      	uxtb	r2, r3
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	705a      	strb	r2, [r3, #1]
      inquiry->PeripheralQualifier = MSC_Handle->hbot.pbuf[0] >> 5U;
 800cc66:	693b      	ldr	r3, [r7, #16]
 800cc68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cc6c:	781b      	ldrb	r3, [r3, #0]
 800cc6e:	095b      	lsrs	r3, r3, #5
 800cc70:	b2da      	uxtb	r2, r3
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	701a      	strb	r2, [r3, #0]
      if (((uint32_t)MSC_Handle->hbot.pbuf[1] & 0x80U) == 0x80U)
 800cc76:	693b      	ldr	r3, [r7, #16]
 800cc78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cc7c:	3301      	adds	r3, #1
 800cc7e:	781b      	ldrb	r3, [r3, #0]
 800cc80:	b25b      	sxtb	r3, r3
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	da03      	bge.n	800cc8e <USBH_MSC_SCSI_Inquiry+0xfe>
        inquiry->RemovableMedia = 1U;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	2201      	movs	r2, #1
 800cc8a:	709a      	strb	r2, [r3, #2]
 800cc8c:	e002      	b.n	800cc94 <USBH_MSC_SCSI_Inquiry+0x104>
        inquiry->RemovableMedia = 0U;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	2200      	movs	r2, #0
 800cc92:	709a      	strb	r2, [r3, #2]
      USBH_memcpy (inquiry->vendor_id, &MSC_Handle->hbot.pbuf[8], 8U);
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	1cd8      	adds	r0, r3, #3
 800cc98:	693b      	ldr	r3, [r7, #16]
 800cc9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cc9e:	3308      	adds	r3, #8
 800cca0:	2208      	movs	r2, #8
 800cca2:	4619      	mov	r1, r3
 800cca4:	f007 faf8 	bl	8014298 <memcpy>
      USBH_memcpy (inquiry->product_id, &MSC_Handle->hbot.pbuf[16], 16U);
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	f103 000c 	add.w	r0, r3, #12
 800ccae:	693b      	ldr	r3, [r7, #16]
 800ccb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ccb4:	3310      	adds	r3, #16
 800ccb6:	2210      	movs	r2, #16
 800ccb8:	4619      	mov	r1, r3
 800ccba:	f007 faed 	bl	8014298 <memcpy>
      USBH_memcpy (inquiry->revision_id, &MSC_Handle->hbot.pbuf[32], 4U);
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	331d      	adds	r3, #29
 800ccc2:	693a      	ldr	r2, [r7, #16]
 800ccc4:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 800ccc8:	3220      	adds	r2, #32
 800ccca:	6812      	ldr	r2, [r2, #0]
 800cccc:	601a      	str	r2, [r3, #0]
    break;
 800ccce:	bf00      	nop
  }

  return error;
 800ccd0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ccd2:	4618      	mov	r0, r3
 800ccd4:	3718      	adds	r7, #24
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	bd80      	pop	{r7, pc}

0800ccda <USBH_MSC_SCSI_RequestSense>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_MSC_SCSI_RequestSense (USBH_HandleTypeDef *phost,
                                               uint8_t lun,
                                               SCSI_SenseTypeDef *sense_data)
{
 800ccda:	b580      	push	{r7, lr}
 800ccdc:	b086      	sub	sp, #24
 800ccde:	af00      	add	r7, sp, #0
 800cce0:	60f8      	str	r0, [r7, #12]
 800cce2:	460b      	mov	r3, r1
 800cce4:	607a      	str	r2, [r7, #4]
 800cce6:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800cce8:	2302      	movs	r3, #2
 800ccea:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800ccf2:	69db      	ldr	r3, [r3, #28]
 800ccf4:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800ccf6:	693b      	ldr	r3, [r7, #16]
 800ccf8:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800ccfc:	2b01      	cmp	r3, #1
 800ccfe:	d002      	beq.n	800cd06 <USBH_MSC_SCSI_RequestSense+0x2c>
 800cd00:	2b02      	cmp	r3, #2
 800cd02:	d03d      	beq.n	800cd80 <USBH_MSC_SCSI_RequestSense+0xa6>
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
    }
    break;

  default:
    break;
 800cd04:	e05d      	b.n	800cdc2 <USBH_MSC_SCSI_RequestSense+0xe8>
    MSC_Handle->hbot.cbw.field.DataTransferLength = DATA_LEN_REQUEST_SENSE;
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	220e      	movs	r2, #14
 800cd0a:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	2280      	movs	r2, #128	; 0x80
 800cd10:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800cd14:	693b      	ldr	r3, [r7, #16]
 800cd16:	220a      	movs	r2, #10
 800cd18:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800cd1c:	693b      	ldr	r3, [r7, #16]
 800cd1e:	3363      	adds	r3, #99	; 0x63
 800cd20:	2210      	movs	r2, #16
 800cd22:	2100      	movs	r1, #0
 800cd24:	4618      	mov	r0, r3
 800cd26:	f007 fac2 	bl	80142ae <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_REQUEST_SENSE;
 800cd2a:	693b      	ldr	r3, [r7, #16]
 800cd2c:	2203      	movs	r2, #3
 800cd2e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[1]  = (lun << 5);
 800cd32:	7afb      	ldrb	r3, [r7, #11]
 800cd34:	015b      	lsls	r3, r3, #5
 800cd36:	b2da      	uxtb	r2, r3
 800cd38:	693b      	ldr	r3, [r7, #16]
 800cd3a:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
    MSC_Handle->hbot.cbw.field.CB[2]  = 0U;
 800cd3e:	693b      	ldr	r3, [r7, #16]
 800cd40:	2200      	movs	r2, #0
 800cd42:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = 0U;
 800cd46:	693b      	ldr	r3, [r7, #16]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = DATA_LEN_REQUEST_SENSE;
 800cd4e:	693b      	ldr	r3, [r7, #16]
 800cd50:	220e      	movs	r2, #14
 800cd52:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = 0U;
 800cd56:	693b      	ldr	r3, [r7, #16]
 800cd58:	2200      	movs	r2, #0
 800cd5a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cd5e:	693b      	ldr	r3, [r7, #16]
 800cd60:	2201      	movs	r2, #1
 800cd62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800cd66:	693b      	ldr	r3, [r7, #16]
 800cd68:	2202      	movs	r2, #2
 800cd6a:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = (uint8_t *)(void *)MSC_Handle->hbot.data;
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	f103 0210 	add.w	r2, r3, #16
 800cd74:	693b      	ldr	r3, [r7, #16]
 800cd76:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800cd7a:	2301      	movs	r3, #1
 800cd7c:	75fb      	strb	r3, [r7, #23]
    break;
 800cd7e:	e020      	b.n	800cdc2 <USBH_MSC_SCSI_RequestSense+0xe8>
    error = USBH_MSC_BOT_Process(phost, lun);
 800cd80:	7afb      	ldrb	r3, [r7, #11]
 800cd82:	4619      	mov	r1, r3
 800cd84:	68f8      	ldr	r0, [r7, #12]
 800cd86:	f7ff fc03 	bl	800c590 <USBH_MSC_BOT_Process>
 800cd8a:	4603      	mov	r3, r0
 800cd8c:	75fb      	strb	r3, [r7, #23]
    if(error == USBH_OK)
 800cd8e:	7dfb      	ldrb	r3, [r7, #23]
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d115      	bne.n	800cdc0 <USBH_MSC_SCSI_RequestSense+0xe6>
      sense_data->key  = MSC_Handle->hbot.pbuf[2] & 0x0FU;
 800cd94:	693b      	ldr	r3, [r7, #16]
 800cd96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cd9a:	3302      	adds	r3, #2
 800cd9c:	781b      	ldrb	r3, [r3, #0]
 800cd9e:	f003 030f 	and.w	r3, r3, #15
 800cda2:	b2da      	uxtb	r2, r3
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	701a      	strb	r2, [r3, #0]
      sense_data->asc  = MSC_Handle->hbot.pbuf[12];
 800cda8:	693b      	ldr	r3, [r7, #16]
 800cdaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cdae:	7b1a      	ldrb	r2, [r3, #12]
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	705a      	strb	r2, [r3, #1]
      sense_data->ascq = MSC_Handle->hbot.pbuf[13];
 800cdb4:	693b      	ldr	r3, [r7, #16]
 800cdb6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cdba:	7b5a      	ldrb	r2, [r3, #13]
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	709a      	strb	r2, [r3, #2]
    break;
 800cdc0:	bf00      	nop
  }

  return error;
 800cdc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdc4:	4618      	mov	r0, r3
 800cdc6:	3718      	adds	r7, #24
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}

0800cdcc <USBH_MSC_SCSI_Write>:
USBH_StatusTypeDef USBH_MSC_SCSI_Write(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800cdcc:	b580      	push	{r7, lr}
 800cdce:	b086      	sub	sp, #24
 800cdd0:	af00      	add	r7, sp, #0
 800cdd2:	60f8      	str	r0, [r7, #12]
 800cdd4:	607a      	str	r2, [r7, #4]
 800cdd6:	603b      	str	r3, [r7, #0]
 800cdd8:	460b      	mov	r3, r1
 800cdda:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800cddc:	2302      	movs	r3, #2
 800cdde:	75fb      	strb	r3, [r7, #23]

  MSC_HandleTypeDef *MSC_Handle =  (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cde6:	69db      	ldr	r3, [r3, #28]
 800cde8:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800cdea:	693b      	ldr	r3, [r7, #16]
 800cdec:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800cdf0:	2b01      	cmp	r3, #1
 800cdf2:	d002      	beq.n	800cdfa <USBH_MSC_SCSI_Write+0x2e>
 800cdf4:	2b02      	cmp	r3, #2
 800cdf6:	d047      	beq.n	800ce88 <USBH_MSC_SCSI_Write+0xbc>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800cdf8:	e04e      	b.n	800ce98 <USBH_MSC_SCSI_Write+0xcc>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800cdfa:	693b      	ldr	r3, [r7, #16]
 800cdfc:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800ce00:	461a      	mov	r2, r3
 800ce02:	6a3b      	ldr	r3, [r7, #32]
 800ce04:	fb03 f202 	mul.w	r2, r3, r2
 800ce08:	693b      	ldr	r3, [r7, #16]
 800ce0a:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_OUT;
 800ce0c:	693b      	ldr	r3, [r7, #16]
 800ce0e:	2200      	movs	r2, #0
 800ce10:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800ce14:	693b      	ldr	r3, [r7, #16]
 800ce16:	220a      	movs	r2, #10
 800ce18:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800ce1c:	693b      	ldr	r3, [r7, #16]
 800ce1e:	3363      	adds	r3, #99	; 0x63
 800ce20:	2210      	movs	r2, #16
 800ce22:	2100      	movs	r1, #0
 800ce24:	4618      	mov	r0, r3
 800ce26:	f007 fa42 	bl	80142ae <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_WRITE10;
 800ce2a:	693b      	ldr	r3, [r7, #16]
 800ce2c:	222a      	movs	r2, #42	; 0x2a
 800ce2e:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)(void *)&address)[3]);
 800ce32:	79fa      	ldrb	r2, [r7, #7]
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)(void *)&address)[2]);
 800ce3a:	79ba      	ldrb	r2, [r7, #6]
 800ce3c:	693b      	ldr	r3, [r7, #16]
 800ce3e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)(void *)&address)[1]);
 800ce42:	797a      	ldrb	r2, [r7, #5]
 800ce44:	693b      	ldr	r3, [r7, #16]
 800ce46:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)(void *)&address)[0]);
 800ce4a:	1d3b      	adds	r3, r7, #4
 800ce4c:	781a      	ldrb	r2, [r3, #0]
 800ce4e:	693b      	ldr	r3, [r7, #16]
 800ce50:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800ce54:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800ce58:	693b      	ldr	r3, [r7, #16]
 800ce5a:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800ce5e:	f107 0320 	add.w	r3, r7, #32
 800ce62:	781a      	ldrb	r2, [r3, #0]
 800ce64:	693b      	ldr	r3, [r7, #16]
 800ce66:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800ce6a:	693b      	ldr	r3, [r7, #16]
 800ce6c:	2201      	movs	r2, #1
 800ce6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800ce72:	693b      	ldr	r3, [r7, #16]
 800ce74:	2202      	movs	r2, #2
 800ce76:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800ce7a:	693b      	ldr	r3, [r7, #16]
 800ce7c:	683a      	ldr	r2, [r7, #0]
 800ce7e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800ce82:	2301      	movs	r3, #1
 800ce84:	75fb      	strb	r3, [r7, #23]
    break;
 800ce86:	e007      	b.n	800ce98 <USBH_MSC_SCSI_Write+0xcc>
    error = USBH_MSC_BOT_Process(phost, lun);
 800ce88:	7afb      	ldrb	r3, [r7, #11]
 800ce8a:	4619      	mov	r1, r3
 800ce8c:	68f8      	ldr	r0, [r7, #12]
 800ce8e:	f7ff fb7f 	bl	800c590 <USBH_MSC_BOT_Process>
 800ce92:	4603      	mov	r3, r0
 800ce94:	75fb      	strb	r3, [r7, #23]
    break;
 800ce96:	bf00      	nop
  }

  return error;
 800ce98:	7dfb      	ldrb	r3, [r7, #23]
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3718      	adds	r7, #24
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bd80      	pop	{r7, pc}

0800cea2 <USBH_MSC_SCSI_Read>:
USBH_StatusTypeDef USBH_MSC_SCSI_Read(USBH_HandleTypeDef *phost,
                                     uint8_t lun,
                                     uint32_t address,
                                     uint8_t *pbuf,
                                     uint32_t length)
{
 800cea2:	b580      	push	{r7, lr}
 800cea4:	b086      	sub	sp, #24
 800cea6:	af00      	add	r7, sp, #0
 800cea8:	60f8      	str	r0, [r7, #12]
 800ceaa:	607a      	str	r2, [r7, #4]
 800ceac:	603b      	str	r3, [r7, #0]
 800ceae:	460b      	mov	r3, r1
 800ceb0:	72fb      	strb	r3, [r7, #11]
  USBH_StatusTypeDef    error = USBH_FAIL ;
 800ceb2:	2302      	movs	r3, #2
 800ceb4:	75fb      	strb	r3, [r7, #23]
  MSC_HandleTypeDef *MSC_Handle = (MSC_HandleTypeDef *) phost->pActiveClass->pData;
 800ceb6:	68fb      	ldr	r3, [r7, #12]
 800ceb8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800cebc:	69db      	ldr	r3, [r3, #28]
 800cebe:	613b      	str	r3, [r7, #16]

  switch(MSC_Handle->hbot.cmd_state)
 800cec0:	693b      	ldr	r3, [r7, #16]
 800cec2:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800cec6:	2b01      	cmp	r3, #1
 800cec8:	d002      	beq.n	800ced0 <USBH_MSC_SCSI_Read+0x2e>
 800ceca:	2b02      	cmp	r3, #2
 800cecc:	d047      	beq.n	800cf5e <USBH_MSC_SCSI_Read+0xbc>
  case BOT_CMD_WAIT:
    error = USBH_MSC_BOT_Process(phost, lun);
    break;

  default:
    break;
 800cece:	e04e      	b.n	800cf6e <USBH_MSC_SCSI_Read+0xcc>
    MSC_Handle->hbot.cbw.field.DataTransferLength = length * MSC_Handle->unit[0].capacity.block_size;
 800ced0:	693b      	ldr	r3, [r7, #16]
 800ced2:	f8b3 3098 	ldrh.w	r3, [r3, #152]	; 0x98
 800ced6:	461a      	mov	r2, r3
 800ced8:	6a3b      	ldr	r3, [r7, #32]
 800ceda:	fb03 f202 	mul.w	r2, r3, r2
 800cede:	693b      	ldr	r3, [r7, #16]
 800cee0:	65da      	str	r2, [r3, #92]	; 0x5c
    MSC_Handle->hbot.cbw.field.Flags = USB_EP_DIR_IN;
 800cee2:	693b      	ldr	r3, [r7, #16]
 800cee4:	2280      	movs	r2, #128	; 0x80
 800cee6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    MSC_Handle->hbot.cbw.field.CBLength = CBW_LENGTH;
 800ceea:	693b      	ldr	r3, [r7, #16]
 800ceec:	220a      	movs	r2, #10
 800ceee:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
    USBH_memset(MSC_Handle->hbot.cbw.field.CB, 0, CBW_CB_LENGTH);
 800cef2:	693b      	ldr	r3, [r7, #16]
 800cef4:	3363      	adds	r3, #99	; 0x63
 800cef6:	2210      	movs	r2, #16
 800cef8:	2100      	movs	r1, #0
 800cefa:	4618      	mov	r0, r3
 800cefc:	f007 f9d7 	bl	80142ae <memset>
    MSC_Handle->hbot.cbw.field.CB[0]  = OPCODE_READ10;
 800cf00:	693b      	ldr	r3, [r7, #16]
 800cf02:	2228      	movs	r2, #40	; 0x28
 800cf04:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
    MSC_Handle->hbot.cbw.field.CB[2]  = (((uint8_t*)(void *)&address)[3]);
 800cf08:	79fa      	ldrb	r2, [r7, #7]
 800cf0a:	693b      	ldr	r3, [r7, #16]
 800cf0c:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
    MSC_Handle->hbot.cbw.field.CB[3]  = (((uint8_t*)(void *)&address)[2]);
 800cf10:	79ba      	ldrb	r2, [r7, #6]
 800cf12:	693b      	ldr	r3, [r7, #16]
 800cf14:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
    MSC_Handle->hbot.cbw.field.CB[4]  = (((uint8_t*)(void *)&address)[1]);
 800cf18:	797a      	ldrb	r2, [r7, #5]
 800cf1a:	693b      	ldr	r3, [r7, #16]
 800cf1c:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
    MSC_Handle->hbot.cbw.field.CB[5]  = (((uint8_t*)(void *)&address)[0]);
 800cf20:	1d3b      	adds	r3, r7, #4
 800cf22:	781a      	ldrb	r2, [r3, #0]
 800cf24:	693b      	ldr	r3, [r7, #16]
 800cf26:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    MSC_Handle->hbot.cbw.field.CB[7]  = (((uint8_t *)(void *)&length)[1]) ;
 800cf2a:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800cf2e:	693b      	ldr	r3, [r7, #16]
 800cf30:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
    MSC_Handle->hbot.cbw.field.CB[8]  = (((uint8_t *)(void *)&length)[0]) ;
 800cf34:	f107 0320 	add.w	r3, r7, #32
 800cf38:	781a      	ldrb	r2, [r3, #0]
 800cf3a:	693b      	ldr	r3, [r7, #16]
 800cf3c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
    MSC_Handle->hbot.state = BOT_SEND_CBW;
 800cf40:	693b      	ldr	r3, [r7, #16]
 800cf42:	2201      	movs	r2, #1
 800cf44:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    MSC_Handle->hbot.cmd_state = BOT_CMD_WAIT;
 800cf48:	693b      	ldr	r3, [r7, #16]
 800cf4a:	2202      	movs	r2, #2
 800cf4c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    MSC_Handle->hbot.pbuf = pbuf;
 800cf50:	693b      	ldr	r3, [r7, #16]
 800cf52:	683a      	ldr	r2, [r7, #0]
 800cf54:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    error = USBH_BUSY;
 800cf58:	2301      	movs	r3, #1
 800cf5a:	75fb      	strb	r3, [r7, #23]
    break;
 800cf5c:	e007      	b.n	800cf6e <USBH_MSC_SCSI_Read+0xcc>
    error = USBH_MSC_BOT_Process(phost, lun);
 800cf5e:	7afb      	ldrb	r3, [r7, #11]
 800cf60:	4619      	mov	r1, r3
 800cf62:	68f8      	ldr	r0, [r7, #12]
 800cf64:	f7ff fb14 	bl	800c590 <USBH_MSC_BOT_Process>
 800cf68:	4603      	mov	r3, r0
 800cf6a:	75fb      	strb	r3, [r7, #23]
    break;
 800cf6c:	bf00      	nop
  }

  return error;
 800cf6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf70:	4618      	mov	r0, r3
 800cf72:	3718      	adds	r7, #24
 800cf74:	46bd      	mov	sp, r7
 800cf76:	bd80      	pop	{r7, pc}

0800cf78 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	b084      	sub	sp, #16
 800cf7c:	af00      	add	r7, sp, #0
 800cf7e:	60f8      	str	r0, [r7, #12]
 800cf80:	60b9      	str	r1, [r7, #8]
 800cf82:	4613      	mov	r3, r2
 800cf84:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800cf86:	68fb      	ldr	r3, [r7, #12]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d101      	bne.n	800cf90 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800cf8c:	2302      	movs	r3, #2
 800cf8e:	e019      	b.n	800cfc4 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	79fa      	ldrb	r2, [r7, #7]
 800cf94:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	2200      	movs	r2, #0
 800cfa4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800cfa8:	68f8      	ldr	r0, [r7, #12]
 800cfaa:	f000 f80f 	bl	800cfcc <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800cfae:	68bb      	ldr	r3, [r7, #8]
 800cfb0:	2b00      	cmp	r3, #0
 800cfb2:	d003      	beq.n	800cfbc <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	68ba      	ldr	r2, [r7, #8]
 800cfb8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#endif
  phost->thread = osThreadCreate (osThread(USBH_Thread), phost);
#endif

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800cfbc:	68f8      	ldr	r0, [r7, #12]
 800cfbe:	f001 fe17 	bl	800ebf0 <USBH_LL_Init>
  return USBH_OK;
 800cfc2:	2300      	movs	r3, #0
}
 800cfc4:	4618      	mov	r0, r3
 800cfc6:	3710      	adds	r7, #16
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bd80      	pop	{r7, pc}

0800cfcc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800cfcc:	b480      	push	{r7}
 800cfce:	b085      	sub	sp, #20
 800cfd0:	af00      	add	r7, sp, #0
 800cfd2:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800cfd8:	e008      	b.n	800cfec <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	68fa      	ldr	r2, [r7, #12]
 800cfde:	32e0      	adds	r2, #224	; 0xe0
 800cfe0:	2100      	movs	r1, #0
 800cfe2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	3301      	adds	r3, #1
 800cfea:	60fb      	str	r3, [r7, #12]
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	2b0e      	cmp	r3, #14
 800cff0:	d9f3      	bls.n	800cfda <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800cff2:	2300      	movs	r3, #0
 800cff4:	60fb      	str	r3, [r7, #12]
 800cff6:	e009      	b.n	800d00c <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800cff8:	687a      	ldr	r2, [r7, #4]
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	4413      	add	r3, r2
 800cffe:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d002:	2200      	movs	r2, #0
 800d004:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	3301      	adds	r3, #1
 800d00a:	60fb      	str	r3, [r7, #12]
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d012:	d3f1      	bcc.n	800cff8 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	2200      	movs	r2, #0
 800d018:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2200      	movs	r2, #0
 800d01e:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	2201      	movs	r2, #1
 800d024:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	2200      	movs	r2, #0
 800d02a:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	2201      	movs	r2, #1
 800d032:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	2240      	movs	r2, #64	; 0x40
 800d038:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	2200      	movs	r2, #0
 800d03e:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2200      	movs	r2, #0
 800d044:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2201      	movs	r2, #1
 800d04c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800d050:	2300      	movs	r3, #0
}
 800d052:	4618      	mov	r0, r3
 800d054:	3714      	adds	r7, #20
 800d056:	46bd      	mov	sp, r7
 800d058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d05c:	4770      	bx	lr

0800d05e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800d05e:	b480      	push	{r7}
 800d060:	b085      	sub	sp, #20
 800d062:	af00      	add	r7, sp, #0
 800d064:	6078      	str	r0, [r7, #4]
 800d066:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800d068:	2300      	movs	r3, #0
 800d06a:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d017      	beq.n	800d0a2 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d10f      	bne.n	800d09c <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800d082:	1c59      	adds	r1, r3, #1
 800d084:	687a      	ldr	r2, [r7, #4]
 800d086:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800d08a:	687a      	ldr	r2, [r7, #4]
 800d08c:	33dc      	adds	r3, #220	; 0xdc
 800d08e:	009b      	lsls	r3, r3, #2
 800d090:	4413      	add	r3, r2
 800d092:	683a      	ldr	r2, [r7, #0]
 800d094:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800d096:	2300      	movs	r3, #0
 800d098:	73fb      	strb	r3, [r7, #15]
 800d09a:	e004      	b.n	800d0a6 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800d09c:	2302      	movs	r3, #2
 800d09e:	73fb      	strb	r3, [r7, #15]
 800d0a0:	e001      	b.n	800d0a6 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800d0a2:	2302      	movs	r3, #2
 800d0a4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d0a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	3714      	adds	r7, #20
 800d0ac:	46bd      	mov	sp, r7
 800d0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b2:	4770      	bx	lr

0800d0b4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800d0b4:	b480      	push	{r7}
 800d0b6:	b085      	sub	sp, #20
 800d0b8:	af00      	add	r7, sp, #0
 800d0ba:	6078      	str	r0, [r7, #4]
 800d0bc:	460b      	mov	r3, r1
 800d0be:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800d0ca:	78fa      	ldrb	r2, [r7, #3]
 800d0cc:	429a      	cmp	r2, r3
 800d0ce:	d204      	bcs.n	800d0da <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	78fa      	ldrb	r2, [r7, #3]
 800d0d4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800d0d8:	e001      	b.n	800d0de <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800d0da:	2302      	movs	r3, #2
 800d0dc:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800d0de:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3714      	adds	r7, #20
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ea:	4770      	bx	lr

0800d0ec <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800d0ec:	b480      	push	{r7}
 800d0ee:	b087      	sub	sp, #28
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	6078      	str	r0, [r7, #4]
 800d0f4:	4608      	mov	r0, r1
 800d0f6:	4611      	mov	r1, r2
 800d0f8:	461a      	mov	r2, r3
 800d0fa:	4603      	mov	r3, r0
 800d0fc:	70fb      	strb	r3, [r7, #3]
 800d0fe:	460b      	mov	r3, r1
 800d100:	70bb      	strb	r3, [r7, #2]
 800d102:	4613      	mov	r3, r2
 800d104:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800d106:	2300      	movs	r3, #0
 800d108:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800d10a:	2300      	movs	r3, #0
 800d10c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800d114:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d116:	e025      	b.n	800d164 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800d118:	7dfb      	ldrb	r3, [r7, #23]
 800d11a:	221a      	movs	r2, #26
 800d11c:	fb02 f303 	mul.w	r3, r2, r3
 800d120:	3308      	adds	r3, #8
 800d122:	68fa      	ldr	r2, [r7, #12]
 800d124:	4413      	add	r3, r2
 800d126:	3302      	adds	r3, #2
 800d128:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	795b      	ldrb	r3, [r3, #5]
 800d12e:	78fa      	ldrb	r2, [r7, #3]
 800d130:	429a      	cmp	r2, r3
 800d132:	d002      	beq.n	800d13a <USBH_FindInterface+0x4e>
 800d134:	78fb      	ldrb	r3, [r7, #3]
 800d136:	2bff      	cmp	r3, #255	; 0xff
 800d138:	d111      	bne.n	800d15e <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800d13e:	78ba      	ldrb	r2, [r7, #2]
 800d140:	429a      	cmp	r2, r3
 800d142:	d002      	beq.n	800d14a <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800d144:	78bb      	ldrb	r3, [r7, #2]
 800d146:	2bff      	cmp	r3, #255	; 0xff
 800d148:	d109      	bne.n	800d15e <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d14a:	693b      	ldr	r3, [r7, #16]
 800d14c:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800d14e:	787a      	ldrb	r2, [r7, #1]
 800d150:	429a      	cmp	r2, r3
 800d152:	d002      	beq.n	800d15a <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d154:	787b      	ldrb	r3, [r7, #1]
 800d156:	2bff      	cmp	r3, #255	; 0xff
 800d158:	d101      	bne.n	800d15e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800d15a:	7dfb      	ldrb	r3, [r7, #23]
 800d15c:	e006      	b.n	800d16c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800d15e:	7dfb      	ldrb	r3, [r7, #23]
 800d160:	3301      	adds	r3, #1
 800d162:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d164:	7dfb      	ldrb	r3, [r7, #23]
 800d166:	2b01      	cmp	r3, #1
 800d168:	d9d6      	bls.n	800d118 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800d16a:	23ff      	movs	r3, #255	; 0xff
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	371c      	adds	r7, #28
 800d170:	46bd      	mov	sp, r7
 800d172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d176:	4770      	bx	lr

0800d178 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b082      	sub	sp, #8
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800d180:	6878      	ldr	r0, [r7, #4]
 800d182:	f001 fd75 	bl	800ec70 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800d186:	2101      	movs	r1, #1
 800d188:	6878      	ldr	r0, [r7, #4]
 800d18a:	f001 fec0 	bl	800ef0e <USBH_LL_DriverVBUS>

  return USBH_OK;
 800d18e:	2300      	movs	r3, #0
}
 800d190:	4618      	mov	r0, r3
 800d192:	3708      	adds	r7, #8
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800d198:	b480      	push	{r7}
 800d19a:	b083      	sub	sp, #12
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
 800d1a0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	683a      	ldr	r2, [r7, #0]
 800d1a6:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800d1aa:	bf00      	nop
 800d1ac:	370c      	adds	r7, #12
 800d1ae:	46bd      	mov	sp, r7
 800d1b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1b4:	4770      	bx	lr

0800d1b6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800d1b6:	b580      	push	{r7, lr}
 800d1b8:	b082      	sub	sp, #8
 800d1ba:	af00      	add	r7, sp, #0
 800d1bc:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800d1be:	687b      	ldr	r3, [r7, #4]
 800d1c0:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800d1c4:	1c5a      	adds	r2, r3, #1
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800d1cc:	6878      	ldr	r0, [r7, #4]
 800d1ce:	f000 f804 	bl	800d1da <USBH_HandleSof>
}
 800d1d2:	bf00      	nop
 800d1d4:	3708      	adds	r7, #8
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	bd80      	pop	{r7, pc}

0800d1da <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800d1da:	b580      	push	{r7, lr}
 800d1dc:	b082      	sub	sp, #8
 800d1de:	af00      	add	r7, sp, #0
 800d1e0:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	781b      	ldrb	r3, [r3, #0]
 800d1e6:	b2db      	uxtb	r3, r3
 800d1e8:	2b0b      	cmp	r3, #11
 800d1ea:	d10a      	bne.n	800d202 <USBH_HandleSof+0x28>
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d005      	beq.n	800d202 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800d1fc:	699b      	ldr	r3, [r3, #24]
 800d1fe:	6878      	ldr	r0, [r7, #4]
 800d200:	4798      	blx	r3
  }
}
 800d202:	bf00      	nop
 800d204:	3708      	adds	r7, #8
 800d206:	46bd      	mov	sp, r7
 800d208:	bd80      	pop	{r7, pc}

0800d20a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800d20a:	b480      	push	{r7}
 800d20c:	b083      	sub	sp, #12
 800d20e:	af00      	add	r7, sp, #0
 800d210:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	2201      	movs	r2, #1
 800d216:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800d21a:	bf00      	nop
}
 800d21c:	370c      	adds	r7, #12
 800d21e:	46bd      	mov	sp, r7
 800d220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d224:	4770      	bx	lr

0800d226 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800d226:	b480      	push	{r7}
 800d228:	b083      	sub	sp, #12
 800d22a:	af00      	add	r7, sp, #0
 800d22c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	2200      	movs	r2, #0
 800d232:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800d236:	bf00      	nop
}
 800d238:	370c      	adds	r7, #12
 800d23a:	46bd      	mov	sp, r7
 800d23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d240:	4770      	bx	lr

0800d242 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800d242:	b580      	push	{r7, lr}
 800d244:	b082      	sub	sp, #8
 800d246:	af00      	add	r7, sp, #0
 800d248:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	781b      	ldrb	r3, [r3, #0]
 800d24e:	b2db      	uxtb	r3, r3
 800d250:	2b00      	cmp	r3, #0
 800d252:	d10f      	bne.n	800d274 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	2201      	movs	r2, #1
 800d258:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d262:	2b00      	cmp	r3, #0
 800d264:	d00e      	beq.n	800d284 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d26c:	2104      	movs	r1, #4
 800d26e:	6878      	ldr	r0, [r7, #4]
 800d270:	4798      	blx	r3
 800d272:	e007      	b.n	800d284 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800d27a:	2b01      	cmp	r3, #1
 800d27c:	d102      	bne.n	800d284 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	2202      	movs	r2, #2
 800d282:	701a      	strb	r2, [r3, #0]
  }
#if (USBH_USE_OS == 1U)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

  return USBH_OK;
 800d284:	2300      	movs	r3, #0
}
 800d286:	4618      	mov	r0, r3
 800d288:	3708      	adds	r7, #8
 800d28a:	46bd      	mov	sp, r7
 800d28c:	bd80      	pop	{r7, pc}

0800d28e <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800d28e:	b580      	push	{r7, lr}
 800d290:	b082      	sub	sp, #8
 800d292:	af00      	add	r7, sp, #0
 800d294:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800d296:	6878      	ldr	r0, [r7, #4]
 800d298:	f001 fd1c 	bl	800ecd4 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	791b      	ldrb	r3, [r3, #4]
 800d2a0:	4619      	mov	r1, r3
 800d2a2:	6878      	ldr	r0, [r7, #4]
 800d2a4:	f000 fae5 	bl	800d872 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800d2a8:	687b      	ldr	r3, [r7, #4]
 800d2aa:	795b      	ldrb	r3, [r3, #5]
 800d2ac:	4619      	mov	r1, r3
 800d2ae:	6878      	ldr	r0, [r7, #4]
 800d2b0:	f000 fadf 	bl	800d872 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d005      	beq.n	800d2d2 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d2cc:	2105      	movs	r1, #5
 800d2ce:	6878      	ldr	r0, [r7, #4]
 800d2d0:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f001 fccc 	bl	800ec70 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	2203      	movs	r2, #3
 800d2dc:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
  osMessagePut ( phost->os_event, USBH_PORT_EVENT, 0);
#endif

  return USBH_OK;
 800d2de:	2300      	movs	r3, #0
}
 800d2e0:	4618      	mov	r0, r3
 800d2e2:	3708      	adds	r7, #8
 800d2e4:	46bd      	mov	sp, r7
 800d2e6:	bd80      	pop	{r7, pc}

0800d2e8 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b082      	sub	sp, #8
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
 800d2f0:	460b      	mov	r3, r1
 800d2f2:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	789b      	ldrb	r3, [r3, #2]
 800d2f8:	2b01      	cmp	r3, #1
 800d2fa:	d10f      	bne.n	800d31c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	2202      	movs	r2, #2
 800d300:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2201      	movs	r2, #1
 800d306:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	2200      	movs	r2, #0
 800d30c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800d30e:	78fb      	ldrb	r3, [r7, #3]
 800d310:	b29a      	uxth	r2, r3
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	2200      	movs	r2, #0
 800d31a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800d31c:	2200      	movs	r2, #0
 800d31e:	2100      	movs	r1, #0
 800d320:	6878      	ldr	r0, [r7, #4]
 800d322:	f000 f805 	bl	800d330 <USBH_CtlReq>
 800d326:	4603      	mov	r3, r0
}
 800d328:	4618      	mov	r0, r3
 800d32a:	3708      	adds	r7, #8
 800d32c:	46bd      	mov	sp, r7
 800d32e:	bd80      	pop	{r7, pc}

0800d330 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800d330:	b580      	push	{r7, lr}
 800d332:	b086      	sub	sp, #24
 800d334:	af00      	add	r7, sp, #0
 800d336:	60f8      	str	r0, [r7, #12]
 800d338:	60b9      	str	r1, [r7, #8]
 800d33a:	4613      	mov	r3, r2
 800d33c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800d33e:	2301      	movs	r3, #1
 800d340:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	789b      	ldrb	r3, [r3, #2]
 800d346:	2b01      	cmp	r3, #1
 800d348:	d002      	beq.n	800d350 <USBH_CtlReq+0x20>
 800d34a:	2b02      	cmp	r3, #2
 800d34c:	d00f      	beq.n	800d36e <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800d34e:	e034      	b.n	800d3ba <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	68ba      	ldr	r2, [r7, #8]
 800d354:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	88fa      	ldrh	r2, [r7, #6]
 800d35a:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	2201      	movs	r2, #1
 800d360:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	2202      	movs	r2, #2
 800d366:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800d368:	2301      	movs	r3, #1
 800d36a:	75fb      	strb	r3, [r7, #23]
    break;
 800d36c:	e025      	b.n	800d3ba <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800d36e:	68f8      	ldr	r0, [r7, #12]
 800d370:	f000 f828 	bl	800d3c4 <USBH_HandleControl>
 800d374:	4603      	mov	r3, r0
 800d376:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800d378:	7dfb      	ldrb	r3, [r7, #23]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d108      	bne.n	800d390 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	2201      	movs	r2, #1
 800d382:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800d384:	68fb      	ldr	r3, [r7, #12]
 800d386:	2200      	movs	r2, #0
 800d388:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800d38a:	2300      	movs	r3, #0
 800d38c:	75fb      	strb	r3, [r7, #23]
    break;
 800d38e:	e013      	b.n	800d3b8 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800d390:	7dfb      	ldrb	r3, [r7, #23]
 800d392:	2b03      	cmp	r3, #3
 800d394:	d108      	bne.n	800d3a8 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	2201      	movs	r2, #1
 800d39a:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	2200      	movs	r2, #0
 800d3a0:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800d3a2:	2303      	movs	r3, #3
 800d3a4:	75fb      	strb	r3, [r7, #23]
    break;
 800d3a6:	e007      	b.n	800d3b8 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800d3a8:	7dfb      	ldrb	r3, [r7, #23]
 800d3aa:	2b02      	cmp	r3, #2
 800d3ac:	d104      	bne.n	800d3b8 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	2201      	movs	r2, #1
 800d3b2:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800d3b4:	2302      	movs	r3, #2
 800d3b6:	75fb      	strb	r3, [r7, #23]
    break;
 800d3b8:	bf00      	nop
  }
  return status;
 800d3ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3bc:	4618      	mov	r0, r3
 800d3be:	3718      	adds	r7, #24
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}

0800d3c4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800d3c4:	b580      	push	{r7, lr}
 800d3c6:	b086      	sub	sp, #24
 800d3c8:	af02      	add	r7, sp, #8
 800d3ca:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800d3cc:	2301      	movs	r3, #1
 800d3ce:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	7e1b      	ldrb	r3, [r3, #24]
 800d3d8:	3b01      	subs	r3, #1
 800d3da:	2b0a      	cmp	r3, #10
 800d3dc:	f200 814c 	bhi.w	800d678 <USBH_HandleControl+0x2b4>
 800d3e0:	a201      	add	r2, pc, #4	; (adr r2, 800d3e8 <USBH_HandleControl+0x24>)
 800d3e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3e6:	bf00      	nop
 800d3e8:	0800d415 	.word	0x0800d415
 800d3ec:	0800d42f 	.word	0x0800d42f
 800d3f0:	0800d499 	.word	0x0800d499
 800d3f4:	0800d4bf 	.word	0x0800d4bf
 800d3f8:	0800d4f7 	.word	0x0800d4f7
 800d3fc:	0800d523 	.word	0x0800d523
 800d400:	0800d575 	.word	0x0800d575
 800d404:	0800d597 	.word	0x0800d597
 800d408:	0800d5d3 	.word	0x0800d5d3
 800d40c:	0800d5fb 	.word	0x0800d5fb
 800d410:	0800d639 	.word	0x0800d639
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	f103 0110 	add.w	r1, r3, #16
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	795b      	ldrb	r3, [r3, #5]
 800d41e:	461a      	mov	r2, r3
 800d420:	6878      	ldr	r0, [r7, #4]
 800d422:	f000 f939 	bl	800d698 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800d426:	687b      	ldr	r3, [r7, #4]
 800d428:	2202      	movs	r2, #2
 800d42a:	761a      	strb	r2, [r3, #24]
    break;
 800d42c:	e12f      	b.n	800d68e <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	795b      	ldrb	r3, [r3, #5]
 800d432:	4619      	mov	r1, r3
 800d434:	6878      	ldr	r0, [r7, #4]
 800d436:	f001 fd57 	bl	800eee8 <USBH_LL_GetURBState>
 800d43a:	4603      	mov	r3, r0
 800d43c:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800d43e:	7bbb      	ldrb	r3, [r7, #14]
 800d440:	2b01      	cmp	r3, #1
 800d442:	d11e      	bne.n	800d482 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	7c1b      	ldrb	r3, [r3, #16]
 800d448:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d44c:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	8adb      	ldrh	r3, [r3, #22]
 800d452:	2b00      	cmp	r3, #0
 800d454:	d00a      	beq.n	800d46c <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800d456:	7b7b      	ldrb	r3, [r7, #13]
 800d458:	2b80      	cmp	r3, #128	; 0x80
 800d45a:	d103      	bne.n	800d464 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	2203      	movs	r2, #3
 800d460:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
        osMessagePut (phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800d462:	e10b      	b.n	800d67c <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2205      	movs	r2, #5
 800d468:	761a      	strb	r2, [r3, #24]
    break;
 800d46a:	e107      	b.n	800d67c <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800d46c:	7b7b      	ldrb	r3, [r7, #13]
 800d46e:	2b80      	cmp	r3, #128	; 0x80
 800d470:	d103      	bne.n	800d47a <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800d472:	687b      	ldr	r3, [r7, #4]
 800d474:	2209      	movs	r2, #9
 800d476:	761a      	strb	r2, [r3, #24]
    break;
 800d478:	e100      	b.n	800d67c <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800d47a:	687b      	ldr	r3, [r7, #4]
 800d47c:	2207      	movs	r2, #7
 800d47e:	761a      	strb	r2, [r3, #24]
    break;
 800d480:	e0fc      	b.n	800d67c <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800d482:	7bbb      	ldrb	r3, [r7, #14]
 800d484:	2b04      	cmp	r3, #4
 800d486:	d003      	beq.n	800d490 <USBH_HandleControl+0xcc>
 800d488:	7bbb      	ldrb	r3, [r7, #14]
 800d48a:	2b02      	cmp	r3, #2
 800d48c:	f040 80f6 	bne.w	800d67c <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	220b      	movs	r2, #11
 800d494:	761a      	strb	r2, [r3, #24]
    break;
 800d496:	e0f1      	b.n	800d67c <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800d49e:	b29a      	uxth	r2, r3
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	6899      	ldr	r1, [r3, #8]
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	899a      	ldrh	r2, [r3, #12]
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	791b      	ldrb	r3, [r3, #4]
 800d4b0:	6878      	ldr	r0, [r7, #4]
 800d4b2:	f000 f930 	bl	800d716 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800d4b6:	687b      	ldr	r3, [r7, #4]
 800d4b8:	2204      	movs	r2, #4
 800d4ba:	761a      	strb	r2, [r3, #24]
    break;
 800d4bc:	e0e7      	b.n	800d68e <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	791b      	ldrb	r3, [r3, #4]
 800d4c2:	4619      	mov	r1, r3
 800d4c4:	6878      	ldr	r0, [r7, #4]
 800d4c6:	f001 fd0f 	bl	800eee8 <USBH_LL_GetURBState>
 800d4ca:	4603      	mov	r3, r0
 800d4cc:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800d4ce:	7bbb      	ldrb	r3, [r7, #14]
 800d4d0:	2b01      	cmp	r3, #1
 800d4d2:	d102      	bne.n	800d4da <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	2209      	movs	r2, #9
 800d4d8:	761a      	strb	r2, [r3, #24]
    osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800d4da:	7bbb      	ldrb	r3, [r7, #14]
 800d4dc:	2b05      	cmp	r3, #5
 800d4de:	d102      	bne.n	800d4e6 <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800d4e0:	2303      	movs	r3, #3
 800d4e2:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800d4e4:	e0cc      	b.n	800d680 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800d4e6:	7bbb      	ldrb	r3, [r7, #14]
 800d4e8:	2b04      	cmp	r3, #4
 800d4ea:	f040 80c9 	bne.w	800d680 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800d4ee:	687b      	ldr	r3, [r7, #4]
 800d4f0:	220b      	movs	r2, #11
 800d4f2:	761a      	strb	r2, [r3, #24]
    break;
 800d4f4:	e0c4      	b.n	800d680 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	6899      	ldr	r1, [r3, #8]
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	899a      	ldrh	r2, [r3, #12]
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	7958      	ldrb	r0, [r3, #5]
 800d502:	2301      	movs	r3, #1
 800d504:	9300      	str	r3, [sp, #0]
 800d506:	4603      	mov	r3, r0
 800d508:	6878      	ldr	r0, [r7, #4]
 800d50a:	f000 f8df 	bl	800d6cc <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800d514:	b29a      	uxth	r2, r3
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	2206      	movs	r2, #6
 800d51e:	761a      	strb	r2, [r3, #24]
    break;
 800d520:	e0b5      	b.n	800d68e <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	795b      	ldrb	r3, [r3, #5]
 800d526:	4619      	mov	r1, r3
 800d528:	6878      	ldr	r0, [r7, #4]
 800d52a:	f001 fcdd 	bl	800eee8 <USBH_LL_GetURBState>
 800d52e:	4603      	mov	r3, r0
 800d530:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800d532:	7bbb      	ldrb	r3, [r7, #14]
 800d534:	2b01      	cmp	r3, #1
 800d536:	d103      	bne.n	800d540 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	2207      	movs	r2, #7
 800d53c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800d53e:	e0a1      	b.n	800d684 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800d540:	7bbb      	ldrb	r3, [r7, #14]
 800d542:	2b05      	cmp	r3, #5
 800d544:	d105      	bne.n	800d552 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800d546:	687b      	ldr	r3, [r7, #4]
 800d548:	220c      	movs	r2, #12
 800d54a:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800d54c:	2303      	movs	r3, #3
 800d54e:	73fb      	strb	r3, [r7, #15]
    break;
 800d550:	e098      	b.n	800d684 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800d552:	7bbb      	ldrb	r3, [r7, #14]
 800d554:	2b02      	cmp	r3, #2
 800d556:	d103      	bne.n	800d560 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	2205      	movs	r2, #5
 800d55c:	761a      	strb	r2, [r3, #24]
    break;
 800d55e:	e091      	b.n	800d684 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800d560:	7bbb      	ldrb	r3, [r7, #14]
 800d562:	2b04      	cmp	r3, #4
 800d564:	f040 808e 	bne.w	800d684 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	220b      	movs	r2, #11
 800d56c:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800d56e:	2302      	movs	r3, #2
 800d570:	73fb      	strb	r3, [r7, #15]
    break;
 800d572:	e087      	b.n	800d684 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	791b      	ldrb	r3, [r3, #4]
 800d578:	2200      	movs	r2, #0
 800d57a:	2100      	movs	r1, #0
 800d57c:	6878      	ldr	r0, [r7, #4]
 800d57e:	f000 f8ca 	bl	800d716 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800d588:	b29a      	uxth	r2, r3
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	2208      	movs	r2, #8
 800d592:	761a      	strb	r2, [r3, #24]

    break;
 800d594:	e07b      	b.n	800d68e <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	791b      	ldrb	r3, [r3, #4]
 800d59a:	4619      	mov	r1, r3
 800d59c:	6878      	ldr	r0, [r7, #4]
 800d59e:	f001 fca3 	bl	800eee8 <USBH_LL_GetURBState>
 800d5a2:	4603      	mov	r3, r0
 800d5a4:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800d5a6:	7bbb      	ldrb	r3, [r7, #14]
 800d5a8:	2b01      	cmp	r3, #1
 800d5aa:	d105      	bne.n	800d5b8 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	220d      	movs	r2, #13
 800d5b0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800d5b2:	2300      	movs	r3, #0
 800d5b4:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }
    }
    break;
 800d5b6:	e067      	b.n	800d688 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800d5b8:	7bbb      	ldrb	r3, [r7, #14]
 800d5ba:	2b04      	cmp	r3, #4
 800d5bc:	d103      	bne.n	800d5c6 <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	220b      	movs	r2, #11
 800d5c2:	761a      	strb	r2, [r3, #24]
    break;
 800d5c4:	e060      	b.n	800d688 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800d5c6:	7bbb      	ldrb	r3, [r7, #14]
 800d5c8:	2b05      	cmp	r3, #5
 800d5ca:	d15d      	bne.n	800d688 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800d5cc:	2303      	movs	r3, #3
 800d5ce:	73fb      	strb	r3, [r7, #15]
    break;
 800d5d0:	e05a      	b.n	800d688 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	795a      	ldrb	r2, [r3, #5]
 800d5d6:	2301      	movs	r3, #1
 800d5d8:	9300      	str	r3, [sp, #0]
 800d5da:	4613      	mov	r3, r2
 800d5dc:	2200      	movs	r2, #0
 800d5de:	2100      	movs	r1, #0
 800d5e0:	6878      	ldr	r0, [r7, #4]
 800d5e2:	f000 f873 	bl	800d6cc <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800d5ec:	b29a      	uxth	r2, r3
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	220a      	movs	r2, #10
 800d5f6:	761a      	strb	r2, [r3, #24]
    break;
 800d5f8:	e049      	b.n	800d68e <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	795b      	ldrb	r3, [r3, #5]
 800d5fe:	4619      	mov	r1, r3
 800d600:	6878      	ldr	r0, [r7, #4]
 800d602:	f001 fc71 	bl	800eee8 <USBH_LL_GetURBState>
 800d606:	4603      	mov	r3, r0
 800d608:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800d60a:	7bbb      	ldrb	r3, [r7, #14]
 800d60c:	2b01      	cmp	r3, #1
 800d60e:	d105      	bne.n	800d61c <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800d610:	2300      	movs	r3, #0
 800d612:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800d614:	687b      	ldr	r3, [r7, #4]
 800d616:	220d      	movs	r2, #13
 800d618:	761a      	strb	r2, [r3, #24]
        osMessagePut ( phost->os_event, USBH_CONTROL_EVENT, 0);
#endif
      }

    }
    break;
 800d61a:	e037      	b.n	800d68c <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800d61c:	7bbb      	ldrb	r3, [r7, #14]
 800d61e:	2b02      	cmp	r3, #2
 800d620:	d103      	bne.n	800d62a <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	2209      	movs	r2, #9
 800d626:	761a      	strb	r2, [r3, #24]
    break;
 800d628:	e030      	b.n	800d68c <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800d62a:	7bbb      	ldrb	r3, [r7, #14]
 800d62c:	2b04      	cmp	r3, #4
 800d62e:	d12d      	bne.n	800d68c <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	220b      	movs	r2, #11
 800d634:	761a      	strb	r2, [r3, #24]
    break;
 800d636:	e029      	b.n	800d68c <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	7e5b      	ldrb	r3, [r3, #25]
 800d63c:	3301      	adds	r3, #1
 800d63e:	b2da      	uxtb	r2, r3
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	765a      	strb	r2, [r3, #25]
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	7e5b      	ldrb	r3, [r3, #25]
 800d648:	2b02      	cmp	r3, #2
 800d64a:	d809      	bhi.n	800d660 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f001 fb41 	bl	800ecd4 <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	2201      	movs	r2, #1
 800d656:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	2201      	movs	r2, #1
 800d65c:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800d65e:	e016      	b.n	800d68e <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800d666:	2106      	movs	r1, #6
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	2200      	movs	r2, #0
 800d670:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800d672:	2302      	movs	r3, #2
 800d674:	73fb      	strb	r3, [r7, #15]
    break;
 800d676:	e00a      	b.n	800d68e <USBH_HandleControl+0x2ca>

  default:
    break;
 800d678:	bf00      	nop
 800d67a:	e008      	b.n	800d68e <USBH_HandleControl+0x2ca>
    break;
 800d67c:	bf00      	nop
 800d67e:	e006      	b.n	800d68e <USBH_HandleControl+0x2ca>
    break;
 800d680:	bf00      	nop
 800d682:	e004      	b.n	800d68e <USBH_HandleControl+0x2ca>
    break;
 800d684:	bf00      	nop
 800d686:	e002      	b.n	800d68e <USBH_HandleControl+0x2ca>
    break;
 800d688:	bf00      	nop
 800d68a:	e000      	b.n	800d68e <USBH_HandleControl+0x2ca>
    break;
 800d68c:	bf00      	nop
  }
  return status;
 800d68e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d690:	4618      	mov	r0, r3
 800d692:	3710      	adds	r7, #16
 800d694:	46bd      	mov	sp, r7
 800d696:	bd80      	pop	{r7, pc}

0800d698 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800d698:	b580      	push	{r7, lr}
 800d69a:	b088      	sub	sp, #32
 800d69c:	af04      	add	r7, sp, #16
 800d69e:	60f8      	str	r0, [r7, #12]
 800d6a0:	60b9      	str	r1, [r7, #8]
 800d6a2:	4613      	mov	r3, r2
 800d6a4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800d6a6:	79f9      	ldrb	r1, [r7, #7]
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	9303      	str	r3, [sp, #12]
 800d6ac:	2308      	movs	r3, #8
 800d6ae:	9302      	str	r3, [sp, #8]
 800d6b0:	68bb      	ldr	r3, [r7, #8]
 800d6b2:	9301      	str	r3, [sp, #4]
 800d6b4:	2300      	movs	r3, #0
 800d6b6:	9300      	str	r3, [sp, #0]
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	2200      	movs	r2, #0
 800d6bc:	68f8      	ldr	r0, [r7, #12]
 800d6be:	f001 fbcb 	bl	800ee58 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800d6c2:	2300      	movs	r3, #0
}
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	3710      	adds	r7, #16
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	bd80      	pop	{r7, pc}

0800d6cc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	b088      	sub	sp, #32
 800d6d0:	af04      	add	r7, sp, #16
 800d6d2:	60f8      	str	r0, [r7, #12]
 800d6d4:	60b9      	str	r1, [r7, #8]
 800d6d6:	4611      	mov	r1, r2
 800d6d8:	461a      	mov	r2, r3
 800d6da:	460b      	mov	r3, r1
 800d6dc:	80fb      	strh	r3, [r7, #6]
 800d6de:	4613      	mov	r3, r2
 800d6e0:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800d6e2:	68fb      	ldr	r3, [r7, #12]
 800d6e4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d001      	beq.n	800d6f0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800d6f0:	7979      	ldrb	r1, [r7, #5]
 800d6f2:	7e3b      	ldrb	r3, [r7, #24]
 800d6f4:	9303      	str	r3, [sp, #12]
 800d6f6:	88fb      	ldrh	r3, [r7, #6]
 800d6f8:	9302      	str	r3, [sp, #8]
 800d6fa:	68bb      	ldr	r3, [r7, #8]
 800d6fc:	9301      	str	r3, [sp, #4]
 800d6fe:	2301      	movs	r3, #1
 800d700:	9300      	str	r3, [sp, #0]
 800d702:	2300      	movs	r3, #0
 800d704:	2200      	movs	r2, #0
 800d706:	68f8      	ldr	r0, [r7, #12]
 800d708:	f001 fba6 	bl	800ee58 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800d70c:	2300      	movs	r3, #0
}
 800d70e:	4618      	mov	r0, r3
 800d710:	3710      	adds	r7, #16
 800d712:	46bd      	mov	sp, r7
 800d714:	bd80      	pop	{r7, pc}

0800d716 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800d716:	b580      	push	{r7, lr}
 800d718:	b088      	sub	sp, #32
 800d71a:	af04      	add	r7, sp, #16
 800d71c:	60f8      	str	r0, [r7, #12]
 800d71e:	60b9      	str	r1, [r7, #8]
 800d720:	4611      	mov	r1, r2
 800d722:	461a      	mov	r2, r3
 800d724:	460b      	mov	r3, r1
 800d726:	80fb      	strh	r3, [r7, #6]
 800d728:	4613      	mov	r3, r2
 800d72a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800d72c:	7979      	ldrb	r1, [r7, #5]
 800d72e:	2300      	movs	r3, #0
 800d730:	9303      	str	r3, [sp, #12]
 800d732:	88fb      	ldrh	r3, [r7, #6]
 800d734:	9302      	str	r3, [sp, #8]
 800d736:	68bb      	ldr	r3, [r7, #8]
 800d738:	9301      	str	r3, [sp, #4]
 800d73a:	2301      	movs	r3, #1
 800d73c:	9300      	str	r3, [sp, #0]
 800d73e:	2300      	movs	r3, #0
 800d740:	2201      	movs	r2, #1
 800d742:	68f8      	ldr	r0, [r7, #12]
 800d744:	f001 fb88 	bl	800ee58 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d748:	2300      	movs	r3, #0

}
 800d74a:	4618      	mov	r0, r3
 800d74c:	3710      	adds	r7, #16
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}

0800d752 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800d752:	b580      	push	{r7, lr}
 800d754:	b088      	sub	sp, #32
 800d756:	af04      	add	r7, sp, #16
 800d758:	60f8      	str	r0, [r7, #12]
 800d75a:	60b9      	str	r1, [r7, #8]
 800d75c:	4611      	mov	r1, r2
 800d75e:	461a      	mov	r2, r3
 800d760:	460b      	mov	r3, r1
 800d762:	80fb      	strh	r3, [r7, #6]
 800d764:	4613      	mov	r3, r2
 800d766:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d001      	beq.n	800d776 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800d772:	2300      	movs	r3, #0
 800d774:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800d776:	7979      	ldrb	r1, [r7, #5]
 800d778:	7e3b      	ldrb	r3, [r7, #24]
 800d77a:	9303      	str	r3, [sp, #12]
 800d77c:	88fb      	ldrh	r3, [r7, #6]
 800d77e:	9302      	str	r3, [sp, #8]
 800d780:	68bb      	ldr	r3, [r7, #8]
 800d782:	9301      	str	r3, [sp, #4]
 800d784:	2301      	movs	r3, #1
 800d786:	9300      	str	r3, [sp, #0]
 800d788:	2302      	movs	r3, #2
 800d78a:	2200      	movs	r2, #0
 800d78c:	68f8      	ldr	r0, [r7, #12]
 800d78e:	f001 fb63 	bl	800ee58 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800d792:	2300      	movs	r3, #0
}
 800d794:	4618      	mov	r0, r3
 800d796:	3710      	adds	r7, #16
 800d798:	46bd      	mov	sp, r7
 800d79a:	bd80      	pop	{r7, pc}

0800d79c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800d79c:	b580      	push	{r7, lr}
 800d79e:	b088      	sub	sp, #32
 800d7a0:	af04      	add	r7, sp, #16
 800d7a2:	60f8      	str	r0, [r7, #12]
 800d7a4:	60b9      	str	r1, [r7, #8]
 800d7a6:	4611      	mov	r1, r2
 800d7a8:	461a      	mov	r2, r3
 800d7aa:	460b      	mov	r3, r1
 800d7ac:	80fb      	strh	r3, [r7, #6]
 800d7ae:	4613      	mov	r3, r2
 800d7b0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800d7b2:	7979      	ldrb	r1, [r7, #5]
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	9303      	str	r3, [sp, #12]
 800d7b8:	88fb      	ldrh	r3, [r7, #6]
 800d7ba:	9302      	str	r3, [sp, #8]
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	9301      	str	r3, [sp, #4]
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	9300      	str	r3, [sp, #0]
 800d7c4:	2302      	movs	r3, #2
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	68f8      	ldr	r0, [r7, #12]
 800d7ca:	f001 fb45 	bl	800ee58 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800d7ce:	2300      	movs	r3, #0
}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	3710      	adds	r7, #16
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	bd80      	pop	{r7, pc}

0800d7d8 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800d7d8:	b580      	push	{r7, lr}
 800d7da:	b086      	sub	sp, #24
 800d7dc:	af04      	add	r7, sp, #16
 800d7de:	6078      	str	r0, [r7, #4]
 800d7e0:	4608      	mov	r0, r1
 800d7e2:	4611      	mov	r1, r2
 800d7e4:	461a      	mov	r2, r3
 800d7e6:	4603      	mov	r3, r0
 800d7e8:	70fb      	strb	r3, [r7, #3]
 800d7ea:	460b      	mov	r3, r1
 800d7ec:	70bb      	strb	r3, [r7, #2]
 800d7ee:	4613      	mov	r3, r2
 800d7f0:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800d7f2:	7878      	ldrb	r0, [r7, #1]
 800d7f4:	78ba      	ldrb	r2, [r7, #2]
 800d7f6:	78f9      	ldrb	r1, [r7, #3]
 800d7f8:	8b3b      	ldrh	r3, [r7, #24]
 800d7fa:	9302      	str	r3, [sp, #8]
 800d7fc:	7d3b      	ldrb	r3, [r7, #20]
 800d7fe:	9301      	str	r3, [sp, #4]
 800d800:	7c3b      	ldrb	r3, [r7, #16]
 800d802:	9300      	str	r3, [sp, #0]
 800d804:	4603      	mov	r3, r0
 800d806:	6878      	ldr	r0, [r7, #4]
 800d808:	f001 faaa 	bl	800ed60 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800d80c:	2300      	movs	r3, #0

}
 800d80e:	4618      	mov	r0, r3
 800d810:	3708      	adds	r7, #8
 800d812:	46bd      	mov	sp, r7
 800d814:	bd80      	pop	{r7, pc}

0800d816 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800d816:	b580      	push	{r7, lr}
 800d818:	b082      	sub	sp, #8
 800d81a:	af00      	add	r7, sp, #0
 800d81c:	6078      	str	r0, [r7, #4]
 800d81e:	460b      	mov	r3, r1
 800d820:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800d822:	78fb      	ldrb	r3, [r7, #3]
 800d824:	4619      	mov	r1, r3
 800d826:	6878      	ldr	r0, [r7, #4]
 800d828:	f001 fae0 	bl	800edec <USBH_LL_ClosePipe>

  return USBH_OK;
 800d82c:	2300      	movs	r3, #0

}
 800d82e:	4618      	mov	r0, r3
 800d830:	3708      	adds	r7, #8
 800d832:	46bd      	mov	sp, r7
 800d834:	bd80      	pop	{r7, pc}

0800d836 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800d836:	b580      	push	{r7, lr}
 800d838:	b084      	sub	sp, #16
 800d83a:	af00      	add	r7, sp, #0
 800d83c:	6078      	str	r0, [r7, #4]
 800d83e:	460b      	mov	r3, r1
 800d840:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800d842:	6878      	ldr	r0, [r7, #4]
 800d844:	f000 f831 	bl	800d8aa <USBH_GetFreePipe>
 800d848:	4603      	mov	r3, r0
 800d84a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800d84c:	89fb      	ldrh	r3, [r7, #14]
 800d84e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800d852:	4293      	cmp	r3, r2
 800d854:	d007      	beq.n	800d866 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800d856:	89fa      	ldrh	r2, [r7, #14]
 800d858:	78fb      	ldrb	r3, [r7, #3]
 800d85a:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	32e0      	adds	r2, #224	; 0xe0
 800d862:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800d866:	89fb      	ldrh	r3, [r7, #14]
 800d868:	b2db      	uxtb	r3, r3
}
 800d86a:	4618      	mov	r0, r3
 800d86c:	3710      	adds	r7, #16
 800d86e:	46bd      	mov	sp, r7
 800d870:	bd80      	pop	{r7, pc}

0800d872 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800d872:	b480      	push	{r7}
 800d874:	b083      	sub	sp, #12
 800d876:	af00      	add	r7, sp, #0
 800d878:	6078      	str	r0, [r7, #4]
 800d87a:	460b      	mov	r3, r1
 800d87c:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800d87e:	78fb      	ldrb	r3, [r7, #3]
 800d880:	2b0a      	cmp	r3, #10
 800d882:	d80b      	bhi.n	800d89c <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800d884:	78fa      	ldrb	r2, [r7, #3]
 800d886:	78f9      	ldrb	r1, [r7, #3]
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	31e0      	adds	r1, #224	; 0xe0
 800d88c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d890:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	32e0      	adds	r2, #224	; 0xe0
 800d898:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800d89c:	2300      	movs	r3, #0
}
 800d89e:	4618      	mov	r0, r3
 800d8a0:	370c      	adds	r7, #12
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a8:	4770      	bx	lr

0800d8aa <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800d8aa:	b480      	push	{r7}
 800d8ac:	b085      	sub	sp, #20
 800d8ae:	af00      	add	r7, sp, #0
 800d8b0:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	73fb      	strb	r3, [r7, #15]
 800d8ba:	e00e      	b.n	800d8da <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800d8bc:	7bfa      	ldrb	r2, [r7, #15]
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	32e0      	adds	r2, #224	; 0xe0
 800d8c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d8c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d102      	bne.n	800d8d4 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800d8ce:	7bfb      	ldrb	r3, [r7, #15]
 800d8d0:	b29b      	uxth	r3, r3
 800d8d2:	e007      	b.n	800d8e4 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800d8d4:	7bfb      	ldrb	r3, [r7, #15]
 800d8d6:	3301      	adds	r3, #1
 800d8d8:	73fb      	strb	r3, [r7, #15]
 800d8da:	7bfb      	ldrb	r3, [r7, #15]
 800d8dc:	2b0a      	cmp	r3, #10
 800d8de:	d9ed      	bls.n	800d8bc <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800d8e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	3714      	adds	r7, #20
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ee:	4770      	bx	lr

0800d8f0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d8f0:	b480      	push	{r7}
 800d8f2:	b087      	sub	sp, #28
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	60f8      	str	r0, [r7, #12]
 800d8f8:	60b9      	str	r1, [r7, #8]
 800d8fa:	4613      	mov	r3, r2
 800d8fc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d8fe:	2301      	movs	r3, #1
 800d900:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d902:	2300      	movs	r3, #0
 800d904:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d906:	4b1f      	ldr	r3, [pc, #124]	; (800d984 <FATFS_LinkDriverEx+0x94>)
 800d908:	7a5b      	ldrb	r3, [r3, #9]
 800d90a:	b2db      	uxtb	r3, r3
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d131      	bne.n	800d974 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d910:	4b1c      	ldr	r3, [pc, #112]	; (800d984 <FATFS_LinkDriverEx+0x94>)
 800d912:	7a5b      	ldrb	r3, [r3, #9]
 800d914:	b2db      	uxtb	r3, r3
 800d916:	461a      	mov	r2, r3
 800d918:	4b1a      	ldr	r3, [pc, #104]	; (800d984 <FATFS_LinkDriverEx+0x94>)
 800d91a:	2100      	movs	r1, #0
 800d91c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d91e:	4b19      	ldr	r3, [pc, #100]	; (800d984 <FATFS_LinkDriverEx+0x94>)
 800d920:	7a5b      	ldrb	r3, [r3, #9]
 800d922:	b2db      	uxtb	r3, r3
 800d924:	4a17      	ldr	r2, [pc, #92]	; (800d984 <FATFS_LinkDriverEx+0x94>)
 800d926:	009b      	lsls	r3, r3, #2
 800d928:	4413      	add	r3, r2
 800d92a:	68fa      	ldr	r2, [r7, #12]
 800d92c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d92e:	4b15      	ldr	r3, [pc, #84]	; (800d984 <FATFS_LinkDriverEx+0x94>)
 800d930:	7a5b      	ldrb	r3, [r3, #9]
 800d932:	b2db      	uxtb	r3, r3
 800d934:	461a      	mov	r2, r3
 800d936:	4b13      	ldr	r3, [pc, #76]	; (800d984 <FATFS_LinkDriverEx+0x94>)
 800d938:	4413      	add	r3, r2
 800d93a:	79fa      	ldrb	r2, [r7, #7]
 800d93c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d93e:	4b11      	ldr	r3, [pc, #68]	; (800d984 <FATFS_LinkDriverEx+0x94>)
 800d940:	7a5b      	ldrb	r3, [r3, #9]
 800d942:	b2db      	uxtb	r3, r3
 800d944:	1c5a      	adds	r2, r3, #1
 800d946:	b2d1      	uxtb	r1, r2
 800d948:	4a0e      	ldr	r2, [pc, #56]	; (800d984 <FATFS_LinkDriverEx+0x94>)
 800d94a:	7251      	strb	r1, [r2, #9]
 800d94c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d94e:	7dbb      	ldrb	r3, [r7, #22]
 800d950:	3330      	adds	r3, #48	; 0x30
 800d952:	b2da      	uxtb	r2, r3
 800d954:	68bb      	ldr	r3, [r7, #8]
 800d956:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d958:	68bb      	ldr	r3, [r7, #8]
 800d95a:	3301      	adds	r3, #1
 800d95c:	223a      	movs	r2, #58	; 0x3a
 800d95e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d960:	68bb      	ldr	r3, [r7, #8]
 800d962:	3302      	adds	r3, #2
 800d964:	222f      	movs	r2, #47	; 0x2f
 800d966:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d968:	68bb      	ldr	r3, [r7, #8]
 800d96a:	3303      	adds	r3, #3
 800d96c:	2200      	movs	r2, #0
 800d96e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d970:	2300      	movs	r3, #0
 800d972:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d974:	7dfb      	ldrb	r3, [r7, #23]
}
 800d976:	4618      	mov	r0, r3
 800d978:	371c      	adds	r7, #28
 800d97a:	46bd      	mov	sp, r7
 800d97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d980:	4770      	bx	lr
 800d982:	bf00      	nop
 800d984:	200207c4 	.word	0x200207c4

0800d988 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d988:	b580      	push	{r7, lr}
 800d98a:	b082      	sub	sp, #8
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	6078      	str	r0, [r7, #4]
 800d990:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d992:	2200      	movs	r2, #0
 800d994:	6839      	ldr	r1, [r7, #0]
 800d996:	6878      	ldr	r0, [r7, #4]
 800d998:	f7ff ffaa 	bl	800d8f0 <FATFS_LinkDriverEx>
 800d99c:	4603      	mov	r3, r0
}
 800d99e:	4618      	mov	r0, r3
 800d9a0:	3708      	adds	r7, #8
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	bd80      	pop	{r7, pc}
	...

0800d9a8 <Application_Init>:

#include "main.h"
#include "APDS9309.h"

void Application_Init(void)
{
 800d9a8:	b580      	push	{r7, lr}
 800d9aa:	b08e      	sub	sp, #56	; 0x38
 800d9ac:	af00      	add	r7, sp, #0

	/*--------------------------------
	 *Delay startup
	 *------------------------------*/
	HAL_Delay(100);
 800d9ae:	2064      	movs	r0, #100	; 0x64
 800d9b0:	f7f3 fb14 	bl	8000fdc <HAL_Delay>
	//Configure peripherals
	/***************************************************************/

	//IO_App_Init();

	SPI_Test();
 800d9b4:	f003 fba2 	bl	80110fc <SPI_Test>

	Init_M41T94rtc();
 800d9b8:	f002 f94c 	bl	800fc54 <Init_M41T94rtc>

	DMA_Init();
 800d9bc:	f003 f902 	bl	8010bc4 <DMA_Init>

	// TODO  App_VisionModules_Init();

	//TODO  App_EventManager_Init();

	if(NV_RAM_SPI_Test() == SPI_OK)
 800d9c0:	f002 fdfd 	bl	80105be <NV_RAM_SPI_Test>
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d103      	bne.n	800d9d2 <Application_Init+0x2a>
	{
		IC_Flags.RTC_OK = true;
 800d9ca:	4b20      	ldr	r3, [pc, #128]	; (800da4c <Application_Init+0xa4>)
 800d9cc:	2201      	movs	r2, #1
 800d9ce:	701a      	strb	r2, [r3, #0]
 800d9d0:	e002      	b.n	800d9d8 <Application_Init+0x30>
	}
	else
	{
		IC_Flags.RTC_OK = false;
 800d9d2:	4b1e      	ldr	r3, [pc, #120]	; (800da4c <Application_Init+0xa4>)
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	701a      	strb	r2, [r3, #0]
	}

	if(ADPS9309_Init() == APDS9309_OK)
 800d9d8:	f001 fc7c 	bl	800f2d4 <ADPS9309_Init>
 800d9dc:	4603      	mov	r3, r0
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d103      	bne.n	800d9ea <Application_Init+0x42>
	{
		IC_Flags.Light_Sensor_OK = true;
 800d9e2:	4b1a      	ldr	r3, [pc, #104]	; (800da4c <Application_Init+0xa4>)
 800d9e4:	2201      	movs	r2, #1
 800d9e6:	705a      	strb	r2, [r3, #1]
 800d9e8:	e002      	b.n	800d9f0 <Application_Init+0x48>
	}
	else
	{
		IC_Flags.Light_Sensor_OK = false;
 800d9ea:	4b18      	ldr	r3, [pc, #96]	; (800da4c <Application_Init+0xa4>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	705a      	strb	r2, [r3, #1]
	}

	/*===============================
	 * Initialise ACK flag
	 *==============================*/
	App_ACK_Init ();
 800d9f0:	f000 f84c 	bl	800da8c <App_ACK_Init>

	//=== Initialise LCD ===
	LCD_Init();
 800d9f4:	f003 fb58 	bl	80110a8 <LCD_Init>
	uint8_t NOR_STATUS = 0;
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	char NOR_Msg[50] = {0};
 800d9fe:	1d3b      	adds	r3, r7, #4
 800da00:	2232      	movs	r2, #50	; 0x32
 800da02:	2100      	movs	r1, #0
 800da04:	4618      	mov	r0, r3
 800da06:	f006 fc52 	bl	80142ae <memset>
	/****************************************************************/
	//Configure External NORFLASH Device
	/***************************************************************/
	S29GL01GS_Init(&NOR_STATUS, &NOR_Msg[0]);
 800da0a:	1d3a      	adds	r2, r7, #4
 800da0c:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800da10:	4611      	mov	r1, r2
 800da12:	4618      	mov	r0, r3
 800da14:	f002 fe82 	bl	801071c <S29GL01GS_Init>

	if(NOR_STATUS == 0)
 800da18:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d103      	bne.n	800da28 <Application_Init+0x80>
	{
		IC_Flags.NOR_FLASH_OK = true;
 800da20:	4b0a      	ldr	r3, [pc, #40]	; (800da4c <Application_Init+0xa4>)
 800da22:	2201      	movs	r2, #1
 800da24:	709a      	strb	r2, [r3, #2]
 800da26:	e002      	b.n	800da2e <Application_Init+0x86>
	}
	else
	{
		IC_Flags.NOR_FLASH_OK = false;
 800da28:	4b08      	ldr	r3, [pc, #32]	; (800da4c <Application_Init+0xa4>)
 800da2a:	2200      	movs	r2, #0
 800da2c:	709a      	strb	r2, [r3, #2]
	}
//	S29GL01GS_Test();

	//=== SN65DSI83_Send_Settings();
	SN65DSI83_Send_Settings();
 800da2e:	f002 fffb 	bl	8010a28 <SN65DSI83_Send_Settings>



	TIM3_Start();
 800da32:	f003 fbd7 	bl	80111e4 <TIM3_Start>

	// === Turn on Display ===
	BSP_LCD_DisplayOn();
 800da36:	f001 ff37 	bl	800f8a8 <BSP_LCD_DisplayOn>

	// === Clear Screen Black ===
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 800da3a:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800da3e:	f001 fd93 	bl	800f568 <BSP_LCD_Clear>

	//	IO_Output_control(LCD_Power, On);
	//	IO_Output_control(LCD_BL, On);
}
 800da42:	bf00      	nop
 800da44:	3738      	adds	r7, #56	; 0x38
 800da46:	46bd      	mov	sp, r7
 800da48:	bd80      	pop	{r7, pc}
 800da4a:	bf00      	nop
 800da4c:	20021034 	.word	0x20021034

0800da50 <TextToScreen_SML>:

	BSP_LCD_DisplayStringAt(x, y, textString, LEFT_MODE);
}

void TextToScreen_SML(int x, int y, char *textString, uint32_t FColor, uint32_t BColor)
{
 800da50:	b580      	push	{r7, lr}
 800da52:	b084      	sub	sp, #16
 800da54:	af00      	add	r7, sp, #0
 800da56:	60f8      	str	r0, [r7, #12]
 800da58:	60b9      	str	r1, [r7, #8]
 800da5a:	607a      	str	r2, [r7, #4]
 800da5c:	603b      	str	r3, [r7, #0]
	BSP_LCD_SetBackColor(BColor);
 800da5e:	69b8      	ldr	r0, [r7, #24]
 800da60:	f001 fd4e 	bl	800f500 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(FColor);
 800da64:	6838      	ldr	r0, [r7, #0]
 800da66:	f001 fd31 	bl	800f4cc <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font16);
 800da6a:	4807      	ldr	r0, [pc, #28]	; (800da88 <TextToScreen_SML+0x38>)
 800da6c:	f001 fd62 	bl	800f534 <BSP_LCD_SetFont>

	BSP_LCD_DisplayStringAt(x, y, textString, LEFT_MODE);
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	b298      	uxth	r0, r3
 800da74:	68bb      	ldr	r3, [r7, #8]
 800da76:	b299      	uxth	r1, r3
 800da78:	2303      	movs	r3, #3
 800da7a:	687a      	ldr	r2, [r7, #4]
 800da7c:	f001 fde4 	bl	800f648 <BSP_LCD_DisplayStringAt>
}
 800da80:	bf00      	nop
 800da82:	3710      	adds	r7, #16
 800da84:	46bd      	mov	sp, r7
 800da86:	bd80      	pop	{r7, pc}
 800da88:	20020008 	.word	0x20020008

0800da8c <App_ACK_Init>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void App_ACK_Init (void)
{
 800da8c:	b480      	push	{r7}
 800da8e:	af00      	add	r7, sp, #0

	User_Button[ACK_Up].ACK_Flag			=	&Input_Flags.Button_1;
 800da90:	4b08      	ldr	r3, [pc, #32]	; (800dab4 <App_ACK_Init+0x28>)
 800da92:	4a09      	ldr	r2, [pc, #36]	; (800dab8 <App_ACK_Init+0x2c>)
 800da94:	601a      	str	r2, [r3, #0]
	User_Button[ACK_Down].ACK_Flag			=	&Input_Flags.Button_2;
 800da96:	4b07      	ldr	r3, [pc, #28]	; (800dab4 <App_ACK_Init+0x28>)
 800da98:	4a08      	ldr	r2, [pc, #32]	; (800dabc <App_ACK_Init+0x30>)
 800da9a:	60da      	str	r2, [r3, #12]
	User_Button[ACK_Left].ACK_Flag			=	&Input_Flags.Button_3;
 800da9c:	4b05      	ldr	r3, [pc, #20]	; (800dab4 <App_ACK_Init+0x28>)
 800da9e:	4a08      	ldr	r2, [pc, #32]	; (800dac0 <App_ACK_Init+0x34>)
 800daa0:	619a      	str	r2, [r3, #24]
	User_Button[ACK_Right].ACK_Flag			=	&Input_Flags.Button_4;
 800daa2:	4b04      	ldr	r3, [pc, #16]	; (800dab4 <App_ACK_Init+0x28>)
 800daa4:	4a07      	ldr	r2, [pc, #28]	; (800dac4 <App_ACK_Init+0x38>)
 800daa6:	625a      	str	r2, [r3, #36]	; 0x24

}
 800daa8:	bf00      	nop
 800daaa:	46bd      	mov	sp, r7
 800daac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dab0:	4770      	bx	lr
 800dab2:	bf00      	nop
 800dab4:	20021204 	.word	0x20021204
 800dab8:	20021141 	.word	0x20021141
 800dabc:	20021142 	.word	0x20021142
 800dac0:	20021143 	.word	0x20021143
 800dac4:	20021144 	.word	0x20021144

0800dac8 <MX_CAN1_Init>:

/* USER CODE END 0 */

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	af00      	add	r7, sp, #0
  HAL_CAN_DeInit(&hcan1);
 800dacc:	4831      	ldr	r0, [pc, #196]	; (800db94 <MX_CAN1_Init+0xcc>)
 800dace:	f7f3 fba3 	bl	8001218 <HAL_CAN_DeInit>
  //HAL_CAN_MspInit(&hcan1);

  hcan1.Instance = CAN1;
 800dad2:	4b30      	ldr	r3, [pc, #192]	; (800db94 <MX_CAN1_Init+0xcc>)
 800dad4:	4a30      	ldr	r2, [pc, #192]	; (800db98 <MX_CAN1_Init+0xd0>)
 800dad6:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 14;
 800dad8:	4b2e      	ldr	r3, [pc, #184]	; (800db94 <MX_CAN1_Init+0xcc>)
 800dada:	220e      	movs	r2, #14
 800dadc:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800dade:	4b2d      	ldr	r3, [pc, #180]	; (800db94 <MX_CAN1_Init+0xcc>)
 800dae0:	2200      	movs	r2, #0
 800dae2:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800dae4:	4b2b      	ldr	r3, [pc, #172]	; (800db94 <MX_CAN1_Init+0xcc>)
 800dae6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800daea:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_9TQ;
 800daec:	4b29      	ldr	r3, [pc, #164]	; (800db94 <MX_CAN1_Init+0xcc>)
 800daee:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800daf2:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800daf4:	4b27      	ldr	r3, [pc, #156]	; (800db94 <MX_CAN1_Init+0xcc>)
 800daf6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800dafa:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800dafc:	4b25      	ldr	r3, [pc, #148]	; (800db94 <MX_CAN1_Init+0xcc>)
 800dafe:	2200      	movs	r2, #0
 800db00:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800db02:	4b24      	ldr	r3, [pc, #144]	; (800db94 <MX_CAN1_Init+0xcc>)
 800db04:	2200      	movs	r2, #0
 800db06:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800db08:	4b22      	ldr	r3, [pc, #136]	; (800db94 <MX_CAN1_Init+0xcc>)
 800db0a:	2200      	movs	r2, #0
 800db0c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800db0e:	4b21      	ldr	r3, [pc, #132]	; (800db94 <MX_CAN1_Init+0xcc>)
 800db10:	2200      	movs	r2, #0
 800db12:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800db14:	4b1f      	ldr	r3, [pc, #124]	; (800db94 <MX_CAN1_Init+0xcc>)
 800db16:	2200      	movs	r2, #0
 800db18:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 800db1a:	4b1e      	ldr	r3, [pc, #120]	; (800db94 <MX_CAN1_Init+0xcc>)
 800db1c:	2201      	movs	r2, #1
 800db1e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800db20:	481c      	ldr	r0, [pc, #112]	; (800db94 <MX_CAN1_Init+0xcc>)
 800db22:	f7f3 fa7d 	bl	8001020 <HAL_CAN_Init>
 800db26:	4603      	mov	r3, r0
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d003      	beq.n	800db34 <MX_CAN1_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800db2c:	214f      	movs	r1, #79	; 0x4f
 800db2e:	481b      	ldr	r0, [pc, #108]	; (800db9c <MX_CAN1_Init+0xd4>)
 800db30:	f005 ff40 	bl	80139b4 <_Error_Handler>
  }

  //Deactivate Filter
  CAN1_Filters.FilterIdHigh = 0x0000;
 800db34:	4b1a      	ldr	r3, [pc, #104]	; (800dba0 <MX_CAN1_Init+0xd8>)
 800db36:	2200      	movs	r2, #0
 800db38:	601a      	str	r2, [r3, #0]
  CAN1_Filters.FilterIdLow = 0x0000;
 800db3a:	4b19      	ldr	r3, [pc, #100]	; (800dba0 <MX_CAN1_Init+0xd8>)
 800db3c:	2200      	movs	r2, #0
 800db3e:	605a      	str	r2, [r3, #4]
  CAN1_Filters.FilterMaskIdHigh = 0x0000;
 800db40:	4b17      	ldr	r3, [pc, #92]	; (800dba0 <MX_CAN1_Init+0xd8>)
 800db42:	2200      	movs	r2, #0
 800db44:	609a      	str	r2, [r3, #8]
  CAN1_Filters.FilterMaskIdLow = 0x0000;
 800db46:	4b16      	ldr	r3, [pc, #88]	; (800dba0 <MX_CAN1_Init+0xd8>)
 800db48:	2200      	movs	r2, #0
 800db4a:	60da      	str	r2, [r3, #12]
  CAN1_Filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800db4c:	4b14      	ldr	r3, [pc, #80]	; (800dba0 <MX_CAN1_Init+0xd8>)
 800db4e:	2200      	movs	r2, #0
 800db50:	611a      	str	r2, [r3, #16]
  CAN1_Filters.FilterMode = CAN_FILTERMODE_IDMASK;
 800db52:	4b13      	ldr	r3, [pc, #76]	; (800dba0 <MX_CAN1_Init+0xd8>)
 800db54:	2200      	movs	r2, #0
 800db56:	619a      	str	r2, [r3, #24]
  CAN1_Filters.FilterScale = CAN_FILTERSCALE_32BIT;
 800db58:	4b11      	ldr	r3, [pc, #68]	; (800dba0 <MX_CAN1_Init+0xd8>)
 800db5a:	2201      	movs	r2, #1
 800db5c:	61da      	str	r2, [r3, #28]
  CAN1_Filters.FilterBank = 0;
 800db5e:	4b10      	ldr	r3, [pc, #64]	; (800dba0 <MX_CAN1_Init+0xd8>)
 800db60:	2200      	movs	r2, #0
 800db62:	615a      	str	r2, [r3, #20]
  CAN1_Filters.FilterActivation = ENABLE;
 800db64:	4b0e      	ldr	r3, [pc, #56]	; (800dba0 <MX_CAN1_Init+0xd8>)
 800db66:	2201      	movs	r2, #1
 800db68:	621a      	str	r2, [r3, #32]

  HAL_CAN_ConfigFilter(&hcan1, &CAN1_Filters);
 800db6a:	490d      	ldr	r1, [pc, #52]	; (800dba0 <MX_CAN1_Init+0xd8>)
 800db6c:	4809      	ldr	r0, [pc, #36]	; (800db94 <MX_CAN1_Init+0xcc>)
 800db6e:	f7f3 fb77 	bl	8001260 <HAL_CAN_ConfigFilter>
  //Activate CAN1 RX interrupt
  HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800db72:	2200      	movs	r2, #0
 800db74:	2100      	movs	r1, #0
 800db76:	2014      	movs	r0, #20
 800db78:	f7f4 f855 	bl	8001c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800db7c:	2014      	movs	r0, #20
 800db7e:	f7f4 f86e 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800db82:	2102      	movs	r1, #2
 800db84:	4803      	ldr	r0, [pc, #12]	; (800db94 <MX_CAN1_Init+0xcc>)
 800db86:	f7f3 fcea 	bl	800155e <HAL_CAN_ActivateNotification>
  //Start CAN1
  HAL_CAN_Start(&hcan1);
 800db8a:	4802      	ldr	r0, [pc, #8]	; (800db94 <MX_CAN1_Init+0xcc>)
 800db8c:	f7f3 fc56 	bl	800143c <HAL_CAN_Start>

}
 800db90:	bf00      	nop
 800db92:	bd80      	pop	{r7, pc}
 800db94:	200211bc 	.word	0x200211bc
 800db98:	40006400 	.word	0x40006400
 800db9c:	08016c8c 	.word	0x08016c8c
 800dba0:	200210b4 	.word	0x200210b4

0800dba4 <MX_CAN2_Init>:

/* CAN2 init function */
void MX_CAN2_Init(void)
{
 800dba4:	b580      	push	{r7, lr}
 800dba6:	af00      	add	r7, sp, #0

  HAL_CAN_DeInit(&hcan2);
 800dba8:	4831      	ldr	r0, [pc, #196]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbaa:	f7f3 fb35 	bl	8001218 <HAL_CAN_DeInit>

  hcan2.Instance = CAN2;
 800dbae:	4b30      	ldr	r3, [pc, #192]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbb0:	4a30      	ldr	r2, [pc, #192]	; (800dc74 <MX_CAN2_Init+0xd0>)
 800dbb2:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 14;
 800dbb4:	4b2e      	ldr	r3, [pc, #184]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbb6:	220e      	movs	r2, #14
 800dbb8:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800dbba:	4b2d      	ldr	r3, [pc, #180]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbbc:	2200      	movs	r2, #0
 800dbbe:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800dbc0:	4b2b      	ldr	r3, [pc, #172]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbc2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800dbc6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_9TQ;
 800dbc8:	4b29      	ldr	r3, [pc, #164]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbca:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800dbce:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_2TQ;
 800dbd0:	4b27      	ldr	r3, [pc, #156]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbd2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800dbd6:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 800dbd8:	4b25      	ldr	r3, [pc, #148]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbda:	2200      	movs	r2, #0
 800dbdc:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 800dbde:	4b24      	ldr	r3, [pc, #144]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbe0:	2200      	movs	r2, #0
 800dbe2:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 800dbe4:	4b22      	ldr	r3, [pc, #136]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 800dbea:	4b21      	ldr	r3, [pc, #132]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbec:	2200      	movs	r2, #0
 800dbee:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 800dbf0:	4b1f      	ldr	r3, [pc, #124]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbf2:	2200      	movs	r2, #0
 800dbf4:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 800dbf6:	4b1e      	ldr	r3, [pc, #120]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbf8:	2201      	movs	r2, #1
 800dbfa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 800dbfc:	481c      	ldr	r0, [pc, #112]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dbfe:	f7f3 fa0f 	bl	8001020 <HAL_CAN_Init>
 800dc02:	4603      	mov	r3, r0
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d003      	beq.n	800dc10 <MX_CAN2_Init+0x6c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800dc08:	217b      	movs	r1, #123	; 0x7b
 800dc0a:	481b      	ldr	r0, [pc, #108]	; (800dc78 <MX_CAN2_Init+0xd4>)
 800dc0c:	f005 fed2 	bl	80139b4 <_Error_Handler>
  }
  //Set filter
  CAN2_Filters.FilterIdHigh = 0x0000;
 800dc10:	4b1a      	ldr	r3, [pc, #104]	; (800dc7c <MX_CAN2_Init+0xd8>)
 800dc12:	2200      	movs	r2, #0
 800dc14:	601a      	str	r2, [r3, #0]
  CAN2_Filters.FilterIdLow = 0x0000;
 800dc16:	4b19      	ldr	r3, [pc, #100]	; (800dc7c <MX_CAN2_Init+0xd8>)
 800dc18:	2200      	movs	r2, #0
 800dc1a:	605a      	str	r2, [r3, #4]
  CAN2_Filters.FilterMaskIdHigh = 0x0000;
 800dc1c:	4b17      	ldr	r3, [pc, #92]	; (800dc7c <MX_CAN2_Init+0xd8>)
 800dc1e:	2200      	movs	r2, #0
 800dc20:	609a      	str	r2, [r3, #8]
  CAN2_Filters.FilterMaskIdLow = 0x0000;
 800dc22:	4b16      	ldr	r3, [pc, #88]	; (800dc7c <MX_CAN2_Init+0xd8>)
 800dc24:	2200      	movs	r2, #0
 800dc26:	60da      	str	r2, [r3, #12]
  CAN2_Filters.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800dc28:	4b14      	ldr	r3, [pc, #80]	; (800dc7c <MX_CAN2_Init+0xd8>)
 800dc2a:	2200      	movs	r2, #0
 800dc2c:	611a      	str	r2, [r3, #16]
  CAN2_Filters.FilterMode = CAN_FILTERMODE_IDMASK;
 800dc2e:	4b13      	ldr	r3, [pc, #76]	; (800dc7c <MX_CAN2_Init+0xd8>)
 800dc30:	2200      	movs	r2, #0
 800dc32:	619a      	str	r2, [r3, #24]
  CAN2_Filters.FilterScale = CAN_FILTERSCALE_32BIT;
 800dc34:	4b11      	ldr	r3, [pc, #68]	; (800dc7c <MX_CAN2_Init+0xd8>)
 800dc36:	2201      	movs	r2, #1
 800dc38:	61da      	str	r2, [r3, #28]
  CAN2_Filters.FilterBank = 7;
 800dc3a:	4b10      	ldr	r3, [pc, #64]	; (800dc7c <MX_CAN2_Init+0xd8>)
 800dc3c:	2207      	movs	r2, #7
 800dc3e:	615a      	str	r2, [r3, #20]
  CAN2_Filters.FilterActivation = ENABLE;
 800dc40:	4b0e      	ldr	r3, [pc, #56]	; (800dc7c <MX_CAN2_Init+0xd8>)
 800dc42:	2201      	movs	r2, #1
 800dc44:	621a      	str	r2, [r3, #32]
  HAL_CAN_ConfigFilter(&hcan2, &CAN2_Filters);
 800dc46:	490d      	ldr	r1, [pc, #52]	; (800dc7c <MX_CAN2_Init+0xd8>)
 800dc48:	4809      	ldr	r0, [pc, #36]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dc4a:	f7f3 fb09 	bl	8001260 <HAL_CAN_ConfigFilter>
  //Activate CAN2 RX interrupt
  HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 800dc4e:	2200      	movs	r2, #0
 800dc50:	2100      	movs	r1, #0
 800dc52:	2040      	movs	r0, #64	; 0x40
 800dc54:	f7f3 ffe7 	bl	8001c26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800dc58:	2040      	movs	r0, #64	; 0x40
 800dc5a:	f7f4 f800 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 800dc5e:	2102      	movs	r1, #2
 800dc60:	4803      	ldr	r0, [pc, #12]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dc62:	f7f3 fc7c 	bl	800155e <HAL_CAN_ActivateNotification>
  //Start CAN2
  HAL_CAN_Start(&hcan2);
 800dc66:	4802      	ldr	r0, [pc, #8]	; (800dc70 <MX_CAN2_Init+0xcc>)
 800dc68:	f7f3 fbe8 	bl	800143c <HAL_CAN_Start>
}
 800dc6c:	bf00      	nop
 800dc6e:	bd80      	pop	{r7, pc}
 800dc70:	2002100c 	.word	0x2002100c
 800dc74:	40006800 	.word	0x40006800
 800dc78:	08016c8c 	.word	0x08016c8c
 800dc7c:	20020f88 	.word	0x20020f88

0800dc80 <HAL_CAN_MspInit>:
//static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
//static uint32_t HAL_RCC_CAN3_CLK_ENABLED=0;
//static uint32_t HAL_RCC_CAN2_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800dc80:	b580      	push	{r7, lr}
 800dc82:	b08a      	sub	sp, #40	; 0x28
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(canHandle->Instance==CAN1)
 800dc88:	687b      	ldr	r3, [r7, #4]
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	4a3c      	ldr	r2, [pc, #240]	; (800dd80 <HAL_CAN_MspInit+0x100>)
 800dc8e:	4293      	cmp	r3, r2
 800dc90:	d12e      	bne.n	800dcf0 <HAL_CAN_MspInit+0x70>

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
//    HAL_RCC_CAN1_CLK_ENABLED++;
//    if(HAL_RCC_CAN1_CLK_ENABLED==1){
      __HAL_RCC_CAN1_CLK_ENABLE();
 800dc92:	4a3c      	ldr	r2, [pc, #240]	; (800dd84 <HAL_CAN_MspInit+0x104>)
 800dc94:	4b3b      	ldr	r3, [pc, #236]	; (800dd84 <HAL_CAN_MspInit+0x104>)
 800dc96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dc98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800dc9c:	6413      	str	r3, [r2, #64]	; 0x40
 800dc9e:	4b39      	ldr	r3, [pc, #228]	; (800dd84 <HAL_CAN_MspInit+0x104>)
 800dca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dca6:	613b      	str	r3, [r7, #16]
 800dca8:	693b      	ldr	r3, [r7, #16]
  
    /**CAN1 GPIO Configuration    
    PH14     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800dcaa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800dcae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dcb0:	2302      	movs	r3, #2
 800dcb2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dcb4:	2300      	movs	r3, #0
 800dcb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dcb8:	2303      	movs	r3, #3
 800dcba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800dcbc:	2309      	movs	r3, #9
 800dcbe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800dcc0:	f107 0314 	add.w	r3, r7, #20
 800dcc4:	4619      	mov	r1, r3
 800dcc6:	4830      	ldr	r0, [pc, #192]	; (800dd88 <HAL_CAN_MspInit+0x108>)
 800dcc8:	f7f5 fa8c 	bl	80031e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800dccc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800dcd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dcd2:	2302      	movs	r3, #2
 800dcd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dcda:	2303      	movs	r3, #3
 800dcdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800dcde:	2309      	movs	r3, #9
 800dce0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dce2:	f107 0314 	add.w	r3, r7, #20
 800dce6:	4619      	mov	r1, r3
 800dce8:	4828      	ldr	r0, [pc, #160]	; (800dd8c <HAL_CAN_MspInit+0x10c>)
 800dcea:	f7f5 fa7b 	bl	80031e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN3_MspInit 1 */

  /* USER CODE END CAN3_MspInit 1 */
  }
}
 800dcee:	e043      	b.n	800dd78 <HAL_CAN_MspInit+0xf8>
  else if(canHandle->Instance==CAN2)
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	4a26      	ldr	r2, [pc, #152]	; (800dd90 <HAL_CAN_MspInit+0x110>)
 800dcf6:	4293      	cmp	r3, r2
 800dcf8:	d11c      	bne.n	800dd34 <HAL_CAN_MspInit+0xb4>
      __HAL_RCC_CAN2_CLK_ENABLE();
 800dcfa:	4a22      	ldr	r2, [pc, #136]	; (800dd84 <HAL_CAN_MspInit+0x104>)
 800dcfc:	4b21      	ldr	r3, [pc, #132]	; (800dd84 <HAL_CAN_MspInit+0x104>)
 800dcfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd00:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800dd04:	6413      	str	r3, [r2, #64]	; 0x40
 800dd06:	4b1f      	ldr	r3, [pc, #124]	; (800dd84 <HAL_CAN_MspInit+0x104>)
 800dd08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd0a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800dd0e:	60fb      	str	r3, [r7, #12]
 800dd10:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800dd12:	2360      	movs	r3, #96	; 0x60
 800dd14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dd16:	2302      	movs	r3, #2
 800dd18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dd1e:	2303      	movs	r3, #3
 800dd20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800dd22:	2309      	movs	r3, #9
 800dd24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800dd26:	f107 0314 	add.w	r3, r7, #20
 800dd2a:	4619      	mov	r1, r3
 800dd2c:	4817      	ldr	r0, [pc, #92]	; (800dd8c <HAL_CAN_MspInit+0x10c>)
 800dd2e:	f7f5 fa59 	bl	80031e4 <HAL_GPIO_Init>
}
 800dd32:	e021      	b.n	800dd78 <HAL_CAN_MspInit+0xf8>
  else if(canHandle->Instance==CAN3)
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	4a16      	ldr	r2, [pc, #88]	; (800dd94 <HAL_CAN_MspInit+0x114>)
 800dd3a:	4293      	cmp	r3, r2
 800dd3c:	d11c      	bne.n	800dd78 <HAL_CAN_MspInit+0xf8>
      __HAL_RCC_CAN3_CLK_ENABLE();
 800dd3e:	4a11      	ldr	r2, [pc, #68]	; (800dd84 <HAL_CAN_MspInit+0x104>)
 800dd40:	4b10      	ldr	r3, [pc, #64]	; (800dd84 <HAL_CAN_MspInit+0x104>)
 800dd42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800dd48:	6413      	str	r3, [r2, #64]	; 0x40
 800dd4a:	4b0e      	ldr	r3, [pc, #56]	; (800dd84 <HAL_CAN_MspInit+0x104>)
 800dd4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dd4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800dd52:	60bb      	str	r3, [r7, #8]
 800dd54:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 800dd56:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 800dd5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dd5c:	2302      	movs	r3, #2
 800dd5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dd60:	2300      	movs	r3, #0
 800dd62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dd64:	2303      	movs	r3, #3
 800dd66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 800dd68:	230b      	movs	r3, #11
 800dd6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dd6c:	f107 0314 	add.w	r3, r7, #20
 800dd70:	4619      	mov	r1, r3
 800dd72:	4809      	ldr	r0, [pc, #36]	; (800dd98 <HAL_CAN_MspInit+0x118>)
 800dd74:	f7f5 fa36 	bl	80031e4 <HAL_GPIO_Init>
}
 800dd78:	bf00      	nop
 800dd7a:	3728      	adds	r7, #40	; 0x28
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	bd80      	pop	{r7, pc}
 800dd80:	40006400 	.word	0x40006400
 800dd84:	40023800 	.word	0x40023800
 800dd88:	40021c00 	.word	0x40021c00
 800dd8c:	40020400 	.word	0x40020400
 800dd90:	40006800 	.word	0x40006800
 800dd94:	40003400 	.word	0x40003400
 800dd98:	40020000 	.word	0x40020000

0800dd9c <HAL_CAN_MspDeInit>:

void HAL_CAN_MspDeInit(CAN_HandleTypeDef* canHandle)
{
 800dd9c:	b580      	push	{r7, lr}
 800dd9e:	b082      	sub	sp, #8
 800dda0:	af00      	add	r7, sp, #0
 800dda2:	6078      	str	r0, [r7, #4]

  if(canHandle->Instance==CAN1)
 800dda4:	687b      	ldr	r3, [r7, #4]
 800dda6:	681b      	ldr	r3, [r3, #0]
 800dda8:	4a1b      	ldr	r2, [pc, #108]	; (800de18 <HAL_CAN_MspDeInit+0x7c>)
 800ddaa:	4293      	cmp	r3, r2
 800ddac:	d110      	bne.n	800ddd0 <HAL_CAN_MspDeInit+0x34>
  {
  /* USER CODE BEGIN CAN1_MspDeInit 0 */

  /* USER CODE END CAN1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_CAN1_CLK_DISABLE();
 800ddae:	4a1b      	ldr	r2, [pc, #108]	; (800de1c <HAL_CAN_MspDeInit+0x80>)
 800ddb0:	4b1a      	ldr	r3, [pc, #104]	; (800de1c <HAL_CAN_MspDeInit+0x80>)
 800ddb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ddb4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800ddb8:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**CAN1 GPIO Configuration    
    PH14     ------> CAN1_RX
    PB9     ------> CAN1_TX 
    */
    HAL_GPIO_DeInit(GPIOH, GPIO_PIN_14);
 800ddba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800ddbe:	4818      	ldr	r0, [pc, #96]	; (800de20 <HAL_CAN_MspDeInit+0x84>)
 800ddc0:	f7f5 fbba 	bl	8003538 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 800ddc4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800ddc8:	4816      	ldr	r0, [pc, #88]	; (800de24 <HAL_CAN_MspDeInit+0x88>)
 800ddca:	f7f5 fbb5 	bl	8003538 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN CAN3_MspDeInit 1 */

  /* USER CODE END CAN3_MspDeInit 1 */
  }
} 
 800ddce:	e01f      	b.n	800de10 <HAL_CAN_MspDeInit+0x74>
  else if(canHandle->Instance==CAN2)
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	4a14      	ldr	r2, [pc, #80]	; (800de28 <HAL_CAN_MspDeInit+0x8c>)
 800ddd6:	4293      	cmp	r3, r2
 800ddd8:	d10a      	bne.n	800ddf0 <HAL_CAN_MspDeInit+0x54>
      __HAL_RCC_CAN2_CLK_DISABLE();
 800ddda:	4a10      	ldr	r2, [pc, #64]	; (800de1c <HAL_CAN_MspDeInit+0x80>)
 800dddc:	4b0f      	ldr	r3, [pc, #60]	; (800de1c <HAL_CAN_MspDeInit+0x80>)
 800ddde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dde0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800dde4:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_5|GPIO_PIN_6);
 800dde6:	2160      	movs	r1, #96	; 0x60
 800dde8:	480e      	ldr	r0, [pc, #56]	; (800de24 <HAL_CAN_MspDeInit+0x88>)
 800ddea:	f7f5 fba5 	bl	8003538 <HAL_GPIO_DeInit>
} 
 800ddee:	e00f      	b.n	800de10 <HAL_CAN_MspDeInit+0x74>
  else if(canHandle->Instance==CAN3)
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	4a0d      	ldr	r2, [pc, #52]	; (800de2c <HAL_CAN_MspDeInit+0x90>)
 800ddf6:	4293      	cmp	r3, r2
 800ddf8:	d10a      	bne.n	800de10 <HAL_CAN_MspDeInit+0x74>
      __HAL_RCC_CAN3_CLK_DISABLE();
 800ddfa:	4a08      	ldr	r2, [pc, #32]	; (800de1c <HAL_CAN_MspDeInit+0x80>)
 800ddfc:	4b07      	ldr	r3, [pc, #28]	; (800de1c <HAL_CAN_MspDeInit+0x80>)
 800ddfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800de04:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_8|GPIO_PIN_15);
 800de06:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 800de0a:	4809      	ldr	r0, [pc, #36]	; (800de30 <HAL_CAN_MspDeInit+0x94>)
 800de0c:	f7f5 fb94 	bl	8003538 <HAL_GPIO_DeInit>
} 
 800de10:	bf00      	nop
 800de12:	3708      	adds	r7, #8
 800de14:	46bd      	mov	sp, r7
 800de16:	bd80      	pop	{r7, pc}
 800de18:	40006400 	.word	0x40006400
 800de1c:	40023800 	.word	0x40023800
 800de20:	40021c00 	.word	0x40021c00
 800de24:	40020400 	.word	0x40020400
 800de28:	40006800 	.word	0x40006800
 800de2c:	40003400 	.word	0x40003400
 800de30:	40020000 	.word	0x40020000

0800de34 <HAL_DMA2D_MspInit>:
  }

}

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800de34:	b480      	push	{r7}
 800de36:	b085      	sub	sp, #20
 800de38:	af00      	add	r7, sp, #0
 800de3a:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	4a0a      	ldr	r2, [pc, #40]	; (800de6c <HAL_DMA2D_MspInit+0x38>)
 800de42:	4293      	cmp	r3, r2
 800de44:	d10b      	bne.n	800de5e <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800de46:	4a0a      	ldr	r2, [pc, #40]	; (800de70 <HAL_DMA2D_MspInit+0x3c>)
 800de48:	4b09      	ldr	r3, [pc, #36]	; (800de70 <HAL_DMA2D_MspInit+0x3c>)
 800de4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de4c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800de50:	6313      	str	r3, [r2, #48]	; 0x30
 800de52:	4b07      	ldr	r3, [pc, #28]	; (800de70 <HAL_DMA2D_MspInit+0x3c>)
 800de54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de56:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800de5a:	60fb      	str	r3, [r7, #12]
 800de5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 800de5e:	bf00      	nop
 800de60:	3714      	adds	r7, #20
 800de62:	46bd      	mov	sp, r7
 800de64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de68:	4770      	bx	lr
 800de6a:	bf00      	nop
 800de6c:	4002b000 	.word	0x4002b000
 800de70:	40023800 	.word	0x40023800

0800de74 <MX_DSIHOST_DSI_Init>:
DSI_HandleTypeDef hdsi;

/* DSIHOST init function */

void MX_DSIHOST_DSI_Init(void)
{
 800de74:	b580      	push	{r7, lr}
 800de76:	b084      	sub	sp, #16
 800de78:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 0 */

	/* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
	DSI_PLLInitTypeDef dsiPllInit;

	uint32_t laneByteClk_kHz = 0;
 800de7a:	2300      	movs	r3, #0
 800de7c:	60fb      	str	r3, [r7, #12]

	hdsi.Instance = DSI;
 800de7e:	4b13      	ldr	r3, [pc, #76]	; (800decc <MX_DSIHOST_DSI_Init+0x58>)
 800de80:	4a13      	ldr	r2, [pc, #76]	; (800ded0 <MX_DSIHOST_DSI_Init+0x5c>)
 800de82:	601a      	str	r2, [r3, #0]

	//HAL_DSI_DeInit(&(hdsi));

	dsiPllInit.PLLNDIV  = 100;
 800de84:	2364      	movs	r3, #100	; 0x64
 800de86:	603b      	str	r3, [r7, #0]
	dsiPllInit.PLLIDF   = 5;
 800de88:	2305      	movs	r3, #5
 800de8a:	607b      	str	r3, [r7, #4]
	dsiPllInit.PLLODF  = 1;
 800de8c:	2301      	movs	r3, #1
 800de8e:	60bb      	str	r3, [r7, #8]
	laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 800de90:	f24f 4324 	movw	r3, #62500	; 0xf424
 800de94:	60fb      	str	r3, [r7, #12]

	/* Set number of Lanes */
	hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 800de96:	4b0d      	ldr	r3, [pc, #52]	; (800decc <MX_DSIHOST_DSI_Init+0x58>)
 800de98:	2201      	movs	r2, #1
 800de9a:	60da      	str	r2, [r3, #12]

	/* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
	hdsi.Init.TXEscapeCkdiv = laneByteClk_kHz/15625;
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	4a0d      	ldr	r2, [pc, #52]	; (800ded4 <MX_DSIHOST_DSI_Init+0x60>)
 800dea0:	fba2 2303 	umull	r2, r3, r2, r3
 800dea4:	0b1b      	lsrs	r3, r3, #12
 800dea6:	4a09      	ldr	r2, [pc, #36]	; (800decc <MX_DSIHOST_DSI_Init+0x58>)
 800dea8:	6093      	str	r3, [r2, #8]

	if (HAL_DSI_Init(&(hdsi), &(dsiPllInit)))
 800deaa:	463b      	mov	r3, r7
 800deac:	4619      	mov	r1, r3
 800deae:	4807      	ldr	r0, [pc, #28]	; (800decc <MX_DSIHOST_DSI_Init+0x58>)
 800deb0:	f7f4 fe64 	bl	8002b7c <HAL_DSI_Init>
 800deb4:	4603      	mov	r3, r0
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d003      	beq.n	800dec2 <MX_DSIHOST_DSI_Init+0x4e>
	{
		_Error_Handler(__FILE__, __LINE__);
 800deba:	2157      	movs	r1, #87	; 0x57
 800debc:	4806      	ldr	r0, [pc, #24]	; (800ded8 <MX_DSIHOST_DSI_Init+0x64>)
 800debe:	f005 fd79 	bl	80139b4 <_Error_Handler>
	}

	/* USER CODE END 0 */
}
 800dec2:	bf00      	nop
 800dec4:	3710      	adds	r7, #16
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}
 800deca:	bf00      	nop
 800decc:	2002aed4 	.word	0x2002aed4
 800ded0:	40016c00 	.word	0x40016c00
 800ded4:	431bde83 	.word	0x431bde83
 800ded8:	08016ca0 	.word	0x08016ca0

0800dedc <HAL_DSI_MspInit>:

void HAL_DSI_MspInit(DSI_HandleTypeDef* dsiHandle)
{
 800dedc:	b480      	push	{r7}
 800dede:	b085      	sub	sp, #20
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]

	if(dsiHandle->Instance==DSI)
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	4a0a      	ldr	r2, [pc, #40]	; (800df14 <HAL_DSI_MspInit+0x38>)
 800deea:	4293      	cmp	r3, r2
 800deec:	d10b      	bne.n	800df06 <HAL_DSI_MspInit+0x2a>
	{
		/* USER CODE BEGIN DSI_MspInit 0 */

		/* USER CODE END DSI_MspInit 0 */
		/* DSI clock enable */
		__HAL_RCC_DSI_CLK_ENABLE();
 800deee:	4a0a      	ldr	r2, [pc, #40]	; (800df18 <HAL_DSI_MspInit+0x3c>)
 800def0:	4b09      	ldr	r3, [pc, #36]	; (800df18 <HAL_DSI_MspInit+0x3c>)
 800def2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800def4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800def8:	6453      	str	r3, [r2, #68]	; 0x44
 800defa:	4b07      	ldr	r3, [pc, #28]	; (800df18 <HAL_DSI_MspInit+0x3c>)
 800defc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800defe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800df02:	60fb      	str	r3, [r7, #12]
 800df04:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN DSI_MspInit 1 */

		/* USER CODE END DSI_MspInit 1 */
	}
}
 800df06:	bf00      	nop
 800df08:	3714      	adds	r7, #20
 800df0a:	46bd      	mov	sp, r7
 800df0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df10:	4770      	bx	lr
 800df12:	bf00      	nop
 800df14:	40016c00 	.word	0x40016c00
 800df18:	40023800 	.word	0x40023800

0800df1c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USBH driver ###########################*/
  retUSBH = FATFS_LinkDriver(&USBH_Driver, USBHPath);
 800df20:	4904      	ldr	r1, [pc, #16]	; (800df34 <MX_FATFS_Init+0x18>)
 800df22:	4805      	ldr	r0, [pc, #20]	; (800df38 <MX_FATFS_Init+0x1c>)
 800df24:	f7ff fd30 	bl	800d988 <FATFS_LinkDriver>
 800df28:	4603      	mov	r3, r0
 800df2a:	461a      	mov	r2, r3
 800df2c:	4b03      	ldr	r3, [pc, #12]	; (800df3c <MX_FATFS_Init+0x20>)
 800df2e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800df30:	bf00      	nop
 800df32:	bd80      	pop	{r7, pc}
 800df34:	2002aef0 	.word	0x2002aef0
 800df38:	080194ec 	.word	0x080194ec
 800df3c:	2002b358 	.word	0x2002b358

0800df40 <MX_FMC_Init>:
NOR_HandleTypeDef hnor1;
SRAM_HandleTypeDef hsram2;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 800df40:	b480      	push	{r7}
 800df42:	af00      	add	r7, sp, #0
	//  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
	//  {
	//    _Error_Handler(__FILE__, __LINE__);
	//  }

}
 800df44:	bf00      	nop
 800df46:	46bd      	mov	sp, r7
 800df48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df4c:	4770      	bx	lr
	...

0800df50 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 800df50:	b580      	push	{r7, lr}
 800df52:	b08a      	sub	sp, #40	; 0x28
 800df54:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN FMC_MspInit 0 */

	GPIO_InitTypeDef gpio_init_structure;

	/* Enable FMC clock */
	__HAL_RCC_FMC_CLK_ENABLE();
 800df56:	4a4a      	ldr	r2, [pc, #296]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800df58:	4b49      	ldr	r3, [pc, #292]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800df5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df5c:	f043 0301 	orr.w	r3, r3, #1
 800df60:	6393      	str	r3, [r2, #56]	; 0x38
 800df62:	4b47      	ldr	r3, [pc, #284]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800df64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800df66:	f003 0301 	and.w	r3, r3, #1
 800df6a:	613b      	str	r3, [r7, #16]
 800df6c:	693b      	ldr	r3, [r7, #16]

	/* Enable GPIOs clock */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800df6e:	4a44      	ldr	r2, [pc, #272]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800df70:	4b43      	ldr	r3, [pc, #268]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800df72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df74:	f043 0308 	orr.w	r3, r3, #8
 800df78:	6313      	str	r3, [r2, #48]	; 0x30
 800df7a:	4b41      	ldr	r3, [pc, #260]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800df7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df7e:	f003 0308 	and.w	r3, r3, #8
 800df82:	60fb      	str	r3, [r7, #12]
 800df84:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800df86:	4a3e      	ldr	r2, [pc, #248]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800df88:	4b3d      	ldr	r3, [pc, #244]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800df8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df8c:	f043 0310 	orr.w	r3, r3, #16
 800df90:	6313      	str	r3, [r2, #48]	; 0x30
 800df92:	4b3b      	ldr	r3, [pc, #236]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800df94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800df96:	f003 0310 	and.w	r3, r3, #16
 800df9a:	60bb      	str	r3, [r7, #8]
 800df9c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 800df9e:	4a38      	ldr	r2, [pc, #224]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800dfa0:	4b37      	ldr	r3, [pc, #220]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800dfa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfa4:	f043 0320 	orr.w	r3, r3, #32
 800dfa8:	6313      	str	r3, [r2, #48]	; 0x30
 800dfaa:	4b35      	ldr	r3, [pc, #212]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800dfac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfae:	f003 0320 	and.w	r3, r3, #32
 800dfb2:	607b      	str	r3, [r7, #4]
 800dfb4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 800dfb6:	4a32      	ldr	r2, [pc, #200]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800dfb8:	4b31      	ldr	r3, [pc, #196]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800dfba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dfc0:	6313      	str	r3, [r2, #48]	; 0x30
 800dfc2:	4b2f      	ldr	r3, [pc, #188]	; (800e080 <HAL_FMC_MspInit+0x130>)
 800dfc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dfc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dfca:	603b      	str	r3, [r7, #0]
 800dfcc:	683b      	ldr	r3, [r7, #0]
	   +---------------------+
	 */

	/* GPIOC configuration */

	gpio_init_structure.Pin = GPIO_PIN_8;
 800dfce:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dfd2:	617b      	str	r3, [r7, #20]
	gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800dfd4:	2302      	movs	r3, #2
 800dfd6:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull = GPIO_NOPULL;
 800dfd8:	2300      	movs	r3, #0
 800dfda:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dfdc:	2303      	movs	r3, #3
 800dfde:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Alternate = GPIO_AF9_FMC;
 800dfe0:	2309      	movs	r3, #9
 800dfe2:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 800dfe4:	f107 0314 	add.w	r3, r7, #20
 800dfe8:	4619      	mov	r1, r3
 800dfea:	4826      	ldr	r0, [pc, #152]	; (800e084 <HAL_FMC_MspInit+0x134>)
 800dfec:	f7f5 f8fa 	bl	80031e4 <HAL_GPIO_Init>

	/* GPIOD configuration */
	gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 800dff0:	2301      	movs	r3, #1
 800dff2:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 800dff4:	2300      	movs	r3, #0
 800dff6:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 800dff8:	2302      	movs	r3, #2
 800dffa:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Pin 	  = GPIO_PIN_2 | GPIO_PIN_3 ;
 800dffc:	230c      	movs	r3, #12
 800dffe:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800e000:	f107 0314 	add.w	r3, r7, #20
 800e004:	4619      	mov	r1, r3
 800e006:	4820      	ldr	r0, [pc, #128]	; (800e088 <HAL_FMC_MspInit+0x138>)
 800e008:	f7f5 f8ec 	bl	80031e4 <HAL_GPIO_Init>

	gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 800e00c:	2302      	movs	r3, #2
 800e00e:	61bb      	str	r3, [r7, #24]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 800e010:	2300      	movs	r3, #0
 800e012:	61fb      	str	r3, [r7, #28]
	gpio_init_structure.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800e014:	2303      	movs	r3, #3
 800e016:	623b      	str	r3, [r7, #32]
	gpio_init_structure.Alternate = GPIO_AF12_FMC;
 800e018:	230c      	movs	r3, #12
 800e01a:	627b      	str	r3, [r7, #36]	; 0x24

	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_4  |\
 800e01c:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800e020:	617b      	str	r3, [r7, #20]
								GPIO_PIN_5  | GPIO_PIN_8  | GPIO_PIN_9  |\
								GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
								GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15 |\
								GPIO_PIN_6  | GPIO_PIN_7;
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800e022:	f107 0314 	add.w	r3, r7, #20
 800e026:	4619      	mov	r1, r3
 800e028:	4817      	ldr	r0, [pc, #92]	; (800e088 <HAL_FMC_MspInit+0x138>)
 800e02a:	f7f5 f8db 	bl	80031e4 <HAL_GPIO_Init>


	gpio_init_structure.Pin   = GPIO_PIN_4 ;
 800e02e:	2310      	movs	r3, #16
 800e030:	617b      	str	r3, [r7, #20]
	gpio_init_structure.Pull      = GPIO_NOPULL;
 800e032:	2300      	movs	r3, #0
 800e034:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 800e036:	f107 0314 	add.w	r3, r7, #20
 800e03a:	4619      	mov	r1, r3
 800e03c:	4812      	ldr	r0, [pc, #72]	; (800e088 <HAL_FMC_MspInit+0x138>)
 800e03e:	f7f5 f8d1 	bl	80031e4 <HAL_GPIO_Init>

	/* GPIOE configuration */
	gpio_init_structure.Pin   = GPIO_PIN_2  | GPIO_PIN_3  | GPIO_PIN_4  |\
 800e042:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 800e046:	617b      	str	r3, [r7, #20]
								GPIO_PIN_5  | GPIO_PIN_6  |	GPIO_PIN_7  |\
								GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |\
								GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |\
								GPIO_PIN_14 | GPIO_PIN_15;
	HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 800e048:	f107 0314 	add.w	r3, r7, #20
 800e04c:	4619      	mov	r1, r3
 800e04e:	480f      	ldr	r0, [pc, #60]	; (800e08c <HAL_FMC_MspInit+0x13c>)
 800e050:	f7f5 f8c8 	bl	80031e4 <HAL_GPIO_Init>

	/* GPIOF configuration */
	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_2  |\
 800e054:	f24f 033f 	movw	r3, #61503	; 0xf03f
 800e058:	617b      	str	r3, [r7, #20]
								GPIO_PIN_3  | GPIO_PIN_4  | GPIO_PIN_5  |\
								GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
								GPIO_PIN_15;
	HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 800e05a:	f107 0314 	add.w	r3, r7, #20
 800e05e:	4619      	mov	r1, r3
 800e060:	480b      	ldr	r0, [pc, #44]	; (800e090 <HAL_FMC_MspInit+0x140>)
 800e062:	f7f5 f8bf 	bl	80031e4 <HAL_GPIO_Init>

	/* GPIOG configuration */
	gpio_init_structure.Pin   = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_2 |\
 800e066:	f246 033f 	movw	r3, #24639	; 0x603f
 800e06a:	617b      	str	r3, [r7, #20]
								GPIO_PIN_3  | GPIO_PIN_4  |	GPIO_PIN_5 |\
								GPIO_PIN_13 | GPIO_PIN_14;
	HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 800e06c:	f107 0314 	add.w	r3, r7, #20
 800e070:	4619      	mov	r1, r3
 800e072:	4808      	ldr	r0, [pc, #32]	; (800e094 <HAL_FMC_MspInit+0x144>)
 800e074:	f7f5 f8b6 	bl	80031e4 <HAL_GPIO_Init>


	//  /* USER CODE BEGIN FMC_MspInit 1 */
	//
	//  /* USER CODE END FMC_MspInit 1 */
}
 800e078:	bf00      	nop
 800e07a:	3728      	adds	r7, #40	; 0x28
 800e07c:	46bd      	mov	sp, r7
 800e07e:	bd80      	pop	{r7, pc}
 800e080:	40023800 	.word	0x40023800
 800e084:	40020800 	.word	0x40020800
 800e088:	40020c00 	.word	0x40020c00
 800e08c:	40021000 	.word	0x40021000
 800e090:	40021400 	.word	0x40021400
 800e094:	40021800 	.word	0x40021800

0800e098 <HAL_NOR_MspInit>:

void HAL_NOR_MspInit(NOR_HandleTypeDef* norHandle){
 800e098:	b580      	push	{r7, lr}
 800e09a:	b082      	sub	sp, #8
 800e09c:	af00      	add	r7, sp, #0
 800e09e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NOR_MspInit 0 */

	/* USER CODE END NOR_MspInit 0 */
	HAL_FMC_MspInit();
 800e0a0:	f7ff ff56 	bl	800df50 <HAL_FMC_MspInit>
	/* USER CODE BEGIN NOR_MspInit 1 */

	/* USER CODE END NOR_MspInit 1 */
}
 800e0a4:	bf00      	nop
 800e0a6:	3708      	adds	r7, #8
 800e0a8:	46bd      	mov	sp, r7
 800e0aa:	bd80      	pop	{r7, pc}

0800e0ac <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b082      	sub	sp, #8
 800e0b0:	af00      	add	r7, sp, #0
 800e0b2:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN SRAM_MspInit 0 */

	/* USER CODE END SRAM_MspInit 0 */
	HAL_FMC_MspInit();
 800e0b4:	f7ff ff4c 	bl	800df50 <HAL_FMC_MspInit>
	/* USER CODE BEGIN SRAM_MspInit 1 */

	/* USER CODE END SRAM_MspInit 1 */
}
 800e0b8:	bf00      	nop
 800e0ba:	3708      	adds	r7, #8
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	bd80      	pop	{r7, pc}

0800e0c0 <HAL_FMC_MspDeInit>:

static uint32_t FMC_DeInitialized = 0;

static void HAL_FMC_MspDeInit(void){
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	af00      	add	r7, sp, #0
   +---------------------+

	 */

	/* USER CODE END FMC_MspDeInit 0 */
	if (FMC_DeInitialized) {
 800e0c4:	4b14      	ldr	r3, [pc, #80]	; (800e118 <HAL_FMC_MspDeInit+0x58>)
 800e0c6:	681b      	ldr	r3, [r3, #0]
 800e0c8:	2b00      	cmp	r3, #0
 800e0ca:	d122      	bne.n	800e112 <HAL_FMC_MspDeInit+0x52>
		return;
	}
	FMC_DeInitialized = 1;
 800e0cc:	4b12      	ldr	r3, [pc, #72]	; (800e118 <HAL_FMC_MspDeInit+0x58>)
 800e0ce:	2201      	movs	r2, #1
 800e0d0:	601a      	str	r2, [r3, #0]
	/* Peripheral clock enable */
	__HAL_RCC_FMC_CLK_DISABLE();
 800e0d2:	4a12      	ldr	r2, [pc, #72]	; (800e11c <HAL_FMC_MspDeInit+0x5c>)
 800e0d4:	4b11      	ldr	r3, [pc, #68]	; (800e11c <HAL_FMC_MspDeInit+0x5c>)
 800e0d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0d8:	f023 0301 	bic.w	r3, r3, #1
 800e0dc:	6393      	str	r3, [r2, #56]	; 0x38


	HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800e0de:	f64f 71fc 	movw	r1, #65532	; 0xfffc
 800e0e2:	480f      	ldr	r0, [pc, #60]	; (800e120 <HAL_FMC_MspDeInit+0x60>)
 800e0e4:	f7f5 fa28 	bl	8003538 <HAL_GPIO_DeInit>
			|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
			|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
			|GPIO_PIN_14|GPIO_PIN_15);

	HAL_GPIO_DeInit(GPIOF, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800e0e8:	f24f 013f 	movw	r1, #61503	; 0xf03f
 800e0ec:	480d      	ldr	r0, [pc, #52]	; (800e124 <HAL_FMC_MspDeInit+0x64>)
 800e0ee:	f7f5 fa23 	bl	8003538 <HAL_GPIO_DeInit>
			|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13
			|GPIO_PIN_14|GPIO_PIN_15);

	HAL_GPIO_DeInit(GPIOG, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800e0f2:	f246 013f 	movw	r1, #24639	; 0x603f
 800e0f6:	480c      	ldr	r0, [pc, #48]	; (800e128 <HAL_FMC_MspDeInit+0x68>)
 800e0f8:	f7f5 fa1e 	bl	8003538 <HAL_GPIO_DeInit>
			|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_13|GPIO_PIN_14);

	HAL_GPIO_DeInit(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800e0fc:	f64f 71f3 	movw	r1, #65523	; 0xfff3
 800e100:	480a      	ldr	r0, [pc, #40]	; (800e12c <HAL_FMC_MspDeInit+0x6c>)
 800e102:	f7f5 fa19 	bl	8003538 <HAL_GPIO_DeInit>
			|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
			|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
			|GPIO_PIN_6|GPIO_PIN_7);

	HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 800e106:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e10a:	4809      	ldr	r0, [pc, #36]	; (800e130 <HAL_FMC_MspDeInit+0x70>)
 800e10c:	f7f5 fa14 	bl	8003538 <HAL_GPIO_DeInit>
 800e110:	e000      	b.n	800e114 <HAL_FMC_MspDeInit+0x54>
		return;
 800e112:	bf00      	nop

	/* USER CODE BEGIN FMC_MspDeInit 1 */

	/* USER CODE END FMC_MspDeInit 1 */
}
 800e114:	bd80      	pop	{r7, pc}
 800e116:	bf00      	nop
 800e118:	200207d0 	.word	0x200207d0
 800e11c:	40023800 	.word	0x40023800
 800e120:	40021000 	.word	0x40021000
 800e124:	40021400 	.word	0x40021400
 800e128:	40021800 	.word	0x40021800
 800e12c:	40020c00 	.word	0x40020c00
 800e130:	40020800 	.word	0x40020800

0800e134 <HAL_NOR_MspDeInit>:

void HAL_NOR_MspDeInit(NOR_HandleTypeDef* norHandle){
 800e134:	b580      	push	{r7, lr}
 800e136:	b082      	sub	sp, #8
 800e138:	af00      	add	r7, sp, #0
 800e13a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN NOR_MspDeInit 0 */

	/* USER CODE END NOR_MspDeInit 0 */
	HAL_FMC_MspDeInit();
 800e13c:	f7ff ffc0 	bl	800e0c0 <HAL_FMC_MspDeInit>
	/* USER CODE BEGIN NOR_MspDeInit 1 */

	/* USER CODE END NOR_MspDeInit 1 */
}
 800e140:	bf00      	nop
 800e142:	3708      	adds	r7, #8
 800e144:	46bd      	mov	sp, r7
 800e146:	bd80      	pop	{r7, pc}

0800e148 <HAL_SRAM_MspDeInit>:

void HAL_SRAM_MspDeInit(SRAM_HandleTypeDef* sramHandle){
 800e148:	b580      	push	{r7, lr}
 800e14a:	b082      	sub	sp, #8
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN SRAM_MspDeInit 0 */

	/* USER CODE END SRAM_MspDeInit 0 */
	HAL_FMC_MspDeInit();
 800e150:	f7ff ffb6 	bl	800e0c0 <HAL_FMC_MspDeInit>
	/* USER CODE BEGIN SRAM_MspDeInit 1 */

	/* USER CODE END SRAM_MspDeInit 1 */
}
 800e154:	bf00      	nop
 800e156:	3708      	adds	r7, #8
 800e158:	46bd      	mov	sp, r7
 800e15a:	bd80      	pop	{r7, pc}

0800e15c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800e15c:	b580      	push	{r7, lr}
 800e15e:	b090      	sub	sp, #64	; 0x40
 800e160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800e162:	4ab0      	ldr	r2, [pc, #704]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e164:	4baf      	ldr	r3, [pc, #700]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e166:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e168:	f043 0310 	orr.w	r3, r3, #16
 800e16c:	6313      	str	r3, [r2, #48]	; 0x30
 800e16e:	4bad      	ldr	r3, [pc, #692]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e172:	f003 0310 	and.w	r3, r3, #16
 800e176:	62bb      	str	r3, [r7, #40]	; 0x28
 800e178:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800e17a:	4aaa      	ldr	r2, [pc, #680]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e17c:	4ba9      	ldr	r3, [pc, #676]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e17e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e180:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e184:	6313      	str	r3, [r2, #48]	; 0x30
 800e186:	4ba7      	ldr	r3, [pc, #668]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e18a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e18e:	627b      	str	r3, [r7, #36]	; 0x24
 800e190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800e192:	4aa4      	ldr	r2, [pc, #656]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e194:	4ba3      	ldr	r3, [pc, #652]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e198:	f043 0304 	orr.w	r3, r3, #4
 800e19c:	6313      	str	r3, [r2, #48]	; 0x30
 800e19e:	4ba1      	ldr	r3, [pc, #644]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1a2:	f003 0304 	and.w	r3, r3, #4
 800e1a6:	623b      	str	r3, [r7, #32]
 800e1a8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800e1aa:	4a9e      	ldr	r2, [pc, #632]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1ac:	4b9d      	ldr	r3, [pc, #628]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1b0:	f043 0320 	orr.w	r3, r3, #32
 800e1b4:	6313      	str	r3, [r2, #48]	; 0x30
 800e1b6:	4b9b      	ldr	r3, [pc, #620]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ba:	f003 0320 	and.w	r3, r3, #32
 800e1be:	61fb      	str	r3, [r7, #28]
 800e1c0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800e1c2:	4a98      	ldr	r2, [pc, #608]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1c4:	4b97      	ldr	r3, [pc, #604]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1cc:	6313      	str	r3, [r2, #48]	; 0x30
 800e1ce:	4b95      	ldr	r3, [pc, #596]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e1d6:	61bb      	str	r3, [r7, #24]
 800e1d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800e1da:	4a92      	ldr	r2, [pc, #584]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1dc:	4b91      	ldr	r3, [pc, #580]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1e0:	f043 0301 	orr.w	r3, r3, #1
 800e1e4:	6313      	str	r3, [r2, #48]	; 0x30
 800e1e6:	4b8f      	ldr	r3, [pc, #572]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1ea:	f003 0301 	and.w	r3, r3, #1
 800e1ee:	617b      	str	r3, [r7, #20]
 800e1f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800e1f2:	4a8c      	ldr	r2, [pc, #560]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1f4:	4b8b      	ldr	r3, [pc, #556]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e1f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e1f8:	f043 0302 	orr.w	r3, r3, #2
 800e1fc:	6313      	str	r3, [r2, #48]	; 0x30
 800e1fe:	4b89      	ldr	r3, [pc, #548]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e202:	f003 0302 	and.w	r3, r3, #2
 800e206:	613b      	str	r3, [r7, #16]
 800e208:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800e20a:	4a86      	ldr	r2, [pc, #536]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e20c:	4b85      	ldr	r3, [pc, #532]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e20e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e210:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800e214:	6313      	str	r3, [r2, #48]	; 0x30
 800e216:	4b83      	ldr	r3, [pc, #524]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e21a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800e21e:	60fb      	str	r3, [r7, #12]
 800e220:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800e222:	4a80      	ldr	r2, [pc, #512]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e224:	4b7f      	ldr	r3, [pc, #508]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e228:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e22c:	6313      	str	r3, [r2, #48]	; 0x30
 800e22e:	4b7d      	ldr	r3, [pc, #500]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e236:	60bb      	str	r3, [r7, #8]
 800e238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800e23a:	4a7a      	ldr	r2, [pc, #488]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e23c:	4b79      	ldr	r3, [pc, #484]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e23e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e240:	f043 0308 	orr.w	r3, r3, #8
 800e244:	6313      	str	r3, [r2, #48]	; 0x30
 800e246:	4b77      	ldr	r3, [pc, #476]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e24a:	f003 0308 	and.w	r3, r3, #8
 800e24e:	607b      	str	r3, [r7, #4]
 800e250:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 800e252:	4a74      	ldr	r2, [pc, #464]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e254:	4b73      	ldr	r3, [pc, #460]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e258:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800e25c:	6313      	str	r3, [r2, #48]	; 0x30
 800e25e:	4b71      	ldr	r3, [pc, #452]	; (800e424 <MX_GPIO_Init+0x2c8>)
 800e260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e262:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e266:	603b      	str	r3, [r7, #0]
 800e268:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_2 
 800e26a:	2200      	movs	r2, #0
 800e26c:	f24a 210d 	movw	r1, #41485	; 0xa20d
 800e270:	486d      	ldr	r0, [pc, #436]	; (800e428 <MX_GPIO_Init+0x2cc>)
 800e272:	f7f5 fa85 	bl	8003780 <HAL_GPIO_WritePin>
                          |GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 800e276:	2200      	movs	r2, #0
 800e278:	f24f 0101 	movw	r1, #61441	; 0xf001
 800e27c:	486b      	ldr	r0, [pc, #428]	; (800e42c <MX_GPIO_Init+0x2d0>)
 800e27e:	f7f5 fa7f 	bl	8003780 <HAL_GPIO_WritePin>
                          |GPIO_PIN_0, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7, GPIO_PIN_RESET);
 800e282:	2200      	movs	r2, #0
 800e284:	2187      	movs	r1, #135	; 0x87
 800e286:	486a      	ldr	r0, [pc, #424]	; (800e430 <MX_GPIO_Init+0x2d4>)
 800e288:	f7f5 fa7a 	bl	8003780 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800e28c:	2200      	movs	r2, #0
 800e28e:	f24f 013f 	movw	r1, #61503	; 0xf03f
 800e292:	4868      	ldr	r0, [pc, #416]	; (800e434 <MX_GPIO_Init+0x2d8>)
 800e294:	f7f5 fa74 	bl	8003780 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800e298:	2200      	movs	r2, #0
 800e29a:	210c      	movs	r1, #12
 800e29c:	4866      	ldr	r0, [pc, #408]	; (800e438 <MX_GPIO_Init+0x2dc>)
 800e29e:	f7f5 fa6f 	bl	8003780 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12, GPIO_PIN_RESET);
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800e2a8:	4864      	ldr	r0, [pc, #400]	; (800e43c <MX_GPIO_Init+0x2e0>)
 800e2aa:	f7f5 fa69 	bl	8003780 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOK, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800e2ae:	2200      	movs	r2, #0
 800e2b0:	21e0      	movs	r1, #224	; 0xe0
 800e2b2:	4863      	ldr	r0, [pc, #396]	; (800e440 <MX_GPIO_Init+0x2e4>)
 800e2b4:	f7f5 fa64 	bl	8003780 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PI8 PI10 PI11 PI4 
                           PI5 PI6 PI7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_4 
 800e2b8:	f44f 635f 	mov.w	r3, #3568	; 0xdf0
 800e2bc:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e2be:	2300      	movs	r3, #0
 800e2c0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800e2c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e2ca:	4619      	mov	r1, r3
 800e2cc:	4857      	ldr	r0, [pc, #348]	; (800e42c <MX_GPIO_Init+0x2d0>)
 800e2ce:	f7f4 ff89 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC15 PC0 PC2 
                           PC3 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_2 
 800e2d2:	f24a 230d 	movw	r3, #41485	; 0xa20d
 800e2d6:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_3|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e2d8:	2301      	movs	r3, #1
 800e2da:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2dc:	2300      	movs	r3, #0
 800e2de:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e2e0:	2300      	movs	r3, #0
 800e2e2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e2e4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e2e8:	4619      	mov	r1, r3
 800e2ea:	484f      	ldr	r0, [pc, #316]	; (800e428 <MX_GPIO_Init+0x2cc>)
 800e2ec:	f7f4 ff7a 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800e2f0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800e2f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800e2fe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e302:	4619      	mov	r1, r3
 800e304:	4848      	ldr	r0, [pc, #288]	; (800e428 <MX_GPIO_Init+0x2cc>)
 800e306:	f7f4 ff6d 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI12 PI13 PI14 PI15 
                           PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
 800e30a:	f24f 0301 	movw	r3, #61441	; 0xf001
 800e30e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e310:	2301      	movs	r3, #1
 800e312:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e314:	2300      	movs	r3, #0
 800e316:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e318:	2300      	movs	r3, #0
 800e31a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800e31c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e320:	4619      	mov	r1, r3
 800e322:	4842      	ldr	r0, [pc, #264]	; (800e42c <MX_GPIO_Init+0x2d0>)
 800e324:	f7f4 ff5e 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH2 PH3 PH8 PH9 
                           PH10 PH11 PH12 PH15 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_8|GPIO_PIN_9 
 800e328:	f649 730c 	movw	r3, #40716	; 0x9f0c
 800e32c:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e32e:	2300      	movs	r3, #0
 800e330:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e332:	2300      	movs	r3, #0
 800e334:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800e336:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e33a:	4619      	mov	r1, r3
 800e33c:	4841      	ldr	r0, [pc, #260]	; (800e444 <MX_GPIO_Init+0x2e8>)
 800e33e:	f7f4 ff51 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 800e342:	2387      	movs	r3, #135	; 0x87
 800e344:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e346:	2301      	movs	r3, #1
 800e348:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e34a:	2300      	movs	r3, #0
 800e34c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e34e:	2300      	movs	r3, #0
 800e350:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e352:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e356:	4619      	mov	r1, r3
 800e358:	4835      	ldr	r0, [pc, #212]	; (800e430 <MX_GPIO_Init+0x2d4>)
 800e35a:	f7f4 ff43 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJ0 PJ1 PJ2 PJ3 
                           PJ4 PJ5 PJ12 PJ13 
                           PJ14 PJ15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 800e35e:	f24f 033f 	movw	r3, #61503	; 0xf03f
 800e362:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_13 
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e364:	2301      	movs	r3, #1
 800e366:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e368:	2300      	movs	r3, #0
 800e36a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e36c:	2300      	movs	r3, #0
 800e36e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 800e370:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e374:	4619      	mov	r1, r3
 800e376:	482f      	ldr	r0, [pc, #188]	; (800e434 <MX_GPIO_Init+0x2d8>)
 800e378:	f7f4 ff34 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG6 PG7 PG8 PG9 
                           PG10 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9 
 800e37c:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800e380:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_10|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e382:	2300      	movs	r3, #0
 800e384:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e386:	2300      	movs	r3, #0
 800e388:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800e38a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e38e:	4619      	mov	r1, r3
 800e390:	482a      	ldr	r0, [pc, #168]	; (800e43c <MX_GPIO_Init+0x2e0>)
 800e392:	f7f4 ff27 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800e396:	230c      	movs	r3, #12
 800e398:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e39a:	2301      	movs	r3, #1
 800e39c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e39e:	2300      	movs	r3, #0
 800e3a0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e3a2:	2300      	movs	r3, #0
 800e3a4:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800e3a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e3aa:	4619      	mov	r1, r3
 800e3ac:	4822      	ldr	r0, [pc, #136]	; (800e438 <MX_GPIO_Init+0x2dc>)
 800e3ae:	f7f4 ff19 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800e3b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e3b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e3b8:	2301      	movs	r3, #1
 800e3ba:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e3bc:	2300      	movs	r3, #0
 800e3be:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800e3c4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e3c8:	4619      	mov	r1, r3
 800e3ca:	481c      	ldr	r0, [pc, #112]	; (800e43c <MX_GPIO_Init+0x2e0>)
 800e3cc:	f7f4 ff0a 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK3 PK4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800e3d0:	2318      	movs	r3, #24
 800e3d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e3d4:	2300      	movs	r3, #0
 800e3d6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e3d8:	2300      	movs	r3, #0
 800e3da:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800e3dc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e3e0:	4619      	mov	r1, r3
 800e3e2:	4817      	ldr	r0, [pc, #92]	; (800e440 <MX_GPIO_Init+0x2e4>)
 800e3e4:	f7f4 fefe 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PK5 PK6 PK7 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800e3e8:	23e0      	movs	r3, #224	; 0xe0
 800e3ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800e3ec:	2301      	movs	r3, #1
 800e3ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e3f4:	2300      	movs	r3, #0
 800e3f6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 800e3f8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e3fc:	4619      	mov	r1, r3
 800e3fe:	4810      	ldr	r0, [pc, #64]	; (800e440 <MX_GPIO_Init+0x2e4>)
 800e400:	f7f4 fef0 	bl	80031e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800e404:	2310      	movs	r3, #16
 800e406:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e408:	2300      	movs	r3, #0
 800e40a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e40c:	2300      	movs	r3, #0
 800e40e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e410:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e414:	4619      	mov	r1, r3
 800e416:	4806      	ldr	r0, [pc, #24]	; (800e430 <MX_GPIO_Init+0x2d4>)
 800e418:	f7f4 fee4 	bl	80031e4 <HAL_GPIO_Init>

}
 800e41c:	bf00      	nop
 800e41e:	3740      	adds	r7, #64	; 0x40
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}
 800e424:	40023800 	.word	0x40023800
 800e428:	40020800 	.word	0x40020800
 800e42c:	40022000 	.word	0x40022000
 800e430:	40020400 	.word	0x40020400
 800e434:	40022400 	.word	0x40022400
 800e438:	40020c00 	.word	0x40020c00
 800e43c:	40021800 	.word	0x40021800
 800e440:	40022800 	.word	0x40022800
 800e444:	40021c00 	.word	0x40021c00

0800e448 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 800e44c:	4b1e      	ldr	r3, [pc, #120]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e44e:	4a1f      	ldr	r2, [pc, #124]	; (800e4cc <MX_I2C2_Init+0x84>)
 800e450:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00A0A3F7;
 800e452:	4b1d      	ldr	r3, [pc, #116]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e454:	4a1e      	ldr	r2, [pc, #120]	; (800e4d0 <MX_I2C2_Init+0x88>)
 800e456:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800e458:	4b1b      	ldr	r3, [pc, #108]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e45a:	2200      	movs	r2, #0
 800e45c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800e45e:	4b1a      	ldr	r3, [pc, #104]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e460:	2201      	movs	r2, #1
 800e462:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800e464:	4b18      	ldr	r3, [pc, #96]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e466:	2200      	movs	r2, #0
 800e468:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800e46a:	4b17      	ldr	r3, [pc, #92]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e46c:	2200      	movs	r2, #0
 800e46e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800e470:	4b15      	ldr	r3, [pc, #84]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e472:	2200      	movs	r2, #0
 800e474:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800e476:	4b14      	ldr	r3, [pc, #80]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e478:	2200      	movs	r2, #0
 800e47a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800e47c:	4b12      	ldr	r3, [pc, #72]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e47e:	2200      	movs	r2, #0
 800e480:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800e482:	4811      	ldr	r0, [pc, #68]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e484:	f7f6 fde0 	bl	8005048 <HAL_I2C_Init>
 800e488:	4603      	mov	r3, r0
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d003      	beq.n	800e496 <MX_I2C2_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e48e:	214d      	movs	r1, #77	; 0x4d
 800e490:	4810      	ldr	r0, [pc, #64]	; (800e4d4 <MX_I2C2_Init+0x8c>)
 800e492:	f005 fa8f 	bl	80139b4 <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800e496:	2100      	movs	r1, #0
 800e498:	480b      	ldr	r0, [pc, #44]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e49a:	f7f7 fbb1 	bl	8005c00 <HAL_I2CEx_ConfigAnalogFilter>
 800e49e:	4603      	mov	r3, r0
 800e4a0:	2b00      	cmp	r3, #0
 800e4a2:	d003      	beq.n	800e4ac <MX_I2C2_Init+0x64>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e4a4:	2154      	movs	r1, #84	; 0x54
 800e4a6:	480b      	ldr	r0, [pc, #44]	; (800e4d4 <MX_I2C2_Init+0x8c>)
 800e4a8:	f005 fa84 	bl	80139b4 <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800e4ac:	2100      	movs	r1, #0
 800e4ae:	4806      	ldr	r0, [pc, #24]	; (800e4c8 <MX_I2C2_Init+0x80>)
 800e4b0:	f7f7 fbf1 	bl	8005c96 <HAL_I2CEx_ConfigDigitalFilter>
 800e4b4:	4603      	mov	r3, r0
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d003      	beq.n	800e4c2 <MX_I2C2_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e4ba:	215b      	movs	r1, #91	; 0x5b
 800e4bc:	4805      	ldr	r0, [pc, #20]	; (800e4d4 <MX_I2C2_Init+0x8c>)
 800e4be:	f005 fa79 	bl	80139b4 <_Error_Handler>
  }

}
 800e4c2:	bf00      	nop
 800e4c4:	bd80      	pop	{r7, pc}
 800e4c6:	bf00      	nop
 800e4c8:	2002b35c 	.word	0x2002b35c
 800e4cc:	40005800 	.word	0x40005800
 800e4d0:	00a0a3f7 	.word	0x00a0a3f7
 800e4d4:	08016cb8 	.word	0x08016cb8

0800e4d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b088      	sub	sp, #32
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C2)
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	4a11      	ldr	r2, [pc, #68]	; (800e52c <HAL_I2C_MspInit+0x54>)
 800e4e6:	4293      	cmp	r3, r2
 800e4e8:	d11b      	bne.n	800e522 <HAL_I2C_MspInit+0x4a>
  
    /**I2C2 GPIO Configuration    
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800e4ea:	2330      	movs	r3, #48	; 0x30
 800e4ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e4ee:	2312      	movs	r3, #18
 800e4f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800e4f2:	2301      	movs	r3, #1
 800e4f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e4f6:	2303      	movs	r3, #3
 800e4f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800e4fa:	2304      	movs	r3, #4
 800e4fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800e4fe:	f107 030c 	add.w	r3, r7, #12
 800e502:	4619      	mov	r1, r3
 800e504:	480a      	ldr	r0, [pc, #40]	; (800e530 <HAL_I2C_MspInit+0x58>)
 800e506:	f7f4 fe6d 	bl	80031e4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800e50a:	4a0a      	ldr	r2, [pc, #40]	; (800e534 <HAL_I2C_MspInit+0x5c>)
 800e50c:	4b09      	ldr	r3, [pc, #36]	; (800e534 <HAL_I2C_MspInit+0x5c>)
 800e50e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e510:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800e514:	6413      	str	r3, [r2, #64]	; 0x40
 800e516:	4b07      	ldr	r3, [pc, #28]	; (800e534 <HAL_I2C_MspInit+0x5c>)
 800e518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e51a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e51e:	60bb      	str	r3, [r7, #8]
 800e520:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800e522:	bf00      	nop
 800e524:	3720      	adds	r7, #32
 800e526:	46bd      	mov	sp, r7
 800e528:	bd80      	pop	{r7, pc}
 800e52a:	bf00      	nop
 800e52c:	40005800 	.word	0x40005800
 800e530:	40021c00 	.word	0x40021c00
 800e534:	40023800 	.word	0x40023800

0800e538 <HAL_LTDC_MspInit>:
  }

}

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 800e538:	b480      	push	{r7}
 800e53a:	b085      	sub	sp, #20
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	6078      	str	r0, [r7, #4]

  if(ltdcHandle->Instance==LTDC)
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	681b      	ldr	r3, [r3, #0]
 800e544:	4a0a      	ldr	r2, [pc, #40]	; (800e570 <HAL_LTDC_MspInit+0x38>)
 800e546:	4293      	cmp	r3, r2
 800e548:	d10b      	bne.n	800e562 <HAL_LTDC_MspInit+0x2a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800e54a:	4a0a      	ldr	r2, [pc, #40]	; (800e574 <HAL_LTDC_MspInit+0x3c>)
 800e54c:	4b09      	ldr	r3, [pc, #36]	; (800e574 <HAL_LTDC_MspInit+0x3c>)
 800e54e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e550:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800e554:	6453      	str	r3, [r2, #68]	; 0x44
 800e556:	4b07      	ldr	r3, [pc, #28]	; (800e574 <HAL_LTDC_MspInit+0x3c>)
 800e558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e55a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800e55e:	60fb      	str	r3, [r7, #12]
 800e560:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 800e562:	bf00      	nop
 800e564:	3714      	adds	r7, #20
 800e566:	46bd      	mov	sp, r7
 800e568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e56c:	4770      	bx	lr
 800e56e:	bf00      	nop
 800e570:	40016800 	.word	0x40016800
 800e574:	40023800 	.word	0x40023800

0800e578 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800e578:	b580      	push	{r7, lr}
 800e57a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 800e57c:	4b1c      	ldr	r3, [pc, #112]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e57e:	4a1d      	ldr	r2, [pc, #116]	; (800e5f4 <MX_SPI2_Init+0x7c>)
 800e580:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800e582:	4b1b      	ldr	r3, [pc, #108]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e584:	f44f 7282 	mov.w	r2, #260	; 0x104
 800e588:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800e58a:	4b19      	ldr	r3, [pc, #100]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e58c:	2200      	movs	r2, #0
 800e58e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800e590:	4b17      	ldr	r3, [pc, #92]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e592:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800e596:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800e598:	4b15      	ldr	r3, [pc, #84]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e59a:	2200      	movs	r2, #0
 800e59c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800e59e:	4b14      	ldr	r3, [pc, #80]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800e5a4:	4b12      	ldr	r3, [pc, #72]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e5a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e5aa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800e5ac:	4b10      	ldr	r3, [pc, #64]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e5ae:	2238      	movs	r2, #56	; 0x38
 800e5b0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800e5b2:	4b0f      	ldr	r3, [pc, #60]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e5b4:	2200      	movs	r2, #0
 800e5b6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800e5b8:	4b0d      	ldr	r3, [pc, #52]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e5ba:	2200      	movs	r2, #0
 800e5bc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e5be:	4b0c      	ldr	r3, [pc, #48]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e5c0:	2200      	movs	r2, #0
 800e5c2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 800e5c4:	4b0a      	ldr	r3, [pc, #40]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e5c6:	2207      	movs	r2, #7
 800e5c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800e5ca:	4b09      	ldr	r3, [pc, #36]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e5cc:	2200      	movs	r2, #0
 800e5ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800e5d0:	4b07      	ldr	r3, [pc, #28]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e5d2:	2208      	movs	r2, #8
 800e5d4:	635a      	str	r2, [r3, #52]	; 0x34

  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800e5d6:	4806      	ldr	r0, [pc, #24]	; (800e5f0 <MX_SPI2_Init+0x78>)
 800e5d8:	f7f9 f9b2 	bl	8007940 <HAL_SPI_Init>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d003      	beq.n	800e5ea <MX_SPI2_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e5e2:	2154      	movs	r1, #84	; 0x54
 800e5e4:	4804      	ldr	r0, [pc, #16]	; (800e5f8 <MX_SPI2_Init+0x80>)
 800e5e6:	f005 f9e5 	bl	80139b4 <_Error_Handler>
  }

}
 800e5ea:	bf00      	nop
 800e5ec:	bd80      	pop	{r7, pc}
 800e5ee:	bf00      	nop
 800e5f0:	2002b3b8 	.word	0x2002b3b8
 800e5f4:	40003800 	.word	0x40003800
 800e5f8:	08016ccc 	.word	0x08016ccc

0800e5fc <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 800e5fc:	b580      	push	{r7, lr}
 800e5fe:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 800e600:	4b1c      	ldr	r3, [pc, #112]	; (800e674 <MX_SPI5_Init+0x78>)
 800e602:	4a1d      	ldr	r2, [pc, #116]	; (800e678 <MX_SPI5_Init+0x7c>)
 800e604:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 800e606:	4b1b      	ldr	r3, [pc, #108]	; (800e674 <MX_SPI5_Init+0x78>)
 800e608:	f44f 7282 	mov.w	r2, #260	; 0x104
 800e60c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 800e60e:	4b19      	ldr	r3, [pc, #100]	; (800e674 <MX_SPI5_Init+0x78>)
 800e610:	2200      	movs	r2, #0
 800e612:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800e614:	4b17      	ldr	r3, [pc, #92]	; (800e674 <MX_SPI5_Init+0x78>)
 800e616:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800e61a:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 800e61c:	4b15      	ldr	r3, [pc, #84]	; (800e674 <MX_SPI5_Init+0x78>)
 800e61e:	2200      	movs	r2, #0
 800e620:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 800e622:	4b14      	ldr	r3, [pc, #80]	; (800e674 <MX_SPI5_Init+0x78>)
 800e624:	2200      	movs	r2, #0
 800e626:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 800e628:	4b12      	ldr	r3, [pc, #72]	; (800e674 <MX_SPI5_Init+0x78>)
 800e62a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e62e:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800e630:	4b10      	ldr	r3, [pc, #64]	; (800e674 <MX_SPI5_Init+0x78>)
 800e632:	2238      	movs	r2, #56	; 0x38
 800e634:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800e636:	4b0f      	ldr	r3, [pc, #60]	; (800e674 <MX_SPI5_Init+0x78>)
 800e638:	2200      	movs	r2, #0
 800e63a:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 800e63c:	4b0d      	ldr	r3, [pc, #52]	; (800e674 <MX_SPI5_Init+0x78>)
 800e63e:	2200      	movs	r2, #0
 800e640:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e642:	4b0c      	ldr	r3, [pc, #48]	; (800e674 <MX_SPI5_Init+0x78>)
 800e644:	2200      	movs	r2, #0
 800e646:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 7;
 800e648:	4b0a      	ldr	r3, [pc, #40]	; (800e674 <MX_SPI5_Init+0x78>)
 800e64a:	2207      	movs	r2, #7
 800e64c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800e64e:	4b09      	ldr	r3, [pc, #36]	; (800e674 <MX_SPI5_Init+0x78>)
 800e650:	2200      	movs	r2, #0
 800e652:	631a      	str	r2, [r3, #48]	; 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800e654:	4b07      	ldr	r3, [pc, #28]	; (800e674 <MX_SPI5_Init+0x78>)
 800e656:	2208      	movs	r2, #8
 800e658:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800e65a:	4806      	ldr	r0, [pc, #24]	; (800e674 <MX_SPI5_Init+0x78>)
 800e65c:	f7f9 f970 	bl	8007940 <HAL_SPI_Init>
 800e660:	4603      	mov	r3, r0
 800e662:	2b00      	cmp	r3, #0
 800e664:	d003      	beq.n	800e66e <MX_SPI5_Init+0x72>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e666:	216c      	movs	r1, #108	; 0x6c
 800e668:	4804      	ldr	r0, [pc, #16]	; (800e67c <MX_SPI5_Init+0x80>)
 800e66a:	f005 f9a3 	bl	80139b4 <_Error_Handler>
  }

}
 800e66e:	bf00      	nop
 800e670:	bd80      	pop	{r7, pc}
 800e672:	bf00      	nop
 800e674:	2002b41c 	.word	0x2002b41c
 800e678:	40015000 	.word	0x40015000
 800e67c:	08016ccc 	.word	0x08016ccc

0800e680 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800e680:	b580      	push	{r7, lr}
 800e682:	b08a      	sub	sp, #40	; 0x28
 800e684:	af00      	add	r7, sp, #0
 800e686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(spiHandle->Instance==SPI2)
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	681b      	ldr	r3, [r3, #0]
 800e68c:	4a2a      	ldr	r2, [pc, #168]	; (800e738 <HAL_SPI_MspInit+0xb8>)
 800e68e:	4293      	cmp	r3, r2
 800e690:	d11c      	bne.n	800e6cc <HAL_SPI_MspInit+0x4c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800e692:	4a2a      	ldr	r2, [pc, #168]	; (800e73c <HAL_SPI_MspInit+0xbc>)
 800e694:	4b29      	ldr	r3, [pc, #164]	; (800e73c <HAL_SPI_MspInit+0xbc>)
 800e696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e698:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e69c:	6413      	str	r3, [r2, #64]	; 0x40
 800e69e:	4b27      	ldr	r3, [pc, #156]	; (800e73c <HAL_SPI_MspInit+0xbc>)
 800e6a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e6a6:	613b      	str	r3, [r7, #16]
 800e6a8:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration    
    PI1     ------> SPI2_SCK
    PI2     ------> SPI2_MISO
    PI3     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800e6aa:	230e      	movs	r3, #14
 800e6ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e6ae:	2302      	movs	r3, #2
 800e6b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e6b6:	2303      	movs	r3, #3
 800e6b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800e6ba:	2305      	movs	r3, #5
 800e6bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800e6be:	f107 0314 	add.w	r3, r7, #20
 800e6c2:	4619      	mov	r1, r3
 800e6c4:	481e      	ldr	r0, [pc, #120]	; (800e740 <HAL_SPI_MspInit+0xc0>)
 800e6c6:	f7f4 fd8d 	bl	80031e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800e6ca:	e031      	b.n	800e730 <HAL_SPI_MspInit+0xb0>
  else if(spiHandle->Instance==SPI5)
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	681b      	ldr	r3, [r3, #0]
 800e6d0:	4a1c      	ldr	r2, [pc, #112]	; (800e744 <HAL_SPI_MspInit+0xc4>)
 800e6d2:	4293      	cmp	r3, r2
 800e6d4:	d12c      	bne.n	800e730 <HAL_SPI_MspInit+0xb0>
    __HAL_RCC_SPI5_CLK_ENABLE();
 800e6d6:	4a19      	ldr	r2, [pc, #100]	; (800e73c <HAL_SPI_MspInit+0xbc>)
 800e6d8:	4b18      	ldr	r3, [pc, #96]	; (800e73c <HAL_SPI_MspInit+0xbc>)
 800e6da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e6e0:	6453      	str	r3, [r2, #68]	; 0x44
 800e6e2:	4b16      	ldr	r3, [pc, #88]	; (800e73c <HAL_SPI_MspInit+0xbc>)
 800e6e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e6e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800e6ea:	60fb      	str	r3, [r7, #12]
 800e6ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800e6ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e6f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e6f4:	2302      	movs	r3, #2
 800e6f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e6fc:	2303      	movs	r3, #3
 800e6fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800e700:	2305      	movs	r3, #5
 800e702:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800e704:	f107 0314 	add.w	r3, r7, #20
 800e708:	4619      	mov	r1, r3
 800e70a:	480f      	ldr	r0, [pc, #60]	; (800e748 <HAL_SPI_MspInit+0xc8>)
 800e70c:	f7f4 fd6a 	bl	80031e4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e710:	23c0      	movs	r3, #192	; 0xc0
 800e712:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e714:	2302      	movs	r3, #2
 800e716:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e718:	2300      	movs	r3, #0
 800e71a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e71c:	2303      	movs	r3, #3
 800e71e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800e720:	2305      	movs	r3, #5
 800e722:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800e724:	f107 0314 	add.w	r3, r7, #20
 800e728:	4619      	mov	r1, r3
 800e72a:	4808      	ldr	r0, [pc, #32]	; (800e74c <HAL_SPI_MspInit+0xcc>)
 800e72c:	f7f4 fd5a 	bl	80031e4 <HAL_GPIO_Init>
}
 800e730:	bf00      	nop
 800e732:	3728      	adds	r7, #40	; 0x28
 800e734:	46bd      	mov	sp, r7
 800e736:	bd80      	pop	{r7, pc}
 800e738:	40003800 	.word	0x40003800
 800e73c:	40023800 	.word	0x40023800
 800e740:	40022000 	.word	0x40022000
 800e744:	40015000 	.word	0x40015000
 800e748:	40021400 	.word	0x40021400
 800e74c:	40021c00 	.word	0x40021c00

0800e750 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}

void MX_TIM3_Init(void)
{
 800e750:	b580      	push	{r7, lr}
 800e752:	b088      	sub	sp, #32
 800e754:	af00      	add	r7, sp, #0
	TIM_ClockConfigTypeDef sClockSourceConfig;
	TIM_MasterConfigTypeDef sMasterConfig;

	//TIM3 runs on APB1 source which clocks at 42 MHz: 42000000/42000 --> 1000 Hz ticking clock

	htim3.Instance = TIM3;
 800e756:	4b1e      	ldr	r3, [pc, #120]	; (800e7d0 <MX_TIM3_Init+0x80>)
 800e758:	4a1e      	ldr	r2, [pc, #120]	; (800e7d4 <MX_TIM3_Init+0x84>)
 800e75a:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 42000;					//Divide clock to 1 kHz, 1ms running timer
 800e75c:	4b1c      	ldr	r3, [pc, #112]	; (800e7d0 <MX_TIM3_Init+0x80>)
 800e75e:	f24a 4210 	movw	r2, #42000	; 0xa410
 800e762:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e764:	4b1a      	ldr	r3, [pc, #104]	; (800e7d0 <MX_TIM3_Init+0x80>)
 800e766:	2200      	movs	r2, #0
 800e768:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 500 - 1;					//Interrupt every 2ms *(Period - 1) --> 1000 ms
 800e76a:	4b19      	ldr	r3, [pc, #100]	; (800e7d0 <MX_TIM3_Init+0x80>)
 800e76c:	f240 12f3 	movw	r2, #499	; 0x1f3
 800e770:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e772:	4b17      	ldr	r3, [pc, #92]	; (800e7d0 <MX_TIM3_Init+0x80>)
 800e774:	2200      	movs	r2, #0
 800e776:	611a      	str	r2, [r3, #16]
	htim3.Init.RepetitionCounter = 0x0;
 800e778:	4b15      	ldr	r3, [pc, #84]	; (800e7d0 <MX_TIM3_Init+0x80>)
 800e77a:	2200      	movs	r2, #0
 800e77c:	615a      	str	r2, [r3, #20]

	if (HAL_TIM_Base_Init(&htim3)!= HAL_OK)
 800e77e:	4814      	ldr	r0, [pc, #80]	; (800e7d0 <MX_TIM3_Init+0x80>)
 800e780:	f7f9 ff5b 	bl	800863a <HAL_TIM_Base_Init>
 800e784:	4603      	mov	r3, r0
 800e786:	2b00      	cmp	r3, #0
 800e788:	d003      	beq.n	800e792 <MX_TIM3_Init+0x42>
	{
		_Error_Handler(__FILE__, __LINE__);
 800e78a:	217d      	movs	r1, #125	; 0x7d
 800e78c:	4812      	ldr	r0, [pc, #72]	; (800e7d8 <MX_TIM3_Init+0x88>)
 800e78e:	f005 f911 	bl	80139b4 <_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800e792:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800e796:	613b      	str	r3, [r7, #16]
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 800e798:	f107 0310 	add.w	r3, r7, #16
 800e79c:	4619      	mov	r1, r3
 800e79e:	480c      	ldr	r0, [pc, #48]	; (800e7d0 <MX_TIM3_Init+0x80>)
 800e7a0:	f7fa f93c 	bl	8008a1c <HAL_TIM_ConfigClockSource>

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e7a4:	2300      	movs	r3, #0
 800e7a6:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	60bb      	str	r3, [r7, #8]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e7ac:	2300      	movs	r3, #0
 800e7ae:	60fb      	str	r3, [r7, #12]

	 if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)!= HAL_OK)
 800e7b0:	1d3b      	adds	r3, r7, #4
 800e7b2:	4619      	mov	r1, r3
 800e7b4:	4806      	ldr	r0, [pc, #24]	; (800e7d0 <MX_TIM3_Init+0x80>)
 800e7b6:	f7fa fd8b 	bl	80092d0 <HAL_TIMEx_MasterConfigSynchronization>
 800e7ba:	4603      	mov	r3, r0
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d003      	beq.n	800e7c8 <MX_TIM3_Init+0x78>
	 {
		 _Error_Handler(__FILE__, __LINE__);
 800e7c0:	2189      	movs	r1, #137	; 0x89
 800e7c2:	4805      	ldr	r0, [pc, #20]	; (800e7d8 <MX_TIM3_Init+0x88>)
 800e7c4:	f005 f8f6 	bl	80139b4 <_Error_Handler>
	 }
}
 800e7c8:	bf00      	nop
 800e7ca:	3720      	adds	r7, #32
 800e7cc:	46bd      	mov	sp, r7
 800e7ce:	bd80      	pop	{r7, pc}
 800e7d0:	2002b500 	.word	0x2002b500
 800e7d4:	40000400 	.word	0x40000400
 800e7d8:	08016ce0 	.word	0x08016ce0

0800e7dc <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(uint32_t duty_cycle)
{
 800e7dc:	b580      	push	{r7, lr}
 800e7de:	b08e      	sub	sp, #56	; 0x38
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	6078      	str	r0, [r7, #4]
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  uint32_t pulse = 1390*duty_cycle/100;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	f240 526e 	movw	r2, #1390	; 0x56e
 800e7ea:	fb02 f303 	mul.w	r3, r2, r3
 800e7ee:	4a2a      	ldr	r2, [pc, #168]	; (800e898 <MX_TIM5_Init+0xbc>)
 800e7f0:	fba2 2303 	umull	r2, r3, r2, r3
 800e7f4:	095b      	lsrs	r3, r3, #5
 800e7f6:	637b      	str	r3, [r7, #52]	; 0x34

  htim5.Instance = TIM5;
 800e7f8:	4b28      	ldr	r3, [pc, #160]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e7fa:	4a29      	ldr	r2, [pc, #164]	; (800e8a0 <MX_TIM5_Init+0xc4>)
 800e7fc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800e7fe:	4b27      	ldr	r3, [pc, #156]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e800:	2200      	movs	r2, #0
 800e802:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800e804:	4b25      	ldr	r3, [pc, #148]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e806:	2200      	movs	r2, #0
 800e808:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1390;
 800e80a:	4b24      	ldr	r3, [pc, #144]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e80c:	f240 526e 	movw	r2, #1390	; 0x56e
 800e810:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800e812:	4b22      	ldr	r3, [pc, #136]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e814:	2200      	movs	r2, #0
 800e816:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800e818:	4b20      	ldr	r3, [pc, #128]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e81a:	2200      	movs	r2, #0
 800e81c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800e81e:	481f      	ldr	r0, [pc, #124]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e820:	f7f9 ff7c 	bl	800871c <HAL_TIM_PWM_Init>
 800e824:	4603      	mov	r3, r0
 800e826:	2b00      	cmp	r3, #0
 800e828:	d003      	beq.n	800e832 <MX_TIM5_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e82a:	21c7      	movs	r1, #199	; 0xc7
 800e82c:	481d      	ldr	r0, [pc, #116]	; (800e8a4 <MX_TIM5_Init+0xc8>)
 800e82e:	f005 f8c1 	bl	80139b4 <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800e832:	2300      	movs	r3, #0
 800e834:	62bb      	str	r3, [r7, #40]	; 0x28
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800e836:	2300      	movs	r3, #0
 800e838:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800e83a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e83e:	4619      	mov	r1, r3
 800e840:	4816      	ldr	r0, [pc, #88]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e842:	f7fa fd45 	bl	80092d0 <HAL_TIMEx_MasterConfigSynchronization>
 800e846:	4603      	mov	r3, r0
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d003      	beq.n	800e854 <MX_TIM5_Init+0x78>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e84c:	21ce      	movs	r1, #206	; 0xce
 800e84e:	4815      	ldr	r0, [pc, #84]	; (800e8a4 <MX_TIM5_Init+0xc8>)
 800e850:	f005 f8b0 	bl	80139b4 <_Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800e854:	2360      	movs	r3, #96	; 0x60
 800e856:	60fb      	str	r3, [r7, #12]
  sConfigOC.Pulse = pulse;
 800e858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e85a:	613b      	str	r3, [r7, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800e85c:	2300      	movs	r3, #0
 800e85e:	617b      	str	r3, [r7, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800e860:	2300      	movs	r3, #0
 800e862:	61fb      	str	r3, [r7, #28]


  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800e864:	f107 030c 	add.w	r3, r7, #12
 800e868:	220c      	movs	r2, #12
 800e86a:	4619      	mov	r1, r3
 800e86c:	480b      	ldr	r0, [pc, #44]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e86e:	f7fa fd97 	bl	80093a0 <HAL_TIM_PWM_ConfigChannel>
 800e872:	4603      	mov	r3, r0
 800e874:	2b00      	cmp	r3, #0
 800e876:	d003      	beq.n	800e880 <MX_TIM5_Init+0xa4>
  {
    _Error_Handler(__FILE__, __LINE__);
 800e878:	21d9      	movs	r1, #217	; 0xd9
 800e87a:	480a      	ldr	r0, [pc, #40]	; (800e8a4 <MX_TIM5_Init+0xc8>)
 800e87c:	f005 f89a 	bl	80139b4 <_Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim5);
 800e880:	4806      	ldr	r0, [pc, #24]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e882:	f000 f841 	bl	800e908 <HAL_TIM_MspPostInit>

 	 HAL_TIM_PWM_Start(&htim5,TIM_CHANNEL_4);
 800e886:	210c      	movs	r1, #12
 800e888:	4804      	ldr	r0, [pc, #16]	; (800e89c <MX_TIM5_Init+0xc0>)
 800e88a:	f7f9 ff73 	bl	8008774 <HAL_TIM_PWM_Start>
}
 800e88e:	bf00      	nop
 800e890:	3738      	adds	r7, #56	; 0x38
 800e892:	46bd      	mov	sp, r7
 800e894:	bd80      	pop	{r7, pc}
 800e896:	bf00      	nop
 800e898:	51eb851f 	.word	0x51eb851f
 800e89c:	2002b4c0 	.word	0x2002b4c0
 800e8a0:	40000c00 	.word	0x40000c00
 800e8a4:	08016ce0 	.word	0x08016ce0

0800e8a8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 800e8a8:	b480      	push	{r7}
 800e8aa:	b085      	sub	sp, #20
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	681b      	ldr	r3, [r3, #0]
 800e8b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e8b8:	d10b      	bne.n	800e8d2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800e8ba:	4a11      	ldr	r2, [pc, #68]	; (800e900 <HAL_TIM_PWM_MspInit+0x58>)
 800e8bc:	4b10      	ldr	r3, [pc, #64]	; (800e900 <HAL_TIM_PWM_MspInit+0x58>)
 800e8be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8c0:	f043 0301 	orr.w	r3, r3, #1
 800e8c4:	6413      	str	r3, [r2, #64]	; 0x40
 800e8c6:	4b0e      	ldr	r3, [pc, #56]	; (800e900 <HAL_TIM_PWM_MspInit+0x58>)
 800e8c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8ca:	f003 0301 	and.w	r3, r3, #1
 800e8ce:	60fb      	str	r3, [r7, #12]
 800e8d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  if(tim_pwmHandle->Instance==TIM5)
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	4a0b      	ldr	r2, [pc, #44]	; (800e904 <HAL_TIM_PWM_MspInit+0x5c>)
 800e8d8:	4293      	cmp	r3, r2
 800e8da:	d10b      	bne.n	800e8f4 <HAL_TIM_PWM_MspInit+0x4c>
   {
   /* USER CODE BEGIN tim5_MspInit 0 */

   /* USER CODE END tim5_MspInit 0 */
     /* tim5 clock enable */
     __HAL_RCC_TIM5_CLK_ENABLE();
 800e8dc:	4a08      	ldr	r2, [pc, #32]	; (800e900 <HAL_TIM_PWM_MspInit+0x58>)
 800e8de:	4b08      	ldr	r3, [pc, #32]	; (800e900 <HAL_TIM_PWM_MspInit+0x58>)
 800e8e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8e2:	f043 0308 	orr.w	r3, r3, #8
 800e8e6:	6413      	str	r3, [r2, #64]	; 0x40
 800e8e8:	4b05      	ldr	r3, [pc, #20]	; (800e900 <HAL_TIM_PWM_MspInit+0x58>)
 800e8ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e8ec:	f003 0308 	and.w	r3, r3, #8
 800e8f0:	60bb      	str	r3, [r7, #8]
 800e8f2:	68bb      	ldr	r3, [r7, #8]
     //			HAL_NVIC_EnableIRQ(TIM5_IRQn);
   /* USER CODE BEGIN tim5_MspInit 1 */

   /* USER CODE END tim5_MspInit 1 */
   }
}
 800e8f4:	bf00      	nop
 800e8f6:	3714      	adds	r7, #20
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8fe:	4770      	bx	lr
 800e900:	40023800 	.word	0x40023800
 800e904:	40000c00 	.word	0x40000c00

0800e908 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800e908:	b580      	push	{r7, lr}
 800e90a:	b088      	sub	sp, #32
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e918:	d120      	bne.n	800e95c <HAL_TIM_MspPostInit+0x54>
    /**TIM2 GPIO Configuration    
    PA0/WKUP     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800e91a:	2301      	movs	r3, #1
 800e91c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e91e:	2302      	movs	r3, #2
 800e920:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e922:	2300      	movs	r3, #0
 800e924:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e926:	2300      	movs	r3, #0
 800e928:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800e92a:	2301      	movs	r3, #1
 800e92c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e92e:	f107 030c 	add.w	r3, r7, #12
 800e932:	4619      	mov	r1, r3
 800e934:	4816      	ldr	r0, [pc, #88]	; (800e990 <HAL_TIM_MspPostInit+0x88>)
 800e936:	f7f4 fc55 	bl	80031e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_3;
 800e93a:	f640 0308 	movw	r3, #2056	; 0x808
 800e93e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e940:	2302      	movs	r3, #2
 800e942:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e944:	2300      	movs	r3, #0
 800e946:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e948:	2300      	movs	r3, #0
 800e94a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800e94c:	2301      	movs	r3, #1
 800e94e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e950:	f107 030c 	add.w	r3, r7, #12
 800e954:	4619      	mov	r1, r3
 800e956:	480f      	ldr	r0, [pc, #60]	; (800e994 <HAL_TIM_MspPostInit+0x8c>)
 800e958:	f7f4 fc44 	bl	80031e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  if(timHandle->Instance==TIM5)
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	4a0d      	ldr	r2, [pc, #52]	; (800e998 <HAL_TIM_MspPostInit+0x90>)
 800e962:	4293      	cmp	r3, r2
 800e964:	d10f      	bne.n	800e986 <HAL_TIM_MspPostInit+0x7e>
      /**TIM5 GPIO Configuration
      PA0/WKUP     ------> TIM5_CH4
      __TIM3_CLK_ENABLE();
      */

      GPIO_InitStruct.Pin = GPIO_PIN_0;
 800e966:	2301      	movs	r3, #1
 800e968:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e96a:	2302      	movs	r3, #2
 800e96c:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e96e:	2300      	movs	r3, #0
 800e970:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800e972:	2300      	movs	r3, #0
 800e974:	61bb      	str	r3, [r7, #24]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800e976:	2302      	movs	r3, #2
 800e978:	61fb      	str	r3, [r7, #28]
      HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800e97a:	f107 030c 	add.w	r3, r7, #12
 800e97e:	4619      	mov	r1, r3
 800e980:	4806      	ldr	r0, [pc, #24]	; (800e99c <HAL_TIM_MspPostInit+0x94>)
 800e982:	f7f4 fc2f 	bl	80031e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
    }

}
 800e986:	bf00      	nop
 800e988:	3720      	adds	r7, #32
 800e98a:	46bd      	mov	sp, r7
 800e98c:	bd80      	pop	{r7, pc}
 800e98e:	bf00      	nop
 800e990:	40020000 	.word	0x40020000
 800e994:	40020400 	.word	0x40020400
 800e998:	40000c00 	.word	0x40000c00
 800e99c:	40022000 	.word	0x40022000

0800e9a0 <HAL_TIM_Base_MspInit>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	b084      	sub	sp, #16
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]

	if(htim_base->Instance == TIM3)
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	4a19      	ldr	r2, [pc, #100]	; (800ea14 <HAL_TIM_Base_MspInit+0x74>)
 800e9ae:	4293      	cmp	r3, r2
 800e9b0:	d113      	bne.n	800e9da <HAL_TIM_Base_MspInit+0x3a>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 800e9b2:	4a19      	ldr	r2, [pc, #100]	; (800ea18 <HAL_TIM_Base_MspInit+0x78>)
 800e9b4:	4b18      	ldr	r3, [pc, #96]	; (800ea18 <HAL_TIM_Base_MspInit+0x78>)
 800e9b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e9b8:	f043 0302 	orr.w	r3, r3, #2
 800e9bc:	6413      	str	r3, [r2, #64]	; 0x40
 800e9be:	4b16      	ldr	r3, [pc, #88]	; (800ea18 <HAL_TIM_Base_MspInit+0x78>)
 800e9c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e9c2:	f003 0302 	and.w	r3, r3, #2
 800e9c6:	60fb      	str	r3, [r7, #12]
 800e9c8:	68fb      	ldr	r3, [r7, #12]
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	2100      	movs	r1, #0
 800e9ce:	201d      	movs	r0, #29
 800e9d0:	f7f3 f929 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800e9d4:	201d      	movs	r0, #29
 800e9d6:	f7f3 f942 	bl	8001c5e <HAL_NVIC_EnableIRQ>
	}

	if(htim_base->Instance == TIM4)
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	681b      	ldr	r3, [r3, #0]
 800e9de:	4a0f      	ldr	r2, [pc, #60]	; (800ea1c <HAL_TIM_Base_MspInit+0x7c>)
 800e9e0:	4293      	cmp	r3, r2
 800e9e2:	d113      	bne.n	800ea0c <HAL_TIM_Base_MspInit+0x6c>
	{
		/* Peripheral clock enable */
		__HAL_RCC_TIM4_CLK_ENABLE();
 800e9e4:	4a0c      	ldr	r2, [pc, #48]	; (800ea18 <HAL_TIM_Base_MspInit+0x78>)
 800e9e6:	4b0c      	ldr	r3, [pc, #48]	; (800ea18 <HAL_TIM_Base_MspInit+0x78>)
 800e9e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e9ea:	f043 0304 	orr.w	r3, r3, #4
 800e9ee:	6413      	str	r3, [r2, #64]	; 0x40
 800e9f0:	4b09      	ldr	r3, [pc, #36]	; (800ea18 <HAL_TIM_Base_MspInit+0x78>)
 800e9f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e9f4:	f003 0304 	and.w	r3, r3, #4
 800e9f8:	60bb      	str	r3, [r7, #8]
 800e9fa:	68bb      	ldr	r3, [r7, #8]
		/* Peripheral interrupt init */
		HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800e9fc:	2200      	movs	r2, #0
 800e9fe:	2100      	movs	r1, #0
 800ea00:	201e      	movs	r0, #30
 800ea02:	f7f3 f910 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800ea06:	201e      	movs	r0, #30
 800ea08:	f7f3 f929 	bl	8001c5e <HAL_NVIC_EnableIRQ>
	}

}
 800ea0c:	bf00      	nop
 800ea0e:	3710      	adds	r7, #16
 800ea10:	46bd      	mov	sp, r7
 800ea12:	bd80      	pop	{r7, pc}
 800ea14:	40000400 	.word	0x40000400
 800ea18:	40023800 	.word	0x40023800
 800ea1c:	40000800 	.word	0x40000800

0800ea20 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 800ea24:	2201      	movs	r2, #1
 800ea26:	4906      	ldr	r1, [pc, #24]	; (800ea40 <MX_USB_HOST_Init+0x20>)
 800ea28:	4806      	ldr	r0, [pc, #24]	; (800ea44 <MX_USB_HOST_Init+0x24>)
 800ea2a:	f7fe faa5 	bl	800cf78 <USBH_Init>

  USBH_RegisterClass(&hUsbHostFS, USBH_MSC_CLASS);
 800ea2e:	4906      	ldr	r1, [pc, #24]	; (800ea48 <MX_USB_HOST_Init+0x28>)
 800ea30:	4804      	ldr	r0, [pc, #16]	; (800ea44 <MX_USB_HOST_Init+0x24>)
 800ea32:	f7fe fb14 	bl	800d05e <USBH_RegisterClass>

  USBH_Start(&hUsbHostFS);
 800ea36:	4803      	ldr	r0, [pc, #12]	; (800ea44 <MX_USB_HOST_Init+0x24>)
 800ea38:	f7fe fb9e 	bl	800d178 <USBH_Start>

  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ea3c:	bf00      	nop
 800ea3e:	bd80      	pop	{r7, pc}
 800ea40:	0800ea4d 	.word	0x0800ea4d
 800ea44:	2002b580 	.word	0x2002b580
 800ea48:	20020018 	.word	0x20020018

0800ea4c <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ea4c:	b480      	push	{r7}
 800ea4e:	b083      	sub	sp, #12
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
 800ea54:	460b      	mov	r3, r1
 800ea56:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ea58:	78fb      	ldrb	r3, [r7, #3]
 800ea5a:	3b01      	subs	r3, #1
 800ea5c:	2b04      	cmp	r3, #4
 800ea5e:	d819      	bhi.n	800ea94 <USBH_UserProcess+0x48>
 800ea60:	a201      	add	r2, pc, #4	; (adr r2, 800ea68 <USBH_UserProcess+0x1c>)
 800ea62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea66:	bf00      	nop
 800ea68:	0800ea95 	.word	0x0800ea95
 800ea6c:	0800ea85 	.word	0x0800ea85
 800ea70:	0800ea95 	.word	0x0800ea95
 800ea74:	0800ea8d 	.word	0x0800ea8d
 800ea78:	0800ea7d 	.word	0x0800ea7d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ea7c:	4b09      	ldr	r3, [pc, #36]	; (800eaa4 <USBH_UserProcess+0x58>)
 800ea7e:	2203      	movs	r2, #3
 800ea80:	701a      	strb	r2, [r3, #0]
  break;
 800ea82:	e008      	b.n	800ea96 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ea84:	4b07      	ldr	r3, [pc, #28]	; (800eaa4 <USBH_UserProcess+0x58>)
 800ea86:	2202      	movs	r2, #2
 800ea88:	701a      	strb	r2, [r3, #0]
  break;
 800ea8a:	e004      	b.n	800ea96 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ea8c:	4b05      	ldr	r3, [pc, #20]	; (800eaa4 <USBH_UserProcess+0x58>)
 800ea8e:	2201      	movs	r2, #1
 800ea90:	701a      	strb	r2, [r3, #0]
  break;
 800ea92:	e000      	b.n	800ea96 <USBH_UserProcess+0x4a>

  default:
  break;
 800ea94:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ea96:	bf00      	nop
 800ea98:	370c      	adds	r7, #12
 800ea9a:	46bd      	mov	sp, r7
 800ea9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa0:	4770      	bx	lr
 800eaa2:	bf00      	nop
 800eaa4:	200207d4 	.word	0x200207d4

0800eaa8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b08a      	sub	sp, #40	; 0x28
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(hcdHandle->Instance==USB_OTG_FS)
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800eab8:	d13d      	bne.n	800eb36 <HAL_HCD_MspInit+0x8e>
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800eaba:	f44f 7300 	mov.w	r3, #512	; 0x200
 800eabe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800eac0:	2300      	movs	r3, #0
 800eac2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eac4:	2300      	movs	r3, #0
 800eac6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eac8:	f107 0314 	add.w	r3, r7, #20
 800eacc:	4619      	mov	r1, r3
 800eace:	481c      	ldr	r0, [pc, #112]	; (800eb40 <HAL_HCD_MspInit+0x98>)
 800ead0:	f7f4 fb88 	bl	80031e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ead4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ead8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eada:	2302      	movs	r3, #2
 800eadc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eade:	2300      	movs	r3, #0
 800eae0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800eae2:	2303      	movs	r3, #3
 800eae4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800eae6:	230a      	movs	r3, #10
 800eae8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800eaea:	f107 0314 	add.w	r3, r7, #20
 800eaee:	4619      	mov	r1, r3
 800eaf0:	4813      	ldr	r0, [pc, #76]	; (800eb40 <HAL_HCD_MspInit+0x98>)
 800eaf2:	f7f4 fb77 	bl	80031e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800eaf6:	4a13      	ldr	r2, [pc, #76]	; (800eb44 <HAL_HCD_MspInit+0x9c>)
 800eaf8:	4b12      	ldr	r3, [pc, #72]	; (800eb44 <HAL_HCD_MspInit+0x9c>)
 800eafa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eafc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb00:	6353      	str	r3, [r2, #52]	; 0x34
 800eb02:	4b10      	ldr	r3, [pc, #64]	; (800eb44 <HAL_HCD_MspInit+0x9c>)
 800eb04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800eb0a:	613b      	str	r3, [r7, #16]
 800eb0c:	693b      	ldr	r3, [r7, #16]
 800eb0e:	4a0d      	ldr	r2, [pc, #52]	; (800eb44 <HAL_HCD_MspInit+0x9c>)
 800eb10:	4b0c      	ldr	r3, [pc, #48]	; (800eb44 <HAL_HCD_MspInit+0x9c>)
 800eb12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800eb18:	6453      	str	r3, [r2, #68]	; 0x44
 800eb1a:	4b0a      	ldr	r3, [pc, #40]	; (800eb44 <HAL_HCD_MspInit+0x9c>)
 800eb1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800eb1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800eb22:	60fb      	str	r3, [r7, #12]
 800eb24:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800eb26:	2200      	movs	r2, #0
 800eb28:	2100      	movs	r1, #0
 800eb2a:	2043      	movs	r0, #67	; 0x43
 800eb2c:	f7f3 f87b 	bl	8001c26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800eb30:	2043      	movs	r0, #67	; 0x43
 800eb32:	f7f3 f894 	bl	8001c5e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800eb36:	bf00      	nop
 800eb38:	3728      	adds	r7, #40	; 0x28
 800eb3a:	46bd      	mov	sp, r7
 800eb3c:	bd80      	pop	{r7, pc}
 800eb3e:	bf00      	nop
 800eb40:	40020000 	.word	0x40020000
 800eb44:	40023800 	.word	0x40023800

0800eb48 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	b082      	sub	sp, #8
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb56:	4618      	mov	r0, r3
 800eb58:	f7fe fb2d 	bl	800d1b6 <USBH_LL_IncTimer>
}
 800eb5c:	bf00      	nop
 800eb5e:	3708      	adds	r7, #8
 800eb60:	46bd      	mov	sp, r7
 800eb62:	bd80      	pop	{r7, pc}

0800eb64 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b082      	sub	sp, #8
 800eb68:	af00      	add	r7, sp, #0
 800eb6a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800eb6c:	687b      	ldr	r3, [r7, #4]
 800eb6e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb72:	4618      	mov	r0, r3
 800eb74:	f7fe fb65 	bl	800d242 <USBH_LL_Connect>
}
 800eb78:	bf00      	nop
 800eb7a:	3708      	adds	r7, #8
 800eb7c:	46bd      	mov	sp, r7
 800eb7e:	bd80      	pop	{r7, pc}

0800eb80 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b082      	sub	sp, #8
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb8e:	4618      	mov	r0, r3
 800eb90:	f7fe fb7d 	bl	800d28e <USBH_LL_Disconnect>
}
 800eb94:	bf00      	nop
 800eb96:	3708      	adds	r7, #8
 800eb98:	46bd      	mov	sp, r7
 800eb9a:	bd80      	pop	{r7, pc}

0800eb9c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800eb9c:	b480      	push	{r7}
 800eb9e:	b083      	sub	sp, #12
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
 800eba4:	460b      	mov	r3, r1
 800eba6:	70fb      	strb	r3, [r7, #3]
 800eba8:	4613      	mov	r3, r2
 800ebaa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ebac:	bf00      	nop
 800ebae:	370c      	adds	r7, #12
 800ebb0:	46bd      	mov	sp, r7
 800ebb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb6:	4770      	bx	lr

0800ebb8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b082      	sub	sp, #8
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ebc6:	4618      	mov	r0, r3
 800ebc8:	f7fe fb1f 	bl	800d20a <USBH_LL_PortEnabled>
} 
 800ebcc:	bf00      	nop
 800ebce:	3708      	adds	r7, #8
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	bd80      	pop	{r7, pc}

0800ebd4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ebd4:	b580      	push	{r7, lr}
 800ebd6:	b082      	sub	sp, #8
 800ebd8:	af00      	add	r7, sp, #0
 800ebda:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	f7fe fb1f 	bl	800d226 <USBH_LL_PortDisabled>
} 
 800ebe8:	bf00      	nop
 800ebea:	3708      	adds	r7, #8
 800ebec:	46bd      	mov	sp, r7
 800ebee:	bd80      	pop	{r7, pc}

0800ebf0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ebf0:	b580      	push	{r7, lr}
 800ebf2:	b082      	sub	sp, #8
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800ebfe:	2b01      	cmp	r3, #1
 800ec00:	d12c      	bne.n	800ec5c <USBH_LL_Init+0x6c>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ec02:	4a19      	ldr	r2, [pc, #100]	; (800ec68 <USBH_LL_Init+0x78>)
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	f8c2 32bc 	str.w	r3, [r2, #700]	; 0x2bc
  phost->pData = &hhcd_USB_OTG_FS;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	4a16      	ldr	r2, [pc, #88]	; (800ec68 <USBH_LL_Init+0x78>)
 800ec0e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ec12:	4b15      	ldr	r3, [pc, #84]	; (800ec68 <USBH_LL_Init+0x78>)
 800ec14:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ec18:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800ec1a:	4b13      	ldr	r3, [pc, #76]	; (800ec68 <USBH_LL_Init+0x78>)
 800ec1c:	2208      	movs	r2, #8
 800ec1e:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800ec20:	4b11      	ldr	r3, [pc, #68]	; (800ec68 <USBH_LL_Init+0x78>)
 800ec22:	2203      	movs	r2, #3
 800ec24:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ec26:	4b10      	ldr	r3, [pc, #64]	; (800ec68 <USBH_LL_Init+0x78>)
 800ec28:	2200      	movs	r2, #0
 800ec2a:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800ec2c:	4b0e      	ldr	r3, [pc, #56]	; (800ec68 <USBH_LL_Init+0x78>)
 800ec2e:	2202      	movs	r2, #2
 800ec30:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ec32:	4b0d      	ldr	r3, [pc, #52]	; (800ec68 <USBH_LL_Init+0x78>)
 800ec34:	2200      	movs	r2, #0
 800ec36:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ec38:	480b      	ldr	r0, [pc, #44]	; (800ec68 <USBH_LL_Init+0x78>)
 800ec3a:	f7f4 fdba 	bl	80037b2 <HAL_HCD_Init>
 800ec3e:	4603      	mov	r3, r0
 800ec40:	2b00      	cmp	r3, #0
 800ec42:	d003      	beq.n	800ec4c <USBH_LL_Init+0x5c>
  {
    _Error_Handler(__FILE__, __LINE__);
 800ec44:	21f4      	movs	r1, #244	; 0xf4
 800ec46:	4809      	ldr	r0, [pc, #36]	; (800ec6c <USBH_LL_Init+0x7c>)
 800ec48:	f004 feb4 	bl	80139b4 <_Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ec4c:	4806      	ldr	r0, [pc, #24]	; (800ec68 <USBH_LL_Init+0x78>)
 800ec4e:	f7f5 f99a 	bl	8003f86 <HAL_HCD_GetCurrentFrame>
 800ec52:	4603      	mov	r3, r0
 800ec54:	4619      	mov	r1, r3
 800ec56:	6878      	ldr	r0, [r7, #4]
 800ec58:	f7fe fa9e 	bl	800d198 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800ec5c:	2300      	movs	r3, #0
}
 800ec5e:	4618      	mov	r0, r3
 800ec60:	3708      	adds	r7, #8
 800ec62:	46bd      	mov	sp, r7
 800ec64:	bd80      	pop	{r7, pc}
 800ec66:	bf00      	nop
 800ec68:	2002b94c 	.word	0x2002b94c
 800ec6c:	08016cf4 	.word	0x08016cf4

0800ec70 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b084      	sub	sp, #16
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ec78:	2300      	movs	r3, #0
 800ec7a:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Start(phost->pData);
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ec86:	4618      	mov	r0, r3
 800ec88:	f7f5 f913 	bl	8003eb2 <HAL_HCD_Start>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ec90:	7bbb      	ldrb	r3, [r7, #14]
 800ec92:	2b03      	cmp	r3, #3
 800ec94:	d816      	bhi.n	800ecc4 <USBH_LL_Start+0x54>
 800ec96:	a201      	add	r2, pc, #4	; (adr r2, 800ec9c <USBH_LL_Start+0x2c>)
 800ec98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec9c:	0800ecad 	.word	0x0800ecad
 800eca0:	0800ecb3 	.word	0x0800ecb3
 800eca4:	0800ecb9 	.word	0x0800ecb9
 800eca8:	0800ecbf 	.word	0x0800ecbf
    case HAL_OK :
      usb_status = USBH_OK;
 800ecac:	2300      	movs	r3, #0
 800ecae:	73fb      	strb	r3, [r7, #15]
    break;
 800ecb0:	e00b      	b.n	800ecca <USBH_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ecb2:	2302      	movs	r3, #2
 800ecb4:	73fb      	strb	r3, [r7, #15]
    break;
 800ecb6:	e008      	b.n	800ecca <USBH_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ecb8:	2301      	movs	r3, #1
 800ecba:	73fb      	strb	r3, [r7, #15]
    break;
 800ecbc:	e005      	b.n	800ecca <USBH_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ecbe:	2302      	movs	r3, #2
 800ecc0:	73fb      	strb	r3, [r7, #15]
    break;
 800ecc2:	e002      	b.n	800ecca <USBH_LL_Start+0x5a>
    default :
      usb_status = USBH_FAIL;
 800ecc4:	2302      	movs	r3, #2
 800ecc6:	73fb      	strb	r3, [r7, #15]
    break;
 800ecc8:	bf00      	nop
  }
  return usb_status;
 800ecca:	7bfb      	ldrb	r3, [r7, #15]
}
 800eccc:	4618      	mov	r0, r3
 800ecce:	3710      	adds	r7, #16
 800ecd0:	46bd      	mov	sp, r7
 800ecd2:	bd80      	pop	{r7, pc}

0800ecd4 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800ecd4:	b580      	push	{r7, lr}
 800ecd6:	b084      	sub	sp, #16
 800ecd8:	af00      	add	r7, sp, #0
 800ecda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ecdc:	2300      	movs	r3, #0
 800ecde:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ece0:	2300      	movs	r3, #0
 800ece2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_Stop(phost->pData);
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ecea:	4618      	mov	r0, r3
 800ecec:	f7f5 f904 	bl	8003ef8 <HAL_HCD_Stop>
 800ecf0:	4603      	mov	r3, r0
 800ecf2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ecf4:	7bbb      	ldrb	r3, [r7, #14]
 800ecf6:	2b03      	cmp	r3, #3
 800ecf8:	d816      	bhi.n	800ed28 <USBH_LL_Stop+0x54>
 800ecfa:	a201      	add	r2, pc, #4	; (adr r2, 800ed00 <USBH_LL_Stop+0x2c>)
 800ecfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed00:	0800ed11 	.word	0x0800ed11
 800ed04:	0800ed17 	.word	0x0800ed17
 800ed08:	0800ed1d 	.word	0x0800ed1d
 800ed0c:	0800ed23 	.word	0x0800ed23
    case HAL_OK :
      usb_status = USBH_OK;
 800ed10:	2300      	movs	r3, #0
 800ed12:	73fb      	strb	r3, [r7, #15]
    break;
 800ed14:	e00b      	b.n	800ed2e <USBH_LL_Stop+0x5a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ed16:	2302      	movs	r3, #2
 800ed18:	73fb      	strb	r3, [r7, #15]
    break;
 800ed1a:	e008      	b.n	800ed2e <USBH_LL_Stop+0x5a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ed1c:	2301      	movs	r3, #1
 800ed1e:	73fb      	strb	r3, [r7, #15]
    break;
 800ed20:	e005      	b.n	800ed2e <USBH_LL_Stop+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ed22:	2302      	movs	r3, #2
 800ed24:	73fb      	strb	r3, [r7, #15]
    break;
 800ed26:	e002      	b.n	800ed2e <USBH_LL_Stop+0x5a>
    default :
      usb_status = USBH_FAIL;
 800ed28:	2302      	movs	r3, #2
 800ed2a:	73fb      	strb	r3, [r7, #15]
    break;
 800ed2c:	bf00      	nop
  }
  return usb_status;
 800ed2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed30:	4618      	mov	r0, r3
 800ed32:	3710      	adds	r7, #16
 800ed34:	46bd      	mov	sp, r7
 800ed36:	bd80      	pop	{r7, pc}

0800ed38 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800ed38:	b580      	push	{r7, lr}
 800ed3a:	b082      	sub	sp, #8
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
 800ed40:	460b      	mov	r3, r1
 800ed42:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ed4a:	78fa      	ldrb	r2, [r7, #3]
 800ed4c:	4611      	mov	r1, r2
 800ed4e:	4618      	mov	r0, r3
 800ed50:	f7f5 f904 	bl	8003f5c <HAL_HCD_HC_GetXferCount>
 800ed54:	4603      	mov	r3, r0
}
 800ed56:	4618      	mov	r0, r3
 800ed58:	3708      	adds	r7, #8
 800ed5a:	46bd      	mov	sp, r7
 800ed5c:	bd80      	pop	{r7, pc}
	...

0800ed60 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ed60:	b590      	push	{r4, r7, lr}
 800ed62:	b089      	sub	sp, #36	; 0x24
 800ed64:	af04      	add	r7, sp, #16
 800ed66:	6078      	str	r0, [r7, #4]
 800ed68:	4608      	mov	r0, r1
 800ed6a:	4611      	mov	r1, r2
 800ed6c:	461a      	mov	r2, r3
 800ed6e:	4603      	mov	r3, r0
 800ed70:	70fb      	strb	r3, [r7, #3]
 800ed72:	460b      	mov	r3, r1
 800ed74:	70bb      	strb	r3, [r7, #2]
 800ed76:	4613      	mov	r3, r2
 800ed78:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ed7a:	2300      	movs	r3, #0
 800ed7c:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ed7e:	2300      	movs	r3, #0
 800ed80:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800ed88:	787c      	ldrb	r4, [r7, #1]
 800ed8a:	78ba      	ldrb	r2, [r7, #2]
 800ed8c:	78f9      	ldrb	r1, [r7, #3]
 800ed8e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ed90:	9302      	str	r3, [sp, #8]
 800ed92:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ed96:	9301      	str	r3, [sp, #4]
 800ed98:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ed9c:	9300      	str	r3, [sp, #0]
 800ed9e:	4623      	mov	r3, r4
 800eda0:	f7f4 fd5d 	bl	800385e <HAL_HCD_HC_Init>
 800eda4:	4603      	mov	r3, r0
 800eda6:	73bb      	strb	r3, [r7, #14]
                               dev_address, speed, ep_type, mps);

  switch (hal_status) {
 800eda8:	7bbb      	ldrb	r3, [r7, #14]
 800edaa:	2b03      	cmp	r3, #3
 800edac:	d816      	bhi.n	800eddc <USBH_LL_OpenPipe+0x7c>
 800edae:	a201      	add	r2, pc, #4	; (adr r2, 800edb4 <USBH_LL_OpenPipe+0x54>)
 800edb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800edb4:	0800edc5 	.word	0x0800edc5
 800edb8:	0800edcb 	.word	0x0800edcb
 800edbc:	0800edd1 	.word	0x0800edd1
 800edc0:	0800edd7 	.word	0x0800edd7
    case HAL_OK :
      usb_status = USBH_OK;
 800edc4:	2300      	movs	r3, #0
 800edc6:	73fb      	strb	r3, [r7, #15]
    break;
 800edc8:	e00b      	b.n	800ede2 <USBH_LL_OpenPipe+0x82>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800edca:	2302      	movs	r3, #2
 800edcc:	73fb      	strb	r3, [r7, #15]
    break;
 800edce:	e008      	b.n	800ede2 <USBH_LL_OpenPipe+0x82>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800edd0:	2301      	movs	r3, #1
 800edd2:	73fb      	strb	r3, [r7, #15]
    break;
 800edd4:	e005      	b.n	800ede2 <USBH_LL_OpenPipe+0x82>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800edd6:	2302      	movs	r3, #2
 800edd8:	73fb      	strb	r3, [r7, #15]
    break;
 800edda:	e002      	b.n	800ede2 <USBH_LL_OpenPipe+0x82>
    default :
      usb_status = USBH_FAIL;
 800eddc:	2302      	movs	r3, #2
 800edde:	73fb      	strb	r3, [r7, #15]
    break;
 800ede0:	bf00      	nop
  }
  return usb_status;
 800ede2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ede4:	4618      	mov	r0, r3
 800ede6:	3714      	adds	r7, #20
 800ede8:	46bd      	mov	sp, r7
 800edea:	bd90      	pop	{r4, r7, pc}

0800edec <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800edec:	b580      	push	{r7, lr}
 800edee:	b084      	sub	sp, #16
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	6078      	str	r0, [r7, #4]
 800edf4:	460b      	mov	r3, r1
 800edf6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800edf8:	2300      	movs	r3, #0
 800edfa:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800edfc:	2300      	movs	r3, #0
 800edfe:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ee06:	78fa      	ldrb	r2, [r7, #3]
 800ee08:	4611      	mov	r1, r2
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	f7f4 fdbf 	bl	800398e <HAL_HCD_HC_Halt>
 800ee10:	4603      	mov	r3, r0
 800ee12:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ee14:	7bbb      	ldrb	r3, [r7, #14]
 800ee16:	2b03      	cmp	r3, #3
 800ee18:	d816      	bhi.n	800ee48 <USBH_LL_ClosePipe+0x5c>
 800ee1a:	a201      	add	r2, pc, #4	; (adr r2, 800ee20 <USBH_LL_ClosePipe+0x34>)
 800ee1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee20:	0800ee31 	.word	0x0800ee31
 800ee24:	0800ee37 	.word	0x0800ee37
 800ee28:	0800ee3d 	.word	0x0800ee3d
 800ee2c:	0800ee43 	.word	0x0800ee43
    case HAL_OK :
      usb_status = USBH_OK;
 800ee30:	2300      	movs	r3, #0
 800ee32:	73fb      	strb	r3, [r7, #15]
    break;
 800ee34:	e00b      	b.n	800ee4e <USBH_LL_ClosePipe+0x62>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800ee36:	2302      	movs	r3, #2
 800ee38:	73fb      	strb	r3, [r7, #15]
    break;
 800ee3a:	e008      	b.n	800ee4e <USBH_LL_ClosePipe+0x62>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800ee3c:	2301      	movs	r3, #1
 800ee3e:	73fb      	strb	r3, [r7, #15]
    break;
 800ee40:	e005      	b.n	800ee4e <USBH_LL_ClosePipe+0x62>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800ee42:	2302      	movs	r3, #2
 800ee44:	73fb      	strb	r3, [r7, #15]
    break;
 800ee46:	e002      	b.n	800ee4e <USBH_LL_ClosePipe+0x62>
    default :
      usb_status = USBH_FAIL;
 800ee48:	2302      	movs	r3, #2
 800ee4a:	73fb      	strb	r3, [r7, #15]
    break;
 800ee4c:	bf00      	nop
  }
  return usb_status;
 800ee4e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee50:	4618      	mov	r0, r3
 800ee52:	3710      	adds	r7, #16
 800ee54:	46bd      	mov	sp, r7
 800ee56:	bd80      	pop	{r7, pc}

0800ee58 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800ee58:	b590      	push	{r4, r7, lr}
 800ee5a:	b089      	sub	sp, #36	; 0x24
 800ee5c:	af04      	add	r7, sp, #16
 800ee5e:	6078      	str	r0, [r7, #4]
 800ee60:	4608      	mov	r0, r1
 800ee62:	4611      	mov	r1, r2
 800ee64:	461a      	mov	r2, r3
 800ee66:	4603      	mov	r3, r0
 800ee68:	70fb      	strb	r3, [r7, #3]
 800ee6a:	460b      	mov	r3, r1
 800ee6c:	70bb      	strb	r3, [r7, #2]
 800ee6e:	4613      	mov	r3, r2
 800ee70:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ee72:	2300      	movs	r3, #0
 800ee74:	73bb      	strb	r3, [r7, #14]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ee76:	2300      	movs	r3, #0
 800ee78:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800ee80:	787c      	ldrb	r4, [r7, #1]
 800ee82:	78ba      	ldrb	r2, [r7, #2]
 800ee84:	78f9      	ldrb	r1, [r7, #3]
 800ee86:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ee8a:	9303      	str	r3, [sp, #12]
 800ee8c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800ee8e:	9302      	str	r3, [sp, #8]
 800ee90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee92:	9301      	str	r3, [sp, #4]
 800ee94:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ee98:	9300      	str	r3, [sp, #0]
 800ee9a:	4623      	mov	r3, r4
 800ee9c:	f7f4 fd9a 	bl	80039d4 <HAL_HCD_HC_SubmitRequest>
 800eea0:	4603      	mov	r3, r0
 800eea2:	73bb      	strb	r3, [r7, #14]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  switch (hal_status) {
 800eea4:	7bbb      	ldrb	r3, [r7, #14]
 800eea6:	2b03      	cmp	r3, #3
 800eea8:	d816      	bhi.n	800eed8 <USBH_LL_SubmitURB+0x80>
 800eeaa:	a201      	add	r2, pc, #4	; (adr r2, 800eeb0 <USBH_LL_SubmitURB+0x58>)
 800eeac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eeb0:	0800eec1 	.word	0x0800eec1
 800eeb4:	0800eec7 	.word	0x0800eec7
 800eeb8:	0800eecd 	.word	0x0800eecd
 800eebc:	0800eed3 	.word	0x0800eed3
    case HAL_OK :
      usb_status = USBH_OK;
 800eec0:	2300      	movs	r3, #0
 800eec2:	73fb      	strb	r3, [r7, #15]
    break;
 800eec4:	e00b      	b.n	800eede <USBH_LL_SubmitURB+0x86>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800eec6:	2302      	movs	r3, #2
 800eec8:	73fb      	strb	r3, [r7, #15]
    break;
 800eeca:	e008      	b.n	800eede <USBH_LL_SubmitURB+0x86>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800eecc:	2301      	movs	r3, #1
 800eece:	73fb      	strb	r3, [r7, #15]
    break;
 800eed0:	e005      	b.n	800eede <USBH_LL_SubmitURB+0x86>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800eed2:	2302      	movs	r3, #2
 800eed4:	73fb      	strb	r3, [r7, #15]
    break;
 800eed6:	e002      	b.n	800eede <USBH_LL_SubmitURB+0x86>
    default :
      usb_status = USBH_FAIL;
 800eed8:	2302      	movs	r3, #2
 800eeda:	73fb      	strb	r3, [r7, #15]
    break;
 800eedc:	bf00      	nop
  }
  return usb_status;
 800eede:	7bfb      	ldrb	r3, [r7, #15]
}
 800eee0:	4618      	mov	r0, r3
 800eee2:	3714      	adds	r7, #20
 800eee4:	46bd      	mov	sp, r7
 800eee6:	bd90      	pop	{r4, r7, pc}

0800eee8 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800eee8:	b580      	push	{r7, lr}
 800eeea:	b082      	sub	sp, #8
 800eeec:	af00      	add	r7, sp, #0
 800eeee:	6078      	str	r0, [r7, #4]
 800eef0:	460b      	mov	r3, r1
 800eef2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800eefa:	78fa      	ldrb	r2, [r7, #3]
 800eefc:	4611      	mov	r1, r2
 800eefe:	4618      	mov	r0, r3
 800ef00:	f7f5 f817 	bl	8003f32 <HAL_HCD_HC_GetURBState>
 800ef04:	4603      	mov	r3, r0
}
 800ef06:	4618      	mov	r0, r3
 800ef08:	3708      	adds	r7, #8
 800ef0a:	46bd      	mov	sp, r7
 800ef0c:	bd80      	pop	{r7, pc}

0800ef0e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800ef0e:	b580      	push	{r7, lr}
 800ef10:	b082      	sub	sp, #8
 800ef12:	af00      	add	r7, sp, #0
 800ef14:	6078      	str	r0, [r7, #4]
 800ef16:	460b      	mov	r3, r1
 800ef18:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800ef20:	2b01      	cmp	r3, #1
 800ef22:	d103      	bne.n	800ef2c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800ef24:	78fb      	ldrb	r3, [r7, #3]
 800ef26:	4618      	mov	r0, r3
 800ef28:	f000 f97c 	bl	800f224 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800ef2c:	20c8      	movs	r0, #200	; 0xc8
 800ef2e:	f7f2 f855 	bl	8000fdc <HAL_Delay>
  return USBH_OK;
 800ef32:	2300      	movs	r3, #0
}
 800ef34:	4618      	mov	r0, r3
 800ef36:	3708      	adds	r7, #8
 800ef38:	46bd      	mov	sp, r7
 800ef3a:	bd80      	pop	{r7, pc}

0800ef3c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800ef3c:	b480      	push	{r7}
 800ef3e:	b085      	sub	sp, #20
 800ef40:	af00      	add	r7, sp, #0
 800ef42:	6078      	str	r0, [r7, #4]
 800ef44:	460b      	mov	r3, r1
 800ef46:	70fb      	strb	r3, [r7, #3]
 800ef48:	4613      	mov	r3, r2
 800ef4a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ef52:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800ef54:	78fa      	ldrb	r2, [r7, #3]
 800ef56:	68f9      	ldr	r1, [r7, #12]
 800ef58:	4613      	mov	r3, r2
 800ef5a:	009b      	lsls	r3, r3, #2
 800ef5c:	4413      	add	r3, r2
 800ef5e:	00db      	lsls	r3, r3, #3
 800ef60:	440b      	add	r3, r1
 800ef62:	333b      	adds	r3, #59	; 0x3b
 800ef64:	781b      	ldrb	r3, [r3, #0]
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d00a      	beq.n	800ef80 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800ef6a:	78fa      	ldrb	r2, [r7, #3]
 800ef6c:	68f9      	ldr	r1, [r7, #12]
 800ef6e:	4613      	mov	r3, r2
 800ef70:	009b      	lsls	r3, r3, #2
 800ef72:	4413      	add	r3, r2
 800ef74:	00db      	lsls	r3, r3, #3
 800ef76:	440b      	add	r3, r1
 800ef78:	3350      	adds	r3, #80	; 0x50
 800ef7a:	78ba      	ldrb	r2, [r7, #2]
 800ef7c:	701a      	strb	r2, [r3, #0]
 800ef7e:	e009      	b.n	800ef94 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800ef80:	78fa      	ldrb	r2, [r7, #3]
 800ef82:	68f9      	ldr	r1, [r7, #12]
 800ef84:	4613      	mov	r3, r2
 800ef86:	009b      	lsls	r3, r3, #2
 800ef88:	4413      	add	r3, r2
 800ef8a:	00db      	lsls	r3, r3, #3
 800ef8c:	440b      	add	r3, r1
 800ef8e:	3351      	adds	r3, #81	; 0x51
 800ef90:	78ba      	ldrb	r2, [r7, #2]
 800ef92:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800ef94:	2300      	movs	r3, #0
}
 800ef96:	4618      	mov	r0, r3
 800ef98:	3714      	adds	r7, #20
 800ef9a:	46bd      	mov	sp, r7
 800ef9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa0:	4770      	bx	lr

0800efa2 <USBH_LL_GetToggle>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval toggle (0/1)
  */
uint8_t USBH_LL_GetToggle(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800efa2:	b480      	push	{r7}
 800efa4:	b085      	sub	sp, #20
 800efa6:	af00      	add	r7, sp, #0
 800efa8:	6078      	str	r0, [r7, #4]
 800efaa:	460b      	mov	r3, r1
 800efac:	70fb      	strb	r3, [r7, #3]
  uint8_t toggle = 0;
 800efae:	2300      	movs	r3, #0
 800efb0:	73fb      	strb	r3, [r7, #15]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800efb8:	60bb      	str	r3, [r7, #8]

  if(pHandle->hc[pipe].ep_is_in)
 800efba:	78fa      	ldrb	r2, [r7, #3]
 800efbc:	68b9      	ldr	r1, [r7, #8]
 800efbe:	4613      	mov	r3, r2
 800efc0:	009b      	lsls	r3, r3, #2
 800efc2:	4413      	add	r3, r2
 800efc4:	00db      	lsls	r3, r3, #3
 800efc6:	440b      	add	r3, r1
 800efc8:	333b      	adds	r3, #59	; 0x3b
 800efca:	781b      	ldrb	r3, [r3, #0]
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d00a      	beq.n	800efe6 <USBH_LL_GetToggle+0x44>
  {
    toggle = pHandle->hc[pipe].toggle_in;
 800efd0:	78fa      	ldrb	r2, [r7, #3]
 800efd2:	68b9      	ldr	r1, [r7, #8]
 800efd4:	4613      	mov	r3, r2
 800efd6:	009b      	lsls	r3, r3, #2
 800efd8:	4413      	add	r3, r2
 800efda:	00db      	lsls	r3, r3, #3
 800efdc:	440b      	add	r3, r1
 800efde:	3350      	adds	r3, #80	; 0x50
 800efe0:	781b      	ldrb	r3, [r3, #0]
 800efe2:	73fb      	strb	r3, [r7, #15]
 800efe4:	e009      	b.n	800effa <USBH_LL_GetToggle+0x58>
  }
  else
  {
    toggle = pHandle->hc[pipe].toggle_out;
 800efe6:	78fa      	ldrb	r2, [r7, #3]
 800efe8:	68b9      	ldr	r1, [r7, #8]
 800efea:	4613      	mov	r3, r2
 800efec:	009b      	lsls	r3, r3, #2
 800efee:	4413      	add	r3, r2
 800eff0:	00db      	lsls	r3, r3, #3
 800eff2:	440b      	add	r3, r1
 800eff4:	3351      	adds	r3, #81	; 0x51
 800eff6:	781b      	ldrb	r3, [r3, #0]
 800eff8:	73fb      	strb	r3, [r7, #15]
  }
  return toggle;
 800effa:	7bfb      	ldrb	r3, [r7, #15]
}
 800effc:	4618      	mov	r0, r3
 800effe:	3714      	adds	r7, #20
 800f000:	46bd      	mov	sp, r7
 800f002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f006:	4770      	bx	lr

0800f008 <USBH_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_initialize(BYTE lun)
{
 800f008:	b480      	push	{r7}
 800f00a:	b083      	sub	sp, #12
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	4603      	mov	r3, r0
 800f010:	71fb      	strb	r3, [r7, #7]
  /* CAUTION : USB Host library has to be initialized in the application */

  return RES_OK;
 800f012:	2300      	movs	r3, #0
}
 800f014:	4618      	mov	r0, r3
 800f016:	370c      	adds	r7, #12
 800f018:	46bd      	mov	sp, r7
 800f01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f01e:	4770      	bx	lr

0800f020 <USBH_status>:
  * @brief  Gets Disk Status
  * @param  lun : lun id
  * @retval DSTATUS: Operation status
  */
DSTATUS USBH_status(BYTE lun)
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b084      	sub	sp, #16
 800f024:	af00      	add	r7, sp, #0
 800f026:	4603      	mov	r3, r0
 800f028:	71fb      	strb	r3, [r7, #7]
  DRESULT res = RES_ERROR;
 800f02a:	2301      	movs	r3, #1
 800f02c:	73fb      	strb	r3, [r7, #15]

  if(USBH_MSC_UnitIsReady(&hUSB_Host, lun))
 800f02e:	79fb      	ldrb	r3, [r7, #7]
 800f030:	4619      	mov	r1, r3
 800f032:	4808      	ldr	r0, [pc, #32]	; (800f054 <USBH_status+0x34>)
 800f034:	f7fd f933 	bl	800c29e <USBH_MSC_UnitIsReady>
 800f038:	4603      	mov	r3, r0
 800f03a:	2b00      	cmp	r3, #0
 800f03c:	d002      	beq.n	800f044 <USBH_status+0x24>
  {
    res = RES_OK;
 800f03e:	2300      	movs	r3, #0
 800f040:	73fb      	strb	r3, [r7, #15]
 800f042:	e001      	b.n	800f048 <USBH_status+0x28>
  }
  else
  {
    res = RES_ERROR;
 800f044:	2301      	movs	r3, #1
 800f046:	73fb      	strb	r3, [r7, #15]
  }

  return res;
 800f048:	7bfb      	ldrb	r3, [r7, #15]
}
 800f04a:	4618      	mov	r0, r3
 800f04c:	3710      	adds	r7, #16
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}
 800f052:	bf00      	nop
 800f054:	2002b580 	.word	0x2002b580

0800f058 <USBH_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT USBH_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800f058:	b580      	push	{r7, lr}
 800f05a:	b094      	sub	sp, #80	; 0x50
 800f05c:	af02      	add	r7, sp, #8
 800f05e:	60b9      	str	r1, [r7, #8]
 800f060:	607a      	str	r2, [r7, #4]
 800f062:	603b      	str	r3, [r7, #0]
 800f064:	4603      	mov	r3, r0
 800f066:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f068:	2301      	movs	r3, #1
 800f06a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Read(&hUSB_Host, lun, sector, buff, count) == USBH_OK)
 800f06e:	7bf9      	ldrb	r1, [r7, #15]
 800f070:	683b      	ldr	r3, [r7, #0]
 800f072:	9300      	str	r3, [sp, #0]
 800f074:	68bb      	ldr	r3, [r7, #8]
 800f076:	687a      	ldr	r2, [r7, #4]
 800f078:	4812      	ldr	r0, [pc, #72]	; (800f0c4 <USBH_read+0x6c>)
 800f07a:	f7fd f95a 	bl	800c332 <USBH_MSC_Read>
 800f07e:	4603      	mov	r3, r0
 800f080:	2b00      	cmp	r3, #0
 800f082:	d103      	bne.n	800f08c <USBH_read+0x34>
  {
    res = RES_OK;
 800f084:	2300      	movs	r3, #0
 800f086:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800f08a:	e015      	b.n	800f0b8 <USBH_read+0x60>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800f08c:	f107 0210 	add.w	r2, r7, #16
 800f090:	7bfb      	ldrb	r3, [r7, #15]
 800f092:	4619      	mov	r1, r3
 800f094:	480b      	ldr	r0, [pc, #44]	; (800f0c4 <USBH_read+0x6c>)
 800f096:	f7fd f928 	bl	800c2ea <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800f09a:	7f7b      	ldrb	r3, [r7, #29]
 800f09c:	2b28      	cmp	r3, #40	; 0x28
 800f09e:	d003      	beq.n	800f0a8 <USBH_read+0x50>
 800f0a0:	2b3a      	cmp	r3, #58	; 0x3a
 800f0a2:	d001      	beq.n	800f0a8 <USBH_read+0x50>
 800f0a4:	2b04      	cmp	r3, #4
 800f0a6:	d103      	bne.n	800f0b0 <USBH_read+0x58>
    {
    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog ("USB Disk is not ready!");
      res = RES_NOTRDY;
 800f0a8:	2303      	movs	r3, #3
 800f0aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break; 
 800f0ae:	e003      	b.n	800f0b8 <USBH_read+0x60>

    default:
      res = RES_ERROR;
 800f0b0:	2301      	movs	r3, #1
 800f0b2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800f0b6:	bf00      	nop
    }
  }

  return res;
 800f0b8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800f0bc:	4618      	mov	r0, r3
 800f0be:	3748      	adds	r7, #72	; 0x48
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	bd80      	pop	{r7, pc}
 800f0c4:	2002b580 	.word	0x2002b580

0800f0c8 <USBH_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT USBH_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800f0c8:	b580      	push	{r7, lr}
 800f0ca:	b094      	sub	sp, #80	; 0x50
 800f0cc:	af02      	add	r7, sp, #8
 800f0ce:	60b9      	str	r1, [r7, #8]
 800f0d0:	607a      	str	r2, [r7, #4]
 800f0d2:	603b      	str	r3, [r7, #0]
 800f0d4:	4603      	mov	r3, r0
 800f0d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800f0d8:	2301      	movs	r3, #1
 800f0da:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  MSC_LUNTypeDef info;

  if(USBH_MSC_Write(&hUSB_Host, lun, sector, (BYTE *)buff, count) == USBH_OK)
 800f0de:	7bf9      	ldrb	r1, [r7, #15]
 800f0e0:	683b      	ldr	r3, [r7, #0]
 800f0e2:	9300      	str	r3, [sp, #0]
 800f0e4:	68bb      	ldr	r3, [r7, #8]
 800f0e6:	687a      	ldr	r2, [r7, #4]
 800f0e8:	4817      	ldr	r0, [pc, #92]	; (800f148 <USBH_write+0x80>)
 800f0ea:	f7fd f98b 	bl	800c404 <USBH_MSC_Write>
 800f0ee:	4603      	mov	r3, r0
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d103      	bne.n	800f0fc <USBH_write+0x34>
  {
    res = RES_OK;
 800f0f4:	2300      	movs	r3, #0
 800f0f6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800f0fa:	e01f      	b.n	800f13c <USBH_write+0x74>
  }
  else
  {
    USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info);
 800f0fc:	f107 0210 	add.w	r2, r7, #16
 800f100:	7bfb      	ldrb	r3, [r7, #15]
 800f102:	4619      	mov	r1, r3
 800f104:	4810      	ldr	r0, [pc, #64]	; (800f148 <USBH_write+0x80>)
 800f106:	f7fd f8f0 	bl	800c2ea <USBH_MSC_GetLUNInfo>

    switch (info.sense.asc)
 800f10a:	7f7b      	ldrb	r3, [r7, #29]
 800f10c:	2b27      	cmp	r3, #39	; 0x27
 800f10e:	d009      	beq.n	800f124 <USBH_write+0x5c>
 800f110:	2b27      	cmp	r3, #39	; 0x27
 800f112:	dc02      	bgt.n	800f11a <USBH_write+0x52>
 800f114:	2b04      	cmp	r3, #4
 800f116:	d009      	beq.n	800f12c <USBH_write+0x64>
 800f118:	e00c      	b.n	800f134 <USBH_write+0x6c>
 800f11a:	2b28      	cmp	r3, #40	; 0x28
 800f11c:	d006      	beq.n	800f12c <USBH_write+0x64>
 800f11e:	2b3a      	cmp	r3, #58	; 0x3a
 800f120:	d004      	beq.n	800f12c <USBH_write+0x64>
 800f122:	e007      	b.n	800f134 <USBH_write+0x6c>
    {
    case SCSI_ASC_WRITE_PROTECTED:
      USBH_ErrLog("USB Disk is Write protected!");
      res = RES_WRPRT;
 800f124:	2302      	movs	r3, #2
 800f126:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800f12a:	e007      	b.n	800f13c <USBH_write+0x74>

    case SCSI_ASC_LOGICAL_UNIT_NOT_READY:
    case SCSI_ASC_MEDIUM_NOT_PRESENT:
    case SCSI_ASC_NOT_READY_TO_READY_CHANGE:
      USBH_ErrLog("USB Disk is not ready!");
      res = RES_NOTRDY;
 800f12c:	2303      	movs	r3, #3
 800f12e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800f132:	e003      	b.n	800f13c <USBH_write+0x74>

    default:
      res = RES_ERROR;
 800f134:	2301      	movs	r3, #1
 800f136:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      break;
 800f13a:	bf00      	nop
    }
  }

  return res;
 800f13c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800f140:	4618      	mov	r0, r3
 800f142:	3748      	adds	r7, #72	; 0x48
 800f144:	46bd      	mov	sp, r7
 800f146:	bd80      	pop	{r7, pc}
 800f148:	2002b580 	.word	0x2002b580

0800f14c <USBH_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT USBH_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800f14c:	b580      	push	{r7, lr}
 800f14e:	b090      	sub	sp, #64	; 0x40
 800f150:	af00      	add	r7, sp, #0
 800f152:	4603      	mov	r3, r0
 800f154:	603a      	str	r2, [r7, #0]
 800f156:	71fb      	strb	r3, [r7, #7]
 800f158:	460b      	mov	r3, r1
 800f15a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800f15c:	2301      	movs	r3, #1
 800f15e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  MSC_LUNTypeDef info;

  switch (cmd)
 800f162:	79bb      	ldrb	r3, [r7, #6]
 800f164:	2b03      	cmp	r3, #3
 800f166:	d852      	bhi.n	800f20e <USBH_ioctl+0xc2>
 800f168:	a201      	add	r2, pc, #4	; (adr r2, 800f170 <USBH_ioctl+0x24>)
 800f16a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f16e:	bf00      	nop
 800f170:	0800f181 	.word	0x0800f181
 800f174:	0800f189 	.word	0x0800f189
 800f178:	0800f1b3 	.word	0x0800f1b3
 800f17c:	0800f1df 	.word	0x0800f1df
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC:
    res = RES_OK;
 800f180:	2300      	movs	r3, #0
 800f182:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800f186:	e045      	b.n	800f214 <USBH_ioctl+0xc8>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800f188:	f107 0208 	add.w	r2, r7, #8
 800f18c:	79fb      	ldrb	r3, [r7, #7]
 800f18e:	4619      	mov	r1, r3
 800f190:	4823      	ldr	r0, [pc, #140]	; (800f220 <USBH_ioctl+0xd4>)
 800f192:	f7fd f8aa 	bl	800c2ea <USBH_MSC_GetLUNInfo>
 800f196:	4603      	mov	r3, r0
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d106      	bne.n	800f1aa <USBH_ioctl+0x5e>
    {
      *(DWORD*)buff = info.capacity.block_nbr;
 800f19c:	68fa      	ldr	r2, [r7, #12]
 800f19e:	683b      	ldr	r3, [r7, #0]
 800f1a0:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800f1a2:	2300      	movs	r3, #0
 800f1a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800f1a8:	e034      	b.n	800f214 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800f1aa:	2301      	movs	r3, #1
 800f1ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800f1b0:	e030      	b.n	800f214 <USBH_ioctl+0xc8>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800f1b2:	f107 0208 	add.w	r2, r7, #8
 800f1b6:	79fb      	ldrb	r3, [r7, #7]
 800f1b8:	4619      	mov	r1, r3
 800f1ba:	4819      	ldr	r0, [pc, #100]	; (800f220 <USBH_ioctl+0xd4>)
 800f1bc:	f7fd f895 	bl	800c2ea <USBH_MSC_GetLUNInfo>
 800f1c0:	4603      	mov	r3, r0
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d107      	bne.n	800f1d6 <USBH_ioctl+0x8a>
    {
      *(DWORD*)buff = info.capacity.block_size;
 800f1c6:	8a3b      	ldrh	r3, [r7, #16]
 800f1c8:	461a      	mov	r2, r3
 800f1ca:	683b      	ldr	r3, [r7, #0]
 800f1cc:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800f1ce:	2300      	movs	r3, #0
 800f1d0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800f1d4:	e01e      	b.n	800f214 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800f1d6:	2301      	movs	r3, #1
 800f1d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800f1dc:	e01a      	b.n	800f214 <USBH_ioctl+0xc8>

    /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :

    if(USBH_MSC_GetLUNInfo(&hUSB_Host, lun, &info) == USBH_OK)
 800f1de:	f107 0208 	add.w	r2, r7, #8
 800f1e2:	79fb      	ldrb	r3, [r7, #7]
 800f1e4:	4619      	mov	r1, r3
 800f1e6:	480e      	ldr	r0, [pc, #56]	; (800f220 <USBH_ioctl+0xd4>)
 800f1e8:	f7fd f87f 	bl	800c2ea <USBH_MSC_GetLUNInfo>
 800f1ec:	4603      	mov	r3, r0
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d109      	bne.n	800f206 <USBH_ioctl+0xba>
    {
      *(DWORD*)buff = info.capacity.block_size / USB_DEFAULT_BLOCK_SIZE;
 800f1f2:	8a3b      	ldrh	r3, [r7, #16]
 800f1f4:	0a5b      	lsrs	r3, r3, #9
 800f1f6:	b29b      	uxth	r3, r3
 800f1f8:	461a      	mov	r2, r3
 800f1fa:	683b      	ldr	r3, [r7, #0]
 800f1fc:	601a      	str	r2, [r3, #0]
      res = RES_OK;
 800f1fe:	2300      	movs	r3, #0
 800f200:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
    else
    {
      res = RES_ERROR;
    }
    break;
 800f204:	e006      	b.n	800f214 <USBH_ioctl+0xc8>
      res = RES_ERROR;
 800f206:	2301      	movs	r3, #1
 800f208:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    break;
 800f20c:	e002      	b.n	800f214 <USBH_ioctl+0xc8>

  default:
    res = RES_PARERR;
 800f20e:	2304      	movs	r3, #4
 800f210:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }

  return res;
 800f214:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800f218:	4618      	mov	r0, r3
 800f21a:	3740      	adds	r7, #64	; 0x40
 800f21c:	46bd      	mov	sp, r7
 800f21e:	bd80      	pop	{r7, pc}
 800f220:	2002b580 	.word	0x2002b580

0800f224 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800f224:	b580      	push	{r7, lr}
 800f226:	b084      	sub	sp, #16
 800f228:	af00      	add	r7, sp, #0
 800f22a:	4603      	mov	r3, r0
 800f22c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800f22e:	79fb      	ldrb	r3, [r7, #7]
 800f230:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state != 0)
 800f232:	79fb      	ldrb	r3, [r7, #7]
 800f234:	2b00      	cmp	r3, #0
 800f236:	d002      	beq.n	800f23e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800f238:	2301      	movs	r3, #1
 800f23a:	73fb      	strb	r3, [r7, #15]
 800f23c:	e001      	b.n	800f242 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800f23e:	2300      	movs	r3, #0
 800f240:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOG,GPIO_PIN_12,(GPIO_PinState)data);
 800f242:	7bfb      	ldrb	r3, [r7, #15]
 800f244:	461a      	mov	r2, r3
 800f246:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800f24a:	4803      	ldr	r0, [pc, #12]	; (800f258 <MX_DriverVbusFS+0x34>)
 800f24c:	f7f4 fa98 	bl	8003780 <HAL_GPIO_WritePin>
}
 800f250:	bf00      	nop
 800f252:	3710      	adds	r7, #16
 800f254:	46bd      	mov	sp, r7
 800f256:	bd80      	pop	{r7, pc}
 800f258:	40021800 	.word	0x40021800

0800f25c <ADPS9309_ReadRegs>:
* Input				: Register Address
* Output			: Data Read
* Return			: None
*******************************************************************************/
u8_t ADPS9309_ReadRegs(I2C_HandleTypeDef *hi2c, u8_t deviceAddr, u8_t Reg, u8_t* Data, u8_t len)
{
 800f25c:	b580      	push	{r7, lr}
 800f25e:	b086      	sub	sp, #24
 800f260:	af02      	add	r7, sp, #8
 800f262:	60f8      	str	r0, [r7, #12]
 800f264:	607b      	str	r3, [r7, #4]
 800f266:	460b      	mov	r3, r1
 800f268:	72fb      	strb	r3, [r7, #11]
 800f26a:	4613      	mov	r3, r2
 800f26c:	72bb      	strb	r3, [r7, #10]

  // Read using I2C bus. This is implemented in external source.
  if(!I2C_BufferRead(hi2c, Data, deviceAddr, Reg|ADPS_command_byte, len))
 800f26e:	7afa      	ldrb	r2, [r7, #11]
 800f270:	7abb      	ldrb	r3, [r7, #10]
 800f272:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800f276:	b2db      	uxtb	r3, r3
 800f278:	4619      	mov	r1, r3
 800f27a:	7e3b      	ldrb	r3, [r7, #24]
 800f27c:	9300      	str	r3, [sp, #0]
 800f27e:	460b      	mov	r3, r1
 800f280:	6879      	ldr	r1, [r7, #4]
 800f282:	68f8      	ldr	r0, [r7, #12]
 800f284:	f001 fcb2 	bl	8010bec <I2C_BufferRead>
 800f288:	4603      	mov	r3, r0
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d101      	bne.n	800f292 <ADPS9309_ReadRegs+0x36>
  return false;
 800f28e:	2300      	movs	r3, #0
 800f290:	e000      	b.n	800f294 <ADPS9309_ReadRegs+0x38>
  else
  return true;
 800f292:	2301      	movs	r3, #1
}
 800f294:	4618      	mov	r0, r3
 800f296:	3710      	adds	r7, #16
 800f298:	46bd      	mov	sp, r7
 800f29a:	bd80      	pop	{r7, pc}

0800f29c <ADPS9309_WriteReg>:
*					: I2C writing function
* Input				: Register Address, Data to be written
* Output			: None
* Return			: None
*******************************************************************************/
u8_t ADPS9309_WriteReg(I2C_HandleTypeDef *hi2c, u8_t deviceAddress, u8_t WriteAddr, u8_t Data) {
 800f29c:	b580      	push	{r7, lr}
 800f29e:	b082      	sub	sp, #8
 800f2a0:	af00      	add	r7, sp, #0
 800f2a2:	6078      	str	r0, [r7, #4]
 800f2a4:	4608      	mov	r0, r1
 800f2a6:	4611      	mov	r1, r2
 800f2a8:	461a      	mov	r2, r3
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	70fb      	strb	r3, [r7, #3]
 800f2ae:	460b      	mov	r3, r1
 800f2b0:	70bb      	strb	r3, [r7, #2]
 800f2b2:	4613      	mov	r3, r2
 800f2b4:	707b      	strb	r3, [r7, #1]

	// Write using I2C bus. This is implemented in external source.
  I2C_ByteWrite(hi2c, &Data,  deviceAddress,  WriteAddr|ADPS_command_byte);
 800f2b6:	78fa      	ldrb	r2, [r7, #3]
 800f2b8:	78bb      	ldrb	r3, [r7, #2]
 800f2ba:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800f2be:	b2db      	uxtb	r3, r3
 800f2c0:	1c79      	adds	r1, r7, #1
 800f2c2:	6878      	ldr	r0, [r7, #4]
 800f2c4:	f001 fcb7 	bl	8010c36 <I2C_ByteWrite>
  return true;
 800f2c8:	2301      	movs	r3, #1
}
 800f2ca:	4618      	mov	r0, r3
 800f2cc:	3708      	adds	r7, #8
 800f2ce:	46bd      	mov	sp, r7
 800f2d0:	bd80      	pop	{r7, pc}
	...

0800f2d4 <ADPS9309_Init>:
* Description    : Sets control registers for ADPS-9301 to run
* Input          : None
* Return         : None
*******************************************************************************/
uint8_t ADPS9309_Init(void)
{
 800f2d4:	b580      	push	{r7, lr}
 800f2d6:	b084      	sub	sp, #16
 800f2d8:	af02      	add	r7, sp, #8
	uint16_t s;
	HAL_StatusTypeDef RES;
	u8_t Device_ID = 0;
 800f2da:	2300      	movs	r3, #0
 800f2dc:	71bb      	strb	r3, [r7, #6]
	float Test;

	RES = HAL_I2C_IsDeviceReady(&hi2c2,ADPS_I2C_ADDRESS,20,200);	//Check if device is ready for communication, 20 attempts, 200 ms timeout
 800f2de:	23c8      	movs	r3, #200	; 0xc8
 800f2e0:	2214      	movs	r2, #20
 800f2e2:	2152      	movs	r1, #82	; 0x52
 800f2e4:	4814      	ldr	r0, [pc, #80]	; (800f338 <ADPS9309_Init+0x64>)
 800f2e6:	f7f6 f989 	bl	80055fc <HAL_I2C_IsDeviceReady>
 800f2ea:	4603      	mov	r3, r0
 800f2ec:	71fb      	strb	r3, [r7, #7]

	ADPS9309_WriteReg(&hi2c2, ADPS_I2C_ADDRESS, CONTROL, 3);						// power device on
 800f2ee:	2303      	movs	r3, #3
 800f2f0:	2200      	movs	r2, #0
 800f2f2:	2152      	movs	r1, #82	; 0x52
 800f2f4:	4810      	ldr	r0, [pc, #64]	; (800f338 <ADPS9309_Init+0x64>)
 800f2f6:	f7ff ffd1 	bl	800f29c <ADPS9309_WriteReg>
	ADPS9309_WriteReg(&hi2c2, ADPS_I2C_ADDRESS, TIMING, timing_value);			// set auto-sample interval
 800f2fa:	2301      	movs	r3, #1
 800f2fc:	2201      	movs	r2, #1
 800f2fe:	2152      	movs	r1, #82	; 0x52
 800f300:	480d      	ldr	r0, [pc, #52]	; (800f338 <ADPS9309_Init+0x64>)
 800f302:	f7ff ffcb 	bl	800f29c <ADPS9309_WriteReg>

	ADPS9309_ReadRegs(&hi2c2, ADPS_I2C_ADDRESS, CHIP_ID, &Device_ID, 1);
 800f306:	1dba      	adds	r2, r7, #6
 800f308:	2301      	movs	r3, #1
 800f30a:	9300      	str	r3, [sp, #0]
 800f30c:	4613      	mov	r3, r2
 800f30e:	220a      	movs	r2, #10
 800f310:	2152      	movs	r1, #82	; 0x52
 800f312:	4809      	ldr	r0, [pc, #36]	; (800f338 <ADPS9309_Init+0x64>)
 800f314:	f7ff ffa2 	bl	800f25c <ADPS9309_ReadRegs>

	if ((Device_ID & 0xF0) != 0b01110000)		//expect a device ID of 80 (decimal)
 800f318:	79bb      	ldrb	r3, [r7, #6]
 800f31a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f31e:	2b70      	cmp	r3, #112	; 0x70
 800f320:	d004      	beq.n	800f32c <ADPS9309_Init+0x58>
	{
		Delay(50);
 800f322:	2032      	movs	r0, #50	; 0x32
 800f324:	f004 fd1c 	bl	8013d60 <Delay>
		return (uint8_t) APDS9309_ERROR;
 800f328:	2301      	movs	r3, #1
 800f32a:	e000      	b.n	800f32e <ADPS9309_Init+0x5a>
	}
	else
	{
		return (uint8_t) APDS9309_OK;
 800f32c:	2300      	movs	r3, #0
	}
}
 800f32e:	4618      	mov	r0, r3
 800f330:	3708      	adds	r7, #8
 800f332:	46bd      	mov	sp, r7
 800f334:	bd80      	pop	{r7, pc}
 800f336:	bf00      	nop
 800f338:	2002b35c 	.word	0x2002b35c

0800f33c <BSP_LCD_GetXSize>:
/**
 * @brief  Gets the LCD X size.
 * @retval Used LCD X size
 */
uint32_t BSP_LCD_GetXSize(void)
{
 800f33c:	b480      	push	{r7}
 800f33e:	af00      	add	r7, sp, #0
	return (BSP_LCD_X_Size);
 800f340:	4b03      	ldr	r3, [pc, #12]	; (800f350 <BSP_LCD_GetXSize+0x14>)
 800f342:	681b      	ldr	r3, [r3, #0]
}
 800f344:	4618      	mov	r0, r3
 800f346:	46bd      	mov	sp, r7
 800f348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f34c:	4770      	bx	lr
 800f34e:	bf00      	nop
 800f350:	20020fb0 	.word	0x20020fb0

0800f354 <BSP_LCD_GetYSize>:
/**
 * @brief  Gets the LCD Y size.
 * @retval Used LCD Y size
 */
uint32_t BSP_LCD_GetYSize(void)
{
 800f354:	b480      	push	{r7}
 800f356:	af00      	add	r7, sp, #0
	return (BSP_LCD_Y_Size);
 800f358:	4b03      	ldr	r3, [pc, #12]	; (800f368 <BSP_LCD_GetYSize+0x14>)
 800f35a:	681b      	ldr	r3, [r3, #0]
}
 800f35c:	4618      	mov	r0, r3
 800f35e:	46bd      	mov	sp, r7
 800f360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f364:	4770      	bx	lr
 800f366:	bf00      	nop
 800f368:	20021038 	.word	0x20021038

0800f36c <BSP_LCD_LayerDefaultInit>:
 * @param  LayerIndex: Layer foreground or background
 * @param  FB_Address: Layer frame buffer
 * @retval None
 */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 800f36c:	b580      	push	{r7, lr}
 800f36e:	b090      	sub	sp, #64	; 0x40
 800f370:	af00      	add	r7, sp, #0
 800f372:	4603      	mov	r3, r0
 800f374:	6039      	str	r1, [r7, #0]
 800f376:	80fb      	strh	r3, [r7, #6]
	LCD_LayerCfgTypeDef  Layercfg;

	/* Layer Init */
	Layercfg.WindowX0 = 0;
 800f378:	2300      	movs	r3, #0
 800f37a:	60fb      	str	r3, [r7, #12]
	Layercfg.WindowX1 = BSP_LCD_GetXSize();
 800f37c:	f7ff ffde 	bl	800f33c <BSP_LCD_GetXSize>
 800f380:	4603      	mov	r3, r0
 800f382:	613b      	str	r3, [r7, #16]
	Layercfg.WindowY0 = 0;
 800f384:	2300      	movs	r3, #0
 800f386:	617b      	str	r3, [r7, #20]
	Layercfg.WindowY1 = BSP_LCD_GetYSize();
 800f388:	f7ff ffe4 	bl	800f354 <BSP_LCD_GetYSize>
 800f38c:	4603      	mov	r3, r0
 800f38e:	61bb      	str	r3, [r7, #24]
	Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800f390:	2302      	movs	r3, #2
 800f392:	61fb      	str	r3, [r7, #28]
	Layercfg.FBStartAdress = FB_Address;
 800f394:	683b      	ldr	r3, [r7, #0]
 800f396:	633b      	str	r3, [r7, #48]	; 0x30
	Layercfg.Alpha = 255;
 800f398:	23ff      	movs	r3, #255	; 0xff
 800f39a:	623b      	str	r3, [r7, #32]

	Layercfg.Alpha0 = 0;
 800f39c:	2300      	movs	r3, #0
 800f39e:	627b      	str	r3, [r7, #36]	; 0x24
	Layercfg.Backcolor.Blue = 0;
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	Layercfg.Backcolor.Green = 0;
 800f3a6:	2300      	movs	r3, #0
 800f3a8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	Layercfg.Backcolor.Red = 0;
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800f3b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f3b6:	62bb      	str	r3, [r7, #40]	; 0x28
	Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800f3b8:	2305      	movs	r3, #5
 800f3ba:	62fb      	str	r3, [r7, #44]	; 0x2c
	Layercfg.ImageWidth = BSP_LCD_GetXSize();
 800f3bc:	f7ff ffbe 	bl	800f33c <BSP_LCD_GetXSize>
 800f3c0:	4603      	mov	r3, r0
 800f3c2:	637b      	str	r3, [r7, #52]	; 0x34
	Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800f3c4:	f7ff ffc6 	bl	800f354 <BSP_LCD_GetYSize>
 800f3c8:	4603      	mov	r3, r0
 800f3ca:	63bb      	str	r3, [r7, #56]	; 0x38

	HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex);
 800f3cc:	88fa      	ldrh	r2, [r7, #6]
 800f3ce:	f107 030c 	add.w	r3, r7, #12
 800f3d2:	4619      	mov	r1, r3
 800f3d4:	4812      	ldr	r0, [pc, #72]	; (800f420 <BSP_LCD_LayerDefaultInit+0xb4>)
 800f3d6:	f7f6 fe53 	bl	8006080 <HAL_LTDC_ConfigLayer>

	DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 800f3da:	88fa      	ldrh	r2, [r7, #6]
 800f3dc:	4911      	ldr	r1, [pc, #68]	; (800f424 <BSP_LCD_LayerDefaultInit+0xb8>)
 800f3de:	4613      	mov	r3, r2
 800f3e0:	005b      	lsls	r3, r3, #1
 800f3e2:	4413      	add	r3, r2
 800f3e4:	009b      	lsls	r3, r3, #2
 800f3e6:	440b      	add	r3, r1
 800f3e8:	3304      	adds	r3, #4
 800f3ea:	f04f 32ff 	mov.w	r2, #4294967295
 800f3ee:	601a      	str	r2, [r3, #0]
	DrawProp[LayerIndex].pFont     = &Font24;
 800f3f0:	88fa      	ldrh	r2, [r7, #6]
 800f3f2:	490c      	ldr	r1, [pc, #48]	; (800f424 <BSP_LCD_LayerDefaultInit+0xb8>)
 800f3f4:	4613      	mov	r3, r2
 800f3f6:	005b      	lsls	r3, r3, #1
 800f3f8:	4413      	add	r3, r2
 800f3fa:	009b      	lsls	r3, r3, #2
 800f3fc:	440b      	add	r3, r1
 800f3fe:	3308      	adds	r3, #8
 800f400:	4a09      	ldr	r2, [pc, #36]	; (800f428 <BSP_LCD_LayerDefaultInit+0xbc>)
 800f402:	601a      	str	r2, [r3, #0]
	DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 800f404:	88fa      	ldrh	r2, [r7, #6]
 800f406:	4907      	ldr	r1, [pc, #28]	; (800f424 <BSP_LCD_LayerDefaultInit+0xb8>)
 800f408:	4613      	mov	r3, r2
 800f40a:	005b      	lsls	r3, r3, #1
 800f40c:	4413      	add	r3, r2
 800f40e:	009b      	lsls	r3, r3, #2
 800f410:	440b      	add	r3, r1
 800f412:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800f416:	601a      	str	r2, [r3, #0]
}
 800f418:	bf00      	nop
 800f41a:	3740      	adds	r7, #64	; 0x40
 800f41c:	46bd      	mov	sp, r7
 800f41e:	bd80      	pop	{r7, pc}
 800f420:	2002bc64 	.word	0x2002bc64
 800f424:	200207d8 	.word	0x200207d8
 800f428:	20020010 	.word	0x20020010

0800f42c <BSP_LCD_SelectLayer>:
/**
 * @brief  Selects the LCD Layer.
 * @param  LayerIndex: Layer foreground or background
 */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 800f42c:	b480      	push	{r7}
 800f42e:	b083      	sub	sp, #12
 800f430:	af00      	add	r7, sp, #0
 800f432:	6078      	str	r0, [r7, #4]
	ActiveLayer = LayerIndex;
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	b2da      	uxtb	r2, r3
 800f438:	4b03      	ldr	r3, [pc, #12]	; (800f448 <BSP_LCD_SelectLayer+0x1c>)
 800f43a:	701a      	strb	r2, [r3, #0]

}
 800f43c:	bf00      	nop
 800f43e:	370c      	adds	r7, #12
 800f440:	46bd      	mov	sp, r7
 800f442:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f446:	4770      	bx	lr
 800f448:	200207d5 	.word	0x200207d5

0800f44c <BSP_LCD_SetLayerVisible>:
 *          This parameter can be one of the following values:
 *            @arg  ENABLE
 *            @arg  DISABLE
 */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState State)
{
 800f44c:	b480      	push	{r7}
 800f44e:	b083      	sub	sp, #12
 800f450:	af00      	add	r7, sp, #0
 800f452:	6078      	str	r0, [r7, #4]
 800f454:	460b      	mov	r3, r1
 800f456:	70fb      	strb	r3, [r7, #3]
	if(State == ENABLE)
 800f458:	78fb      	ldrb	r3, [r7, #3]
 800f45a:	2b01      	cmp	r3, #1
 800f45c:	d113      	bne.n	800f486 <BSP_LCD_SetLayerVisible+0x3a>
	{
		__HAL_LTDC_LAYER_ENABLE(&(hltdc_discovery), LayerIndex);
 800f45e:	4b1a      	ldr	r3, [pc, #104]	; (800f4c8 <BSP_LCD_SetLayerVisible+0x7c>)
 800f460:	681b      	ldr	r3, [r3, #0]
 800f462:	461a      	mov	r2, r3
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	01db      	lsls	r3, r3, #7
 800f468:	4413      	add	r3, r2
 800f46a:	3384      	adds	r3, #132	; 0x84
 800f46c:	461a      	mov	r2, r3
 800f46e:	4b16      	ldr	r3, [pc, #88]	; (800f4c8 <BSP_LCD_SetLayerVisible+0x7c>)
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	4619      	mov	r1, r3
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	01db      	lsls	r3, r3, #7
 800f478:	440b      	add	r3, r1
 800f47a:	3384      	adds	r3, #132	; 0x84
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	f043 0301 	orr.w	r3, r3, #1
 800f482:	6013      	str	r3, [r2, #0]
 800f484:	e012      	b.n	800f4ac <BSP_LCD_SetLayerVisible+0x60>
	}
	else
	{
		__HAL_LTDC_LAYER_DISABLE(&(hltdc_discovery), LayerIndex);
 800f486:	4b10      	ldr	r3, [pc, #64]	; (800f4c8 <BSP_LCD_SetLayerVisible+0x7c>)
 800f488:	681b      	ldr	r3, [r3, #0]
 800f48a:	461a      	mov	r2, r3
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	01db      	lsls	r3, r3, #7
 800f490:	4413      	add	r3, r2
 800f492:	3384      	adds	r3, #132	; 0x84
 800f494:	461a      	mov	r2, r3
 800f496:	4b0c      	ldr	r3, [pc, #48]	; (800f4c8 <BSP_LCD_SetLayerVisible+0x7c>)
 800f498:	681b      	ldr	r3, [r3, #0]
 800f49a:	4619      	mov	r1, r3
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	01db      	lsls	r3, r3, #7
 800f4a0:	440b      	add	r3, r1
 800f4a2:	3384      	adds	r3, #132	; 0x84
 800f4a4:	681b      	ldr	r3, [r3, #0]
 800f4a6:	f023 0301 	bic.w	r3, r3, #1
 800f4aa:	6013      	str	r3, [r2, #0]
	}
	__HAL_LTDC_RELOAD_CONFIG(&(hltdc_discovery));
 800f4ac:	4b06      	ldr	r3, [pc, #24]	; (800f4c8 <BSP_LCD_SetLayerVisible+0x7c>)
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	4a05      	ldr	r2, [pc, #20]	; (800f4c8 <BSP_LCD_SetLayerVisible+0x7c>)
 800f4b2:	6812      	ldr	r2, [r2, #0]
 800f4b4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800f4b6:	f042 0201 	orr.w	r2, r2, #1
 800f4ba:	625a      	str	r2, [r3, #36]	; 0x24

}
 800f4bc:	bf00      	nop
 800f4be:	370c      	adds	r7, #12
 800f4c0:	46bd      	mov	sp, r7
 800f4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c6:	4770      	bx	lr
 800f4c8:	2002bc64 	.word	0x2002bc64

0800f4cc <BSP_LCD_SetTextColor>:
/**
 * @brief  Sets the LCD text color.
 * @param  Color: Text color code ARGB(8-8-8-8)
 */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 800f4cc:	b480      	push	{r7}
 800f4ce:	b083      	sub	sp, #12
 800f4d0:	af00      	add	r7, sp, #0
 800f4d2:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].TextColor = Color;
 800f4d4:	4b08      	ldr	r3, [pc, #32]	; (800f4f8 <BSP_LCD_SetTextColor+0x2c>)
 800f4d6:	781b      	ldrb	r3, [r3, #0]
 800f4d8:	4619      	mov	r1, r3
 800f4da:	4a08      	ldr	r2, [pc, #32]	; (800f4fc <BSP_LCD_SetTextColor+0x30>)
 800f4dc:	460b      	mov	r3, r1
 800f4de:	005b      	lsls	r3, r3, #1
 800f4e0:	440b      	add	r3, r1
 800f4e2:	009b      	lsls	r3, r3, #2
 800f4e4:	4413      	add	r3, r2
 800f4e6:	687a      	ldr	r2, [r7, #4]
 800f4e8:	601a      	str	r2, [r3, #0]
}
 800f4ea:	bf00      	nop
 800f4ec:	370c      	adds	r7, #12
 800f4ee:	46bd      	mov	sp, r7
 800f4f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4f4:	4770      	bx	lr
 800f4f6:	bf00      	nop
 800f4f8:	200207d5 	.word	0x200207d5
 800f4fc:	200207d8 	.word	0x200207d8

0800f500 <BSP_LCD_SetBackColor>:
/**
 * @brief  Sets the LCD background color.
 * @param  Color: Layer background color code ARGB(8-8-8-8)
 */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 800f500:	b480      	push	{r7}
 800f502:	b083      	sub	sp, #12
 800f504:	af00      	add	r7, sp, #0
 800f506:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].BackColor = Color;
 800f508:	4b08      	ldr	r3, [pc, #32]	; (800f52c <BSP_LCD_SetBackColor+0x2c>)
 800f50a:	781b      	ldrb	r3, [r3, #0]
 800f50c:	4619      	mov	r1, r3
 800f50e:	4a08      	ldr	r2, [pc, #32]	; (800f530 <BSP_LCD_SetBackColor+0x30>)
 800f510:	460b      	mov	r3, r1
 800f512:	005b      	lsls	r3, r3, #1
 800f514:	440b      	add	r3, r1
 800f516:	009b      	lsls	r3, r3, #2
 800f518:	4413      	add	r3, r2
 800f51a:	3304      	adds	r3, #4
 800f51c:	687a      	ldr	r2, [r7, #4]
 800f51e:	601a      	str	r2, [r3, #0]
}
 800f520:	bf00      	nop
 800f522:	370c      	adds	r7, #12
 800f524:	46bd      	mov	sp, r7
 800f526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f52a:	4770      	bx	lr
 800f52c:	200207d5 	.word	0x200207d5
 800f530:	200207d8 	.word	0x200207d8

0800f534 <BSP_LCD_SetFont>:
/**
 * @brief  Sets the LCD text font.
 * @param  fonts: Layer font to be used
 */
void BSP_LCD_SetFont(sFONT *fonts)
{
 800f534:	b480      	push	{r7}
 800f536:	b083      	sub	sp, #12
 800f538:	af00      	add	r7, sp, #0
 800f53a:	6078      	str	r0, [r7, #4]
	DrawProp[ActiveLayer].pFont = fonts;
 800f53c:	4b08      	ldr	r3, [pc, #32]	; (800f560 <BSP_LCD_SetFont+0x2c>)
 800f53e:	781b      	ldrb	r3, [r3, #0]
 800f540:	4619      	mov	r1, r3
 800f542:	4a08      	ldr	r2, [pc, #32]	; (800f564 <BSP_LCD_SetFont+0x30>)
 800f544:	460b      	mov	r3, r1
 800f546:	005b      	lsls	r3, r3, #1
 800f548:	440b      	add	r3, r1
 800f54a:	009b      	lsls	r3, r3, #2
 800f54c:	4413      	add	r3, r2
 800f54e:	3308      	adds	r3, #8
 800f550:	687a      	ldr	r2, [r7, #4]
 800f552:	601a      	str	r2, [r3, #0]
}
 800f554:	bf00      	nop
 800f556:	370c      	adds	r7, #12
 800f558:	46bd      	mov	sp, r7
 800f55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f55e:	4770      	bx	lr
 800f560:	200207d5 	.word	0x200207d5
 800f564:	200207d8 	.word	0x200207d8

0800f568 <BSP_LCD_Clear>:
/**
 * @brief  Clears the whole currently active layer of LTDC.
 * @param  Color: Color of the background
 */
void BSP_LCD_Clear(uint32_t Color)
{
 800f568:	b5b0      	push	{r4, r5, r7, lr}
 800f56a:	b084      	sub	sp, #16
 800f56c:	af02      	add	r7, sp, #8
 800f56e:	6078      	str	r0, [r7, #4]
	/* Clear the LCD */
	LL_FillBuffer(0, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800f570:	4b0f      	ldr	r3, [pc, #60]	; (800f5b0 <BSP_LCD_Clear+0x48>)
 800f572:	781b      	ldrb	r3, [r3, #0]
 800f574:	4619      	mov	r1, r3
 800f576:	4a0f      	ldr	r2, [pc, #60]	; (800f5b4 <BSP_LCD_Clear+0x4c>)
 800f578:	2334      	movs	r3, #52	; 0x34
 800f57a:	fb03 f301 	mul.w	r3, r3, r1
 800f57e:	4413      	add	r3, r2
 800f580:	335c      	adds	r3, #92	; 0x5c
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	461c      	mov	r4, r3
 800f586:	f7ff fed9 	bl	800f33c <BSP_LCD_GetXSize>
 800f58a:	4605      	mov	r5, r0
 800f58c:	f7ff fee2 	bl	800f354 <BSP_LCD_GetYSize>
 800f590:	4602      	mov	r2, r0
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	9301      	str	r3, [sp, #4]
 800f596:	2300      	movs	r3, #0
 800f598:	9300      	str	r3, [sp, #0]
 800f59a:	4613      	mov	r3, r2
 800f59c:	462a      	mov	r2, r5
 800f59e:	4621      	mov	r1, r4
 800f5a0:	2000      	movs	r0, #0
 800f5a2:	f000 fb0f 	bl	800fbc4 <LL_FillBuffer>

}
 800f5a6:	bf00      	nop
 800f5a8:	3708      	adds	r7, #8
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	bdb0      	pop	{r4, r5, r7, pc}
 800f5ae:	bf00      	nop
 800f5b0:	200207d5 	.word	0x200207d5
 800f5b4:	2002bc64 	.word	0x2002bc64

0800f5b8 <BSP_LCD_DisplayChar>:
 * @param  Ypos: Line where to display the character shape.
 * @param  Ascii: Character ascii code
 *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
 */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 800f5b8:	b590      	push	{r4, r7, lr}
 800f5ba:	b083      	sub	sp, #12
 800f5bc:	af00      	add	r7, sp, #0
 800f5be:	4603      	mov	r3, r0
 800f5c0:	80fb      	strh	r3, [r7, #6]
 800f5c2:	460b      	mov	r3, r1
 800f5c4:	80bb      	strh	r3, [r7, #4]
 800f5c6:	4613      	mov	r3, r2
 800f5c8:	70fb      	strb	r3, [r7, #3]
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800f5ca:	4b1d      	ldr	r3, [pc, #116]	; (800f640 <BSP_LCD_DisplayChar+0x88>)
 800f5cc:	781b      	ldrb	r3, [r3, #0]
 800f5ce:	4619      	mov	r1, r3
 800f5d0:	4a1c      	ldr	r2, [pc, #112]	; (800f644 <BSP_LCD_DisplayChar+0x8c>)
 800f5d2:	460b      	mov	r3, r1
 800f5d4:	005b      	lsls	r3, r3, #1
 800f5d6:	440b      	add	r3, r1
 800f5d8:	009b      	lsls	r3, r3, #2
 800f5da:	4413      	add	r3, r2
 800f5dc:	3308      	adds	r3, #8
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	681a      	ldr	r2, [r3, #0]
 800f5e2:	78fb      	ldrb	r3, [r7, #3]
 800f5e4:	f1a3 0120 	sub.w	r1, r3, #32
															 DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800f5e8:	4b15      	ldr	r3, [pc, #84]	; (800f640 <BSP_LCD_DisplayChar+0x88>)
 800f5ea:	781b      	ldrb	r3, [r3, #0]
 800f5ec:	461c      	mov	r4, r3
 800f5ee:	4815      	ldr	r0, [pc, #84]	; (800f644 <BSP_LCD_DisplayChar+0x8c>)
 800f5f0:	4623      	mov	r3, r4
 800f5f2:	005b      	lsls	r3, r3, #1
 800f5f4:	4423      	add	r3, r4
 800f5f6:	009b      	lsls	r3, r3, #2
 800f5f8:	4403      	add	r3, r0
 800f5fa:	3308      	adds	r3, #8
 800f5fc:	681b      	ldr	r3, [r3, #0]
 800f5fe:	88db      	ldrh	r3, [r3, #6]
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800f600:	fb03 f101 	mul.w	r1, r3, r1
															 DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800f604:	4b0e      	ldr	r3, [pc, #56]	; (800f640 <BSP_LCD_DisplayChar+0x88>)
 800f606:	781b      	ldrb	r3, [r3, #0]
 800f608:	461c      	mov	r4, r3
 800f60a:	480e      	ldr	r0, [pc, #56]	; (800f644 <BSP_LCD_DisplayChar+0x8c>)
 800f60c:	4623      	mov	r3, r4
 800f60e:	005b      	lsls	r3, r3, #1
 800f610:	4423      	add	r3, r4
 800f612:	009b      	lsls	r3, r3, #2
 800f614:	4403      	add	r3, r0
 800f616:	3308      	adds	r3, #8
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	889b      	ldrh	r3, [r3, #4]
 800f61c:	3307      	adds	r3, #7
 800f61e:	2b00      	cmp	r3, #0
 800f620:	da00      	bge.n	800f624 <BSP_LCD_DisplayChar+0x6c>
 800f622:	3307      	adds	r3, #7
 800f624:	10db      	asrs	r3, r3, #3
 800f626:	fb03 f301 	mul.w	r3, r3, r1
	DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800f62a:	441a      	add	r2, r3
 800f62c:	88b9      	ldrh	r1, [r7, #4]
 800f62e:	88fb      	ldrh	r3, [r7, #6]
 800f630:	4618      	mov	r0, r3
 800f632:	f000 fa0b 	bl	800fa4c <DrawChar>
}
 800f636:	bf00      	nop
 800f638:	370c      	adds	r7, #12
 800f63a:	46bd      	mov	sp, r7
 800f63c:	bd90      	pop	{r4, r7, pc}
 800f63e:	bf00      	nop
 800f640:	200207d5 	.word	0x200207d5
 800f644:	200207d8 	.word	0x200207d8

0800f648 <BSP_LCD_DisplayStringAt>:
 *            @arg  CENTER_MODE
 *            @arg  RIGHT_MODE
 *            @arg  LEFT_MODE
 */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 800f648:	b5b0      	push	{r4, r5, r7, lr}
 800f64a:	b088      	sub	sp, #32
 800f64c:	af00      	add	r7, sp, #0
 800f64e:	60ba      	str	r2, [r7, #8]
 800f650:	461a      	mov	r2, r3
 800f652:	4603      	mov	r3, r0
 800f654:	81fb      	strh	r3, [r7, #14]
 800f656:	460b      	mov	r3, r1
 800f658:	81bb      	strh	r3, [r7, #12]
 800f65a:	4613      	mov	r3, r2
 800f65c:	71fb      	strb	r3, [r7, #7]
	uint16_t refcolumn = 1, i = 0;
 800f65e:	2301      	movs	r3, #1
 800f660:	83fb      	strh	r3, [r7, #30]
 800f662:	2300      	movs	r3, #0
 800f664:	83bb      	strh	r3, [r7, #28]
	uint32_t size = 0, xsize = 0;
 800f666:	2300      	movs	r3, #0
 800f668:	61bb      	str	r3, [r7, #24]
 800f66a:	2300      	movs	r3, #0
 800f66c:	613b      	str	r3, [r7, #16]
	uint8_t  *ptr = Text;
 800f66e:	68bb      	ldr	r3, [r7, #8]
 800f670:	617b      	str	r3, [r7, #20]

	/* Get the text size */
	while (*ptr++) size ++ ;
 800f672:	e002      	b.n	800f67a <BSP_LCD_DisplayStringAt+0x32>
 800f674:	69bb      	ldr	r3, [r7, #24]
 800f676:	3301      	adds	r3, #1
 800f678:	61bb      	str	r3, [r7, #24]
 800f67a:	697b      	ldr	r3, [r7, #20]
 800f67c:	1c5a      	adds	r2, r3, #1
 800f67e:	617a      	str	r2, [r7, #20]
 800f680:	781b      	ldrb	r3, [r3, #0]
 800f682:	2b00      	cmp	r3, #0
 800f684:	d1f6      	bne.n	800f674 <BSP_LCD_DisplayStringAt+0x2c>

	/* Characters number per line */
	xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800f686:	f7ff fe59 	bl	800f33c <BSP_LCD_GetXSize>
 800f68a:	4b52      	ldr	r3, [pc, #328]	; (800f7d4 <BSP_LCD_DisplayStringAt+0x18c>)
 800f68c:	781b      	ldrb	r3, [r3, #0]
 800f68e:	4619      	mov	r1, r3
 800f690:	4a51      	ldr	r2, [pc, #324]	; (800f7d8 <BSP_LCD_DisplayStringAt+0x190>)
 800f692:	460b      	mov	r3, r1
 800f694:	005b      	lsls	r3, r3, #1
 800f696:	440b      	add	r3, r1
 800f698:	009b      	lsls	r3, r3, #2
 800f69a:	4413      	add	r3, r2
 800f69c:	3308      	adds	r3, #8
 800f69e:	681b      	ldr	r3, [r3, #0]
 800f6a0:	889b      	ldrh	r3, [r3, #4]
 800f6a2:	fbb0 f3f3 	udiv	r3, r0, r3
 800f6a6:	613b      	str	r3, [r7, #16]

	switch (Mode)
 800f6a8:	79fb      	ldrb	r3, [r7, #7]
 800f6aa:	2b02      	cmp	r3, #2
 800f6ac:	d01d      	beq.n	800f6ea <BSP_LCD_DisplayStringAt+0xa2>
 800f6ae:	2b03      	cmp	r3, #3
 800f6b0:	d018      	beq.n	800f6e4 <BSP_LCD_DisplayStringAt+0x9c>
 800f6b2:	2b01      	cmp	r3, #1
 800f6b4:	d130      	bne.n	800f718 <BSP_LCD_DisplayStringAt+0xd0>
	{
	case CENTER_MODE:
	{
		refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 800f6b6:	693a      	ldr	r2, [r7, #16]
 800f6b8:	69bb      	ldr	r3, [r7, #24]
 800f6ba:	1ad2      	subs	r2, r2, r3
 800f6bc:	4b45      	ldr	r3, [pc, #276]	; (800f7d4 <BSP_LCD_DisplayStringAt+0x18c>)
 800f6be:	781b      	ldrb	r3, [r3, #0]
 800f6c0:	4618      	mov	r0, r3
 800f6c2:	4945      	ldr	r1, [pc, #276]	; (800f7d8 <BSP_LCD_DisplayStringAt+0x190>)
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	005b      	lsls	r3, r3, #1
 800f6c8:	4403      	add	r3, r0
 800f6ca:	009b      	lsls	r3, r3, #2
 800f6cc:	440b      	add	r3, r1
 800f6ce:	3308      	adds	r3, #8
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	889b      	ldrh	r3, [r3, #4]
 800f6d4:	fb03 f302 	mul.w	r3, r3, r2
 800f6d8:	085b      	lsrs	r3, r3, #1
 800f6da:	b29a      	uxth	r2, r3
 800f6dc:	89fb      	ldrh	r3, [r7, #14]
 800f6de:	4413      	add	r3, r2
 800f6e0:	83fb      	strh	r3, [r7, #30]
		break;
 800f6e2:	e01c      	b.n	800f71e <BSP_LCD_DisplayStringAt+0xd6>
	}
	case LEFT_MODE:
	{
		refcolumn = Xpos;
 800f6e4:	89fb      	ldrh	r3, [r7, #14]
 800f6e6:	83fb      	strh	r3, [r7, #30]
		break;
 800f6e8:	e019      	b.n	800f71e <BSP_LCD_DisplayStringAt+0xd6>
	}
	case RIGHT_MODE:
	{
		refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800f6ea:	693a      	ldr	r2, [r7, #16]
 800f6ec:	69bb      	ldr	r3, [r7, #24]
 800f6ee:	1ad3      	subs	r3, r2, r3
 800f6f0:	b29a      	uxth	r2, r3
 800f6f2:	4b38      	ldr	r3, [pc, #224]	; (800f7d4 <BSP_LCD_DisplayStringAt+0x18c>)
 800f6f4:	781b      	ldrb	r3, [r3, #0]
 800f6f6:	4618      	mov	r0, r3
 800f6f8:	4937      	ldr	r1, [pc, #220]	; (800f7d8 <BSP_LCD_DisplayStringAt+0x190>)
 800f6fa:	4603      	mov	r3, r0
 800f6fc:	005b      	lsls	r3, r3, #1
 800f6fe:	4403      	add	r3, r0
 800f700:	009b      	lsls	r3, r3, #2
 800f702:	440b      	add	r3, r1
 800f704:	3308      	adds	r3, #8
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	889b      	ldrh	r3, [r3, #4]
 800f70a:	fb12 f303 	smulbb	r3, r2, r3
 800f70e:	b29a      	uxth	r2, r3
 800f710:	89fb      	ldrh	r3, [r7, #14]
 800f712:	1ad3      	subs	r3, r2, r3
 800f714:	83fb      	strh	r3, [r7, #30]
		break;
 800f716:	e002      	b.n	800f71e <BSP_LCD_DisplayStringAt+0xd6>
	}
	default:
	{
		refcolumn = Xpos;
 800f718:	89fb      	ldrh	r3, [r7, #14]
 800f71a:	83fb      	strh	r3, [r7, #30]
		break;
 800f71c:	bf00      	nop
	}
	}

	/* Check that the Start column is located in the screen */
	if ((refcolumn < 1) || (refcolumn >= 0x8000))
 800f71e:	8bfb      	ldrh	r3, [r7, #30]
 800f720:	2b00      	cmp	r3, #0
 800f722:	d003      	beq.n	800f72c <BSP_LCD_DisplayStringAt+0xe4>
 800f724:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800f728:	2b00      	cmp	r3, #0
 800f72a:	da1e      	bge.n	800f76a <BSP_LCD_DisplayStringAt+0x122>
	{
		refcolumn = 1;
 800f72c:	2301      	movs	r3, #1
 800f72e:	83fb      	strh	r3, [r7, #30]
	}

	//LTDC_Switch_Active_Layer();
	/* Send the string character by character on LCD */
	while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800f730:	e01b      	b.n	800f76a <BSP_LCD_DisplayStringAt+0x122>
	{
		/* Display one character on LCD */
		BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 800f732:	68bb      	ldr	r3, [r7, #8]
 800f734:	781a      	ldrb	r2, [r3, #0]
 800f736:	89b9      	ldrh	r1, [r7, #12]
 800f738:	8bfb      	ldrh	r3, [r7, #30]
 800f73a:	4618      	mov	r0, r3
 800f73c:	f7ff ff3c 	bl	800f5b8 <BSP_LCD_DisplayChar>
		/* Decrement the column position by 16 */
		refcolumn += DrawProp[ActiveLayer].pFont->Width;
 800f740:	4b24      	ldr	r3, [pc, #144]	; (800f7d4 <BSP_LCD_DisplayStringAt+0x18c>)
 800f742:	781b      	ldrb	r3, [r3, #0]
 800f744:	4619      	mov	r1, r3
 800f746:	4a24      	ldr	r2, [pc, #144]	; (800f7d8 <BSP_LCD_DisplayStringAt+0x190>)
 800f748:	460b      	mov	r3, r1
 800f74a:	005b      	lsls	r3, r3, #1
 800f74c:	440b      	add	r3, r1
 800f74e:	009b      	lsls	r3, r3, #2
 800f750:	4413      	add	r3, r2
 800f752:	3308      	adds	r3, #8
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	889a      	ldrh	r2, [r3, #4]
 800f758:	8bfb      	ldrh	r3, [r7, #30]
 800f75a:	4413      	add	r3, r2
 800f75c:	83fb      	strh	r3, [r7, #30]

		/* Point on the next character */
		Text++;
 800f75e:	68bb      	ldr	r3, [r7, #8]
 800f760:	3301      	adds	r3, #1
 800f762:	60bb      	str	r3, [r7, #8]
		i++;
 800f764:	8bbb      	ldrh	r3, [r7, #28]
 800f766:	3301      	adds	r3, #1
 800f768:	83bb      	strh	r3, [r7, #28]
	while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800f76a:	68bb      	ldr	r3, [r7, #8]
 800f76c:	781b      	ldrb	r3, [r3, #0]
 800f76e:	2b00      	cmp	r3, #0
 800f770:	bf14      	ite	ne
 800f772:	2301      	movne	r3, #1
 800f774:	2300      	moveq	r3, #0
 800f776:	b2dc      	uxtb	r4, r3
 800f778:	f7ff fde0 	bl	800f33c <BSP_LCD_GetXSize>
 800f77c:	4605      	mov	r5, r0
 800f77e:	8bba      	ldrh	r2, [r7, #28]
 800f780:	4b14      	ldr	r3, [pc, #80]	; (800f7d4 <BSP_LCD_DisplayStringAt+0x18c>)
 800f782:	781b      	ldrb	r3, [r3, #0]
 800f784:	4618      	mov	r0, r3
 800f786:	4914      	ldr	r1, [pc, #80]	; (800f7d8 <BSP_LCD_DisplayStringAt+0x190>)
 800f788:	4603      	mov	r3, r0
 800f78a:	005b      	lsls	r3, r3, #1
 800f78c:	4403      	add	r3, r0
 800f78e:	009b      	lsls	r3, r3, #2
 800f790:	440b      	add	r3, r1
 800f792:	3308      	adds	r3, #8
 800f794:	681b      	ldr	r3, [r3, #0]
 800f796:	889b      	ldrh	r3, [r3, #4]
 800f798:	fb03 f302 	mul.w	r3, r3, r2
 800f79c:	1aeb      	subs	r3, r5, r3
 800f79e:	b29a      	uxth	r2, r3
 800f7a0:	4b0c      	ldr	r3, [pc, #48]	; (800f7d4 <BSP_LCD_DisplayStringAt+0x18c>)
 800f7a2:	781b      	ldrb	r3, [r3, #0]
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	490c      	ldr	r1, [pc, #48]	; (800f7d8 <BSP_LCD_DisplayStringAt+0x190>)
 800f7a8:	4603      	mov	r3, r0
 800f7aa:	005b      	lsls	r3, r3, #1
 800f7ac:	4403      	add	r3, r0
 800f7ae:	009b      	lsls	r3, r3, #2
 800f7b0:	440b      	add	r3, r1
 800f7b2:	3308      	adds	r3, #8
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	889b      	ldrh	r3, [r3, #4]
 800f7b8:	429a      	cmp	r2, r3
 800f7ba:	bf2c      	ite	cs
 800f7bc:	2301      	movcs	r3, #1
 800f7be:	2300      	movcc	r3, #0
 800f7c0:	b2db      	uxtb	r3, r3
 800f7c2:	4023      	ands	r3, r4
 800f7c4:	b2db      	uxtb	r3, r3
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d1b3      	bne.n	800f732 <BSP_LCD_DisplayStringAt+0xea>
	}

}
 800f7ca:	bf00      	nop
 800f7cc:	3720      	adds	r7, #32
 800f7ce:	46bd      	mov	sp, r7
 800f7d0:	bdb0      	pop	{r4, r5, r7, pc}
 800f7d2:	bf00      	nop
 800f7d4:	200207d5 	.word	0x200207d5
 800f7d8:	200207d8 	.word	0x200207d8

0800f7dc <BSP_LCD_FillRect>:
{
  LCD_FRAMEBUFFER1_ADDR,
  LCD_FRAMEBUFFER2_ADDR
};
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800f7dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f7e0:	b086      	sub	sp, #24
 800f7e2:	af02      	add	r7, sp, #8
 800f7e4:	4604      	mov	r4, r0
 800f7e6:	4608      	mov	r0, r1
 800f7e8:	4611      	mov	r1, r2
 800f7ea:	461a      	mov	r2, r3
 800f7ec:	4623      	mov	r3, r4
 800f7ee:	80fb      	strh	r3, [r7, #6]
 800f7f0:	4603      	mov	r3, r0
 800f7f2:	80bb      	strh	r3, [r7, #4]
 800f7f4:	460b      	mov	r3, r1
 800f7f6:	807b      	strh	r3, [r7, #2]
 800f7f8:	4613      	mov	r3, r2
 800f7fa:	803b      	strh	r3, [r7, #0]
	 uint32_t  Xaddress = 0;
 800f7fc:	2300      	movs	r3, #0
 800f7fe:	60fb      	str	r3, [r7, #12]

	  /* Set the text color */
	  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800f800:	4b25      	ldr	r3, [pc, #148]	; (800f898 <BSP_LCD_FillRect+0xbc>)
 800f802:	781b      	ldrb	r3, [r3, #0]
 800f804:	4619      	mov	r1, r3
 800f806:	4a25      	ldr	r2, [pc, #148]	; (800f89c <BSP_LCD_FillRect+0xc0>)
 800f808:	460b      	mov	r3, r1
 800f80a:	005b      	lsls	r3, r3, #1
 800f80c:	440b      	add	r3, r1
 800f80e:	009b      	lsls	r3, r3, #2
 800f810:	4413      	add	r3, r2
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	4618      	mov	r0, r3
 800f816:	f7ff fe59 	bl	800f4cc <BSP_LCD_SetTextColor>

	  /* Get the rectangle start address */
	  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800f81a:	4b1f      	ldr	r3, [pc, #124]	; (800f898 <BSP_LCD_FillRect+0xbc>)
 800f81c:	781b      	ldrb	r3, [r3, #0]
 800f81e:	4619      	mov	r1, r3
 800f820:	4a1f      	ldr	r2, [pc, #124]	; (800f8a0 <BSP_LCD_FillRect+0xc4>)
 800f822:	2334      	movs	r3, #52	; 0x34
 800f824:	fb03 f301 	mul.w	r3, r3, r1
 800f828:	4413      	add	r3, r2
 800f82a:	335c      	adds	r3, #92	; 0x5c
 800f82c:	681c      	ldr	r4, [r3, #0]
 800f82e:	f7ff fd85 	bl	800f33c <BSP_LCD_GetXSize>
 800f832:	4602      	mov	r2, r0
 800f834:	88bb      	ldrh	r3, [r7, #4]
 800f836:	fb03 f202 	mul.w	r2, r3, r2
 800f83a:	88fb      	ldrh	r3, [r7, #6]
 800f83c:	4413      	add	r3, r2
 800f83e:	009b      	lsls	r3, r3, #2
 800f840:	4423      	add	r3, r4
 800f842:	60fb      	str	r3, [r7, #12]

	  /* Fill the rectangle */
	  while ((LTDC->CDSR & LTDC_CDSR_VSYNCS) == 0);
 800f844:	bf00      	nop
 800f846:	4b17      	ldr	r3, [pc, #92]	; (800f8a4 <BSP_LCD_FillRect+0xc8>)
 800f848:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800f84a:	f003 0304 	and.w	r3, r3, #4
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d0f9      	beq.n	800f846 <BSP_LCD_FillRect+0x6a>
	   LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height,(BSP_LCD_GetXSize()-Width), DrawProp[ActiveLayer].TextColor);
 800f852:	4b11      	ldr	r3, [pc, #68]	; (800f898 <BSP_LCD_FillRect+0xbc>)
 800f854:	781b      	ldrb	r3, [r3, #0]
 800f856:	4698      	mov	r8, r3
 800f858:	68fc      	ldr	r4, [r7, #12]
 800f85a:	887d      	ldrh	r5, [r7, #2]
 800f85c:	883e      	ldrh	r6, [r7, #0]
 800f85e:	f7ff fd6d 	bl	800f33c <BSP_LCD_GetXSize>
 800f862:	4602      	mov	r2, r0
 800f864:	887b      	ldrh	r3, [r7, #2]
 800f866:	1ad2      	subs	r2, r2, r3
 800f868:	4b0b      	ldr	r3, [pc, #44]	; (800f898 <BSP_LCD_FillRect+0xbc>)
 800f86a:	781b      	ldrb	r3, [r3, #0]
 800f86c:	4618      	mov	r0, r3
 800f86e:	490b      	ldr	r1, [pc, #44]	; (800f89c <BSP_LCD_FillRect+0xc0>)
 800f870:	4603      	mov	r3, r0
 800f872:	005b      	lsls	r3, r3, #1
 800f874:	4403      	add	r3, r0
 800f876:	009b      	lsls	r3, r3, #2
 800f878:	440b      	add	r3, r1
 800f87a:	681b      	ldr	r3, [r3, #0]
 800f87c:	9301      	str	r3, [sp, #4]
 800f87e:	9200      	str	r2, [sp, #0]
 800f880:	4633      	mov	r3, r6
 800f882:	462a      	mov	r2, r5
 800f884:	4621      	mov	r1, r4
 800f886:	4640      	mov	r0, r8
 800f888:	f000 f99c 	bl	800fbc4 <LL_FillBuffer>


	//BSP_LCD_SetLayerVisible (0, ENABLE);
}
 800f88c:	bf00      	nop
 800f88e:	3710      	adds	r7, #16
 800f890:	46bd      	mov	sp, r7
 800f892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f896:	bf00      	nop
 800f898:	200207d5 	.word	0x200207d5
 800f89c:	200207d8 	.word	0x200207d8
 800f8a0:	2002bc64 	.word	0x2002bc64
 800f8a4:	40016800 	.word	0x40016800

0800f8a8 <BSP_LCD_DisplayOn>:
/**
 * @brief  Switch back on the display if was switched off by previous call of BSP_LCD_DisplayOff().
 *         Exit DSI ULPM mode if was allowed and configured in Dsi Configuration.
 */
void BSP_LCD_DisplayOn(void)
{
 800f8a8:	b580      	push	{r7, lr}
 800f8aa:	af00      	add	r7, sp, #0

	IO_Output_control(LCD_Power, On);
 800f8ac:	2101      	movs	r1, #1
 800f8ae:	202c      	movs	r0, #44	; 0x2c
 800f8b0:	f001 f9e4 	bl	8010c7c <IO_Output_control>
	IO_Output_control(LCD_BL, Off);
 800f8b4:	2100      	movs	r1, #0
 800f8b6:	200d      	movs	r0, #13
 800f8b8:	f001 f9e0 	bl	8010c7c <IO_Output_control>
	//IO_Output_control(LCD_BL, Off);

}
 800f8bc:	bf00      	nop
 800f8be:	bd80      	pop	{r7, pc}

0800f8c0 <BSP_LCD_MspInit>:
/**
 * @brief  Initialize the BSP LCD Msp.
 * Application can surcharge if needed this function implementation
 */
__weak void BSP_LCD_MspInit(void)
{
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b084      	sub	sp, #16
 800f8c4:	af00      	add	r7, sp, #0
	/** @brief Enable the LTDC clock */
	__HAL_RCC_LTDC_CLK_ENABLE();
 800f8c6:	4a32      	ldr	r2, [pc, #200]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f8c8:	4b31      	ldr	r3, [pc, #196]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f8ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f8cc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f8d0:	6453      	str	r3, [r2, #68]	; 0x44
 800f8d2:	4b2f      	ldr	r3, [pc, #188]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f8d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f8d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f8da:	60fb      	str	r3, [r7, #12]
 800f8dc:	68fb      	ldr	r3, [r7, #12]

	/** @brief Toggle Sw reset of LTDC IP */
	__HAL_RCC_LTDC_FORCE_RESET();
 800f8de:	4a2c      	ldr	r2, [pc, #176]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f8e0:	4b2b      	ldr	r3, [pc, #172]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f8e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8e4:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f8e8:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_LTDC_RELEASE_RESET();
 800f8ea:	4a29      	ldr	r2, [pc, #164]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f8ec:	4b28      	ldr	r3, [pc, #160]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f8ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f8f0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800f8f4:	6253      	str	r3, [r2, #36]	; 0x24

	/** @brief Enable the DMA2D clock */
	__HAL_RCC_DMA2D_CLK_ENABLE();
 800f8f6:	4a26      	ldr	r2, [pc, #152]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f8f8:	4b25      	ldr	r3, [pc, #148]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f8fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f8fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800f900:	6313      	str	r3, [r2, #48]	; 0x30
 800f902:	4b23      	ldr	r3, [pc, #140]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f906:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f90a:	60bb      	str	r3, [r7, #8]
 800f90c:	68bb      	ldr	r3, [r7, #8]

	/** @brief Toggle Sw reset of DMA2D IP */
	__HAL_RCC_DMA2D_FORCE_RESET();
 800f90e:	4a20      	ldr	r2, [pc, #128]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f910:	4b1f      	ldr	r3, [pc, #124]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f912:	691b      	ldr	r3, [r3, #16]
 800f914:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800f918:	6113      	str	r3, [r2, #16]
	__HAL_RCC_DMA2D_RELEASE_RESET();
 800f91a:	4a1d      	ldr	r2, [pc, #116]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f91c:	4b1c      	ldr	r3, [pc, #112]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f91e:	691b      	ldr	r3, [r3, #16]
 800f920:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800f924:	6113      	str	r3, [r2, #16]

	/** @brief Enable DSI Host and wrapper clocks */
	__HAL_RCC_DSI_CLK_ENABLE();
 800f926:	4a1a      	ldr	r2, [pc, #104]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f928:	4b19      	ldr	r3, [pc, #100]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f92a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f92c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f930:	6453      	str	r3, [r2, #68]	; 0x44
 800f932:	4b17      	ldr	r3, [pc, #92]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f936:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f93a:	607b      	str	r3, [r7, #4]
 800f93c:	687b      	ldr	r3, [r7, #4]

	/** @brief Soft Reset the DSI Host and wrapper */
	__HAL_RCC_DSI_FORCE_RESET();
 800f93e:	4a14      	ldr	r2, [pc, #80]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f940:	4b13      	ldr	r3, [pc, #76]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f944:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800f948:	6253      	str	r3, [r2, #36]	; 0x24
	__HAL_RCC_DSI_RELEASE_RESET();
 800f94a:	4a11      	ldr	r2, [pc, #68]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f94c:	4b10      	ldr	r3, [pc, #64]	; (800f990 <BSP_LCD_MspInit+0xd0>)
 800f94e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f950:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 800f954:	6253      	str	r3, [r2, #36]	; 0x24

	/** @brief NVIC configuration for LTDC interrupt that is now enabled */
	HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 800f956:	2200      	movs	r2, #0
 800f958:	2103      	movs	r1, #3
 800f95a:	2058      	movs	r0, #88	; 0x58
 800f95c:	f7f2 f963 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800f960:	2058      	movs	r0, #88	; 0x58
 800f962:	f7f2 f97c 	bl	8001c5e <HAL_NVIC_EnableIRQ>

	/** @brief NVIC configuration for DMA2D interrupt that is now enabled */
	HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 800f966:	2200      	movs	r2, #0
 800f968:	2103      	movs	r1, #3
 800f96a:	205a      	movs	r0, #90	; 0x5a
 800f96c:	f7f2 f95b 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 800f970:	205a      	movs	r0, #90	; 0x5a
 800f972:	f7f2 f974 	bl	8001c5e <HAL_NVIC_EnableIRQ>

	/** @brief NVIC configuration for DSI interrupt that is now enabled */
	HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 800f976:	2200      	movs	r2, #0
 800f978:	2103      	movs	r1, #3
 800f97a:	2062      	movs	r0, #98	; 0x62
 800f97c:	f7f2 f953 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DSI_IRQn);
 800f980:	2062      	movs	r0, #98	; 0x62
 800f982:	f7f2 f96c 	bl	8001c5e <HAL_NVIC_EnableIRQ>
}
 800f986:	bf00      	nop
 800f988:	3710      	adds	r7, #16
 800f98a:	46bd      	mov	sp, r7
 800f98c:	bd80      	pop	{r7, pc}
 800f98e:	bf00      	nop
 800f990:	40023800 	.word	0x40023800

0800f994 <BSP_LCD_DrawPixel>:
 * @param  Xpos: X position
 * @param  Ypos: Y position
 * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
 */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800f994:	b5b0      	push	{r4, r5, r7, lr}
 800f996:	b084      	sub	sp, #16
 800f998:	af00      	add	r7, sp, #0
 800f99a:	4603      	mov	r3, r0
 800f99c:	603a      	str	r2, [r7, #0]
 800f99e:	80fb      	strh	r3, [r7, #6]
 800f9a0:	460b      	mov	r3, r1
 800f9a2:	80bb      	strh	r3, [r7, #4]

	uint8_t B = (uint8_t)RGB_Code;
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	73fb      	strb	r3, [r7, #15]
	uint8_t G = (uint8_t)(RGB_Code >> 8);
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	0a1b      	lsrs	r3, r3, #8
 800f9ac:	73bb      	strb	r3, [r7, #14]
	uint8_t R = (uint8_t)(RGB_Code >> 16);
 800f9ae:	683b      	ldr	r3, [r7, #0]
 800f9b0:	0c1b      	lsrs	r3, r3, #16
 800f9b2:	737b      	strb	r3, [r7, #13]

	/* Write data value to all SDRAM memory */
	//  *(__IO uint16_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGBConvert(R,G,B);
	  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGBConvert(R,G,B);
 800f9b4:	4b22      	ldr	r3, [pc, #136]	; (800fa40 <BSP_LCD_DrawPixel+0xac>)
 800f9b6:	781b      	ldrb	r3, [r3, #0]
 800f9b8:	4619      	mov	r1, r3
 800f9ba:	4a22      	ldr	r2, [pc, #136]	; (800fa44 <BSP_LCD_DrawPixel+0xb0>)
 800f9bc:	2334      	movs	r3, #52	; 0x34
 800f9be:	fb03 f301 	mul.w	r3, r3, r1
 800f9c2:	4413      	add	r3, r2
 800f9c4:	335c      	adds	r3, #92	; 0x5c
 800f9c6:	681c      	ldr	r4, [r3, #0]
 800f9c8:	88bd      	ldrh	r5, [r7, #4]
 800f9ca:	f7ff fcb7 	bl	800f33c <BSP_LCD_GetXSize>
 800f9ce:	4603      	mov	r3, r0
 800f9d0:	fb03 f205 	mul.w	r2, r3, r5
 800f9d4:	88fb      	ldrh	r3, [r7, #6]
 800f9d6:	4413      	add	r3, r2
 800f9d8:	005b      	lsls	r3, r3, #1
 800f9da:	4423      	add	r3, r4
 800f9dc:	4619      	mov	r1, r3
 800f9de:	7b7b      	ldrb	r3, [r7, #13]
 800f9e0:	021b      	lsls	r3, r3, #8
 800f9e2:	b21a      	sxth	r2, r3
 800f9e4:	4b18      	ldr	r3, [pc, #96]	; (800fa48 <BSP_LCD_DrawPixel+0xb4>)
 800f9e6:	4013      	ands	r3, r2
 800f9e8:	b21a      	sxth	r2, r3
 800f9ea:	7bbb      	ldrb	r3, [r7, #14]
 800f9ec:	00db      	lsls	r3, r3, #3
 800f9ee:	b21b      	sxth	r3, r3
 800f9f0:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 800f9f4:	b21b      	sxth	r3, r3
 800f9f6:	4313      	orrs	r3, r2
 800f9f8:	b21a      	sxth	r2, r3
 800f9fa:	7bfb      	ldrb	r3, [r7, #15]
 800f9fc:	08db      	lsrs	r3, r3, #3
 800f9fe:	b2db      	uxtb	r3, r3
 800fa00:	b21b      	sxth	r3, r3
 800fa02:	4313      	orrs	r3, r2
 800fa04:	b21b      	sxth	r3, r3
 800fa06:	b29b      	uxth	r3, r3
 800fa08:	600b      	str	r3, [r1, #0]
	  uint32_t test = RGBConvert(R,G,B);
 800fa0a:	7b7b      	ldrb	r3, [r7, #13]
 800fa0c:	021b      	lsls	r3, r3, #8
 800fa0e:	b21a      	sxth	r2, r3
 800fa10:	4b0d      	ldr	r3, [pc, #52]	; (800fa48 <BSP_LCD_DrawPixel+0xb4>)
 800fa12:	4013      	ands	r3, r2
 800fa14:	b21a      	sxth	r2, r3
 800fa16:	7bbb      	ldrb	r3, [r7, #14]
 800fa18:	00db      	lsls	r3, r3, #3
 800fa1a:	b21b      	sxth	r3, r3
 800fa1c:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 800fa20:	b21b      	sxth	r3, r3
 800fa22:	4313      	orrs	r3, r2
 800fa24:	b21a      	sxth	r2, r3
 800fa26:	7bfb      	ldrb	r3, [r7, #15]
 800fa28:	08db      	lsrs	r3, r3, #3
 800fa2a:	b2db      	uxtb	r3, r3
 800fa2c:	b21b      	sxth	r3, r3
 800fa2e:	4313      	orrs	r3, r2
 800fa30:	b21b      	sxth	r3, r3
 800fa32:	b29b      	uxth	r3, r3
 800fa34:	60bb      	str	r3, [r7, #8]

}
 800fa36:	bf00      	nop
 800fa38:	3710      	adds	r7, #16
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	bdb0      	pop	{r4, r5, r7, pc}
 800fa3e:	bf00      	nop
 800fa40:	200207d5 	.word	0x200207d5
 800fa44:	2002bc64 	.word	0x2002bc64
 800fa48:	fffff800 	.word	0xfffff800

0800fa4c <DrawChar>:
 * @param  Xpos: Line where to display the character shape
 * @param  Ypos: Start column address
 * @param  c: Pointer to the character data
 */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800fa4c:	b580      	push	{r7, lr}
 800fa4e:	b088      	sub	sp, #32
 800fa50:	af00      	add	r7, sp, #0
 800fa52:	4603      	mov	r3, r0
 800fa54:	603a      	str	r2, [r7, #0]
 800fa56:	80fb      	strh	r3, [r7, #6]
 800fa58:	460b      	mov	r3, r1
 800fa5a:	80bb      	strh	r3, [r7, #4]

	uint32_t i = 0, j = 0;
 800fa5c:	2300      	movs	r3, #0
 800fa5e:	61fb      	str	r3, [r7, #28]
 800fa60:	2300      	movs	r3, #0
 800fa62:	61bb      	str	r3, [r7, #24]
	uint16_t height, width;
	uint8_t  offset;
	uint8_t  *pchar;
	uint32_t line;

	height = DrawProp[ActiveLayer].pFont->Height;
 800fa64:	4b55      	ldr	r3, [pc, #340]	; (800fbbc <DrawChar+0x170>)
 800fa66:	781b      	ldrb	r3, [r3, #0]
 800fa68:	4619      	mov	r1, r3
 800fa6a:	4a55      	ldr	r2, [pc, #340]	; (800fbc0 <DrawChar+0x174>)
 800fa6c:	460b      	mov	r3, r1
 800fa6e:	005b      	lsls	r3, r3, #1
 800fa70:	440b      	add	r3, r1
 800fa72:	009b      	lsls	r3, r3, #2
 800fa74:	4413      	add	r3, r2
 800fa76:	3308      	adds	r3, #8
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	88db      	ldrh	r3, [r3, #6]
 800fa7c:	827b      	strh	r3, [r7, #18]
	width  = DrawProp[ActiveLayer].pFont->Width;
 800fa7e:	4b4f      	ldr	r3, [pc, #316]	; (800fbbc <DrawChar+0x170>)
 800fa80:	781b      	ldrb	r3, [r3, #0]
 800fa82:	4619      	mov	r1, r3
 800fa84:	4a4e      	ldr	r2, [pc, #312]	; (800fbc0 <DrawChar+0x174>)
 800fa86:	460b      	mov	r3, r1
 800fa88:	005b      	lsls	r3, r3, #1
 800fa8a:	440b      	add	r3, r1
 800fa8c:	009b      	lsls	r3, r3, #2
 800fa8e:	4413      	add	r3, r2
 800fa90:	3308      	adds	r3, #8
 800fa92:	681b      	ldr	r3, [r3, #0]
 800fa94:	889b      	ldrh	r3, [r3, #4]
 800fa96:	823b      	strh	r3, [r7, #16]

	offset =  8 *((width + 7)/8) -  width ;
 800fa98:	8a3b      	ldrh	r3, [r7, #16]
 800fa9a:	3307      	adds	r3, #7
 800fa9c:	2b00      	cmp	r3, #0
 800fa9e:	da00      	bge.n	800faa2 <DrawChar+0x56>
 800faa0:	3307      	adds	r3, #7
 800faa2:	10db      	asrs	r3, r3, #3
 800faa4:	b2db      	uxtb	r3, r3
 800faa6:	00db      	lsls	r3, r3, #3
 800faa8:	b2da      	uxtb	r2, r3
 800faaa:	8a3b      	ldrh	r3, [r7, #16]
 800faac:	b2db      	uxtb	r3, r3
 800faae:	1ad3      	subs	r3, r2, r3
 800fab0:	73fb      	strb	r3, [r7, #15]

	for(i = 0; i < height; i++)
 800fab2:	2300      	movs	r3, #0
 800fab4:	61fb      	str	r3, [r7, #28]
 800fab6:	e078      	b.n	800fbaa <DrawChar+0x15e>
	{
		pchar = ((uint8_t *)c + (width + 7)/8 * i);
 800fab8:	8a3b      	ldrh	r3, [r7, #16]
 800faba:	3307      	adds	r3, #7
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	da00      	bge.n	800fac2 <DrawChar+0x76>
 800fac0:	3307      	adds	r3, #7
 800fac2:	10db      	asrs	r3, r3, #3
 800fac4:	461a      	mov	r2, r3
 800fac6:	69fb      	ldr	r3, [r7, #28]
 800fac8:	fb03 f302 	mul.w	r3, r3, r2
 800facc:	683a      	ldr	r2, [r7, #0]
 800face:	4413      	add	r3, r2
 800fad0:	60bb      	str	r3, [r7, #8]

		switch(((width + 7)/8))
 800fad2:	8a3b      	ldrh	r3, [r7, #16]
 800fad4:	3307      	adds	r3, #7
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	da00      	bge.n	800fadc <DrawChar+0x90>
 800fada:	3307      	adds	r3, #7
 800fadc:	10db      	asrs	r3, r3, #3
 800fade:	2b01      	cmp	r3, #1
 800fae0:	d002      	beq.n	800fae8 <DrawChar+0x9c>
 800fae2:	2b02      	cmp	r3, #2
 800fae4:	d004      	beq.n	800faf0 <DrawChar+0xa4>
 800fae6:	e00c      	b.n	800fb02 <DrawChar+0xb6>
		{

		case 1:
			line =  pchar[0];
 800fae8:	68bb      	ldr	r3, [r7, #8]
 800faea:	781b      	ldrb	r3, [r3, #0]
 800faec:	617b      	str	r3, [r7, #20]
			break;
 800faee:	e016      	b.n	800fb1e <DrawChar+0xd2>

		case 2:
			line =  (pchar[0]<< 8) | pchar[1];
 800faf0:	68bb      	ldr	r3, [r7, #8]
 800faf2:	781b      	ldrb	r3, [r3, #0]
 800faf4:	021b      	lsls	r3, r3, #8
 800faf6:	68ba      	ldr	r2, [r7, #8]
 800faf8:	3201      	adds	r2, #1
 800fafa:	7812      	ldrb	r2, [r2, #0]
 800fafc:	4313      	orrs	r3, r2
 800fafe:	617b      	str	r3, [r7, #20]
			break;
 800fb00:	e00d      	b.n	800fb1e <DrawChar+0xd2>

		case 3:
		default:
			line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 800fb02:	68bb      	ldr	r3, [r7, #8]
 800fb04:	781b      	ldrb	r3, [r3, #0]
 800fb06:	041a      	lsls	r2, r3, #16
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	3301      	adds	r3, #1
 800fb0c:	781b      	ldrb	r3, [r3, #0]
 800fb0e:	021b      	lsls	r3, r3, #8
 800fb10:	4313      	orrs	r3, r2
 800fb12:	68ba      	ldr	r2, [r7, #8]
 800fb14:	3202      	adds	r2, #2
 800fb16:	7812      	ldrb	r2, [r2, #0]
 800fb18:	4313      	orrs	r3, r2
 800fb1a:	617b      	str	r3, [r7, #20]
			break;
 800fb1c:	bf00      	nop
		}

		for (j = 0; j < width; j++)
 800fb1e:	2300      	movs	r3, #0
 800fb20:	61bb      	str	r3, [r7, #24]
 800fb22:	e038      	b.n	800fb96 <DrawChar+0x14a>
		{
			if(line & (1 << (width- j + offset- 1)))
 800fb24:	8a3a      	ldrh	r2, [r7, #16]
 800fb26:	69bb      	ldr	r3, [r7, #24]
 800fb28:	1ad2      	subs	r2, r2, r3
 800fb2a:	7bfb      	ldrb	r3, [r7, #15]
 800fb2c:	4413      	add	r3, r2
 800fb2e:	3b01      	subs	r3, #1
 800fb30:	2201      	movs	r2, #1
 800fb32:	fa02 f303 	lsl.w	r3, r2, r3
 800fb36:	461a      	mov	r2, r3
 800fb38:	697b      	ldr	r3, [r7, #20]
 800fb3a:	4013      	ands	r3, r2
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d013      	beq.n	800fb68 <DrawChar+0x11c>
			{
				BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800fb40:	69bb      	ldr	r3, [r7, #24]
 800fb42:	b29a      	uxth	r2, r3
 800fb44:	88fb      	ldrh	r3, [r7, #6]
 800fb46:	4413      	add	r3, r2
 800fb48:	b298      	uxth	r0, r3
 800fb4a:	4b1c      	ldr	r3, [pc, #112]	; (800fbbc <DrawChar+0x170>)
 800fb4c:	781b      	ldrb	r3, [r3, #0]
 800fb4e:	4619      	mov	r1, r3
 800fb50:	4a1b      	ldr	r2, [pc, #108]	; (800fbc0 <DrawChar+0x174>)
 800fb52:	460b      	mov	r3, r1
 800fb54:	005b      	lsls	r3, r3, #1
 800fb56:	440b      	add	r3, r1
 800fb58:	009b      	lsls	r3, r3, #2
 800fb5a:	4413      	add	r3, r2
 800fb5c:	681a      	ldr	r2, [r3, #0]
 800fb5e:	88bb      	ldrh	r3, [r7, #4]
 800fb60:	4619      	mov	r1, r3
 800fb62:	f7ff ff17 	bl	800f994 <BSP_LCD_DrawPixel>
 800fb66:	e013      	b.n	800fb90 <DrawChar+0x144>
			}
			else
			{
				BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800fb68:	69bb      	ldr	r3, [r7, #24]
 800fb6a:	b29a      	uxth	r2, r3
 800fb6c:	88fb      	ldrh	r3, [r7, #6]
 800fb6e:	4413      	add	r3, r2
 800fb70:	b298      	uxth	r0, r3
 800fb72:	4b12      	ldr	r3, [pc, #72]	; (800fbbc <DrawChar+0x170>)
 800fb74:	781b      	ldrb	r3, [r3, #0]
 800fb76:	4619      	mov	r1, r3
 800fb78:	4a11      	ldr	r2, [pc, #68]	; (800fbc0 <DrawChar+0x174>)
 800fb7a:	460b      	mov	r3, r1
 800fb7c:	005b      	lsls	r3, r3, #1
 800fb7e:	440b      	add	r3, r1
 800fb80:	009b      	lsls	r3, r3, #2
 800fb82:	4413      	add	r3, r2
 800fb84:	3304      	adds	r3, #4
 800fb86:	681a      	ldr	r2, [r3, #0]
 800fb88:	88bb      	ldrh	r3, [r7, #4]
 800fb8a:	4619      	mov	r1, r3
 800fb8c:	f7ff ff02 	bl	800f994 <BSP_LCD_DrawPixel>
		for (j = 0; j < width; j++)
 800fb90:	69bb      	ldr	r3, [r7, #24]
 800fb92:	3301      	adds	r3, #1
 800fb94:	61bb      	str	r3, [r7, #24]
 800fb96:	8a3a      	ldrh	r2, [r7, #16]
 800fb98:	69bb      	ldr	r3, [r7, #24]
 800fb9a:	429a      	cmp	r2, r3
 800fb9c:	d8c2      	bhi.n	800fb24 <DrawChar+0xd8>
			}
		}
		Ypos++;
 800fb9e:	88bb      	ldrh	r3, [r7, #4]
 800fba0:	3301      	adds	r3, #1
 800fba2:	80bb      	strh	r3, [r7, #4]
	for(i = 0; i < height; i++)
 800fba4:	69fb      	ldr	r3, [r7, #28]
 800fba6:	3301      	adds	r3, #1
 800fba8:	61fb      	str	r3, [r7, #28]
 800fbaa:	8a7a      	ldrh	r2, [r7, #18]
 800fbac:	69fb      	ldr	r3, [r7, #28]
 800fbae:	429a      	cmp	r2, r3
 800fbb0:	d882      	bhi.n	800fab8 <DrawChar+0x6c>
	}


}
 800fbb2:	bf00      	nop
 800fbb4:	3720      	adds	r7, #32
 800fbb6:	46bd      	mov	sp, r7
 800fbb8:	bd80      	pop	{r7, pc}
 800fbba:	bf00      	nop
 800fbbc:	200207d5 	.word	0x200207d5
 800fbc0:	200207d8 	.word	0x200207d8

0800fbc4 <LL_FillBuffer>:
 * @param  ySize: Buffer height
 * @param  OffLine: Offset
 * @param  ColorIndex: Color index
 */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 800fbc4:	b580      	push	{r7, lr}
 800fbc6:	b086      	sub	sp, #24
 800fbc8:	af02      	add	r7, sp, #8
 800fbca:	60f8      	str	r0, [r7, #12]
 800fbcc:	60b9      	str	r1, [r7, #8]
 800fbce:	607a      	str	r2, [r7, #4]
 800fbd0:	603b      	str	r3, [r7, #0]

	/* Register to memory mode with ARGB8888 as color Mode */
	hdma2d_discovery.Init.Mode         = DMA2D_R2M; //DMA2D_CR_MODE
 800fbd2:	4b16      	ldr	r3, [pc, #88]	; (800fc2c <LL_FillBuffer+0x68>)
 800fbd4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800fbd8:	605a      	str	r2, [r3, #4]
	hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_RGB565;
 800fbda:	4b14      	ldr	r3, [pc, #80]	; (800fc2c <LL_FillBuffer+0x68>)
 800fbdc:	2202      	movs	r2, #2
 800fbde:	609a      	str	r2, [r3, #8]
	hdma2d_discovery.Init.OutputOffset = OffLine;
 800fbe0:	4a12      	ldr	r2, [pc, #72]	; (800fc2c <LL_FillBuffer+0x68>)
 800fbe2:	69bb      	ldr	r3, [r7, #24]
 800fbe4:	60d3      	str	r3, [r2, #12]

	hdma2d_discovery.Instance = DMA2D;
 800fbe6:	4b11      	ldr	r3, [pc, #68]	; (800fc2c <LL_FillBuffer+0x68>)
 800fbe8:	4a11      	ldr	r2, [pc, #68]	; (800fc30 <LL_FillBuffer+0x6c>)
 800fbea:	601a      	str	r2, [r3, #0]

	/* DMA2D Initialization */

	if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 800fbec:	480f      	ldr	r0, [pc, #60]	; (800fc2c <LL_FillBuffer+0x68>)
 800fbee:	f7f2 fcfd 	bl	80025ec <HAL_DMA2D_Init>
 800fbf2:	4603      	mov	r3, r0
 800fbf4:	2b00      	cmp	r3, #0
 800fbf6:	d115      	bne.n	800fc24 <LL_FillBuffer+0x60>
	{
		if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 800fbf8:	68f9      	ldr	r1, [r7, #12]
 800fbfa:	480c      	ldr	r0, [pc, #48]	; (800fc2c <LL_FillBuffer+0x68>)
 800fbfc:	f7f2 fe6c 	bl	80028d8 <HAL_DMA2D_ConfigLayer>
 800fc00:	4603      	mov	r3, r0
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d10e      	bne.n	800fc24 <LL_FillBuffer+0x60>
		{
			if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800fc06:	68ba      	ldr	r2, [r7, #8]
 800fc08:	683b      	ldr	r3, [r7, #0]
 800fc0a:	9300      	str	r3, [sp, #0]
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	69f9      	ldr	r1, [r7, #28]
 800fc10:	4806      	ldr	r0, [pc, #24]	; (800fc2c <LL_FillBuffer+0x68>)
 800fc12:	f7f2 fd4d 	bl	80026b0 <HAL_DMA2D_Start>
 800fc16:	4603      	mov	r3, r0
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d103      	bne.n	800fc24 <LL_FillBuffer+0x60>
			{
				  HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 800fc1c:	210a      	movs	r1, #10
 800fc1e:	4803      	ldr	r0, [pc, #12]	; (800fc2c <LL_FillBuffer+0x68>)
 800fc20:	f7f2 fd71 	bl	8002706 <HAL_DMA2D_PollForTransfer>
			}
		}
	}


}
 800fc24:	bf00      	nop
 800fc26:	3710      	adds	r7, #16
 800fc28:	46bd      	mov	sp, r7
 800fc2a:	bd80      	pop	{r7, pc}
 800fc2c:	2002bc0c 	.word	0x2002bc0c
 800fc30:	4002b000 	.word	0x4002b000

0800fc34 <select_RTC>:


/****************************************************************/
/****************************************************************/
void select_RTC(void)
{
 800fc34:	b580      	push	{r7, lr}
 800fc36:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS],RTC__CS_PIN[RTC_CS], GPIO_PIN_RESET);
	IO_Output_control(RTC_CS, On);
 800fc38:	2101      	movs	r1, #1
 800fc3a:	2000      	movs	r0, #0
 800fc3c:	f001 f81e 	bl	8010c7c <IO_Output_control>
}
 800fc40:	bf00      	nop
 800fc42:	bd80      	pop	{r7, pc}

0800fc44 <release_RTC>:


/****************************************************************/
/****************************************************************/
void release_RTC(void)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS],RTC__CS_PIN[RTC_CS], GPIO_PIN_SET);
	IO_Output_control(RTC_CS, Off);
 800fc48:	2100      	movs	r1, #0
 800fc4a:	2000      	movs	r0, #0
 800fc4c:	f001 f816 	bl	8010c7c <IO_Output_control>
}
 800fc50:	bf00      	nop
 800fc52:	bd80      	pop	{r7, pc}

0800fc54 <Init_M41T94rtc>:
//	HAL_GPIO_WritePin(RTC__CS_PORT[RTC_CS_Rev3],RTC__CS_PIN[RTC_CS_Rev3], GPIO_PIN_SET);
}

/****************************************************************/
void Init_M41T94rtc(void)
{
 800fc54:	b580      	push	{r7, lr}
 800fc56:	af00      	add	r7, sp, #0
	HAL_Delay(10);
 800fc58:	200a      	movs	r0, #10
 800fc5a:	f7f1 f9bf 	bl	8000fdc <HAL_Delay>
//		init_RTC_CS(RTC_CS);
//
//	init_RTC_CS(0);
	/* Setup the M41T94 RTC */
	/* Enable device */
	select_RTC();
 800fc5e:	f7ff ffe9 	bl	800fc34 <select_RTC>
	for (k = 0; k < 5; k++)
 800fc62:	4b24      	ldr	r3, [pc, #144]	; (800fcf4 <Init_M41T94rtc+0xa0>)
 800fc64:	2200      	movs	r2, #0
 800fc66:	601a      	str	r2, [r3, #0]
 800fc68:	e004      	b.n	800fc74 <Init_M41T94rtc+0x20>
 800fc6a:	4b22      	ldr	r3, [pc, #136]	; (800fcf4 <Init_M41T94rtc+0xa0>)
 800fc6c:	681b      	ldr	r3, [r3, #0]
 800fc6e:	3301      	adds	r3, #1
 800fc70:	4a20      	ldr	r2, [pc, #128]	; (800fcf4 <Init_M41T94rtc+0xa0>)
 800fc72:	6013      	str	r3, [r2, #0]
 800fc74:	4b1f      	ldr	r3, [pc, #124]	; (800fcf4 <Init_M41T94rtc+0xa0>)
 800fc76:	681b      	ldr	r3, [r3, #0]
 800fc78:	2b04      	cmp	r3, #4
 800fc7a:	ddf6      	ble.n	800fc6a <Init_M41T94rtc+0x16>
	{
		;
	}
	/* Reset the Control Registers */
	WriteByte_M41T94rtc(0b10001000);						// WRITE mode -> Address 0x08
 800fc7c:	2088      	movs	r0, #136	; 0x88
 800fc7e:	f000 f83b 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x08
 800fc82:	2000      	movs	r0, #0
 800fc84:	f000 f838 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x09
 800fc88:	2000      	movs	r0, #0
 800fc8a:	f000 f835 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0A
 800fc8e:	2000      	movs	r0, #0
 800fc90:	f000 f832 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0B
 800fc94:	2000      	movs	r0, #0
 800fc96:	f000 f82f 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0C
 800fc9a:	2000      	movs	r0, #0
 800fc9c:	f000 f82c 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0D
 800fca0:	2000      	movs	r0, #0
 800fca2:	f000 f829 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0E
 800fca6:	2000      	movs	r0, #0
 800fca8:	f000 f826 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x0F
 800fcac:	2000      	movs	r0, #0
 800fcae:	f000 f823 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x10
 800fcb2:	2000      	movs	r0, #0
 800fcb4:	f000 f820 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x11
 800fcb8:	2000      	movs	r0, #0
 800fcba:	f000 f81d 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x12
 800fcbe:	2000      	movs	r0, #0
 800fcc0:	f000 f81a 	bl	800fcf8 <WriteByte_M41T94rtc>
	WriteByte_M41T94rtc(0b00000000);						// Data for Address 0x13
 800fcc4:	2000      	movs	r0, #0
 800fcc6:	f000 f817 	bl	800fcf8 <WriteByte_M41T94rtc>
	for (k = 0; k < 5; k++)
 800fcca:	4b0a      	ldr	r3, [pc, #40]	; (800fcf4 <Init_M41T94rtc+0xa0>)
 800fccc:	2200      	movs	r2, #0
 800fcce:	601a      	str	r2, [r3, #0]
 800fcd0:	e004      	b.n	800fcdc <Init_M41T94rtc+0x88>
 800fcd2:	4b08      	ldr	r3, [pc, #32]	; (800fcf4 <Init_M41T94rtc+0xa0>)
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	3301      	adds	r3, #1
 800fcd8:	4a06      	ldr	r2, [pc, #24]	; (800fcf4 <Init_M41T94rtc+0xa0>)
 800fcda:	6013      	str	r3, [r2, #0]
 800fcdc:	4b05      	ldr	r3, [pc, #20]	; (800fcf4 <Init_M41T94rtc+0xa0>)
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	2b04      	cmp	r3, #4
 800fce2:	ddf6      	ble.n	800fcd2 <Init_M41T94rtc+0x7e>
	{
		;
	}
	/* Disable device */
	release_RTC();
 800fce4:	f7ff ffae 	bl	800fc44 <release_RTC>

	HAL_Delay(10);
 800fce8:	200a      	movs	r0, #10
 800fcea:	f7f1 f977 	bl	8000fdc <HAL_Delay>

}
 800fcee:	bf00      	nop
 800fcf0:	bd80      	pop	{r7, pc}
 800fcf2:	bf00      	nop
 800fcf4:	200207f0 	.word	0x200207f0

0800fcf8 <WriteByte_M41T94rtc>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t WriteByte_M41T94rtc(uint8_t Data)
{
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	b086      	sub	sp, #24
 800fcfc:	af02      	add	r7, sp, #8
 800fcfe:	4603      	mov	r3, r0
 800fd00:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_data = 0;
 800fd02:	2300      	movs	r3, #0
 800fd04:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi2, &Data, &rx_data, 1, 100);
 800fd06:	f107 020f 	add.w	r2, r7, #15
 800fd0a:	1df9      	adds	r1, r7, #7
 800fd0c:	2364      	movs	r3, #100	; 0x64
 800fd0e:	9300      	str	r3, [sp, #0]
 800fd10:	2301      	movs	r3, #1
 800fd12:	4804      	ldr	r0, [pc, #16]	; (800fd24 <WriteByte_M41T94rtc+0x2c>)
 800fd14:	f7f8 f8d4 	bl	8007ec0 <HAL_SPI_TransmitReceive>

	return rx_data;
 800fd18:	7bfb      	ldrb	r3, [r7, #15]

}
 800fd1a:	4618      	mov	r0, r3
 800fd1c:	3710      	adds	r7, #16
 800fd1e:	46bd      	mov	sp, r7
 800fd20:	bd80      	pop	{r7, pc}
 800fd22:	bf00      	nop
 800fd24:	2002b3b8 	.word	0x2002b3b8

0800fd28 <MCP23S17_CS_LOW>:
//{
//	MR25H256_LowLevel_DeInit();
//}

void MCP23S17_CS_LOW(uint8_t IC_Number)
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b082      	sub	sp, #8
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	4603      	mov	r3, r0
 800fd30:	71fb      	strb	r3, [r7, #7]
	switch(IC_Number)
 800fd32:	79fb      	ldrb	r3, [r7, #7]
 800fd34:	2b02      	cmp	r3, #2
 800fd36:	d00a      	beq.n	800fd4e <MCP23S17_CS_LOW+0x26>
 800fd38:	2b03      	cmp	r3, #3
 800fd3a:	d00e      	beq.n	800fd5a <MCP23S17_CS_LOW+0x32>
 800fd3c:	2b01      	cmp	r3, #1
 800fd3e:	d000      	beq.n	800fd42 <MCP23S17_CS_LOW+0x1a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
		break;
	}


}
 800fd40:	e012      	b.n	800fd68 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800fd42:	2200      	movs	r2, #0
 800fd44:	2104      	movs	r1, #4
 800fd46:	480a      	ldr	r0, [pc, #40]	; (800fd70 <MCP23S17_CS_LOW+0x48>)
 800fd48:	f7f3 fd1a 	bl	8003780 <HAL_GPIO_WritePin>
		break;
 800fd4c:	e00c      	b.n	800fd68 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 800fd4e:	2200      	movs	r2, #0
 800fd50:	2180      	movs	r1, #128	; 0x80
 800fd52:	4807      	ldr	r0, [pc, #28]	; (800fd70 <MCP23S17_CS_LOW+0x48>)
 800fd54:	f7f3 fd14 	bl	8003780 <HAL_GPIO_WritePin>
		break;
 800fd58:	e006      	b.n	800fd68 <MCP23S17_CS_LOW+0x40>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800fd60:	4804      	ldr	r0, [pc, #16]	; (800fd74 <MCP23S17_CS_LOW+0x4c>)
 800fd62:	f7f3 fd0d 	bl	8003780 <HAL_GPIO_WritePin>
		break;
 800fd66:	bf00      	nop
}
 800fd68:	bf00      	nop
 800fd6a:	3708      	adds	r7, #8
 800fd6c:	46bd      	mov	sp, r7
 800fd6e:	bd80      	pop	{r7, pc}
 800fd70:	40020400 	.word	0x40020400
 800fd74:	40020800 	.word	0x40020800

0800fd78 <MCP23S17_CS_HIGH>:

void MCP23S17_CS_HIGH(uint8_t IC_Number)
{
 800fd78:	b580      	push	{r7, lr}
 800fd7a:	b082      	sub	sp, #8
 800fd7c:	af00      	add	r7, sp, #0
 800fd7e:	4603      	mov	r3, r0
 800fd80:	71fb      	strb	r3, [r7, #7]
	switch(IC_Number)
 800fd82:	79fb      	ldrb	r3, [r7, #7]
 800fd84:	2b02      	cmp	r3, #2
 800fd86:	d00a      	beq.n	800fd9e <MCP23S17_CS_HIGH+0x26>
 800fd88:	2b03      	cmp	r3, #3
 800fd8a:	d00e      	beq.n	800fdaa <MCP23S17_CS_HIGH+0x32>
 800fd8c:	2b01      	cmp	r3, #1
 800fd8e:	d000      	beq.n	800fd92 <MCP23S17_CS_HIGH+0x1a>
	case 3:
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
		break;
	}

}
 800fd90:	e012      	b.n	800fdb8 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800fd92:	2201      	movs	r2, #1
 800fd94:	2104      	movs	r1, #4
 800fd96:	480a      	ldr	r0, [pc, #40]	; (800fdc0 <MCP23S17_CS_HIGH+0x48>)
 800fd98:	f7f3 fcf2 	bl	8003780 <HAL_GPIO_WritePin>
		break;
 800fd9c:	e00c      	b.n	800fdb8 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_SET);
 800fd9e:	2201      	movs	r2, #1
 800fda0:	2180      	movs	r1, #128	; 0x80
 800fda2:	4807      	ldr	r0, [pc, #28]	; (800fdc0 <MCP23S17_CS_HIGH+0x48>)
 800fda4:	f7f3 fcec 	bl	8003780 <HAL_GPIO_WritePin>
		break;
 800fda8:	e006      	b.n	800fdb8 <MCP23S17_CS_HIGH+0x40>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 800fdaa:	2201      	movs	r2, #1
 800fdac:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800fdb0:	4804      	ldr	r0, [pc, #16]	; (800fdc4 <MCP23S17_CS_HIGH+0x4c>)
 800fdb2:	f7f3 fce5 	bl	8003780 <HAL_GPIO_WritePin>
		break;
 800fdb6:	bf00      	nop
}
 800fdb8:	bf00      	nop
 800fdba:	3708      	adds	r7, #8
 800fdbc:	46bd      	mov	sp, r7
 800fdbe:	bd80      	pop	{r7, pc}
 800fdc0:	40020400 	.word	0x40020400
 800fdc4:	40020800 	.word	0x40020800

0800fdc8 <MCP23S17_SendByte>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t MCP23S17_SendByte(uint8_t byte)
{
 800fdc8:	b580      	push	{r7, lr}
 800fdca:	b084      	sub	sp, #16
 800fdcc:	af00      	add	r7, sp, #0
 800fdce:	4603      	mov	r3, r0
 800fdd0:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 800fdd2:	2300      	movs	r3, #0
 800fdd4:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	//HAL_SPI_TransmitReceive(&hspi5, &byte, &rx_byte, 1, 50);
	HAL_SPI_Transmit(&hspi5, &byte, 1, 50);
 800fdd6:	1df9      	adds	r1, r7, #7
 800fdd8:	2332      	movs	r3, #50	; 0x32
 800fdda:	2201      	movs	r2, #1
 800fddc:	4803      	ldr	r0, [pc, #12]	; (800fdec <MCP23S17_SendByte+0x24>)
 800fdde:	f7f7 fe3f 	bl	8007a60 <HAL_SPI_Transmit>
	return rx_byte;
 800fde2:	7bfb      	ldrb	r3, [r7, #15]
}
 800fde4:	4618      	mov	r0, r3
 800fde6:	3710      	adds	r7, #16
 800fde8:	46bd      	mov	sp, r7
 800fdea:	bd80      	pop	{r7, pc}
 800fdec:	2002b41c 	.word	0x2002b41c

0800fdf0 <MCP23S17_CS_Init>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MCP23S17_CS_Init(void)
{
 800fdf0:	b580      	push	{r7, lr}
 800fdf2:	b086      	sub	sp, #24
 800fdf4:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;
	/*!< Enable GPIO clocks */
//	RCC_AHB1PeriphClockCmd(MR25H40_CS_GPIO_CLK, ENABLE);//MR25H40_CS_GPIO_CLK

	/*!< Configure MR25H40 Card CS pin in output pushpull mode ********************/
	GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_7 ;
 800fdf6:	2384      	movs	r3, #132	; 0x84
 800fdf8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fdfa:	2301      	movs	r3, #1
 800fdfc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800fdfe:	2300      	movs	r3, #0
 800fe00:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800fe02:	2301      	movs	r3, #1
 800fe04:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800fe06:	1d3b      	adds	r3, r7, #4
 800fe08:	4619      	mov	r1, r3
 800fe0a:	484b      	ldr	r0, [pc, #300]	; (800ff38 <MCP23S17_CS_Init+0x148>)
 800fe0c:	f7f3 f9ea 	bl	80031e4 <HAL_GPIO_Init>

	__HAL_RCC_GPIOC_CLK_ENABLE();
 800fe10:	4a4a      	ldr	r2, [pc, #296]	; (800ff3c <MCP23S17_CS_Init+0x14c>)
 800fe12:	4b4a      	ldr	r3, [pc, #296]	; (800ff3c <MCP23S17_CS_Init+0x14c>)
 800fe14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe16:	f043 0304 	orr.w	r3, r3, #4
 800fe1a:	6313      	str	r3, [r2, #48]	; 0x30
 800fe1c:	4b47      	ldr	r3, [pc, #284]	; (800ff3c <MCP23S17_CS_Init+0x14c>)
 800fe1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe20:	f003 0304 	and.w	r3, r3, #4
 800fe24:	603b      	str	r3, [r7, #0]
 800fe26:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 800fe28:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fe2c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800fe2e:	2301      	movs	r3, #1
 800fe30:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800fe32:	2300      	movs	r3, #0
 800fe34:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800fe36:	2301      	movs	r3, #1
 800fe38:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800fe3a:	1d3b      	adds	r3, r7, #4
 800fe3c:	4619      	mov	r1, r3
 800fe3e:	4840      	ldr	r0, [pc, #256]	; (800ff40 <MCP23S17_CS_Init+0x150>)
 800fe40:	f7f3 f9d0 	bl	80031e4 <HAL_GPIO_Init>

	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800fe44:	2001      	movs	r0, #1
 800fe46:	f7ff ff97 	bl	800fd78 <MCP23S17_CS_HIGH>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800fe4a:	2002      	movs	r0, #2
 800fe4c:	f7ff ff94 	bl	800fd78 <MCP23S17_CS_HIGH>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800fe50:	2003      	movs	r0, #3
 800fe52:	f7ff ff91 	bl	800fd78 <MCP23S17_CS_HIGH>

	//IO Expander 1 Init
	HAL_Delay(10);
 800fe56:	200a      	movs	r0, #10
 800fe58:	f7f1 f8c0 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER1);
 800fe5c:	2001      	movs	r0, #1
 800fe5e:	f7ff ff63 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 800fe62:	204e      	movs	r0, #78	; 0x4e
 800fe64:	f7ff ffb0 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 800fe68:	2001      	movs	r0, #1
 800fe6a:	f7ff ffad 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER1_PIN_DEF_B);
 800fe6e:	2000      	movs	r0, #0
 800fe70:	f7ff ffaa 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800fe74:	2001      	movs	r0, #1
 800fe76:	f7ff ff7f 	bl	800fd78 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 800fe7a:	200a      	movs	r0, #10
 800fe7c:	f7f1 f8ae 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER1);
 800fe80:	2001      	movs	r0, #1
 800fe82:	f7ff ff51 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 800fe86:	204e      	movs	r0, #78	; 0x4e
 800fe88:	f7ff ff9e 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 800fe8c:	2000      	movs	r0, #0
 800fe8e:	f7ff ff9b 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER1_PIN_DEF_A);
 800fe92:	20fc      	movs	r0, #252	; 0xfc
 800fe94:	f7ff ff98 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 800fe98:	2001      	movs	r0, #1
 800fe9a:	f7ff ff6d 	bl	800fd78 <MCP23S17_CS_HIGH>

	//IO Expander 2 Init
	HAL_Delay(10);
 800fe9e:	200a      	movs	r0, #10
 800fea0:	f7f1 f89c 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER2);
 800fea4:	2002      	movs	r0, #2
 800fea6:	f7ff ff3f 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 800feaa:	204c      	movs	r0, #76	; 0x4c
 800feac:	f7ff ff8c 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 800feb0:	2001      	movs	r0, #1
 800feb2:	f7ff ff89 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER2_PIN_DEF_B);
 800feb6:	20ff      	movs	r0, #255	; 0xff
 800feb8:	f7ff ff86 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800febc:	2002      	movs	r0, #2
 800febe:	f7ff ff5b 	bl	800fd78 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 800fec2:	200a      	movs	r0, #10
 800fec4:	f7f1 f88a 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER2);
 800fec8:	2002      	movs	r0, #2
 800feca:	f7ff ff2d 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 800fece:	204c      	movs	r0, #76	; 0x4c
 800fed0:	f7ff ff7a 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 800fed4:	2000      	movs	r0, #0
 800fed6:	f7ff ff77 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER2_PIN_DEF_A);
 800feda:	20ff      	movs	r0, #255	; 0xff
 800fedc:	f7ff ff74 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 800fee0:	2002      	movs	r0, #2
 800fee2:	f7ff ff49 	bl	800fd78 <MCP23S17_CS_HIGH>

	//IO Expander 3 Init
	HAL_Delay(10);
 800fee6:	200a      	movs	r0, #10
 800fee8:	f7f1 f878 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER3);
 800feec:	2003      	movs	r0, #3
 800feee:	f7ff ff1b 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 800fef2:	2048      	movs	r0, #72	; 0x48
 800fef4:	f7ff ff68 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERB_INIT_ADRR);
 800fef8:	2001      	movs	r0, #1
 800fefa:	f7ff ff65 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER3_PIN_DEF_B);
 800fefe:	203f      	movs	r0, #63	; 0x3f
 800ff00:	f7ff ff62 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800ff04:	2003      	movs	r0, #3
 800ff06:	f7ff ff37 	bl	800fd78 <MCP23S17_CS_HIGH>
	HAL_Delay(10);
 800ff0a:	200a      	movs	r0, #10
 800ff0c:	f7f1 f866 	bl	8000fdc <HAL_Delay>
	MCP23S17_CS_LOW(IO_EXPANDER3);
 800ff10:	2003      	movs	r0, #3
 800ff12:	f7ff ff09 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 800ff16:	2048      	movs	r0, #72	; 0x48
 800ff18:	f7ff ff56 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDERA_INIT_ADRR);
 800ff1c:	2000      	movs	r0, #0
 800ff1e:	f7ff ff53 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER3_PIN_DEF_A);
 800ff22:	2000      	movs	r0, #0
 800ff24:	f7ff ff50 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 800ff28:	2003      	movs	r0, #3
 800ff2a:	f7ff ff25 	bl	800fd78 <MCP23S17_CS_HIGH>

}
 800ff2e:	bf00      	nop
 800ff30:	3718      	adds	r7, #24
 800ff32:	46bd      	mov	sp, r7
 800ff34:	bd80      	pop	{r7, pc}
 800ff36:	bf00      	nop
 800ff38:	40020400 	.word	0x40020400
 800ff3c:	40023800 	.word	0x40023800
 800ff40:	40020800 	.word	0x40020800

0800ff44 <Set_ExpanderIO_Output_Bytes>:
	IO_Expander_Input_Flags_Array[27] = IO_Expander_In_Flags.Revision2				 =  check_bit(IO_Expander3B_byte, 5);

}

void Set_ExpanderIO_Output_Bytes(void)
{
 800ff44:	b580      	push	{r7, lr}
 800ff46:	af00      	add	r7, sp, #0
	IO_Expander1A_Output_byte = 0;
 800ff48:	4b73      	ldr	r3, [pc, #460]	; (8010118 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800ff4a:	2200      	movs	r2, #0
 800ff4c:	701a      	strb	r2, [r3, #0]
	IO_Expander1B_Output_byte = 0;
 800ff4e:	4b73      	ldr	r3, [pc, #460]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 800ff50:	2200      	movs	r2, #0
 800ff52:	701a      	strb	r2, [r3, #0]

	IO_Expander2A_Output_byte = 0;
 800ff54:	4b72      	ldr	r3, [pc, #456]	; (8010120 <Set_ExpanderIO_Output_Bytes+0x1dc>)
 800ff56:	2200      	movs	r2, #0
 800ff58:	701a      	strb	r2, [r3, #0]
	IO_Expander2B_Output_byte = 0;
 800ff5a:	4b72      	ldr	r3, [pc, #456]	; (8010124 <Set_ExpanderIO_Output_Bytes+0x1e0>)
 800ff5c:	2200      	movs	r2, #0
 800ff5e:	701a      	strb	r2, [r3, #0]

	IO_Expander3A_Output_byte = 0;
 800ff60:	4b71      	ldr	r3, [pc, #452]	; (8010128 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 800ff62:	2200      	movs	r2, #0
 800ff64:	701a      	strb	r2, [r3, #0]
	IO_Expander3B_Output_byte = 0;
 800ff66:	4b71      	ldr	r3, [pc, #452]	; (801012c <Set_ExpanderIO_Output_Bytes+0x1e8>)
 800ff68:	2200      	movs	r2, #0
 800ff6a:	701a      	strb	r2, [r3, #0]

	IO_Expander_Output_Flags.Led_Status_G	 = 	IO_Expander_Output_Flags_Array[1];
 800ff6c:	4b70      	ldr	r3, [pc, #448]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ff6e:	785a      	ldrb	r2, [r3, #1]
 800ff70:	4b70      	ldr	r3, [pc, #448]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ff72:	705a      	strb	r2, [r3, #1]
	IO_Expander_Output_Flags.Led_Status_B	 = 	IO_Expander_Output_Flags_Array[0];
 800ff74:	4b6e      	ldr	r3, [pc, #440]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ff76:	781a      	ldrb	r2, [r3, #0]
 800ff78:	4b6e      	ldr	r3, [pc, #440]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ff7a:	701a      	strb	r2, [r3, #0]
	IO_Expander_Output_Flags.Module_reset1   = 	IO_Expander_Output_Flags_Array[2];
 800ff7c:	4b6c      	ldr	r3, [pc, #432]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ff7e:	789a      	ldrb	r2, [r3, #2]
 800ff80:	4b6c      	ldr	r3, [pc, #432]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ff82:	709a      	strb	r2, [r3, #2]
	IO_Expander_Output_Flags.Module_reset2   = 	IO_Expander_Output_Flags_Array[3];
 800ff84:	4b6a      	ldr	r3, [pc, #424]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ff86:	78da      	ldrb	r2, [r3, #3]
 800ff88:	4b6a      	ldr	r3, [pc, #424]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ff8a:	70da      	strb	r2, [r3, #3]
	IO_Expander_Output_Flags.Module_reset3   = 	IO_Expander_Output_Flags_Array[4];
 800ff8c:	4b68      	ldr	r3, [pc, #416]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ff8e:	791a      	ldrb	r2, [r3, #4]
 800ff90:	4b68      	ldr	r3, [pc, #416]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ff92:	711a      	strb	r2, [r3, #4]
	IO_Expander_Output_Flags.Module_reset4   = 	IO_Expander_Output_Flags_Array[5];
 800ff94:	4b66      	ldr	r3, [pc, #408]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ff96:	795a      	ldrb	r2, [r3, #5]
 800ff98:	4b66      	ldr	r3, [pc, #408]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ff9a:	715a      	strb	r2, [r3, #5]
	IO_Expander_Output_Flags.Led_Key_R	     = 	IO_Expander_Output_Flags_Array[6];
 800ff9c:	4b64      	ldr	r3, [pc, #400]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ff9e:	799a      	ldrb	r2, [r3, #6]
 800ffa0:	4b64      	ldr	r3, [pc, #400]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ffa2:	719a      	strb	r2, [r3, #6]
	IO_Expander_Output_Flags.Led_Key_G	     = 	IO_Expander_Output_Flags_Array[7];
 800ffa4:	4b62      	ldr	r3, [pc, #392]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ffa6:	79da      	ldrb	r2, [r3, #7]
 800ffa8:	4b62      	ldr	r3, [pc, #392]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ffaa:	71da      	strb	r2, [r3, #7]
	IO_Expander_Output_Flags.Led_Key_B	     = 	IO_Expander_Output_Flags_Array[8];
 800ffac:	4b60      	ldr	r3, [pc, #384]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ffae:	7a1a      	ldrb	r2, [r3, #8]
 800ffb0:	4b60      	ldr	r3, [pc, #384]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ffb2:	721a      	strb	r2, [r3, #8]
	IO_Expander_Output_Flags.Led_Status_R	 = 	IO_Expander_Output_Flags_Array[9];
 800ffb4:	4b5e      	ldr	r3, [pc, #376]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ffb6:	7a5a      	ldrb	r2, [r3, #9]
 800ffb8:	4b5e      	ldr	r3, [pc, #376]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ffba:	725a      	strb	r2, [r3, #9]
	IO_Expander_Output_Flags.CAN1_Term	     = 	IO_Expander_Output_Flags_Array[10];
 800ffbc:	4b5c      	ldr	r3, [pc, #368]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ffbe:	7a9a      	ldrb	r2, [r3, #10]
 800ffc0:	4b5c      	ldr	r3, [pc, #368]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ffc2:	729a      	strb	r2, [r3, #10]
	IO_Expander_Output_Flags.CAN2_Term	     = 	IO_Expander_Output_Flags_Array[11];
 800ffc4:	4b5a      	ldr	r3, [pc, #360]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ffc6:	7ada      	ldrb	r2, [r3, #11]
 800ffc8:	4b5a      	ldr	r3, [pc, #360]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ffca:	72da      	strb	r2, [r3, #11]
	IO_Expander_Output_Flags.CAN3_Term	     = 	IO_Expander_Output_Flags_Array[12];
 800ffcc:	4b58      	ldr	r3, [pc, #352]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ffce:	7b1a      	ldrb	r2, [r3, #12]
 800ffd0:	4b58      	ldr	r3, [pc, #352]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ffd2:	731a      	strb	r2, [r3, #12]
	IO_Expander_Output_Flags.LCD_Power	     = 	IO_Expander_Output_Flags_Array[13];
 800ffd4:	4b56      	ldr	r3, [pc, #344]	; (8010130 <Set_ExpanderIO_Output_Bytes+0x1ec>)
 800ffd6:	7b5a      	ldrb	r2, [r3, #13]
 800ffd8:	4b56      	ldr	r3, [pc, #344]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ffda:	735a      	strb	r2, [r3, #13]

	if(IO_Expander_Output_Flags.Led_Status_B)
 800ffdc:	4b55      	ldr	r3, [pc, #340]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800ffde:	781b      	ldrb	r3, [r3, #0]
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d006      	beq.n	800fff2 <Set_ExpanderIO_Output_Bytes+0xae>
		IO_Expander1A_Output_byte |= 0x01;
 800ffe4:	4b4c      	ldr	r3, [pc, #304]	; (8010118 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800ffe6:	781b      	ldrb	r3, [r3, #0]
 800ffe8:	f043 0301 	orr.w	r3, r3, #1
 800ffec:	b2da      	uxtb	r2, r3
 800ffee:	4b4a      	ldr	r3, [pc, #296]	; (8010118 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800fff0:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Status_G)
 800fff2:	4b50      	ldr	r3, [pc, #320]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 800fff4:	785b      	ldrb	r3, [r3, #1]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d006      	beq.n	8010008 <Set_ExpanderIO_Output_Bytes+0xc4>
		IO_Expander1A_Output_byte |= 0x02;
 800fffa:	4b47      	ldr	r3, [pc, #284]	; (8010118 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 800fffc:	781b      	ldrb	r3, [r3, #0]
 800fffe:	f043 0302 	orr.w	r3, r3, #2
 8010002:	b2da      	uxtb	r2, r3
 8010004:	4b44      	ldr	r3, [pc, #272]	; (8010118 <Set_ExpanderIO_Output_Bytes+0x1d4>)
 8010006:	701a      	strb	r2, [r3, #0]


	if(IO_Expander_Output_Flags.Module_reset1)
 8010008:	4b4a      	ldr	r3, [pc, #296]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801000a:	789b      	ldrb	r3, [r3, #2]
 801000c:	2b00      	cmp	r3, #0
 801000e:	d006      	beq.n	801001e <Set_ExpanderIO_Output_Bytes+0xda>
		IO_Expander1B_Output_byte |= 0x01;
 8010010:	4b42      	ldr	r3, [pc, #264]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8010012:	781b      	ldrb	r3, [r3, #0]
 8010014:	f043 0301 	orr.w	r3, r3, #1
 8010018:	b2da      	uxtb	r2, r3
 801001a:	4b40      	ldr	r3, [pc, #256]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801001c:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset2)
 801001e:	4b45      	ldr	r3, [pc, #276]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8010020:	78db      	ldrb	r3, [r3, #3]
 8010022:	2b00      	cmp	r3, #0
 8010024:	d006      	beq.n	8010034 <Set_ExpanderIO_Output_Bytes+0xf0>
		IO_Expander1B_Output_byte |= 0x02;
 8010026:	4b3d      	ldr	r3, [pc, #244]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8010028:	781b      	ldrb	r3, [r3, #0]
 801002a:	f043 0302 	orr.w	r3, r3, #2
 801002e:	b2da      	uxtb	r2, r3
 8010030:	4b3a      	ldr	r3, [pc, #232]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8010032:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset3)
 8010034:	4b3f      	ldr	r3, [pc, #252]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8010036:	791b      	ldrb	r3, [r3, #4]
 8010038:	2b00      	cmp	r3, #0
 801003a:	d006      	beq.n	801004a <Set_ExpanderIO_Output_Bytes+0x106>
		IO_Expander1B_Output_byte |= 0x04;
 801003c:	4b37      	ldr	r3, [pc, #220]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801003e:	781b      	ldrb	r3, [r3, #0]
 8010040:	f043 0304 	orr.w	r3, r3, #4
 8010044:	b2da      	uxtb	r2, r3
 8010046:	4b35      	ldr	r3, [pc, #212]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8010048:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Module_reset4)
 801004a:	4b3a      	ldr	r3, [pc, #232]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801004c:	795b      	ldrb	r3, [r3, #5]
 801004e:	2b00      	cmp	r3, #0
 8010050:	d006      	beq.n	8010060 <Set_ExpanderIO_Output_Bytes+0x11c>
		IO_Expander1B_Output_byte |= 0x08;
 8010052:	4b32      	ldr	r3, [pc, #200]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8010054:	781b      	ldrb	r3, [r3, #0]
 8010056:	f043 0308 	orr.w	r3, r3, #8
 801005a:	b2da      	uxtb	r2, r3
 801005c:	4b2f      	ldr	r3, [pc, #188]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801005e:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_R)
 8010060:	4b34      	ldr	r3, [pc, #208]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8010062:	799b      	ldrb	r3, [r3, #6]
 8010064:	2b00      	cmp	r3, #0
 8010066:	d006      	beq.n	8010076 <Set_ExpanderIO_Output_Bytes+0x132>
		IO_Expander1B_Output_byte |= 0x10;
 8010068:	4b2c      	ldr	r3, [pc, #176]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801006a:	781b      	ldrb	r3, [r3, #0]
 801006c:	f043 0310 	orr.w	r3, r3, #16
 8010070:	b2da      	uxtb	r2, r3
 8010072:	4b2a      	ldr	r3, [pc, #168]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8010074:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_G)
 8010076:	4b2f      	ldr	r3, [pc, #188]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 8010078:	79db      	ldrb	r3, [r3, #7]
 801007a:	2b00      	cmp	r3, #0
 801007c:	d006      	beq.n	801008c <Set_ExpanderIO_Output_Bytes+0x148>
		IO_Expander1B_Output_byte |= 0x20;
 801007e:	4b27      	ldr	r3, [pc, #156]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8010080:	781b      	ldrb	r3, [r3, #0]
 8010082:	f043 0320 	orr.w	r3, r3, #32
 8010086:	b2da      	uxtb	r2, r3
 8010088:	4b24      	ldr	r3, [pc, #144]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 801008a:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Key_B)
 801008c:	4b29      	ldr	r3, [pc, #164]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 801008e:	7a1b      	ldrb	r3, [r3, #8]
 8010090:	2b00      	cmp	r3, #0
 8010092:	d006      	beq.n	80100a2 <Set_ExpanderIO_Output_Bytes+0x15e>
		IO_Expander1B_Output_byte |= 0x40;
 8010094:	4b21      	ldr	r3, [pc, #132]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 8010096:	781b      	ldrb	r3, [r3, #0]
 8010098:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801009c:	b2da      	uxtb	r2, r3
 801009e:	4b1f      	ldr	r3, [pc, #124]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80100a0:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.Led_Status_R)
 80100a2:	4b24      	ldr	r3, [pc, #144]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80100a4:	7a5b      	ldrb	r3, [r3, #9]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d006      	beq.n	80100b8 <Set_ExpanderIO_Output_Bytes+0x174>
		IO_Expander1B_Output_byte |= 0x80;
 80100aa:	4b1c      	ldr	r3, [pc, #112]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80100ac:	781b      	ldrb	r3, [r3, #0]
 80100ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80100b2:	b2da      	uxtb	r2, r3
 80100b4:	4b19      	ldr	r3, [pc, #100]	; (801011c <Set_ExpanderIO_Output_Bytes+0x1d8>)
 80100b6:	701a      	strb	r2, [r3, #0]

	if(IO_Expander_Output_Flags.CAN1_Term)
 80100b8:	4b1e      	ldr	r3, [pc, #120]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80100ba:	7a9b      	ldrb	r3, [r3, #10]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d006      	beq.n	80100ce <Set_ExpanderIO_Output_Bytes+0x18a>
		IO_Expander3A_Output_byte |= 0x80;
 80100c0:	4b19      	ldr	r3, [pc, #100]	; (8010128 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 80100c2:	781b      	ldrb	r3, [r3, #0]
 80100c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80100c8:	b2da      	uxtb	r2, r3
 80100ca:	4b17      	ldr	r3, [pc, #92]	; (8010128 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 80100cc:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.CAN2_Term)
 80100ce:	4b19      	ldr	r3, [pc, #100]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80100d0:	7adb      	ldrb	r3, [r3, #11]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d006      	beq.n	80100e4 <Set_ExpanderIO_Output_Bytes+0x1a0>
		IO_Expander3A_Output_byte |= 0x40;
 80100d6:	4b14      	ldr	r3, [pc, #80]	; (8010128 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 80100d8:	781b      	ldrb	r3, [r3, #0]
 80100da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80100de:	b2da      	uxtb	r2, r3
 80100e0:	4b11      	ldr	r3, [pc, #68]	; (8010128 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 80100e2:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.CAN3_Term)
 80100e4:	4b13      	ldr	r3, [pc, #76]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80100e6:	7b1b      	ldrb	r3, [r3, #12]
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d006      	beq.n	80100fa <Set_ExpanderIO_Output_Bytes+0x1b6>
		IO_Expander3A_Output_byte |= 0x20;
 80100ec:	4b0e      	ldr	r3, [pc, #56]	; (8010128 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 80100ee:	781b      	ldrb	r3, [r3, #0]
 80100f0:	f043 0320 	orr.w	r3, r3, #32
 80100f4:	b2da      	uxtb	r2, r3
 80100f6:	4b0c      	ldr	r3, [pc, #48]	; (8010128 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 80100f8:	701a      	strb	r2, [r3, #0]
	if(IO_Expander_Output_Flags.LCD_Power)
 80100fa:	4b0e      	ldr	r3, [pc, #56]	; (8010134 <Set_ExpanderIO_Output_Bytes+0x1f0>)
 80100fc:	7b5b      	ldrb	r3, [r3, #13]
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d006      	beq.n	8010110 <Set_ExpanderIO_Output_Bytes+0x1cc>
		IO_Expander3A_Output_byte |= 0x10;
 8010102:	4b09      	ldr	r3, [pc, #36]	; (8010128 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 8010104:	781b      	ldrb	r3, [r3, #0]
 8010106:	f043 0310 	orr.w	r3, r3, #16
 801010a:	b2da      	uxtb	r2, r3
 801010c:	4b06      	ldr	r3, [pc, #24]	; (8010128 <Set_ExpanderIO_Output_Bytes+0x1e4>)
 801010e:	701a      	strb	r2, [r3, #0]

	Latch_IOExpander_Outputs();
 8010110:	f000 f812 	bl	8010138 <Latch_IOExpander_Outputs>
}
 8010114:	bf00      	nop
 8010116:	bd80      	pop	{r7, pc}
 8010118:	2002bd12 	.word	0x2002bd12
 801011c:	2002bd13 	.word	0x2002bd13
 8010120:	2002bd11 	.word	0x2002bd11
 8010124:	2002bd14 	.word	0x2002bd14
 8010128:	2002bd10 	.word	0x2002bd10
 801012c:	2002bd15 	.word	0x2002bd15
 8010130:	200211e8 	.word	0x200211e8
 8010134:	20020930 	.word	0x20020930

08010138 <Latch_IOExpander_Outputs>:

void Latch_IOExpander_Outputs(void)
{
 8010138:	b580      	push	{r7, lr}
 801013a:	af00      	add	r7, sp, #0

	MCP23S17_CS_LOW(IO_EXPANDER1);
 801013c:	2001      	movs	r0, #1
 801013e:	f7ff fdf3 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 8010142:	204e      	movs	r0, #78	; 0x4e
 8010144:	f7ff fe40 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 8010148:	2014      	movs	r0, #20
 801014a:	f7ff fe3d 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander1A_Output_byte);
 801014e:	4b2f      	ldr	r3, [pc, #188]	; (801020c <Latch_IOExpander_Outputs+0xd4>)
 8010150:	781b      	ldrb	r3, [r3, #0]
 8010152:	4618      	mov	r0, r3
 8010154:	f7ff fe38 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 8010158:	2001      	movs	r0, #1
 801015a:	f7ff fe0d 	bl	800fd78 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER1);
 801015e:	2001      	movs	r0, #1
 8010160:	f7ff fde2 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER1_ADRR|IO_EXPANDER_WRITE);
 8010164:	204e      	movs	r0, #78	; 0x4e
 8010166:	f7ff fe2f 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 801016a:	2015      	movs	r0, #21
 801016c:	f7ff fe2c 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander1B_Output_byte);
 8010170:	4b27      	ldr	r3, [pc, #156]	; (8010210 <Latch_IOExpander_Outputs+0xd8>)
 8010172:	781b      	ldrb	r3, [r3, #0]
 8010174:	4618      	mov	r0, r3
 8010176:	f7ff fe27 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER1);
 801017a:	2001      	movs	r0, #1
 801017c:	f7ff fdfc 	bl	800fd78 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 8010180:	2002      	movs	r0, #2
 8010182:	f7ff fdd1 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 8010186:	204c      	movs	r0, #76	; 0x4c
 8010188:	f7ff fe1e 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 801018c:	2014      	movs	r0, #20
 801018e:	f7ff fe1b 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander2A_Output_byte);
 8010192:	4b20      	ldr	r3, [pc, #128]	; (8010214 <Latch_IOExpander_Outputs+0xdc>)
 8010194:	781b      	ldrb	r3, [r3, #0]
 8010196:	4618      	mov	r0, r3
 8010198:	f7ff fe16 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 801019c:	2002      	movs	r0, #2
 801019e:	f7ff fdeb 	bl	800fd78 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER2);
 80101a2:	2002      	movs	r0, #2
 80101a4:	f7ff fdc0 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER2_ADRR|IO_EXPANDER_WRITE);
 80101a8:	204c      	movs	r0, #76	; 0x4c
 80101aa:	f7ff fe0d 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 80101ae:	2015      	movs	r0, #21
 80101b0:	f7ff fe0a 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander2B_Output_byte);
 80101b4:	4b18      	ldr	r3, [pc, #96]	; (8010218 <Latch_IOExpander_Outputs+0xe0>)
 80101b6:	781b      	ldrb	r3, [r3, #0]
 80101b8:	4618      	mov	r0, r3
 80101ba:	f7ff fe05 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER2);
 80101be:	2002      	movs	r0, #2
 80101c0:	f7ff fdda 	bl	800fd78 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 80101c4:	2003      	movs	r0, #3
 80101c6:	f7ff fdaf 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 80101ca:	2048      	movs	r0, #72	; 0x48
 80101cc:	f7ff fdfc 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_A);
 80101d0:	2014      	movs	r0, #20
 80101d2:	f7ff fdf9 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander3A_Output_byte);
 80101d6:	4b11      	ldr	r3, [pc, #68]	; (801021c <Latch_IOExpander_Outputs+0xe4>)
 80101d8:	781b      	ldrb	r3, [r3, #0]
 80101da:	4618      	mov	r0, r3
 80101dc:	f7ff fdf4 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 80101e0:	2003      	movs	r0, #3
 80101e2:	f7ff fdc9 	bl	800fd78 <MCP23S17_CS_HIGH>

	MCP23S17_CS_LOW(IO_EXPANDER3);
 80101e6:	2003      	movs	r0, #3
 80101e8:	f7ff fd9e 	bl	800fd28 <MCP23S17_CS_LOW>
	MCP23S17_SendByte(IO_EXPANDER3_ADRR|IO_EXPANDER_WRITE);
 80101ec:	2048      	movs	r0, #72	; 0x48
 80101ee:	f7ff fdeb 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_EXPANDER_LATCH_B);
 80101f2:	2015      	movs	r0, #21
 80101f4:	f7ff fde8 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_SendByte(IO_Expander3B_Output_byte);
 80101f8:	4b09      	ldr	r3, [pc, #36]	; (8010220 <Latch_IOExpander_Outputs+0xe8>)
 80101fa:	781b      	ldrb	r3, [r3, #0]
 80101fc:	4618      	mov	r0, r3
 80101fe:	f7ff fde3 	bl	800fdc8 <MCP23S17_SendByte>
	MCP23S17_CS_HIGH(IO_EXPANDER3);
 8010202:	2003      	movs	r0, #3
 8010204:	f7ff fdb8 	bl	800fd78 <MCP23S17_CS_HIGH>
}
 8010208:	bf00      	nop
 801020a:	bd80      	pop	{r7, pc}
 801020c:	2002bd12 	.word	0x2002bd12
 8010210:	2002bd13 	.word	0x2002bd13
 8010214:	2002bd11 	.word	0x2002bd11
 8010218:	2002bd14 	.word	0x2002bd14
 801021c:	2002bd10 	.word	0x2002bd10
 8010220:	2002bd15 	.word	0x2002bd15

08010224 <MR25H40_CS_LOW>:
//	MR25H40_CS_HIGH();
}


void MR25H40_CS_LOW(void)
{
 8010224:	b580      	push	{r7, lr}
 8010226:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(MR25H40_CS_GPIO_PORT, MR25H40_CS_PIN, GPIO_PIN_RESET);
	IO_Output_control(NV_CS, On);
 8010228:	2101      	movs	r1, #1
 801022a:	2001      	movs	r0, #1
 801022c:	f000 fd26 	bl	8010c7c <IO_Output_control>
}
 8010230:	bf00      	nop
 8010232:	bd80      	pop	{r7, pc}

08010234 <MR25H40_CS_HIGH>:

void MR25H40_CS_HIGH(void)
{
 8010234:	b580      	push	{r7, lr}
 8010236:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(MR25H40_CS_GPIO_PORT, MR25H40_CS_PIN, GPIO_PIN_SET);
	IO_Output_control(NV_CS, Off);
 8010238:	2100      	movs	r1, #0
 801023a:	2001      	movs	r0, #1
 801023c:	f000 fd1e 	bl	8010c7c <IO_Output_control>
}
 8010240:	bf00      	nop
 8010242:	bd80      	pop	{r7, pc}

08010244 <MR25H40_Write_StatusByte>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MR25H40_Write_StatusByte(uint8_t data)
{
 8010244:	b580      	push	{r7, lr}
 8010246:	b082      	sub	sp, #8
 8010248:	af00      	add	r7, sp, #0
 801024a:	4603      	mov	r3, r0
 801024c:	71fb      	strb	r3, [r7, #7]
	/// enable writing
	MR25H40_WriteEnable();
 801024e:	f000 f985 	bl	801055c <MR25H40_WriteEnable>

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_HIGH();
 8010252:	f7ff ffef 	bl	8010234 <MR25H40_CS_HIGH>

	MR25H40_CS_HIGH();
 8010256:	f7ff ffed 	bl	8010234 <MR25H40_CS_HIGH>

	MR25H40_CS_LOW();
 801025a:	f7ff ffe3 	bl	8010224 <MR25H40_CS_LOW>

	/*!< Send "Write Status byte" instruction */
	MR25H40_SendByte(MR25H40_CMD_WRSR);
 801025e:	2001      	movs	r0, #1
 8010260:	f000 f964 	bl	801052c <MR25H40_SendByte>
	/*!< Send data to be written */
	MR25H40_SendByte(data);
 8010264:	79fb      	ldrb	r3, [r7, #7]
 8010266:	4618      	mov	r0, r3
 8010268:	f000 f960 	bl	801052c <MR25H40_SendByte>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 801026c:	f7ff ffe2 	bl	8010234 <MR25H40_CS_HIGH>
}
 8010270:	bf00      	nop
 8010272:	3708      	adds	r7, #8
 8010274:	46bd      	mov	sp, r7
 8010276:	bd80      	pop	{r7, pc}

08010278 <MR25H40_WritePage>:
 *         or less than "MR25H40_PAGESIZE" value.
 * @retval None
 */
/****************************************************************/
bool MR25H40_WritePage(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 8010278:	b580      	push	{r7, lr}
 801027a:	b084      	sub	sp, #16
 801027c:	af00      	add	r7, sp, #0
 801027e:	60f8      	str	r0, [r7, #12]
 8010280:	60b9      	str	r1, [r7, #8]
 8010282:	4613      	mov	r3, r2
 8010284:	80fb      	strh	r3, [r7, #6]
	/*!< Enable the write access to the NVRAM */
	MR25H40_WriteEnable();
 8010286:	f000 f969 	bl	801055c <MR25H40_WriteEnable>

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 801028a:	f7ff ffcb 	bl	8010224 <MR25H40_CS_LOW>

	/*!< Send "Write to Memory " instruction */
	MR25H40_SendByte(MR25H40_CMD_WRITE);
 801028e:	2002      	movs	r0, #2
 8010290:	f000 f94c 	bl	801052c <MR25H40_SendByte>
	/*!< Send WriteAddr high nibble address byte to write to */
	if (MR25H_Size) MR25H40_SendByte((WriteAddr & 0xFF0000) >> 16);
 8010294:	68bb      	ldr	r3, [r7, #8]
 8010296:	0c1b      	lsrs	r3, r3, #16
 8010298:	b2db      	uxtb	r3, r3
 801029a:	4618      	mov	r0, r3
 801029c:	f000 f946 	bl	801052c <MR25H40_SendByte>
	/*!< Send WriteAddr medium nibble address byte to write to */
	MR25H40_SendByte((WriteAddr & 0xFF00) >> 8);
 80102a0:	68bb      	ldr	r3, [r7, #8]
 80102a2:	0a1b      	lsrs	r3, r3, #8
 80102a4:	b2db      	uxtb	r3, r3
 80102a6:	4618      	mov	r0, r3
 80102a8:	f000 f940 	bl	801052c <MR25H40_SendByte>
	/*!< Send WriteAddr low nibble address byte to write to */
	MR25H40_SendByte(WriteAddr & 0xFF);
 80102ac:	68bb      	ldr	r3, [r7, #8]
 80102ae:	b2db      	uxtb	r3, r3
 80102b0:	4618      	mov	r0, r3
 80102b2:	f000 f93b 	bl	801052c <MR25H40_SendByte>

	/*!< while there is data to be written on the NVRAM */
	while (NumByteToWrite--)
 80102b6:	e007      	b.n	80102c8 <MR25H40_WritePage+0x50>
	{
		/*!< Send the current byte */
		MR25H40_SendByte(*pBuffer);
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	781b      	ldrb	r3, [r3, #0]
 80102bc:	4618      	mov	r0, r3
 80102be:	f000 f935 	bl	801052c <MR25H40_SendByte>
		/*!< Point on the next byte to be written */
		pBuffer++;
 80102c2:	68fb      	ldr	r3, [r7, #12]
 80102c4:	3301      	adds	r3, #1
 80102c6:	60fb      	str	r3, [r7, #12]
	while (NumByteToWrite--)
 80102c8:	88fb      	ldrh	r3, [r7, #6]
 80102ca:	1e5a      	subs	r2, r3, #1
 80102cc:	80fa      	strh	r2, [r7, #6]
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	d1f2      	bne.n	80102b8 <MR25H40_WritePage+0x40>
	}

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 80102d2:	f7ff ffaf 	bl	8010234 <MR25H40_CS_HIGH>

	/*!< Wait the end of NVRAM writing */
	if(MR25H40_WaitForWriteEnd() == false)
 80102d6:	f000 f94c 	bl	8010572 <MR25H40_WaitForWriteEnd>
 80102da:	4603      	mov	r3, r0
 80102dc:	f083 0301 	eor.w	r3, r3, #1
 80102e0:	b2db      	uxtb	r3, r3
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d001      	beq.n	80102ea <MR25H40_WritePage+0x72>
		return false;
 80102e6:	2300      	movs	r3, #0
 80102e8:	e000      	b.n	80102ec <MR25H40_WritePage+0x74>
	else
		return true;
 80102ea:	2301      	movs	r3, #1
}
 80102ec:	4618      	mov	r0, r3
 80102ee:	3710      	adds	r7, #16
 80102f0:	46bd      	mov	sp, r7
 80102f2:	bd80      	pop	{r7, pc}

080102f4 <MR25H40_WriteBuffer>:
 * @param  NumByteToWrite: number of bytes to write to the NVRAM.
 * @retval None
 */
/****************************************************************/
bool MR25H40_WriteBuffer(uint8_t* pBuffer, uint32_t WriteAddr, uint16_t NumByteToWrite)
{
 80102f4:	b580      	push	{r7, lr}
 80102f6:	b086      	sub	sp, #24
 80102f8:	af00      	add	r7, sp, #0
 80102fa:	60f8      	str	r0, [r7, #12]
 80102fc:	60b9      	str	r1, [r7, #8]
 80102fe:	4613      	mov	r3, r2
 8010300:	80fb      	strh	r3, [r7, #6]
	uint8_t NumOfPage = 0, NumOfSingle = 0, Addr = 0, count = 0, temp = 0;
 8010302:	2300      	movs	r3, #0
 8010304:	75fb      	strb	r3, [r7, #23]
 8010306:	2300      	movs	r3, #0
 8010308:	75bb      	strb	r3, [r7, #22]
 801030a:	2300      	movs	r3, #0
 801030c:	757b      	strb	r3, [r7, #21]
 801030e:	2300      	movs	r3, #0
 8010310:	753b      	strb	r3, [r7, #20]
 8010312:	2300      	movs	r3, #0
 8010314:	74fb      	strb	r3, [r7, #19]

	Addr = WriteAddr % MR25H40_SPI_PAGESIZE;
 8010316:	68bb      	ldr	r3, [r7, #8]
 8010318:	757b      	strb	r3, [r7, #21]
	count = MR25H40_SPI_PAGESIZE - Addr;
 801031a:	7d7b      	ldrb	r3, [r7, #21]
 801031c:	425b      	negs	r3, r3
 801031e:	753b      	strb	r3, [r7, #20]
	NumOfPage =  NumByteToWrite / MR25H40_SPI_PAGESIZE;
 8010320:	88fb      	ldrh	r3, [r7, #6]
 8010322:	0a1b      	lsrs	r3, r3, #8
 8010324:	b29b      	uxth	r3, r3
 8010326:	75fb      	strb	r3, [r7, #23]
	NumOfSingle = NumByteToWrite % MR25H40_SPI_PAGESIZE;
 8010328:	88fb      	ldrh	r3, [r7, #6]
 801032a:	75bb      	strb	r3, [r7, #22]

	if (Addr == 0) /*!< WriteAddr is MR25H40_PAGESIZE aligned  */
 801032c:	7d7b      	ldrb	r3, [r7, #21]
 801032e:	2b00      	cmp	r3, #0
 8010330:	d13c      	bne.n	80103ac <MR25H40_WriteBuffer+0xb8>
	{
		if (NumOfPage == 0) /*!< NumByteToWrite < MR25H40_PAGESIZE */
 8010332:	7dfb      	ldrb	r3, [r7, #23]
 8010334:	2b00      	cmp	r3, #0
 8010336:	d124      	bne.n	8010382 <MR25H40_WriteBuffer+0x8e>
		{
			if(MR25H40_WritePage(pBuffer, WriteAddr, NumByteToWrite) == false)
 8010338:	88fb      	ldrh	r3, [r7, #6]
 801033a:	461a      	mov	r2, r3
 801033c:	68b9      	ldr	r1, [r7, #8]
 801033e:	68f8      	ldr	r0, [r7, #12]
 8010340:	f7ff ff9a 	bl	8010278 <MR25H40_WritePage>
 8010344:	4603      	mov	r3, r0
 8010346:	f083 0301 	eor.w	r3, r3, #1
 801034a:	b2db      	uxtb	r3, r3
 801034c:	2b00      	cmp	r3, #0
 801034e:	f000 80bc 	beq.w	80104ca <MR25H40_WriteBuffer+0x1d6>
				return false;
 8010352:	2300      	movs	r3, #0
 8010354:	e0ba      	b.n	80104cc <MR25H40_WriteBuffer+0x1d8>
		}
		else /*!< NumByteToWrite > MR25H40_PAGESIZE */
		{
			while (NumOfPage--)
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, MR25H40_SPI_PAGESIZE) == false)
 8010356:	f44f 7280 	mov.w	r2, #256	; 0x100
 801035a:	68b9      	ldr	r1, [r7, #8]
 801035c:	68f8      	ldr	r0, [r7, #12]
 801035e:	f7ff ff8b 	bl	8010278 <MR25H40_WritePage>
 8010362:	4603      	mov	r3, r0
 8010364:	f083 0301 	eor.w	r3, r3, #1
 8010368:	b2db      	uxtb	r3, r3
 801036a:	2b00      	cmp	r3, #0
 801036c:	d001      	beq.n	8010372 <MR25H40_WriteBuffer+0x7e>
					return false;
 801036e:	2300      	movs	r3, #0
 8010370:	e0ac      	b.n	80104cc <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  MR25H40_SPI_PAGESIZE;
 8010372:	68bb      	ldr	r3, [r7, #8]
 8010374:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8010378:	60bb      	str	r3, [r7, #8]
				pBuffer += MR25H40_SPI_PAGESIZE;
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8010380:	60fb      	str	r3, [r7, #12]
			while (NumOfPage--)
 8010382:	7dfb      	ldrb	r3, [r7, #23]
 8010384:	1e5a      	subs	r2, r3, #1
 8010386:	75fa      	strb	r2, [r7, #23]
 8010388:	2b00      	cmp	r3, #0
 801038a:	d1e4      	bne.n	8010356 <MR25H40_WriteBuffer+0x62>
			}

			if(MR25H40_WritePage(pBuffer, WriteAddr, NumOfSingle) == false)
 801038c:	7dbb      	ldrb	r3, [r7, #22]
 801038e:	b29b      	uxth	r3, r3
 8010390:	461a      	mov	r2, r3
 8010392:	68b9      	ldr	r1, [r7, #8]
 8010394:	68f8      	ldr	r0, [r7, #12]
 8010396:	f7ff ff6f 	bl	8010278 <MR25H40_WritePage>
 801039a:	4603      	mov	r3, r0
 801039c:	f083 0301 	eor.w	r3, r3, #1
 80103a0:	b2db      	uxtb	r3, r3
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	f000 8091 	beq.w	80104ca <MR25H40_WriteBuffer+0x1d6>
				return false;
 80103a8:	2300      	movs	r3, #0
 80103aa:	e08f      	b.n	80104cc <MR25H40_WriteBuffer+0x1d8>
		}
	}
	else /*!< WriteAddr is not MR25H40_PAGESIZE aligned  */
	{
		if (NumOfPage == 0) /*!< NumByteToWrite < MR25H40_PAGESIZE */
 80103ac:	7dfb      	ldrb	r3, [r7, #23]
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d13b      	bne.n	801042a <MR25H40_WriteBuffer+0x136>
		{
			if (NumOfSingle > count) /*!< (NumByteToWrite + WriteAddr) > MR25H40_PAGESIZE */
 80103b2:	7dba      	ldrb	r2, [r7, #22]
 80103b4:	7d3b      	ldrb	r3, [r7, #20]
 80103b6:	429a      	cmp	r2, r3
 80103b8:	d929      	bls.n	801040e <MR25H40_WriteBuffer+0x11a>
			{
				temp = NumOfSingle - count;
 80103ba:	7dba      	ldrb	r2, [r7, #22]
 80103bc:	7d3b      	ldrb	r3, [r7, #20]
 80103be:	1ad3      	subs	r3, r2, r3
 80103c0:	74fb      	strb	r3, [r7, #19]

				if(MR25H40_WritePage(pBuffer, WriteAddr, count) == false)
 80103c2:	7d3b      	ldrb	r3, [r7, #20]
 80103c4:	b29b      	uxth	r3, r3
 80103c6:	461a      	mov	r2, r3
 80103c8:	68b9      	ldr	r1, [r7, #8]
 80103ca:	68f8      	ldr	r0, [r7, #12]
 80103cc:	f7ff ff54 	bl	8010278 <MR25H40_WritePage>
 80103d0:	4603      	mov	r3, r0
 80103d2:	f083 0301 	eor.w	r3, r3, #1
 80103d6:	b2db      	uxtb	r3, r3
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d001      	beq.n	80103e0 <MR25H40_WriteBuffer+0xec>
					return false;
 80103dc:	2300      	movs	r3, #0
 80103de:	e075      	b.n	80104cc <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  count;
 80103e0:	7d3b      	ldrb	r3, [r7, #20]
 80103e2:	68ba      	ldr	r2, [r7, #8]
 80103e4:	4413      	add	r3, r2
 80103e6:	60bb      	str	r3, [r7, #8]
				pBuffer += count;
 80103e8:	7d3b      	ldrb	r3, [r7, #20]
 80103ea:	68fa      	ldr	r2, [r7, #12]
 80103ec:	4413      	add	r3, r2
 80103ee:	60fb      	str	r3, [r7, #12]

				if(MR25H40_WritePage(pBuffer, WriteAddr, temp) == false)
 80103f0:	7cfb      	ldrb	r3, [r7, #19]
 80103f2:	b29b      	uxth	r3, r3
 80103f4:	461a      	mov	r2, r3
 80103f6:	68b9      	ldr	r1, [r7, #8]
 80103f8:	68f8      	ldr	r0, [r7, #12]
 80103fa:	f7ff ff3d 	bl	8010278 <MR25H40_WritePage>
 80103fe:	4603      	mov	r3, r0
 8010400:	f083 0301 	eor.w	r3, r3, #1
 8010404:	b2db      	uxtb	r3, r3
 8010406:	2b00      	cmp	r3, #0
 8010408:	d05f      	beq.n	80104ca <MR25H40_WriteBuffer+0x1d6>
					return false;
 801040a:	2300      	movs	r3, #0
 801040c:	e05e      	b.n	80104cc <MR25H40_WriteBuffer+0x1d8>
			}
			else
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, NumByteToWrite) == false)
 801040e:	88fb      	ldrh	r3, [r7, #6]
 8010410:	461a      	mov	r2, r3
 8010412:	68b9      	ldr	r1, [r7, #8]
 8010414:	68f8      	ldr	r0, [r7, #12]
 8010416:	f7ff ff2f 	bl	8010278 <MR25H40_WritePage>
 801041a:	4603      	mov	r3, r0
 801041c:	f083 0301 	eor.w	r3, r3, #1
 8010420:	b2db      	uxtb	r3, r3
 8010422:	2b00      	cmp	r3, #0
 8010424:	d051      	beq.n	80104ca <MR25H40_WriteBuffer+0x1d6>
					return false;
 8010426:	2300      	movs	r3, #0
 8010428:	e050      	b.n	80104cc <MR25H40_WriteBuffer+0x1d8>
			}
		}
		else /*!< NumByteToWrite > MR25H40_PAGESIZE */
		{
			NumByteToWrite -= count;
 801042a:	7d3b      	ldrb	r3, [r7, #20]
 801042c:	b29b      	uxth	r3, r3
 801042e:	88fa      	ldrh	r2, [r7, #6]
 8010430:	1ad3      	subs	r3, r2, r3
 8010432:	80fb      	strh	r3, [r7, #6]
			NumOfPage =  NumByteToWrite / MR25H40_SPI_PAGESIZE;
 8010434:	88fb      	ldrh	r3, [r7, #6]
 8010436:	0a1b      	lsrs	r3, r3, #8
 8010438:	b29b      	uxth	r3, r3
 801043a:	75fb      	strb	r3, [r7, #23]
			NumOfSingle = NumByteToWrite % MR25H40_SPI_PAGESIZE;
 801043c:	88fb      	ldrh	r3, [r7, #6]
 801043e:	75bb      	strb	r3, [r7, #22]

			if(MR25H40_WritePage(pBuffer, WriteAddr, count) == false)
 8010440:	7d3b      	ldrb	r3, [r7, #20]
 8010442:	b29b      	uxth	r3, r3
 8010444:	461a      	mov	r2, r3
 8010446:	68b9      	ldr	r1, [r7, #8]
 8010448:	68f8      	ldr	r0, [r7, #12]
 801044a:	f7ff ff15 	bl	8010278 <MR25H40_WritePage>
 801044e:	4603      	mov	r3, r0
 8010450:	f083 0301 	eor.w	r3, r3, #1
 8010454:	b2db      	uxtb	r3, r3
 8010456:	2b00      	cmp	r3, #0
 8010458:	d001      	beq.n	801045e <MR25H40_WriteBuffer+0x16a>
				return false;
 801045a:	2300      	movs	r3, #0
 801045c:	e036      	b.n	80104cc <MR25H40_WriteBuffer+0x1d8>
			WriteAddr +=  count;
 801045e:	7d3b      	ldrb	r3, [r7, #20]
 8010460:	68ba      	ldr	r2, [r7, #8]
 8010462:	4413      	add	r3, r2
 8010464:	60bb      	str	r3, [r7, #8]
			pBuffer += count;
 8010466:	7d3b      	ldrb	r3, [r7, #20]
 8010468:	68fa      	ldr	r2, [r7, #12]
 801046a:	4413      	add	r3, r2
 801046c:	60fb      	str	r3, [r7, #12]

			while (NumOfPage--)
 801046e:	e015      	b.n	801049c <MR25H40_WriteBuffer+0x1a8>
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, MR25H40_SPI_PAGESIZE) == false)
 8010470:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010474:	68b9      	ldr	r1, [r7, #8]
 8010476:	68f8      	ldr	r0, [r7, #12]
 8010478:	f7ff fefe 	bl	8010278 <MR25H40_WritePage>
 801047c:	4603      	mov	r3, r0
 801047e:	f083 0301 	eor.w	r3, r3, #1
 8010482:	b2db      	uxtb	r3, r3
 8010484:	2b00      	cmp	r3, #0
 8010486:	d001      	beq.n	801048c <MR25H40_WriteBuffer+0x198>
					return false;
 8010488:	2300      	movs	r3, #0
 801048a:	e01f      	b.n	80104cc <MR25H40_WriteBuffer+0x1d8>
				WriteAddr +=  MR25H40_SPI_PAGESIZE;
 801048c:	68bb      	ldr	r3, [r7, #8]
 801048e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8010492:	60bb      	str	r3, [r7, #8]
				pBuffer += MR25H40_SPI_PAGESIZE;
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	f503 7380 	add.w	r3, r3, #256	; 0x100
 801049a:	60fb      	str	r3, [r7, #12]
			while (NumOfPage--)
 801049c:	7dfb      	ldrb	r3, [r7, #23]
 801049e:	1e5a      	subs	r2, r3, #1
 80104a0:	75fa      	strb	r2, [r7, #23]
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d1e4      	bne.n	8010470 <MR25H40_WriteBuffer+0x17c>
			}

			if (NumOfSingle != 0)
 80104a6:	7dbb      	ldrb	r3, [r7, #22]
 80104a8:	2b00      	cmp	r3, #0
 80104aa:	d00e      	beq.n	80104ca <MR25H40_WriteBuffer+0x1d6>
			{
				if(MR25H40_WritePage(pBuffer, WriteAddr, NumOfSingle) == false)
 80104ac:	7dbb      	ldrb	r3, [r7, #22]
 80104ae:	b29b      	uxth	r3, r3
 80104b0:	461a      	mov	r2, r3
 80104b2:	68b9      	ldr	r1, [r7, #8]
 80104b4:	68f8      	ldr	r0, [r7, #12]
 80104b6:	f7ff fedf 	bl	8010278 <MR25H40_WritePage>
 80104ba:	4603      	mov	r3, r0
 80104bc:	f083 0301 	eor.w	r3, r3, #1
 80104c0:	b2db      	uxtb	r3, r3
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d001      	beq.n	80104ca <MR25H40_WriteBuffer+0x1d6>
					return false;
 80104c6:	2300      	movs	r3, #0
 80104c8:	e000      	b.n	80104cc <MR25H40_WriteBuffer+0x1d8>
			}
		}
	}

	return true;
 80104ca:	2301      	movs	r3, #1
}
 80104cc:	4618      	mov	r0, r3
 80104ce:	3718      	adds	r7, #24
 80104d0:	46bd      	mov	sp, r7
 80104d2:	bd80      	pop	{r7, pc}

080104d4 <MR25H40_ReadBuffer>:
 * @param  NumByteToRead: number of bytes to read from the NVRAM.
 * @retval None
 */
/****************************************************************/
void MR25H40_ReadBuffer(uint8_t* pBuffer, uint32_t ReadAddr, uint16_t NumByteToRead)
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b084      	sub	sp, #16
 80104d8:	af00      	add	r7, sp, #0
 80104da:	60f8      	str	r0, [r7, #12]
 80104dc:	60b9      	str	r1, [r7, #8]
 80104de:	4613      	mov	r3, r2
 80104e0:	80fb      	strh	r3, [r7, #6]
	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 80104e2:	f7ff fe9f 	bl	8010224 <MR25H40_CS_LOW>

	/*!< Send "Read from Memory " instruction */
	MR25H40_SendByte(MR25H40_CMD_READ);
 80104e6:	2003      	movs	r0, #3
 80104e8:	f000 f820 	bl	801052c <MR25H40_SendByte>

	/*!< Send ReadAddr high nibble address byte to read from */
	if (MR25H_Size) MR25H40_SendByte((ReadAddr & 0xFF0000) >> 16);
 80104ec:	68bb      	ldr	r3, [r7, #8]
 80104ee:	0c1b      	lsrs	r3, r3, #16
 80104f0:	b2db      	uxtb	r3, r3
 80104f2:	4618      	mov	r0, r3
 80104f4:	f000 f81a 	bl	801052c <MR25H40_SendByte>
	/*!< Send ReadAddr medium nibble address byte to read from */
	MR25H40_SendByte((ReadAddr& 0xFF00) >> 8);
 80104f8:	68bb      	ldr	r3, [r7, #8]
 80104fa:	0a1b      	lsrs	r3, r3, #8
 80104fc:	b2db      	uxtb	r3, r3
 80104fe:	4618      	mov	r0, r3
 8010500:	f000 f814 	bl	801052c <MR25H40_SendByte>
	/*!< Send ReadAddr low nibble address byte to read from */
	MR25H40_SendByte(ReadAddr & 0xFF);
 8010504:	68bb      	ldr	r3, [r7, #8]
 8010506:	b2db      	uxtb	r3, r3
 8010508:	4618      	mov	r0, r3
 801050a:	f000 f80f 	bl	801052c <MR25H40_SendByte>

	HAL_SPI_Receive(&hspi2, pBuffer,NumByteToRead, 10);
 801050e:	88fa      	ldrh	r2, [r7, #6]
 8010510:	230a      	movs	r3, #10
 8010512:	68f9      	ldr	r1, [r7, #12]
 8010514:	4804      	ldr	r0, [pc, #16]	; (8010528 <MR25H40_ReadBuffer+0x54>)
 8010516:	f7f7 fbb2 	bl	8007c7e <HAL_SPI_Receive>
	//		pBuffer++;
	//	}


	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 801051a:	f7ff fe8b 	bl	8010234 <MR25H40_CS_HIGH>
}
 801051e:	bf00      	nop
 8010520:	3710      	adds	r7, #16
 8010522:	46bd      	mov	sp, r7
 8010524:	bd80      	pop	{r7, pc}
 8010526:	bf00      	nop
 8010528:	2002b3b8 	.word	0x2002b3b8

0801052c <MR25H40_SendByte>:
 * @param  byte: byte to send.
 * @retval The value of the received byte.
 */
/****************************************************************/
uint8_t MR25H40_SendByte(uint8_t byte)
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b086      	sub	sp, #24
 8010530:	af02      	add	r7, sp, #8
 8010532:	4603      	mov	r3, r0
 8010534:	71fb      	strb	r3, [r7, #7]
	uint8_t rx_byte = 0;
 8010536:	2300      	movs	r3, #0
 8010538:	73fb      	strb	r3, [r7, #15]

	//Transmit data and receive result in rx_data buffer (single byte)
	HAL_SPI_TransmitReceive(&hspi2, &byte, &rx_byte, 1, 10);
 801053a:	f107 020f 	add.w	r2, r7, #15
 801053e:	1df9      	adds	r1, r7, #7
 8010540:	230a      	movs	r3, #10
 8010542:	9300      	str	r3, [sp, #0]
 8010544:	2301      	movs	r3, #1
 8010546:	4804      	ldr	r0, [pc, #16]	; (8010558 <MR25H40_SendByte+0x2c>)
 8010548:	f7f7 fcba 	bl	8007ec0 <HAL_SPI_TransmitReceive>

	return rx_byte;
 801054c:	7bfb      	ldrb	r3, [r7, #15]
}
 801054e:	4618      	mov	r0, r3
 8010550:	3710      	adds	r7, #16
 8010552:	46bd      	mov	sp, r7
 8010554:	bd80      	pop	{r7, pc}
 8010556:	bf00      	nop
 8010558:	2002b3b8 	.word	0x2002b3b8

0801055c <MR25H40_WriteEnable>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void MR25H40_WriteEnable(void)
{//MR25H40_CS_HIGH();
 801055c:	b580      	push	{r7, lr}
 801055e:	af00      	add	r7, sp, #0
	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 8010560:	f7ff fe60 	bl	8010224 <MR25H40_CS_LOW>

	/*!< Send "Write Enable" instruction */
	MR25H40_SendByte(MR25H40_CMD_WREN);
 8010564:	2006      	movs	r0, #6
 8010566:	f7ff ffe1 	bl	801052c <MR25H40_SendByte>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 801056a:	f7ff fe63 	bl	8010234 <MR25H40_CS_HIGH>
}
 801056e:	bf00      	nop
 8010570:	bd80      	pop	{r7, pc}

08010572 <MR25H40_WaitForWriteEnd>:
 * @param  None
 * @retval None
 */
/****************************************************************/
bool MR25H40_WaitForWriteEnd(void)
{
 8010572:	b580      	push	{r7, lr}
 8010574:	b082      	sub	sp, #8
 8010576:	af00      	add	r7, sp, #0
	uint8_t NVRAMstatus = 0;
 8010578:	2300      	movs	r3, #0
 801057a:	717b      	strb	r3, [r7, #5]
	uint16_t time_cntr = 0;
 801057c:	2300      	movs	r3, #0
 801057e:	80fb      	strh	r3, [r7, #6]

	/*!< Select the NVRAM: Chip Select low */
	MR25H40_CS_LOW();
 8010580:	f7ff fe50 	bl	8010224 <MR25H40_CS_LOW>

	/*!< Send "Read Status Register" instruction */
	MR25H40_SendByte(MR25H40_CMD_RDSR);
 8010584:	2005      	movs	r0, #5
 8010586:	f7ff ffd1 	bl	801052c <MR25H40_SendByte>
	/*!< Loop as long as the memory is busy with a write cycle */
	do
	{
		/*!< Send a dummy byte to generate the clock needed by the NVRAM
    and put the value of the status register in NVRAM_Status variable */
		NVRAMstatus = MR25H40_SendByte(MR25H40_DUMMY_BYTE);
 801058a:	2055      	movs	r0, #85	; 0x55
 801058c:	f7ff ffce 	bl	801052c <MR25H40_SendByte>
 8010590:	4603      	mov	r3, r0
 8010592:	717b      	strb	r3, [r7, #5]

		if(time_cntr++ > 50000)
 8010594:	88fb      	ldrh	r3, [r7, #6]
 8010596:	1c5a      	adds	r2, r3, #1
 8010598:	80fa      	strh	r2, [r7, #6]
 801059a:	f24c 3250 	movw	r2, #50000	; 0xc350
 801059e:	4293      	cmp	r3, r2
 80105a0:	d901      	bls.n	80105a6 <MR25H40_WaitForWriteEnd+0x34>
		{
			//error with NVRAM
			return false;
 80105a2:	2300      	movs	r3, #0
 80105a4:	e007      	b.n	80105b6 <MR25H40_WaitForWriteEnd+0x44>
		}
	}
	while ((NVRAMstatus & MR25H40_WIP_FLAG) == SET); /* Write in progress */
 80105a6:	797b      	ldrb	r3, [r7, #5]
 80105a8:	f003 0301 	and.w	r3, r3, #1
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d1ec      	bne.n	801058a <MR25H40_WaitForWriteEnd+0x18>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 80105b0:	f7ff fe40 	bl	8010234 <MR25H40_CS_HIGH>

	//passed
	return true;
 80105b4:	2301      	movs	r3, #1
}
 80105b6:	4618      	mov	r0, r3
 80105b8:	3708      	adds	r7, #8
 80105ba:	46bd      	mov	sp, r7
 80105bc:	bd80      	pop	{r7, pc}

080105be <NV_RAM_SPI_Test>:


uint8_t NV_RAM_SPI_Test(void)
{
 80105be:	b580      	push	{r7, lr}
 80105c0:	b0b4      	sub	sp, #208	; 0xd0
 80105c2:	af00      	add	r7, sp, #0
	uint16_t time_out = 0;
 80105c4:	2300      	movs	r3, #0
 80105c6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
	/*****************************************************/
	//check if NVRAM times out
	/*****************************************************/
	/*!< Select the NVRAM: Chip Select low */
	uint8_t NVRAMstatus = SPI_NVRAM_Failure;
 80105ca:	2302      	movs	r3, #2
 80105cc:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9

	MR25H40_CS_LOW();
 80105d0:	f7ff fe28 	bl	8010224 <MR25H40_CS_LOW>
	time_out = 0;
 80105d4:	2300      	movs	r3, #0
 80105d6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce

	/*!< Send "Read Status Register" instruction */
	MR25H40_SendByte(MR25H40_CMD_RDSR);
 80105da:	2005      	movs	r0, #5
 80105dc:	f7ff ffa6 	bl	801052c <MR25H40_SendByte>
	/*!< Loop as long as the memory is busy with a write cycle */
	do
	{
		/*!< Send a dummy byte to generate the clock needed by the NVRAM
     and put the value of the status register in NVRAM_Status variable */
		NVRAMstatus = MR25H40_SendByte(MR25H40_DUMMY_BYTE);
 80105e0:	2055      	movs	r0, #85	; 0x55
 80105e2:	f7ff ffa3 	bl	801052c <MR25H40_SendByte>
 80105e6:	4603      	mov	r3, r0
 80105e8:	f887 30c9 	strb.w	r3, [r7, #201]	; 0xc9

		if(time_out++ > 50000)
 80105ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80105f0:	1c5a      	adds	r2, r3, #1
 80105f2:	f8a7 20ce 	strh.w	r2, [r7, #206]	; 0xce
 80105f6:	f24c 3250 	movw	r2, #50000	; 0xc350
 80105fa:	4293      	cmp	r3, r2
 80105fc:	d901      	bls.n	8010602 <NV_RAM_SPI_Test+0x44>
		{
			//error with NVRAM
			return SPI_NVRAM_Failure;
 80105fe:	2302      	movs	r3, #2
 8010600:	e087      	b.n	8010712 <NV_RAM_SPI_Test+0x154>
		}

	}
	while ((NVRAMstatus & MR25H40_WIP_FLAG) == SET); // Write in progress //
 8010602:	f897 30c9 	ldrb.w	r3, [r7, #201]	; 0xc9
 8010606:	f003 0301 	and.w	r3, r3, #1
 801060a:	2b00      	cmp	r3, #0
 801060c:	d1e8      	bne.n	80105e0 <NV_RAM_SPI_Test+0x22>

	/*!< Deselect the NVRAM: Chip Select high */
	MR25H40_CS_HIGH();
 801060e:	f7ff fe11 	bl	8010234 <MR25H40_CS_HIGH>

	/*****************************************************/
	//Version 12
	//Clear the status register
	/*****************************************************/
	MR25H40_Write_StatusByte(0);
 8010612:	2000      	movs	r0, #0
 8010614:	f7ff fe16 	bl	8010244 <MR25H40_Write_StatusByte>

	HAL_Delay(100);
 8010618:	2064      	movs	r0, #100	; 0x64
 801061a:	f7f0 fcdf 	bl	8000fdc <HAL_Delay>

	/*****************************************************/
	//check NVRAM integrity
	/*****************************************************/
	bool local_out = true;
 801061e:	2301      	movs	r3, #1
 8010620:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd

	//Test buffers
	uint8_t TX_Buffer[100] = {0};
 8010624:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8010628:	2264      	movs	r2, #100	; 0x64
 801062a:	2100      	movs	r1, #0
 801062c:	4618      	mov	r0, r3
 801062e:	f003 fe3e 	bl	80142ae <memset>
	uint8_t RX_Buffer[100] = {0};
 8010632:	463b      	mov	r3, r7
 8010634:	2264      	movs	r2, #100	; 0x64
 8010636:	2100      	movs	r1, #0
 8010638:	4618      	mov	r0, r3
 801063a:	f003 fe38 	bl	80142ae <memset>

	for(uint8_t i = 0; i <= 99; i++)
 801063e:	2300      	movs	r3, #0
 8010640:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
 8010644:	e00c      	b.n	8010660 <NV_RAM_SPI_Test+0xa2>
	{
		RX_Buffer[i] = 0;
 8010646:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 801064a:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 801064e:	4413      	add	r3, r2
 8010650:	2200      	movs	r2, #0
 8010652:	f803 2cd0 	strb.w	r2, [r3, #-208]
	for(uint8_t i = 0; i <= 99; i++)
 8010656:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 801065a:	3301      	adds	r3, #1
 801065c:	f887 30cc 	strb.w	r3, [r7, #204]	; 0xcc
 8010660:	f897 30cc 	ldrb.w	r3, [r7, #204]	; 0xcc
 8010664:	2b63      	cmp	r3, #99	; 0x63
 8010666:	d9ee      	bls.n	8010646 <NV_RAM_SPI_Test+0x88>
	}

	//generate test data
	for(uint8_t i = 0; i <= 99; i++)
 8010668:	2300      	movs	r3, #0
 801066a:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 801066e:	e00d      	b.n	801068c <NV_RAM_SPI_Test+0xce>
	{
		TX_Buffer[i] = i;
 8010670:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8010674:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8010678:	4413      	add	r3, r2
 801067a:	f897 20cb 	ldrb.w	r2, [r7, #203]	; 0xcb
 801067e:	f803 2c6c 	strb.w	r2, [r3, #-108]
	for(uint8_t i = 0; i <= 99; i++)
 8010682:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8010686:	3301      	adds	r3, #1
 8010688:	f887 30cb 	strb.w	r3, [r7, #203]	; 0xcb
 801068c:	f897 30cb 	ldrb.w	r3, [r7, #203]	; 0xcb
 8010690:	2b63      	cmp	r3, #99	; 0x63
 8010692:	d9ed      	bls.n	8010670 <NV_RAM_SPI_Test+0xb2>
	}

	//write data to NVRAM scratch pad
	if (MR25H40_WriteBuffer(TX_Buffer, 0, 100) == false)
 8010694:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8010698:	2264      	movs	r2, #100	; 0x64
 801069a:	2100      	movs	r1, #0
 801069c:	4618      	mov	r0, r3
 801069e:	f7ff fe29 	bl	80102f4 <MR25H40_WriteBuffer>
 80106a2:	4603      	mov	r3, r0
 80106a4:	f083 0301 	eor.w	r3, r3, #1
 80106a8:	b2db      	uxtb	r3, r3
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d001      	beq.n	80106b2 <NV_RAM_SPI_Test+0xf4>
		return SPI_NVRAM_Failure;
 80106ae:	2302      	movs	r3, #2
 80106b0:	e02f      	b.n	8010712 <NV_RAM_SPI_Test+0x154>

	//read data back
	MR25H40_ReadBuffer(RX_Buffer, 0, 100);
 80106b2:	463b      	mov	r3, r7
 80106b4:	2264      	movs	r2, #100	; 0x64
 80106b6:	2100      	movs	r1, #0
 80106b8:	4618      	mov	r0, r3
 80106ba:	f7ff ff0b 	bl	80104d4 <MR25H40_ReadBuffer>

	//compare, if not correct, show error
	for(uint8_t i = 0; i <= 99; i++)
 80106be:	2300      	movs	r3, #0
 80106c0:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 80106c4:	e017      	b.n	80106f6 <NV_RAM_SPI_Test+0x138>
	{
		if((TX_Buffer[i]) != (RX_Buffer[i]))
 80106c6:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80106ca:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 80106ce:	4413      	add	r3, r2
 80106d0:	f813 2c6c 	ldrb.w	r2, [r3, #-108]
 80106d4:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80106d8:	f107 01d0 	add.w	r1, r7, #208	; 0xd0
 80106dc:	440b      	add	r3, r1
 80106de:	f813 3cd0 	ldrb.w	r3, [r3, #-208]
 80106e2:	429a      	cmp	r2, r3
 80106e4:	d002      	beq.n	80106ec <NV_RAM_SPI_Test+0x12e>
			local_out = false;
 80106e6:	2300      	movs	r3, #0
 80106e8:	f887 30cd 	strb.w	r3, [r7, #205]	; 0xcd
	for(uint8_t i = 0; i <= 99; i++)
 80106ec:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80106f0:	3301      	adds	r3, #1
 80106f2:	f887 30ca 	strb.w	r3, [r7, #202]	; 0xca
 80106f6:	f897 30ca 	ldrb.w	r3, [r7, #202]	; 0xca
 80106fa:	2b63      	cmp	r3, #99	; 0x63
 80106fc:	d9e3      	bls.n	80106c6 <NV_RAM_SPI_Test+0x108>
	}

	//check if data was the same
	if(local_out == false)
 80106fe:	f897 30cd 	ldrb.w	r3, [r7, #205]	; 0xcd
 8010702:	f083 0301 	eor.w	r3, r3, #1
 8010706:	b2db      	uxtb	r3, r3
 8010708:	2b00      	cmp	r3, #0
 801070a:	d001      	beq.n	8010710 <NV_RAM_SPI_Test+0x152>
	{
		//There is an integrity issue
		return SPI_NVRAM_Integrity;
 801070c:	2303      	movs	r3, #3
 801070e:	e000      	b.n	8010712 <NV_RAM_SPI_Test+0x154>
	}

	//all OK
	return SPI_OK;
 8010710:	2300      	movs	r3, #0
}
 8010712:	4618      	mov	r0, r3
 8010714:	37d0      	adds	r7, #208	; 0xd0
 8010716:	46bd      	mov	sp, r7
 8010718:	bd80      	pop	{r7, pc}
	...

0801071c <S29GL01GS_Init>:
 * @param  None
 * @retval None
 */
/****************************************************************/
void S29GL01GS_Init(uint8_t *error, char *return_message)
{
 801071c:	b5b0      	push	{r4, r5, r7, lr}
 801071e:	b098      	sub	sp, #96	; 0x60
 8010720:	af00      	add	r7, sp, #0
 8010722:	6078      	str	r0, [r7, #4]
 8010724:	6039      	str	r1, [r7, #0]
	HAL_NOR_StatusTypeDef Status;

	HAL_NOR_DeInit(&S29GL01GS);
 8010726:	4884      	ldr	r0, [pc, #528]	; (8010938 <S29GL01GS_Init+0x21c>)
 8010728:	f7f5 ff36 	bl	8006598 <HAL_NOR_DeInit>

	/* Flash Device Configuration */
	GPIO_InitTypeDef   				GPIO_InitStructure;
	S29GL01GS.Instance = FMC_NORSRAM_DEVICE;
 801072c:	4b82      	ldr	r3, [pc, #520]	; (8010938 <S29GL01GS_Init+0x21c>)
 801072e:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8010732:	601a      	str	r2, [r3, #0]

	S29GL01GS.Init.AsynchronousWait 	= FMC_ASYNCHRONOUS_WAIT_DISABLE;
 8010734:	4b80      	ldr	r3, [pc, #512]	; (8010938 <S29GL01GS_Init+0x21c>)
 8010736:	2200      	movs	r2, #0
 8010738:	631a      	str	r2, [r3, #48]	; 0x30
	S29GL01GS.Init.BurstAccessMode 		= FMC_BURST_ACCESS_MODE_DISABLE;
 801073a:	4b7f      	ldr	r3, [pc, #508]	; (8010938 <S29GL01GS_Init+0x21c>)
 801073c:	2200      	movs	r2, #0
 801073e:	619a      	str	r2, [r3, #24]
	//	S29GL01GS.Init.ContinuousClock		= FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
	S29GL01GS.Init.DataAddressMux		= FMC_DATA_ADDRESS_MUX_DISABLE;
 8010740:	4b7d      	ldr	r3, [pc, #500]	; (8010938 <S29GL01GS_Init+0x21c>)
 8010742:	2200      	movs	r2, #0
 8010744:	60da      	str	r2, [r3, #12]
	S29GL01GS.Init.ExtendedMode			= FMC_EXTENDED_MODE_DISABLE;
 8010746:	4b7c      	ldr	r3, [pc, #496]	; (8010938 <S29GL01GS_Init+0x21c>)
 8010748:	2200      	movs	r2, #0
 801074a:	62da      	str	r2, [r3, #44]	; 0x2c
	S29GL01GS.Init.MemoryDataWidth		= FMC_NORSRAM_MEM_BUS_WIDTH_16;
 801074c:	4b7a      	ldr	r3, [pc, #488]	; (8010938 <S29GL01GS_Init+0x21c>)
 801074e:	2210      	movs	r2, #16
 8010750:	615a      	str	r2, [r3, #20]
	S29GL01GS.Init.MemoryType           = FMC_MEMORY_TYPE_NOR;
 8010752:	4b79      	ldr	r3, [pc, #484]	; (8010938 <S29GL01GS_Init+0x21c>)
 8010754:	2208      	movs	r2, #8
 8010756:	611a      	str	r2, [r3, #16]
	S29GL01GS.Init.NSBank               = FMC_NORSRAM_BANK1;
 8010758:	4b77      	ldr	r3, [pc, #476]	; (8010938 <S29GL01GS_Init+0x21c>)
 801075a:	2200      	movs	r2, #0
 801075c:	609a      	str	r2, [r3, #8]
	S29GL01GS.Init.WaitSignal           = FMC_WAIT_SIGNAL_DISABLE;
 801075e:	4b76      	ldr	r3, [pc, #472]	; (8010938 <S29GL01GS_Init+0x21c>)
 8010760:	2200      	movs	r2, #0
 8010762:	629a      	str	r2, [r3, #40]	; 0x28
	S29GL01GS.Init.WaitSignalActive     = FMC_WAIT_TIMING_BEFORE_WS;
 8010764:	4b74      	ldr	r3, [pc, #464]	; (8010938 <S29GL01GS_Init+0x21c>)
 8010766:	2200      	movs	r2, #0
 8010768:	621a      	str	r2, [r3, #32]
	S29GL01GS.Init.WaitSignalPolarity   = FMC_WAIT_SIGNAL_POLARITY_LOW;
 801076a:	4b73      	ldr	r3, [pc, #460]	; (8010938 <S29GL01GS_Init+0x21c>)
 801076c:	2200      	movs	r2, #0
 801076e:	61da      	str	r2, [r3, #28]
	S29GL01GS.Init.WriteBurst           = FMC_WRITE_BURST_DISABLE;
 8010770:	4b71      	ldr	r3, [pc, #452]	; (8010938 <S29GL01GS_Init+0x21c>)
 8010772:	2200      	movs	r2, #0
 8010774:	635a      	str	r2, [r3, #52]	; 0x34
	//	S29GL01GS.Init.WriteFifo			= FMC_WRITE_FIFO_DISABLE;
	//	S29GL01GS.Init.PageSize				= FMC_PAGE_SIZE_NONE;
	S29GL01GS.Init.WriteOperation		= FMC_WRITE_OPERATION_ENABLE;
 8010776:	4b70      	ldr	r3, [pc, #448]	; (8010938 <S29GL01GS_Init+0x21c>)
 8010778:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801077c:	625a      	str	r2, [r3, #36]	; 0x24

	p.AddressSetupTime 			= 1;
 801077e:	4b6f      	ldr	r3, [pc, #444]	; (801093c <S29GL01GS_Init+0x220>)
 8010780:	2201      	movs	r2, #1
 8010782:	601a      	str	r2, [r3, #0]
	p.AddressHoldTime 			= 1;
 8010784:	4b6d      	ldr	r3, [pc, #436]	; (801093c <S29GL01GS_Init+0x220>)
 8010786:	2201      	movs	r2, #1
 8010788:	605a      	str	r2, [r3, #4]
	p.DataSetupTime 			= 20;
 801078a:	4b6c      	ldr	r3, [pc, #432]	; (801093c <S29GL01GS_Init+0x220>)
 801078c:	2214      	movs	r2, #20
 801078e:	609a      	str	r2, [r3, #8]
	p.BusTurnAroundDuration	 	= 1;
 8010790:	4b6a      	ldr	r3, [pc, #424]	; (801093c <S29GL01GS_Init+0x220>)
 8010792:	2201      	movs	r2, #1
 8010794:	60da      	str	r2, [r3, #12]
	p.CLKDivision 				= 2;
 8010796:	4b69      	ldr	r3, [pc, #420]	; (801093c <S29GL01GS_Init+0x220>)
 8010798:	2202      	movs	r2, #2
 801079a:	611a      	str	r2, [r3, #16]
	p.DataLatency 				= 1;
 801079c:	4b67      	ldr	r3, [pc, #412]	; (801093c <S29GL01GS_Init+0x220>)
 801079e:	2201      	movs	r2, #1
 80107a0:	615a      	str	r2, [r3, #20]
	p.AccessMode 				= FMC_ACCESS_MODE_A;
 80107a2:	4b66      	ldr	r3, [pc, #408]	; (801093c <S29GL01GS_Init+0x220>)
 80107a4:	2200      	movs	r2, #0
 80107a6:	619a      	str	r2, [r3, #24]

	/* Enable the NORSRAM device */
	HAL_NOR_Init(&S29GL01GS, &p, &ex_p);
 80107a8:	4a65      	ldr	r2, [pc, #404]	; (8010940 <S29GL01GS_Init+0x224>)
 80107aa:	4964      	ldr	r1, [pc, #400]	; (801093c <S29GL01GS_Init+0x220>)
 80107ac:	4862      	ldr	r0, [pc, #392]	; (8010938 <S29GL01GS_Init+0x21c>)
 80107ae:	f7f5 fe9d 	bl	80064ec <HAL_NOR_Init>


	//Configure Flash Reset pin
	GPIO_InitStructure.Pin = NORFLASH_PIN;
 80107b2:	2320      	movs	r3, #32
 80107b4:	64bb      	str	r3, [r7, #72]	; 0x48
	GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 80107b6:	2301      	movs	r3, #1
 80107b8:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStructure.Pull = GPIO_NOPULL;
 80107ba:	2300      	movs	r3, #0
 80107bc:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 80107be:	2300      	movs	r3, #0
 80107c0:	657b      	str	r3, [r7, #84]	; 0x54
	HAL_GPIO_Init(NORFLASH_PORT, &GPIO_InitStructure);
 80107c2:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80107c6:	4619      	mov	r1, r3
 80107c8:	485e      	ldr	r0, [pc, #376]	; (8010944 <S29GL01GS_Init+0x228>)
 80107ca:	f7f2 fd0b 	bl	80031e4 <HAL_GPIO_Init>

	//Set Reset pin high
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_SET);
 80107ce:	2201      	movs	r2, #1
 80107d0:	2120      	movs	r1, #32
 80107d2:	485c      	ldr	r0, [pc, #368]	; (8010944 <S29GL01GS_Init+0x228>)
 80107d4:	f7f2 ffd4 	bl	8003780 <HAL_GPIO_WritePin>

	HAL_Delay(100);
 80107d8:	2064      	movs	r0, #100	; 0x64
 80107da:	f7f0 fbff 	bl	8000fdc <HAL_Delay>

	//Reset the flash device
	S29GL01GS_HW_Reset();
 80107de:	f000 f8bb 	bl	8010958 <S29GL01GS_HW_Reset>

	HAL_Delay(100);
 80107e2:	2064      	movs	r0, #100	; 0x64
 80107e4:	f7f0 fbfa 	bl	8000fdc <HAL_Delay>

	//Get status of the flash device
	Status = HAL_NOR_GetStatus(&S29GL01GS, Bank1_NOR1_ADDR, 100);
 80107e8:	2264      	movs	r2, #100	; 0x64
 80107ea:	f04f 41c0 	mov.w	r1, #1610612736	; 0x60000000
 80107ee:	4852      	ldr	r0, [pc, #328]	; (8010938 <S29GL01GS_Init+0x21c>)
 80107f0:	f7f5 ffdc 	bl	80067ac <HAL_NOR_GetStatus>
 80107f4:	4603      	mov	r3, r0
 80107f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	//Read NOR ID and see if it is correct. If not correct, give message
	NOR_IDTypeDef NOR_ID;
	HAL_NOR_Read_ID(&S29GL01GS, &NOR_ID);
 80107fa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80107fe:	4619      	mov	r1, r3
 8010800:	484d      	ldr	r0, [pc, #308]	; (8010938 <S29GL01GS_Init+0x21c>)
 8010802:	f7f5 fee7 	bl	80065d4 <HAL_NOR_Read_ID>

	//Manufacturer code
	if((Expected_Manufacturer_Code != NOR_ID.Manufacturer_Code) & (Expected_Device_Code2 != NOR_ID.Device_Code2))
 8010806:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801080a:	2b01      	cmp	r3, #1
 801080c:	bf14      	ite	ne
 801080e:	2301      	movne	r3, #1
 8010810:	2300      	moveq	r3, #0
 8010812:	b2da      	uxtb	r2, r3
 8010814:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8010818:	f242 2128 	movw	r1, #8744	; 0x2228
 801081c:	428b      	cmp	r3, r1
 801081e:	bf14      	ite	ne
 8010820:	2301      	movne	r3, #1
 8010822:	2300      	moveq	r3, #0
 8010824:	b2db      	uxtb	r3, r3
 8010826:	4013      	ands	r3, r2
 8010828:	b2db      	uxtb	r3, r3
 801082a:	2b00      	cmp	r3, #0
 801082c:	d01d      	beq.n	801086a <S29GL01GS_Init+0x14e>
	{
		//Device failure or completely wrong device
		*error = 1;
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	2201      	movs	r2, #1
 8010832:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Internal flash failure\r\n");
 8010834:	4b44      	ldr	r3, [pc, #272]	; (8010948 <S29GL01GS_Init+0x22c>)
 8010836:	f107 040c 	add.w	r4, r7, #12
 801083a:	461d      	mov	r5, r3
 801083c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801083e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010840:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8010844:	c403      	stmia	r4!, {r0, r1}
 8010846:	7022      	strb	r2, [r4, #0]
 8010848:	f107 0325 	add.w	r3, r7, #37	; 0x25
 801084c:	2200      	movs	r2, #0
 801084e:	601a      	str	r2, [r3, #0]
 8010850:	605a      	str	r2, [r3, #4]
 8010852:	609a      	str	r2, [r3, #8]
 8010854:	60da      	str	r2, [r3, #12]
 8010856:	611a      	str	r2, [r3, #16]
 8010858:	615a      	str	r2, [r3, #20]
 801085a:	761a      	strb	r2, [r3, #24]
		strcpy((return_message), local_string);
 801085c:	f107 030c 	add.w	r3, r7, #12
 8010860:	4619      	mov	r1, r3
 8010862:	6838      	ldr	r0, [r7, #0]
 8010864:	f003 fd6c 	bl	8014340 <strcpy>
 8010868:	e05f      	b.n	801092a <S29GL01GS_Init+0x20e>

	}
	else if (Expected_Manufacturer_Code != NOR_ID.Manufacturer_Code)
 801086a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801086e:	2b01      	cmp	r3, #1
 8010870:	d01d      	beq.n	80108ae <S29GL01GS_Init+0x192>
	{
		//wrong device manufacturer
		*error = 1;
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	2201      	movs	r2, #1
 8010876:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Incorrect manufacturer ID for internal flash\r\n");
 8010878:	4b34      	ldr	r3, [pc, #208]	; (801094c <S29GL01GS_Init+0x230>)
 801087a:	f107 040c 	add.w	r4, r7, #12
 801087e:	461d      	mov	r5, r3
 8010880:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010882:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010884:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010886:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010888:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 801088c:	c407      	stmia	r4!, {r0, r1, r2}
 801088e:	8023      	strh	r3, [r4, #0]
 8010890:	3402      	adds	r4, #2
 8010892:	0c1b      	lsrs	r3, r3, #16
 8010894:	7023      	strb	r3, [r4, #0]
 8010896:	f107 033b 	add.w	r3, r7, #59	; 0x3b
 801089a:	2200      	movs	r2, #0
 801089c:	801a      	strh	r2, [r3, #0]
 801089e:	709a      	strb	r2, [r3, #2]
		strcpy((return_message), local_string);
 80108a0:	f107 030c 	add.w	r3, r7, #12
 80108a4:	4619      	mov	r1, r3
 80108a6:	6838      	ldr	r0, [r7, #0]
 80108a8:	f003 fd4a 	bl	8014340 <strcpy>
 80108ac:	e03d      	b.n	801092a <S29GL01GS_Init+0x20e>
	}
	else if(Expected_Device_Code2 != NOR_ID.Device_Code2)
 80108ae:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80108b2:	f242 2228 	movw	r2, #8744	; 0x2228
 80108b6:	4293      	cmp	r3, r2
 80108b8:	d01a      	beq.n	80108f0 <S29GL01GS_Init+0x1d4>
	{
		//wrong specific device
		*error = 1;
 80108ba:	687b      	ldr	r3, [r7, #4]
 80108bc:	2201      	movs	r2, #1
 80108be:	701a      	strb	r2, [r3, #0]
		//message
		char local_string[50] = ("Incorrect internal flash memory\r\n");
 80108c0:	4b23      	ldr	r3, [pc, #140]	; (8010950 <S29GL01GS_Init+0x234>)
 80108c2:	f107 040c 	add.w	r4, r7, #12
 80108c6:	461d      	mov	r5, r3
 80108c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80108ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80108cc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80108ce:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80108d0:	682b      	ldr	r3, [r5, #0]
 80108d2:	8023      	strh	r3, [r4, #0]
 80108d4:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80108d8:	2200      	movs	r2, #0
 80108da:	601a      	str	r2, [r3, #0]
 80108dc:	605a      	str	r2, [r3, #4]
 80108de:	609a      	str	r2, [r3, #8]
 80108e0:	60da      	str	r2, [r3, #12]
		strcpy((return_message), local_string);
 80108e2:	f107 030c 	add.w	r3, r7, #12
 80108e6:	4619      	mov	r1, r3
 80108e8:	6838      	ldr	r0, [r7, #0]
 80108ea:	f003 fd29 	bl	8014340 <strcpy>
 80108ee:	e01c      	b.n	801092a <S29GL01GS_Init+0x20e>
	}
	else
	{
		*error = 0;
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	2200      	movs	r2, #0
 80108f4:	701a      	strb	r2, [r3, #0]
		char local_string[50] = ("Flash memory confirmed\r\n");
 80108f6:	4b17      	ldr	r3, [pc, #92]	; (8010954 <S29GL01GS_Init+0x238>)
 80108f8:	f107 040c 	add.w	r4, r7, #12
 80108fc:	461d      	mov	r5, r3
 80108fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010900:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010902:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8010906:	c403      	stmia	r4!, {r0, r1}
 8010908:	7022      	strb	r2, [r4, #0]
 801090a:	f107 0325 	add.w	r3, r7, #37	; 0x25
 801090e:	2200      	movs	r2, #0
 8010910:	601a      	str	r2, [r3, #0]
 8010912:	605a      	str	r2, [r3, #4]
 8010914:	609a      	str	r2, [r3, #8]
 8010916:	60da      	str	r2, [r3, #12]
 8010918:	611a      	str	r2, [r3, #16]
 801091a:	615a      	str	r2, [r3, #20]
 801091c:	761a      	strb	r2, [r3, #24]
		strcpy((return_message), local_string);
 801091e:	f107 030c 	add.w	r3, r7, #12
 8010922:	4619      	mov	r1, r3
 8010924:	6838      	ldr	r0, [r7, #0]
 8010926:	f003 fd0b 	bl	8014340 <strcpy>
	}

	S29GL01GS_ReturnToReadMode(&S29GL01GS);
 801092a:	4803      	ldr	r0, [pc, #12]	; (8010938 <S29GL01GS_Init+0x21c>)
 801092c:	f000 f828 	bl	8010980 <S29GL01GS_ReturnToReadMode>
}
 8010930:	bf00      	nop
 8010932:	3760      	adds	r7, #96	; 0x60
 8010934:	46bd      	mov	sp, r7
 8010936:	bdb0      	pop	{r4, r5, r7, pc}
 8010938:	2002bd50 	.word	0x2002bd50
 801093c:	2002bd18 	.word	0x2002bd18
 8010940:	2002bd34 	.word	0x2002bd34
 8010944:	40022800 	.word	0x40022800
 8010948:	08016d0c 	.word	0x08016d0c
 801094c:	08016d40 	.word	0x08016d40
 8010950:	08016d74 	.word	0x08016d74
 8010954:	08016da8 	.word	0x08016da8

08010958 <S29GL01GS_HW_Reset>:

/****************************************************************/
//hw Reset og flash device
/****************************************************************/
void S29GL01GS_HW_Reset(void)
{
 8010958:	b580      	push	{r7, lr}
 801095a:	af00      	add	r7, sp, #0
	//reset pin low
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_RESET);
 801095c:	2200      	movs	r2, #0
 801095e:	2120      	movs	r1, #32
 8010960:	4806      	ldr	r0, [pc, #24]	; (801097c <S29GL01GS_HW_Reset+0x24>)
 8010962:	f7f2 ff0d 	bl	8003780 <HAL_GPIO_WritePin>

	//delay
	HAL_Delay(2);
 8010966:	2002      	movs	r0, #2
 8010968:	f7f0 fb38 	bl	8000fdc <HAL_Delay>

	//reset pin high
	HAL_GPIO_WritePin(NORFLASH_PORT,NORFLASH_PIN,GPIO_PIN_SET);
 801096c:	2201      	movs	r2, #1
 801096e:	2120      	movs	r1, #32
 8010970:	4802      	ldr	r0, [pc, #8]	; (801097c <S29GL01GS_HW_Reset+0x24>)
 8010972:	f7f2 ff05 	bl	8003780 <HAL_GPIO_WritePin>
}
 8010976:	bf00      	nop
 8010978:	bd80      	pop	{r7, pc}
 801097a:	bf00      	nop
 801097c:	40022800 	.word	0x40022800

08010980 <S29GL01GS_ReturnToReadMode>:
 * @param  None
 * @retval HAL_NOR_StatusTypeDef
 */
/****************************************************************/
HAL_NOR_StatusTypeDef S29GL01GS_ReturnToReadMode(NOR_HandleTypeDef *hnor)
{
 8010980:	b580      	push	{r7, lr}
 8010982:	b082      	sub	sp, #8
 8010984:	af00      	add	r7, sp, #0
 8010986:	6078      	str	r0, [r7, #4]
	return HAL_NOR_ReturnToReadMode(hnor);
 8010988:	6878      	ldr	r0, [r7, #4]
 801098a:	f7f5 fec7 	bl	800671c <HAL_NOR_ReturnToReadMode>
 801098e:	4603      	mov	r3, r0
}
 8010990:	4618      	mov	r0, r3
 8010992:	3708      	adds	r7, #8
 8010994:	46bd      	mov	sp, r7
 8010996:	bd80      	pop	{r7, pc}

08010998 <HAL_NOR_MspWait>:
	S29GL01GS_ReadBuffer(&S29GL01GS, &RxBuffer1[0], NOR_BLOCK_1, 1024);

}

void HAL_NOR_MspWait(NOR_HandleTypeDef *hnor, uint32_t Timeout)
{
 8010998:	b580      	push	{r7, lr}
 801099a:	b084      	sub	sp, #16
 801099c:	af00      	add	r7, sp, #0
 801099e:	6078      	str	r0, [r7, #4]
 80109a0:	6039      	str	r1, [r7, #0]
	uint32_t timeout = Timeout;
 80109a2:	683b      	ldr	r3, [r7, #0]
 80109a4:	60fb      	str	r3, [r7, #12]

	/*!< Poll on NOR memory Ready/Busy signal ----------------------------------*/
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) != GPIO_PIN_RESET) && (timeout > 0))
 80109a6:	e002      	b.n	80109ae <HAL_NOR_MspWait+0x16>
	{
		timeout--;
 80109a8:	68fb      	ldr	r3, [r7, #12]
 80109aa:	3b01      	subs	r3, #1
 80109ac:	60fb      	str	r3, [r7, #12]
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) != GPIO_PIN_RESET) && (timeout > 0))
 80109ae:	2140      	movs	r1, #64	; 0x40
 80109b0:	480e      	ldr	r0, [pc, #56]	; (80109ec <HAL_NOR_MspWait+0x54>)
 80109b2:	f7f2 fecd 	bl	8003750 <HAL_GPIO_ReadPin>
 80109b6:	4603      	mov	r3, r0
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d002      	beq.n	80109c2 <HAL_NOR_MspWait+0x2a>
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d1f2      	bne.n	80109a8 <HAL_NOR_MspWait+0x10>
	}

	timeout = Timeout;
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	60fb      	str	r3, [r7, #12]

	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) == GPIO_PIN_RESET) && (timeout > 0))
 80109c6:	e002      	b.n	80109ce <HAL_NOR_MspWait+0x36>
	{
		timeout--;
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	3b01      	subs	r3, #1
 80109cc:	60fb      	str	r3, [r7, #12]
	while((HAL_GPIO_ReadPin(FSMC_NWAIT_PORT, FSMC_NWAIT_PIN) == GPIO_PIN_RESET) && (timeout > 0))
 80109ce:	2140      	movs	r1, #64	; 0x40
 80109d0:	4806      	ldr	r0, [pc, #24]	; (80109ec <HAL_NOR_MspWait+0x54>)
 80109d2:	f7f2 febd 	bl	8003750 <HAL_GPIO_ReadPin>
 80109d6:	4603      	mov	r3, r0
 80109d8:	2b00      	cmp	r3, #0
 80109da:	d102      	bne.n	80109e2 <HAL_NOR_MspWait+0x4a>
 80109dc:	68fb      	ldr	r3, [r7, #12]
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d1f2      	bne.n	80109c8 <HAL_NOR_MspWait+0x30>
	}
}
 80109e2:	bf00      	nop
 80109e4:	3710      	adds	r7, #16
 80109e6:	46bd      	mov	sp, r7
 80109e8:	bd80      	pop	{r7, pc}
 80109ea:	bf00      	nop
 80109ec:	40020c00 	.word	0x40020c00

080109f0 <SN65DSI83_WriteReg>:
	}

}

uint8_t SN65DSI83_WriteReg(I2C_HandleTypeDef *hi2c, uint8_t deviceAddr, uint8_t WriteAddr, uint8_t Data)
{
 80109f0:	b580      	push	{r7, lr}
 80109f2:	b082      	sub	sp, #8
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	6078      	str	r0, [r7, #4]
 80109f8:	4608      	mov	r0, r1
 80109fa:	4611      	mov	r1, r2
 80109fc:	461a      	mov	r2, r3
 80109fe:	4603      	mov	r3, r0
 8010a00:	70fb      	strb	r3, [r7, #3]
 8010a02:	460b      	mov	r3, r1
 8010a04:	70bb      	strb	r3, [r7, #2]
 8010a06:	4613      	mov	r3, r2
 8010a08:	707b      	strb	r3, [r7, #1]
	// Write using I2C bus. This is implemented in external source.
	Delay(1);
 8010a0a:	2001      	movs	r0, #1
 8010a0c:	f003 f9a8 	bl	8013d60 <Delay>
	return I2C_ByteWrite(hi2c,&Data, deviceAddr,  WriteAddr);
 8010a10:	78fa      	ldrb	r2, [r7, #3]
 8010a12:	78bb      	ldrb	r3, [r7, #2]
 8010a14:	1c79      	adds	r1, r7, #1
 8010a16:	6878      	ldr	r0, [r7, #4]
 8010a18:	f000 f90d 	bl	8010c36 <I2C_ByteWrite>
 8010a1c:	4603      	mov	r3, r0
 8010a1e:	b2db      	uxtb	r3, r3
}
 8010a20:	4618      	mov	r0, r3
 8010a22:	3708      	adds	r7, #8
 8010a24:	46bd      	mov	sp, r7
 8010a26:	bd80      	pop	{r7, pc}

08010a28 <SN65DSI83_Send_Settings>:


void SN65DSI83_Send_Settings()
{
 8010a28:	b580      	push	{r7, lr}
 8010a2a:	b082      	sub	sp, #8
 8010a2c:	af00      	add	r7, sp, #0
	uint8_t VSA_Low = VSA; //VerticalSyncActive
 8010a2e:	2364      	movs	r3, #100	; 0x64
 8010a30:	71fb      	strb	r3, [r7, #7]
	uint8_t VSA_High = VSA<<8;
 8010a32:	2300      	movs	r3, #0
 8010a34:	71bb      	strb	r3, [r7, #6]
	uint8_t	HSA_Low = (HSA * laneByteClk_kHz)/LcdClock; //HorizontalSyncActive
 8010a36:	23e3      	movs	r3, #227	; 0xe3
 8010a38:	717b      	strb	r3, [r7, #5]
	uint8_t	HSA_High = (HSA * laneByteClk_kHz)/LcdClock<<8;
 8010a3a:	2300      	movs	r3, #0
 8010a3c:	713b      	strb	r3, [r7, #4]
	uint8_t	HBP_Low = (HBP * laneByteClk_kHz)/LcdClock;
 8010a3e:	233f      	movs	r3, #63	; 0x3f
 8010a40:	70fb      	strb	r3, [r7, #3]
	uint8_t	HBP_High = (HBP * laneByteClk_kHz)/LcdClock<<8;
 8010a42:	2300      	movs	r3, #0
 8010a44:	70bb      	strb	r3, [r7, #2]

	uint8_t HorizontalLine_Low            = 0; /* Value depending on display orientation choice portrait/landscape */
 8010a46:	2300      	movs	r3, #0
 8010a48:	707b      	strb	r3, [r7, #1]
	uint8_t HorizontalLine_High            =4; /* Value depending on display orientation choice portrait/landscape */
 8010a4a:	2304      	movs	r3, #4
 8010a4c:	703b      	strb	r3, [r7, #0]



			// === Reset and Clock Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x09, 0);			// SOFT_RESET
 8010a4e:	2300      	movs	r3, #0
 8010a50:	2209      	movs	r2, #9
 8010a52:	2158      	movs	r1, #88	; 0x58
 8010a54:	485a      	ldr	r0, [pc, #360]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010a56:	f7ff ffcb 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0A, 0x3);		// 3 PLL_EN_STAT & LVDS_CLK_RANGE & HS_CLK_SRC
 8010a5a:	2303      	movs	r3, #3
 8010a5c:	220a      	movs	r2, #10
 8010a5e:	2158      	movs	r1, #88	; 0x58
 8010a60:	4857      	ldr	r0, [pc, #348]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010a62:	f7ff ffc5 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0B, 0x20);		// 20 DSI_CLK_DIVIDER & REFCLK_MULTIPLIER
 8010a66:	2320      	movs	r3, #32
 8010a68:	220b      	movs	r2, #11
 8010a6a:	2158      	movs	r1, #88	; 0x58
 8010a6c:	4854      	ldr	r0, [pc, #336]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010a6e:	f7ff ffbf 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x0D, 0);			// PLL_EN
 8010a72:	2300      	movs	r3, #0
 8010a74:	220d      	movs	r2, #13
 8010a76:	2158      	movs	r1, #88	; 0x58
 8010a78:	4851      	ldr	r0, [pc, #324]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010a7a:	f7ff ffb9 	bl	80109f0 <SN65DSI83_WriteReg>

	// === DSI Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x10, 0x30);		// 36 CHA_DSI_LANES & SOT_ERR_TOL_DIS
 8010a7e:	2330      	movs	r3, #48	; 0x30
 8010a80:	2210      	movs	r2, #16
 8010a82:	2158      	movs	r1, #88	; 0x58
 8010a84:	484e      	ldr	r0, [pc, #312]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010a86:	f7ff ffb3 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x11, 0x10);			// CHA_DSI_DATA_EQ & CHA_DSI_CLK_EQ
 8010a8a:	2310      	movs	r3, #16
 8010a8c:	2211      	movs	r2, #17
 8010a8e:	2158      	movs	r1, #88	; 0x58
 8010a90:	484b      	ldr	r0, [pc, #300]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010a92:	f7ff ffad 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x12, 0x31);		// CHA_DSI_CLK_RANGE
 8010a96:	2331      	movs	r3, #49	; 0x31
 8010a98:	2212      	movs	r2, #18
 8010a9a:	2158      	movs	r1, #88	; 0x58
 8010a9c:	4848      	ldr	r0, [pc, #288]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010a9e:	f7ff ffa7 	bl	80109f0 <SN65DSI83_WriteReg>

	//=== LVDS Registers ===
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x7A);		//RGB888  DE_POS_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
	//SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x70);		//RGB666  DE_POS_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x18, 0x78);		// DE_NEG_POLARITY & HS_NEG_POLARITY & VS_NEG_POLARITY & CHA_24BPP_MODE & CHA_24BPP_FORMAT1
 8010aa2:	2378      	movs	r3, #120	; 0x78
 8010aa4:	2218      	movs	r2, #24
 8010aa6:	2158      	movs	r1, #88	; 0x58
 8010aa8:	4845      	ldr	r0, [pc, #276]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010aaa:	f7ff ffa1 	bl	80109f0 <SN65DSI83_WriteReg>

	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x19, 0x3);		// CHA_LVDS_VOCM & CHA_LVDS_VOD_SWING
 8010aae:	2303      	movs	r3, #3
 8010ab0:	2219      	movs	r2, #25
 8010ab2:	2158      	movs	r1, #88	; 0x58
 8010ab4:	4842      	ldr	r0, [pc, #264]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010ab6:	f7ff ff9b 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x1A, 0x1);		// CHA_REVERSE_LVDS & CHA_LVDS_TERM
 8010aba:	2301      	movs	r3, #1
 8010abc:	221a      	movs	r2, #26
 8010abe:	2158      	movs	r1, #88	; 0x58
 8010ac0:	483f      	ldr	r0, [pc, #252]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010ac2:	f7ff ff95 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x1B, 0x18);		// CHA_LVDS_CM_ADJUST
 8010ac6:	2318      	movs	r3, #24
 8010ac8:	221b      	movs	r2, #27
 8010aca:	2158      	movs	r1, #88	; 0x58
 8010acc:	483c      	ldr	r0, [pc, #240]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010ace:	f7ff ff8f 	bl	80109f0 <SN65DSI83_WriteReg>

	//===  Video Registers ===
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x20, HorizontalLine_Low);			// CHA_ACTIVE_LINE_LENGTH_LOW -- Screen width
 8010ad2:	787b      	ldrb	r3, [r7, #1]
 8010ad4:	2220      	movs	r2, #32
 8010ad6:	2158      	movs	r1, #88	; 0x58
 8010ad8:	4839      	ldr	r0, [pc, #228]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010ada:	f7ff ff89 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x21, HorizontalLine_High);		// CHA_ACTIVE_LINE_LENGTH_HIGH
 8010ade:	783b      	ldrb	r3, [r7, #0]
 8010ae0:	2221      	movs	r2, #33	; 0x21
 8010ae2:	2158      	movs	r1, #88	; 0x58
 8010ae4:	4836      	ldr	r0, [pc, #216]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010ae6:	f7ff ff83 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x22, 0);			//
 8010aea:	2300      	movs	r3, #0
 8010aec:	2222      	movs	r2, #34	; 0x22
 8010aee:	2158      	movs	r1, #88	; 0x58
 8010af0:	4833      	ldr	r0, [pc, #204]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010af2:	f7ff ff7d 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x24, 0x58);		// CHA_VERTICAL_DISPLAY_SIZE_LOW 	// Test Pattern Generation Purpose Only
 8010af6:	2358      	movs	r3, #88	; 0x58
 8010af8:	2224      	movs	r2, #36	; 0x24
 8010afa:	2158      	movs	r1, #88	; 0x58
 8010afc:	4830      	ldr	r0, [pc, #192]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010afe:	f7ff ff77 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x25, 0x2);		// CHA_VERTICAL_DISPLAY_SIZE_HIGH 	// Test Pattern Generation Purpose Only
 8010b02:	2302      	movs	r3, #2
 8010b04:	2225      	movs	r2, #37	; 0x25
 8010b06:	2158      	movs	r1, #88	; 0x58
 8010b08:	482d      	ldr	r0, [pc, #180]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b0a:	f7ff ff71 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x28, 0x64);		// CHA_SYNC_DELAY_LOW
 8010b0e:	2364      	movs	r3, #100	; 0x64
 8010b10:	2228      	movs	r2, #40	; 0x28
 8010b12:	2158      	movs	r1, #88	; 0x58
 8010b14:	482a      	ldr	r0, [pc, #168]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b16:	f7ff ff6b 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x29, 0);			// CHA_SYNC_DELAY_HIGH
 8010b1a:	2300      	movs	r3, #0
 8010b1c:	2229      	movs	r2, #41	; 0x29
 8010b1e:	2158      	movs	r1, #88	; 0x58
 8010b20:	4827      	ldr	r0, [pc, #156]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b22:	f7ff ff65 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x2C, 0x64);		// 0x64 CHA_HSYNC_PULSE_WIDTH_LOW
 8010b26:	2364      	movs	r3, #100	; 0x64
 8010b28:	222c      	movs	r2, #44	; 0x2c
 8010b2a:	2158      	movs	r1, #88	; 0x58
 8010b2c:	4824      	ldr	r0, [pc, #144]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b2e:	f7ff ff5f 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x2D, 0);			// CHA_HSYNC_PULSE_WIDTH_HIGH
 8010b32:	2300      	movs	r3, #0
 8010b34:	222d      	movs	r2, #45	; 0x2d
 8010b36:	2158      	movs	r1, #88	; 0x58
 8010b38:	4821      	ldr	r0, [pc, #132]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b3a:	f7ff ff59 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x30, 0x64);		// CHA_VSYNC_PULSE_WIDTH_LOW
 8010b3e:	2364      	movs	r3, #100	; 0x64
 8010b40:	2230      	movs	r2, #48	; 0x30
 8010b42:	2158      	movs	r1, #88	; 0x58
 8010b44:	481e      	ldr	r0, [pc, #120]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b46:	f7ff ff53 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x31, 0);			// CHA_VSYNC_PULSE_WIDTH_HIGH
 8010b4a:	2300      	movs	r3, #0
 8010b4c:	2231      	movs	r2, #49	; 0x31
 8010b4e:	2158      	movs	r1, #88	; 0x58
 8010b50:	481b      	ldr	r0, [pc, #108]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b52:	f7ff ff4d 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x34, HBP_Low);		// CHA_HORIZONTAL_BACK_PORCH
 8010b56:	78fb      	ldrb	r3, [r7, #3]
 8010b58:	2234      	movs	r2, #52	; 0x34
 8010b5a:	2158      	movs	r1, #88	; 0x58
 8010b5c:	4818      	ldr	r0, [pc, #96]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b5e:	f7ff ff47 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x36, 0x0E);		// CHA_VERTICAL_BACK_PORCH			// Test Pattern Generation Purpose Only
 8010b62:	230e      	movs	r3, #14
 8010b64:	2236      	movs	r2, #54	; 0x36
 8010b66:	2158      	movs	r1, #88	; 0x58
 8010b68:	4815      	ldr	r0, [pc, #84]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b6a:	f7ff ff41 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x38, 0x87);		// CHA_HORIZONTAL_FRONT_PORCH		// Test Pattern Generation Purpose Only
 8010b6e:	2387      	movs	r3, #135	; 0x87
 8010b70:	2238      	movs	r2, #56	; 0x38
 8010b72:	2158      	movs	r1, #88	; 0x58
 8010b74:	4812      	ldr	r0, [pc, #72]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b76:	f7ff ff3b 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3A, 0x0E);		// CHA_VERTICAL_FRONT_PORCH			// Test Pattern Generation Purpose Only
 8010b7a:	230e      	movs	r3, #14
 8010b7c:	223a      	movs	r2, #58	; 0x3a
 8010b7e:	2158      	movs	r1, #88	; 0x58
 8010b80:	480f      	ldr	r0, [pc, #60]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b82:	f7ff ff35 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3C, 0x0);			// CHA_TEST_PATTERN				// Test Pattern Generation Purpose Only
 8010b86:	2300      	movs	r3, #0
 8010b88:	223c      	movs	r2, #60	; 0x3c
 8010b8a:	2158      	movs	r1, #88	; 0x58
 8010b8c:	480c      	ldr	r0, [pc, #48]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b8e:	f7ff ff2f 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x3E, 0);
 8010b92:	2300      	movs	r3, #0
 8010b94:	223e      	movs	r2, #62	; 0x3e
 8010b96:	2158      	movs	r1, #88	; 0x58
 8010b98:	4809      	ldr	r0, [pc, #36]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010b9a:	f7ff ff29 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0xD, 0x1);
 8010b9e:	2301      	movs	r3, #1
 8010ba0:	220d      	movs	r2, #13
 8010ba2:	2158      	movs	r1, #88	; 0x58
 8010ba4:	4806      	ldr	r0, [pc, #24]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010ba6:	f7ff ff23 	bl	80109f0 <SN65DSI83_WriteReg>
	SN65DSI83_WriteReg(&hi2c2, 0x58, 0x09, 0);
 8010baa:	2300      	movs	r3, #0
 8010bac:	2209      	movs	r2, #9
 8010bae:	2158      	movs	r1, #88	; 0x58
 8010bb0:	4803      	ldr	r0, [pc, #12]	; (8010bc0 <SN65DSI83_Send_Settings+0x198>)
 8010bb2:	f7ff ff1d 	bl	80109f0 <SN65DSI83_WriteReg>
}
 8010bb6:	bf00      	nop
 8010bb8:	3708      	adds	r7, #8
 8010bba:	46bd      	mov	sp, r7
 8010bbc:	bd80      	pop	{r7, pc}
 8010bbe:	bf00      	nop
 8010bc0:	2002b35c 	.word	0x2002b35c

08010bc4 <DMA_Init>:
//uint8_t uBlox_inbuf[VISION_BUF_LEN] =
//{ };
extern vision_device  Pulse400_Module;

void DMA_Init (void)
{
 8010bc4:	b580      	push	{r7, lr}
 8010bc6:	af00      	add	r7, sp, #0
	DMA_UART_COM_EXP1_RX(Pulse400_Module.vision_inbuf, VISION_BUF_LEN);
 8010bc8:	4b06      	ldr	r3, [pc, #24]	; (8010be4 <DMA_Init+0x20>)
 8010bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bcc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010bd0:	4618      	mov	r0, r3
 8010bd2:	f000 fd99 	bl	8011708 <DMA_UART_COM_EXP1_RX>
//	UBLOX_Module.vision_inbuf = uBlox_inbuf;
//	DMA_UART_Ublock_RX(UBLOX_Module.vision_inbuf, VISION_BUF_LEN);
//
//	if(System_Flags.System_HW_Rev > 2)
	DMA_UART_External_RX(Config_RX_Buffer, 9);
 8010bd6:	2109      	movs	r1, #9
 8010bd8:	4803      	ldr	r0, [pc, #12]	; (8010be8 <DMA_Init+0x24>)
 8010bda:	f000 fe0b 	bl	80117f4 <DMA_UART_External_RX>

}
 8010bde:	bf00      	nop
 8010be0:	bd80      	pop	{r7, pc}
 8010be2:	bf00      	nop
 8010be4:	2002abcc 	.word	0x2002abcc
 8010be8:	20020f1c 	.word	0x20020f1c

08010bec <I2C_BufferRead>:
{
	MX_I2C2_Init();
}

bool I2C_BufferRead(I2C_HandleTypeDef *hi2c, uint8_t* data, uint8_t DeviceAddr, uint8_t ReadAddr, uint8_t len)
{
 8010bec:	b580      	push	{r7, lr}
 8010bee:	b088      	sub	sp, #32
 8010bf0:	af04      	add	r7, sp, #16
 8010bf2:	60f8      	str	r0, [r7, #12]
 8010bf4:	60b9      	str	r1, [r7, #8]
 8010bf6:	4611      	mov	r1, r2
 8010bf8:	461a      	mov	r2, r3
 8010bfa:	460b      	mov	r3, r1
 8010bfc:	71fb      	strb	r3, [r7, #7]
 8010bfe:	4613      	mov	r3, r2
 8010c00:	71bb      	strb	r3, [r7, #6]
	if(HAL_I2C_Mem_Read(hi2c,DeviceAddr,ReadAddr,1,data,len,100) == HAL_OK)
 8010c02:	79fb      	ldrb	r3, [r7, #7]
 8010c04:	b299      	uxth	r1, r3
 8010c06:	79bb      	ldrb	r3, [r7, #6]
 8010c08:	b298      	uxth	r0, r3
 8010c0a:	7e3b      	ldrb	r3, [r7, #24]
 8010c0c:	b29b      	uxth	r3, r3
 8010c0e:	2264      	movs	r2, #100	; 0x64
 8010c10:	9202      	str	r2, [sp, #8]
 8010c12:	9301      	str	r3, [sp, #4]
 8010c14:	68bb      	ldr	r3, [r7, #8]
 8010c16:	9300      	str	r3, [sp, #0]
 8010c18:	2301      	movs	r3, #1
 8010c1a:	4602      	mov	r2, r0
 8010c1c:	68f8      	ldr	r0, [r7, #12]
 8010c1e:	f7f4 fbc7 	bl	80053b0 <HAL_I2C_Mem_Read>
 8010c22:	4603      	mov	r3, r0
 8010c24:	2b00      	cmp	r3, #0
 8010c26:	d101      	bne.n	8010c2c <I2C_BufferRead+0x40>
		return true;
 8010c28:	2301      	movs	r3, #1
 8010c2a:	e000      	b.n	8010c2e <I2C_BufferRead+0x42>
	else
		return false;
 8010c2c:	2300      	movs	r3, #0
}
 8010c2e:	4618      	mov	r0, r3
 8010c30:	3710      	adds	r7, #16
 8010c32:	46bd      	mov	sp, r7
 8010c34:	bd80      	pop	{r7, pc}

08010c36 <I2C_ByteWrite>:

bool I2C_ByteWrite(I2C_HandleTypeDef *hi2c, uint8_t* data, uint8_t DeviceAddr,uint8_t WriteAddr)
{
 8010c36:	b580      	push	{r7, lr}
 8010c38:	b088      	sub	sp, #32
 8010c3a:	af04      	add	r7, sp, #16
 8010c3c:	60f8      	str	r0, [r7, #12]
 8010c3e:	60b9      	str	r1, [r7, #8]
 8010c40:	4611      	mov	r1, r2
 8010c42:	461a      	mov	r2, r3
 8010c44:	460b      	mov	r3, r1
 8010c46:	71fb      	strb	r3, [r7, #7]
 8010c48:	4613      	mov	r3, r2
 8010c4a:	71bb      	strb	r3, [r7, #6]

	if(HAL_I2C_Mem_Write(hi2c,DeviceAddr,WriteAddr,1,data,1,100) == HAL_OK)
 8010c4c:	79fb      	ldrb	r3, [r7, #7]
 8010c4e:	b299      	uxth	r1, r3
 8010c50:	79bb      	ldrb	r3, [r7, #6]
 8010c52:	b29a      	uxth	r2, r3
 8010c54:	2364      	movs	r3, #100	; 0x64
 8010c56:	9302      	str	r3, [sp, #8]
 8010c58:	2301      	movs	r3, #1
 8010c5a:	9301      	str	r3, [sp, #4]
 8010c5c:	68bb      	ldr	r3, [r7, #8]
 8010c5e:	9300      	str	r3, [sp, #0]
 8010c60:	2301      	movs	r3, #1
 8010c62:	68f8      	ldr	r0, [r7, #12]
 8010c64:	f7f4 fa7e 	bl	8005164 <HAL_I2C_Mem_Write>
 8010c68:	4603      	mov	r3, r0
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d101      	bne.n	8010c72 <I2C_ByteWrite+0x3c>
		return true;
 8010c6e:	2301      	movs	r3, #1
 8010c70:	e000      	b.n	8010c74 <I2C_ByteWrite+0x3e>
	else
		return false;
 8010c72:	2300      	movs	r3, #0
}
 8010c74:	4618      	mov	r0, r3
 8010c76:	3710      	adds	r7, #16
 8010c78:	46bd      	mov	sp, r7
 8010c7a:	bd80      	pop	{r7, pc}

08010c7c <IO_Output_control>:
	return state;

}

void IO_Output_control(Output_Name_TypeDef Output, bool state)
{
 8010c7c:	b580      	push	{r7, lr}
 8010c7e:	b082      	sub	sp, #8
 8010c80:	af00      	add	r7, sp, #0
 8010c82:	4603      	mov	r3, r0
 8010c84:	460a      	mov	r2, r1
 8010c86:	71fb      	strb	r3, [r7, #7]
 8010c88:	4613      	mov	r3, r2
 8010c8a:	71bb      	strb	r3, [r7, #6]
	if(Output<Outputsn)
 8010c8c:	79fb      	ldrb	r3, [r7, #7]
 8010c8e:	2b1e      	cmp	r3, #30
 8010c90:	d81c      	bhi.n	8010ccc <IO_Output_control+0x50>
	{
		if(state)
 8010c92:	79bb      	ldrb	r3, [r7, #6]
 8010c94:	2b00      	cmp	r3, #0
 8010c96:	d00c      	beq.n	8010cb2 <IO_Output_control+0x36>
			HAL_GPIO_WritePin(Outputs_PORT[Output], Outputs_PIN[Output], GPIO_PIN_RESET);
 8010c98:	79fb      	ldrb	r3, [r7, #7]
 8010c9a:	4a12      	ldr	r2, [pc, #72]	; (8010ce4 <IO_Output_control+0x68>)
 8010c9c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010ca0:	79fb      	ldrb	r3, [r7, #7]
 8010ca2:	4a11      	ldr	r2, [pc, #68]	; (8010ce8 <IO_Output_control+0x6c>)
 8010ca4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010ca8:	2200      	movs	r2, #0
 8010caa:	4619      	mov	r1, r3
 8010cac:	f7f2 fd68 	bl	8003780 <HAL_GPIO_WritePin>
		IO_Expander_Output_Flags_Array[Output-Outputsn] = state;
		Set_ExpanderIO_Output_Bytes();
	}


}
 8010cb0:	e013      	b.n	8010cda <IO_Output_control+0x5e>
			HAL_GPIO_WritePin(Outputs_PORT[Output], Outputs_PIN[Output], GPIO_PIN_SET);
 8010cb2:	79fb      	ldrb	r3, [r7, #7]
 8010cb4:	4a0b      	ldr	r2, [pc, #44]	; (8010ce4 <IO_Output_control+0x68>)
 8010cb6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8010cba:	79fb      	ldrb	r3, [r7, #7]
 8010cbc:	4a0a      	ldr	r2, [pc, #40]	; (8010ce8 <IO_Output_control+0x6c>)
 8010cbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010cc2:	2201      	movs	r2, #1
 8010cc4:	4619      	mov	r1, r3
 8010cc6:	f7f2 fd5b 	bl	8003780 <HAL_GPIO_WritePin>
}
 8010cca:	e006      	b.n	8010cda <IO_Output_control+0x5e>
		IO_Expander_Output_Flags_Array[Output-Outputsn] = state;
 8010ccc:	79fb      	ldrb	r3, [r7, #7]
 8010cce:	3b1f      	subs	r3, #31
 8010cd0:	4906      	ldr	r1, [pc, #24]	; (8010cec <IO_Output_control+0x70>)
 8010cd2:	79ba      	ldrb	r2, [r7, #6]
 8010cd4:	54ca      	strb	r2, [r1, r3]
		Set_ExpanderIO_Output_Bytes();
 8010cd6:	f7ff f935 	bl	800ff44 <Set_ExpanderIO_Output_Bytes>
}
 8010cda:	bf00      	nop
 8010cdc:	3708      	adds	r7, #8
 8010cde:	46bd      	mov	sp, r7
 8010ce0:	bd80      	pop	{r7, pc}
 8010ce2:	bf00      	nop
 8010ce4:	20020038 	.word	0x20020038
 8010ce8:	08019500 	.word	0x08019500
 8010cec:	200211e8 	.word	0x200211e8

08010cf0 <Init_769>:
 */

#include "F769_Init.h"

void Init_769(void)
{
 8010cf0:	b580      	push	{r7, lr}
 8010cf2:	af00      	add	r7, sp, #0
	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8010cf4:	f7f0 f914 	bl	8000f20 <HAL_Init>


	/*==============================
	 *Start up delay
	 *-=============================-*/
	HAL_Delay(100);
 8010cf8:	2064      	movs	r0, #100	; 0x64
 8010cfa:	f7f0 f96f 	bl	8000fdc <HAL_Delay>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8010cfe:	f000 f829 	bl	8010d54 <SystemClock_Config>

	/* Initialize all configured peripherals */

	MX_GPIO_Init();
 8010d02:	f7fd fa2b 	bl	800e15c <MX_GPIO_Init>

	UART_Init(COM_EXP1, 115200);
 8010d06:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8010d0a:	2000      	movs	r0, #0
 8010d0c:	f000 fa88 	bl	8011220 <UART_Init>
	//UART_Init(COM_EXP4,115200);

	//UART_Init(COM_External,115200);

	//=== Board support package (BSP) setup ===
	MX_FMC_Init();
 8010d10:	f7fd f916 	bl	800df40 <MX_FMC_Init>
	DMA_Init ();
 8010d14:	f7ff ff56 	bl	8010bc4 <DMA_Init>


	MX_CAN1_Init();
 8010d18:	f7fc fed6 	bl	800dac8 <MX_CAN1_Init>
	MX_CAN2_Init();
 8010d1c:	f7fc ff42 	bl	800dba4 <MX_CAN2_Init>
	MX_I2C2_Init();
 8010d20:	f7fd fb92 	bl	800e448 <MX_I2C2_Init>
	MX_SPI2_Init();
 8010d24:	f7fd fc28 	bl	800e578 <MX_SPI2_Init>
	MX_SPI5_Init();
 8010d28:	f7fd fc68 	bl	800e5fc <MX_SPI5_Init>

	MX_TIM3_Init();
 8010d2c:	f7fd fd10 	bl	800e750 <MX_TIM3_Init>
	MX_TIM5_Init(10);
 8010d30:	200a      	movs	r0, #10
 8010d32:	f7fd fd53 	bl	800e7dc <MX_TIM5_Init>


	UART_Init(COM_EXP2,115200);
 8010d36:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8010d3a:	2004      	movs	r0, #4
 8010d3c:	f000 fa70 	bl	8011220 <UART_Init>
	DMA_Init();
 8010d40:	f7ff ff40 	bl	8010bc4 <DMA_Init>

	/****************************************************************/
	//Initialise USB-OTG
	/****************************************************************/
	MX_USB_HOST_Init();
 8010d44:	f7fd fe6c 	bl	800ea20 <MX_USB_HOST_Init>
	MX_FATFS_Init();
 8010d48:	f7fd f8e8 	bl	800df1c <MX_FATFS_Init>
	 *-=============================-*/
	//MX_LWIP_Init();


	//MX_LWIP_Init();
	MCP23S17_CS_Init();
 8010d4c:	f7ff f850 	bl	800fdf0 <MCP23S17_CS_Init>

	//=== FMC Initialise ===


}
 8010d50:	bf00      	nop
 8010d52:	bd80      	pop	{r7, pc}

08010d54 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8010d54:	b580      	push	{r7, lr}
 8010d56:	b0b8      	sub	sp, #224	; 0xe0
 8010d58:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

	/**Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8010d5a:	4a51      	ldr	r2, [pc, #324]	; (8010ea0 <SystemClock_Config+0x14c>)
 8010d5c:	4b50      	ldr	r3, [pc, #320]	; (8010ea0 <SystemClock_Config+0x14c>)
 8010d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010d64:	6413      	str	r3, [r2, #64]	; 0x40
 8010d66:	4b4e      	ldr	r3, [pc, #312]	; (8010ea0 <SystemClock_Config+0x14c>)
 8010d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010d6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010d6e:	607b      	str	r3, [r7, #4]
 8010d70:	687b      	ldr	r3, [r7, #4]

	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8010d72:	4a4c      	ldr	r2, [pc, #304]	; (8010ea4 <SystemClock_Config+0x150>)
 8010d74:	4b4b      	ldr	r3, [pc, #300]	; (8010ea4 <SystemClock_Config+0x150>)
 8010d76:	681b      	ldr	r3, [r3, #0]
 8010d78:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8010d7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8010d80:	6013      	str	r3, [r2, #0]
 8010d82:	4b48      	ldr	r3, [pc, #288]	; (8010ea4 <SystemClock_Config+0x150>)
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8010d8a:	603b      	str	r3, [r7, #0]
 8010d8c:	683b      	ldr	r3, [r7, #0]

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8010d8e:	2301      	movs	r3, #1
 8010d90:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8010d94:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8010d98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010d9c:	2302      	movs	r3, #2
 8010d9e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8010da2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010da6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 25;
 8010daa:	2319      	movs	r3, #25
 8010dac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 336;
 8010db0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8010db4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8010db8:	2302      	movs	r3, #2
 8010dba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8010dbe:	2307      	movs	r3, #7
 8010dc0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8010dc4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8010dc8:	4618      	mov	r0, r3
 8010dca:	f7f5 fd4f 	bl	800686c <HAL_RCC_OscConfig>
 8010dce:	4603      	mov	r3, r0
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d003      	beq.n	8010ddc <SystemClock_Config+0x88>
	{
		_Error_Handler(__FILE__, __LINE__);
 8010dd4:	216e      	movs	r1, #110	; 0x6e
 8010dd6:	4834      	ldr	r0, [pc, #208]	; (8010ea8 <SystemClock_Config+0x154>)
 8010dd8:	f002 fdec 	bl	80139b4 <_Error_Handler>
	}

	/**Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8010ddc:	230f      	movs	r3, #15
 8010dde:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8010de2:	2302      	movs	r3, #2
 8010de4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8010de8:	2300      	movs	r3, #0
 8010dea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8010dee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8010df2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8010df6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010dfa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8010dfe:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8010e02:	2105      	movs	r1, #5
 8010e04:	4618      	mov	r0, r3
 8010e06:	f7f5 ffa3 	bl	8006d50 <HAL_RCC_ClockConfig>
 8010e0a:	4603      	mov	r3, r0
 8010e0c:	2b00      	cmp	r3, #0
 8010e0e:	d003      	beq.n	8010e18 <SystemClock_Config+0xc4>
	{
		_Error_Handler(__FILE__, __LINE__);
 8010e10:	217c      	movs	r1, #124	; 0x7c
 8010e12:	4825      	ldr	r0, [pc, #148]	; (8010ea8 <SystemClock_Config+0x154>)
 8010e14:	f002 fdce 	bl	80139b4 <_Error_Handler>
	}

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_USART1
 8010e18:	4b24      	ldr	r3, [pc, #144]	; (8010eac <SystemClock_Config+0x158>)
 8010e1a:	60bb      	str	r3, [r7, #8]
			|RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USART6
			|RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_UART5
			|RCC_PERIPHCLK_UART8|RCC_PERIPHCLK_I2C2
			|RCC_PERIPHCLK_CLK48;
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 394;
 8010e1c:	f44f 73c5 	mov.w	r3, #394	; 0x18a
 8010e20:	61fb      	str	r3, [r7, #28]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8010e22:	2307      	movs	r3, #7
 8010e24:	627b      	str	r3, [r7, #36]	; 0x24
	PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8010e26:	2302      	movs	r3, #2
 8010e28:	623b      	str	r3, [r7, #32]
	PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8010e2a:	2300      	movs	r3, #0
 8010e2c:	62bb      	str	r3, [r7, #40]	; 0x28
	PeriphClkInitStruct.PLLSAIDivQ = 1;
 8010e2e:	2301      	movs	r3, #1
 8010e30:	633b      	str	r3, [r7, #48]	; 0x30
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8010e32:	2300      	movs	r3, #0
 8010e34:	637b      	str	r3, [r7, #52]	; 0x34
	PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8010e36:	2300      	movs	r3, #0
 8010e38:	64fb      	str	r3, [r7, #76]	; 0x4c
	PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8010e3a:	2300      	movs	r3, #0
 8010e3c:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8010e3e:	2300      	movs	r3, #0
 8010e40:	65bb      	str	r3, [r7, #88]	; 0x58
	PeriphClkInitStruct.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8010e42:	2300      	movs	r3, #0
 8010e44:	65fb      	str	r3, [r7, #92]	; 0x5c
	PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8010e46:	2300      	movs	r3, #0
 8010e48:	663b      	str	r3, [r7, #96]	; 0x60
	PeriphClkInitStruct.Uart8ClockSelection = RCC_UART8CLKSOURCE_PCLK1;
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	66bb      	str	r3, [r7, #104]	; 0x68
	PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8010e4e:	2300      	movs	r3, #0
 8010e50:	673b      	str	r3, [r7, #112]	; 0x70
	PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8010e52:	2300      	movs	r3, #0
 8010e54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010e58:	f107 0308 	add.w	r3, r7, #8
 8010e5c:	4618      	mov	r0, r3
 8010e5e:	f7f6 f949 	bl	80070f4 <HAL_RCCEx_PeriphCLKConfig>
 8010e62:	4603      	mov	r3, r0
 8010e64:	2b00      	cmp	r3, #0
 8010e66:	d003      	beq.n	8010e70 <SystemClock_Config+0x11c>
	{
		_Error_Handler(__FILE__, __LINE__);
 8010e68:	2194      	movs	r1, #148	; 0x94
 8010e6a:	480f      	ldr	r0, [pc, #60]	; (8010ea8 <SystemClock_Config+0x154>)
 8010e6c:	f002 fda2 	bl	80139b4 <_Error_Handler>
	}

	/**Configure the Systick interrupt time
	 */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8010e70:	f7f6 f90c 	bl	800708c <HAL_RCC_GetHCLKFreq>
 8010e74:	4602      	mov	r2, r0
 8010e76:	4b0e      	ldr	r3, [pc, #56]	; (8010eb0 <SystemClock_Config+0x15c>)
 8010e78:	fba3 2302 	umull	r2, r3, r3, r2
 8010e7c:	099b      	lsrs	r3, r3, #6
 8010e7e:	4618      	mov	r0, r3
 8010e80:	f7f0 ff09 	bl	8001c96 <HAL_SYSTICK_Config>

	/**Configure the Systick
	 */
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8010e84:	2004      	movs	r0, #4
 8010e86:	f7f0 ff21 	bl	8001ccc <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8010e8a:	2200      	movs	r2, #0
 8010e8c:	2100      	movs	r1, #0
 8010e8e:	f04f 30ff 	mov.w	r0, #4294967295
 8010e92:	f7f0 fec8 	bl	8001c26 <HAL_NVIC_SetPriority>
}
 8010e96:	bf00      	nop
 8010e98:	37e0      	adds	r7, #224	; 0xe0
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	bd80      	pop	{r7, pc}
 8010e9e:	bf00      	nop
 8010ea0:	40023800 	.word	0x40023800
 8010ea4:	40007000 	.word	0x40007000
 8010ea8:	08016ddc 	.word	0x08016ddc
 8010eac:	0020af48 	.word	0x0020af48
 8010eb0:	10624dd3 	.word	0x10624dd3

08010eb4 <DSI_Init>:
//======================================
//============ Functions ================
//======================================

LCD_StateTypeDef DSI_Init(LCD_OrientationTypeDef orientation)
{
 8010eb4:	b580      	push	{r7, lr}
 8010eb6:	b084      	sub	sp, #16
 8010eb8:	af00      	add	r7, sp, #0
 8010eba:	4603      	mov	r3, r0
 8010ebc:	71fb      	strb	r3, [r7, #7]
	MX_DSIHOST_DSI_Init();
 8010ebe:	f7fc ffd9 	bl	800de74 <MX_DSIHOST_DSI_Init>
	 * its XRES signal (active low) */

	/* Timing parameters for all Video modes
	 * Set Timing parameters of LTDC depending on its chosen orientation
	 */
	if(orientation == LCD_ORIENTATION_PORTRAIT)
 8010ec2:	79fb      	ldrb	r3, [r7, #7]
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d108      	bne.n	8010eda <DSI_Init+0x26>
	{
		BSP_LCD_X_Size = 600;  /* 480 */
 8010ec8:	4b3e      	ldr	r3, [pc, #248]	; (8010fc4 <DSI_Init+0x110>)
 8010eca:	f44f 7216 	mov.w	r2, #600	; 0x258
 8010ece:	601a      	str	r2, [r3, #0]
		BSP_LCD_Y_Size = 1024; /* 800 */
 8010ed0:	4b3d      	ldr	r3, [pc, #244]	; (8010fc8 <DSI_Init+0x114>)
 8010ed2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010ed6:	601a      	str	r2, [r3, #0]
 8010ed8:	e007      	b.n	8010eea <DSI_Init+0x36>
	}
	else
	{
		/* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
		BSP_LCD_X_Size = 1024;  /* 800 */
 8010eda:	4b3a      	ldr	r3, [pc, #232]	; (8010fc4 <DSI_Init+0x110>)
 8010edc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010ee0:	601a      	str	r2, [r3, #0]
		BSP_LCD_Y_Size = 600; /* 480 */
 8010ee2:	4b39      	ldr	r3, [pc, #228]	; (8010fc8 <DSI_Init+0x114>)
 8010ee4:	f44f 7216 	mov.w	r2, #600	; 0x258
 8010ee8:	601a      	str	r2, [r3, #0]
	}
	HACT = BSP_LCD_X_Size;
 8010eea:	4b36      	ldr	r3, [pc, #216]	; (8010fc4 <DSI_Init+0x110>)
 8010eec:	681b      	ldr	r3, [r3, #0]
 8010eee:	60fb      	str	r3, [r7, #12]
	VACT = BSP_LCD_Y_Size;
 8010ef0:	4b35      	ldr	r3, [pc, #212]	; (8010fc8 <DSI_Init+0x114>)
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	60bb      	str	r3, [r7, #8]

	hdsivideo_handle.VirtualChannelID = 0;
 8010ef6:	4b35      	ldr	r3, [pc, #212]	; (8010fcc <DSI_Init+0x118>)
 8010ef8:	2200      	movs	r2, #0
 8010efa:	601a      	str	r2, [r3, #0]
	hdsivideo_handle.ColorCoding = DSI_RGB888; //((uint32_t)0x00000005U)
 8010efc:	4b33      	ldr	r3, [pc, #204]	; (8010fcc <DSI_Init+0x118>)
 8010efe:	2205      	movs	r2, #5
 8010f00:	605a      	str	r2, [r3, #4]
	hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 8010f02:	4b32      	ldr	r3, [pc, #200]	; (8010fcc <DSI_Init+0x118>)
 8010f04:	2202      	movs	r2, #2
 8010f06:	621a      	str	r2, [r3, #32]
	hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 8010f08:	4b30      	ldr	r3, [pc, #192]	; (8010fcc <DSI_Init+0x118>)
 8010f0a:	2204      	movs	r2, #4
 8010f0c:	61da      	str	r2, [r3, #28]
	hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_LOW; //TODO may cause problems
 8010f0e:	4b2f      	ldr	r3, [pc, #188]	; (8010fcc <DSI_Init+0x118>)
 8010f10:	2201      	movs	r2, #1
 8010f12:	625a      	str	r2, [r3, #36]	; 0x24
	hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8010f14:	4b2d      	ldr	r3, [pc, #180]	; (8010fcc <DSI_Init+0x118>)
 8010f16:	2202      	movs	r2, #2
 8010f18:	60da      	str	r2, [r3, #12]

	//hdsivideo_handle.NullPacketSize = 0xFFF;
	hdsivideo_handle.NullPacketSize = 0xFFF;
 8010f1a:	4b2c      	ldr	r3, [pc, #176]	; (8010fcc <DSI_Init+0x118>)
 8010f1c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8010f20:	619a      	str	r2, [r3, #24]
	hdsivideo_handle.NumberOfChunks = 0;
 8010f22:	4b2a      	ldr	r3, [pc, #168]	; (8010fcc <DSI_Init+0x118>)
 8010f24:	2200      	movs	r2, #0
 8010f26:	615a      	str	r2, [r3, #20]
	hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */
 8010f28:	4a28      	ldr	r2, [pc, #160]	; (8010fcc <DSI_Init+0x118>)
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	6113      	str	r3, [r2, #16]
	hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 8010f2e:	4b27      	ldr	r3, [pc, #156]	; (8010fcc <DSI_Init+0x118>)
 8010f30:	22e3      	movs	r2, #227	; 0xe3
 8010f32:	629a      	str	r2, [r3, #40]	; 0x28
	hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 8010f34:	4b25      	ldr	r3, [pc, #148]	; (8010fcc <DSI_Init+0x118>)
 8010f36:	f240 123f 	movw	r2, #319	; 0x13f
 8010f3a:	62da      	str	r2, [r3, #44]	; 0x2c
	hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	f24f 4224 	movw	r2, #62500	; 0xf424
 8010f42:	fb02 f203 	mul.w	r2, r2, r3
 8010f46:	4b22      	ldr	r3, [pc, #136]	; (8010fd0 <DSI_Init+0x11c>)
 8010f48:	4413      	add	r3, r2
 8010f4a:	4a22      	ldr	r2, [pc, #136]	; (8010fd4 <DSI_Init+0x120>)
 8010f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8010f50:	0b5b      	lsrs	r3, r3, #13
 8010f52:	4a1e      	ldr	r2, [pc, #120]	; (8010fcc <DSI_Init+0x118>)
 8010f54:	6313      	str	r3, [r2, #48]	; 0x30
	hdsivideo_handle.VerticalSyncActive        = VSA;
 8010f56:	4b1d      	ldr	r3, [pc, #116]	; (8010fcc <DSI_Init+0x118>)
 8010f58:	2264      	movs	r2, #100	; 0x64
 8010f5a:	635a      	str	r2, [r3, #52]	; 0x34
	hdsivideo_handle.VerticalBackPorch         = VBP;
 8010f5c:	4b1b      	ldr	r3, [pc, #108]	; (8010fcc <DSI_Init+0x118>)
 8010f5e:	2296      	movs	r2, #150	; 0x96
 8010f60:	639a      	str	r2, [r3, #56]	; 0x38
	hdsivideo_handle.VerticalFrontPorch        = VFP;
 8010f62:	4b1a      	ldr	r3, [pc, #104]	; (8010fcc <DSI_Init+0x118>)
 8010f64:	2296      	movs	r2, #150	; 0x96
 8010f66:	63da      	str	r2, [r3, #60]	; 0x3c
//	hdsivideo_handle.HorizontalSyncActive      = 50;
	//hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;

	hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8010f68:	4a18      	ldr	r2, [pc, #96]	; (8010fcc <DSI_Init+0x118>)
 8010f6a:	68bb      	ldr	r3, [r7, #8]
 8010f6c:	6413      	str	r3, [r2, #64]	; 0x40
	/* Enable or disable sending LP command while streaming is active in video mode */
	hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8010f6e:	4b17      	ldr	r3, [pc, #92]	; (8010fcc <DSI_Init+0x118>)
 8010f70:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8010f74:	645a      	str	r2, [r3, #68]	; 0x44

	/* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
	/* Only useful when sending LP packets is allowed while streaming is active in video mode */
	hdsivideo_handle.LPLargestPacketSize = 16;
 8010f76:	4b15      	ldr	r3, [pc, #84]	; (8010fcc <DSI_Init+0x118>)
 8010f78:	2210      	movs	r2, #16
 8010f7a:	649a      	str	r2, [r3, #72]	; 0x48

	/* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
	/* Only useful when sending LP packets is allowed while streaming is active in video mode */
	hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8010f7c:	4b13      	ldr	r3, [pc, #76]	; (8010fcc <DSI_Init+0x118>)
 8010f7e:	2200      	movs	r2, #0
 8010f80:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
	/* while streaming is active in video mode                                                                         */
	hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8010f82:	4b12      	ldr	r3, [pc, #72]	; (8010fcc <DSI_Init+0x118>)
 8010f84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8010f88:	651a      	str	r2, [r3, #80]	; 0x50
	hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8010f8a:	4b10      	ldr	r3, [pc, #64]	; (8010fcc <DSI_Init+0x118>)
 8010f8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010f90:	655a      	str	r2, [r3, #84]	; 0x54
	hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8010f92:	4b0e      	ldr	r3, [pc, #56]	; (8010fcc <DSI_Init+0x118>)
 8010f94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010f98:	659a      	str	r2, [r3, #88]	; 0x58
	hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8010f9a:	4b0c      	ldr	r3, [pc, #48]	; (8010fcc <DSI_Init+0x118>)
 8010f9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8010fa0:	65da      	str	r2, [r3, #92]	; 0x5c
	hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8010fa2:	4b0a      	ldr	r3, [pc, #40]	; (8010fcc <DSI_Init+0x118>)
 8010fa4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010fa8:	661a      	str	r2, [r3, #96]	; 0x60
	hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8010faa:	4b08      	ldr	r3, [pc, #32]	; (8010fcc <DSI_Init+0x118>)
 8010fac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010fb0:	665a      	str	r2, [r3, #100]	; 0x64

	/* Configure DSI Video mode timings with settings set above */
	HAL_DSI_ConfigVideoMode(&(hdsi), &(hdsivideo_handle));
 8010fb2:	4906      	ldr	r1, [pc, #24]	; (8010fcc <DSI_Init+0x118>)
 8010fb4:	4808      	ldr	r0, [pc, #32]	; (8010fd8 <DSI_Init+0x124>)
 8010fb6:	f7f1 feeb 	bl	8002d90 <HAL_DSI_ConfigVideoMode>

	return LCD_OK;
 8010fba:	2300      	movs	r3, #0
}
 8010fbc:	4618      	mov	r0, r3
 8010fbe:	3710      	adds	r7, #16
 8010fc0:	46bd      	mov	sp, r7
 8010fc2:	bd80      	pop	{r7, pc}
 8010fc4:	20020fb0 	.word	0x20020fb0
 8010fc8:	20021038 	.word	0x20021038
 8010fcc:	200207f4 	.word	0x200207f4
 8010fd0:	016a6570 	.word	0x016a6570
 8010fd4:	4c751ce3 	.word	0x4c751ce3
 8010fd8:	2002aed4 	.word	0x2002aed4

08010fdc <LTDC_Init>:

LCD_StateTypeDef LTDC_Init()
{
 8010fdc:	b580      	push	{r7, lr}
 8010fde:	af00      	add	r7, sp, #0
	static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
	/* Timing Configuration */
	hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8010fe0:	4b22      	ldr	r3, [pc, #136]	; (801106c <LTDC_Init+0x90>)
 8010fe2:	2263      	movs	r2, #99	; 0x63
 8010fe4:	615a      	str	r2, [r3, #20]
	hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8010fe6:	4b21      	ldr	r3, [pc, #132]	; (801106c <LTDC_Init+0x90>)
 8010fe8:	22ef      	movs	r2, #239	; 0xef
 8010fea:	61da      	str	r2, [r3, #28]
	hltdc_discovery.Init.AccumulatedActiveW = (BSP_LCD_X_Size + HSA + HBP - 1);
 8010fec:	4b20      	ldr	r3, [pc, #128]	; (8011070 <LTDC_Init+0x94>)
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	33ef      	adds	r3, #239	; 0xef
 8010ff2:	4a1e      	ldr	r2, [pc, #120]	; (801106c <LTDC_Init+0x90>)
 8010ff4:	6253      	str	r3, [r2, #36]	; 0x24
	hltdc_discovery.Init.TotalWidth = (BSP_LCD_X_Size + HSA + HBP + HFP - 1);
 8010ff6:	4b1e      	ldr	r3, [pc, #120]	; (8011070 <LTDC_Init+0x94>)
 8010ff8:	681b      	ldr	r3, [r3, #0]
 8010ffa:	f203 137b 	addw	r3, r3, #379	; 0x17b
 8010ffe:	4a1b      	ldr	r2, [pc, #108]	; (801106c <LTDC_Init+0x90>)
 8011000:	62d3      	str	r3, [r2, #44]	; 0x2c

	/* Initialize the LCD pixel width and pixel height */
	hltdc_discovery.LayerCfg->ImageWidth  = BSP_LCD_X_Size;
 8011002:	4b1b      	ldr	r3, [pc, #108]	; (8011070 <LTDC_Init+0x94>)
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	4a19      	ldr	r2, [pc, #100]	; (801106c <LTDC_Init+0x90>)
 8011008:	6613      	str	r3, [r2, #96]	; 0x60
	hltdc_discovery.LayerCfg->ImageHeight = BSP_LCD_Y_Size;
 801100a:	4b1a      	ldr	r3, [pc, #104]	; (8011074 <LTDC_Init+0x98>)
 801100c:	681b      	ldr	r3, [r3, #0]
 801100e:	4a17      	ldr	r2, [pc, #92]	; (801106c <LTDC_Init+0x90>)
 8011010:	6653      	str	r3, [r2, #100]	; 0x64

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8011012:	4b19      	ldr	r3, [pc, #100]	; (8011078 <LTDC_Init+0x9c>)
 8011014:	2208      	movs	r2, #8
 8011016:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8011018:	4b17      	ldr	r3, [pc, #92]	; (8011078 <LTDC_Init+0x9c>)
 801101a:	f44f 72c0 	mov.w	r2, #384	; 0x180
 801101e:	615a      	str	r2, [r3, #20]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 7; //7
 8011020:	4b15      	ldr	r3, [pc, #84]	; (8011078 <LTDC_Init+0x9c>)
 8011022:	2207      	movs	r2, #7
 8011024:	61da      	str	r2, [r3, #28]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8011026:	4b14      	ldr	r3, [pc, #80]	; (8011078 <LTDC_Init+0x9c>)
 8011028:	2200      	movs	r2, #0
 801102a:	62da      	str	r2, [r3, #44]	; 0x2c
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 801102c:	4812      	ldr	r0, [pc, #72]	; (8011078 <LTDC_Init+0x9c>)
 801102e:	f7f6 f861 	bl	80070f4 <HAL_RCCEx_PeriphCLKConfig>

	/* Background value */
	hltdc_discovery.Init.Backcolor.Blue = 0;
 8011032:	4b0e      	ldr	r3, [pc, #56]	; (801106c <LTDC_Init+0x90>)
 8011034:	2200      	movs	r2, #0
 8011036:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	hltdc_discovery.Init.Backcolor.Green = 0;
 801103a:	4b0c      	ldr	r3, [pc, #48]	; (801106c <LTDC_Init+0x90>)
 801103c:	2200      	movs	r2, #0
 801103e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	hltdc_discovery.Init.Backcolor.Red = 0;
 8011042:	4b0a      	ldr	r3, [pc, #40]	; (801106c <LTDC_Init+0x90>)
 8011044:	2200      	movs	r2, #0
 8011046:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 801104a:	4b08      	ldr	r3, [pc, #32]	; (801106c <LTDC_Init+0x90>)
 801104c:	2200      	movs	r2, #0
 801104e:	611a      	str	r2, [r3, #16]
	hltdc_discovery.Instance = LTDC;
 8011050:	4b06      	ldr	r3, [pc, #24]	; (801106c <LTDC_Init+0x90>)
 8011052:	4a0a      	ldr	r2, [pc, #40]	; (801107c <LTDC_Init+0xa0>)
 8011054:	601a      	str	r2, [r3, #0]

	/* Get LTDC Configuration from DSI Configuration */
	HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8011056:	490a      	ldr	r1, [pc, #40]	; (8011080 <LTDC_Init+0xa4>)
 8011058:	4804      	ldr	r0, [pc, #16]	; (801106c <LTDC_Init+0x90>)
 801105a:	f7f5 f9f7 	bl	800644c <HAL_LTDCEx_StructInitFromVideoConfig>

	/* Initialize the LTDC */
	HAL_LTDC_Init(&hltdc_discovery);
 801105e:	4803      	ldr	r0, [pc, #12]	; (801106c <LTDC_Init+0x90>)
 8011060:	f7f4 fe68 	bl	8005d34 <HAL_LTDC_Init>
}
 8011064:	bf00      	nop
 8011066:	4618      	mov	r0, r3
 8011068:	bd80      	pop	{r7, pc}
 801106a:	bf00      	nop
 801106c:	2002bc64 	.word	0x2002bc64
 8011070:	20020fb0 	.word	0x20020fb0
 8011074:	20021038 	.word	0x20021038
 8011078:	20020860 	.word	0x20020860
 801107c:	40016800 	.word	0x40016800
 8011080:	200207f4 	.word	0x200207f4

08011084 <LCD_Reset>:
 * @brief  BSP LCD Reset
 *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
 *         and desactivating it later.
 */
void LCD_Reset(void)
{
 8011084:	b580      	push	{r7, lr}
 8011086:	af00      	add	r7, sp, #0
	/* Activate XRES active low */
	IO_Output_control(DSI_Reset, On);
 8011088:	2101      	movs	r1, #1
 801108a:	201b      	movs	r0, #27
 801108c:	f7ff fdf6 	bl	8010c7c <IO_Output_control>

	HAL_Delay(20); /* wait 20 ms */
 8011090:	2014      	movs	r0, #20
 8011092:	f7ef ffa3 	bl	8000fdc <HAL_Delay>

	/* Desactivate XRES */
	IO_Output_control(DSI_Reset, Off);
 8011096:	2100      	movs	r1, #0
 8011098:	201b      	movs	r0, #27
 801109a:	f7ff fdef 	bl	8010c7c <IO_Output_control>

	/* Wait for 10ms after releasing XRES before sending commands */
	HAL_Delay(10);
 801109e:	200a      	movs	r0, #10
 80110a0:	f7ef ff9c 	bl	8000fdc <HAL_Delay>
}
 80110a4:	bf00      	nop
 80110a6:	bd80      	pop	{r7, pc}

080110a8 <LCD_Init>:

LCD_StateTypeDef LCD_Init()
{
 80110a8:	b580      	push	{r7, lr}
 80110aa:	af00      	add	r7, sp, #0
	LCD_Reset();
 80110ac:	f7ff ffea 	bl	8011084 <LCD_Reset>
	BSP_LCD_MspInit();
 80110b0:	f7fe fc06 	bl	800f8c0 <BSP_LCD_MspInit>
	DSI_Init(LCD_ORIENTATION_LANDSCAPE);
 80110b4:	2001      	movs	r0, #1
 80110b6:	f7ff fefd 	bl	8010eb4 <DSI_Init>
	LTDC_Init();
 80110ba:	f7ff ff8f 	bl	8010fdc <LTDC_Init>
	HAL_DSI_Start(&hdsi);
 80110be:	480d      	ldr	r0, [pc, #52]	; (80110f4 <LCD_Init+0x4c>)
 80110c0:	f7f2 f866 	bl	8003190 <HAL_DSI_Start>
	SRAM_Init();
 80110c4:	f000 f832 	bl	801112c <SRAM_Init>

	/* Initialize the font */
	BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 80110c8:	480b      	ldr	r0, [pc, #44]	; (80110f8 <LCD_Init+0x50>)
 80110ca:	f7fe fa33 	bl	800f534 <BSP_LCD_SetFont>

	BSP_LCD_LayerDefaultInit(0, LCD_FRAMEBUFFER1_ADDR);
 80110ce:	f04f 41c8 	mov.w	r1, #1677721600	; 0x64000000
 80110d2:	2000      	movs	r0, #0
 80110d4:	f7fe f94a 	bl	800f36c <BSP_LCD_LayerDefaultInit>

	BSP_LCD_SetLayerVisible (0, ENABLE);
 80110d8:	2101      	movs	r1, #1
 80110da:	2000      	movs	r0, #0
 80110dc:	f7fe f9b6 	bl	800f44c <BSP_LCD_SetLayerVisible>
	BSP_LCD_SetLayerVisible(1, DISABLE);
 80110e0:	2100      	movs	r1, #0
 80110e2:	2001      	movs	r0, #1
 80110e4:	f7fe f9b2 	bl	800f44c <BSP_LCD_SetLayerVisible>

	/* Select the LCD Background Layer  */
	BSP_LCD_SelectLayer(0);
 80110e8:	2000      	movs	r0, #0
 80110ea:	f7fe f99f 	bl	800f42c <BSP_LCD_SelectLayer>
	return LCD_OK;
 80110ee:	2300      	movs	r3, #0
}
 80110f0:	4618      	mov	r0, r3
 80110f2:	bd80      	pop	{r7, pc}
 80110f4:	2002aed4 	.word	0x2002aed4
 80110f8:	20020010 	.word	0x20020010

080110fc <SPI_Test>:
 * SPI_FailTypedef Enum
 *
 *-----------------------------------------*/

SPI_FailTypedef SPI_Test(void)
{
 80110fc:	b580      	push	{r7, lr}
 80110fe:	b082      	sub	sp, #8
 8011100:	af00      	add	r7, sp, #0
//	uint16_t time_out = 0;

	/*****************************************************/
	//check if RTC times out
	/*****************************************************/
	select_RTC();
 8011102:	f7fe fd97 	bl	800fc34 <select_RTC>

	for (uint8_t k = 0; k < 5; k++)
 8011106:	2300      	movs	r3, #0
 8011108:	71fb      	strb	r3, [r7, #7]
 801110a:	e002      	b.n	8011112 <SPI_Test+0x16>
 801110c:	79fb      	ldrb	r3, [r7, #7]
 801110e:	3301      	adds	r3, #1
 8011110:	71fb      	strb	r3, [r7, #7]
 8011112:	79fb      	ldrb	r3, [r7, #7]
 8011114:	2b04      	cmp	r3, #4
 8011116:	d9f9      	bls.n	801110c <SPI_Test+0x10>
//
//	for (k = 0; k < 5; k++)
//	{
//		;
//	}
	release_RTC();
 8011118:	f7fe fd94 	bl	800fc44 <release_RTC>

	return NV_RAM_SPI_Test();
 801111c:	f7ff fa4f 	bl	80105be <NV_RAM_SPI_Test>
 8011120:	4603      	mov	r3, r0


}
 8011122:	4618      	mov	r0, r3
 8011124:	3708      	adds	r7, #8
 8011126:	46bd      	mov	sp, r7
 8011128:	bd80      	pop	{r7, pc}
	...

0801112c <SRAM_Init>:
SRAM_HandleTypeDef SRAM_Dev;
FMC_NORSRAM_TimingTypeDef p;
FMC_NORSRAM_TimingTypeDef ex_p;

void SRAM_Init(void)
{
 801112c:	b580      	push	{r7, lr}
 801112e:	af00      	add	r7, sp, #0


	HAL_SRAM_DeInit(&SRAM_Dev);
 8011130:	4824      	ldr	r0, [pc, #144]	; (80111c4 <SRAM_Init+0x98>)
 8011132:	f7f7 fa65 	bl	8008600 <HAL_SRAM_DeInit>

	SRAM_Dev.Instance = FMC_NORSRAM_DEVICE;
 8011136:	4b23      	ldr	r3, [pc, #140]	; (80111c4 <SRAM_Init+0x98>)
 8011138:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 801113c:	601a      	str	r2, [r3, #0]

	SRAM_Dev.Init.NSBank = FMC_NORSRAM_BANK2;
 801113e:	4b21      	ldr	r3, [pc, #132]	; (80111c4 <SRAM_Init+0x98>)
 8011140:	2202      	movs	r2, #2
 8011142:	609a      	str	r2, [r3, #8]
	SRAM_Dev.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 8011144:	4b1f      	ldr	r3, [pc, #124]	; (80111c4 <SRAM_Init+0x98>)
 8011146:	2200      	movs	r2, #0
 8011148:	60da      	str	r2, [r3, #12]
	SRAM_Dev.Init.MemoryType = FMC_MEMORY_TYPE_SRAM;
 801114a:	4b1e      	ldr	r3, [pc, #120]	; (80111c4 <SRAM_Init+0x98>)
 801114c:	2200      	movs	r2, #0
 801114e:	611a      	str	r2, [r3, #16]
	SRAM_Dev.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 8011150:	4b1c      	ldr	r3, [pc, #112]	; (80111c4 <SRAM_Init+0x98>)
 8011152:	2210      	movs	r2, #16
 8011154:	615a      	str	r2, [r3, #20]
	SRAM_Dev.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_DISABLE;
 8011156:	4b1b      	ldr	r3, [pc, #108]	; (80111c4 <SRAM_Init+0x98>)
 8011158:	2200      	movs	r2, #0
 801115a:	619a      	str	r2, [r3, #24]
	SRAM_Dev.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 801115c:	4b19      	ldr	r3, [pc, #100]	; (80111c4 <SRAM_Init+0x98>)
 801115e:	2200      	movs	r2, #0
 8011160:	631a      	str	r2, [r3, #48]	; 0x30
	SRAM_Dev.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8011162:	4b18      	ldr	r3, [pc, #96]	; (80111c4 <SRAM_Init+0x98>)
 8011164:	2200      	movs	r2, #0
 8011166:	61da      	str	r2, [r3, #28]
	SRAM_Dev.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 8011168:	4b16      	ldr	r3, [pc, #88]	; (80111c4 <SRAM_Init+0x98>)
 801116a:	2200      	movs	r2, #0
 801116c:	621a      	str	r2, [r3, #32]
	SRAM_Dev.Init.WriteOperation = FMC_WRITE_OPERATION_ENABLE;
 801116e:	4b15      	ldr	r3, [pc, #84]	; (80111c4 <SRAM_Init+0x98>)
 8011170:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8011174:	625a      	str	r2, [r3, #36]	; 0x24
	SRAM_Dev.Init.WaitSignal = FMC_WAIT_SIGNAL_DISABLE;
 8011176:	4b13      	ldr	r3, [pc, #76]	; (80111c4 <SRAM_Init+0x98>)
 8011178:	2200      	movs	r2, #0
 801117a:	629a      	str	r2, [r3, #40]	; 0x28
	SRAM_Dev.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 801117c:	4b11      	ldr	r3, [pc, #68]	; (80111c4 <SRAM_Init+0x98>)
 801117e:	2200      	movs	r2, #0
 8011180:	62da      	str	r2, [r3, #44]	; 0x2c
	SRAM_Dev.Init.WriteBurst = FMC_WRITE_BURST_DISABLE;
 8011182:	4b10      	ldr	r3, [pc, #64]	; (80111c4 <SRAM_Init+0x98>)
 8011184:	2200      	movs	r2, #0
 8011186:	635a      	str	r2, [r3, #52]	; 0x34
	//	SRAM_Dev.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
	//	SRAM_Dev.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;

		p.AddressSetupTime = 2;
 8011188:	4b0f      	ldr	r3, [pc, #60]	; (80111c8 <SRAM_Init+0x9c>)
 801118a:	2202      	movs	r2, #2
 801118c:	601a      	str	r2, [r3, #0]
		p.AddressHoldTime = 1;
 801118e:	4b0e      	ldr	r3, [pc, #56]	; (80111c8 <SRAM_Init+0x9c>)
 8011190:	2201      	movs	r2, #1
 8011192:	605a      	str	r2, [r3, #4]
		p.DataSetupTime = 2;
 8011194:	4b0c      	ldr	r3, [pc, #48]	; (80111c8 <SRAM_Init+0x9c>)
 8011196:	2202      	movs	r2, #2
 8011198:	609a      	str	r2, [r3, #8]
		p.BusTurnAroundDuration = 1;
 801119a:	4b0b      	ldr	r3, [pc, #44]	; (80111c8 <SRAM_Init+0x9c>)
 801119c:	2201      	movs	r2, #1
 801119e:	60da      	str	r2, [r3, #12]
		p.CLKDivision = 2;
 80111a0:	4b09      	ldr	r3, [pc, #36]	; (80111c8 <SRAM_Init+0x9c>)
 80111a2:	2202      	movs	r2, #2
 80111a4:	611a      	str	r2, [r3, #16]
		p.DataLatency = 1;
 80111a6:	4b08      	ldr	r3, [pc, #32]	; (80111c8 <SRAM_Init+0x9c>)
 80111a8:	2201      	movs	r2, #1
 80111aa:	615a      	str	r2, [r3, #20]
		p.AccessMode = FMC_ACCESS_MODE_B;
 80111ac:	4b06      	ldr	r3, [pc, #24]	; (80111c8 <SRAM_Init+0x9c>)
 80111ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80111b2:	619a      	str	r2, [r3, #24]
//	p.DataSetupTime = 3;
//	p.BusTurnAroundDuration = 1;
//	p.CLKDivision = 2;
//	p.DataLatency = 1;

	HAL_SRAM_Init(&SRAM_Dev, &p, &ex_p);
 80111b4:	4a05      	ldr	r2, [pc, #20]	; (80111cc <SRAM_Init+0xa0>)
 80111b6:	4904      	ldr	r1, [pc, #16]	; (80111c8 <SRAM_Init+0x9c>)
 80111b8:	4802      	ldr	r0, [pc, #8]	; (80111c4 <SRAM_Init+0x98>)
 80111ba:	f7f7 f9dd 	bl	8008578 <HAL_SRAM_Init>


}
 80111be:	bf00      	nop
 80111c0:	bd80      	pop	{r7, pc}
 80111c2:	bf00      	nop
 80111c4:	2002c098 	.word	0x2002c098
 80111c8:	2002bd18 	.word	0x2002bd18
 80111cc:	2002bd34 	.word	0x2002bd34

080111d0 <TIM3_Stop>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM3_Stop(void)
{
 80111d0:	b580      	push	{r7, lr}
 80111d2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim3);
 80111d4:	4802      	ldr	r0, [pc, #8]	; (80111e0 <TIM3_Stop+0x10>)
 80111d6:	f7f7 fa76 	bl	80086c6 <HAL_TIM_Base_Stop_IT>
}
 80111da:	bf00      	nop
 80111dc:	bd80      	pop	{r7, pc}
 80111de:	bf00      	nop
 80111e0:	2002b500 	.word	0x2002b500

080111e4 <TIM3_Start>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM3_Start(void)
{
 80111e4:	b580      	push	{r7, lr}
 80111e6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 80111e8:	4802      	ldr	r0, [pc, #8]	; (80111f4 <TIM3_Start+0x10>)
 80111ea:	f7f7 fa51 	bl	8008690 <HAL_TIM_Base_Start_IT>
}
 80111ee:	bf00      	nop
 80111f0:	bd80      	pop	{r7, pc}
 80111f2:	bf00      	nop
 80111f4:	2002b500 	.word	0x2002b500

080111f8 <TIM4_Stop>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM4_Stop(void)
{
 80111f8:	b580      	push	{r7, lr}
 80111fa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(&htim4);
 80111fc:	4802      	ldr	r0, [pc, #8]	; (8011208 <TIM4_Stop+0x10>)
 80111fe:	f7f7 fa62 	bl	80086c6 <HAL_TIM_Base_Stop_IT>
}
 8011202:	bf00      	nop
 8011204:	bd80      	pop	{r7, pc}
 8011206:	bf00      	nop
 8011208:	2002b480 	.word	0x2002b480

0801120c <TIM4_Start>:
 *Outputs:
 *---------
 *
 *-----------------------------------------*/
void TIM4_Start(void)
{
 801120c:	b580      	push	{r7, lr}
 801120e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8011210:	4802      	ldr	r0, [pc, #8]	; (801121c <TIM4_Start+0x10>)
 8011212:	f7f7 fa3d 	bl	8008690 <HAL_TIM_Base_Start_IT>
}
 8011216:	bf00      	nop
 8011218:	bd80      	pop	{r7, pc}
 801121a:	bf00      	nop
 801121c:	2002b480 	.word	0x2002b480

08011220 <UART_Init>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void UART_Init(COM_TypeDef COMx, uint32_t BaudRate)
{
 8011220:	b580      	push	{r7, lr}
 8011222:	b082      	sub	sp, #8
 8011224:	af00      	add	r7, sp, #0
 8011226:	4603      	mov	r3, r0
 8011228:	6039      	str	r1, [r7, #0]
 801122a:	71fb      	strb	r3, [r7, #7]

	HAL_UART_DeInit(&huartx[COMx]);
 801122c:	79fa      	ldrb	r2, [r7, #7]
 801122e:	4613      	mov	r3, r2
 8011230:	00db      	lsls	r3, r3, #3
 8011232:	1a9b      	subs	r3, r3, r2
 8011234:	011b      	lsls	r3, r3, #4
 8011236:	4a41      	ldr	r2, [pc, #260]	; (801133c <UART_Init+0x11c>)
 8011238:	4413      	add	r3, r2
 801123a:	4618      	mov	r0, r3
 801123c:	f7f8 facb 	bl	80097d6 <HAL_UART_DeInit>
	huartx[COMx].Instance = COM_USART[COMx];
 8011240:	79fa      	ldrb	r2, [r7, #7]
 8011242:	79fb      	ldrb	r3, [r7, #7]
 8011244:	493e      	ldr	r1, [pc, #248]	; (8011340 <UART_Init+0x120>)
 8011246:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801124a:	483c      	ldr	r0, [pc, #240]	; (801133c <UART_Init+0x11c>)
 801124c:	4613      	mov	r3, r2
 801124e:	00db      	lsls	r3, r3, #3
 8011250:	1a9b      	subs	r3, r3, r2
 8011252:	011b      	lsls	r3, r3, #4
 8011254:	4403      	add	r3, r0
 8011256:	6019      	str	r1, [r3, #0]
	huartx[COMx].Init.BaudRate = BaudRate;
 8011258:	79fa      	ldrb	r2, [r7, #7]
 801125a:	4938      	ldr	r1, [pc, #224]	; (801133c <UART_Init+0x11c>)
 801125c:	4613      	mov	r3, r2
 801125e:	00db      	lsls	r3, r3, #3
 8011260:	1a9b      	subs	r3, r3, r2
 8011262:	011b      	lsls	r3, r3, #4
 8011264:	440b      	add	r3, r1
 8011266:	3304      	adds	r3, #4
 8011268:	683a      	ldr	r2, [r7, #0]
 801126a:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.WordLength = UART_WORDLENGTH_8B;
 801126c:	79fa      	ldrb	r2, [r7, #7]
 801126e:	4933      	ldr	r1, [pc, #204]	; (801133c <UART_Init+0x11c>)
 8011270:	4613      	mov	r3, r2
 8011272:	00db      	lsls	r3, r3, #3
 8011274:	1a9b      	subs	r3, r3, r2
 8011276:	011b      	lsls	r3, r3, #4
 8011278:	440b      	add	r3, r1
 801127a:	3308      	adds	r3, #8
 801127c:	2200      	movs	r2, #0
 801127e:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.StopBits = UART_STOPBITS_1;
 8011280:	79fa      	ldrb	r2, [r7, #7]
 8011282:	492e      	ldr	r1, [pc, #184]	; (801133c <UART_Init+0x11c>)
 8011284:	4613      	mov	r3, r2
 8011286:	00db      	lsls	r3, r3, #3
 8011288:	1a9b      	subs	r3, r3, r2
 801128a:	011b      	lsls	r3, r3, #4
 801128c:	440b      	add	r3, r1
 801128e:	330c      	adds	r3, #12
 8011290:	2200      	movs	r2, #0
 8011292:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.Parity = UART_PARITY_NONE;
 8011294:	79fa      	ldrb	r2, [r7, #7]
 8011296:	4929      	ldr	r1, [pc, #164]	; (801133c <UART_Init+0x11c>)
 8011298:	4613      	mov	r3, r2
 801129a:	00db      	lsls	r3, r3, #3
 801129c:	1a9b      	subs	r3, r3, r2
 801129e:	011b      	lsls	r3, r3, #4
 80112a0:	440b      	add	r3, r1
 80112a2:	3310      	adds	r3, #16
 80112a4:	2200      	movs	r2, #0
 80112a6:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.Mode = UART_MODE_TX_RX;
 80112a8:	79fa      	ldrb	r2, [r7, #7]
 80112aa:	4924      	ldr	r1, [pc, #144]	; (801133c <UART_Init+0x11c>)
 80112ac:	4613      	mov	r3, r2
 80112ae:	00db      	lsls	r3, r3, #3
 80112b0:	1a9b      	subs	r3, r3, r2
 80112b2:	011b      	lsls	r3, r3, #4
 80112b4:	440b      	add	r3, r1
 80112b6:	3314      	adds	r3, #20
 80112b8:	220c      	movs	r2, #12
 80112ba:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80112bc:	79fa      	ldrb	r2, [r7, #7]
 80112be:	491f      	ldr	r1, [pc, #124]	; (801133c <UART_Init+0x11c>)
 80112c0:	4613      	mov	r3, r2
 80112c2:	00db      	lsls	r3, r3, #3
 80112c4:	1a9b      	subs	r3, r3, r2
 80112c6:	011b      	lsls	r3, r3, #4
 80112c8:	440b      	add	r3, r1
 80112ca:	3318      	adds	r3, #24
 80112cc:	2200      	movs	r2, #0
 80112ce:	601a      	str	r2, [r3, #0]
	huartx[COMx].Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80112d0:	79fa      	ldrb	r2, [r7, #7]
 80112d2:	491a      	ldr	r1, [pc, #104]	; (801133c <UART_Init+0x11c>)
 80112d4:	4613      	mov	r3, r2
 80112d6:	00db      	lsls	r3, r3, #3
 80112d8:	1a9b      	subs	r3, r3, r2
 80112da:	011b      	lsls	r3, r3, #4
 80112dc:	440b      	add	r3, r1
 80112de:	3320      	adds	r3, #32
 80112e0:	2200      	movs	r2, #0
 80112e2:	601a      	str	r2, [r3, #0]
	huartx[COMx].AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80112e4:	79fa      	ldrb	r2, [r7, #7]
 80112e6:	4915      	ldr	r1, [pc, #84]	; (801133c <UART_Init+0x11c>)
 80112e8:	4613      	mov	r3, r2
 80112ea:	00db      	lsls	r3, r3, #3
 80112ec:	1a9b      	subs	r3, r3, r2
 80112ee:	011b      	lsls	r3, r3, #4
 80112f0:	440b      	add	r3, r1
 80112f2:	3324      	adds	r3, #36	; 0x24
 80112f4:	2200      	movs	r2, #0
 80112f6:	601a      	str	r2, [r3, #0]
	HAL_UART_Init(&huartx[COMx]);
 80112f8:	79fa      	ldrb	r2, [r7, #7]
 80112fa:	4613      	mov	r3, r2
 80112fc:	00db      	lsls	r3, r3, #3
 80112fe:	1a9b      	subs	r3, r3, r2
 8011300:	011b      	lsls	r3, r3, #4
 8011302:	4a0e      	ldr	r2, [pc, #56]	; (801133c <UART_Init+0x11c>)
 8011304:	4413      	add	r3, r2
 8011306:	4618      	mov	r0, r3
 8011308:	f7f8 fa14 	bl	8009734 <HAL_UART_Init>

	__HAL_UART_ENABLE_IT(&huartx[COMx], UART_IT_RXNE);
 801130c:	79fa      	ldrb	r2, [r7, #7]
 801130e:	490b      	ldr	r1, [pc, #44]	; (801133c <UART_Init+0x11c>)
 8011310:	4613      	mov	r3, r2
 8011312:	00db      	lsls	r3, r3, #3
 8011314:	1a9b      	subs	r3, r3, r2
 8011316:	011b      	lsls	r3, r3, #4
 8011318:	440b      	add	r3, r1
 801131a:	6819      	ldr	r1, [r3, #0]
 801131c:	79fa      	ldrb	r2, [r7, #7]
 801131e:	4807      	ldr	r0, [pc, #28]	; (801133c <UART_Init+0x11c>)
 8011320:	4613      	mov	r3, r2
 8011322:	00db      	lsls	r3, r3, #3
 8011324:	1a9b      	subs	r3, r3, r2
 8011326:	011b      	lsls	r3, r3, #4
 8011328:	4403      	add	r3, r0
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	681b      	ldr	r3, [r3, #0]
 801132e:	f043 0320 	orr.w	r3, r3, #32
 8011332:	600b      	str	r3, [r1, #0]
}
 8011334:	bf00      	nop
 8011336:	3708      	adds	r7, #8
 8011338:	46bd      	mov	sp, r7
 801133a:	bd80      	pop	{r7, pc}
 801133c:	2002c0e4 	.word	0x2002c0e4
 8011340:	200200b4 	.word	0x200200b4

08011344 <HAL_UART_MspInit>:
	HAL_UART_Init(&huartx[COMx]);

}

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b08e      	sub	sp, #56	; 0x38
 8011348:	af00      	add	r7, sp, #0
 801134a:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct;
	if(uartHandle->Instance==UART4)
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	681b      	ldr	r3, [r3, #0]
 8011350:	4a91      	ldr	r2, [pc, #580]	; (8011598 <HAL_UART_MspInit+0x254>)
 8011352:	4293      	cmp	r3, r2
 8011354:	d136      	bne.n	80113c4 <HAL_UART_MspInit+0x80>
	{
		/* UART4 clock enable */
		__HAL_RCC_UART4_CLK_ENABLE();
 8011356:	4a91      	ldr	r2, [pc, #580]	; (801159c <HAL_UART_MspInit+0x258>)
 8011358:	4b90      	ldr	r3, [pc, #576]	; (801159c <HAL_UART_MspInit+0x258>)
 801135a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801135c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8011360:	6413      	str	r3, [r2, #64]	; 0x40
 8011362:	4b8e      	ldr	r3, [pc, #568]	; (801159c <HAL_UART_MspInit+0x258>)
 8011364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011366:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 801136a:	623b      	str	r3, [r7, #32]
 801136c:	6a3b      	ldr	r3, [r7, #32]

		HAL_NVIC_SetPriority(UART4_IRQn, 0x0f, 0);
 801136e:	2200      	movs	r2, #0
 8011370:	210f      	movs	r1, #15
 8011372:	2034      	movs	r0, #52	; 0x34
 8011374:	f7f0 fc57 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART4_IRQn);
 8011378:	2034      	movs	r0, #52	; 0x34
 801137a:	f7f0 fc70 	bl	8001c5e <HAL_NVIC_EnableIRQ>

		/**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PH13     ------> UART4_TX
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_9;
 801137e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011382:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011384:	2302      	movs	r3, #2
 8011386:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011388:	2300      	movs	r3, #0
 801138a:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801138c:	2303      	movs	r3, #3
 801138e:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8011390:	2308      	movs	r3, #8
 8011392:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8011394:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011398:	4619      	mov	r1, r3
 801139a:	4881      	ldr	r0, [pc, #516]	; (80115a0 <HAL_UART_MspInit+0x25c>)
 801139c:	f7f1 ff22 	bl	80031e4 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = GPIO_PIN_13;
 80113a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80113a4:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80113a6:	2302      	movs	r3, #2
 80113a8:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80113aa:	2300      	movs	r3, #0
 80113ac:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80113ae:	2303      	movs	r3, #3
 80113b0:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80113b2:	2308      	movs	r3, #8
 80113b4:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80113b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80113ba:	4619      	mov	r1, r3
 80113bc:	4879      	ldr	r0, [pc, #484]	; (80115a4 <HAL_UART_MspInit+0x260>)
 80113be:	f7f1 ff11 	bl	80031e4 <HAL_GPIO_Init>

		/* USER CODE BEGIN USART6_MspInit 1 */

		/* USER CODE END USART6_MspInit 1 */
	}
}
 80113c2:	e0e4      	b.n	801158e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==UART5)
 80113c4:	687b      	ldr	r3, [r7, #4]
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	4a77      	ldr	r2, [pc, #476]	; (80115a8 <HAL_UART_MspInit+0x264>)
 80113ca:	4293      	cmp	r3, r2
 80113cc:	d136      	bne.n	801143c <HAL_UART_MspInit+0xf8>
		__HAL_RCC_UART5_CLK_ENABLE();
 80113ce:	4a73      	ldr	r2, [pc, #460]	; (801159c <HAL_UART_MspInit+0x258>)
 80113d0:	4b72      	ldr	r3, [pc, #456]	; (801159c <HAL_UART_MspInit+0x258>)
 80113d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80113d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80113d8:	6413      	str	r3, [r2, #64]	; 0x40
 80113da:	4b70      	ldr	r3, [pc, #448]	; (801159c <HAL_UART_MspInit+0x258>)
 80113dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80113de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80113e2:	61fb      	str	r3, [r7, #28]
 80113e4:	69fb      	ldr	r3, [r7, #28]
		HAL_NVIC_SetPriority(UART5_IRQn, 0x0f, 0);
 80113e6:	2200      	movs	r2, #0
 80113e8:	210f      	movs	r1, #15
 80113ea:	2035      	movs	r0, #53	; 0x35
 80113ec:	f7f0 fc1b 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART5_IRQn);
 80113f0:	2035      	movs	r0, #53	; 0x35
 80113f2:	f7f0 fc34 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_12;
 80113f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80113fa:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80113fc:	2302      	movs	r3, #2
 80113fe:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011400:	2300      	movs	r3, #0
 8011402:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011404:	2303      	movs	r3, #3
 8011406:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8011408:	2308      	movs	r3, #8
 801140a:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801140c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011410:	4619      	mov	r1, r3
 8011412:	4866      	ldr	r0, [pc, #408]	; (80115ac <HAL_UART_MspInit+0x268>)
 8011414:	f7f1 fee6 	bl	80031e4 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_8;
 8011418:	f44f 7380 	mov.w	r3, #256	; 0x100
 801141c:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801141e:	2302      	movs	r3, #2
 8011420:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011422:	2300      	movs	r3, #0
 8011424:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011426:	2303      	movs	r3, #3
 8011428:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF7_UART5;
 801142a:	2307      	movs	r3, #7
 801142c:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801142e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011432:	4619      	mov	r1, r3
 8011434:	485e      	ldr	r0, [pc, #376]	; (80115b0 <HAL_UART_MspInit+0x26c>)
 8011436:	f7f1 fed5 	bl	80031e4 <HAL_GPIO_Init>
}
 801143a:	e0a8      	b.n	801158e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==UART8)
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	4a5c      	ldr	r2, [pc, #368]	; (80115b4 <HAL_UART_MspInit+0x270>)
 8011442:	4293      	cmp	r3, r2
 8011444:	d124      	bne.n	8011490 <HAL_UART_MspInit+0x14c>
		__HAL_RCC_UART8_CLK_ENABLE();
 8011446:	4a55      	ldr	r2, [pc, #340]	; (801159c <HAL_UART_MspInit+0x258>)
 8011448:	4b54      	ldr	r3, [pc, #336]	; (801159c <HAL_UART_MspInit+0x258>)
 801144a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801144c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8011450:	6413      	str	r3, [r2, #64]	; 0x40
 8011452:	4b52      	ldr	r3, [pc, #328]	; (801159c <HAL_UART_MspInit+0x258>)
 8011454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011456:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801145a:	61bb      	str	r3, [r7, #24]
 801145c:	69bb      	ldr	r3, [r7, #24]
		HAL_NVIC_SetPriority(UART8_IRQn, 0x0f, 0);
 801145e:	2200      	movs	r2, #0
 8011460:	210f      	movs	r1, #15
 8011462:	2053      	movs	r0, #83	; 0x53
 8011464:	f7f0 fbdf 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(UART8_IRQn);
 8011468:	2053      	movs	r0, #83	; 0x53
 801146a:	f7f0 fbf8 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 801146e:	2303      	movs	r3, #3
 8011470:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011472:	2302      	movs	r3, #2
 8011474:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011476:	2300      	movs	r3, #0
 8011478:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801147a:	2303      	movs	r3, #3
 801147c:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 801147e:	2308      	movs	r3, #8
 8011480:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8011482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011486:	4619      	mov	r1, r3
 8011488:	484b      	ldr	r0, [pc, #300]	; (80115b8 <HAL_UART_MspInit+0x274>)
 801148a:	f7f1 feab 	bl	80031e4 <HAL_GPIO_Init>
}
 801148e:	e07e      	b.n	801158e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART1)
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	681b      	ldr	r3, [r3, #0]
 8011494:	4a49      	ldr	r2, [pc, #292]	; (80115bc <HAL_UART_MspInit+0x278>)
 8011496:	4293      	cmp	r3, r2
 8011498:	d125      	bne.n	80114e6 <HAL_UART_MspInit+0x1a2>
		__HAL_RCC_USART1_CLK_ENABLE();
 801149a:	4a40      	ldr	r2, [pc, #256]	; (801159c <HAL_UART_MspInit+0x258>)
 801149c:	4b3f      	ldr	r3, [pc, #252]	; (801159c <HAL_UART_MspInit+0x258>)
 801149e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80114a0:	f043 0310 	orr.w	r3, r3, #16
 80114a4:	6453      	str	r3, [r2, #68]	; 0x44
 80114a6:	4b3d      	ldr	r3, [pc, #244]	; (801159c <HAL_UART_MspInit+0x258>)
 80114a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80114aa:	f003 0310 	and.w	r3, r3, #16
 80114ae:	617b      	str	r3, [r7, #20]
 80114b0:	697b      	ldr	r3, [r7, #20]
		HAL_NVIC_SetPriority(USART1_IRQn, 0x0F, 0);
 80114b2:	2200      	movs	r2, #0
 80114b4:	210f      	movs	r1, #15
 80114b6:	2025      	movs	r0, #37	; 0x25
 80114b8:	f7f0 fbb5 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 80114bc:	2025      	movs	r0, #37	; 0x25
 80114be:	f7f0 fbce 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_14 | GPIO_PIN_15;
 80114c2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80114c6:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80114c8:	2302      	movs	r3, #2
 80114ca:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80114cc:	2300      	movs	r3, #0
 80114ce:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80114d0:	2303      	movs	r3, #3
 80114d2:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80114d4:	2304      	movs	r3, #4
 80114d6:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80114d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80114dc:	4619      	mov	r1, r3
 80114de:	4834      	ldr	r0, [pc, #208]	; (80115b0 <HAL_UART_MspInit+0x26c>)
 80114e0:	f7f1 fe80 	bl	80031e4 <HAL_GPIO_Init>
}
 80114e4:	e053      	b.n	801158e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART3)
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	681b      	ldr	r3, [r3, #0]
 80114ea:	4a35      	ldr	r2, [pc, #212]	; (80115c0 <HAL_UART_MspInit+0x27c>)
 80114ec:	4293      	cmp	r3, r2
 80114ee:	d125      	bne.n	801153c <HAL_UART_MspInit+0x1f8>
		__HAL_RCC_USART3_CLK_ENABLE();
 80114f0:	4a2a      	ldr	r2, [pc, #168]	; (801159c <HAL_UART_MspInit+0x258>)
 80114f2:	4b2a      	ldr	r3, [pc, #168]	; (801159c <HAL_UART_MspInit+0x258>)
 80114f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80114f6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80114fa:	6413      	str	r3, [r2, #64]	; 0x40
 80114fc:	4b27      	ldr	r3, [pc, #156]	; (801159c <HAL_UART_MspInit+0x258>)
 80114fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011500:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8011504:	613b      	str	r3, [r7, #16]
 8011506:	693b      	ldr	r3, [r7, #16]
		HAL_NVIC_SetPriority(USART3_IRQn, 0x0f, 0);
 8011508:	2200      	movs	r2, #0
 801150a:	210f      	movs	r1, #15
 801150c:	2027      	movs	r0, #39	; 0x27
 801150e:	f7f0 fb8a 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART3_IRQn);
 8011512:	2027      	movs	r0, #39	; 0x27
 8011514:	f7f0 fba3 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8011518:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 801151c:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801151e:	2302      	movs	r3, #2
 8011520:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011522:	2300      	movs	r3, #0
 8011524:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011526:	2303      	movs	r3, #3
 8011528:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 801152a:	2307      	movs	r3, #7
 801152c:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 801152e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011532:	4619      	mov	r1, r3
 8011534:	481d      	ldr	r0, [pc, #116]	; (80115ac <HAL_UART_MspInit+0x268>)
 8011536:	f7f1 fe55 	bl	80031e4 <HAL_GPIO_Init>
}
 801153a:	e028      	b.n	801158e <HAL_UART_MspInit+0x24a>
	else if(uartHandle->Instance==USART6)
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	681b      	ldr	r3, [r3, #0]
 8011540:	4a20      	ldr	r2, [pc, #128]	; (80115c4 <HAL_UART_MspInit+0x280>)
 8011542:	4293      	cmp	r3, r2
 8011544:	d123      	bne.n	801158e <HAL_UART_MspInit+0x24a>
		__HAL_RCC_USART6_CLK_ENABLE();
 8011546:	4a15      	ldr	r2, [pc, #84]	; (801159c <HAL_UART_MspInit+0x258>)
 8011548:	4b14      	ldr	r3, [pc, #80]	; (801159c <HAL_UART_MspInit+0x258>)
 801154a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801154c:	f043 0320 	orr.w	r3, r3, #32
 8011550:	6453      	str	r3, [r2, #68]	; 0x44
 8011552:	4b12      	ldr	r3, [pc, #72]	; (801159c <HAL_UART_MspInit+0x258>)
 8011554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011556:	f003 0320 	and.w	r3, r3, #32
 801155a:	60fb      	str	r3, [r7, #12]
 801155c:	68fb      	ldr	r3, [r7, #12]
		HAL_NVIC_SetPriority(USART6_IRQn, 0x0f, 0);
 801155e:	2200      	movs	r2, #0
 8011560:	210f      	movs	r1, #15
 8011562:	2047      	movs	r0, #71	; 0x47
 8011564:	f7f0 fb5f 	bl	8001c26 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART6_IRQn);
 8011568:	2047      	movs	r0, #71	; 0x47
 801156a:	f7f0 fb78 	bl	8001c5e <HAL_NVIC_EnableIRQ>
		GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 801156e:	23c0      	movs	r3, #192	; 0xc0
 8011570:	627b      	str	r3, [r7, #36]	; 0x24
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011572:	2302      	movs	r3, #2
 8011574:	62bb      	str	r3, [r7, #40]	; 0x28
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011576:	2300      	movs	r3, #0
 8011578:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801157a:	2303      	movs	r3, #3
 801157c:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 801157e:	2308      	movs	r3, #8
 8011580:	637b      	str	r3, [r7, #52]	; 0x34
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011582:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011586:	4619      	mov	r1, r3
 8011588:	4808      	ldr	r0, [pc, #32]	; (80115ac <HAL_UART_MspInit+0x268>)
 801158a:	f7f1 fe2b 	bl	80031e4 <HAL_GPIO_Init>
}
 801158e:	bf00      	nop
 8011590:	3738      	adds	r7, #56	; 0x38
 8011592:	46bd      	mov	sp, r7
 8011594:	bd80      	pop	{r7, pc}
 8011596:	bf00      	nop
 8011598:	40004c00 	.word	0x40004c00
 801159c:	40023800 	.word	0x40023800
 80115a0:	40022000 	.word	0x40022000
 80115a4:	40021c00 	.word	0x40021c00
 80115a8:	40005000 	.word	0x40005000
 80115ac:	40020800 	.word	0x40020800
 80115b0:	40020400 	.word	0x40020400
 80115b4:	40007c00 	.word	0x40007c00
 80115b8:	40021000 	.word	0x40021000
 80115bc:	40011000 	.word	0x40011000
 80115c0:	40004800 	.word	0x40004800
 80115c4:	40011400 	.word	0x40011400

080115c8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80115c8:	b580      	push	{r7, lr}
 80115ca:	b082      	sub	sp, #8
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	6078      	str	r0, [r7, #4]

	if(uartHandle->Instance==UART4)
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	4a40      	ldr	r2, [pc, #256]	; (80116d8 <HAL_UART_MspDeInit+0x110>)
 80115d6:	4293      	cmp	r3, r2
 80115d8:	d113      	bne.n	8011602 <HAL_UART_MspDeInit+0x3a>
	{
		/* USER CODE BEGIN UART4_MspDeInit 0 */

		/* USER CODE END UART4_MspDeInit 0 */
		/* Peripheral clock disable */
		__HAL_RCC_UART4_CLK_DISABLE();
 80115da:	4a40      	ldr	r2, [pc, #256]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 80115dc:	4b3f      	ldr	r3, [pc, #252]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 80115de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80115e0:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80115e4:	6413      	str	r3, [r2, #64]	; 0x40

		/**UART4 GPIO Configuration
    PI9     ------> UART4_RX
    PH13     ------> UART4_TX
		 */
		HAL_GPIO_DeInit(GPIOI, GPIO_PIN_9);
 80115e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80115ea:	483d      	ldr	r0, [pc, #244]	; (80116e0 <HAL_UART_MspDeInit+0x118>)
 80115ec:	f7f1 ffa4 	bl	8003538 <HAL_GPIO_DeInit>

		HAL_GPIO_DeInit(GPIOH, GPIO_PIN_13);
 80115f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80115f4:	483b      	ldr	r0, [pc, #236]	; (80116e4 <HAL_UART_MspDeInit+0x11c>)
 80115f6:	f7f1 ff9f 	bl	8003538 <HAL_GPIO_DeInit>

		/* USER CODE BEGIN UART4_MspDeInit 1 */
		HAL_NVIC_DisableIRQ(UART4_IRQn);
 80115fa:	2034      	movs	r0, #52	; 0x34
 80115fc:	f7f0 fb3d 	bl	8001c7a <HAL_NVIC_DisableIRQ>

		/* USER CODE BEGIN USART6_MspDeInit 1 */
		HAL_NVIC_DisableIRQ(USART6_IRQn);
		/* USER CODE END USART6_MspDeInit 1 */
	}
}
 8011600:	e065      	b.n	80116ce <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==UART5)
 8011602:	687b      	ldr	r3, [r7, #4]
 8011604:	681b      	ldr	r3, [r3, #0]
 8011606:	4a38      	ldr	r2, [pc, #224]	; (80116e8 <HAL_UART_MspDeInit+0x120>)
 8011608:	4293      	cmp	r3, r2
 801160a:	d113      	bne.n	8011634 <HAL_UART_MspDeInit+0x6c>
		__HAL_RCC_UART5_CLK_DISABLE();
 801160c:	4a33      	ldr	r2, [pc, #204]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 801160e:	4b33      	ldr	r3, [pc, #204]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 8011610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011612:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8011616:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_12);
 8011618:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 801161c:	4833      	ldr	r0, [pc, #204]	; (80116ec <HAL_UART_MspDeInit+0x124>)
 801161e:	f7f1 ff8b 	bl	8003538 <HAL_GPIO_DeInit>
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8011622:	f44f 7180 	mov.w	r1, #256	; 0x100
 8011626:	4832      	ldr	r0, [pc, #200]	; (80116f0 <HAL_UART_MspDeInit+0x128>)
 8011628:	f7f1 ff86 	bl	8003538 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(UART5_IRQn);
 801162c:	2035      	movs	r0, #53	; 0x35
 801162e:	f7f0 fb24 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 8011632:	e04c      	b.n	80116ce <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==UART8)
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	4a2e      	ldr	r2, [pc, #184]	; (80116f4 <HAL_UART_MspDeInit+0x12c>)
 801163a:	4293      	cmp	r3, r2
 801163c:	d10d      	bne.n	801165a <HAL_UART_MspDeInit+0x92>
		__HAL_RCC_UART8_CLK_DISABLE();
 801163e:	4a27      	ldr	r2, [pc, #156]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 8011640:	4b26      	ldr	r3, [pc, #152]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 8011642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011644:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8011648:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOE, GPIO_PIN_0|GPIO_PIN_1);
 801164a:	2103      	movs	r1, #3
 801164c:	482a      	ldr	r0, [pc, #168]	; (80116f8 <HAL_UART_MspDeInit+0x130>)
 801164e:	f7f1 ff73 	bl	8003538 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(UART8_IRQn);
 8011652:	2053      	movs	r0, #83	; 0x53
 8011654:	f7f0 fb11 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 8011658:	e039      	b.n	80116ce <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART1)
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	4a27      	ldr	r2, [pc, #156]	; (80116fc <HAL_UART_MspDeInit+0x134>)
 8011660:	4293      	cmp	r3, r2
 8011662:	d10e      	bne.n	8011682 <HAL_UART_MspDeInit+0xba>
		__HAL_RCC_USART1_CLK_DISABLE();
 8011664:	4a1d      	ldr	r2, [pc, #116]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 8011666:	4b1d      	ldr	r3, [pc, #116]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 8011668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801166a:	f023 0310 	bic.w	r3, r3, #16
 801166e:	6453      	str	r3, [r2, #68]	; 0x44
		HAL_GPIO_DeInit(GPIOB, GPIO_PIN_14|GPIO_PIN_15);
 8011670:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8011674:	481e      	ldr	r0, [pc, #120]	; (80116f0 <HAL_UART_MspDeInit+0x128>)
 8011676:	f7f1 ff5f 	bl	8003538 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART1_IRQn);
 801167a:	2025      	movs	r0, #37	; 0x25
 801167c:	f7f0 fafd 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 8011680:	e025      	b.n	80116ce <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART3)
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	4a1e      	ldr	r2, [pc, #120]	; (8011700 <HAL_UART_MspDeInit+0x138>)
 8011688:	4293      	cmp	r3, r2
 801168a:	d10e      	bne.n	80116aa <HAL_UART_MspDeInit+0xe2>
		__HAL_RCC_USART3_CLK_DISABLE();
 801168c:	4a13      	ldr	r2, [pc, #76]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 801168e:	4b13      	ldr	r3, [pc, #76]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 8011690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011692:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011696:	6413      	str	r3, [r2, #64]	; 0x40
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11);
 8011698:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 801169c:	4813      	ldr	r0, [pc, #76]	; (80116ec <HAL_UART_MspDeInit+0x124>)
 801169e:	f7f1 ff4b 	bl	8003538 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART3_IRQn);
 80116a2:	2027      	movs	r0, #39	; 0x27
 80116a4:	f7f0 fae9 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 80116a8:	e011      	b.n	80116ce <HAL_UART_MspDeInit+0x106>
	else if(uartHandle->Instance==USART6)
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	4a15      	ldr	r2, [pc, #84]	; (8011704 <HAL_UART_MspDeInit+0x13c>)
 80116b0:	4293      	cmp	r3, r2
 80116b2:	d10c      	bne.n	80116ce <HAL_UART_MspDeInit+0x106>
		__HAL_RCC_USART6_CLK_DISABLE();
 80116b4:	4a09      	ldr	r2, [pc, #36]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 80116b6:	4b09      	ldr	r3, [pc, #36]	; (80116dc <HAL_UART_MspDeInit+0x114>)
 80116b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80116ba:	f023 0320 	bic.w	r3, r3, #32
 80116be:	6453      	str	r3, [r2, #68]	; 0x44
		HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 80116c0:	21c0      	movs	r1, #192	; 0xc0
 80116c2:	480a      	ldr	r0, [pc, #40]	; (80116ec <HAL_UART_MspDeInit+0x124>)
 80116c4:	f7f1 ff38 	bl	8003538 <HAL_GPIO_DeInit>
		HAL_NVIC_DisableIRQ(USART6_IRQn);
 80116c8:	2047      	movs	r0, #71	; 0x47
 80116ca:	f7f0 fad6 	bl	8001c7a <HAL_NVIC_DisableIRQ>
}
 80116ce:	bf00      	nop
 80116d0:	3708      	adds	r7, #8
 80116d2:	46bd      	mov	sp, r7
 80116d4:	bd80      	pop	{r7, pc}
 80116d6:	bf00      	nop
 80116d8:	40004c00 	.word	0x40004c00
 80116dc:	40023800 	.word	0x40023800
 80116e0:	40022000 	.word	0x40022000
 80116e4:	40021c00 	.word	0x40021c00
 80116e8:	40005000 	.word	0x40005000
 80116ec:	40020800 	.word	0x40020800
 80116f0:	40020400 	.word	0x40020400
 80116f4:	40007c00 	.word	0x40007c00
 80116f8:	40021000 	.word	0x40021000
 80116fc:	40011000 	.word	0x40011000
 8011700:	40004800 	.word	0x40004800
 8011704:	40011400 	.word	0x40011400

08011708 <DMA_UART_COM_EXP1_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_COM_EXP1_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 8011708:	b580      	push	{r7, lr}
 801170a:	b084      	sub	sp, #16
 801170c:	af00      	add	r7, sp, #0
 801170e:	6078      	str	r0, [r7, #4]
 8011710:	460b      	mov	r3, r1
 8011712:	807b      	strh	r3, [r7, #2]
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(COM_IRQ[COM_EXP1]);
 8011714:	2325      	movs	r3, #37	; 0x25
 8011716:	b25b      	sxtb	r3, r3
 8011718:	4618      	mov	r0, r3
 801171a:	f7f0 faae 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP1], UART_IT_RXNE);
 801171e:	4b31      	ldr	r3, [pc, #196]	; (80117e4 <DMA_UART_COM_EXP1_RX+0xdc>)
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	4a30      	ldr	r2, [pc, #192]	; (80117e4 <DMA_UART_COM_EXP1_RX+0xdc>)
 8011724:	6812      	ldr	r2, [r2, #0]
 8011726:	6812      	ldr	r2, [r2, #0]
 8011728:	f022 0220 	bic.w	r2, r2, #32
 801172c:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP1].hdmarx);
 801172e:	4b2d      	ldr	r3, [pc, #180]	; (80117e4 <DMA_UART_COM_EXP1_RX+0xdc>)
 8011730:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011732:	4618      	mov	r0, r3
 8011734:	f7f0 fba2 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 8011738:	4a2b      	ldr	r2, [pc, #172]	; (80117e8 <DMA_UART_COM_EXP1_RX+0xe0>)
 801173a:	4b2b      	ldr	r3, [pc, #172]	; (80117e8 <DMA_UART_COM_EXP1_RX+0xe0>)
 801173c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801173e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8011742:	6313      	str	r3, [r2, #48]	; 0x30
 8011744:	4b28      	ldr	r3, [pc, #160]	; (80117e8 <DMA_UART_COM_EXP1_RX+0xe0>)
 8011746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011748:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801174c:	60fb      	str	r3, [r7, #12]
 801174e:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart1_rx.Instance = USART1_RX_DMA_STREAM;
 8011750:	4b26      	ldr	r3, [pc, #152]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 8011752:	4a27      	ldr	r2, [pc, #156]	; (80117f0 <DMA_UART_COM_EXP1_RX+0xe8>)
 8011754:	601a      	str	r2, [r3, #0]
	hdma_uart1_rx.Init.Channel = USART1_RX_DMA_CHANNEL;
 8011756:	4b25      	ldr	r3, [pc, #148]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 8011758:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801175c:	605a      	str	r2, [r3, #4]
	hdma_uart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 801175e:	4b23      	ldr	r3, [pc, #140]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 8011760:	2200      	movs	r2, #0
 8011762:	609a      	str	r2, [r3, #8]
	hdma_uart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011764:	4b21      	ldr	r3, [pc, #132]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 8011766:	2200      	movs	r2, #0
 8011768:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 801176a:	4b20      	ldr	r3, [pc, #128]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 801176c:	2201      	movs	r2, #1
 801176e:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8011770:	4b1e      	ldr	r3, [pc, #120]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 8011772:	2200      	movs	r2, #0
 8011774:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011776:	4b1d      	ldr	r3, [pc, #116]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 8011778:	2200      	movs	r2, #0
 801177a:	619a      	str	r2, [r3, #24]
	hdma_uart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 801177c:	4b1b      	ldr	r3, [pc, #108]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 801177e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011782:	611a      	str	r2, [r3, #16]
	hdma_uart1_rx.Init.Mode = DMA_CIRCULAR;
 8011784:	4b19      	ldr	r3, [pc, #100]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 8011786:	f44f 7280 	mov.w	r2, #256	; 0x100
 801178a:	61da      	str	r2, [r3, #28]
	hdma_uart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 801178c:	4b17      	ldr	r3, [pc, #92]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 801178e:	2200      	movs	r2, #0
 8011790:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011792:	4b16      	ldr	r3, [pc, #88]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 8011794:	2200      	movs	r2, #0
 8011796:	615a      	str	r2, [r3, #20]
	hdma_uart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011798:	4b14      	ldr	r3, [pc, #80]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 801179a:	2200      	movs	r2, #0
 801179c:	60da      	str	r2, [r3, #12]
	hdma_uart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 801179e:	4b13      	ldr	r3, [pc, #76]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 80117a0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80117a4:	621a      	str	r2, [r3, #32]

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart1_rx);
 80117a6:	4811      	ldr	r0, [pc, #68]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 80117a8:	f7f0 faba 	bl	8001d20 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_EXP1], hdmarx, hdma_uart1_rx);
 80117ac:	4b0d      	ldr	r3, [pc, #52]	; (80117e4 <DMA_UART_COM_EXP1_RX+0xdc>)
 80117ae:	4a0f      	ldr	r2, [pc, #60]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 80117b0:	665a      	str	r2, [r3, #100]	; 0x64
 80117b2:	4b0e      	ldr	r3, [pc, #56]	; (80117ec <DMA_UART_COM_EXP1_RX+0xe4>)
 80117b4:	4a0b      	ldr	r2, [pc, #44]	; (80117e4 <DMA_UART_COM_EXP1_RX+0xdc>)
 80117b6:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_EXP1],UART_RXDATA_FLUSH_REQUEST);
 80117b8:	4b0a      	ldr	r3, [pc, #40]	; (80117e4 <DMA_UART_COM_EXP1_RX+0xdc>)
 80117ba:	681b      	ldr	r3, [r3, #0]
 80117bc:	4a09      	ldr	r2, [pc, #36]	; (80117e4 <DMA_UART_COM_EXP1_RX+0xdc>)
 80117be:	6812      	ldr	r2, [r2, #0]
 80117c0:	6992      	ldr	r2, [r2, #24]
 80117c2:	f042 0208 	orr.w	r2, r2, #8
 80117c6:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP1]);
 80117c8:	4b06      	ldr	r3, [pc, #24]	; (80117e4 <DMA_UART_COM_EXP1_RX+0xdc>)
 80117ca:	681b      	ldr	r3, [r3, #0]
 80117cc:	2208      	movs	r2, #8
 80117ce:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	HAL_UART_Receive_DMA(&huartx[COM_EXP1], rx_buffer, rx_buffer_size);
 80117d0:	887b      	ldrh	r3, [r7, #2]
 80117d2:	461a      	mov	r2, r3
 80117d4:	6879      	ldr	r1, [r7, #4]
 80117d6:	4803      	ldr	r0, [pc, #12]	; (80117e4 <DMA_UART_COM_EXP1_RX+0xdc>)
 80117d8:	f7f8 f8a4 	bl	8009924 <HAL_UART_Receive_DMA>

}
 80117dc:	bf00      	nop
 80117de:	3710      	adds	r7, #16
 80117e0:	46bd      	mov	sp, r7
 80117e2:	bd80      	pop	{r7, pc}
 80117e4:	2002c0e4 	.word	0x2002c0e4
 80117e8:	40023800 	.word	0x40023800
 80117ec:	2002beb8 	.word	0x2002beb8
 80117f0:	40026488 	.word	0x40026488

080117f4 <DMA_UART_External_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_External_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 80117f4:	b580      	push	{r7, lr}
 80117f6:	b084      	sub	sp, #16
 80117f8:	af00      	add	r7, sp, #0
 80117fa:	6078      	str	r0, [r7, #4]
 80117fc:	460b      	mov	r3, r1
 80117fe:	807b      	strh	r3, [r7, #2]
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(UART5_IRQn);
 8011800:	2035      	movs	r0, #53	; 0x35
 8011802:	f7f0 fa3a 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_External], UART_IT_RXNE);
 8011806:	4b42      	ldr	r3, [pc, #264]	; (8011910 <DMA_UART_External_RX+0x11c>)
 8011808:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 801180c:	4a40      	ldr	r2, [pc, #256]	; (8011910 <DMA_UART_External_RX+0x11c>)
 801180e:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8011812:	6812      	ldr	r2, [r2, #0]
 8011814:	f022 0220 	bic.w	r2, r2, #32
 8011818:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_External].hdmarx);
 801181a:	4b3d      	ldr	r3, [pc, #244]	; (8011910 <DMA_UART_External_RX+0x11c>)
 801181c:	f8d3 31b4 	ldr.w	r3, [r3, #436]	; 0x1b4
 8011820:	4618      	mov	r0, r3
 8011822:	f7f0 fb2b 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA1_CLK_ENABLE();
 8011826:	4a3b      	ldr	r2, [pc, #236]	; (8011914 <DMA_UART_External_RX+0x120>)
 8011828:	4b3a      	ldr	r3, [pc, #232]	; (8011914 <DMA_UART_External_RX+0x120>)
 801182a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801182c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8011830:	6313      	str	r3, [r2, #48]	; 0x30
 8011832:	4b38      	ldr	r3, [pc, #224]	; (8011914 <DMA_UART_External_RX+0x120>)
 8011834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011836:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801183a:	60fb      	str	r3, [r7, #12]
 801183c:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart5_rx.Instance = USART5_RX_DMA_STREAM;
 801183e:	4b36      	ldr	r3, [pc, #216]	; (8011918 <DMA_UART_External_RX+0x124>)
 8011840:	4a36      	ldr	r2, [pc, #216]	; (801191c <DMA_UART_External_RX+0x128>)
 8011842:	601a      	str	r2, [r3, #0]
	hdma_uart5_rx.Init.Channel = USART5_RX_DMA_CHANNEL;
 8011844:	4b34      	ldr	r3, [pc, #208]	; (8011918 <DMA_UART_External_RX+0x124>)
 8011846:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 801184a:	605a      	str	r2, [r3, #4]
	hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 801184c:	4b32      	ldr	r3, [pc, #200]	; (8011918 <DMA_UART_External_RX+0x124>)
 801184e:	2200      	movs	r2, #0
 8011850:	609a      	str	r2, [r3, #8]
	hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011852:	4b31      	ldr	r3, [pc, #196]	; (8011918 <DMA_UART_External_RX+0x124>)
 8011854:	2200      	movs	r2, #0
 8011856:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart5_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8011858:	4b2f      	ldr	r3, [pc, #188]	; (8011918 <DMA_UART_External_RX+0x124>)
 801185a:	2201      	movs	r2, #1
 801185c:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart5_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 801185e:	4b2e      	ldr	r3, [pc, #184]	; (8011918 <DMA_UART_External_RX+0x124>)
 8011860:	2200      	movs	r2, #0
 8011862:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011864:	4b2c      	ldr	r3, [pc, #176]	; (8011918 <DMA_UART_External_RX+0x124>)
 8011866:	2200      	movs	r2, #0
 8011868:	619a      	str	r2, [r3, #24]
	//hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
	hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 801186a:	4b2b      	ldr	r3, [pc, #172]	; (8011918 <DMA_UART_External_RX+0x124>)
 801186c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011870:	61da      	str	r2, [r3, #28]
	hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 8011872:	4b29      	ldr	r3, [pc, #164]	; (8011918 <DMA_UART_External_RX+0x124>)
 8011874:	2200      	movs	r2, #0
 8011876:	61da      	str	r2, [r3, #28]
	hdma_uart5_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8011878:	4b27      	ldr	r3, [pc, #156]	; (8011918 <DMA_UART_External_RX+0x124>)
 801187a:	2200      	movs	r2, #0
 801187c:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801187e:	4b26      	ldr	r3, [pc, #152]	; (8011918 <DMA_UART_External_RX+0x124>)
 8011880:	2200      	movs	r2, #0
 8011882:	615a      	str	r2, [r3, #20]
	hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011884:	4b24      	ldr	r3, [pc, #144]	; (8011918 <DMA_UART_External_RX+0x124>)
 8011886:	2200      	movs	r2, #0
 8011888:	60da      	str	r2, [r3, #12]
	hdma_uart5_rx.Init.Priority = DMA_PRIORITY_HIGH;
 801188a:	4b23      	ldr	r3, [pc, #140]	; (8011918 <DMA_UART_External_RX+0x124>)
 801188c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8011890:	621a      	str	r2, [r3, #32]

	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8011892:	2200      	movs	r2, #0
 8011894:	2100      	movs	r1, #0
 8011896:	200b      	movs	r0, #11
 8011898:	f7f0 f9c5 	bl	8001c26 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 801189c:	200b      	movs	r0, #11
 801189e:	f7f0 f9de 	bl	8001c5e <HAL_NVIC_EnableIRQ>

	//Initialize DMA on RX pin

	HAL_DMA_Init(&hdma_uart5_rx);
 80118a2:	481d      	ldr	r0, [pc, #116]	; (8011918 <DMA_UART_External_RX+0x124>)
 80118a4:	f7f0 fa3c 	bl	8001d20 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_External], hdmarx, hdma_uart5_rx);
 80118a8:	4b19      	ldr	r3, [pc, #100]	; (8011910 <DMA_UART_External_RX+0x11c>)
 80118aa:	4a1b      	ldr	r2, [pc, #108]	; (8011918 <DMA_UART_External_RX+0x124>)
 80118ac:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
 80118b0:	4b19      	ldr	r3, [pc, #100]	; (8011918 <DMA_UART_External_RX+0x124>)
 80118b2:	4a1b      	ldr	r2, [pc, #108]	; (8011920 <DMA_UART_External_RX+0x12c>)
 80118b4:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_External],UART_RXDATA_FLUSH_REQUEST);
 80118b6:	4b16      	ldr	r3, [pc, #88]	; (8011910 <DMA_UART_External_RX+0x11c>)
 80118b8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80118bc:	4a14      	ldr	r2, [pc, #80]	; (8011910 <DMA_UART_External_RX+0x11c>)
 80118be:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 80118c2:	6992      	ldr	r2, [r2, #24]
 80118c4:	f042 0208 	orr.w	r2, r2, #8
 80118c8:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_External]);
 80118ca:	4b11      	ldr	r3, [pc, #68]	; (8011910 <DMA_UART_External_RX+0x11c>)
 80118cc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80118d0:	2208      	movs	r2, #8
 80118d2:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_External]);
 80118d4:	4b0e      	ldr	r3, [pc, #56]	; (8011910 <DMA_UART_External_RX+0x11c>)
 80118d6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80118da:	4a0d      	ldr	r2, [pc, #52]	; (8011910 <DMA_UART_External_RX+0x11c>)
 80118dc:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 80118e0:	6992      	ldr	r2, [r2, #24]
 80118e2:	f042 0208 	orr.w	r2, r2, #8
 80118e6:	619a      	str	r2, [r3, #24]
 80118e8:	4b09      	ldr	r3, [pc, #36]	; (8011910 <DMA_UART_External_RX+0x11c>)
 80118ea:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80118ee:	4a08      	ldr	r2, [pc, #32]	; (8011910 <DMA_UART_External_RX+0x11c>)
 80118f0:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 80118f4:	6992      	ldr	r2, [r2, #24]
 80118f6:	f042 0210 	orr.w	r2, r2, #16
 80118fa:	619a      	str	r2, [r3, #24]
	HAL_UART_Receive_DMA(&huartx[COM_External], rx_buffer, rx_buffer_size);
 80118fc:	887b      	ldrh	r3, [r7, #2]
 80118fe:	461a      	mov	r2, r3
 8011900:	6879      	ldr	r1, [r7, #4]
 8011902:	4807      	ldr	r0, [pc, #28]	; (8011920 <DMA_UART_External_RX+0x12c>)
 8011904:	f7f8 f80e 	bl	8009924 <HAL_UART_Receive_DMA>
}
 8011908:	bf00      	nop
 801190a:	3710      	adds	r7, #16
 801190c:	46bd      	mov	sp, r7
 801190e:	bd80      	pop	{r7, pc}
 8011910:	2002c0e4 	.word	0x2002c0e4
 8011914:	40023800 	.word	0x40023800
 8011918:	2002c038 	.word	0x2002c038
 801191c:	40026010 	.word	0x40026010
 8011920:	2002c234 	.word	0x2002c234

08011924 <DMA_UART_RF_RX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_RF_RX(uint8_t rx_buffer[], uint16_t rx_buffer_size)
{
 8011924:	b580      	push	{r7, lr}
 8011926:	b084      	sub	sp, #16
 8011928:	af00      	add	r7, sp, #0
 801192a:	6078      	str	r0, [r7, #4]
 801192c:	460b      	mov	r3, r1
 801192e:	807b      	strh	r3, [r7, #2]
	Uart_Clear_DMA_RX();
 8011930:	f001 f864 	bl	80129fc <Uart_Clear_DMA_RX>
	//Disable Interrupt
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 8011934:	2047      	movs	r0, #71	; 0x47
 8011936:	f7f0 f9a0 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable RX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP2], UART_IT_RXNE);
 801193a:	4b35      	ldr	r3, [pc, #212]	; (8011a10 <DMA_UART_RF_RX+0xec>)
 801193c:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8011940:	4a33      	ldr	r2, [pc, #204]	; (8011a10 <DMA_UART_RF_RX+0xec>)
 8011942:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8011946:	6812      	ldr	r2, [r2, #0]
 8011948:	f022 0220 	bic.w	r2, r2, #32
 801194c:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP2].hdmarx);
 801194e:	4b30      	ldr	r3, [pc, #192]	; (8011a10 <DMA_UART_RF_RX+0xec>)
 8011950:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8011954:	4618      	mov	r0, r3
 8011956:	f7f0 fa91 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA2 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 801195a:	4a2e      	ldr	r2, [pc, #184]	; (8011a14 <DMA_UART_RF_RX+0xf0>)
 801195c:	4b2d      	ldr	r3, [pc, #180]	; (8011a14 <DMA_UART_RF_RX+0xf0>)
 801195e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011960:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8011964:	6313      	str	r3, [r2, #48]	; 0x30
 8011966:	4b2b      	ldr	r3, [pc, #172]	; (8011a14 <DMA_UART_RF_RX+0xf0>)
 8011968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801196a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801196e:	60fb      	str	r3, [r7, #12]
 8011970:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart6_rx.Instance = USART6_RX_DMA_STREAM;
 8011972:	4b29      	ldr	r3, [pc, #164]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 8011974:	4a29      	ldr	r2, [pc, #164]	; (8011a1c <DMA_UART_RF_RX+0xf8>)
 8011976:	601a      	str	r2, [r3, #0]
	hdma_uart6_rx.Init.Channel = USART6_RX_DMA_CHANNEL;
 8011978:	4b27      	ldr	r3, [pc, #156]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 801197a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 801197e:	605a      	str	r2, [r3, #4]
	hdma_uart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011980:	4b25      	ldr	r3, [pc, #148]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 8011982:	2200      	movs	r2, #0
 8011984:	609a      	str	r2, [r3, #8]
	hdma_uart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8011986:	4b24      	ldr	r3, [pc, #144]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 8011988:	2200      	movs	r2, #0
 801198a:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 801198c:	4b22      	ldr	r3, [pc, #136]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 801198e:	2203      	movs	r2, #3
 8011990:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8011992:	4b21      	ldr	r3, [pc, #132]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 8011994:	2200      	movs	r2, #0
 8011996:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011998:	4b1f      	ldr	r3, [pc, #124]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 801199a:	2200      	movs	r2, #0
 801199c:	619a      	str	r2, [r3, #24]
	hdma_uart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 801199e:	4b1e      	ldr	r3, [pc, #120]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 80119a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80119a4:	611a      	str	r2, [r3, #16]
	hdma_uart6_rx.Init.Mode = DMA_CIRCULAR;
 80119a6:	4b1c      	ldr	r3, [pc, #112]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 80119a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80119ac:	61da      	str	r2, [r3, #28]
	hdma_uart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80119ae:	4b1a      	ldr	r3, [pc, #104]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 80119b0:	2200      	movs	r2, #0
 80119b2:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80119b4:	4b18      	ldr	r3, [pc, #96]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 80119b6:	2200      	movs	r2, #0
 80119b8:	615a      	str	r2, [r3, #20]
	hdma_uart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80119ba:	4b17      	ldr	r3, [pc, #92]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 80119bc:	2200      	movs	r2, #0
 80119be:	60da      	str	r2, [r3, #12]
	hdma_uart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80119c0:	4b15      	ldr	r3, [pc, #84]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 80119c2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80119c6:	621a      	str	r2, [r3, #32]
	//TODO cause problem after restart
	//HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
	////HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart6_rx);
 80119c8:	4813      	ldr	r0, [pc, #76]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 80119ca:	f7f0 f9a9 	bl	8001d20 <HAL_DMA_Init>

	__HAL_LINKDMA(&huartx[COM_EXP2], hdmarx, hdma_uart6_rx);
 80119ce:	4b10      	ldr	r3, [pc, #64]	; (8011a10 <DMA_UART_RF_RX+0xec>)
 80119d0:	4a11      	ldr	r2, [pc, #68]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 80119d2:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
 80119d6:	4b10      	ldr	r3, [pc, #64]	; (8011a18 <DMA_UART_RF_RX+0xf4>)
 80119d8:	4a11      	ldr	r2, [pc, #68]	; (8011a20 <DMA_UART_RF_RX+0xfc>)
 80119da:	639a      	str	r2, [r3, #56]	; 0x38

	__HAL_UART_SEND_REQ(&huartx[COM_EXP2],UART_RXDATA_FLUSH_REQUEST);
 80119dc:	4b0c      	ldr	r3, [pc, #48]	; (8011a10 <DMA_UART_RF_RX+0xec>)
 80119de:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80119e2:	4a0b      	ldr	r2, [pc, #44]	; (8011a10 <DMA_UART_RF_RX+0xec>)
 80119e4:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 80119e8:	6992      	ldr	r2, [r2, #24]
 80119ea:	f042 0208 	orr.w	r2, r2, #8
 80119ee:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP2]);
 80119f0:	4b07      	ldr	r3, [pc, #28]	; (8011a10 <DMA_UART_RF_RX+0xec>)
 80119f2:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80119f6:	2208      	movs	r2, #8
 80119f8:	621a      	str	r2, [r3, #32]

	//		Set up DMA for reception
	HAL_UART_Receive_DMA(&huartx[COM_EXP2], rx_buffer, rx_buffer_size);
 80119fa:	887b      	ldrh	r3, [r7, #2]
 80119fc:	461a      	mov	r2, r3
 80119fe:	6879      	ldr	r1, [r7, #4]
 8011a00:	4807      	ldr	r0, [pc, #28]	; (8011a20 <DMA_UART_RF_RX+0xfc>)
 8011a02:	f7f7 ff8f 	bl	8009924 <HAL_UART_Receive_DMA>
}
 8011a06:	bf00      	nop
 8011a08:	3710      	adds	r7, #16
 8011a0a:	46bd      	mov	sp, r7
 8011a0c:	bd80      	pop	{r7, pc}
 8011a0e:	bf00      	nop
 8011a10:	2002c0e4 	.word	0x2002c0e4
 8011a14:	40023800 	.word	0x40023800
 8011a18:	2002bf78 	.word	0x2002bf78
 8011a1c:	40026440 	.word	0x40026440
 8011a20:	2002c2a4 	.word	0x2002c2a4

08011a24 <DMA_UART_RF_TX>:
 *Outputs:
 *---------
 * None
 *-----------------------------------------*/
void DMA_UART_RF_TX(uint8_t tx_buffer[], uint16_t tx_buffer_size)
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b084      	sub	sp, #16
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	6078      	str	r0, [r7, #4]
 8011a2c:	460b      	mov	r3, r1
 8011a2e:	807b      	strh	r3, [r7, #2]
	Uart_Clear_DMA_TX();
 8011a30:	f000 f87e 	bl	8011b30 <Uart_Clear_DMA_TX>

	//TODO: This is not how one should do this coding but it makes it work
	//UART_EndTxTransfer(&huartx[COM_EXP2]);
	huartx[COM_EXP2].gState = HAL_UART_STATE_READY;
 8011a34:	4b39      	ldr	r3, [pc, #228]	; (8011b1c <DMA_UART_RF_TX+0xf8>)
 8011a36:	2220      	movs	r2, #32
 8011a38:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229

	//Disable Interrupt
	HAL_NVIC_DisableIRQ(USART6_IRQn);
 8011a3c:	2047      	movs	r0, #71	; 0x47
 8011a3e:	f7f0 f91c 	bl	8001c7a <HAL_NVIC_DisableIRQ>

	//Disable TX interrupt
	__HAL_UART_DISABLE_IT(&huartx[COM_EXP2], UART_IT_TXE);
 8011a42:	4b36      	ldr	r3, [pc, #216]	; (8011b1c <DMA_UART_RF_TX+0xf8>)
 8011a44:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8011a48:	4a34      	ldr	r2, [pc, #208]	; (8011b1c <DMA_UART_RF_TX+0xf8>)
 8011a4a:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8011a4e:	6812      	ldr	r2, [r2, #0]
 8011a50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011a54:	601a      	str	r2, [r3, #0]

	//Reset DMA on RX pin
	HAL_DMA_DeInit(huartx[COM_EXP2].hdmatx);
 8011a56:	4b31      	ldr	r3, [pc, #196]	; (8011b1c <DMA_UART_RF_TX+0xf8>)
 8011a58:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011a5c:	4618      	mov	r0, r3
 8011a5e:	f7f0 fa0d 	bl	8001e7c <HAL_DMA_DeInit>

	//Enable DMA1 Clock
	__HAL_RCC_DMA2_CLK_ENABLE();
 8011a62:	4a2f      	ldr	r2, [pc, #188]	; (8011b20 <DMA_UART_RF_TX+0xfc>)
 8011a64:	4b2e      	ldr	r3, [pc, #184]	; (8011b20 <DMA_UART_RF_TX+0xfc>)
 8011a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8011a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8011a6e:	4b2c      	ldr	r3, [pc, #176]	; (8011b20 <DMA_UART_RF_TX+0xfc>)
 8011a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011a72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8011a76:	60fb      	str	r3, [r7, #12]
 8011a78:	68fb      	ldr	r3, [r7, #12]

	//Assign DMA mode of operation
	hdma_uart6_tx.Instance = USART6_TX_DMA_STREAM;
 8011a7a:	4b2a      	ldr	r3, [pc, #168]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011a7c:	4a2a      	ldr	r2, [pc, #168]	; (8011b28 <DMA_UART_RF_TX+0x104>)
 8011a7e:	601a      	str	r2, [r3, #0]
	hdma_uart6_tx.Init.Channel = USART6_TX_DMA_CHANNEL;
 8011a80:	4b28      	ldr	r3, [pc, #160]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011a82:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8011a86:	605a      	str	r2, [r3, #4]
	hdma_uart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8011a88:	4b26      	ldr	r3, [pc, #152]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011a8a:	2240      	movs	r2, #64	; 0x40
 8011a8c:	609a      	str	r2, [r3, #8]
	hdma_uart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8011a8e:	4b25      	ldr	r3, [pc, #148]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011a90:	2204      	movs	r2, #4
 8011a92:	625a      	str	r2, [r3, #36]	; 0x24
	hdma_uart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8011a94:	4b23      	ldr	r3, [pc, #140]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011a96:	2203      	movs	r2, #3
 8011a98:	629a      	str	r2, [r3, #40]	; 0x28
	hdma_uart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8011a9a:	4b22      	ldr	r3, [pc, #136]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011a9c:	2200      	movs	r2, #0
 8011a9e:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma_uart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011aa0:	4b20      	ldr	r3, [pc, #128]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011aa2:	2200      	movs	r2, #0
 8011aa4:	619a      	str	r2, [r3, #24]
	hdma_uart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 8011aa6:	4b1f      	ldr	r3, [pc, #124]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011aa8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011aac:	611a      	str	r2, [r3, #16]
	hdma_uart6_tx.Init.Mode = DMA_NORMAL;
 8011aae:	4b1d      	ldr	r3, [pc, #116]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011ab0:	2200      	movs	r2, #0
 8011ab2:	61da      	str	r2, [r3, #28]
	hdma_uart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8011ab4:	4b1b      	ldr	r3, [pc, #108]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011ab6:	2200      	movs	r2, #0
 8011ab8:	631a      	str	r2, [r3, #48]	; 0x30
	hdma_uart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011aba:	4b1a      	ldr	r3, [pc, #104]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011abc:	2200      	movs	r2, #0
 8011abe:	615a      	str	r2, [r3, #20]
	hdma_uart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011ac0:	4b18      	ldr	r3, [pc, #96]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011ac2:	2200      	movs	r2, #0
 8011ac4:	60da      	str	r2, [r3, #12]
	hdma_uart6_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8011ac6:	4b17      	ldr	r3, [pc, #92]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011ac8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8011acc:	621a      	str	r2, [r3, #32]

	//Initialize DMA on RX pin
	HAL_DMA_Init(&hdma_uart6_tx);
 8011ace:	4815      	ldr	r0, [pc, #84]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011ad0:	f7f0 f926 	bl	8001d20 <HAL_DMA_Init>
	__HAL_LINKDMA(&huartx[COM_EXP2], hdmatx, hdma_uart6_tx);
 8011ad4:	4b11      	ldr	r3, [pc, #68]	; (8011b1c <DMA_UART_RF_TX+0xf8>)
 8011ad6:	4a13      	ldr	r2, [pc, #76]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011ad8:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
 8011adc:	4b11      	ldr	r3, [pc, #68]	; (8011b24 <DMA_UART_RF_TX+0x100>)
 8011ade:	4a13      	ldr	r2, [pc, #76]	; (8011b2c <DMA_UART_RF_TX+0x108>)
 8011ae0:	639a      	str	r2, [r3, #56]	; 0x38

	//	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
	HAL_NVIC_DisableIRQ(DMA2_Stream6_IRQn);
 8011ae2:	2045      	movs	r0, #69	; 0x45
 8011ae4:	f7f0 f8c9 	bl	8001c7a <HAL_NVIC_DisableIRQ>
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_HT);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_TE);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_DME);
	//	__HAL_DMA_DISABLE_IT(&hdma_uart6_tx, DMA_IT_FE);

	__HAL_UART_SEND_REQ(&huartx[COM_EXP2],UART_TXDATA_FLUSH_REQUEST);
 8011ae8:	4b0c      	ldr	r3, [pc, #48]	; (8011b1c <DMA_UART_RF_TX+0xf8>)
 8011aea:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8011aee:	4a0b      	ldr	r2, [pc, #44]	; (8011b1c <DMA_UART_RF_TX+0xf8>)
 8011af0:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8011af4:	6992      	ldr	r2, [r2, #24]
 8011af6:	f042 0210 	orr.w	r2, r2, #16
 8011afa:	619a      	str	r2, [r3, #24]

	__HAL_UART_CLEAR_OREFLAG(&huartx[COM_EXP2]);
 8011afc:	4b07      	ldr	r3, [pc, #28]	; (8011b1c <DMA_UART_RF_TX+0xf8>)
 8011afe:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8011b02:	2208      	movs	r2, #8
 8011b04:	621a      	str	r2, [r3, #32]

	//Set up DMA for reception
	HAL_UART_Transmit_DMA(&huartx[COM_EXP2], tx_buffer, tx_buffer_size);
 8011b06:	887b      	ldrh	r3, [r7, #2]
 8011b08:	461a      	mov	r2, r3
 8011b0a:	6879      	ldr	r1, [r7, #4]
 8011b0c:	4807      	ldr	r0, [pc, #28]	; (8011b2c <DMA_UART_RF_TX+0x108>)
 8011b0e:	f7f7 fe9b 	bl	8009848 <HAL_UART_Transmit_DMA>



}
 8011b12:	bf00      	nop
 8011b14:	3710      	adds	r7, #16
 8011b16:	46bd      	mov	sp, r7
 8011b18:	bd80      	pop	{r7, pc}
 8011b1a:	bf00      	nop
 8011b1c:	2002c0e4 	.word	0x2002c0e4
 8011b20:	40023800 	.word	0x40023800
 8011b24:	2002be58 	.word	0x2002be58
 8011b28:	400264b8 	.word	0x400264b8
 8011b2c:	2002c2a4 	.word	0x2002c2a4

08011b30 <Uart_Clear_DMA_TX>:

void Uart_Clear_DMA_TX(void)
{
 8011b30:	b580      	push	{r7, lr}
 8011b32:	af00      	add	r7, sp, #0

	/* Clear all DMA Stream0 flags */
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_TC_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 8011b34:	4b8d      	ldr	r3, [pc, #564]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011b36:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	461a      	mov	r2, r3
 8011b3e:	4b8c      	ldr	r3, [pc, #560]	; (8011d70 <Uart_Clear_DMA_TX+0x240>)
 8011b40:	429a      	cmp	r2, r3
 8011b42:	f240 8085 	bls.w	8011c50 <Uart_Clear_DMA_TX+0x120>
 8011b46:	4a8b      	ldr	r2, [pc, #556]	; (8011d74 <Uart_Clear_DMA_TX+0x244>)
 8011b48:	4b88      	ldr	r3, [pc, #544]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011b4a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	4619      	mov	r1, r3
 8011b52:	4b89      	ldr	r3, [pc, #548]	; (8011d78 <Uart_Clear_DMA_TX+0x248>)
 8011b54:	4299      	cmp	r1, r3
 8011b56:	d078      	beq.n	8011c4a <Uart_Clear_DMA_TX+0x11a>
 8011b58:	4b84      	ldr	r3, [pc, #528]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011b5a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b5e:	681b      	ldr	r3, [r3, #0]
 8011b60:	4619      	mov	r1, r3
 8011b62:	4b86      	ldr	r3, [pc, #536]	; (8011d7c <Uart_Clear_DMA_TX+0x24c>)
 8011b64:	4299      	cmp	r1, r3
 8011b66:	d06e      	beq.n	8011c46 <Uart_Clear_DMA_TX+0x116>
 8011b68:	4b80      	ldr	r3, [pc, #512]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011b6a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	4619      	mov	r1, r3
 8011b72:	4b83      	ldr	r3, [pc, #524]	; (8011d80 <Uart_Clear_DMA_TX+0x250>)
 8011b74:	4299      	cmp	r1, r3
 8011b76:	d064      	beq.n	8011c42 <Uart_Clear_DMA_TX+0x112>
 8011b78:	4b7c      	ldr	r3, [pc, #496]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011b7a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	4619      	mov	r1, r3
 8011b82:	4b80      	ldr	r3, [pc, #512]	; (8011d84 <Uart_Clear_DMA_TX+0x254>)
 8011b84:	4299      	cmp	r1, r3
 8011b86:	d05a      	beq.n	8011c3e <Uart_Clear_DMA_TX+0x10e>
 8011b88:	4b78      	ldr	r3, [pc, #480]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011b8a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	4619      	mov	r1, r3
 8011b92:	4b7d      	ldr	r3, [pc, #500]	; (8011d88 <Uart_Clear_DMA_TX+0x258>)
 8011b94:	4299      	cmp	r1, r3
 8011b96:	d04f      	beq.n	8011c38 <Uart_Clear_DMA_TX+0x108>
 8011b98:	4b74      	ldr	r3, [pc, #464]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011b9a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011b9e:	681b      	ldr	r3, [r3, #0]
 8011ba0:	4619      	mov	r1, r3
 8011ba2:	4b7a      	ldr	r3, [pc, #488]	; (8011d8c <Uart_Clear_DMA_TX+0x25c>)
 8011ba4:	4299      	cmp	r1, r3
 8011ba6:	d044      	beq.n	8011c32 <Uart_Clear_DMA_TX+0x102>
 8011ba8:	4b70      	ldr	r3, [pc, #448]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011baa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011bae:	681b      	ldr	r3, [r3, #0]
 8011bb0:	4619      	mov	r1, r3
 8011bb2:	4b77      	ldr	r3, [pc, #476]	; (8011d90 <Uart_Clear_DMA_TX+0x260>)
 8011bb4:	4299      	cmp	r1, r3
 8011bb6:	d039      	beq.n	8011c2c <Uart_Clear_DMA_TX+0xfc>
 8011bb8:	4b6c      	ldr	r3, [pc, #432]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011bba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	4619      	mov	r1, r3
 8011bc2:	4b74      	ldr	r3, [pc, #464]	; (8011d94 <Uart_Clear_DMA_TX+0x264>)
 8011bc4:	4299      	cmp	r1, r3
 8011bc6:	d02e      	beq.n	8011c26 <Uart_Clear_DMA_TX+0xf6>
 8011bc8:	4b68      	ldr	r3, [pc, #416]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011bca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	4619      	mov	r1, r3
 8011bd2:	4b71      	ldr	r3, [pc, #452]	; (8011d98 <Uart_Clear_DMA_TX+0x268>)
 8011bd4:	4299      	cmp	r1, r3
 8011bd6:	d023      	beq.n	8011c20 <Uart_Clear_DMA_TX+0xf0>
 8011bd8:	4b64      	ldr	r3, [pc, #400]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011bda:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011bde:	681b      	ldr	r3, [r3, #0]
 8011be0:	4619      	mov	r1, r3
 8011be2:	4b6e      	ldr	r3, [pc, #440]	; (8011d9c <Uart_Clear_DMA_TX+0x26c>)
 8011be4:	4299      	cmp	r1, r3
 8011be6:	d018      	beq.n	8011c1a <Uart_Clear_DMA_TX+0xea>
 8011be8:	4b60      	ldr	r3, [pc, #384]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011bea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	4619      	mov	r1, r3
 8011bf2:	4b6b      	ldr	r3, [pc, #428]	; (8011da0 <Uart_Clear_DMA_TX+0x270>)
 8011bf4:	4299      	cmp	r1, r3
 8011bf6:	d00d      	beq.n	8011c14 <Uart_Clear_DMA_TX+0xe4>
 8011bf8:	4b5c      	ldr	r3, [pc, #368]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011bfa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011bfe:	681b      	ldr	r3, [r3, #0]
 8011c00:	4619      	mov	r1, r3
 8011c02:	4b68      	ldr	r3, [pc, #416]	; (8011da4 <Uart_Clear_DMA_TX+0x274>)
 8011c04:	4299      	cmp	r1, r3
 8011c06:	d102      	bne.n	8011c0e <Uart_Clear_DMA_TX+0xde>
 8011c08:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011c0c:	e01e      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c0e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8011c12:	e01b      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c14:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011c18:	e018      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c1a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011c1e:	e015      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c20:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011c24:	e012      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c26:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011c2a:	e00f      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c2c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011c30:	e00c      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011c36:	e009      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c38:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011c3c:	e006      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c3e:	2320      	movs	r3, #32
 8011c40:	e004      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c42:	2320      	movs	r3, #32
 8011c44:	e002      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c46:	2320      	movs	r3, #32
 8011c48:	e000      	b.n	8011c4c <Uart_Clear_DMA_TX+0x11c>
 8011c4a:	2320      	movs	r3, #32
 8011c4c:	60d3      	str	r3, [r2, #12]
 8011c4e:	e1df      	b.n	8012010 <Uart_Clear_DMA_TX+0x4e0>
 8011c50:	4b46      	ldr	r3, [pc, #280]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011c52:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	461a      	mov	r2, r3
 8011c5a:	4b53      	ldr	r3, [pc, #332]	; (8011da8 <Uart_Clear_DMA_TX+0x278>)
 8011c5c:	429a      	cmp	r2, r3
 8011c5e:	f240 80a5 	bls.w	8011dac <Uart_Clear_DMA_TX+0x27c>
 8011c62:	4a44      	ldr	r2, [pc, #272]	; (8011d74 <Uart_Clear_DMA_TX+0x244>)
 8011c64:	4b41      	ldr	r3, [pc, #260]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011c66:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c6a:	681b      	ldr	r3, [r3, #0]
 8011c6c:	4619      	mov	r1, r3
 8011c6e:	4b42      	ldr	r3, [pc, #264]	; (8011d78 <Uart_Clear_DMA_TX+0x248>)
 8011c70:	4299      	cmp	r1, r3
 8011c72:	d078      	beq.n	8011d66 <Uart_Clear_DMA_TX+0x236>
 8011c74:	4b3d      	ldr	r3, [pc, #244]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011c76:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c7a:	681b      	ldr	r3, [r3, #0]
 8011c7c:	4619      	mov	r1, r3
 8011c7e:	4b3f      	ldr	r3, [pc, #252]	; (8011d7c <Uart_Clear_DMA_TX+0x24c>)
 8011c80:	4299      	cmp	r1, r3
 8011c82:	d06e      	beq.n	8011d62 <Uart_Clear_DMA_TX+0x232>
 8011c84:	4b39      	ldr	r3, [pc, #228]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011c86:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	4619      	mov	r1, r3
 8011c8e:	4b3c      	ldr	r3, [pc, #240]	; (8011d80 <Uart_Clear_DMA_TX+0x250>)
 8011c90:	4299      	cmp	r1, r3
 8011c92:	d064      	beq.n	8011d5e <Uart_Clear_DMA_TX+0x22e>
 8011c94:	4b35      	ldr	r3, [pc, #212]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011c96:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011c9a:	681b      	ldr	r3, [r3, #0]
 8011c9c:	4619      	mov	r1, r3
 8011c9e:	4b39      	ldr	r3, [pc, #228]	; (8011d84 <Uart_Clear_DMA_TX+0x254>)
 8011ca0:	4299      	cmp	r1, r3
 8011ca2:	d05a      	beq.n	8011d5a <Uart_Clear_DMA_TX+0x22a>
 8011ca4:	4b31      	ldr	r3, [pc, #196]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011ca6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011caa:	681b      	ldr	r3, [r3, #0]
 8011cac:	4619      	mov	r1, r3
 8011cae:	4b36      	ldr	r3, [pc, #216]	; (8011d88 <Uart_Clear_DMA_TX+0x258>)
 8011cb0:	4299      	cmp	r1, r3
 8011cb2:	d04f      	beq.n	8011d54 <Uart_Clear_DMA_TX+0x224>
 8011cb4:	4b2d      	ldr	r3, [pc, #180]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011cb6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011cba:	681b      	ldr	r3, [r3, #0]
 8011cbc:	4619      	mov	r1, r3
 8011cbe:	4b33      	ldr	r3, [pc, #204]	; (8011d8c <Uart_Clear_DMA_TX+0x25c>)
 8011cc0:	4299      	cmp	r1, r3
 8011cc2:	d044      	beq.n	8011d4e <Uart_Clear_DMA_TX+0x21e>
 8011cc4:	4b29      	ldr	r3, [pc, #164]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011cc6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011cca:	681b      	ldr	r3, [r3, #0]
 8011ccc:	4619      	mov	r1, r3
 8011cce:	4b30      	ldr	r3, [pc, #192]	; (8011d90 <Uart_Clear_DMA_TX+0x260>)
 8011cd0:	4299      	cmp	r1, r3
 8011cd2:	d039      	beq.n	8011d48 <Uart_Clear_DMA_TX+0x218>
 8011cd4:	4b25      	ldr	r3, [pc, #148]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011cd6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011cda:	681b      	ldr	r3, [r3, #0]
 8011cdc:	4619      	mov	r1, r3
 8011cde:	4b2d      	ldr	r3, [pc, #180]	; (8011d94 <Uart_Clear_DMA_TX+0x264>)
 8011ce0:	4299      	cmp	r1, r3
 8011ce2:	d02e      	beq.n	8011d42 <Uart_Clear_DMA_TX+0x212>
 8011ce4:	4b21      	ldr	r3, [pc, #132]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011ce6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011cea:	681b      	ldr	r3, [r3, #0]
 8011cec:	4619      	mov	r1, r3
 8011cee:	4b2a      	ldr	r3, [pc, #168]	; (8011d98 <Uart_Clear_DMA_TX+0x268>)
 8011cf0:	4299      	cmp	r1, r3
 8011cf2:	d023      	beq.n	8011d3c <Uart_Clear_DMA_TX+0x20c>
 8011cf4:	4b1d      	ldr	r3, [pc, #116]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011cf6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	4619      	mov	r1, r3
 8011cfe:	4b27      	ldr	r3, [pc, #156]	; (8011d9c <Uart_Clear_DMA_TX+0x26c>)
 8011d00:	4299      	cmp	r1, r3
 8011d02:	d018      	beq.n	8011d36 <Uart_Clear_DMA_TX+0x206>
 8011d04:	4b19      	ldr	r3, [pc, #100]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011d06:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d0a:	681b      	ldr	r3, [r3, #0]
 8011d0c:	4619      	mov	r1, r3
 8011d0e:	4b24      	ldr	r3, [pc, #144]	; (8011da0 <Uart_Clear_DMA_TX+0x270>)
 8011d10:	4299      	cmp	r1, r3
 8011d12:	d00d      	beq.n	8011d30 <Uart_Clear_DMA_TX+0x200>
 8011d14:	4b15      	ldr	r3, [pc, #84]	; (8011d6c <Uart_Clear_DMA_TX+0x23c>)
 8011d16:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011d1a:	681b      	ldr	r3, [r3, #0]
 8011d1c:	4619      	mov	r1, r3
 8011d1e:	4b21      	ldr	r3, [pc, #132]	; (8011da4 <Uart_Clear_DMA_TX+0x274>)
 8011d20:	4299      	cmp	r1, r3
 8011d22:	d102      	bne.n	8011d2a <Uart_Clear_DMA_TX+0x1fa>
 8011d24:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011d28:	e01e      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d2a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8011d2e:	e01b      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011d34:	e018      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d36:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011d3a:	e015      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d3c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011d40:	e012      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d42:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011d46:	e00f      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d48:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011d4c:	e00c      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d4e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011d52:	e009      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011d58:	e006      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d5a:	2320      	movs	r3, #32
 8011d5c:	e004      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d5e:	2320      	movs	r3, #32
 8011d60:	e002      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d62:	2320      	movs	r3, #32
 8011d64:	e000      	b.n	8011d68 <Uart_Clear_DMA_TX+0x238>
 8011d66:	2320      	movs	r3, #32
 8011d68:	6093      	str	r3, [r2, #8]
 8011d6a:	e151      	b.n	8012010 <Uart_Clear_DMA_TX+0x4e0>
 8011d6c:	2002c0e4 	.word	0x2002c0e4
 8011d70:	40026458 	.word	0x40026458
 8011d74:	40026400 	.word	0x40026400
 8011d78:	40026010 	.word	0x40026010
 8011d7c:	40026410 	.word	0x40026410
 8011d80:	40026070 	.word	0x40026070
 8011d84:	40026470 	.word	0x40026470
 8011d88:	40026028 	.word	0x40026028
 8011d8c:	40026428 	.word	0x40026428
 8011d90:	40026088 	.word	0x40026088
 8011d94:	40026488 	.word	0x40026488
 8011d98:	40026040 	.word	0x40026040
 8011d9c:	40026440 	.word	0x40026440
 8011da0:	400260a0 	.word	0x400260a0
 8011da4:	400264a0 	.word	0x400264a0
 8011da8:	400260b8 	.word	0x400260b8
 8011dac:	4b88      	ldr	r3, [pc, #544]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011dae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	461a      	mov	r2, r3
 8011db6:	4b87      	ldr	r3, [pc, #540]	; (8011fd4 <Uart_Clear_DMA_TX+0x4a4>)
 8011db8:	429a      	cmp	r2, r3
 8011dba:	f240 8085 	bls.w	8011ec8 <Uart_Clear_DMA_TX+0x398>
 8011dbe:	4a86      	ldr	r2, [pc, #536]	; (8011fd8 <Uart_Clear_DMA_TX+0x4a8>)
 8011dc0:	4b83      	ldr	r3, [pc, #524]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011dc2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	4619      	mov	r1, r3
 8011dca:	4b84      	ldr	r3, [pc, #528]	; (8011fdc <Uart_Clear_DMA_TX+0x4ac>)
 8011dcc:	4299      	cmp	r1, r3
 8011dce:	d078      	beq.n	8011ec2 <Uart_Clear_DMA_TX+0x392>
 8011dd0:	4b7f      	ldr	r3, [pc, #508]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011dd2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	4619      	mov	r1, r3
 8011dda:	4b81      	ldr	r3, [pc, #516]	; (8011fe0 <Uart_Clear_DMA_TX+0x4b0>)
 8011ddc:	4299      	cmp	r1, r3
 8011dde:	d06e      	beq.n	8011ebe <Uart_Clear_DMA_TX+0x38e>
 8011de0:	4b7b      	ldr	r3, [pc, #492]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011de2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	4619      	mov	r1, r3
 8011dea:	4b7e      	ldr	r3, [pc, #504]	; (8011fe4 <Uart_Clear_DMA_TX+0x4b4>)
 8011dec:	4299      	cmp	r1, r3
 8011dee:	d064      	beq.n	8011eba <Uart_Clear_DMA_TX+0x38a>
 8011df0:	4b77      	ldr	r3, [pc, #476]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011df2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011df6:	681b      	ldr	r3, [r3, #0]
 8011df8:	4619      	mov	r1, r3
 8011dfa:	4b7b      	ldr	r3, [pc, #492]	; (8011fe8 <Uart_Clear_DMA_TX+0x4b8>)
 8011dfc:	4299      	cmp	r1, r3
 8011dfe:	d05a      	beq.n	8011eb6 <Uart_Clear_DMA_TX+0x386>
 8011e00:	4b73      	ldr	r3, [pc, #460]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011e02:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	4619      	mov	r1, r3
 8011e0a:	4b78      	ldr	r3, [pc, #480]	; (8011fec <Uart_Clear_DMA_TX+0x4bc>)
 8011e0c:	4299      	cmp	r1, r3
 8011e0e:	d04f      	beq.n	8011eb0 <Uart_Clear_DMA_TX+0x380>
 8011e10:	4b6f      	ldr	r3, [pc, #444]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011e12:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e16:	681b      	ldr	r3, [r3, #0]
 8011e18:	4619      	mov	r1, r3
 8011e1a:	4b75      	ldr	r3, [pc, #468]	; (8011ff0 <Uart_Clear_DMA_TX+0x4c0>)
 8011e1c:	4299      	cmp	r1, r3
 8011e1e:	d044      	beq.n	8011eaa <Uart_Clear_DMA_TX+0x37a>
 8011e20:	4b6b      	ldr	r3, [pc, #428]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011e22:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	4619      	mov	r1, r3
 8011e2a:	4b72      	ldr	r3, [pc, #456]	; (8011ff4 <Uart_Clear_DMA_TX+0x4c4>)
 8011e2c:	4299      	cmp	r1, r3
 8011e2e:	d039      	beq.n	8011ea4 <Uart_Clear_DMA_TX+0x374>
 8011e30:	4b67      	ldr	r3, [pc, #412]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011e32:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e36:	681b      	ldr	r3, [r3, #0]
 8011e38:	4619      	mov	r1, r3
 8011e3a:	4b6f      	ldr	r3, [pc, #444]	; (8011ff8 <Uart_Clear_DMA_TX+0x4c8>)
 8011e3c:	4299      	cmp	r1, r3
 8011e3e:	d02e      	beq.n	8011e9e <Uart_Clear_DMA_TX+0x36e>
 8011e40:	4b63      	ldr	r3, [pc, #396]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011e42:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e46:	681b      	ldr	r3, [r3, #0]
 8011e48:	4619      	mov	r1, r3
 8011e4a:	4b6c      	ldr	r3, [pc, #432]	; (8011ffc <Uart_Clear_DMA_TX+0x4cc>)
 8011e4c:	4299      	cmp	r1, r3
 8011e4e:	d023      	beq.n	8011e98 <Uart_Clear_DMA_TX+0x368>
 8011e50:	4b5f      	ldr	r3, [pc, #380]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011e52:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e56:	681b      	ldr	r3, [r3, #0]
 8011e58:	4619      	mov	r1, r3
 8011e5a:	4b69      	ldr	r3, [pc, #420]	; (8012000 <Uart_Clear_DMA_TX+0x4d0>)
 8011e5c:	4299      	cmp	r1, r3
 8011e5e:	d018      	beq.n	8011e92 <Uart_Clear_DMA_TX+0x362>
 8011e60:	4b5b      	ldr	r3, [pc, #364]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011e62:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	4619      	mov	r1, r3
 8011e6a:	4b66      	ldr	r3, [pc, #408]	; (8012004 <Uart_Clear_DMA_TX+0x4d4>)
 8011e6c:	4299      	cmp	r1, r3
 8011e6e:	d00d      	beq.n	8011e8c <Uart_Clear_DMA_TX+0x35c>
 8011e70:	4b57      	ldr	r3, [pc, #348]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011e72:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011e76:	681b      	ldr	r3, [r3, #0]
 8011e78:	4619      	mov	r1, r3
 8011e7a:	4b63      	ldr	r3, [pc, #396]	; (8012008 <Uart_Clear_DMA_TX+0x4d8>)
 8011e7c:	4299      	cmp	r1, r3
 8011e7e:	d102      	bne.n	8011e86 <Uart_Clear_DMA_TX+0x356>
 8011e80:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011e84:	e01e      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011e86:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8011e8a:	e01b      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011e8c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011e90:	e018      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011e92:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011e96:	e015      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011e98:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011e9c:	e012      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011e9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011ea2:	e00f      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011ea4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011ea8:	e00c      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011eaa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011eae:	e009      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011eb0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011eb4:	e006      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011eb6:	2320      	movs	r3, #32
 8011eb8:	e004      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011eba:	2320      	movs	r3, #32
 8011ebc:	e002      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011ebe:	2320      	movs	r3, #32
 8011ec0:	e000      	b.n	8011ec4 <Uart_Clear_DMA_TX+0x394>
 8011ec2:	2320      	movs	r3, #32
 8011ec4:	60d3      	str	r3, [r2, #12]
 8011ec6:	e0a3      	b.n	8012010 <Uart_Clear_DMA_TX+0x4e0>
 8011ec8:	4a43      	ldr	r2, [pc, #268]	; (8011fd8 <Uart_Clear_DMA_TX+0x4a8>)
 8011eca:	4b41      	ldr	r3, [pc, #260]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011ecc:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ed0:	681b      	ldr	r3, [r3, #0]
 8011ed2:	4619      	mov	r1, r3
 8011ed4:	4b41      	ldr	r3, [pc, #260]	; (8011fdc <Uart_Clear_DMA_TX+0x4ac>)
 8011ed6:	4299      	cmp	r1, r3
 8011ed8:	f000 8098 	beq.w	801200c <Uart_Clear_DMA_TX+0x4dc>
 8011edc:	4b3c      	ldr	r3, [pc, #240]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011ede:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	4619      	mov	r1, r3
 8011ee6:	4b3e      	ldr	r3, [pc, #248]	; (8011fe0 <Uart_Clear_DMA_TX+0x4b0>)
 8011ee8:	4299      	cmp	r1, r3
 8011eea:	d06e      	beq.n	8011fca <Uart_Clear_DMA_TX+0x49a>
 8011eec:	4b38      	ldr	r3, [pc, #224]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011eee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	4619      	mov	r1, r3
 8011ef6:	4b3b      	ldr	r3, [pc, #236]	; (8011fe4 <Uart_Clear_DMA_TX+0x4b4>)
 8011ef8:	4299      	cmp	r1, r3
 8011efa:	d064      	beq.n	8011fc6 <Uart_Clear_DMA_TX+0x496>
 8011efc:	4b34      	ldr	r3, [pc, #208]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011efe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f02:	681b      	ldr	r3, [r3, #0]
 8011f04:	4619      	mov	r1, r3
 8011f06:	4b38      	ldr	r3, [pc, #224]	; (8011fe8 <Uart_Clear_DMA_TX+0x4b8>)
 8011f08:	4299      	cmp	r1, r3
 8011f0a:	d05a      	beq.n	8011fc2 <Uart_Clear_DMA_TX+0x492>
 8011f0c:	4b30      	ldr	r3, [pc, #192]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011f0e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	4619      	mov	r1, r3
 8011f16:	4b35      	ldr	r3, [pc, #212]	; (8011fec <Uart_Clear_DMA_TX+0x4bc>)
 8011f18:	4299      	cmp	r1, r3
 8011f1a:	d04f      	beq.n	8011fbc <Uart_Clear_DMA_TX+0x48c>
 8011f1c:	4b2c      	ldr	r3, [pc, #176]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011f1e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f22:	681b      	ldr	r3, [r3, #0]
 8011f24:	4619      	mov	r1, r3
 8011f26:	4b32      	ldr	r3, [pc, #200]	; (8011ff0 <Uart_Clear_DMA_TX+0x4c0>)
 8011f28:	4299      	cmp	r1, r3
 8011f2a:	d044      	beq.n	8011fb6 <Uart_Clear_DMA_TX+0x486>
 8011f2c:	4b28      	ldr	r3, [pc, #160]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011f2e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f32:	681b      	ldr	r3, [r3, #0]
 8011f34:	4619      	mov	r1, r3
 8011f36:	4b2f      	ldr	r3, [pc, #188]	; (8011ff4 <Uart_Clear_DMA_TX+0x4c4>)
 8011f38:	4299      	cmp	r1, r3
 8011f3a:	d039      	beq.n	8011fb0 <Uart_Clear_DMA_TX+0x480>
 8011f3c:	4b24      	ldr	r3, [pc, #144]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011f3e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	4619      	mov	r1, r3
 8011f46:	4b2c      	ldr	r3, [pc, #176]	; (8011ff8 <Uart_Clear_DMA_TX+0x4c8>)
 8011f48:	4299      	cmp	r1, r3
 8011f4a:	d02e      	beq.n	8011faa <Uart_Clear_DMA_TX+0x47a>
 8011f4c:	4b20      	ldr	r3, [pc, #128]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011f4e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f52:	681b      	ldr	r3, [r3, #0]
 8011f54:	4619      	mov	r1, r3
 8011f56:	4b29      	ldr	r3, [pc, #164]	; (8011ffc <Uart_Clear_DMA_TX+0x4cc>)
 8011f58:	4299      	cmp	r1, r3
 8011f5a:	d023      	beq.n	8011fa4 <Uart_Clear_DMA_TX+0x474>
 8011f5c:	4b1c      	ldr	r3, [pc, #112]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011f5e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f62:	681b      	ldr	r3, [r3, #0]
 8011f64:	4619      	mov	r1, r3
 8011f66:	4b26      	ldr	r3, [pc, #152]	; (8012000 <Uart_Clear_DMA_TX+0x4d0>)
 8011f68:	4299      	cmp	r1, r3
 8011f6a:	d018      	beq.n	8011f9e <Uart_Clear_DMA_TX+0x46e>
 8011f6c:	4b18      	ldr	r3, [pc, #96]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011f6e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f72:	681b      	ldr	r3, [r3, #0]
 8011f74:	4619      	mov	r1, r3
 8011f76:	4b23      	ldr	r3, [pc, #140]	; (8012004 <Uart_Clear_DMA_TX+0x4d4>)
 8011f78:	4299      	cmp	r1, r3
 8011f7a:	d00d      	beq.n	8011f98 <Uart_Clear_DMA_TX+0x468>
 8011f7c:	4b14      	ldr	r3, [pc, #80]	; (8011fd0 <Uart_Clear_DMA_TX+0x4a0>)
 8011f7e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8011f82:	681b      	ldr	r3, [r3, #0]
 8011f84:	4619      	mov	r1, r3
 8011f86:	4b20      	ldr	r3, [pc, #128]	; (8012008 <Uart_Clear_DMA_TX+0x4d8>)
 8011f88:	4299      	cmp	r1, r3
 8011f8a:	d102      	bne.n	8011f92 <Uart_Clear_DMA_TX+0x462>
 8011f8c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011f90:	e03d      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011f92:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8011f96:	e03a      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011f98:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011f9c:	e037      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011f9e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011fa2:	e034      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011fa4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8011fa8:	e031      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011faa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011fae:	e02e      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011fb0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011fb4:	e02b      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011fb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011fba:	e028      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011fbc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011fc0:	e025      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011fc2:	2320      	movs	r3, #32
 8011fc4:	e023      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011fc6:	2320      	movs	r3, #32
 8011fc8:	e021      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011fca:	2320      	movs	r3, #32
 8011fcc:	e01f      	b.n	801200e <Uart_Clear_DMA_TX+0x4de>
 8011fce:	bf00      	nop
 8011fd0:	2002c0e4 	.word	0x2002c0e4
 8011fd4:	40026058 	.word	0x40026058
 8011fd8:	40026000 	.word	0x40026000
 8011fdc:	40026010 	.word	0x40026010
 8011fe0:	40026410 	.word	0x40026410
 8011fe4:	40026070 	.word	0x40026070
 8011fe8:	40026470 	.word	0x40026470
 8011fec:	40026028 	.word	0x40026028
 8011ff0:	40026428 	.word	0x40026428
 8011ff4:	40026088 	.word	0x40026088
 8011ff8:	40026488 	.word	0x40026488
 8011ffc:	40026040 	.word	0x40026040
 8012000:	40026440 	.word	0x40026440
 8012004:	400260a0 	.word	0x400260a0
 8012008:	400264a0 	.word	0x400264a0
 801200c:	2320      	movs	r3, #32
 801200e:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_HT_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 8012010:	4b8d      	ldr	r3, [pc, #564]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012012:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012016:	681b      	ldr	r3, [r3, #0]
 8012018:	461a      	mov	r2, r3
 801201a:	4b8c      	ldr	r3, [pc, #560]	; (801224c <Uart_Clear_DMA_TX+0x71c>)
 801201c:	429a      	cmp	r2, r3
 801201e:	f240 8085 	bls.w	801212c <Uart_Clear_DMA_TX+0x5fc>
 8012022:	4a8b      	ldr	r2, [pc, #556]	; (8012250 <Uart_Clear_DMA_TX+0x720>)
 8012024:	4b88      	ldr	r3, [pc, #544]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012026:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	4619      	mov	r1, r3
 801202e:	4b89      	ldr	r3, [pc, #548]	; (8012254 <Uart_Clear_DMA_TX+0x724>)
 8012030:	4299      	cmp	r1, r3
 8012032:	d078      	beq.n	8012126 <Uart_Clear_DMA_TX+0x5f6>
 8012034:	4b84      	ldr	r3, [pc, #528]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012036:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801203a:	681b      	ldr	r3, [r3, #0]
 801203c:	4619      	mov	r1, r3
 801203e:	4b86      	ldr	r3, [pc, #536]	; (8012258 <Uart_Clear_DMA_TX+0x728>)
 8012040:	4299      	cmp	r1, r3
 8012042:	d06e      	beq.n	8012122 <Uart_Clear_DMA_TX+0x5f2>
 8012044:	4b80      	ldr	r3, [pc, #512]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012046:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	4619      	mov	r1, r3
 801204e:	4b83      	ldr	r3, [pc, #524]	; (801225c <Uart_Clear_DMA_TX+0x72c>)
 8012050:	4299      	cmp	r1, r3
 8012052:	d064      	beq.n	801211e <Uart_Clear_DMA_TX+0x5ee>
 8012054:	4b7c      	ldr	r3, [pc, #496]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012056:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	4619      	mov	r1, r3
 801205e:	4b80      	ldr	r3, [pc, #512]	; (8012260 <Uart_Clear_DMA_TX+0x730>)
 8012060:	4299      	cmp	r1, r3
 8012062:	d05a      	beq.n	801211a <Uart_Clear_DMA_TX+0x5ea>
 8012064:	4b78      	ldr	r3, [pc, #480]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012066:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	4619      	mov	r1, r3
 801206e:	4b7d      	ldr	r3, [pc, #500]	; (8012264 <Uart_Clear_DMA_TX+0x734>)
 8012070:	4299      	cmp	r1, r3
 8012072:	d04f      	beq.n	8012114 <Uart_Clear_DMA_TX+0x5e4>
 8012074:	4b74      	ldr	r3, [pc, #464]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012076:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	4619      	mov	r1, r3
 801207e:	4b7a      	ldr	r3, [pc, #488]	; (8012268 <Uart_Clear_DMA_TX+0x738>)
 8012080:	4299      	cmp	r1, r3
 8012082:	d044      	beq.n	801210e <Uart_Clear_DMA_TX+0x5de>
 8012084:	4b70      	ldr	r3, [pc, #448]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012086:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	4619      	mov	r1, r3
 801208e:	4b77      	ldr	r3, [pc, #476]	; (801226c <Uart_Clear_DMA_TX+0x73c>)
 8012090:	4299      	cmp	r1, r3
 8012092:	d039      	beq.n	8012108 <Uart_Clear_DMA_TX+0x5d8>
 8012094:	4b6c      	ldr	r3, [pc, #432]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012096:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801209a:	681b      	ldr	r3, [r3, #0]
 801209c:	4619      	mov	r1, r3
 801209e:	4b74      	ldr	r3, [pc, #464]	; (8012270 <Uart_Clear_DMA_TX+0x740>)
 80120a0:	4299      	cmp	r1, r3
 80120a2:	d02e      	beq.n	8012102 <Uart_Clear_DMA_TX+0x5d2>
 80120a4:	4b68      	ldr	r3, [pc, #416]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 80120a6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80120aa:	681b      	ldr	r3, [r3, #0]
 80120ac:	4619      	mov	r1, r3
 80120ae:	4b71      	ldr	r3, [pc, #452]	; (8012274 <Uart_Clear_DMA_TX+0x744>)
 80120b0:	4299      	cmp	r1, r3
 80120b2:	d023      	beq.n	80120fc <Uart_Clear_DMA_TX+0x5cc>
 80120b4:	4b64      	ldr	r3, [pc, #400]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 80120b6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80120ba:	681b      	ldr	r3, [r3, #0]
 80120bc:	4619      	mov	r1, r3
 80120be:	4b6e      	ldr	r3, [pc, #440]	; (8012278 <Uart_Clear_DMA_TX+0x748>)
 80120c0:	4299      	cmp	r1, r3
 80120c2:	d018      	beq.n	80120f6 <Uart_Clear_DMA_TX+0x5c6>
 80120c4:	4b60      	ldr	r3, [pc, #384]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 80120c6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80120ca:	681b      	ldr	r3, [r3, #0]
 80120cc:	4619      	mov	r1, r3
 80120ce:	4b6b      	ldr	r3, [pc, #428]	; (801227c <Uart_Clear_DMA_TX+0x74c>)
 80120d0:	4299      	cmp	r1, r3
 80120d2:	d00d      	beq.n	80120f0 <Uart_Clear_DMA_TX+0x5c0>
 80120d4:	4b5c      	ldr	r3, [pc, #368]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 80120d6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	4619      	mov	r1, r3
 80120de:	4b68      	ldr	r3, [pc, #416]	; (8012280 <Uart_Clear_DMA_TX+0x750>)
 80120e0:	4299      	cmp	r1, r3
 80120e2:	d102      	bne.n	80120ea <Uart_Clear_DMA_TX+0x5ba>
 80120e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80120e8:	e01e      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 80120ea:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80120ee:	e01b      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 80120f0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80120f4:	e018      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 80120f6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80120fa:	e015      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 80120fc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012100:	e012      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 8012102:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012106:	e00f      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 8012108:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801210c:	e00c      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 801210e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012112:	e009      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 8012114:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012118:	e006      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 801211a:	2310      	movs	r3, #16
 801211c:	e004      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 801211e:	2310      	movs	r3, #16
 8012120:	e002      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 8012122:	2310      	movs	r3, #16
 8012124:	e000      	b.n	8012128 <Uart_Clear_DMA_TX+0x5f8>
 8012126:	2310      	movs	r3, #16
 8012128:	60d3      	str	r3, [r2, #12]
 801212a:	e1df      	b.n	80124ec <Uart_Clear_DMA_TX+0x9bc>
 801212c:	4b46      	ldr	r3, [pc, #280]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 801212e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012132:	681b      	ldr	r3, [r3, #0]
 8012134:	461a      	mov	r2, r3
 8012136:	4b53      	ldr	r3, [pc, #332]	; (8012284 <Uart_Clear_DMA_TX+0x754>)
 8012138:	429a      	cmp	r2, r3
 801213a:	f240 80a5 	bls.w	8012288 <Uart_Clear_DMA_TX+0x758>
 801213e:	4a44      	ldr	r2, [pc, #272]	; (8012250 <Uart_Clear_DMA_TX+0x720>)
 8012140:	4b41      	ldr	r3, [pc, #260]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012142:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012146:	681b      	ldr	r3, [r3, #0]
 8012148:	4619      	mov	r1, r3
 801214a:	4b42      	ldr	r3, [pc, #264]	; (8012254 <Uart_Clear_DMA_TX+0x724>)
 801214c:	4299      	cmp	r1, r3
 801214e:	d078      	beq.n	8012242 <Uart_Clear_DMA_TX+0x712>
 8012150:	4b3d      	ldr	r3, [pc, #244]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012152:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012156:	681b      	ldr	r3, [r3, #0]
 8012158:	4619      	mov	r1, r3
 801215a:	4b3f      	ldr	r3, [pc, #252]	; (8012258 <Uart_Clear_DMA_TX+0x728>)
 801215c:	4299      	cmp	r1, r3
 801215e:	d06e      	beq.n	801223e <Uart_Clear_DMA_TX+0x70e>
 8012160:	4b39      	ldr	r3, [pc, #228]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012162:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012166:	681b      	ldr	r3, [r3, #0]
 8012168:	4619      	mov	r1, r3
 801216a:	4b3c      	ldr	r3, [pc, #240]	; (801225c <Uart_Clear_DMA_TX+0x72c>)
 801216c:	4299      	cmp	r1, r3
 801216e:	d064      	beq.n	801223a <Uart_Clear_DMA_TX+0x70a>
 8012170:	4b35      	ldr	r3, [pc, #212]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012172:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	4619      	mov	r1, r3
 801217a:	4b39      	ldr	r3, [pc, #228]	; (8012260 <Uart_Clear_DMA_TX+0x730>)
 801217c:	4299      	cmp	r1, r3
 801217e:	d05a      	beq.n	8012236 <Uart_Clear_DMA_TX+0x706>
 8012180:	4b31      	ldr	r3, [pc, #196]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012182:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	4619      	mov	r1, r3
 801218a:	4b36      	ldr	r3, [pc, #216]	; (8012264 <Uart_Clear_DMA_TX+0x734>)
 801218c:	4299      	cmp	r1, r3
 801218e:	d04f      	beq.n	8012230 <Uart_Clear_DMA_TX+0x700>
 8012190:	4b2d      	ldr	r3, [pc, #180]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 8012192:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	4619      	mov	r1, r3
 801219a:	4b33      	ldr	r3, [pc, #204]	; (8012268 <Uart_Clear_DMA_TX+0x738>)
 801219c:	4299      	cmp	r1, r3
 801219e:	d044      	beq.n	801222a <Uart_Clear_DMA_TX+0x6fa>
 80121a0:	4b29      	ldr	r3, [pc, #164]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 80121a2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	4619      	mov	r1, r3
 80121aa:	4b30      	ldr	r3, [pc, #192]	; (801226c <Uart_Clear_DMA_TX+0x73c>)
 80121ac:	4299      	cmp	r1, r3
 80121ae:	d039      	beq.n	8012224 <Uart_Clear_DMA_TX+0x6f4>
 80121b0:	4b25      	ldr	r3, [pc, #148]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 80121b2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80121b6:	681b      	ldr	r3, [r3, #0]
 80121b8:	4619      	mov	r1, r3
 80121ba:	4b2d      	ldr	r3, [pc, #180]	; (8012270 <Uart_Clear_DMA_TX+0x740>)
 80121bc:	4299      	cmp	r1, r3
 80121be:	d02e      	beq.n	801221e <Uart_Clear_DMA_TX+0x6ee>
 80121c0:	4b21      	ldr	r3, [pc, #132]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 80121c2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	4619      	mov	r1, r3
 80121ca:	4b2a      	ldr	r3, [pc, #168]	; (8012274 <Uart_Clear_DMA_TX+0x744>)
 80121cc:	4299      	cmp	r1, r3
 80121ce:	d023      	beq.n	8012218 <Uart_Clear_DMA_TX+0x6e8>
 80121d0:	4b1d      	ldr	r3, [pc, #116]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 80121d2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80121d6:	681b      	ldr	r3, [r3, #0]
 80121d8:	4619      	mov	r1, r3
 80121da:	4b27      	ldr	r3, [pc, #156]	; (8012278 <Uart_Clear_DMA_TX+0x748>)
 80121dc:	4299      	cmp	r1, r3
 80121de:	d018      	beq.n	8012212 <Uart_Clear_DMA_TX+0x6e2>
 80121e0:	4b19      	ldr	r3, [pc, #100]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 80121e2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80121e6:	681b      	ldr	r3, [r3, #0]
 80121e8:	4619      	mov	r1, r3
 80121ea:	4b24      	ldr	r3, [pc, #144]	; (801227c <Uart_Clear_DMA_TX+0x74c>)
 80121ec:	4299      	cmp	r1, r3
 80121ee:	d00d      	beq.n	801220c <Uart_Clear_DMA_TX+0x6dc>
 80121f0:	4b15      	ldr	r3, [pc, #84]	; (8012248 <Uart_Clear_DMA_TX+0x718>)
 80121f2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80121f6:	681b      	ldr	r3, [r3, #0]
 80121f8:	4619      	mov	r1, r3
 80121fa:	4b21      	ldr	r3, [pc, #132]	; (8012280 <Uart_Clear_DMA_TX+0x750>)
 80121fc:	4299      	cmp	r1, r3
 80121fe:	d102      	bne.n	8012206 <Uart_Clear_DMA_TX+0x6d6>
 8012200:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012204:	e01e      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 8012206:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801220a:	e01b      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 801220c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012210:	e018      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 8012212:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012216:	e015      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 8012218:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801221c:	e012      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 801221e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012222:	e00f      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 8012224:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012228:	e00c      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 801222a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801222e:	e009      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 8012230:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012234:	e006      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 8012236:	2310      	movs	r3, #16
 8012238:	e004      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 801223a:	2310      	movs	r3, #16
 801223c:	e002      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 801223e:	2310      	movs	r3, #16
 8012240:	e000      	b.n	8012244 <Uart_Clear_DMA_TX+0x714>
 8012242:	2310      	movs	r3, #16
 8012244:	6093      	str	r3, [r2, #8]
 8012246:	e151      	b.n	80124ec <Uart_Clear_DMA_TX+0x9bc>
 8012248:	2002c0e4 	.word	0x2002c0e4
 801224c:	40026458 	.word	0x40026458
 8012250:	40026400 	.word	0x40026400
 8012254:	40026010 	.word	0x40026010
 8012258:	40026410 	.word	0x40026410
 801225c:	40026070 	.word	0x40026070
 8012260:	40026470 	.word	0x40026470
 8012264:	40026028 	.word	0x40026028
 8012268:	40026428 	.word	0x40026428
 801226c:	40026088 	.word	0x40026088
 8012270:	40026488 	.word	0x40026488
 8012274:	40026040 	.word	0x40026040
 8012278:	40026440 	.word	0x40026440
 801227c:	400260a0 	.word	0x400260a0
 8012280:	400264a0 	.word	0x400264a0
 8012284:	400260b8 	.word	0x400260b8
 8012288:	4b88      	ldr	r3, [pc, #544]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801228a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801228e:	681b      	ldr	r3, [r3, #0]
 8012290:	461a      	mov	r2, r3
 8012292:	4b87      	ldr	r3, [pc, #540]	; (80124b0 <Uart_Clear_DMA_TX+0x980>)
 8012294:	429a      	cmp	r2, r3
 8012296:	f240 8085 	bls.w	80123a4 <Uart_Clear_DMA_TX+0x874>
 801229a:	4a86      	ldr	r2, [pc, #536]	; (80124b4 <Uart_Clear_DMA_TX+0x984>)
 801229c:	4b83      	ldr	r3, [pc, #524]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801229e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	4619      	mov	r1, r3
 80122a6:	4b84      	ldr	r3, [pc, #528]	; (80124b8 <Uart_Clear_DMA_TX+0x988>)
 80122a8:	4299      	cmp	r1, r3
 80122aa:	d078      	beq.n	801239e <Uart_Clear_DMA_TX+0x86e>
 80122ac:	4b7f      	ldr	r3, [pc, #508]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80122ae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	4619      	mov	r1, r3
 80122b6:	4b81      	ldr	r3, [pc, #516]	; (80124bc <Uart_Clear_DMA_TX+0x98c>)
 80122b8:	4299      	cmp	r1, r3
 80122ba:	d06e      	beq.n	801239a <Uart_Clear_DMA_TX+0x86a>
 80122bc:	4b7b      	ldr	r3, [pc, #492]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80122be:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	4619      	mov	r1, r3
 80122c6:	4b7e      	ldr	r3, [pc, #504]	; (80124c0 <Uart_Clear_DMA_TX+0x990>)
 80122c8:	4299      	cmp	r1, r3
 80122ca:	d064      	beq.n	8012396 <Uart_Clear_DMA_TX+0x866>
 80122cc:	4b77      	ldr	r3, [pc, #476]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80122ce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80122d2:	681b      	ldr	r3, [r3, #0]
 80122d4:	4619      	mov	r1, r3
 80122d6:	4b7b      	ldr	r3, [pc, #492]	; (80124c4 <Uart_Clear_DMA_TX+0x994>)
 80122d8:	4299      	cmp	r1, r3
 80122da:	d05a      	beq.n	8012392 <Uart_Clear_DMA_TX+0x862>
 80122dc:	4b73      	ldr	r3, [pc, #460]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80122de:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80122e2:	681b      	ldr	r3, [r3, #0]
 80122e4:	4619      	mov	r1, r3
 80122e6:	4b78      	ldr	r3, [pc, #480]	; (80124c8 <Uart_Clear_DMA_TX+0x998>)
 80122e8:	4299      	cmp	r1, r3
 80122ea:	d04f      	beq.n	801238c <Uart_Clear_DMA_TX+0x85c>
 80122ec:	4b6f      	ldr	r3, [pc, #444]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80122ee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	4619      	mov	r1, r3
 80122f6:	4b75      	ldr	r3, [pc, #468]	; (80124cc <Uart_Clear_DMA_TX+0x99c>)
 80122f8:	4299      	cmp	r1, r3
 80122fa:	d044      	beq.n	8012386 <Uart_Clear_DMA_TX+0x856>
 80122fc:	4b6b      	ldr	r3, [pc, #428]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80122fe:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012302:	681b      	ldr	r3, [r3, #0]
 8012304:	4619      	mov	r1, r3
 8012306:	4b72      	ldr	r3, [pc, #456]	; (80124d0 <Uart_Clear_DMA_TX+0x9a0>)
 8012308:	4299      	cmp	r1, r3
 801230a:	d039      	beq.n	8012380 <Uart_Clear_DMA_TX+0x850>
 801230c:	4b67      	ldr	r3, [pc, #412]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801230e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012312:	681b      	ldr	r3, [r3, #0]
 8012314:	4619      	mov	r1, r3
 8012316:	4b6f      	ldr	r3, [pc, #444]	; (80124d4 <Uart_Clear_DMA_TX+0x9a4>)
 8012318:	4299      	cmp	r1, r3
 801231a:	d02e      	beq.n	801237a <Uart_Clear_DMA_TX+0x84a>
 801231c:	4b63      	ldr	r3, [pc, #396]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801231e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012322:	681b      	ldr	r3, [r3, #0]
 8012324:	4619      	mov	r1, r3
 8012326:	4b6c      	ldr	r3, [pc, #432]	; (80124d8 <Uart_Clear_DMA_TX+0x9a8>)
 8012328:	4299      	cmp	r1, r3
 801232a:	d023      	beq.n	8012374 <Uart_Clear_DMA_TX+0x844>
 801232c:	4b5f      	ldr	r3, [pc, #380]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801232e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	4619      	mov	r1, r3
 8012336:	4b69      	ldr	r3, [pc, #420]	; (80124dc <Uart_Clear_DMA_TX+0x9ac>)
 8012338:	4299      	cmp	r1, r3
 801233a:	d018      	beq.n	801236e <Uart_Clear_DMA_TX+0x83e>
 801233c:	4b5b      	ldr	r3, [pc, #364]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801233e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012342:	681b      	ldr	r3, [r3, #0]
 8012344:	4619      	mov	r1, r3
 8012346:	4b66      	ldr	r3, [pc, #408]	; (80124e0 <Uart_Clear_DMA_TX+0x9b0>)
 8012348:	4299      	cmp	r1, r3
 801234a:	d00d      	beq.n	8012368 <Uart_Clear_DMA_TX+0x838>
 801234c:	4b57      	ldr	r3, [pc, #348]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801234e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	4619      	mov	r1, r3
 8012356:	4b63      	ldr	r3, [pc, #396]	; (80124e4 <Uart_Clear_DMA_TX+0x9b4>)
 8012358:	4299      	cmp	r1, r3
 801235a:	d102      	bne.n	8012362 <Uart_Clear_DMA_TX+0x832>
 801235c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012360:	e01e      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 8012362:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8012366:	e01b      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 8012368:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801236c:	e018      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 801236e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012372:	e015      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 8012374:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012378:	e012      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 801237a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801237e:	e00f      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 8012380:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012384:	e00c      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 8012386:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801238a:	e009      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 801238c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012390:	e006      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 8012392:	2310      	movs	r3, #16
 8012394:	e004      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 8012396:	2310      	movs	r3, #16
 8012398:	e002      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 801239a:	2310      	movs	r3, #16
 801239c:	e000      	b.n	80123a0 <Uart_Clear_DMA_TX+0x870>
 801239e:	2310      	movs	r3, #16
 80123a0:	60d3      	str	r3, [r2, #12]
 80123a2:	e0a3      	b.n	80124ec <Uart_Clear_DMA_TX+0x9bc>
 80123a4:	4a43      	ldr	r2, [pc, #268]	; (80124b4 <Uart_Clear_DMA_TX+0x984>)
 80123a6:	4b41      	ldr	r3, [pc, #260]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80123a8:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	4619      	mov	r1, r3
 80123b0:	4b41      	ldr	r3, [pc, #260]	; (80124b8 <Uart_Clear_DMA_TX+0x988>)
 80123b2:	4299      	cmp	r1, r3
 80123b4:	f000 8098 	beq.w	80124e8 <Uart_Clear_DMA_TX+0x9b8>
 80123b8:	4b3c      	ldr	r3, [pc, #240]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80123ba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80123be:	681b      	ldr	r3, [r3, #0]
 80123c0:	4619      	mov	r1, r3
 80123c2:	4b3e      	ldr	r3, [pc, #248]	; (80124bc <Uart_Clear_DMA_TX+0x98c>)
 80123c4:	4299      	cmp	r1, r3
 80123c6:	d06e      	beq.n	80124a6 <Uart_Clear_DMA_TX+0x976>
 80123c8:	4b38      	ldr	r3, [pc, #224]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80123ca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80123ce:	681b      	ldr	r3, [r3, #0]
 80123d0:	4619      	mov	r1, r3
 80123d2:	4b3b      	ldr	r3, [pc, #236]	; (80124c0 <Uart_Clear_DMA_TX+0x990>)
 80123d4:	4299      	cmp	r1, r3
 80123d6:	d064      	beq.n	80124a2 <Uart_Clear_DMA_TX+0x972>
 80123d8:	4b34      	ldr	r3, [pc, #208]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80123da:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80123de:	681b      	ldr	r3, [r3, #0]
 80123e0:	4619      	mov	r1, r3
 80123e2:	4b38      	ldr	r3, [pc, #224]	; (80124c4 <Uart_Clear_DMA_TX+0x994>)
 80123e4:	4299      	cmp	r1, r3
 80123e6:	d05a      	beq.n	801249e <Uart_Clear_DMA_TX+0x96e>
 80123e8:	4b30      	ldr	r3, [pc, #192]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80123ea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80123ee:	681b      	ldr	r3, [r3, #0]
 80123f0:	4619      	mov	r1, r3
 80123f2:	4b35      	ldr	r3, [pc, #212]	; (80124c8 <Uart_Clear_DMA_TX+0x998>)
 80123f4:	4299      	cmp	r1, r3
 80123f6:	d04f      	beq.n	8012498 <Uart_Clear_DMA_TX+0x968>
 80123f8:	4b2c      	ldr	r3, [pc, #176]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 80123fa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80123fe:	681b      	ldr	r3, [r3, #0]
 8012400:	4619      	mov	r1, r3
 8012402:	4b32      	ldr	r3, [pc, #200]	; (80124cc <Uart_Clear_DMA_TX+0x99c>)
 8012404:	4299      	cmp	r1, r3
 8012406:	d044      	beq.n	8012492 <Uart_Clear_DMA_TX+0x962>
 8012408:	4b28      	ldr	r3, [pc, #160]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801240a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	4619      	mov	r1, r3
 8012412:	4b2f      	ldr	r3, [pc, #188]	; (80124d0 <Uart_Clear_DMA_TX+0x9a0>)
 8012414:	4299      	cmp	r1, r3
 8012416:	d039      	beq.n	801248c <Uart_Clear_DMA_TX+0x95c>
 8012418:	4b24      	ldr	r3, [pc, #144]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801241a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	4619      	mov	r1, r3
 8012422:	4b2c      	ldr	r3, [pc, #176]	; (80124d4 <Uart_Clear_DMA_TX+0x9a4>)
 8012424:	4299      	cmp	r1, r3
 8012426:	d02e      	beq.n	8012486 <Uart_Clear_DMA_TX+0x956>
 8012428:	4b20      	ldr	r3, [pc, #128]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801242a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801242e:	681b      	ldr	r3, [r3, #0]
 8012430:	4619      	mov	r1, r3
 8012432:	4b29      	ldr	r3, [pc, #164]	; (80124d8 <Uart_Clear_DMA_TX+0x9a8>)
 8012434:	4299      	cmp	r1, r3
 8012436:	d023      	beq.n	8012480 <Uart_Clear_DMA_TX+0x950>
 8012438:	4b1c      	ldr	r3, [pc, #112]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801243a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801243e:	681b      	ldr	r3, [r3, #0]
 8012440:	4619      	mov	r1, r3
 8012442:	4b26      	ldr	r3, [pc, #152]	; (80124dc <Uart_Clear_DMA_TX+0x9ac>)
 8012444:	4299      	cmp	r1, r3
 8012446:	d018      	beq.n	801247a <Uart_Clear_DMA_TX+0x94a>
 8012448:	4b18      	ldr	r3, [pc, #96]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801244a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801244e:	681b      	ldr	r3, [r3, #0]
 8012450:	4619      	mov	r1, r3
 8012452:	4b23      	ldr	r3, [pc, #140]	; (80124e0 <Uart_Clear_DMA_TX+0x9b0>)
 8012454:	4299      	cmp	r1, r3
 8012456:	d00d      	beq.n	8012474 <Uart_Clear_DMA_TX+0x944>
 8012458:	4b14      	ldr	r3, [pc, #80]	; (80124ac <Uart_Clear_DMA_TX+0x97c>)
 801245a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801245e:	681b      	ldr	r3, [r3, #0]
 8012460:	4619      	mov	r1, r3
 8012462:	4b20      	ldr	r3, [pc, #128]	; (80124e4 <Uart_Clear_DMA_TX+0x9b4>)
 8012464:	4299      	cmp	r1, r3
 8012466:	d102      	bne.n	801246e <Uart_Clear_DMA_TX+0x93e>
 8012468:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801246c:	e03d      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 801246e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8012472:	e03a      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 8012474:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012478:	e037      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 801247a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801247e:	e034      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 8012480:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012484:	e031      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 8012486:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801248a:	e02e      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 801248c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012490:	e02b      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 8012492:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012496:	e028      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 8012498:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801249c:	e025      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 801249e:	2310      	movs	r3, #16
 80124a0:	e023      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 80124a2:	2310      	movs	r3, #16
 80124a4:	e021      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 80124a6:	2310      	movs	r3, #16
 80124a8:	e01f      	b.n	80124ea <Uart_Clear_DMA_TX+0x9ba>
 80124aa:	bf00      	nop
 80124ac:	2002c0e4 	.word	0x2002c0e4
 80124b0:	40026058 	.word	0x40026058
 80124b4:	40026000 	.word	0x40026000
 80124b8:	40026010 	.word	0x40026010
 80124bc:	40026410 	.word	0x40026410
 80124c0:	40026070 	.word	0x40026070
 80124c4:	40026470 	.word	0x40026470
 80124c8:	40026028 	.word	0x40026028
 80124cc:	40026428 	.word	0x40026428
 80124d0:	40026088 	.word	0x40026088
 80124d4:	40026488 	.word	0x40026488
 80124d8:	40026040 	.word	0x40026040
 80124dc:	40026440 	.word	0x40026440
 80124e0:	400260a0 	.word	0x400260a0
 80124e4:	400264a0 	.word	0x400264a0
 80124e8:	2310      	movs	r3, #16
 80124ea:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmatx, __HAL_DMA_GET_TE_FLAG_INDEX(huartx[COM_EXP2].hdmatx));
 80124ec:	4b8d      	ldr	r3, [pc, #564]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 80124ee:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	461a      	mov	r2, r3
 80124f6:	4b8c      	ldr	r3, [pc, #560]	; (8012728 <Uart_Clear_DMA_TX+0xbf8>)
 80124f8:	429a      	cmp	r2, r3
 80124fa:	f240 8085 	bls.w	8012608 <Uart_Clear_DMA_TX+0xad8>
 80124fe:	4a8b      	ldr	r2, [pc, #556]	; (801272c <Uart_Clear_DMA_TX+0xbfc>)
 8012500:	4b88      	ldr	r3, [pc, #544]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 8012502:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012506:	681b      	ldr	r3, [r3, #0]
 8012508:	4619      	mov	r1, r3
 801250a:	4b89      	ldr	r3, [pc, #548]	; (8012730 <Uart_Clear_DMA_TX+0xc00>)
 801250c:	4299      	cmp	r1, r3
 801250e:	d078      	beq.n	8012602 <Uart_Clear_DMA_TX+0xad2>
 8012510:	4b84      	ldr	r3, [pc, #528]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 8012512:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012516:	681b      	ldr	r3, [r3, #0]
 8012518:	4619      	mov	r1, r3
 801251a:	4b86      	ldr	r3, [pc, #536]	; (8012734 <Uart_Clear_DMA_TX+0xc04>)
 801251c:	4299      	cmp	r1, r3
 801251e:	d06e      	beq.n	80125fe <Uart_Clear_DMA_TX+0xace>
 8012520:	4b80      	ldr	r3, [pc, #512]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 8012522:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	4619      	mov	r1, r3
 801252a:	4b83      	ldr	r3, [pc, #524]	; (8012738 <Uart_Clear_DMA_TX+0xc08>)
 801252c:	4299      	cmp	r1, r3
 801252e:	d064      	beq.n	80125fa <Uart_Clear_DMA_TX+0xaca>
 8012530:	4b7c      	ldr	r3, [pc, #496]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 8012532:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	4619      	mov	r1, r3
 801253a:	4b80      	ldr	r3, [pc, #512]	; (801273c <Uart_Clear_DMA_TX+0xc0c>)
 801253c:	4299      	cmp	r1, r3
 801253e:	d05a      	beq.n	80125f6 <Uart_Clear_DMA_TX+0xac6>
 8012540:	4b78      	ldr	r3, [pc, #480]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 8012542:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	4619      	mov	r1, r3
 801254a:	4b7d      	ldr	r3, [pc, #500]	; (8012740 <Uart_Clear_DMA_TX+0xc10>)
 801254c:	4299      	cmp	r1, r3
 801254e:	d04f      	beq.n	80125f0 <Uart_Clear_DMA_TX+0xac0>
 8012550:	4b74      	ldr	r3, [pc, #464]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 8012552:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	4619      	mov	r1, r3
 801255a:	4b7a      	ldr	r3, [pc, #488]	; (8012744 <Uart_Clear_DMA_TX+0xc14>)
 801255c:	4299      	cmp	r1, r3
 801255e:	d044      	beq.n	80125ea <Uart_Clear_DMA_TX+0xaba>
 8012560:	4b70      	ldr	r3, [pc, #448]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 8012562:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012566:	681b      	ldr	r3, [r3, #0]
 8012568:	4619      	mov	r1, r3
 801256a:	4b77      	ldr	r3, [pc, #476]	; (8012748 <Uart_Clear_DMA_TX+0xc18>)
 801256c:	4299      	cmp	r1, r3
 801256e:	d039      	beq.n	80125e4 <Uart_Clear_DMA_TX+0xab4>
 8012570:	4b6c      	ldr	r3, [pc, #432]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 8012572:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	4619      	mov	r1, r3
 801257a:	4b74      	ldr	r3, [pc, #464]	; (801274c <Uart_Clear_DMA_TX+0xc1c>)
 801257c:	4299      	cmp	r1, r3
 801257e:	d02e      	beq.n	80125de <Uart_Clear_DMA_TX+0xaae>
 8012580:	4b68      	ldr	r3, [pc, #416]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 8012582:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	4619      	mov	r1, r3
 801258a:	4b71      	ldr	r3, [pc, #452]	; (8012750 <Uart_Clear_DMA_TX+0xc20>)
 801258c:	4299      	cmp	r1, r3
 801258e:	d023      	beq.n	80125d8 <Uart_Clear_DMA_TX+0xaa8>
 8012590:	4b64      	ldr	r3, [pc, #400]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 8012592:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	4619      	mov	r1, r3
 801259a:	4b6e      	ldr	r3, [pc, #440]	; (8012754 <Uart_Clear_DMA_TX+0xc24>)
 801259c:	4299      	cmp	r1, r3
 801259e:	d018      	beq.n	80125d2 <Uart_Clear_DMA_TX+0xaa2>
 80125a0:	4b60      	ldr	r3, [pc, #384]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 80125a2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	4619      	mov	r1, r3
 80125aa:	4b6b      	ldr	r3, [pc, #428]	; (8012758 <Uart_Clear_DMA_TX+0xc28>)
 80125ac:	4299      	cmp	r1, r3
 80125ae:	d00d      	beq.n	80125cc <Uart_Clear_DMA_TX+0xa9c>
 80125b0:	4b5c      	ldr	r3, [pc, #368]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 80125b2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80125b6:	681b      	ldr	r3, [r3, #0]
 80125b8:	4619      	mov	r1, r3
 80125ba:	4b68      	ldr	r3, [pc, #416]	; (801275c <Uart_Clear_DMA_TX+0xc2c>)
 80125bc:	4299      	cmp	r1, r3
 80125be:	d102      	bne.n	80125c6 <Uart_Clear_DMA_TX+0xa96>
 80125c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80125c4:	e01e      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125c6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80125ca:	e01b      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80125d0:	e018      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125d2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80125d6:	e015      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125d8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80125dc:	e012      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80125e2:	e00f      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80125e8:	e00c      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125ea:	f44f 7300 	mov.w	r3, #512	; 0x200
 80125ee:	e009      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80125f4:	e006      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125f6:	2308      	movs	r3, #8
 80125f8:	e004      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125fa:	2308      	movs	r3, #8
 80125fc:	e002      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 80125fe:	2308      	movs	r3, #8
 8012600:	e000      	b.n	8012604 <Uart_Clear_DMA_TX+0xad4>
 8012602:	2308      	movs	r3, #8
 8012604:	60d3      	str	r3, [r2, #12]
 8012606:	e1bf      	b.n	8012988 <Uart_Clear_DMA_TX+0xe58>
 8012608:	4b46      	ldr	r3, [pc, #280]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 801260a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	461a      	mov	r2, r3
 8012612:	4b53      	ldr	r3, [pc, #332]	; (8012760 <Uart_Clear_DMA_TX+0xc30>)
 8012614:	429a      	cmp	r2, r3
 8012616:	f240 80a5 	bls.w	8012764 <Uart_Clear_DMA_TX+0xc34>
 801261a:	4a44      	ldr	r2, [pc, #272]	; (801272c <Uart_Clear_DMA_TX+0xbfc>)
 801261c:	4b41      	ldr	r3, [pc, #260]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 801261e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012622:	681b      	ldr	r3, [r3, #0]
 8012624:	4619      	mov	r1, r3
 8012626:	4b42      	ldr	r3, [pc, #264]	; (8012730 <Uart_Clear_DMA_TX+0xc00>)
 8012628:	4299      	cmp	r1, r3
 801262a:	d078      	beq.n	801271e <Uart_Clear_DMA_TX+0xbee>
 801262c:	4b3d      	ldr	r3, [pc, #244]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 801262e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	4619      	mov	r1, r3
 8012636:	4b3f      	ldr	r3, [pc, #252]	; (8012734 <Uart_Clear_DMA_TX+0xc04>)
 8012638:	4299      	cmp	r1, r3
 801263a:	d06e      	beq.n	801271a <Uart_Clear_DMA_TX+0xbea>
 801263c:	4b39      	ldr	r3, [pc, #228]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 801263e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	4619      	mov	r1, r3
 8012646:	4b3c      	ldr	r3, [pc, #240]	; (8012738 <Uart_Clear_DMA_TX+0xc08>)
 8012648:	4299      	cmp	r1, r3
 801264a:	d064      	beq.n	8012716 <Uart_Clear_DMA_TX+0xbe6>
 801264c:	4b35      	ldr	r3, [pc, #212]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 801264e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	4619      	mov	r1, r3
 8012656:	4b39      	ldr	r3, [pc, #228]	; (801273c <Uart_Clear_DMA_TX+0xc0c>)
 8012658:	4299      	cmp	r1, r3
 801265a:	d05a      	beq.n	8012712 <Uart_Clear_DMA_TX+0xbe2>
 801265c:	4b31      	ldr	r3, [pc, #196]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 801265e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012662:	681b      	ldr	r3, [r3, #0]
 8012664:	4619      	mov	r1, r3
 8012666:	4b36      	ldr	r3, [pc, #216]	; (8012740 <Uart_Clear_DMA_TX+0xc10>)
 8012668:	4299      	cmp	r1, r3
 801266a:	d04f      	beq.n	801270c <Uart_Clear_DMA_TX+0xbdc>
 801266c:	4b2d      	ldr	r3, [pc, #180]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 801266e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012672:	681b      	ldr	r3, [r3, #0]
 8012674:	4619      	mov	r1, r3
 8012676:	4b33      	ldr	r3, [pc, #204]	; (8012744 <Uart_Clear_DMA_TX+0xc14>)
 8012678:	4299      	cmp	r1, r3
 801267a:	d044      	beq.n	8012706 <Uart_Clear_DMA_TX+0xbd6>
 801267c:	4b29      	ldr	r3, [pc, #164]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 801267e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012682:	681b      	ldr	r3, [r3, #0]
 8012684:	4619      	mov	r1, r3
 8012686:	4b30      	ldr	r3, [pc, #192]	; (8012748 <Uart_Clear_DMA_TX+0xc18>)
 8012688:	4299      	cmp	r1, r3
 801268a:	d039      	beq.n	8012700 <Uart_Clear_DMA_TX+0xbd0>
 801268c:	4b25      	ldr	r3, [pc, #148]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 801268e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	4619      	mov	r1, r3
 8012696:	4b2d      	ldr	r3, [pc, #180]	; (801274c <Uart_Clear_DMA_TX+0xc1c>)
 8012698:	4299      	cmp	r1, r3
 801269a:	d02e      	beq.n	80126fa <Uart_Clear_DMA_TX+0xbca>
 801269c:	4b21      	ldr	r3, [pc, #132]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 801269e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	4619      	mov	r1, r3
 80126a6:	4b2a      	ldr	r3, [pc, #168]	; (8012750 <Uart_Clear_DMA_TX+0xc20>)
 80126a8:	4299      	cmp	r1, r3
 80126aa:	d023      	beq.n	80126f4 <Uart_Clear_DMA_TX+0xbc4>
 80126ac:	4b1d      	ldr	r3, [pc, #116]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 80126ae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80126b2:	681b      	ldr	r3, [r3, #0]
 80126b4:	4619      	mov	r1, r3
 80126b6:	4b27      	ldr	r3, [pc, #156]	; (8012754 <Uart_Clear_DMA_TX+0xc24>)
 80126b8:	4299      	cmp	r1, r3
 80126ba:	d018      	beq.n	80126ee <Uart_Clear_DMA_TX+0xbbe>
 80126bc:	4b19      	ldr	r3, [pc, #100]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 80126be:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80126c2:	681b      	ldr	r3, [r3, #0]
 80126c4:	4619      	mov	r1, r3
 80126c6:	4b24      	ldr	r3, [pc, #144]	; (8012758 <Uart_Clear_DMA_TX+0xc28>)
 80126c8:	4299      	cmp	r1, r3
 80126ca:	d00d      	beq.n	80126e8 <Uart_Clear_DMA_TX+0xbb8>
 80126cc:	4b15      	ldr	r3, [pc, #84]	; (8012724 <Uart_Clear_DMA_TX+0xbf4>)
 80126ce:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	4619      	mov	r1, r3
 80126d6:	4b21      	ldr	r3, [pc, #132]	; (801275c <Uart_Clear_DMA_TX+0xc2c>)
 80126d8:	4299      	cmp	r1, r3
 80126da:	d102      	bne.n	80126e2 <Uart_Clear_DMA_TX+0xbb2>
 80126dc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80126e0:	e01e      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 80126e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80126e6:	e01b      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 80126e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80126ec:	e018      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 80126ee:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80126f2:	e015      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 80126f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80126f8:	e012      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 80126fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80126fe:	e00f      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 8012700:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012704:	e00c      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 8012706:	f44f 7300 	mov.w	r3, #512	; 0x200
 801270a:	e009      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 801270c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012710:	e006      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 8012712:	2308      	movs	r3, #8
 8012714:	e004      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 8012716:	2308      	movs	r3, #8
 8012718:	e002      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 801271a:	2308      	movs	r3, #8
 801271c:	e000      	b.n	8012720 <Uart_Clear_DMA_TX+0xbf0>
 801271e:	2308      	movs	r3, #8
 8012720:	6093      	str	r3, [r2, #8]
 8012722:	e131      	b.n	8012988 <Uart_Clear_DMA_TX+0xe58>
 8012724:	2002c0e4 	.word	0x2002c0e4
 8012728:	40026458 	.word	0x40026458
 801272c:	40026400 	.word	0x40026400
 8012730:	40026010 	.word	0x40026010
 8012734:	40026410 	.word	0x40026410
 8012738:	40026070 	.word	0x40026070
 801273c:	40026470 	.word	0x40026470
 8012740:	40026028 	.word	0x40026028
 8012744:	40026428 	.word	0x40026428
 8012748:	40026088 	.word	0x40026088
 801274c:	40026488 	.word	0x40026488
 8012750:	40026040 	.word	0x40026040
 8012754:	40026440 	.word	0x40026440
 8012758:	400260a0 	.word	0x400260a0
 801275c:	400264a0 	.word	0x400264a0
 8012760:	400260b8 	.word	0x400260b8
 8012764:	4b96      	ldr	r3, [pc, #600]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 8012766:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801276a:	681b      	ldr	r3, [r3, #0]
 801276c:	461a      	mov	r2, r3
 801276e:	4b95      	ldr	r3, [pc, #596]	; (80129c4 <Uart_Clear_DMA_TX+0xe94>)
 8012770:	429a      	cmp	r2, r3
 8012772:	f240 8085 	bls.w	8012880 <Uart_Clear_DMA_TX+0xd50>
 8012776:	4a94      	ldr	r2, [pc, #592]	; (80129c8 <Uart_Clear_DMA_TX+0xe98>)
 8012778:	4b91      	ldr	r3, [pc, #580]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 801277a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	4619      	mov	r1, r3
 8012782:	4b92      	ldr	r3, [pc, #584]	; (80129cc <Uart_Clear_DMA_TX+0xe9c>)
 8012784:	4299      	cmp	r1, r3
 8012786:	d078      	beq.n	801287a <Uart_Clear_DMA_TX+0xd4a>
 8012788:	4b8d      	ldr	r3, [pc, #564]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 801278a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801278e:	681b      	ldr	r3, [r3, #0]
 8012790:	4619      	mov	r1, r3
 8012792:	4b8f      	ldr	r3, [pc, #572]	; (80129d0 <Uart_Clear_DMA_TX+0xea0>)
 8012794:	4299      	cmp	r1, r3
 8012796:	d06e      	beq.n	8012876 <Uart_Clear_DMA_TX+0xd46>
 8012798:	4b89      	ldr	r3, [pc, #548]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 801279a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801279e:	681b      	ldr	r3, [r3, #0]
 80127a0:	4619      	mov	r1, r3
 80127a2:	4b8c      	ldr	r3, [pc, #560]	; (80129d4 <Uart_Clear_DMA_TX+0xea4>)
 80127a4:	4299      	cmp	r1, r3
 80127a6:	d064      	beq.n	8012872 <Uart_Clear_DMA_TX+0xd42>
 80127a8:	4b85      	ldr	r3, [pc, #532]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80127aa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80127ae:	681b      	ldr	r3, [r3, #0]
 80127b0:	4619      	mov	r1, r3
 80127b2:	4b89      	ldr	r3, [pc, #548]	; (80129d8 <Uart_Clear_DMA_TX+0xea8>)
 80127b4:	4299      	cmp	r1, r3
 80127b6:	d05a      	beq.n	801286e <Uart_Clear_DMA_TX+0xd3e>
 80127b8:	4b81      	ldr	r3, [pc, #516]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80127ba:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	4619      	mov	r1, r3
 80127c2:	4b86      	ldr	r3, [pc, #536]	; (80129dc <Uart_Clear_DMA_TX+0xeac>)
 80127c4:	4299      	cmp	r1, r3
 80127c6:	d04f      	beq.n	8012868 <Uart_Clear_DMA_TX+0xd38>
 80127c8:	4b7d      	ldr	r3, [pc, #500]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80127ca:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	4619      	mov	r1, r3
 80127d2:	4b83      	ldr	r3, [pc, #524]	; (80129e0 <Uart_Clear_DMA_TX+0xeb0>)
 80127d4:	4299      	cmp	r1, r3
 80127d6:	d044      	beq.n	8012862 <Uart_Clear_DMA_TX+0xd32>
 80127d8:	4b79      	ldr	r3, [pc, #484]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80127da:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	4619      	mov	r1, r3
 80127e2:	4b80      	ldr	r3, [pc, #512]	; (80129e4 <Uart_Clear_DMA_TX+0xeb4>)
 80127e4:	4299      	cmp	r1, r3
 80127e6:	d039      	beq.n	801285c <Uart_Clear_DMA_TX+0xd2c>
 80127e8:	4b75      	ldr	r3, [pc, #468]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80127ea:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80127ee:	681b      	ldr	r3, [r3, #0]
 80127f0:	4619      	mov	r1, r3
 80127f2:	4b7d      	ldr	r3, [pc, #500]	; (80129e8 <Uart_Clear_DMA_TX+0xeb8>)
 80127f4:	4299      	cmp	r1, r3
 80127f6:	d02e      	beq.n	8012856 <Uart_Clear_DMA_TX+0xd26>
 80127f8:	4b71      	ldr	r3, [pc, #452]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80127fa:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	4619      	mov	r1, r3
 8012802:	4b7a      	ldr	r3, [pc, #488]	; (80129ec <Uart_Clear_DMA_TX+0xebc>)
 8012804:	4299      	cmp	r1, r3
 8012806:	d023      	beq.n	8012850 <Uart_Clear_DMA_TX+0xd20>
 8012808:	4b6d      	ldr	r3, [pc, #436]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 801280a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801280e:	681b      	ldr	r3, [r3, #0]
 8012810:	4619      	mov	r1, r3
 8012812:	4b77      	ldr	r3, [pc, #476]	; (80129f0 <Uart_Clear_DMA_TX+0xec0>)
 8012814:	4299      	cmp	r1, r3
 8012816:	d018      	beq.n	801284a <Uart_Clear_DMA_TX+0xd1a>
 8012818:	4b69      	ldr	r3, [pc, #420]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 801281a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	4619      	mov	r1, r3
 8012822:	4b74      	ldr	r3, [pc, #464]	; (80129f4 <Uart_Clear_DMA_TX+0xec4>)
 8012824:	4299      	cmp	r1, r3
 8012826:	d00d      	beq.n	8012844 <Uart_Clear_DMA_TX+0xd14>
 8012828:	4b65      	ldr	r3, [pc, #404]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 801282a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	4619      	mov	r1, r3
 8012832:	4b71      	ldr	r3, [pc, #452]	; (80129f8 <Uart_Clear_DMA_TX+0xec8>)
 8012834:	4299      	cmp	r1, r3
 8012836:	d102      	bne.n	801283e <Uart_Clear_DMA_TX+0xd0e>
 8012838:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801283c:	e01e      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 801283e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8012842:	e01b      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 8012844:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012848:	e018      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 801284a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801284e:	e015      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 8012850:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012854:	e012      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 8012856:	f44f 7300 	mov.w	r3, #512	; 0x200
 801285a:	e00f      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 801285c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012860:	e00c      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 8012862:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012866:	e009      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 8012868:	f44f 7300 	mov.w	r3, #512	; 0x200
 801286c:	e006      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 801286e:	2308      	movs	r3, #8
 8012870:	e004      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 8012872:	2308      	movs	r3, #8
 8012874:	e002      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 8012876:	2308      	movs	r3, #8
 8012878:	e000      	b.n	801287c <Uart_Clear_DMA_TX+0xd4c>
 801287a:	2308      	movs	r3, #8
 801287c:	60d3      	str	r3, [r2, #12]
 801287e:	e083      	b.n	8012988 <Uart_Clear_DMA_TX+0xe58>
 8012880:	4a51      	ldr	r2, [pc, #324]	; (80129c8 <Uart_Clear_DMA_TX+0xe98>)
 8012882:	4b4f      	ldr	r3, [pc, #316]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 8012884:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	4619      	mov	r1, r3
 801288c:	4b4f      	ldr	r3, [pc, #316]	; (80129cc <Uart_Clear_DMA_TX+0xe9c>)
 801288e:	4299      	cmp	r1, r3
 8012890:	d078      	beq.n	8012984 <Uart_Clear_DMA_TX+0xe54>
 8012892:	4b4b      	ldr	r3, [pc, #300]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 8012894:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012898:	681b      	ldr	r3, [r3, #0]
 801289a:	4619      	mov	r1, r3
 801289c:	4b4c      	ldr	r3, [pc, #304]	; (80129d0 <Uart_Clear_DMA_TX+0xea0>)
 801289e:	4299      	cmp	r1, r3
 80128a0:	d06e      	beq.n	8012980 <Uart_Clear_DMA_TX+0xe50>
 80128a2:	4b47      	ldr	r3, [pc, #284]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80128a4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	4619      	mov	r1, r3
 80128ac:	4b49      	ldr	r3, [pc, #292]	; (80129d4 <Uart_Clear_DMA_TX+0xea4>)
 80128ae:	4299      	cmp	r1, r3
 80128b0:	d064      	beq.n	801297c <Uart_Clear_DMA_TX+0xe4c>
 80128b2:	4b43      	ldr	r3, [pc, #268]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80128b4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80128b8:	681b      	ldr	r3, [r3, #0]
 80128ba:	4619      	mov	r1, r3
 80128bc:	4b46      	ldr	r3, [pc, #280]	; (80129d8 <Uart_Clear_DMA_TX+0xea8>)
 80128be:	4299      	cmp	r1, r3
 80128c0:	d05a      	beq.n	8012978 <Uart_Clear_DMA_TX+0xe48>
 80128c2:	4b3f      	ldr	r3, [pc, #252]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80128c4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80128c8:	681b      	ldr	r3, [r3, #0]
 80128ca:	4619      	mov	r1, r3
 80128cc:	4b43      	ldr	r3, [pc, #268]	; (80129dc <Uart_Clear_DMA_TX+0xeac>)
 80128ce:	4299      	cmp	r1, r3
 80128d0:	d04f      	beq.n	8012972 <Uart_Clear_DMA_TX+0xe42>
 80128d2:	4b3b      	ldr	r3, [pc, #236]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80128d4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	4619      	mov	r1, r3
 80128dc:	4b40      	ldr	r3, [pc, #256]	; (80129e0 <Uart_Clear_DMA_TX+0xeb0>)
 80128de:	4299      	cmp	r1, r3
 80128e0:	d044      	beq.n	801296c <Uart_Clear_DMA_TX+0xe3c>
 80128e2:	4b37      	ldr	r3, [pc, #220]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80128e4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80128e8:	681b      	ldr	r3, [r3, #0]
 80128ea:	4619      	mov	r1, r3
 80128ec:	4b3d      	ldr	r3, [pc, #244]	; (80129e4 <Uart_Clear_DMA_TX+0xeb4>)
 80128ee:	4299      	cmp	r1, r3
 80128f0:	d039      	beq.n	8012966 <Uart_Clear_DMA_TX+0xe36>
 80128f2:	4b33      	ldr	r3, [pc, #204]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80128f4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80128f8:	681b      	ldr	r3, [r3, #0]
 80128fa:	4619      	mov	r1, r3
 80128fc:	4b3a      	ldr	r3, [pc, #232]	; (80129e8 <Uart_Clear_DMA_TX+0xeb8>)
 80128fe:	4299      	cmp	r1, r3
 8012900:	d02e      	beq.n	8012960 <Uart_Clear_DMA_TX+0xe30>
 8012902:	4b2f      	ldr	r3, [pc, #188]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 8012904:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012908:	681b      	ldr	r3, [r3, #0]
 801290a:	4619      	mov	r1, r3
 801290c:	4b37      	ldr	r3, [pc, #220]	; (80129ec <Uart_Clear_DMA_TX+0xebc>)
 801290e:	4299      	cmp	r1, r3
 8012910:	d023      	beq.n	801295a <Uart_Clear_DMA_TX+0xe2a>
 8012912:	4b2b      	ldr	r3, [pc, #172]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 8012914:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	4619      	mov	r1, r3
 801291c:	4b34      	ldr	r3, [pc, #208]	; (80129f0 <Uart_Clear_DMA_TX+0xec0>)
 801291e:	4299      	cmp	r1, r3
 8012920:	d018      	beq.n	8012954 <Uart_Clear_DMA_TX+0xe24>
 8012922:	4b27      	ldr	r3, [pc, #156]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 8012924:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012928:	681b      	ldr	r3, [r3, #0]
 801292a:	4619      	mov	r1, r3
 801292c:	4b31      	ldr	r3, [pc, #196]	; (80129f4 <Uart_Clear_DMA_TX+0xec4>)
 801292e:	4299      	cmp	r1, r3
 8012930:	d00d      	beq.n	801294e <Uart_Clear_DMA_TX+0xe1e>
 8012932:	4b23      	ldr	r3, [pc, #140]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 8012934:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8012938:	681b      	ldr	r3, [r3, #0]
 801293a:	4619      	mov	r1, r3
 801293c:	4b2e      	ldr	r3, [pc, #184]	; (80129f8 <Uart_Clear_DMA_TX+0xec8>)
 801293e:	4299      	cmp	r1, r3
 8012940:	d102      	bne.n	8012948 <Uart_Clear_DMA_TX+0xe18>
 8012942:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012946:	e01e      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 8012948:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801294c:	e01b      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 801294e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012952:	e018      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 8012954:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012958:	e015      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 801295a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801295e:	e012      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 8012960:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012964:	e00f      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 8012966:	f44f 7300 	mov.w	r3, #512	; 0x200
 801296a:	e00c      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 801296c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012970:	e009      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 8012972:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012976:	e006      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 8012978:	2308      	movs	r3, #8
 801297a:	e004      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 801297c:	2308      	movs	r3, #8
 801297e:	e002      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 8012980:	2308      	movs	r3, #8
 8012982:	e000      	b.n	8012986 <Uart_Clear_DMA_TX+0xe56>
 8012984:	2308      	movs	r3, #8
 8012986:	6093      	str	r3, [r2, #8]
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_FE_FLAG_INDEX(Exp2_COM->hdmarx));
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_DME_FLAG_INDEX(Exp2_COM->hdmarx));

	/* Disable the DMA Rx Stream */
	HAL_UART_DMAStop(huartx[COM_EXP2].hdmatx);
 8012988:	4b0d      	ldr	r3, [pc, #52]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 801298a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 801298e:	4618      	mov	r0, r3
 8012990:	f7f7 f83e 	bl	8009a10 <HAL_UART_DMAStop>

	//flush all data still in registers
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP2]);
 8012994:	4b0a      	ldr	r3, [pc, #40]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 8012996:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801299a:	4a09      	ldr	r2, [pc, #36]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 801299c:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 80129a0:	6992      	ldr	r2, [r2, #24]
 80129a2:	f042 0208 	orr.w	r2, r2, #8
 80129a6:	619a      	str	r2, [r3, #24]
 80129a8:	4b05      	ldr	r3, [pc, #20]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80129aa:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 80129ae:	4a04      	ldr	r2, [pc, #16]	; (80129c0 <Uart_Clear_DMA_TX+0xe90>)
 80129b0:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 80129b4:	6992      	ldr	r2, [r2, #24]
 80129b6:	f042 0210 	orr.w	r2, r2, #16
 80129ba:	619a      	str	r2, [r3, #24]

	/* Enable the normal interrupt handler for this UART*/
	//	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
	//	HAL_NVIC_EnableIRQ(USART1_IRQn);
}
 80129bc:	bf00      	nop
 80129be:	bd80      	pop	{r7, pc}
 80129c0:	2002c0e4 	.word	0x2002c0e4
 80129c4:	40026058 	.word	0x40026058
 80129c8:	40026000 	.word	0x40026000
 80129cc:	40026010 	.word	0x40026010
 80129d0:	40026410 	.word	0x40026410
 80129d4:	40026070 	.word	0x40026070
 80129d8:	40026470 	.word	0x40026470
 80129dc:	40026028 	.word	0x40026028
 80129e0:	40026428 	.word	0x40026428
 80129e4:	40026088 	.word	0x40026088
 80129e8:	40026488 	.word	0x40026488
 80129ec:	40026040 	.word	0x40026040
 80129f0:	40026440 	.word	0x40026440
 80129f4:	400260a0 	.word	0x400260a0
 80129f8:	400264a0 	.word	0x400264a0

080129fc <Uart_Clear_DMA_RX>:

void Uart_Clear_DMA_RX(void)
{
 80129fc:	b580      	push	{r7, lr}
 80129fe:	af00      	add	r7, sp, #0

	/* Clear all DMA Stream0 flags */
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_TC_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 8012a00:	4b8d      	ldr	r3, [pc, #564]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012a02:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a06:	681b      	ldr	r3, [r3, #0]
 8012a08:	461a      	mov	r2, r3
 8012a0a:	4b8c      	ldr	r3, [pc, #560]	; (8012c3c <Uart_Clear_DMA_RX+0x240>)
 8012a0c:	429a      	cmp	r2, r3
 8012a0e:	f240 8085 	bls.w	8012b1c <Uart_Clear_DMA_RX+0x120>
 8012a12:	4a8b      	ldr	r2, [pc, #556]	; (8012c40 <Uart_Clear_DMA_RX+0x244>)
 8012a14:	4b88      	ldr	r3, [pc, #544]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012a16:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a1a:	681b      	ldr	r3, [r3, #0]
 8012a1c:	4619      	mov	r1, r3
 8012a1e:	4b89      	ldr	r3, [pc, #548]	; (8012c44 <Uart_Clear_DMA_RX+0x248>)
 8012a20:	4299      	cmp	r1, r3
 8012a22:	d078      	beq.n	8012b16 <Uart_Clear_DMA_RX+0x11a>
 8012a24:	4b84      	ldr	r3, [pc, #528]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012a26:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	4619      	mov	r1, r3
 8012a2e:	4b86      	ldr	r3, [pc, #536]	; (8012c48 <Uart_Clear_DMA_RX+0x24c>)
 8012a30:	4299      	cmp	r1, r3
 8012a32:	d06e      	beq.n	8012b12 <Uart_Clear_DMA_RX+0x116>
 8012a34:	4b80      	ldr	r3, [pc, #512]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012a36:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a3a:	681b      	ldr	r3, [r3, #0]
 8012a3c:	4619      	mov	r1, r3
 8012a3e:	4b83      	ldr	r3, [pc, #524]	; (8012c4c <Uart_Clear_DMA_RX+0x250>)
 8012a40:	4299      	cmp	r1, r3
 8012a42:	d064      	beq.n	8012b0e <Uart_Clear_DMA_RX+0x112>
 8012a44:	4b7c      	ldr	r3, [pc, #496]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012a46:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a4a:	681b      	ldr	r3, [r3, #0]
 8012a4c:	4619      	mov	r1, r3
 8012a4e:	4b80      	ldr	r3, [pc, #512]	; (8012c50 <Uart_Clear_DMA_RX+0x254>)
 8012a50:	4299      	cmp	r1, r3
 8012a52:	d05a      	beq.n	8012b0a <Uart_Clear_DMA_RX+0x10e>
 8012a54:	4b78      	ldr	r3, [pc, #480]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012a56:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a5a:	681b      	ldr	r3, [r3, #0]
 8012a5c:	4619      	mov	r1, r3
 8012a5e:	4b7d      	ldr	r3, [pc, #500]	; (8012c54 <Uart_Clear_DMA_RX+0x258>)
 8012a60:	4299      	cmp	r1, r3
 8012a62:	d04f      	beq.n	8012b04 <Uart_Clear_DMA_RX+0x108>
 8012a64:	4b74      	ldr	r3, [pc, #464]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012a66:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a6a:	681b      	ldr	r3, [r3, #0]
 8012a6c:	4619      	mov	r1, r3
 8012a6e:	4b7a      	ldr	r3, [pc, #488]	; (8012c58 <Uart_Clear_DMA_RX+0x25c>)
 8012a70:	4299      	cmp	r1, r3
 8012a72:	d044      	beq.n	8012afe <Uart_Clear_DMA_RX+0x102>
 8012a74:	4b70      	ldr	r3, [pc, #448]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012a76:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	4619      	mov	r1, r3
 8012a7e:	4b77      	ldr	r3, [pc, #476]	; (8012c5c <Uart_Clear_DMA_RX+0x260>)
 8012a80:	4299      	cmp	r1, r3
 8012a82:	d039      	beq.n	8012af8 <Uart_Clear_DMA_RX+0xfc>
 8012a84:	4b6c      	ldr	r3, [pc, #432]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012a86:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a8a:	681b      	ldr	r3, [r3, #0]
 8012a8c:	4619      	mov	r1, r3
 8012a8e:	4b74      	ldr	r3, [pc, #464]	; (8012c60 <Uart_Clear_DMA_RX+0x264>)
 8012a90:	4299      	cmp	r1, r3
 8012a92:	d02e      	beq.n	8012af2 <Uart_Clear_DMA_RX+0xf6>
 8012a94:	4b68      	ldr	r3, [pc, #416]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012a96:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012a9a:	681b      	ldr	r3, [r3, #0]
 8012a9c:	4619      	mov	r1, r3
 8012a9e:	4b71      	ldr	r3, [pc, #452]	; (8012c64 <Uart_Clear_DMA_RX+0x268>)
 8012aa0:	4299      	cmp	r1, r3
 8012aa2:	d023      	beq.n	8012aec <Uart_Clear_DMA_RX+0xf0>
 8012aa4:	4b64      	ldr	r3, [pc, #400]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012aa6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012aaa:	681b      	ldr	r3, [r3, #0]
 8012aac:	4619      	mov	r1, r3
 8012aae:	4b6e      	ldr	r3, [pc, #440]	; (8012c68 <Uart_Clear_DMA_RX+0x26c>)
 8012ab0:	4299      	cmp	r1, r3
 8012ab2:	d018      	beq.n	8012ae6 <Uart_Clear_DMA_RX+0xea>
 8012ab4:	4b60      	ldr	r3, [pc, #384]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012ab6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	4619      	mov	r1, r3
 8012abe:	4b6b      	ldr	r3, [pc, #428]	; (8012c6c <Uart_Clear_DMA_RX+0x270>)
 8012ac0:	4299      	cmp	r1, r3
 8012ac2:	d00d      	beq.n	8012ae0 <Uart_Clear_DMA_RX+0xe4>
 8012ac4:	4b5c      	ldr	r3, [pc, #368]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012ac6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	4619      	mov	r1, r3
 8012ace:	4b68      	ldr	r3, [pc, #416]	; (8012c70 <Uart_Clear_DMA_RX+0x274>)
 8012ad0:	4299      	cmp	r1, r3
 8012ad2:	d102      	bne.n	8012ada <Uart_Clear_DMA_RX+0xde>
 8012ad4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012ad8:	e01e      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012ada:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012ade:	e01b      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012ae0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012ae4:	e018      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012ae6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012aea:	e015      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012aec:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012af0:	e012      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012af2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012af6:	e00f      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012af8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012afc:	e00c      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012afe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012b02:	e009      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012b04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012b08:	e006      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012b0a:	2320      	movs	r3, #32
 8012b0c:	e004      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012b0e:	2320      	movs	r3, #32
 8012b10:	e002      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012b12:	2320      	movs	r3, #32
 8012b14:	e000      	b.n	8012b18 <Uart_Clear_DMA_RX+0x11c>
 8012b16:	2320      	movs	r3, #32
 8012b18:	60d3      	str	r3, [r2, #12]
 8012b1a:	e1df      	b.n	8012edc <Uart_Clear_DMA_RX+0x4e0>
 8012b1c:	4b46      	ldr	r3, [pc, #280]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012b1e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	461a      	mov	r2, r3
 8012b26:	4b53      	ldr	r3, [pc, #332]	; (8012c74 <Uart_Clear_DMA_RX+0x278>)
 8012b28:	429a      	cmp	r2, r3
 8012b2a:	f240 80a5 	bls.w	8012c78 <Uart_Clear_DMA_RX+0x27c>
 8012b2e:	4a44      	ldr	r2, [pc, #272]	; (8012c40 <Uart_Clear_DMA_RX+0x244>)
 8012b30:	4b41      	ldr	r3, [pc, #260]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012b32:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b36:	681b      	ldr	r3, [r3, #0]
 8012b38:	4619      	mov	r1, r3
 8012b3a:	4b42      	ldr	r3, [pc, #264]	; (8012c44 <Uart_Clear_DMA_RX+0x248>)
 8012b3c:	4299      	cmp	r1, r3
 8012b3e:	d078      	beq.n	8012c32 <Uart_Clear_DMA_RX+0x236>
 8012b40:	4b3d      	ldr	r3, [pc, #244]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012b42:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b46:	681b      	ldr	r3, [r3, #0]
 8012b48:	4619      	mov	r1, r3
 8012b4a:	4b3f      	ldr	r3, [pc, #252]	; (8012c48 <Uart_Clear_DMA_RX+0x24c>)
 8012b4c:	4299      	cmp	r1, r3
 8012b4e:	d06e      	beq.n	8012c2e <Uart_Clear_DMA_RX+0x232>
 8012b50:	4b39      	ldr	r3, [pc, #228]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012b52:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b56:	681b      	ldr	r3, [r3, #0]
 8012b58:	4619      	mov	r1, r3
 8012b5a:	4b3c      	ldr	r3, [pc, #240]	; (8012c4c <Uart_Clear_DMA_RX+0x250>)
 8012b5c:	4299      	cmp	r1, r3
 8012b5e:	d064      	beq.n	8012c2a <Uart_Clear_DMA_RX+0x22e>
 8012b60:	4b35      	ldr	r3, [pc, #212]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012b62:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	4619      	mov	r1, r3
 8012b6a:	4b39      	ldr	r3, [pc, #228]	; (8012c50 <Uart_Clear_DMA_RX+0x254>)
 8012b6c:	4299      	cmp	r1, r3
 8012b6e:	d05a      	beq.n	8012c26 <Uart_Clear_DMA_RX+0x22a>
 8012b70:	4b31      	ldr	r3, [pc, #196]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012b72:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b76:	681b      	ldr	r3, [r3, #0]
 8012b78:	4619      	mov	r1, r3
 8012b7a:	4b36      	ldr	r3, [pc, #216]	; (8012c54 <Uart_Clear_DMA_RX+0x258>)
 8012b7c:	4299      	cmp	r1, r3
 8012b7e:	d04f      	beq.n	8012c20 <Uart_Clear_DMA_RX+0x224>
 8012b80:	4b2d      	ldr	r3, [pc, #180]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012b82:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b86:	681b      	ldr	r3, [r3, #0]
 8012b88:	4619      	mov	r1, r3
 8012b8a:	4b33      	ldr	r3, [pc, #204]	; (8012c58 <Uart_Clear_DMA_RX+0x25c>)
 8012b8c:	4299      	cmp	r1, r3
 8012b8e:	d044      	beq.n	8012c1a <Uart_Clear_DMA_RX+0x21e>
 8012b90:	4b29      	ldr	r3, [pc, #164]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012b92:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012b96:	681b      	ldr	r3, [r3, #0]
 8012b98:	4619      	mov	r1, r3
 8012b9a:	4b30      	ldr	r3, [pc, #192]	; (8012c5c <Uart_Clear_DMA_RX+0x260>)
 8012b9c:	4299      	cmp	r1, r3
 8012b9e:	d039      	beq.n	8012c14 <Uart_Clear_DMA_RX+0x218>
 8012ba0:	4b25      	ldr	r3, [pc, #148]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012ba2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ba6:	681b      	ldr	r3, [r3, #0]
 8012ba8:	4619      	mov	r1, r3
 8012baa:	4b2d      	ldr	r3, [pc, #180]	; (8012c60 <Uart_Clear_DMA_RX+0x264>)
 8012bac:	4299      	cmp	r1, r3
 8012bae:	d02e      	beq.n	8012c0e <Uart_Clear_DMA_RX+0x212>
 8012bb0:	4b21      	ldr	r3, [pc, #132]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012bb2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012bb6:	681b      	ldr	r3, [r3, #0]
 8012bb8:	4619      	mov	r1, r3
 8012bba:	4b2a      	ldr	r3, [pc, #168]	; (8012c64 <Uart_Clear_DMA_RX+0x268>)
 8012bbc:	4299      	cmp	r1, r3
 8012bbe:	d023      	beq.n	8012c08 <Uart_Clear_DMA_RX+0x20c>
 8012bc0:	4b1d      	ldr	r3, [pc, #116]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012bc2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012bc6:	681b      	ldr	r3, [r3, #0]
 8012bc8:	4619      	mov	r1, r3
 8012bca:	4b27      	ldr	r3, [pc, #156]	; (8012c68 <Uart_Clear_DMA_RX+0x26c>)
 8012bcc:	4299      	cmp	r1, r3
 8012bce:	d018      	beq.n	8012c02 <Uart_Clear_DMA_RX+0x206>
 8012bd0:	4b19      	ldr	r3, [pc, #100]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012bd2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012bd6:	681b      	ldr	r3, [r3, #0]
 8012bd8:	4619      	mov	r1, r3
 8012bda:	4b24      	ldr	r3, [pc, #144]	; (8012c6c <Uart_Clear_DMA_RX+0x270>)
 8012bdc:	4299      	cmp	r1, r3
 8012bde:	d00d      	beq.n	8012bfc <Uart_Clear_DMA_RX+0x200>
 8012be0:	4b15      	ldr	r3, [pc, #84]	; (8012c38 <Uart_Clear_DMA_RX+0x23c>)
 8012be2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	4619      	mov	r1, r3
 8012bea:	4b21      	ldr	r3, [pc, #132]	; (8012c70 <Uart_Clear_DMA_RX+0x274>)
 8012bec:	4299      	cmp	r1, r3
 8012bee:	d102      	bne.n	8012bf6 <Uart_Clear_DMA_RX+0x1fa>
 8012bf0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012bf4:	e01e      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012bf6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012bfa:	e01b      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012bfc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012c00:	e018      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012c02:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012c06:	e015      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012c08:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012c0c:	e012      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012c0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012c12:	e00f      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012c14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012c18:	e00c      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012c1a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012c1e:	e009      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012c20:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012c24:	e006      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012c26:	2320      	movs	r3, #32
 8012c28:	e004      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012c2a:	2320      	movs	r3, #32
 8012c2c:	e002      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012c2e:	2320      	movs	r3, #32
 8012c30:	e000      	b.n	8012c34 <Uart_Clear_DMA_RX+0x238>
 8012c32:	2320      	movs	r3, #32
 8012c34:	6093      	str	r3, [r2, #8]
 8012c36:	e151      	b.n	8012edc <Uart_Clear_DMA_RX+0x4e0>
 8012c38:	2002c0e4 	.word	0x2002c0e4
 8012c3c:	40026458 	.word	0x40026458
 8012c40:	40026400 	.word	0x40026400
 8012c44:	40026010 	.word	0x40026010
 8012c48:	40026410 	.word	0x40026410
 8012c4c:	40026070 	.word	0x40026070
 8012c50:	40026470 	.word	0x40026470
 8012c54:	40026028 	.word	0x40026028
 8012c58:	40026428 	.word	0x40026428
 8012c5c:	40026088 	.word	0x40026088
 8012c60:	40026488 	.word	0x40026488
 8012c64:	40026040 	.word	0x40026040
 8012c68:	40026440 	.word	0x40026440
 8012c6c:	400260a0 	.word	0x400260a0
 8012c70:	400264a0 	.word	0x400264a0
 8012c74:	400260b8 	.word	0x400260b8
 8012c78:	4b88      	ldr	r3, [pc, #544]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012c7a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c7e:	681b      	ldr	r3, [r3, #0]
 8012c80:	461a      	mov	r2, r3
 8012c82:	4b87      	ldr	r3, [pc, #540]	; (8012ea0 <Uart_Clear_DMA_RX+0x4a4>)
 8012c84:	429a      	cmp	r2, r3
 8012c86:	f240 8085 	bls.w	8012d94 <Uart_Clear_DMA_RX+0x398>
 8012c8a:	4a86      	ldr	r2, [pc, #536]	; (8012ea4 <Uart_Clear_DMA_RX+0x4a8>)
 8012c8c:	4b83      	ldr	r3, [pc, #524]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012c8e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012c92:	681b      	ldr	r3, [r3, #0]
 8012c94:	4619      	mov	r1, r3
 8012c96:	4b84      	ldr	r3, [pc, #528]	; (8012ea8 <Uart_Clear_DMA_RX+0x4ac>)
 8012c98:	4299      	cmp	r1, r3
 8012c9a:	d078      	beq.n	8012d8e <Uart_Clear_DMA_RX+0x392>
 8012c9c:	4b7f      	ldr	r3, [pc, #508]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012c9e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	4619      	mov	r1, r3
 8012ca6:	4b81      	ldr	r3, [pc, #516]	; (8012eac <Uart_Clear_DMA_RX+0x4b0>)
 8012ca8:	4299      	cmp	r1, r3
 8012caa:	d06e      	beq.n	8012d8a <Uart_Clear_DMA_RX+0x38e>
 8012cac:	4b7b      	ldr	r3, [pc, #492]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012cae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	4619      	mov	r1, r3
 8012cb6:	4b7e      	ldr	r3, [pc, #504]	; (8012eb0 <Uart_Clear_DMA_RX+0x4b4>)
 8012cb8:	4299      	cmp	r1, r3
 8012cba:	d064      	beq.n	8012d86 <Uart_Clear_DMA_RX+0x38a>
 8012cbc:	4b77      	ldr	r3, [pc, #476]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012cbe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012cc2:	681b      	ldr	r3, [r3, #0]
 8012cc4:	4619      	mov	r1, r3
 8012cc6:	4b7b      	ldr	r3, [pc, #492]	; (8012eb4 <Uart_Clear_DMA_RX+0x4b8>)
 8012cc8:	4299      	cmp	r1, r3
 8012cca:	d05a      	beq.n	8012d82 <Uart_Clear_DMA_RX+0x386>
 8012ccc:	4b73      	ldr	r3, [pc, #460]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012cce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012cd2:	681b      	ldr	r3, [r3, #0]
 8012cd4:	4619      	mov	r1, r3
 8012cd6:	4b78      	ldr	r3, [pc, #480]	; (8012eb8 <Uart_Clear_DMA_RX+0x4bc>)
 8012cd8:	4299      	cmp	r1, r3
 8012cda:	d04f      	beq.n	8012d7c <Uart_Clear_DMA_RX+0x380>
 8012cdc:	4b6f      	ldr	r3, [pc, #444]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012cde:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ce2:	681b      	ldr	r3, [r3, #0]
 8012ce4:	4619      	mov	r1, r3
 8012ce6:	4b75      	ldr	r3, [pc, #468]	; (8012ebc <Uart_Clear_DMA_RX+0x4c0>)
 8012ce8:	4299      	cmp	r1, r3
 8012cea:	d044      	beq.n	8012d76 <Uart_Clear_DMA_RX+0x37a>
 8012cec:	4b6b      	ldr	r3, [pc, #428]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012cee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012cf2:	681b      	ldr	r3, [r3, #0]
 8012cf4:	4619      	mov	r1, r3
 8012cf6:	4b72      	ldr	r3, [pc, #456]	; (8012ec0 <Uart_Clear_DMA_RX+0x4c4>)
 8012cf8:	4299      	cmp	r1, r3
 8012cfa:	d039      	beq.n	8012d70 <Uart_Clear_DMA_RX+0x374>
 8012cfc:	4b67      	ldr	r3, [pc, #412]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012cfe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d02:	681b      	ldr	r3, [r3, #0]
 8012d04:	4619      	mov	r1, r3
 8012d06:	4b6f      	ldr	r3, [pc, #444]	; (8012ec4 <Uart_Clear_DMA_RX+0x4c8>)
 8012d08:	4299      	cmp	r1, r3
 8012d0a:	d02e      	beq.n	8012d6a <Uart_Clear_DMA_RX+0x36e>
 8012d0c:	4b63      	ldr	r3, [pc, #396]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012d0e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d12:	681b      	ldr	r3, [r3, #0]
 8012d14:	4619      	mov	r1, r3
 8012d16:	4b6c      	ldr	r3, [pc, #432]	; (8012ec8 <Uart_Clear_DMA_RX+0x4cc>)
 8012d18:	4299      	cmp	r1, r3
 8012d1a:	d023      	beq.n	8012d64 <Uart_Clear_DMA_RX+0x368>
 8012d1c:	4b5f      	ldr	r3, [pc, #380]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012d1e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d22:	681b      	ldr	r3, [r3, #0]
 8012d24:	4619      	mov	r1, r3
 8012d26:	4b69      	ldr	r3, [pc, #420]	; (8012ecc <Uart_Clear_DMA_RX+0x4d0>)
 8012d28:	4299      	cmp	r1, r3
 8012d2a:	d018      	beq.n	8012d5e <Uart_Clear_DMA_RX+0x362>
 8012d2c:	4b5b      	ldr	r3, [pc, #364]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012d2e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	4619      	mov	r1, r3
 8012d36:	4b66      	ldr	r3, [pc, #408]	; (8012ed0 <Uart_Clear_DMA_RX+0x4d4>)
 8012d38:	4299      	cmp	r1, r3
 8012d3a:	d00d      	beq.n	8012d58 <Uart_Clear_DMA_RX+0x35c>
 8012d3c:	4b57      	ldr	r3, [pc, #348]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012d3e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d42:	681b      	ldr	r3, [r3, #0]
 8012d44:	4619      	mov	r1, r3
 8012d46:	4b63      	ldr	r3, [pc, #396]	; (8012ed4 <Uart_Clear_DMA_RX+0x4d8>)
 8012d48:	4299      	cmp	r1, r3
 8012d4a:	d102      	bne.n	8012d52 <Uart_Clear_DMA_RX+0x356>
 8012d4c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012d50:	e01e      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d52:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012d56:	e01b      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012d5c:	e018      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d5e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012d62:	e015      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d64:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012d68:	e012      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d6a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012d6e:	e00f      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012d74:	e00c      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012d7a:	e009      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012d80:	e006      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d82:	2320      	movs	r3, #32
 8012d84:	e004      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d86:	2320      	movs	r3, #32
 8012d88:	e002      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d8a:	2320      	movs	r3, #32
 8012d8c:	e000      	b.n	8012d90 <Uart_Clear_DMA_RX+0x394>
 8012d8e:	2320      	movs	r3, #32
 8012d90:	60d3      	str	r3, [r2, #12]
 8012d92:	e0a3      	b.n	8012edc <Uart_Clear_DMA_RX+0x4e0>
 8012d94:	4a43      	ldr	r2, [pc, #268]	; (8012ea4 <Uart_Clear_DMA_RX+0x4a8>)
 8012d96:	4b41      	ldr	r3, [pc, #260]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012d98:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	4619      	mov	r1, r3
 8012da0:	4b41      	ldr	r3, [pc, #260]	; (8012ea8 <Uart_Clear_DMA_RX+0x4ac>)
 8012da2:	4299      	cmp	r1, r3
 8012da4:	f000 8098 	beq.w	8012ed8 <Uart_Clear_DMA_RX+0x4dc>
 8012da8:	4b3c      	ldr	r3, [pc, #240]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012daa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	4619      	mov	r1, r3
 8012db2:	4b3e      	ldr	r3, [pc, #248]	; (8012eac <Uart_Clear_DMA_RX+0x4b0>)
 8012db4:	4299      	cmp	r1, r3
 8012db6:	d06e      	beq.n	8012e96 <Uart_Clear_DMA_RX+0x49a>
 8012db8:	4b38      	ldr	r3, [pc, #224]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012dba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	4619      	mov	r1, r3
 8012dc2:	4b3b      	ldr	r3, [pc, #236]	; (8012eb0 <Uart_Clear_DMA_RX+0x4b4>)
 8012dc4:	4299      	cmp	r1, r3
 8012dc6:	d064      	beq.n	8012e92 <Uart_Clear_DMA_RX+0x496>
 8012dc8:	4b34      	ldr	r3, [pc, #208]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012dca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dce:	681b      	ldr	r3, [r3, #0]
 8012dd0:	4619      	mov	r1, r3
 8012dd2:	4b38      	ldr	r3, [pc, #224]	; (8012eb4 <Uart_Clear_DMA_RX+0x4b8>)
 8012dd4:	4299      	cmp	r1, r3
 8012dd6:	d05a      	beq.n	8012e8e <Uart_Clear_DMA_RX+0x492>
 8012dd8:	4b30      	ldr	r3, [pc, #192]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012dda:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dde:	681b      	ldr	r3, [r3, #0]
 8012de0:	4619      	mov	r1, r3
 8012de2:	4b35      	ldr	r3, [pc, #212]	; (8012eb8 <Uart_Clear_DMA_RX+0x4bc>)
 8012de4:	4299      	cmp	r1, r3
 8012de6:	d04f      	beq.n	8012e88 <Uart_Clear_DMA_RX+0x48c>
 8012de8:	4b2c      	ldr	r3, [pc, #176]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012dea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	4619      	mov	r1, r3
 8012df2:	4b32      	ldr	r3, [pc, #200]	; (8012ebc <Uart_Clear_DMA_RX+0x4c0>)
 8012df4:	4299      	cmp	r1, r3
 8012df6:	d044      	beq.n	8012e82 <Uart_Clear_DMA_RX+0x486>
 8012df8:	4b28      	ldr	r3, [pc, #160]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012dfa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	4619      	mov	r1, r3
 8012e02:	4b2f      	ldr	r3, [pc, #188]	; (8012ec0 <Uart_Clear_DMA_RX+0x4c4>)
 8012e04:	4299      	cmp	r1, r3
 8012e06:	d039      	beq.n	8012e7c <Uart_Clear_DMA_RX+0x480>
 8012e08:	4b24      	ldr	r3, [pc, #144]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012e0a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e0e:	681b      	ldr	r3, [r3, #0]
 8012e10:	4619      	mov	r1, r3
 8012e12:	4b2c      	ldr	r3, [pc, #176]	; (8012ec4 <Uart_Clear_DMA_RX+0x4c8>)
 8012e14:	4299      	cmp	r1, r3
 8012e16:	d02e      	beq.n	8012e76 <Uart_Clear_DMA_RX+0x47a>
 8012e18:	4b20      	ldr	r3, [pc, #128]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012e1a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	4619      	mov	r1, r3
 8012e22:	4b29      	ldr	r3, [pc, #164]	; (8012ec8 <Uart_Clear_DMA_RX+0x4cc>)
 8012e24:	4299      	cmp	r1, r3
 8012e26:	d023      	beq.n	8012e70 <Uart_Clear_DMA_RX+0x474>
 8012e28:	4b1c      	ldr	r3, [pc, #112]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012e2a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	4619      	mov	r1, r3
 8012e32:	4b26      	ldr	r3, [pc, #152]	; (8012ecc <Uart_Clear_DMA_RX+0x4d0>)
 8012e34:	4299      	cmp	r1, r3
 8012e36:	d018      	beq.n	8012e6a <Uart_Clear_DMA_RX+0x46e>
 8012e38:	4b18      	ldr	r3, [pc, #96]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012e3a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e3e:	681b      	ldr	r3, [r3, #0]
 8012e40:	4619      	mov	r1, r3
 8012e42:	4b23      	ldr	r3, [pc, #140]	; (8012ed0 <Uart_Clear_DMA_RX+0x4d4>)
 8012e44:	4299      	cmp	r1, r3
 8012e46:	d00d      	beq.n	8012e64 <Uart_Clear_DMA_RX+0x468>
 8012e48:	4b14      	ldr	r3, [pc, #80]	; (8012e9c <Uart_Clear_DMA_RX+0x4a0>)
 8012e4a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012e4e:	681b      	ldr	r3, [r3, #0]
 8012e50:	4619      	mov	r1, r3
 8012e52:	4b20      	ldr	r3, [pc, #128]	; (8012ed4 <Uart_Clear_DMA_RX+0x4d8>)
 8012e54:	4299      	cmp	r1, r3
 8012e56:	d102      	bne.n	8012e5e <Uart_Clear_DMA_RX+0x462>
 8012e58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012e5c:	e03d      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e5e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012e62:	e03a      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e64:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012e68:	e037      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e6a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012e6e:	e034      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012e74:	e031      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e76:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012e7a:	e02e      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e7c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012e80:	e02b      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e82:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012e86:	e028      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e88:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012e8c:	e025      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e8e:	2320      	movs	r3, #32
 8012e90:	e023      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e92:	2320      	movs	r3, #32
 8012e94:	e021      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e96:	2320      	movs	r3, #32
 8012e98:	e01f      	b.n	8012eda <Uart_Clear_DMA_RX+0x4de>
 8012e9a:	bf00      	nop
 8012e9c:	2002c0e4 	.word	0x2002c0e4
 8012ea0:	40026058 	.word	0x40026058
 8012ea4:	40026000 	.word	0x40026000
 8012ea8:	40026010 	.word	0x40026010
 8012eac:	40026410 	.word	0x40026410
 8012eb0:	40026070 	.word	0x40026070
 8012eb4:	40026470 	.word	0x40026470
 8012eb8:	40026028 	.word	0x40026028
 8012ebc:	40026428 	.word	0x40026428
 8012ec0:	40026088 	.word	0x40026088
 8012ec4:	40026488 	.word	0x40026488
 8012ec8:	40026040 	.word	0x40026040
 8012ecc:	40026440 	.word	0x40026440
 8012ed0:	400260a0 	.word	0x400260a0
 8012ed4:	400264a0 	.word	0x400264a0
 8012ed8:	2320      	movs	r3, #32
 8012eda:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_HT_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 8012edc:	4b8d      	ldr	r3, [pc, #564]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012ede:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ee2:	681b      	ldr	r3, [r3, #0]
 8012ee4:	461a      	mov	r2, r3
 8012ee6:	4b8c      	ldr	r3, [pc, #560]	; (8013118 <Uart_Clear_DMA_RX+0x71c>)
 8012ee8:	429a      	cmp	r2, r3
 8012eea:	f240 8085 	bls.w	8012ff8 <Uart_Clear_DMA_RX+0x5fc>
 8012eee:	4a8b      	ldr	r2, [pc, #556]	; (801311c <Uart_Clear_DMA_RX+0x720>)
 8012ef0:	4b88      	ldr	r3, [pc, #544]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012ef2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	4619      	mov	r1, r3
 8012efa:	4b89      	ldr	r3, [pc, #548]	; (8013120 <Uart_Clear_DMA_RX+0x724>)
 8012efc:	4299      	cmp	r1, r3
 8012efe:	d078      	beq.n	8012ff2 <Uart_Clear_DMA_RX+0x5f6>
 8012f00:	4b84      	ldr	r3, [pc, #528]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012f02:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f06:	681b      	ldr	r3, [r3, #0]
 8012f08:	4619      	mov	r1, r3
 8012f0a:	4b86      	ldr	r3, [pc, #536]	; (8013124 <Uart_Clear_DMA_RX+0x728>)
 8012f0c:	4299      	cmp	r1, r3
 8012f0e:	d06e      	beq.n	8012fee <Uart_Clear_DMA_RX+0x5f2>
 8012f10:	4b80      	ldr	r3, [pc, #512]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012f12:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f16:	681b      	ldr	r3, [r3, #0]
 8012f18:	4619      	mov	r1, r3
 8012f1a:	4b83      	ldr	r3, [pc, #524]	; (8013128 <Uart_Clear_DMA_RX+0x72c>)
 8012f1c:	4299      	cmp	r1, r3
 8012f1e:	d064      	beq.n	8012fea <Uart_Clear_DMA_RX+0x5ee>
 8012f20:	4b7c      	ldr	r3, [pc, #496]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012f22:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	4619      	mov	r1, r3
 8012f2a:	4b80      	ldr	r3, [pc, #512]	; (801312c <Uart_Clear_DMA_RX+0x730>)
 8012f2c:	4299      	cmp	r1, r3
 8012f2e:	d05a      	beq.n	8012fe6 <Uart_Clear_DMA_RX+0x5ea>
 8012f30:	4b78      	ldr	r3, [pc, #480]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012f32:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f36:	681b      	ldr	r3, [r3, #0]
 8012f38:	4619      	mov	r1, r3
 8012f3a:	4b7d      	ldr	r3, [pc, #500]	; (8013130 <Uart_Clear_DMA_RX+0x734>)
 8012f3c:	4299      	cmp	r1, r3
 8012f3e:	d04f      	beq.n	8012fe0 <Uart_Clear_DMA_RX+0x5e4>
 8012f40:	4b74      	ldr	r3, [pc, #464]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012f42:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f46:	681b      	ldr	r3, [r3, #0]
 8012f48:	4619      	mov	r1, r3
 8012f4a:	4b7a      	ldr	r3, [pc, #488]	; (8013134 <Uart_Clear_DMA_RX+0x738>)
 8012f4c:	4299      	cmp	r1, r3
 8012f4e:	d044      	beq.n	8012fda <Uart_Clear_DMA_RX+0x5de>
 8012f50:	4b70      	ldr	r3, [pc, #448]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012f52:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f56:	681b      	ldr	r3, [r3, #0]
 8012f58:	4619      	mov	r1, r3
 8012f5a:	4b77      	ldr	r3, [pc, #476]	; (8013138 <Uart_Clear_DMA_RX+0x73c>)
 8012f5c:	4299      	cmp	r1, r3
 8012f5e:	d039      	beq.n	8012fd4 <Uart_Clear_DMA_RX+0x5d8>
 8012f60:	4b6c      	ldr	r3, [pc, #432]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012f62:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f66:	681b      	ldr	r3, [r3, #0]
 8012f68:	4619      	mov	r1, r3
 8012f6a:	4b74      	ldr	r3, [pc, #464]	; (801313c <Uart_Clear_DMA_RX+0x740>)
 8012f6c:	4299      	cmp	r1, r3
 8012f6e:	d02e      	beq.n	8012fce <Uart_Clear_DMA_RX+0x5d2>
 8012f70:	4b68      	ldr	r3, [pc, #416]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012f72:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f76:	681b      	ldr	r3, [r3, #0]
 8012f78:	4619      	mov	r1, r3
 8012f7a:	4b71      	ldr	r3, [pc, #452]	; (8013140 <Uart_Clear_DMA_RX+0x744>)
 8012f7c:	4299      	cmp	r1, r3
 8012f7e:	d023      	beq.n	8012fc8 <Uart_Clear_DMA_RX+0x5cc>
 8012f80:	4b64      	ldr	r3, [pc, #400]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012f82:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	4619      	mov	r1, r3
 8012f8a:	4b6e      	ldr	r3, [pc, #440]	; (8013144 <Uart_Clear_DMA_RX+0x748>)
 8012f8c:	4299      	cmp	r1, r3
 8012f8e:	d018      	beq.n	8012fc2 <Uart_Clear_DMA_RX+0x5c6>
 8012f90:	4b60      	ldr	r3, [pc, #384]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012f92:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012f96:	681b      	ldr	r3, [r3, #0]
 8012f98:	4619      	mov	r1, r3
 8012f9a:	4b6b      	ldr	r3, [pc, #428]	; (8013148 <Uart_Clear_DMA_RX+0x74c>)
 8012f9c:	4299      	cmp	r1, r3
 8012f9e:	d00d      	beq.n	8012fbc <Uart_Clear_DMA_RX+0x5c0>
 8012fa0:	4b5c      	ldr	r3, [pc, #368]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012fa2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012fa6:	681b      	ldr	r3, [r3, #0]
 8012fa8:	4619      	mov	r1, r3
 8012faa:	4b68      	ldr	r3, [pc, #416]	; (801314c <Uart_Clear_DMA_RX+0x750>)
 8012fac:	4299      	cmp	r1, r3
 8012fae:	d102      	bne.n	8012fb6 <Uart_Clear_DMA_RX+0x5ba>
 8012fb0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012fb4:	e01e      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fb6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8012fba:	e01b      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fbc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012fc0:	e018      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fc2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012fc6:	e015      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fc8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012fcc:	e012      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012fd2:	e00f      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012fd8:	e00c      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012fde:	e009      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fe0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012fe4:	e006      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fe6:	2310      	movs	r3, #16
 8012fe8:	e004      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fea:	2310      	movs	r3, #16
 8012fec:	e002      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012fee:	2310      	movs	r3, #16
 8012ff0:	e000      	b.n	8012ff4 <Uart_Clear_DMA_RX+0x5f8>
 8012ff2:	2310      	movs	r3, #16
 8012ff4:	60d3      	str	r3, [r2, #12]
 8012ff6:	e1df      	b.n	80133b8 <Uart_Clear_DMA_RX+0x9bc>
 8012ff8:	4b46      	ldr	r3, [pc, #280]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 8012ffa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8012ffe:	681b      	ldr	r3, [r3, #0]
 8013000:	461a      	mov	r2, r3
 8013002:	4b53      	ldr	r3, [pc, #332]	; (8013150 <Uart_Clear_DMA_RX+0x754>)
 8013004:	429a      	cmp	r2, r3
 8013006:	f240 80a5 	bls.w	8013154 <Uart_Clear_DMA_RX+0x758>
 801300a:	4a44      	ldr	r2, [pc, #272]	; (801311c <Uart_Clear_DMA_RX+0x720>)
 801300c:	4b41      	ldr	r3, [pc, #260]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 801300e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013012:	681b      	ldr	r3, [r3, #0]
 8013014:	4619      	mov	r1, r3
 8013016:	4b42      	ldr	r3, [pc, #264]	; (8013120 <Uart_Clear_DMA_RX+0x724>)
 8013018:	4299      	cmp	r1, r3
 801301a:	d078      	beq.n	801310e <Uart_Clear_DMA_RX+0x712>
 801301c:	4b3d      	ldr	r3, [pc, #244]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 801301e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013022:	681b      	ldr	r3, [r3, #0]
 8013024:	4619      	mov	r1, r3
 8013026:	4b3f      	ldr	r3, [pc, #252]	; (8013124 <Uart_Clear_DMA_RX+0x728>)
 8013028:	4299      	cmp	r1, r3
 801302a:	d06e      	beq.n	801310a <Uart_Clear_DMA_RX+0x70e>
 801302c:	4b39      	ldr	r3, [pc, #228]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 801302e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013032:	681b      	ldr	r3, [r3, #0]
 8013034:	4619      	mov	r1, r3
 8013036:	4b3c      	ldr	r3, [pc, #240]	; (8013128 <Uart_Clear_DMA_RX+0x72c>)
 8013038:	4299      	cmp	r1, r3
 801303a:	d064      	beq.n	8013106 <Uart_Clear_DMA_RX+0x70a>
 801303c:	4b35      	ldr	r3, [pc, #212]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 801303e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013042:	681b      	ldr	r3, [r3, #0]
 8013044:	4619      	mov	r1, r3
 8013046:	4b39      	ldr	r3, [pc, #228]	; (801312c <Uart_Clear_DMA_RX+0x730>)
 8013048:	4299      	cmp	r1, r3
 801304a:	d05a      	beq.n	8013102 <Uart_Clear_DMA_RX+0x706>
 801304c:	4b31      	ldr	r3, [pc, #196]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 801304e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013052:	681b      	ldr	r3, [r3, #0]
 8013054:	4619      	mov	r1, r3
 8013056:	4b36      	ldr	r3, [pc, #216]	; (8013130 <Uart_Clear_DMA_RX+0x734>)
 8013058:	4299      	cmp	r1, r3
 801305a:	d04f      	beq.n	80130fc <Uart_Clear_DMA_RX+0x700>
 801305c:	4b2d      	ldr	r3, [pc, #180]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 801305e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013062:	681b      	ldr	r3, [r3, #0]
 8013064:	4619      	mov	r1, r3
 8013066:	4b33      	ldr	r3, [pc, #204]	; (8013134 <Uart_Clear_DMA_RX+0x738>)
 8013068:	4299      	cmp	r1, r3
 801306a:	d044      	beq.n	80130f6 <Uart_Clear_DMA_RX+0x6fa>
 801306c:	4b29      	ldr	r3, [pc, #164]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 801306e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013072:	681b      	ldr	r3, [r3, #0]
 8013074:	4619      	mov	r1, r3
 8013076:	4b30      	ldr	r3, [pc, #192]	; (8013138 <Uart_Clear_DMA_RX+0x73c>)
 8013078:	4299      	cmp	r1, r3
 801307a:	d039      	beq.n	80130f0 <Uart_Clear_DMA_RX+0x6f4>
 801307c:	4b25      	ldr	r3, [pc, #148]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 801307e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013082:	681b      	ldr	r3, [r3, #0]
 8013084:	4619      	mov	r1, r3
 8013086:	4b2d      	ldr	r3, [pc, #180]	; (801313c <Uart_Clear_DMA_RX+0x740>)
 8013088:	4299      	cmp	r1, r3
 801308a:	d02e      	beq.n	80130ea <Uart_Clear_DMA_RX+0x6ee>
 801308c:	4b21      	ldr	r3, [pc, #132]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 801308e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013092:	681b      	ldr	r3, [r3, #0]
 8013094:	4619      	mov	r1, r3
 8013096:	4b2a      	ldr	r3, [pc, #168]	; (8013140 <Uart_Clear_DMA_RX+0x744>)
 8013098:	4299      	cmp	r1, r3
 801309a:	d023      	beq.n	80130e4 <Uart_Clear_DMA_RX+0x6e8>
 801309c:	4b1d      	ldr	r3, [pc, #116]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 801309e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80130a2:	681b      	ldr	r3, [r3, #0]
 80130a4:	4619      	mov	r1, r3
 80130a6:	4b27      	ldr	r3, [pc, #156]	; (8013144 <Uart_Clear_DMA_RX+0x748>)
 80130a8:	4299      	cmp	r1, r3
 80130aa:	d018      	beq.n	80130de <Uart_Clear_DMA_RX+0x6e2>
 80130ac:	4b19      	ldr	r3, [pc, #100]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 80130ae:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80130b2:	681b      	ldr	r3, [r3, #0]
 80130b4:	4619      	mov	r1, r3
 80130b6:	4b24      	ldr	r3, [pc, #144]	; (8013148 <Uart_Clear_DMA_RX+0x74c>)
 80130b8:	4299      	cmp	r1, r3
 80130ba:	d00d      	beq.n	80130d8 <Uart_Clear_DMA_RX+0x6dc>
 80130bc:	4b15      	ldr	r3, [pc, #84]	; (8013114 <Uart_Clear_DMA_RX+0x718>)
 80130be:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80130c2:	681b      	ldr	r3, [r3, #0]
 80130c4:	4619      	mov	r1, r3
 80130c6:	4b21      	ldr	r3, [pc, #132]	; (801314c <Uart_Clear_DMA_RX+0x750>)
 80130c8:	4299      	cmp	r1, r3
 80130ca:	d102      	bne.n	80130d2 <Uart_Clear_DMA_RX+0x6d6>
 80130cc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80130d0:	e01e      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 80130d2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80130d6:	e01b      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 80130d8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80130dc:	e018      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 80130de:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80130e2:	e015      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 80130e4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80130e8:	e012      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 80130ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80130ee:	e00f      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 80130f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80130f4:	e00c      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 80130f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80130fa:	e009      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 80130fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013100:	e006      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 8013102:	2310      	movs	r3, #16
 8013104:	e004      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 8013106:	2310      	movs	r3, #16
 8013108:	e002      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 801310a:	2310      	movs	r3, #16
 801310c:	e000      	b.n	8013110 <Uart_Clear_DMA_RX+0x714>
 801310e:	2310      	movs	r3, #16
 8013110:	6093      	str	r3, [r2, #8]
 8013112:	e151      	b.n	80133b8 <Uart_Clear_DMA_RX+0x9bc>
 8013114:	2002c0e4 	.word	0x2002c0e4
 8013118:	40026458 	.word	0x40026458
 801311c:	40026400 	.word	0x40026400
 8013120:	40026010 	.word	0x40026010
 8013124:	40026410 	.word	0x40026410
 8013128:	40026070 	.word	0x40026070
 801312c:	40026470 	.word	0x40026470
 8013130:	40026028 	.word	0x40026028
 8013134:	40026428 	.word	0x40026428
 8013138:	40026088 	.word	0x40026088
 801313c:	40026488 	.word	0x40026488
 8013140:	40026040 	.word	0x40026040
 8013144:	40026440 	.word	0x40026440
 8013148:	400260a0 	.word	0x400260a0
 801314c:	400264a0 	.word	0x400264a0
 8013150:	400260b8 	.word	0x400260b8
 8013154:	4b88      	ldr	r3, [pc, #544]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 8013156:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	461a      	mov	r2, r3
 801315e:	4b87      	ldr	r3, [pc, #540]	; (801337c <Uart_Clear_DMA_RX+0x980>)
 8013160:	429a      	cmp	r2, r3
 8013162:	f240 8085 	bls.w	8013270 <Uart_Clear_DMA_RX+0x874>
 8013166:	4a86      	ldr	r2, [pc, #536]	; (8013380 <Uart_Clear_DMA_RX+0x984>)
 8013168:	4b83      	ldr	r3, [pc, #524]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 801316a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	4619      	mov	r1, r3
 8013172:	4b84      	ldr	r3, [pc, #528]	; (8013384 <Uart_Clear_DMA_RX+0x988>)
 8013174:	4299      	cmp	r1, r3
 8013176:	d078      	beq.n	801326a <Uart_Clear_DMA_RX+0x86e>
 8013178:	4b7f      	ldr	r3, [pc, #508]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 801317a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801317e:	681b      	ldr	r3, [r3, #0]
 8013180:	4619      	mov	r1, r3
 8013182:	4b81      	ldr	r3, [pc, #516]	; (8013388 <Uart_Clear_DMA_RX+0x98c>)
 8013184:	4299      	cmp	r1, r3
 8013186:	d06e      	beq.n	8013266 <Uart_Clear_DMA_RX+0x86a>
 8013188:	4b7b      	ldr	r3, [pc, #492]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 801318a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	4619      	mov	r1, r3
 8013192:	4b7e      	ldr	r3, [pc, #504]	; (801338c <Uart_Clear_DMA_RX+0x990>)
 8013194:	4299      	cmp	r1, r3
 8013196:	d064      	beq.n	8013262 <Uart_Clear_DMA_RX+0x866>
 8013198:	4b77      	ldr	r3, [pc, #476]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 801319a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	4619      	mov	r1, r3
 80131a2:	4b7b      	ldr	r3, [pc, #492]	; (8013390 <Uart_Clear_DMA_RX+0x994>)
 80131a4:	4299      	cmp	r1, r3
 80131a6:	d05a      	beq.n	801325e <Uart_Clear_DMA_RX+0x862>
 80131a8:	4b73      	ldr	r3, [pc, #460]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80131aa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80131ae:	681b      	ldr	r3, [r3, #0]
 80131b0:	4619      	mov	r1, r3
 80131b2:	4b78      	ldr	r3, [pc, #480]	; (8013394 <Uart_Clear_DMA_RX+0x998>)
 80131b4:	4299      	cmp	r1, r3
 80131b6:	d04f      	beq.n	8013258 <Uart_Clear_DMA_RX+0x85c>
 80131b8:	4b6f      	ldr	r3, [pc, #444]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80131ba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80131be:	681b      	ldr	r3, [r3, #0]
 80131c0:	4619      	mov	r1, r3
 80131c2:	4b75      	ldr	r3, [pc, #468]	; (8013398 <Uart_Clear_DMA_RX+0x99c>)
 80131c4:	4299      	cmp	r1, r3
 80131c6:	d044      	beq.n	8013252 <Uart_Clear_DMA_RX+0x856>
 80131c8:	4b6b      	ldr	r3, [pc, #428]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80131ca:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	4619      	mov	r1, r3
 80131d2:	4b72      	ldr	r3, [pc, #456]	; (801339c <Uart_Clear_DMA_RX+0x9a0>)
 80131d4:	4299      	cmp	r1, r3
 80131d6:	d039      	beq.n	801324c <Uart_Clear_DMA_RX+0x850>
 80131d8:	4b67      	ldr	r3, [pc, #412]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80131da:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80131de:	681b      	ldr	r3, [r3, #0]
 80131e0:	4619      	mov	r1, r3
 80131e2:	4b6f      	ldr	r3, [pc, #444]	; (80133a0 <Uart_Clear_DMA_RX+0x9a4>)
 80131e4:	4299      	cmp	r1, r3
 80131e6:	d02e      	beq.n	8013246 <Uart_Clear_DMA_RX+0x84a>
 80131e8:	4b63      	ldr	r3, [pc, #396]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80131ea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80131ee:	681b      	ldr	r3, [r3, #0]
 80131f0:	4619      	mov	r1, r3
 80131f2:	4b6c      	ldr	r3, [pc, #432]	; (80133a4 <Uart_Clear_DMA_RX+0x9a8>)
 80131f4:	4299      	cmp	r1, r3
 80131f6:	d023      	beq.n	8013240 <Uart_Clear_DMA_RX+0x844>
 80131f8:	4b5f      	ldr	r3, [pc, #380]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80131fa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80131fe:	681b      	ldr	r3, [r3, #0]
 8013200:	4619      	mov	r1, r3
 8013202:	4b69      	ldr	r3, [pc, #420]	; (80133a8 <Uart_Clear_DMA_RX+0x9ac>)
 8013204:	4299      	cmp	r1, r3
 8013206:	d018      	beq.n	801323a <Uart_Clear_DMA_RX+0x83e>
 8013208:	4b5b      	ldr	r3, [pc, #364]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 801320a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801320e:	681b      	ldr	r3, [r3, #0]
 8013210:	4619      	mov	r1, r3
 8013212:	4b66      	ldr	r3, [pc, #408]	; (80133ac <Uart_Clear_DMA_RX+0x9b0>)
 8013214:	4299      	cmp	r1, r3
 8013216:	d00d      	beq.n	8013234 <Uart_Clear_DMA_RX+0x838>
 8013218:	4b57      	ldr	r3, [pc, #348]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 801321a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	4619      	mov	r1, r3
 8013222:	4b63      	ldr	r3, [pc, #396]	; (80133b0 <Uart_Clear_DMA_RX+0x9b4>)
 8013224:	4299      	cmp	r1, r3
 8013226:	d102      	bne.n	801322e <Uart_Clear_DMA_RX+0x832>
 8013228:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801322c:	e01e      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 801322e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8013232:	e01b      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 8013234:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8013238:	e018      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 801323a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801323e:	e015      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 8013240:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8013244:	e012      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 8013246:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801324a:	e00f      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 801324c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013250:	e00c      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 8013252:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013256:	e009      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 8013258:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801325c:	e006      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 801325e:	2310      	movs	r3, #16
 8013260:	e004      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 8013262:	2310      	movs	r3, #16
 8013264:	e002      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 8013266:	2310      	movs	r3, #16
 8013268:	e000      	b.n	801326c <Uart_Clear_DMA_RX+0x870>
 801326a:	2310      	movs	r3, #16
 801326c:	60d3      	str	r3, [r2, #12]
 801326e:	e0a3      	b.n	80133b8 <Uart_Clear_DMA_RX+0x9bc>
 8013270:	4a43      	ldr	r2, [pc, #268]	; (8013380 <Uart_Clear_DMA_RX+0x984>)
 8013272:	4b41      	ldr	r3, [pc, #260]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 8013274:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	4619      	mov	r1, r3
 801327c:	4b41      	ldr	r3, [pc, #260]	; (8013384 <Uart_Clear_DMA_RX+0x988>)
 801327e:	4299      	cmp	r1, r3
 8013280:	f000 8098 	beq.w	80133b4 <Uart_Clear_DMA_RX+0x9b8>
 8013284:	4b3c      	ldr	r3, [pc, #240]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 8013286:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	4619      	mov	r1, r3
 801328e:	4b3e      	ldr	r3, [pc, #248]	; (8013388 <Uart_Clear_DMA_RX+0x98c>)
 8013290:	4299      	cmp	r1, r3
 8013292:	d06e      	beq.n	8013372 <Uart_Clear_DMA_RX+0x976>
 8013294:	4b38      	ldr	r3, [pc, #224]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 8013296:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801329a:	681b      	ldr	r3, [r3, #0]
 801329c:	4619      	mov	r1, r3
 801329e:	4b3b      	ldr	r3, [pc, #236]	; (801338c <Uart_Clear_DMA_RX+0x990>)
 80132a0:	4299      	cmp	r1, r3
 80132a2:	d064      	beq.n	801336e <Uart_Clear_DMA_RX+0x972>
 80132a4:	4b34      	ldr	r3, [pc, #208]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80132a6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80132aa:	681b      	ldr	r3, [r3, #0]
 80132ac:	4619      	mov	r1, r3
 80132ae:	4b38      	ldr	r3, [pc, #224]	; (8013390 <Uart_Clear_DMA_RX+0x994>)
 80132b0:	4299      	cmp	r1, r3
 80132b2:	d05a      	beq.n	801336a <Uart_Clear_DMA_RX+0x96e>
 80132b4:	4b30      	ldr	r3, [pc, #192]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80132b6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80132ba:	681b      	ldr	r3, [r3, #0]
 80132bc:	4619      	mov	r1, r3
 80132be:	4b35      	ldr	r3, [pc, #212]	; (8013394 <Uart_Clear_DMA_RX+0x998>)
 80132c0:	4299      	cmp	r1, r3
 80132c2:	d04f      	beq.n	8013364 <Uart_Clear_DMA_RX+0x968>
 80132c4:	4b2c      	ldr	r3, [pc, #176]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80132c6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80132ca:	681b      	ldr	r3, [r3, #0]
 80132cc:	4619      	mov	r1, r3
 80132ce:	4b32      	ldr	r3, [pc, #200]	; (8013398 <Uart_Clear_DMA_RX+0x99c>)
 80132d0:	4299      	cmp	r1, r3
 80132d2:	d044      	beq.n	801335e <Uart_Clear_DMA_RX+0x962>
 80132d4:	4b28      	ldr	r3, [pc, #160]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80132d6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80132da:	681b      	ldr	r3, [r3, #0]
 80132dc:	4619      	mov	r1, r3
 80132de:	4b2f      	ldr	r3, [pc, #188]	; (801339c <Uart_Clear_DMA_RX+0x9a0>)
 80132e0:	4299      	cmp	r1, r3
 80132e2:	d039      	beq.n	8013358 <Uart_Clear_DMA_RX+0x95c>
 80132e4:	4b24      	ldr	r3, [pc, #144]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80132e6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80132ea:	681b      	ldr	r3, [r3, #0]
 80132ec:	4619      	mov	r1, r3
 80132ee:	4b2c      	ldr	r3, [pc, #176]	; (80133a0 <Uart_Clear_DMA_RX+0x9a4>)
 80132f0:	4299      	cmp	r1, r3
 80132f2:	d02e      	beq.n	8013352 <Uart_Clear_DMA_RX+0x956>
 80132f4:	4b20      	ldr	r3, [pc, #128]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 80132f6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80132fa:	681b      	ldr	r3, [r3, #0]
 80132fc:	4619      	mov	r1, r3
 80132fe:	4b29      	ldr	r3, [pc, #164]	; (80133a4 <Uart_Clear_DMA_RX+0x9a8>)
 8013300:	4299      	cmp	r1, r3
 8013302:	d023      	beq.n	801334c <Uart_Clear_DMA_RX+0x950>
 8013304:	4b1c      	ldr	r3, [pc, #112]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 8013306:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801330a:	681b      	ldr	r3, [r3, #0]
 801330c:	4619      	mov	r1, r3
 801330e:	4b26      	ldr	r3, [pc, #152]	; (80133a8 <Uart_Clear_DMA_RX+0x9ac>)
 8013310:	4299      	cmp	r1, r3
 8013312:	d018      	beq.n	8013346 <Uart_Clear_DMA_RX+0x94a>
 8013314:	4b18      	ldr	r3, [pc, #96]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 8013316:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801331a:	681b      	ldr	r3, [r3, #0]
 801331c:	4619      	mov	r1, r3
 801331e:	4b23      	ldr	r3, [pc, #140]	; (80133ac <Uart_Clear_DMA_RX+0x9b0>)
 8013320:	4299      	cmp	r1, r3
 8013322:	d00d      	beq.n	8013340 <Uart_Clear_DMA_RX+0x944>
 8013324:	4b14      	ldr	r3, [pc, #80]	; (8013378 <Uart_Clear_DMA_RX+0x97c>)
 8013326:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	4619      	mov	r1, r3
 801332e:	4b20      	ldr	r3, [pc, #128]	; (80133b0 <Uart_Clear_DMA_RX+0x9b4>)
 8013330:	4299      	cmp	r1, r3
 8013332:	d102      	bne.n	801333a <Uart_Clear_DMA_RX+0x93e>
 8013334:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8013338:	e03d      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 801333a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 801333e:	e03a      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 8013340:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8013344:	e037      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 8013346:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801334a:	e034      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 801334c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8013350:	e031      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 8013352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013356:	e02e      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 8013358:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801335c:	e02b      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 801335e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013362:	e028      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 8013364:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013368:	e025      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 801336a:	2310      	movs	r3, #16
 801336c:	e023      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 801336e:	2310      	movs	r3, #16
 8013370:	e021      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 8013372:	2310      	movs	r3, #16
 8013374:	e01f      	b.n	80133b6 <Uart_Clear_DMA_RX+0x9ba>
 8013376:	bf00      	nop
 8013378:	2002c0e4 	.word	0x2002c0e4
 801337c:	40026058 	.word	0x40026058
 8013380:	40026000 	.word	0x40026000
 8013384:	40026010 	.word	0x40026010
 8013388:	40026410 	.word	0x40026410
 801338c:	40026070 	.word	0x40026070
 8013390:	40026470 	.word	0x40026470
 8013394:	40026028 	.word	0x40026028
 8013398:	40026428 	.word	0x40026428
 801339c:	40026088 	.word	0x40026088
 80133a0:	40026488 	.word	0x40026488
 80133a4:	40026040 	.word	0x40026040
 80133a8:	40026440 	.word	0x40026440
 80133ac:	400260a0 	.word	0x400260a0
 80133b0:	400264a0 	.word	0x400264a0
 80133b4:	2310      	movs	r3, #16
 80133b6:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG (huartx[COM_EXP2].hdmarx, __HAL_DMA_GET_TE_FLAG_INDEX(huartx[COM_EXP2].hdmarx));
 80133b8:	4b8d      	ldr	r3, [pc, #564]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 80133ba:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80133be:	681b      	ldr	r3, [r3, #0]
 80133c0:	461a      	mov	r2, r3
 80133c2:	4b8c      	ldr	r3, [pc, #560]	; (80135f4 <Uart_Clear_DMA_RX+0xbf8>)
 80133c4:	429a      	cmp	r2, r3
 80133c6:	f240 8085 	bls.w	80134d4 <Uart_Clear_DMA_RX+0xad8>
 80133ca:	4a8b      	ldr	r2, [pc, #556]	; (80135f8 <Uart_Clear_DMA_RX+0xbfc>)
 80133cc:	4b88      	ldr	r3, [pc, #544]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 80133ce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	4619      	mov	r1, r3
 80133d6:	4b89      	ldr	r3, [pc, #548]	; (80135fc <Uart_Clear_DMA_RX+0xc00>)
 80133d8:	4299      	cmp	r1, r3
 80133da:	d078      	beq.n	80134ce <Uart_Clear_DMA_RX+0xad2>
 80133dc:	4b84      	ldr	r3, [pc, #528]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 80133de:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80133e2:	681b      	ldr	r3, [r3, #0]
 80133e4:	4619      	mov	r1, r3
 80133e6:	4b86      	ldr	r3, [pc, #536]	; (8013600 <Uart_Clear_DMA_RX+0xc04>)
 80133e8:	4299      	cmp	r1, r3
 80133ea:	d06e      	beq.n	80134ca <Uart_Clear_DMA_RX+0xace>
 80133ec:	4b80      	ldr	r3, [pc, #512]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 80133ee:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80133f2:	681b      	ldr	r3, [r3, #0]
 80133f4:	4619      	mov	r1, r3
 80133f6:	4b83      	ldr	r3, [pc, #524]	; (8013604 <Uart_Clear_DMA_RX+0xc08>)
 80133f8:	4299      	cmp	r1, r3
 80133fa:	d064      	beq.n	80134c6 <Uart_Clear_DMA_RX+0xaca>
 80133fc:	4b7c      	ldr	r3, [pc, #496]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 80133fe:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013402:	681b      	ldr	r3, [r3, #0]
 8013404:	4619      	mov	r1, r3
 8013406:	4b80      	ldr	r3, [pc, #512]	; (8013608 <Uart_Clear_DMA_RX+0xc0c>)
 8013408:	4299      	cmp	r1, r3
 801340a:	d05a      	beq.n	80134c2 <Uart_Clear_DMA_RX+0xac6>
 801340c:	4b78      	ldr	r3, [pc, #480]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801340e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013412:	681b      	ldr	r3, [r3, #0]
 8013414:	4619      	mov	r1, r3
 8013416:	4b7d      	ldr	r3, [pc, #500]	; (801360c <Uart_Clear_DMA_RX+0xc10>)
 8013418:	4299      	cmp	r1, r3
 801341a:	d04f      	beq.n	80134bc <Uart_Clear_DMA_RX+0xac0>
 801341c:	4b74      	ldr	r3, [pc, #464]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801341e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013422:	681b      	ldr	r3, [r3, #0]
 8013424:	4619      	mov	r1, r3
 8013426:	4b7a      	ldr	r3, [pc, #488]	; (8013610 <Uart_Clear_DMA_RX+0xc14>)
 8013428:	4299      	cmp	r1, r3
 801342a:	d044      	beq.n	80134b6 <Uart_Clear_DMA_RX+0xaba>
 801342c:	4b70      	ldr	r3, [pc, #448]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801342e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013432:	681b      	ldr	r3, [r3, #0]
 8013434:	4619      	mov	r1, r3
 8013436:	4b77      	ldr	r3, [pc, #476]	; (8013614 <Uart_Clear_DMA_RX+0xc18>)
 8013438:	4299      	cmp	r1, r3
 801343a:	d039      	beq.n	80134b0 <Uart_Clear_DMA_RX+0xab4>
 801343c:	4b6c      	ldr	r3, [pc, #432]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801343e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	4619      	mov	r1, r3
 8013446:	4b74      	ldr	r3, [pc, #464]	; (8013618 <Uart_Clear_DMA_RX+0xc1c>)
 8013448:	4299      	cmp	r1, r3
 801344a:	d02e      	beq.n	80134aa <Uart_Clear_DMA_RX+0xaae>
 801344c:	4b68      	ldr	r3, [pc, #416]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801344e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013452:	681b      	ldr	r3, [r3, #0]
 8013454:	4619      	mov	r1, r3
 8013456:	4b71      	ldr	r3, [pc, #452]	; (801361c <Uart_Clear_DMA_RX+0xc20>)
 8013458:	4299      	cmp	r1, r3
 801345a:	d023      	beq.n	80134a4 <Uart_Clear_DMA_RX+0xaa8>
 801345c:	4b64      	ldr	r3, [pc, #400]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801345e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	4619      	mov	r1, r3
 8013466:	4b6e      	ldr	r3, [pc, #440]	; (8013620 <Uart_Clear_DMA_RX+0xc24>)
 8013468:	4299      	cmp	r1, r3
 801346a:	d018      	beq.n	801349e <Uart_Clear_DMA_RX+0xaa2>
 801346c:	4b60      	ldr	r3, [pc, #384]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801346e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013472:	681b      	ldr	r3, [r3, #0]
 8013474:	4619      	mov	r1, r3
 8013476:	4b6b      	ldr	r3, [pc, #428]	; (8013624 <Uart_Clear_DMA_RX+0xc28>)
 8013478:	4299      	cmp	r1, r3
 801347a:	d00d      	beq.n	8013498 <Uart_Clear_DMA_RX+0xa9c>
 801347c:	4b5c      	ldr	r3, [pc, #368]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801347e:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	4619      	mov	r1, r3
 8013486:	4b68      	ldr	r3, [pc, #416]	; (8013628 <Uart_Clear_DMA_RX+0xc2c>)
 8013488:	4299      	cmp	r1, r3
 801348a:	d102      	bne.n	8013492 <Uart_Clear_DMA_RX+0xa96>
 801348c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013490:	e01e      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 8013492:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8013496:	e01b      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 8013498:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801349c:	e018      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 801349e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80134a2:	e015      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 80134a4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80134a8:	e012      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 80134aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80134ae:	e00f      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 80134b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80134b4:	e00c      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 80134b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80134ba:	e009      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 80134bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80134c0:	e006      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 80134c2:	2308      	movs	r3, #8
 80134c4:	e004      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 80134c6:	2308      	movs	r3, #8
 80134c8:	e002      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 80134ca:	2308      	movs	r3, #8
 80134cc:	e000      	b.n	80134d0 <Uart_Clear_DMA_RX+0xad4>
 80134ce:	2308      	movs	r3, #8
 80134d0:	60d3      	str	r3, [r2, #12]
 80134d2:	e1bf      	b.n	8013854 <Uart_Clear_DMA_RX+0xe58>
 80134d4:	4b46      	ldr	r3, [pc, #280]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 80134d6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80134da:	681b      	ldr	r3, [r3, #0]
 80134dc:	461a      	mov	r2, r3
 80134de:	4b53      	ldr	r3, [pc, #332]	; (801362c <Uart_Clear_DMA_RX+0xc30>)
 80134e0:	429a      	cmp	r2, r3
 80134e2:	f240 80a5 	bls.w	8013630 <Uart_Clear_DMA_RX+0xc34>
 80134e6:	4a44      	ldr	r2, [pc, #272]	; (80135f8 <Uart_Clear_DMA_RX+0xbfc>)
 80134e8:	4b41      	ldr	r3, [pc, #260]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 80134ea:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80134ee:	681b      	ldr	r3, [r3, #0]
 80134f0:	4619      	mov	r1, r3
 80134f2:	4b42      	ldr	r3, [pc, #264]	; (80135fc <Uart_Clear_DMA_RX+0xc00>)
 80134f4:	4299      	cmp	r1, r3
 80134f6:	d078      	beq.n	80135ea <Uart_Clear_DMA_RX+0xbee>
 80134f8:	4b3d      	ldr	r3, [pc, #244]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 80134fa:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	4619      	mov	r1, r3
 8013502:	4b3f      	ldr	r3, [pc, #252]	; (8013600 <Uart_Clear_DMA_RX+0xc04>)
 8013504:	4299      	cmp	r1, r3
 8013506:	d06e      	beq.n	80135e6 <Uart_Clear_DMA_RX+0xbea>
 8013508:	4b39      	ldr	r3, [pc, #228]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801350a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	4619      	mov	r1, r3
 8013512:	4b3c      	ldr	r3, [pc, #240]	; (8013604 <Uart_Clear_DMA_RX+0xc08>)
 8013514:	4299      	cmp	r1, r3
 8013516:	d064      	beq.n	80135e2 <Uart_Clear_DMA_RX+0xbe6>
 8013518:	4b35      	ldr	r3, [pc, #212]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801351a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801351e:	681b      	ldr	r3, [r3, #0]
 8013520:	4619      	mov	r1, r3
 8013522:	4b39      	ldr	r3, [pc, #228]	; (8013608 <Uart_Clear_DMA_RX+0xc0c>)
 8013524:	4299      	cmp	r1, r3
 8013526:	d05a      	beq.n	80135de <Uart_Clear_DMA_RX+0xbe2>
 8013528:	4b31      	ldr	r3, [pc, #196]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801352a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801352e:	681b      	ldr	r3, [r3, #0]
 8013530:	4619      	mov	r1, r3
 8013532:	4b36      	ldr	r3, [pc, #216]	; (801360c <Uart_Clear_DMA_RX+0xc10>)
 8013534:	4299      	cmp	r1, r3
 8013536:	d04f      	beq.n	80135d8 <Uart_Clear_DMA_RX+0xbdc>
 8013538:	4b2d      	ldr	r3, [pc, #180]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801353a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801353e:	681b      	ldr	r3, [r3, #0]
 8013540:	4619      	mov	r1, r3
 8013542:	4b33      	ldr	r3, [pc, #204]	; (8013610 <Uart_Clear_DMA_RX+0xc14>)
 8013544:	4299      	cmp	r1, r3
 8013546:	d044      	beq.n	80135d2 <Uart_Clear_DMA_RX+0xbd6>
 8013548:	4b29      	ldr	r3, [pc, #164]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801354a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801354e:	681b      	ldr	r3, [r3, #0]
 8013550:	4619      	mov	r1, r3
 8013552:	4b30      	ldr	r3, [pc, #192]	; (8013614 <Uart_Clear_DMA_RX+0xc18>)
 8013554:	4299      	cmp	r1, r3
 8013556:	d039      	beq.n	80135cc <Uart_Clear_DMA_RX+0xbd0>
 8013558:	4b25      	ldr	r3, [pc, #148]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801355a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801355e:	681b      	ldr	r3, [r3, #0]
 8013560:	4619      	mov	r1, r3
 8013562:	4b2d      	ldr	r3, [pc, #180]	; (8013618 <Uart_Clear_DMA_RX+0xc1c>)
 8013564:	4299      	cmp	r1, r3
 8013566:	d02e      	beq.n	80135c6 <Uart_Clear_DMA_RX+0xbca>
 8013568:	4b21      	ldr	r3, [pc, #132]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801356a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	4619      	mov	r1, r3
 8013572:	4b2a      	ldr	r3, [pc, #168]	; (801361c <Uart_Clear_DMA_RX+0xc20>)
 8013574:	4299      	cmp	r1, r3
 8013576:	d023      	beq.n	80135c0 <Uart_Clear_DMA_RX+0xbc4>
 8013578:	4b1d      	ldr	r3, [pc, #116]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801357a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801357e:	681b      	ldr	r3, [r3, #0]
 8013580:	4619      	mov	r1, r3
 8013582:	4b27      	ldr	r3, [pc, #156]	; (8013620 <Uart_Clear_DMA_RX+0xc24>)
 8013584:	4299      	cmp	r1, r3
 8013586:	d018      	beq.n	80135ba <Uart_Clear_DMA_RX+0xbbe>
 8013588:	4b19      	ldr	r3, [pc, #100]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801358a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801358e:	681b      	ldr	r3, [r3, #0]
 8013590:	4619      	mov	r1, r3
 8013592:	4b24      	ldr	r3, [pc, #144]	; (8013624 <Uart_Clear_DMA_RX+0xc28>)
 8013594:	4299      	cmp	r1, r3
 8013596:	d00d      	beq.n	80135b4 <Uart_Clear_DMA_RX+0xbb8>
 8013598:	4b15      	ldr	r3, [pc, #84]	; (80135f0 <Uart_Clear_DMA_RX+0xbf4>)
 801359a:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	4619      	mov	r1, r3
 80135a2:	4b21      	ldr	r3, [pc, #132]	; (8013628 <Uart_Clear_DMA_RX+0xc2c>)
 80135a4:	4299      	cmp	r1, r3
 80135a6:	d102      	bne.n	80135ae <Uart_Clear_DMA_RX+0xbb2>
 80135a8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80135ac:	e01e      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80135b2:	e01b      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135b4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80135b8:	e018      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80135be:	e015      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80135c4:	e012      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80135ca:	e00f      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80135d0:	e00c      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80135d6:	e009      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80135dc:	e006      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135de:	2308      	movs	r3, #8
 80135e0:	e004      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135e2:	2308      	movs	r3, #8
 80135e4:	e002      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135e6:	2308      	movs	r3, #8
 80135e8:	e000      	b.n	80135ec <Uart_Clear_DMA_RX+0xbf0>
 80135ea:	2308      	movs	r3, #8
 80135ec:	6093      	str	r3, [r2, #8]
 80135ee:	e131      	b.n	8013854 <Uart_Clear_DMA_RX+0xe58>
 80135f0:	2002c0e4 	.word	0x2002c0e4
 80135f4:	40026458 	.word	0x40026458
 80135f8:	40026400 	.word	0x40026400
 80135fc:	40026010 	.word	0x40026010
 8013600:	40026410 	.word	0x40026410
 8013604:	40026070 	.word	0x40026070
 8013608:	40026470 	.word	0x40026470
 801360c:	40026028 	.word	0x40026028
 8013610:	40026428 	.word	0x40026428
 8013614:	40026088 	.word	0x40026088
 8013618:	40026488 	.word	0x40026488
 801361c:	40026040 	.word	0x40026040
 8013620:	40026440 	.word	0x40026440
 8013624:	400260a0 	.word	0x400260a0
 8013628:	400264a0 	.word	0x400264a0
 801362c:	400260b8 	.word	0x400260b8
 8013630:	4b96      	ldr	r3, [pc, #600]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013632:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013636:	681b      	ldr	r3, [r3, #0]
 8013638:	461a      	mov	r2, r3
 801363a:	4b95      	ldr	r3, [pc, #596]	; (8013890 <Uart_Clear_DMA_RX+0xe94>)
 801363c:	429a      	cmp	r2, r3
 801363e:	f240 8085 	bls.w	801374c <Uart_Clear_DMA_RX+0xd50>
 8013642:	4a94      	ldr	r2, [pc, #592]	; (8013894 <Uart_Clear_DMA_RX+0xe98>)
 8013644:	4b91      	ldr	r3, [pc, #580]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013646:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801364a:	681b      	ldr	r3, [r3, #0]
 801364c:	4619      	mov	r1, r3
 801364e:	4b92      	ldr	r3, [pc, #584]	; (8013898 <Uart_Clear_DMA_RX+0xe9c>)
 8013650:	4299      	cmp	r1, r3
 8013652:	d078      	beq.n	8013746 <Uart_Clear_DMA_RX+0xd4a>
 8013654:	4b8d      	ldr	r3, [pc, #564]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013656:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801365a:	681b      	ldr	r3, [r3, #0]
 801365c:	4619      	mov	r1, r3
 801365e:	4b8f      	ldr	r3, [pc, #572]	; (801389c <Uart_Clear_DMA_RX+0xea0>)
 8013660:	4299      	cmp	r1, r3
 8013662:	d06e      	beq.n	8013742 <Uart_Clear_DMA_RX+0xd46>
 8013664:	4b89      	ldr	r3, [pc, #548]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013666:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801366a:	681b      	ldr	r3, [r3, #0]
 801366c:	4619      	mov	r1, r3
 801366e:	4b8c      	ldr	r3, [pc, #560]	; (80138a0 <Uart_Clear_DMA_RX+0xea4>)
 8013670:	4299      	cmp	r1, r3
 8013672:	d064      	beq.n	801373e <Uart_Clear_DMA_RX+0xd42>
 8013674:	4b85      	ldr	r3, [pc, #532]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013676:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801367a:	681b      	ldr	r3, [r3, #0]
 801367c:	4619      	mov	r1, r3
 801367e:	4b89      	ldr	r3, [pc, #548]	; (80138a4 <Uart_Clear_DMA_RX+0xea8>)
 8013680:	4299      	cmp	r1, r3
 8013682:	d05a      	beq.n	801373a <Uart_Clear_DMA_RX+0xd3e>
 8013684:	4b81      	ldr	r3, [pc, #516]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013686:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801368a:	681b      	ldr	r3, [r3, #0]
 801368c:	4619      	mov	r1, r3
 801368e:	4b86      	ldr	r3, [pc, #536]	; (80138a8 <Uart_Clear_DMA_RX+0xeac>)
 8013690:	4299      	cmp	r1, r3
 8013692:	d04f      	beq.n	8013734 <Uart_Clear_DMA_RX+0xd38>
 8013694:	4b7d      	ldr	r3, [pc, #500]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013696:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801369a:	681b      	ldr	r3, [r3, #0]
 801369c:	4619      	mov	r1, r3
 801369e:	4b83      	ldr	r3, [pc, #524]	; (80138ac <Uart_Clear_DMA_RX+0xeb0>)
 80136a0:	4299      	cmp	r1, r3
 80136a2:	d044      	beq.n	801372e <Uart_Clear_DMA_RX+0xd32>
 80136a4:	4b79      	ldr	r3, [pc, #484]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80136a6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80136aa:	681b      	ldr	r3, [r3, #0]
 80136ac:	4619      	mov	r1, r3
 80136ae:	4b80      	ldr	r3, [pc, #512]	; (80138b0 <Uart_Clear_DMA_RX+0xeb4>)
 80136b0:	4299      	cmp	r1, r3
 80136b2:	d039      	beq.n	8013728 <Uart_Clear_DMA_RX+0xd2c>
 80136b4:	4b75      	ldr	r3, [pc, #468]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80136b6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80136ba:	681b      	ldr	r3, [r3, #0]
 80136bc:	4619      	mov	r1, r3
 80136be:	4b7d      	ldr	r3, [pc, #500]	; (80138b4 <Uart_Clear_DMA_RX+0xeb8>)
 80136c0:	4299      	cmp	r1, r3
 80136c2:	d02e      	beq.n	8013722 <Uart_Clear_DMA_RX+0xd26>
 80136c4:	4b71      	ldr	r3, [pc, #452]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80136c6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80136ca:	681b      	ldr	r3, [r3, #0]
 80136cc:	4619      	mov	r1, r3
 80136ce:	4b7a      	ldr	r3, [pc, #488]	; (80138b8 <Uart_Clear_DMA_RX+0xebc>)
 80136d0:	4299      	cmp	r1, r3
 80136d2:	d023      	beq.n	801371c <Uart_Clear_DMA_RX+0xd20>
 80136d4:	4b6d      	ldr	r3, [pc, #436]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80136d6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80136da:	681b      	ldr	r3, [r3, #0]
 80136dc:	4619      	mov	r1, r3
 80136de:	4b77      	ldr	r3, [pc, #476]	; (80138bc <Uart_Clear_DMA_RX+0xec0>)
 80136e0:	4299      	cmp	r1, r3
 80136e2:	d018      	beq.n	8013716 <Uart_Clear_DMA_RX+0xd1a>
 80136e4:	4b69      	ldr	r3, [pc, #420]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80136e6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80136ea:	681b      	ldr	r3, [r3, #0]
 80136ec:	4619      	mov	r1, r3
 80136ee:	4b74      	ldr	r3, [pc, #464]	; (80138c0 <Uart_Clear_DMA_RX+0xec4>)
 80136f0:	4299      	cmp	r1, r3
 80136f2:	d00d      	beq.n	8013710 <Uart_Clear_DMA_RX+0xd14>
 80136f4:	4b65      	ldr	r3, [pc, #404]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80136f6:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80136fa:	681b      	ldr	r3, [r3, #0]
 80136fc:	4619      	mov	r1, r3
 80136fe:	4b71      	ldr	r3, [pc, #452]	; (80138c4 <Uart_Clear_DMA_RX+0xec8>)
 8013700:	4299      	cmp	r1, r3
 8013702:	d102      	bne.n	801370a <Uart_Clear_DMA_RX+0xd0e>
 8013704:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013708:	e01e      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 801370a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 801370e:	e01b      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 8013710:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013714:	e018      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 8013716:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801371a:	e015      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 801371c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013720:	e012      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 8013722:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013726:	e00f      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 8013728:	f44f 7300 	mov.w	r3, #512	; 0x200
 801372c:	e00c      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 801372e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013732:	e009      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 8013734:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013738:	e006      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 801373a:	2308      	movs	r3, #8
 801373c:	e004      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 801373e:	2308      	movs	r3, #8
 8013740:	e002      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 8013742:	2308      	movs	r3, #8
 8013744:	e000      	b.n	8013748 <Uart_Clear_DMA_RX+0xd4c>
 8013746:	2308      	movs	r3, #8
 8013748:	60d3      	str	r3, [r2, #12]
 801374a:	e083      	b.n	8013854 <Uart_Clear_DMA_RX+0xe58>
 801374c:	4a51      	ldr	r2, [pc, #324]	; (8013894 <Uart_Clear_DMA_RX+0xe98>)
 801374e:	4b4f      	ldr	r3, [pc, #316]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013750:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013754:	681b      	ldr	r3, [r3, #0]
 8013756:	4619      	mov	r1, r3
 8013758:	4b4f      	ldr	r3, [pc, #316]	; (8013898 <Uart_Clear_DMA_RX+0xe9c>)
 801375a:	4299      	cmp	r1, r3
 801375c:	d078      	beq.n	8013850 <Uart_Clear_DMA_RX+0xe54>
 801375e:	4b4b      	ldr	r3, [pc, #300]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013760:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	4619      	mov	r1, r3
 8013768:	4b4c      	ldr	r3, [pc, #304]	; (801389c <Uart_Clear_DMA_RX+0xea0>)
 801376a:	4299      	cmp	r1, r3
 801376c:	d06e      	beq.n	801384c <Uart_Clear_DMA_RX+0xe50>
 801376e:	4b47      	ldr	r3, [pc, #284]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013770:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013774:	681b      	ldr	r3, [r3, #0]
 8013776:	4619      	mov	r1, r3
 8013778:	4b49      	ldr	r3, [pc, #292]	; (80138a0 <Uart_Clear_DMA_RX+0xea4>)
 801377a:	4299      	cmp	r1, r3
 801377c:	d064      	beq.n	8013848 <Uart_Clear_DMA_RX+0xe4c>
 801377e:	4b43      	ldr	r3, [pc, #268]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013780:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013784:	681b      	ldr	r3, [r3, #0]
 8013786:	4619      	mov	r1, r3
 8013788:	4b46      	ldr	r3, [pc, #280]	; (80138a4 <Uart_Clear_DMA_RX+0xea8>)
 801378a:	4299      	cmp	r1, r3
 801378c:	d05a      	beq.n	8013844 <Uart_Clear_DMA_RX+0xe48>
 801378e:	4b3f      	ldr	r3, [pc, #252]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013790:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	4619      	mov	r1, r3
 8013798:	4b43      	ldr	r3, [pc, #268]	; (80138a8 <Uart_Clear_DMA_RX+0xeac>)
 801379a:	4299      	cmp	r1, r3
 801379c:	d04f      	beq.n	801383e <Uart_Clear_DMA_RX+0xe42>
 801379e:	4b3b      	ldr	r3, [pc, #236]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80137a0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80137a4:	681b      	ldr	r3, [r3, #0]
 80137a6:	4619      	mov	r1, r3
 80137a8:	4b40      	ldr	r3, [pc, #256]	; (80138ac <Uart_Clear_DMA_RX+0xeb0>)
 80137aa:	4299      	cmp	r1, r3
 80137ac:	d044      	beq.n	8013838 <Uart_Clear_DMA_RX+0xe3c>
 80137ae:	4b37      	ldr	r3, [pc, #220]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80137b0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80137b4:	681b      	ldr	r3, [r3, #0]
 80137b6:	4619      	mov	r1, r3
 80137b8:	4b3d      	ldr	r3, [pc, #244]	; (80138b0 <Uart_Clear_DMA_RX+0xeb4>)
 80137ba:	4299      	cmp	r1, r3
 80137bc:	d039      	beq.n	8013832 <Uart_Clear_DMA_RX+0xe36>
 80137be:	4b33      	ldr	r3, [pc, #204]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80137c0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80137c4:	681b      	ldr	r3, [r3, #0]
 80137c6:	4619      	mov	r1, r3
 80137c8:	4b3a      	ldr	r3, [pc, #232]	; (80138b4 <Uart_Clear_DMA_RX+0xeb8>)
 80137ca:	4299      	cmp	r1, r3
 80137cc:	d02e      	beq.n	801382c <Uart_Clear_DMA_RX+0xe30>
 80137ce:	4b2f      	ldr	r3, [pc, #188]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80137d0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80137d4:	681b      	ldr	r3, [r3, #0]
 80137d6:	4619      	mov	r1, r3
 80137d8:	4b37      	ldr	r3, [pc, #220]	; (80138b8 <Uart_Clear_DMA_RX+0xebc>)
 80137da:	4299      	cmp	r1, r3
 80137dc:	d023      	beq.n	8013826 <Uart_Clear_DMA_RX+0xe2a>
 80137de:	4b2b      	ldr	r3, [pc, #172]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80137e0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80137e4:	681b      	ldr	r3, [r3, #0]
 80137e6:	4619      	mov	r1, r3
 80137e8:	4b34      	ldr	r3, [pc, #208]	; (80138bc <Uart_Clear_DMA_RX+0xec0>)
 80137ea:	4299      	cmp	r1, r3
 80137ec:	d018      	beq.n	8013820 <Uart_Clear_DMA_RX+0xe24>
 80137ee:	4b27      	ldr	r3, [pc, #156]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 80137f0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	4619      	mov	r1, r3
 80137f8:	4b31      	ldr	r3, [pc, #196]	; (80138c0 <Uart_Clear_DMA_RX+0xec4>)
 80137fa:	4299      	cmp	r1, r3
 80137fc:	d00d      	beq.n	801381a <Uart_Clear_DMA_RX+0xe1e>
 80137fe:	4b23      	ldr	r3, [pc, #140]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013800:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8013804:	681b      	ldr	r3, [r3, #0]
 8013806:	4619      	mov	r1, r3
 8013808:	4b2e      	ldr	r3, [pc, #184]	; (80138c4 <Uart_Clear_DMA_RX+0xec8>)
 801380a:	4299      	cmp	r1, r3
 801380c:	d102      	bne.n	8013814 <Uart_Clear_DMA_RX+0xe18>
 801380e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013812:	e01e      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 8013814:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8013818:	e01b      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 801381a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801381e:	e018      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 8013820:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8013824:	e015      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 8013826:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 801382a:	e012      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 801382c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013830:	e00f      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 8013832:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013836:	e00c      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 8013838:	f44f 7300 	mov.w	r3, #512	; 0x200
 801383c:	e009      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 801383e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8013842:	e006      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 8013844:	2308      	movs	r3, #8
 8013846:	e004      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 8013848:	2308      	movs	r3, #8
 801384a:	e002      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 801384c:	2308      	movs	r3, #8
 801384e:	e000      	b.n	8013852 <Uart_Clear_DMA_RX+0xe56>
 8013850:	2308      	movs	r3, #8
 8013852:	6093      	str	r3, [r2, #8]
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_FE_FLAG_INDEX(Exp2_COM->hdmarx));
	//__HAL_DMA_CLEAR_FLAG (Exp2_COM->hdmarx, __HAL_DMA_GET_DME_FLAG_INDEX(Exp2_COM->hdmarx));

	/* Disable the DMA Rx Stream */
	HAL_UART_DMAStop(huartx[COM_EXP2].hdmarx);
 8013854:	4b0d      	ldr	r3, [pc, #52]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013856:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 801385a:	4618      	mov	r0, r3
 801385c:	f7f6 f8d8 	bl	8009a10 <HAL_UART_DMAStop>

	//flush all data still in registers
	__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP2]);
 8013860:	4b0a      	ldr	r3, [pc, #40]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013862:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8013866:	4a09      	ldr	r2, [pc, #36]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013868:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 801386c:	6992      	ldr	r2, [r2, #24]
 801386e:	f042 0208 	orr.w	r2, r2, #8
 8013872:	619a      	str	r2, [r3, #24]
 8013874:	4b05      	ldr	r3, [pc, #20]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 8013876:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 801387a:	4a04      	ldr	r2, [pc, #16]	; (801388c <Uart_Clear_DMA_RX+0xe90>)
 801387c:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8013880:	6992      	ldr	r2, [r2, #24]
 8013882:	f042 0210 	orr.w	r2, r2, #16
 8013886:	619a      	str	r2, [r3, #24]

	/* Enable the normal interrupt handler for this UART*/
	//	HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
	//	HAL_NVIC_EnableIRQ(USART1_IRQn);
}
 8013888:	bf00      	nop
 801388a:	bd80      	pop	{r7, pc}
 801388c:	2002c0e4 	.word	0x2002c0e4
 8013890:	40026058 	.word	0x40026058
 8013894:	40026000 	.word	0x40026000
 8013898:	40026010 	.word	0x40026010
 801389c:	40026410 	.word	0x40026410
 80138a0:	40026070 	.word	0x40026070
 80138a4:	40026470 	.word	0x40026470
 80138a8:	40026028 	.word	0x40026028
 80138ac:	40026428 	.word	0x40026428
 80138b0:	40026088 	.word	0x40026088
 80138b4:	40026488 	.word	0x40026488
 80138b8:	40026040 	.word	0x40026040
 80138bc:	40026440 	.word	0x40026440
 80138c0:	400260a0 	.word	0x400260a0
 80138c4:	400264a0 	.word	0x400264a0

080138c8 <main>:
}



int main(void)
{
 80138c8:	b580      	push	{r7, lr}
 80138ca:	b0f6      	sub	sp, #472	; 0x1d8
 80138cc:	af02      	add	r7, sp, #8
	Init_769();
 80138ce:	f7fd fa0f 	bl	8010cf0 <Init_769>
	Application_Init();
 80138d2:	f7fa f869 	bl	800d9a8 <Application_Init>
	//
	//	//S29GL01GS_WriteBuffer_32bit(&S29GL01GS, &image_data_049[0], IMG_03_Addr			+      	 IMG_03_Size, 6400);
	//	//S29GL01GS_ReadBuffer(&S29GL01GS, &RxBuffer1[0], NOR_BLOCK_0, 6400);

	//Power CAN bus //Note State is swapped, true = off and false = on
	IO_Output_control(PWR_CAN2, false);
 80138d6:	2100      	movs	r1, #0
 80138d8:	201a      	movs	r0, #26
 80138da:	f7fd f9cf 	bl	8010c7c <IO_Output_control>

	//Init dummy DMA setup
	uint8_t Buffer[10] = {0};
 80138de:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 80138e2:	2200      	movs	r2, #0
 80138e4:	601a      	str	r2, [r3, #0]
 80138e6:	605a      	str	r2, [r3, #4]
 80138e8:	811a      	strh	r2, [r3, #8]
	uint8_t Buffertx[6] = {'1','2','3','4','5','6'};
 80138ea:	4a2b      	ldr	r2, [pc, #172]	; (8013998 <main+0xd0>)
 80138ec:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 80138f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80138f4:	6018      	str	r0, [r3, #0]
 80138f6:	3304      	adds	r3, #4
 80138f8:	8019      	strh	r1, [r3, #0]

	DMA_UART_RF_RX(Buffer, 10);
 80138fa:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 80138fe:	210a      	movs	r1, #10
 8013900:	4618      	mov	r0, r3
 8013902:	f7fe f80f 	bl	8011924 <DMA_UART_RF_RX>
	DMA_UART_RF_TX(Buffertx, 6);
 8013906:	f507 73dc 	add.w	r3, r7, #440	; 0x1b8
 801390a:	2106      	movs	r1, #6
 801390c:	4618      	mov	r0, r3
 801390e:	f7fe f889 	bl	8011a24 <DMA_UART_RF_TX>
	extern UART_HandleTypeDef huartx[COMn];


	while (1)
	{
		BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
 8013912:	4822      	ldr	r0, [pc, #136]	; (801399c <main+0xd4>)
 8013914:	f7fb fdda 	bl	800f4cc <BSP_LCD_SetTextColor>
		BSP_LCD_FillRect(10,580,2,2);
 8013918:	2302      	movs	r3, #2
 801391a:	2202      	movs	r2, #2
 801391c:	f44f 7111 	mov.w	r1, #580	; 0x244
 8013920:	200a      	movs	r0, #10
 8013922:	f7fb ff5b 	bl	800f7dc <BSP_LCD_FillRect>
		__HAL_IWDG_RELOAD_COUNTER(&hiwdg); //Reload Watchdog -- Feed the dog
 8013926:	4b1e      	ldr	r3, [pc, #120]	; (80139a0 <main+0xd8>)
 8013928:	681b      	ldr	r3, [r3, #0]
 801392a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 801392e:	601a      	str	r2, [r3, #0]

		//TextToScreen_MED(10,10,"Light Sensor OK",LCD_COLOR_BLUE,LCD_COLOR_GRAY );
		Delay(10);
 8013930:	200a      	movs	r0, #10
 8013932:	f000 fa15 	bl	8013d60 <Delay>
		//Color_Line_test();

		TextToScreen_SML(10,10, "o", LCD_COLOR_BROWN,LCD_COLOR_BLACK);
 8013936:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
 801393a:	9300      	str	r3, [sp, #0]
 801393c:	4b19      	ldr	r3, [pc, #100]	; (80139a4 <main+0xdc>)
 801393e:	4a1a      	ldr	r2, [pc, #104]	; (80139a8 <main+0xe0>)
 8013940:	210a      	movs	r1, #10
 8013942:	200a      	movs	r0, #10
 8013944:	f7fa f884 	bl	800da50 <TextToScreen_SML>
//		{
//			sprintf(text_buffer, "%d Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod", i);
//			TextToScreen_SML(10,i*24,text_buffer, Color_Wheel_Array[i], LCD_COLOR_BLACK);
//		}

		for(int i =0 ; i <23 ; i++)
 8013948:	2300      	movs	r3, #0
 801394a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 801394e:	e01e      	b.n	801398e <main+0xc6>
			{
				sprintf(text_buffer, "%d Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod", i);
 8013950:	463b      	mov	r3, r7
 8013952:	f8d7 21cc 	ldr.w	r2, [r7, #460]	; 0x1cc
 8013956:	4915      	ldr	r1, [pc, #84]	; (80139ac <main+0xe4>)
 8013958:	4618      	mov	r0, r3
 801395a:	f000 fccd 	bl	80142f8 <sprintf>
				TextToScreen_SML(10,i*24,text_buffer, LCD_COLOR_WHITE, Color_Wheel_Array[i]);
 801395e:	f8d7 21cc 	ldr.w	r2, [r7, #460]	; 0x1cc
 8013962:	4613      	mov	r3, r2
 8013964:	005b      	lsls	r3, r3, #1
 8013966:	4413      	add	r3, r2
 8013968:	00db      	lsls	r3, r3, #3
 801396a:	4619      	mov	r1, r3
 801396c:	4a10      	ldr	r2, [pc, #64]	; (80139b0 <main+0xe8>)
 801396e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8013972:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013976:	463a      	mov	r2, r7
 8013978:	9300      	str	r3, [sp, #0]
 801397a:	f04f 33ff 	mov.w	r3, #4294967295
 801397e:	200a      	movs	r0, #10
 8013980:	f7fa f866 	bl	800da50 <TextToScreen_SML>
		for(int i =0 ; i <23 ; i++)
 8013984:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8013988:	3301      	adds	r3, #1
 801398a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 801398e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8013992:	2b16      	cmp	r3, #22
 8013994:	dddc      	ble.n	8013950 <main+0x88>
	{
 8013996:	e7bc      	b.n	8013912 <main+0x4a>
 8013998:	08016e44 	.word	0x08016e44
 801399c:	ff404040 	.word	0xff404040
 80139a0:	2002b3a8 	.word	0x2002b3a8
 80139a4:	ffa52a2a 	.word	0xffa52a2a
 80139a8:	08016df4 	.word	0x08016df4
 80139ac:	08016df8 	.word	0x08016df8
 80139b0:	200200cc 	.word	0x200200cc

080139b4 <_Error_Handler>:
 * @param  file: The file name as string.
 * @param  line: The line in file as a number.
 * @retval None
 */
void _Error_Handler(char *file, int line)
{
 80139b4:	b480      	push	{r7}
 80139b6:	b083      	sub	sp, #12
 80139b8:	af00      	add	r7, sp, #0
 80139ba:	6078      	str	r0, [r7, #4]
 80139bc:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	while(1)
 80139be:	e7fe      	b.n	80139be <_Error_Handler+0xa>

080139c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80139c0:	b580      	push	{r7, lr}
 80139c2:	b082      	sub	sp, #8
 80139c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80139c6:	4a24      	ldr	r2, [pc, #144]	; (8013a58 <HAL_MspInit+0x98>)
 80139c8:	4b23      	ldr	r3, [pc, #140]	; (8013a58 <HAL_MspInit+0x98>)
 80139ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80139cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80139d0:	6413      	str	r3, [r2, #64]	; 0x40
 80139d2:	4b21      	ldr	r3, [pc, #132]	; (8013a58 <HAL_MspInit+0x98>)
 80139d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80139d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80139da:	607b      	str	r3, [r7, #4]
 80139dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80139de:	4a1e      	ldr	r2, [pc, #120]	; (8013a58 <HAL_MspInit+0x98>)
 80139e0:	4b1d      	ldr	r3, [pc, #116]	; (8013a58 <HAL_MspInit+0x98>)
 80139e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80139e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80139e8:	6453      	str	r3, [r2, #68]	; 0x44
 80139ea:	4b1b      	ldr	r3, [pc, #108]	; (8013a58 <HAL_MspInit+0x98>)
 80139ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80139ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80139f2:	603b      	str	r3, [r7, #0]
 80139f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80139f6:	2003      	movs	r0, #3
 80139f8:	f7ee f90a 	bl	8001c10 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80139fc:	2200      	movs	r2, #0
 80139fe:	2100      	movs	r1, #0
 8013a00:	f06f 000b 	mvn.w	r0, #11
 8013a04:	f7ee f90f 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8013a08:	2200      	movs	r2, #0
 8013a0a:	2100      	movs	r1, #0
 8013a0c:	f06f 000a 	mvn.w	r0, #10
 8013a10:	f7ee f909 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8013a14:	2200      	movs	r2, #0
 8013a16:	2100      	movs	r1, #0
 8013a18:	f06f 0009 	mvn.w	r0, #9
 8013a1c:	f7ee f903 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8013a20:	2200      	movs	r2, #0
 8013a22:	2100      	movs	r1, #0
 8013a24:	f06f 0004 	mvn.w	r0, #4
 8013a28:	f7ee f8fd 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8013a2c:	2200      	movs	r2, #0
 8013a2e:	2100      	movs	r1, #0
 8013a30:	f06f 0003 	mvn.w	r0, #3
 8013a34:	f7ee f8f7 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8013a38:	2200      	movs	r2, #0
 8013a3a:	2100      	movs	r1, #0
 8013a3c:	f06f 0001 	mvn.w	r0, #1
 8013a40:	f7ee f8f1 	bl	8001c26 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8013a44:	2200      	movs	r2, #0
 8013a46:	2100      	movs	r1, #0
 8013a48:	f04f 30ff 	mov.w	r0, #4294967295
 8013a4c:	f7ee f8eb 	bl	8001c26 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8013a50:	bf00      	nop
 8013a52:	3708      	adds	r7, #8
 8013a54:	46bd      	mov	sp, r7
 8013a56:	bd80      	pop	{r7, pc}
 8013a58:	40023800 	.word	0x40023800

08013a5c <LTDC_IRQHandler>:
  * @brief  This function handles LTDC interrupt request.
  * @param  None
  * @retval None
  */
void LTDC_IRQHandler(void)
{
 8013a5c:	b580      	push	{r7, lr}
 8013a5e:	af00      	add	r7, sp, #0
  HAL_LTDC_IRQHandler(&hltdc_discovery);
 8013a60:	4802      	ldr	r0, [pc, #8]	; (8013a6c <LTDC_IRQHandler+0x10>)
 8013a62:	f7f2 fa43 	bl	8005eec <HAL_LTDC_IRQHandler>
}
 8013a66:	bf00      	nop
 8013a68:	bd80      	pop	{r7, pc}
 8013a6a:	bf00      	nop
 8013a6c:	2002bc64 	.word	0x2002bc64

08013a70 <NMI_Handler>:

/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void)
{
 8013a70:	b480      	push	{r7}
 8013a72:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 8013a74:	bf00      	nop
 8013a76:	46bd      	mov	sp, r7
 8013a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013a7c:	4770      	bx	lr

08013a7e <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void)
{
 8013a7e:	b480      	push	{r7}
 8013a80:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1)
 8013a82:	e7fe      	b.n	8013a82 <HardFault_Handler+0x4>

08013a84 <MemManage_Handler>:

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void)
{
 8013a84:	b480      	push	{r7}
 8013a86:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1)
 8013a88:	e7fe      	b.n	8013a88 <MemManage_Handler+0x4>

08013a8a <BusFault_Handler>:

/**
 * @brief This function handles Pre-fetch fault, memory access fault.
 */
void BusFault_Handler(void)
{
 8013a8a:	b480      	push	{r7}
 8013a8c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1)
 8013a8e:	e7fe      	b.n	8013a8e <BusFault_Handler+0x4>

08013a90 <UsageFault_Handler>:

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void)
{
 8013a90:	b480      	push	{r7}
 8013a92:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1)
 8013a94:	e7fe      	b.n	8013a94 <UsageFault_Handler+0x4>

08013a96 <SVC_Handler>:

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void)
{
 8013a96:	b480      	push	{r7}
 8013a98:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8013a9a:	bf00      	nop
 8013a9c:	46bd      	mov	sp, r7
 8013a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013aa2:	4770      	bx	lr

08013aa4 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void)
{
 8013aa4:	b480      	push	{r7}
 8013aa6:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8013aa8:	bf00      	nop
 8013aaa:	46bd      	mov	sp, r7
 8013aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ab0:	4770      	bx	lr

08013ab2 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void)
{
 8013ab2:	b480      	push	{r7}
 8013ab4:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8013ab6:	bf00      	nop
 8013ab8:	46bd      	mov	sp, r7
 8013aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013abe:	4770      	bx	lr

08013ac0 <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void)
{
 8013ac0:	b580      	push	{r7, lr}
 8013ac2:	af00      	add	r7, sp, #0

	HAL_IncTick();
 8013ac4:	f7ed fa6a 	bl	8000f9c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8013ac8:	f7ee f91c 	bl	8001d04 <HAL_SYSTICK_IRQHandler>

	//Systic function required for vision libs
	TimingDelay_Decrement();
 8013acc:	f000 f95e 	bl	8013d8c <TimingDelay_Decrement>

}
 8013ad0:	bf00      	nop
 8013ad2:	bd80      	pop	{r7, pc}

08013ad4 <OTG_FS_IRQHandler>:

/**
 * @brief This function handles USB On The Go FS global interrupt.
 */
void OTG_FS_IRQHandler(void)
{
 8013ad4:	b580      	push	{r7, lr}
 8013ad6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN OTG_FS_IRQn 0 */

	/* USER CODE END OTG_FS_IRQn 0 */
	HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8013ad8:	4802      	ldr	r0, [pc, #8]	; (8013ae4 <OTG_FS_IRQHandler+0x10>)
 8013ada:	f7f0 f8e3 	bl	8003ca4 <HAL_HCD_IRQHandler>
	/* USER CODE BEGIN OTG_FS_IRQn 1 */

	/* USER CODE END OTG_FS_IRQn 1 */
}
 8013ade:	bf00      	nop
 8013ae0:	bd80      	pop	{r7, pc}
 8013ae2:	bf00      	nop
 8013ae4:	2002b94c 	.word	0x2002b94c

08013ae8 <USART1_IRQHandler>:

void USART1_IRQHandler(void)
{
 8013ae8:	b580      	push	{r7, lr}
 8013aea:	b082      	sub	sp, #8
 8013aec:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	//Check if the RX interrupt is the reason for entering this IRQ
	if(__HAL_UART_GET_FLAG(&huartx[COM_EXP1], UART_FLAG_RXNE) == true)
 8013aee:	4b11      	ldr	r3, [pc, #68]	; (8013b34 <USART1_IRQHandler+0x4c>)
 8013af0:	681b      	ldr	r3, [r3, #0]
 8013af2:	69db      	ldr	r3, [r3, #28]
 8013af4:	f003 0320 	and.w	r3, r3, #32
 8013af8:	2b20      	cmp	r3, #32
 8013afa:	d113      	bne.n	8013b24 <USART1_IRQHandler+0x3c>
	{
		uint8_t rx_byte = huartx[COM_EXP1].Instance->RDR;		//Load received byte into temporary buffer
 8013afc:	4b0d      	ldr	r3, [pc, #52]	; (8013b34 <USART1_IRQHandler+0x4c>)
 8013afe:	681b      	ldr	r3, [r3, #0]
 8013b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013b02:	71fb      	strb	r3, [r7, #7]

 		__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_EXP1]); 		// Clear the buffer to prevent overrun
 8013b04:	4b0b      	ldr	r3, [pc, #44]	; (8013b34 <USART1_IRQHandler+0x4c>)
 8013b06:	681b      	ldr	r3, [r3, #0]
 8013b08:	4a0a      	ldr	r2, [pc, #40]	; (8013b34 <USART1_IRQHandler+0x4c>)
 8013b0a:	6812      	ldr	r2, [r2, #0]
 8013b0c:	6992      	ldr	r2, [r2, #24]
 8013b0e:	f042 0208 	orr.w	r2, r2, #8
 8013b12:	619a      	str	r2, [r3, #24]
 8013b14:	4b07      	ldr	r3, [pc, #28]	; (8013b34 <USART1_IRQHandler+0x4c>)
 8013b16:	681b      	ldr	r3, [r3, #0]
 8013b18:	4a06      	ldr	r2, [pc, #24]	; (8013b34 <USART1_IRQHandler+0x4c>)
 8013b1a:	6812      	ldr	r2, [r2, #0]
 8013b1c:	6992      	ldr	r2, [r2, #24]
 8013b1e:	f042 0210 	orr.w	r2, r2, #16
 8013b22:	619a      	str	r2, [r3, #24]
	}

	HAL_UART_IRQHandler(&huartx[COM_EXP1]);
 8013b24:	4803      	ldr	r0, [pc, #12]	; (8013b34 <USART1_IRQHandler+0x4c>)
 8013b26:	f7f5 ffbf 	bl	8009aa8 <HAL_UART_IRQHandler>
	/* USER CODE END USART3_IRQn 0 */

	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 8013b2a:	bf00      	nop
 8013b2c:	3708      	adds	r7, #8
 8013b2e:	46bd      	mov	sp, r7
 8013b30:	bd80      	pop	{r7, pc}
 8013b32:	bf00      	nop
 8013b34:	2002c0e4 	.word	0x2002c0e4

08013b38 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8013b38:	b580      	push	{r7, lr}
 8013b3a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART3_IRQn 0 */

	/* USER CODE END USART3_IRQn 0 */
	HAL_UART_IRQHandler(&huartx[COM_EXP1]);
 8013b3c:	4802      	ldr	r0, [pc, #8]	; (8013b48 <USART3_IRQHandler+0x10>)
 8013b3e:	f7f5 ffb3 	bl	8009aa8 <HAL_UART_IRQHandler>
	/* USER CODE BEGIN USART3_IRQn 1 */

	/* USER CODE END USART3_IRQn 1 */
}
 8013b42:	bf00      	nop
 8013b44:	bd80      	pop	{r7, pc}
 8013b46:	bf00      	nop
 8013b48:	2002c0e4 	.word	0x2002c0e4

08013b4c <UART5_IRQHandler>:

void UART5_IRQHandler(void)
{
 8013b4c:	b580      	push	{r7, lr}
 8013b4e:	b082      	sub	sp, #8
 8013b50:	af00      	add	r7, sp, #0
	HAL_NVIC_ClearPendingIRQ(UART5_IRQn);
 8013b52:	2035      	movs	r0, #53	; 0x35
 8013b54:	f7ee f8ab 	bl	8001cae <HAL_NVIC_ClearPendingIRQ>

	//Check if the RX interrupt is the reason for entering this IRQ
	if(__HAL_UART_GET_FLAG(&huartx[COM_External], UART_FLAG_RXNE) == true)
 8013b58:	4b13      	ldr	r3, [pc, #76]	; (8013ba8 <UART5_IRQHandler+0x5c>)
 8013b5a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8013b5e:	69db      	ldr	r3, [r3, #28]
 8013b60:	f003 0320 	and.w	r3, r3, #32
 8013b64:	2b20      	cmp	r3, #32
 8013b66:	d118      	bne.n	8013b9a <UART5_IRQHandler+0x4e>
	{
		uint8_t rx_byte = huartx[COM_External].Instance->RDR;		//Load received byte into temporary buffer
 8013b68:	4b0f      	ldr	r3, [pc, #60]	; (8013ba8 <UART5_IRQHandler+0x5c>)
 8013b6a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8013b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013b70:	71fb      	strb	r3, [r7, #7]

		__HAL_UART_FLUSH_DRREGISTER(&huartx[COM_External]); // Clear the buffer to prevent overrun
 8013b72:	4b0d      	ldr	r3, [pc, #52]	; (8013ba8 <UART5_IRQHandler+0x5c>)
 8013b74:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8013b78:	4a0b      	ldr	r2, [pc, #44]	; (8013ba8 <UART5_IRQHandler+0x5c>)
 8013b7a:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8013b7e:	6992      	ldr	r2, [r2, #24]
 8013b80:	f042 0208 	orr.w	r2, r2, #8
 8013b84:	619a      	str	r2, [r3, #24]
 8013b86:	4b08      	ldr	r3, [pc, #32]	; (8013ba8 <UART5_IRQHandler+0x5c>)
 8013b88:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8013b8c:	4a06      	ldr	r2, [pc, #24]	; (8013ba8 <UART5_IRQHandler+0x5c>)
 8013b8e:	f8d2 2150 	ldr.w	r2, [r2, #336]	; 0x150
 8013b92:	6992      	ldr	r2, [r2, #24]
 8013b94:	f042 0210 	orr.w	r2, r2, #16
 8013b98:	619a      	str	r2, [r3, #24]

	}

	//Handle UART service
	HAL_UART_IRQHandler(&huartx[COM_External]);
 8013b9a:	4804      	ldr	r0, [pc, #16]	; (8013bac <UART5_IRQHandler+0x60>)
 8013b9c:	f7f5 ff84 	bl	8009aa8 <HAL_UART_IRQHandler>
}
 8013ba0:	bf00      	nop
 8013ba2:	3708      	adds	r7, #8
 8013ba4:	46bd      	mov	sp, r7
 8013ba6:	bd80      	pop	{r7, pc}
 8013ba8:	2002c0e4 	.word	0x2002c0e4
 8013bac:	2002c234 	.word	0x2002c234

08013bb0 <DMA1_Stream0_IRQHandler>:

void DMA1_Stream0_IRQHandler(void)
{
 8013bb0:	b580      	push	{r7, lr}
 8013bb2:	af00      	add	r7, sp, #0
	//Check if DMA got expected bytes, if not then assume no card
//	if(__HAL_DMA_GET_FLAG(&hdma_uart5_rx, __HAL_DMA_GET_TC_FLAG_INDEX(&hdma_uart5_rx)) != RESET)
//	{
//		HAL_NVIC_ClearPendingIRQ(DMA1_Stream0_IRQn);
		HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8013bb4:	4802      	ldr	r0, [pc, #8]	; (8013bc0 <DMA1_Stream0_IRQHandler+0x10>)
 8013bb6:	f7ee fab1 	bl	800211c <HAL_DMA_IRQHandler>
//	}
}
 8013bba:	bf00      	nop
 8013bbc:	bd80      	pop	{r7, pc}
 8013bbe:	bf00      	nop
 8013bc0:	2002c038 	.word	0x2002c038

08013bc4 <CAN1_RX0_IRQHandler>:

/*
* @brief This function handles CAN1 RX0 interrupt.
*/
void CAN1_RX0_IRQHandler(void)
{
 8013bc4:	b580      	push	{r7, lr}
 8013bc6:	af00      	add	r7, sp, #0
	//Receive CAN message from CAN1 and process
	HAL_CAN_IRQHandler(&hcan1);
 8013bc8:	4802      	ldr	r0, [pc, #8]	; (8013bd4 <CAN1_RX0_IRQHandler+0x10>)
 8013bca:	f7ed fcf0 	bl	80015ae <HAL_CAN_IRQHandler>
}
 8013bce:	bf00      	nop
 8013bd0:	bd80      	pop	{r7, pc}
 8013bd2:	bf00      	nop
 8013bd4:	200211bc 	.word	0x200211bc

08013bd8 <CAN2_RX0_IRQHandler>:

/*
* @brief This function handles CAN2 RX0 interrupt.
*/
void CAN2_RX0_IRQHandler(void)
{
 8013bd8:	b580      	push	{r7, lr}
 8013bda:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan2);
 8013bdc:	4802      	ldr	r0, [pc, #8]	; (8013be8 <CAN2_RX0_IRQHandler+0x10>)
 8013bde:	f7ed fce6 	bl	80015ae <HAL_CAN_IRQHandler>
}
 8013be2:	bf00      	nop
 8013be4:	bd80      	pop	{r7, pc}
 8013be6:	bf00      	nop
 8013be8:	2002100c 	.word	0x2002100c

08013bec <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 8013bec:	b580      	push	{r7, lr}
 8013bee:	b082      	sub	sp, #8
 8013bf0:	af00      	add	r7, sp, #0

	HAL_NVIC_ClearPendingIRQ(USART6_IRQn);
 8013bf2:	2047      	movs	r0, #71	; 0x47
 8013bf4:	f7ee f85b 	bl	8001cae <HAL_NVIC_ClearPendingIRQ>
	if(__HAL_UART_GET_FLAG(&huartx[4], UART_FLAG_RXNE) == 1)
 8013bf8:	4b13      	ldr	r3, [pc, #76]	; (8013c48 <USART6_IRQHandler+0x5c>)
 8013bfa:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8013bfe:	69db      	ldr	r3, [r3, #28]
 8013c00:	f003 0320 	and.w	r3, r3, #32
 8013c04:	2b20      	cmp	r3, #32
 8013c06:	d118      	bne.n	8013c3a <USART6_IRQHandler+0x4e>
	{
		uint8_t rx_byte = huartx[4].Instance->RDR;		//Load received byte into temporary buffer
 8013c08:	4b0f      	ldr	r3, [pc, #60]	; (8013c48 <USART6_IRQHandler+0x5c>)
 8013c0a:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8013c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013c10:	71fb      	strb	r3, [r7, #7]

		__HAL_UART_FLUSH_DRREGISTER(&huartx[4]); // Clear the buffer to prevent overrun
 8013c12:	4b0d      	ldr	r3, [pc, #52]	; (8013c48 <USART6_IRQHandler+0x5c>)
 8013c14:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8013c18:	4a0b      	ldr	r2, [pc, #44]	; (8013c48 <USART6_IRQHandler+0x5c>)
 8013c1a:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8013c1e:	6992      	ldr	r2, [r2, #24]
 8013c20:	f042 0208 	orr.w	r2, r2, #8
 8013c24:	619a      	str	r2, [r3, #24]
 8013c26:	4b08      	ldr	r3, [pc, #32]	; (8013c48 <USART6_IRQHandler+0x5c>)
 8013c28:	f8d3 31c0 	ldr.w	r3, [r3, #448]	; 0x1c0
 8013c2c:	4a06      	ldr	r2, [pc, #24]	; (8013c48 <USART6_IRQHandler+0x5c>)
 8013c2e:	f8d2 21c0 	ldr.w	r2, [r2, #448]	; 0x1c0
 8013c32:	6992      	ldr	r2, [r2, #24]
 8013c34:	f042 0210 	orr.w	r2, r2, #16
 8013c38:	619a      	str	r2, [r3, #24]

	}
	HAL_UART_IRQHandler(&huartx[4]);
 8013c3a:	4804      	ldr	r0, [pc, #16]	; (8013c4c <USART6_IRQHandler+0x60>)
 8013c3c:	f7f5 ff34 	bl	8009aa8 <HAL_UART_IRQHandler>
}
 8013c40:	bf00      	nop
 8013c42:	3708      	adds	r7, #8
 8013c44:	46bd      	mov	sp, r7
 8013c46:	bd80      	pop	{r7, pc}
 8013c48:	2002c0e4 	.word	0x2002c0e4
 8013c4c:	2002c2a4 	.word	0x2002c2a4

08013c50 <DMA2_Stream6_IRQHandler>:

void DMA2_Stream6_IRQHandler(void)
{
 8013c50:	b580      	push	{r7, lr}
 8013c52:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart6_tx);
 8013c54:	4802      	ldr	r0, [pc, #8]	; (8013c60 <DMA2_Stream6_IRQHandler+0x10>)
 8013c56:	f7ee fa61 	bl	800211c <HAL_DMA_IRQHandler>
}
 8013c5a:	bf00      	nop
 8013c5c:	bd80      	pop	{r7, pc}
 8013c5e:	bf00      	nop
 8013c60:	2002be58 	.word	0x2002be58

08013c64 <DMA2_Stream2_IRQHandler>:


void DMA2_Stream2_IRQHandler(void)
{
 8013c64:	b580      	push	{r7, lr}
 8013c66:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&hdma_uart6_rx);
 8013c68:	4802      	ldr	r0, [pc, #8]	; (8013c74 <DMA2_Stream2_IRQHandler+0x10>)
 8013c6a:	f7ee fa57 	bl	800211c <HAL_DMA_IRQHandler>
}
 8013c6e:	bf00      	nop
 8013c70:	bd80      	pop	{r7, pc}
 8013c72:	bf00      	nop
 8013c74:	2002bf78 	.word	0x2002bf78

08013c78 <TIM3_IRQHandler>:

/**
 * @brief This function handles Timer 3 global interrupt.
 */
void TIM3_IRQHandler (void)
{
 8013c78:	b580      	push	{r7, lr}
 8013c7a:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 8013c7c:	4805      	ldr	r0, [pc, #20]	; (8013c94 <TIM3_IRQHandler+0x1c>)
 8013c7e:	f7f4 fdad 	bl	80087dc <HAL_TIM_IRQHandler>
	TIM3_Stop();
 8013c82:	f7fd faa5 	bl	80111d0 <TIM3_Stop>

	/* === Set flag to allow time update === */
	RTC_Flags.RTC_TimeReady=true;
 8013c86:	4b04      	ldr	r3, [pc, #16]	; (8013c98 <TIM3_IRQHandler+0x20>)
 8013c88:	2201      	movs	r2, #1
 8013c8a:	70da      	strb	r2, [r3, #3]

	/* === Statemachine for displaying information on LCD === */

	TIM3_Start();
 8013c8c:	f7fd faaa 	bl	80111e4 <TIM3_Start>
}
 8013c90:	bf00      	nop
 8013c92:	bd80      	pop	{r7, pc}
 8013c94:	2002b500 	.word	0x2002b500
 8013c98:	20020f28 	.word	0x20020f28

08013c9c <TIM4_IRQHandler>:

/**
 * @brief This function handles Timer 4 global interrupt.
 */
void TIM4_IRQHandler (void)
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htim3);
 8013ca0:	4805      	ldr	r0, [pc, #20]	; (8013cb8 <TIM4_IRQHandler+0x1c>)
 8013ca2:	f7f4 fd9b 	bl	80087dc <HAL_TIM_IRQHandler>
	TIM4_Stop();
 8013ca6:	f7fd faa7 	bl	80111f8 <TIM4_Stop>

	/* === Set flag to allow time update === */
	RTC_Flags.RTC_TimeReady=true;
 8013caa:	4b04      	ldr	r3, [pc, #16]	; (8013cbc <TIM4_IRQHandler+0x20>)
 8013cac:	2201      	movs	r2, #1
 8013cae:	70da      	strb	r2, [r3, #3]

	/* === Statemachine for displaying information on LCD === */

	TIM4_Start();
 8013cb0:	f7fd faac 	bl	801120c <TIM4_Start>
}
 8013cb4:	bf00      	nop
 8013cb6:	bd80      	pop	{r7, pc}
 8013cb8:	2002b500 	.word	0x2002b500
 8013cbc:	20020f28 	.word	0x20020f28

08013cc0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8013cc0:	b480      	push	{r7}
 8013cc2:	b083      	sub	sp, #12
 8013cc4:	af00      	add	r7, sp, #0
 8013cc6:	6078      	str	r0, [r7, #4]
	{
		//debug = Config_RX_Buffer[0];

	}

	__HAL_UART_FLUSH_DRREGISTER(huart); // Clear the buffer to prevent overrun
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	687a      	ldr	r2, [r7, #4]
 8013cce:	6812      	ldr	r2, [r2, #0]
 8013cd0:	6992      	ldr	r2, [r2, #24]
 8013cd2:	f042 0208 	orr.w	r2, r2, #8
 8013cd6:	619a      	str	r2, [r3, #24]
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	681b      	ldr	r3, [r3, #0]
 8013cdc:	687a      	ldr	r2, [r7, #4]
 8013cde:	6812      	ldr	r2, [r2, #0]
 8013ce0:	6992      	ldr	r2, [r2, #24]
 8013ce2:	f042 0210 	orr.w	r2, r2, #16
 8013ce6:	619a      	str	r2, [r3, #24]
}
 8013ce8:	bf00      	nop
 8013cea:	370c      	adds	r7, #12
 8013cec:	46bd      	mov	sp, r7
 8013cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013cf2:	4770      	bx	lr

08013cf4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8013cf4:	b480      	push	{r7}
 8013cf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8013cf8:	4a15      	ldr	r2, [pc, #84]	; (8013d50 <SystemInit+0x5c>)
 8013cfa:	4b15      	ldr	r3, [pc, #84]	; (8013d50 <SystemInit+0x5c>)
 8013cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8013d00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013d04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8013d08:	4a12      	ldr	r2, [pc, #72]	; (8013d54 <SystemInit+0x60>)
 8013d0a:	4b12      	ldr	r3, [pc, #72]	; (8013d54 <SystemInit+0x60>)
 8013d0c:	681b      	ldr	r3, [r3, #0]
 8013d0e:	f043 0301 	orr.w	r3, r3, #1
 8013d12:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8013d14:	4b0f      	ldr	r3, [pc, #60]	; (8013d54 <SystemInit+0x60>)
 8013d16:	2200      	movs	r2, #0
 8013d18:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8013d1a:	490e      	ldr	r1, [pc, #56]	; (8013d54 <SystemInit+0x60>)
 8013d1c:	4b0d      	ldr	r3, [pc, #52]	; (8013d54 <SystemInit+0x60>)
 8013d1e:	681a      	ldr	r2, [r3, #0]
 8013d20:	4b0d      	ldr	r3, [pc, #52]	; (8013d58 <SystemInit+0x64>)
 8013d22:	4013      	ands	r3, r2
 8013d24:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8013d26:	4b0b      	ldr	r3, [pc, #44]	; (8013d54 <SystemInit+0x60>)
 8013d28:	4a0c      	ldr	r2, [pc, #48]	; (8013d5c <SystemInit+0x68>)
 8013d2a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8013d2c:	4a09      	ldr	r2, [pc, #36]	; (8013d54 <SystemInit+0x60>)
 8013d2e:	4b09      	ldr	r3, [pc, #36]	; (8013d54 <SystemInit+0x60>)
 8013d30:	681b      	ldr	r3, [r3, #0]
 8013d32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8013d36:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8013d38:	4b06      	ldr	r3, [pc, #24]	; (8013d54 <SystemInit+0x60>)
 8013d3a:	2200      	movs	r2, #0
 8013d3c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8013d3e:	4b04      	ldr	r3, [pc, #16]	; (8013d50 <SystemInit+0x5c>)
 8013d40:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8013d44:	609a      	str	r2, [r3, #8]
#endif
}
 8013d46:	bf00      	nop
 8013d48:	46bd      	mov	sp, r7
 8013d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d4e:	4770      	bx	lr
 8013d50:	e000ed00 	.word	0xe000ed00
 8013d54:	40023800 	.word	0x40023800
 8013d58:	fef6ffff 	.word	0xfef6ffff
 8013d5c:	24003010 	.word	0x24003010

08013d60 <Delay>:

int status_timout = 0;
uint32_t systic = 0;

void Delay(uint32_t nTime)
{
 8013d60:	b580      	push	{r7, lr}
 8013d62:	b084      	sub	sp, #16
 8013d64:	af00      	add	r7, sp, #0
 8013d66:	6078      	str	r0, [r7, #4]
	uint32_t TimingDelay = time_now() + nTime;
 8013d68:	f000 f81e 	bl	8013da8 <time_now>
 8013d6c:	4602      	mov	r2, r0
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	4413      	add	r3, r2
 8013d72:	60fb      	str	r3, [r7, #12]
	while(time_now() < TimingDelay)
 8013d74:	bf00      	nop
 8013d76:	f000 f817 	bl	8013da8 <time_now>
 8013d7a:	4602      	mov	r2, r0
 8013d7c:	68fb      	ldr	r3, [r7, #12]
 8013d7e:	429a      	cmp	r2, r3
 8013d80:	d3f9      	bcc.n	8013d76 <Delay+0x16>
	{	
//		__WFI();
	}
}
 8013d82:	bf00      	nop
 8013d84:	3710      	adds	r7, #16
 8013d86:	46bd      	mov	sp, r7
 8013d88:	bd80      	pop	{r7, pc}
	...

08013d8c <TimingDelay_Decrement>:

void TimingDelay_Decrement(void)
{	
 8013d8c:	b480      	push	{r7}
 8013d8e:	af00      	add	r7, sp, #0
	systic++;		// systic for the state machines.
 8013d90:	4b04      	ldr	r3, [pc, #16]	; (8013da4 <TimingDelay_Decrement+0x18>)
 8013d92:	681b      	ldr	r3, [r3, #0]
 8013d94:	3301      	adds	r3, #1
 8013d96:	4a03      	ldr	r2, [pc, #12]	; (8013da4 <TimingDelay_Decrement+0x18>)
 8013d98:	6013      	str	r3, [r2, #0]
#ifdef LF_TX_Capable
	LF_send_bits();
#endif
}
 8013d9a:	bf00      	nop
 8013d9c:	46bd      	mov	sp, r7
 8013d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013da2:	4770      	bx	lr
 8013da4:	200208f0 	.word	0x200208f0

08013da8 <time_now>:
		j = 0;
	}
}

uint32_t time_now(void)
{
 8013da8:	b480      	push	{r7}
 8013daa:	af00      	add	r7, sp, #0
	return systic;
 8013dac:	4b03      	ldr	r3, [pc, #12]	; (8013dbc <time_now+0x14>)
 8013dae:	681b      	ldr	r3, [r3, #0]
}
 8013db0:	4618      	mov	r0, r3
 8013db2:	46bd      	mov	sp, r7
 8013db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013db8:	4770      	bx	lr
 8013dba:	bf00      	nop
 8013dbc:	200208f0 	.word	0x200208f0

08013dc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8013dc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8013df8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8013dc4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8013dc6:	e003      	b.n	8013dd0 <LoopCopyDataInit>

08013dc8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8013dc8:	4b0c      	ldr	r3, [pc, #48]	; (8013dfc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8013dca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8013dcc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8013dce:	3104      	adds	r1, #4

08013dd0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8013dd0:	480b      	ldr	r0, [pc, #44]	; (8013e00 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8013dd2:	4b0c      	ldr	r3, [pc, #48]	; (8013e04 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8013dd4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8013dd6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8013dd8:	d3f6      	bcc.n	8013dc8 <CopyDataInit>
  ldr  r2, =_sbss
 8013dda:	4a0b      	ldr	r2, [pc, #44]	; (8013e08 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8013ddc:	e002      	b.n	8013de4 <LoopFillZerobss>

08013dde <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8013dde:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8013de0:	f842 3b04 	str.w	r3, [r2], #4

08013de4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8013de4:	4b09      	ldr	r3, [pc, #36]	; (8013e0c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8013de6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8013de8:	d3f9      	bcc.n	8013dde <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8013dea:	f7ff ff83 	bl	8013cf4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8013dee:	f000 f811 	bl	8013e14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8013df2:	f7ff fd69 	bl	80138c8 <main>
  bx  lr    
 8013df6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8013df8:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8013dfc:	08019838 	.word	0x08019838
  ldr  r0, =_sdata
 8013e00:	20020000 	.word	0x20020000
  ldr  r3, =_edata
 8013e04:	2002079c 	.word	0x2002079c
  ldr  r2, =_sbss
 8013e08:	200207a0 	.word	0x200207a0
  ldr  r3, = _ebss
 8013e0c:	2002c394 	.word	0x2002c394

08013e10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8013e10:	e7fe      	b.n	8013e10 <ADC_IRQHandler>
	...

08013e14 <__libc_init_array>:
 8013e14:	b570      	push	{r4, r5, r6, lr}
 8013e16:	4e0d      	ldr	r6, [pc, #52]	; (8013e4c <__libc_init_array+0x38>)
 8013e18:	4c0d      	ldr	r4, [pc, #52]	; (8013e50 <__libc_init_array+0x3c>)
 8013e1a:	1ba4      	subs	r4, r4, r6
 8013e1c:	10a4      	asrs	r4, r4, #2
 8013e1e:	2500      	movs	r5, #0
 8013e20:	42a5      	cmp	r5, r4
 8013e22:	d109      	bne.n	8013e38 <__libc_init_array+0x24>
 8013e24:	4e0b      	ldr	r6, [pc, #44]	; (8013e54 <__libc_init_array+0x40>)
 8013e26:	4c0c      	ldr	r4, [pc, #48]	; (8013e58 <__libc_init_array+0x44>)
 8013e28:	f002 ff20 	bl	8016c6c <_init>
 8013e2c:	1ba4      	subs	r4, r4, r6
 8013e2e:	10a4      	asrs	r4, r4, #2
 8013e30:	2500      	movs	r5, #0
 8013e32:	42a5      	cmp	r5, r4
 8013e34:	d105      	bne.n	8013e42 <__libc_init_array+0x2e>
 8013e36:	bd70      	pop	{r4, r5, r6, pc}
 8013e38:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013e3c:	4798      	blx	r3
 8013e3e:	3501      	adds	r5, #1
 8013e40:	e7ee      	b.n	8013e20 <__libc_init_array+0xc>
 8013e42:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013e46:	4798      	blx	r3
 8013e48:	3501      	adds	r5, #1
 8013e4a:	e7f2      	b.n	8013e32 <__libc_init_array+0x1e>
 8013e4c:	08019830 	.word	0x08019830
 8013e50:	08019830 	.word	0x08019830
 8013e54:	08019830 	.word	0x08019830
 8013e58:	08019834 	.word	0x08019834

08013e5c <malloc>:
 8013e5c:	4b02      	ldr	r3, [pc, #8]	; (8013e68 <malloc+0xc>)
 8013e5e:	4601      	mov	r1, r0
 8013e60:	6818      	ldr	r0, [r3, #0]
 8013e62:	f000 b80b 	b.w	8013e7c <_malloc_r>
 8013e66:	bf00      	nop
 8013e68:	2002053c 	.word	0x2002053c

08013e6c <free>:
 8013e6c:	4b02      	ldr	r3, [pc, #8]	; (8013e78 <free+0xc>)
 8013e6e:	4601      	mov	r1, r0
 8013e70:	6818      	ldr	r0, [r3, #0]
 8013e72:	f002 b8f1 	b.w	8016058 <_free_r>
 8013e76:	bf00      	nop
 8013e78:	2002053c 	.word	0x2002053c

08013e7c <_malloc_r>:
 8013e7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e80:	f101 040b 	add.w	r4, r1, #11
 8013e84:	2c16      	cmp	r4, #22
 8013e86:	4681      	mov	r9, r0
 8013e88:	d907      	bls.n	8013e9a <_malloc_r+0x1e>
 8013e8a:	f034 0407 	bics.w	r4, r4, #7
 8013e8e:	d505      	bpl.n	8013e9c <_malloc_r+0x20>
 8013e90:	230c      	movs	r3, #12
 8013e92:	f8c9 3000 	str.w	r3, [r9]
 8013e96:	2600      	movs	r6, #0
 8013e98:	e131      	b.n	80140fe <_malloc_r+0x282>
 8013e9a:	2410      	movs	r4, #16
 8013e9c:	428c      	cmp	r4, r1
 8013e9e:	d3f7      	bcc.n	8013e90 <_malloc_r+0x14>
 8013ea0:	4648      	mov	r0, r9
 8013ea2:	f000 fa0d 	bl	80142c0 <__malloc_lock>
 8013ea6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8013eaa:	4d9c      	ldr	r5, [pc, #624]	; (801411c <_malloc_r+0x2a0>)
 8013eac:	d236      	bcs.n	8013f1c <_malloc_r+0xa0>
 8013eae:	f104 0208 	add.w	r2, r4, #8
 8013eb2:	442a      	add	r2, r5
 8013eb4:	f1a2 0108 	sub.w	r1, r2, #8
 8013eb8:	6856      	ldr	r6, [r2, #4]
 8013eba:	428e      	cmp	r6, r1
 8013ebc:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8013ec0:	d102      	bne.n	8013ec8 <_malloc_r+0x4c>
 8013ec2:	68d6      	ldr	r6, [r2, #12]
 8013ec4:	42b2      	cmp	r2, r6
 8013ec6:	d010      	beq.n	8013eea <_malloc_r+0x6e>
 8013ec8:	6873      	ldr	r3, [r6, #4]
 8013eca:	68f2      	ldr	r2, [r6, #12]
 8013ecc:	68b1      	ldr	r1, [r6, #8]
 8013ece:	f023 0303 	bic.w	r3, r3, #3
 8013ed2:	60ca      	str	r2, [r1, #12]
 8013ed4:	4433      	add	r3, r6
 8013ed6:	6091      	str	r1, [r2, #8]
 8013ed8:	685a      	ldr	r2, [r3, #4]
 8013eda:	f042 0201 	orr.w	r2, r2, #1
 8013ede:	605a      	str	r2, [r3, #4]
 8013ee0:	4648      	mov	r0, r9
 8013ee2:	f000 f9f3 	bl	80142cc <__malloc_unlock>
 8013ee6:	3608      	adds	r6, #8
 8013ee8:	e109      	b.n	80140fe <_malloc_r+0x282>
 8013eea:	3302      	adds	r3, #2
 8013eec:	4a8c      	ldr	r2, [pc, #560]	; (8014120 <_malloc_r+0x2a4>)
 8013eee:	692e      	ldr	r6, [r5, #16]
 8013ef0:	4296      	cmp	r6, r2
 8013ef2:	4611      	mov	r1, r2
 8013ef4:	d06d      	beq.n	8013fd2 <_malloc_r+0x156>
 8013ef6:	6870      	ldr	r0, [r6, #4]
 8013ef8:	f020 0003 	bic.w	r0, r0, #3
 8013efc:	1b07      	subs	r7, r0, r4
 8013efe:	2f0f      	cmp	r7, #15
 8013f00:	dd47      	ble.n	8013f92 <_malloc_r+0x116>
 8013f02:	1933      	adds	r3, r6, r4
 8013f04:	f044 0401 	orr.w	r4, r4, #1
 8013f08:	6074      	str	r4, [r6, #4]
 8013f0a:	616b      	str	r3, [r5, #20]
 8013f0c:	612b      	str	r3, [r5, #16]
 8013f0e:	60da      	str	r2, [r3, #12]
 8013f10:	609a      	str	r2, [r3, #8]
 8013f12:	f047 0201 	orr.w	r2, r7, #1
 8013f16:	605a      	str	r2, [r3, #4]
 8013f18:	5037      	str	r7, [r6, r0]
 8013f1a:	e7e1      	b.n	8013ee0 <_malloc_r+0x64>
 8013f1c:	0a63      	lsrs	r3, r4, #9
 8013f1e:	d02a      	beq.n	8013f76 <_malloc_r+0xfa>
 8013f20:	2b04      	cmp	r3, #4
 8013f22:	d812      	bhi.n	8013f4a <_malloc_r+0xce>
 8013f24:	09a3      	lsrs	r3, r4, #6
 8013f26:	3338      	adds	r3, #56	; 0x38
 8013f28:	1c5a      	adds	r2, r3, #1
 8013f2a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8013f2e:	f1a2 0008 	sub.w	r0, r2, #8
 8013f32:	6856      	ldr	r6, [r2, #4]
 8013f34:	4286      	cmp	r6, r0
 8013f36:	d006      	beq.n	8013f46 <_malloc_r+0xca>
 8013f38:	6872      	ldr	r2, [r6, #4]
 8013f3a:	f022 0203 	bic.w	r2, r2, #3
 8013f3e:	1b11      	subs	r1, r2, r4
 8013f40:	290f      	cmp	r1, #15
 8013f42:	dd1c      	ble.n	8013f7e <_malloc_r+0x102>
 8013f44:	3b01      	subs	r3, #1
 8013f46:	3301      	adds	r3, #1
 8013f48:	e7d0      	b.n	8013eec <_malloc_r+0x70>
 8013f4a:	2b14      	cmp	r3, #20
 8013f4c:	d801      	bhi.n	8013f52 <_malloc_r+0xd6>
 8013f4e:	335b      	adds	r3, #91	; 0x5b
 8013f50:	e7ea      	b.n	8013f28 <_malloc_r+0xac>
 8013f52:	2b54      	cmp	r3, #84	; 0x54
 8013f54:	d802      	bhi.n	8013f5c <_malloc_r+0xe0>
 8013f56:	0b23      	lsrs	r3, r4, #12
 8013f58:	336e      	adds	r3, #110	; 0x6e
 8013f5a:	e7e5      	b.n	8013f28 <_malloc_r+0xac>
 8013f5c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8013f60:	d802      	bhi.n	8013f68 <_malloc_r+0xec>
 8013f62:	0be3      	lsrs	r3, r4, #15
 8013f64:	3377      	adds	r3, #119	; 0x77
 8013f66:	e7df      	b.n	8013f28 <_malloc_r+0xac>
 8013f68:	f240 5254 	movw	r2, #1364	; 0x554
 8013f6c:	4293      	cmp	r3, r2
 8013f6e:	d804      	bhi.n	8013f7a <_malloc_r+0xfe>
 8013f70:	0ca3      	lsrs	r3, r4, #18
 8013f72:	337c      	adds	r3, #124	; 0x7c
 8013f74:	e7d8      	b.n	8013f28 <_malloc_r+0xac>
 8013f76:	233f      	movs	r3, #63	; 0x3f
 8013f78:	e7d6      	b.n	8013f28 <_malloc_r+0xac>
 8013f7a:	237e      	movs	r3, #126	; 0x7e
 8013f7c:	e7d4      	b.n	8013f28 <_malloc_r+0xac>
 8013f7e:	2900      	cmp	r1, #0
 8013f80:	68f1      	ldr	r1, [r6, #12]
 8013f82:	db04      	blt.n	8013f8e <_malloc_r+0x112>
 8013f84:	68b3      	ldr	r3, [r6, #8]
 8013f86:	60d9      	str	r1, [r3, #12]
 8013f88:	608b      	str	r3, [r1, #8]
 8013f8a:	18b3      	adds	r3, r6, r2
 8013f8c:	e7a4      	b.n	8013ed8 <_malloc_r+0x5c>
 8013f8e:	460e      	mov	r6, r1
 8013f90:	e7d0      	b.n	8013f34 <_malloc_r+0xb8>
 8013f92:	2f00      	cmp	r7, #0
 8013f94:	616a      	str	r2, [r5, #20]
 8013f96:	612a      	str	r2, [r5, #16]
 8013f98:	db05      	blt.n	8013fa6 <_malloc_r+0x12a>
 8013f9a:	4430      	add	r0, r6
 8013f9c:	6843      	ldr	r3, [r0, #4]
 8013f9e:	f043 0301 	orr.w	r3, r3, #1
 8013fa2:	6043      	str	r3, [r0, #4]
 8013fa4:	e79c      	b.n	8013ee0 <_malloc_r+0x64>
 8013fa6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8013faa:	d244      	bcs.n	8014036 <_malloc_r+0x1ba>
 8013fac:	08c0      	lsrs	r0, r0, #3
 8013fae:	1087      	asrs	r7, r0, #2
 8013fb0:	2201      	movs	r2, #1
 8013fb2:	fa02 f707 	lsl.w	r7, r2, r7
 8013fb6:	686a      	ldr	r2, [r5, #4]
 8013fb8:	3001      	adds	r0, #1
 8013fba:	433a      	orrs	r2, r7
 8013fbc:	606a      	str	r2, [r5, #4]
 8013fbe:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8013fc2:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8013fc6:	60b7      	str	r7, [r6, #8]
 8013fc8:	3a08      	subs	r2, #8
 8013fca:	60f2      	str	r2, [r6, #12]
 8013fcc:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8013fd0:	60fe      	str	r6, [r7, #12]
 8013fd2:	2001      	movs	r0, #1
 8013fd4:	109a      	asrs	r2, r3, #2
 8013fd6:	fa00 f202 	lsl.w	r2, r0, r2
 8013fda:	6868      	ldr	r0, [r5, #4]
 8013fdc:	4282      	cmp	r2, r0
 8013fde:	f200 80a1 	bhi.w	8014124 <_malloc_r+0x2a8>
 8013fe2:	4202      	tst	r2, r0
 8013fe4:	d106      	bne.n	8013ff4 <_malloc_r+0x178>
 8013fe6:	f023 0303 	bic.w	r3, r3, #3
 8013fea:	0052      	lsls	r2, r2, #1
 8013fec:	4202      	tst	r2, r0
 8013fee:	f103 0304 	add.w	r3, r3, #4
 8013ff2:	d0fa      	beq.n	8013fea <_malloc_r+0x16e>
 8013ff4:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8013ff8:	46e0      	mov	r8, ip
 8013ffa:	469e      	mov	lr, r3
 8013ffc:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8014000:	4546      	cmp	r6, r8
 8014002:	d153      	bne.n	80140ac <_malloc_r+0x230>
 8014004:	f10e 0e01 	add.w	lr, lr, #1
 8014008:	f01e 0f03 	tst.w	lr, #3
 801400c:	f108 0808 	add.w	r8, r8, #8
 8014010:	d1f4      	bne.n	8013ffc <_malloc_r+0x180>
 8014012:	0798      	lsls	r0, r3, #30
 8014014:	d179      	bne.n	801410a <_malloc_r+0x28e>
 8014016:	686b      	ldr	r3, [r5, #4]
 8014018:	ea23 0302 	bic.w	r3, r3, r2
 801401c:	606b      	str	r3, [r5, #4]
 801401e:	6868      	ldr	r0, [r5, #4]
 8014020:	0052      	lsls	r2, r2, #1
 8014022:	4282      	cmp	r2, r0
 8014024:	d87e      	bhi.n	8014124 <_malloc_r+0x2a8>
 8014026:	2a00      	cmp	r2, #0
 8014028:	d07c      	beq.n	8014124 <_malloc_r+0x2a8>
 801402a:	4673      	mov	r3, lr
 801402c:	4202      	tst	r2, r0
 801402e:	d1e1      	bne.n	8013ff4 <_malloc_r+0x178>
 8014030:	3304      	adds	r3, #4
 8014032:	0052      	lsls	r2, r2, #1
 8014034:	e7fa      	b.n	801402c <_malloc_r+0x1b0>
 8014036:	0a42      	lsrs	r2, r0, #9
 8014038:	2a04      	cmp	r2, #4
 801403a:	d815      	bhi.n	8014068 <_malloc_r+0x1ec>
 801403c:	0982      	lsrs	r2, r0, #6
 801403e:	3238      	adds	r2, #56	; 0x38
 8014040:	1c57      	adds	r7, r2, #1
 8014042:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8014046:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 801404a:	45be      	cmp	lr, r7
 801404c:	d126      	bne.n	801409c <_malloc_r+0x220>
 801404e:	2001      	movs	r0, #1
 8014050:	1092      	asrs	r2, r2, #2
 8014052:	fa00 f202 	lsl.w	r2, r0, r2
 8014056:	6868      	ldr	r0, [r5, #4]
 8014058:	4310      	orrs	r0, r2
 801405a:	6068      	str	r0, [r5, #4]
 801405c:	f8c6 e00c 	str.w	lr, [r6, #12]
 8014060:	60b7      	str	r7, [r6, #8]
 8014062:	f8ce 6008 	str.w	r6, [lr, #8]
 8014066:	e7b3      	b.n	8013fd0 <_malloc_r+0x154>
 8014068:	2a14      	cmp	r2, #20
 801406a:	d801      	bhi.n	8014070 <_malloc_r+0x1f4>
 801406c:	325b      	adds	r2, #91	; 0x5b
 801406e:	e7e7      	b.n	8014040 <_malloc_r+0x1c4>
 8014070:	2a54      	cmp	r2, #84	; 0x54
 8014072:	d802      	bhi.n	801407a <_malloc_r+0x1fe>
 8014074:	0b02      	lsrs	r2, r0, #12
 8014076:	326e      	adds	r2, #110	; 0x6e
 8014078:	e7e2      	b.n	8014040 <_malloc_r+0x1c4>
 801407a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 801407e:	d802      	bhi.n	8014086 <_malloc_r+0x20a>
 8014080:	0bc2      	lsrs	r2, r0, #15
 8014082:	3277      	adds	r2, #119	; 0x77
 8014084:	e7dc      	b.n	8014040 <_malloc_r+0x1c4>
 8014086:	f240 5754 	movw	r7, #1364	; 0x554
 801408a:	42ba      	cmp	r2, r7
 801408c:	bf9a      	itte	ls
 801408e:	0c82      	lsrls	r2, r0, #18
 8014090:	327c      	addls	r2, #124	; 0x7c
 8014092:	227e      	movhi	r2, #126	; 0x7e
 8014094:	e7d4      	b.n	8014040 <_malloc_r+0x1c4>
 8014096:	68bf      	ldr	r7, [r7, #8]
 8014098:	45be      	cmp	lr, r7
 801409a:	d004      	beq.n	80140a6 <_malloc_r+0x22a>
 801409c:	687a      	ldr	r2, [r7, #4]
 801409e:	f022 0203 	bic.w	r2, r2, #3
 80140a2:	4290      	cmp	r0, r2
 80140a4:	d3f7      	bcc.n	8014096 <_malloc_r+0x21a>
 80140a6:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80140aa:	e7d7      	b.n	801405c <_malloc_r+0x1e0>
 80140ac:	6870      	ldr	r0, [r6, #4]
 80140ae:	68f7      	ldr	r7, [r6, #12]
 80140b0:	f020 0003 	bic.w	r0, r0, #3
 80140b4:	eba0 0a04 	sub.w	sl, r0, r4
 80140b8:	f1ba 0f0f 	cmp.w	sl, #15
 80140bc:	dd10      	ble.n	80140e0 <_malloc_r+0x264>
 80140be:	68b2      	ldr	r2, [r6, #8]
 80140c0:	1933      	adds	r3, r6, r4
 80140c2:	f044 0401 	orr.w	r4, r4, #1
 80140c6:	6074      	str	r4, [r6, #4]
 80140c8:	60d7      	str	r7, [r2, #12]
 80140ca:	60ba      	str	r2, [r7, #8]
 80140cc:	f04a 0201 	orr.w	r2, sl, #1
 80140d0:	616b      	str	r3, [r5, #20]
 80140d2:	612b      	str	r3, [r5, #16]
 80140d4:	60d9      	str	r1, [r3, #12]
 80140d6:	6099      	str	r1, [r3, #8]
 80140d8:	605a      	str	r2, [r3, #4]
 80140da:	f846 a000 	str.w	sl, [r6, r0]
 80140de:	e6ff      	b.n	8013ee0 <_malloc_r+0x64>
 80140e0:	f1ba 0f00 	cmp.w	sl, #0
 80140e4:	db0f      	blt.n	8014106 <_malloc_r+0x28a>
 80140e6:	4430      	add	r0, r6
 80140e8:	6843      	ldr	r3, [r0, #4]
 80140ea:	f043 0301 	orr.w	r3, r3, #1
 80140ee:	6043      	str	r3, [r0, #4]
 80140f0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80140f4:	4648      	mov	r0, r9
 80140f6:	60df      	str	r7, [r3, #12]
 80140f8:	60bb      	str	r3, [r7, #8]
 80140fa:	f000 f8e7 	bl	80142cc <__malloc_unlock>
 80140fe:	4630      	mov	r0, r6
 8014100:	b003      	add	sp, #12
 8014102:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014106:	463e      	mov	r6, r7
 8014108:	e77a      	b.n	8014000 <_malloc_r+0x184>
 801410a:	f85c 0908 	ldr.w	r0, [ip], #-8
 801410e:	4584      	cmp	ip, r0
 8014110:	f103 33ff 	add.w	r3, r3, #4294967295
 8014114:	f43f af7d 	beq.w	8014012 <_malloc_r+0x196>
 8014118:	e781      	b.n	801401e <_malloc_r+0x1a2>
 801411a:	bf00      	nop
 801411c:	2002012c 	.word	0x2002012c
 8014120:	20020134 	.word	0x20020134
 8014124:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8014128:	f8db 6004 	ldr.w	r6, [fp, #4]
 801412c:	f026 0603 	bic.w	r6, r6, #3
 8014130:	42b4      	cmp	r4, r6
 8014132:	d803      	bhi.n	801413c <_malloc_r+0x2c0>
 8014134:	1b33      	subs	r3, r6, r4
 8014136:	2b0f      	cmp	r3, #15
 8014138:	f300 8096 	bgt.w	8014268 <_malloc_r+0x3ec>
 801413c:	4a4f      	ldr	r2, [pc, #316]	; (801427c <_malloc_r+0x400>)
 801413e:	6817      	ldr	r7, [r2, #0]
 8014140:	4a4f      	ldr	r2, [pc, #316]	; (8014280 <_malloc_r+0x404>)
 8014142:	6811      	ldr	r1, [r2, #0]
 8014144:	3710      	adds	r7, #16
 8014146:	3101      	adds	r1, #1
 8014148:	eb0b 0306 	add.w	r3, fp, r6
 801414c:	4427      	add	r7, r4
 801414e:	d005      	beq.n	801415c <_malloc_r+0x2e0>
 8014150:	494c      	ldr	r1, [pc, #304]	; (8014284 <_malloc_r+0x408>)
 8014152:	3901      	subs	r1, #1
 8014154:	440f      	add	r7, r1
 8014156:	3101      	adds	r1, #1
 8014158:	4249      	negs	r1, r1
 801415a:	400f      	ands	r7, r1
 801415c:	4639      	mov	r1, r7
 801415e:	4648      	mov	r0, r9
 8014160:	9201      	str	r2, [sp, #4]
 8014162:	9300      	str	r3, [sp, #0]
 8014164:	f000 f8b8 	bl	80142d8 <_sbrk_r>
 8014168:	f1b0 3fff 	cmp.w	r0, #4294967295
 801416c:	4680      	mov	r8, r0
 801416e:	d056      	beq.n	801421e <_malloc_r+0x3a2>
 8014170:	9b00      	ldr	r3, [sp, #0]
 8014172:	9a01      	ldr	r2, [sp, #4]
 8014174:	4283      	cmp	r3, r0
 8014176:	d901      	bls.n	801417c <_malloc_r+0x300>
 8014178:	45ab      	cmp	fp, r5
 801417a:	d150      	bne.n	801421e <_malloc_r+0x3a2>
 801417c:	4842      	ldr	r0, [pc, #264]	; (8014288 <_malloc_r+0x40c>)
 801417e:	6801      	ldr	r1, [r0, #0]
 8014180:	4543      	cmp	r3, r8
 8014182:	eb07 0e01 	add.w	lr, r7, r1
 8014186:	f8c0 e000 	str.w	lr, [r0]
 801418a:	4940      	ldr	r1, [pc, #256]	; (801428c <_malloc_r+0x410>)
 801418c:	4682      	mov	sl, r0
 801418e:	d113      	bne.n	80141b8 <_malloc_r+0x33c>
 8014190:	420b      	tst	r3, r1
 8014192:	d111      	bne.n	80141b8 <_malloc_r+0x33c>
 8014194:	68ab      	ldr	r3, [r5, #8]
 8014196:	443e      	add	r6, r7
 8014198:	f046 0601 	orr.w	r6, r6, #1
 801419c:	605e      	str	r6, [r3, #4]
 801419e:	4a3c      	ldr	r2, [pc, #240]	; (8014290 <_malloc_r+0x414>)
 80141a0:	f8da 3000 	ldr.w	r3, [sl]
 80141a4:	6811      	ldr	r1, [r2, #0]
 80141a6:	428b      	cmp	r3, r1
 80141a8:	bf88      	it	hi
 80141aa:	6013      	strhi	r3, [r2, #0]
 80141ac:	4a39      	ldr	r2, [pc, #228]	; (8014294 <_malloc_r+0x418>)
 80141ae:	6811      	ldr	r1, [r2, #0]
 80141b0:	428b      	cmp	r3, r1
 80141b2:	bf88      	it	hi
 80141b4:	6013      	strhi	r3, [r2, #0]
 80141b6:	e032      	b.n	801421e <_malloc_r+0x3a2>
 80141b8:	6810      	ldr	r0, [r2, #0]
 80141ba:	3001      	adds	r0, #1
 80141bc:	bf1b      	ittet	ne
 80141be:	eba8 0303 	subne.w	r3, r8, r3
 80141c2:	4473      	addne	r3, lr
 80141c4:	f8c2 8000 	streq.w	r8, [r2]
 80141c8:	f8ca 3000 	strne.w	r3, [sl]
 80141cc:	f018 0007 	ands.w	r0, r8, #7
 80141d0:	bf1c      	itt	ne
 80141d2:	f1c0 0008 	rsbne	r0, r0, #8
 80141d6:	4480      	addne	r8, r0
 80141d8:	4b2a      	ldr	r3, [pc, #168]	; (8014284 <_malloc_r+0x408>)
 80141da:	4447      	add	r7, r8
 80141dc:	4418      	add	r0, r3
 80141de:	400f      	ands	r7, r1
 80141e0:	1bc7      	subs	r7, r0, r7
 80141e2:	4639      	mov	r1, r7
 80141e4:	4648      	mov	r0, r9
 80141e6:	f000 f877 	bl	80142d8 <_sbrk_r>
 80141ea:	1c43      	adds	r3, r0, #1
 80141ec:	bf08      	it	eq
 80141ee:	4640      	moveq	r0, r8
 80141f0:	f8da 3000 	ldr.w	r3, [sl]
 80141f4:	f8c5 8008 	str.w	r8, [r5, #8]
 80141f8:	bf08      	it	eq
 80141fa:	2700      	moveq	r7, #0
 80141fc:	eba0 0008 	sub.w	r0, r0, r8
 8014200:	443b      	add	r3, r7
 8014202:	4407      	add	r7, r0
 8014204:	f047 0701 	orr.w	r7, r7, #1
 8014208:	45ab      	cmp	fp, r5
 801420a:	f8ca 3000 	str.w	r3, [sl]
 801420e:	f8c8 7004 	str.w	r7, [r8, #4]
 8014212:	d0c4      	beq.n	801419e <_malloc_r+0x322>
 8014214:	2e0f      	cmp	r6, #15
 8014216:	d810      	bhi.n	801423a <_malloc_r+0x3be>
 8014218:	2301      	movs	r3, #1
 801421a:	f8c8 3004 	str.w	r3, [r8, #4]
 801421e:	68ab      	ldr	r3, [r5, #8]
 8014220:	685a      	ldr	r2, [r3, #4]
 8014222:	f022 0203 	bic.w	r2, r2, #3
 8014226:	4294      	cmp	r4, r2
 8014228:	eba2 0304 	sub.w	r3, r2, r4
 801422c:	d801      	bhi.n	8014232 <_malloc_r+0x3b6>
 801422e:	2b0f      	cmp	r3, #15
 8014230:	dc1a      	bgt.n	8014268 <_malloc_r+0x3ec>
 8014232:	4648      	mov	r0, r9
 8014234:	f000 f84a 	bl	80142cc <__malloc_unlock>
 8014238:	e62d      	b.n	8013e96 <_malloc_r+0x1a>
 801423a:	f8db 3004 	ldr.w	r3, [fp, #4]
 801423e:	3e0c      	subs	r6, #12
 8014240:	f026 0607 	bic.w	r6, r6, #7
 8014244:	f003 0301 	and.w	r3, r3, #1
 8014248:	4333      	orrs	r3, r6
 801424a:	f8cb 3004 	str.w	r3, [fp, #4]
 801424e:	eb0b 0306 	add.w	r3, fp, r6
 8014252:	2205      	movs	r2, #5
 8014254:	2e0f      	cmp	r6, #15
 8014256:	605a      	str	r2, [r3, #4]
 8014258:	609a      	str	r2, [r3, #8]
 801425a:	d9a0      	bls.n	801419e <_malloc_r+0x322>
 801425c:	f10b 0108 	add.w	r1, fp, #8
 8014260:	4648      	mov	r0, r9
 8014262:	f001 fef9 	bl	8016058 <_free_r>
 8014266:	e79a      	b.n	801419e <_malloc_r+0x322>
 8014268:	68ae      	ldr	r6, [r5, #8]
 801426a:	f044 0201 	orr.w	r2, r4, #1
 801426e:	4434      	add	r4, r6
 8014270:	f043 0301 	orr.w	r3, r3, #1
 8014274:	6072      	str	r2, [r6, #4]
 8014276:	60ac      	str	r4, [r5, #8]
 8014278:	6063      	str	r3, [r4, #4]
 801427a:	e631      	b.n	8013ee0 <_malloc_r+0x64>
 801427c:	20020924 	.word	0x20020924
 8014280:	20020534 	.word	0x20020534
 8014284:	00001000 	.word	0x00001000
 8014288:	200208f4 	.word	0x200208f4
 801428c:	00000fff 	.word	0x00000fff
 8014290:	2002091c 	.word	0x2002091c
 8014294:	20020920 	.word	0x20020920

08014298 <memcpy>:
 8014298:	b510      	push	{r4, lr}
 801429a:	1e43      	subs	r3, r0, #1
 801429c:	440a      	add	r2, r1
 801429e:	4291      	cmp	r1, r2
 80142a0:	d100      	bne.n	80142a4 <memcpy+0xc>
 80142a2:	bd10      	pop	{r4, pc}
 80142a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80142a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80142ac:	e7f7      	b.n	801429e <memcpy+0x6>

080142ae <memset>:
 80142ae:	4402      	add	r2, r0
 80142b0:	4603      	mov	r3, r0
 80142b2:	4293      	cmp	r3, r2
 80142b4:	d100      	bne.n	80142b8 <memset+0xa>
 80142b6:	4770      	bx	lr
 80142b8:	f803 1b01 	strb.w	r1, [r3], #1
 80142bc:	e7f9      	b.n	80142b2 <memset+0x4>
	...

080142c0 <__malloc_lock>:
 80142c0:	4801      	ldr	r0, [pc, #4]	; (80142c8 <__malloc_lock+0x8>)
 80142c2:	f001 bf93 	b.w	80161ec <__retarget_lock_acquire_recursive>
 80142c6:	bf00      	nop
 80142c8:	2002c388 	.word	0x2002c388

080142cc <__malloc_unlock>:
 80142cc:	4801      	ldr	r0, [pc, #4]	; (80142d4 <__malloc_unlock+0x8>)
 80142ce:	f001 bf8e 	b.w	80161ee <__retarget_lock_release_recursive>
 80142d2:	bf00      	nop
 80142d4:	2002c388 	.word	0x2002c388

080142d8 <_sbrk_r>:
 80142d8:	b538      	push	{r3, r4, r5, lr}
 80142da:	4c06      	ldr	r4, [pc, #24]	; (80142f4 <_sbrk_r+0x1c>)
 80142dc:	2300      	movs	r3, #0
 80142de:	4605      	mov	r5, r0
 80142e0:	4608      	mov	r0, r1
 80142e2:	6023      	str	r3, [r4, #0]
 80142e4:	f002 fcb4 	bl	8016c50 <_sbrk>
 80142e8:	1c43      	adds	r3, r0, #1
 80142ea:	d102      	bne.n	80142f2 <_sbrk_r+0x1a>
 80142ec:	6823      	ldr	r3, [r4, #0]
 80142ee:	b103      	cbz	r3, 80142f2 <_sbrk_r+0x1a>
 80142f0:	602b      	str	r3, [r5, #0]
 80142f2:	bd38      	pop	{r3, r4, r5, pc}
 80142f4:	2002c390 	.word	0x2002c390

080142f8 <sprintf>:
 80142f8:	b40e      	push	{r1, r2, r3}
 80142fa:	b500      	push	{lr}
 80142fc:	b09c      	sub	sp, #112	; 0x70
 80142fe:	f44f 7102 	mov.w	r1, #520	; 0x208
 8014302:	ab1d      	add	r3, sp, #116	; 0x74
 8014304:	f8ad 1014 	strh.w	r1, [sp, #20]
 8014308:	9002      	str	r0, [sp, #8]
 801430a:	9006      	str	r0, [sp, #24]
 801430c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014310:	480a      	ldr	r0, [pc, #40]	; (801433c <sprintf+0x44>)
 8014312:	9104      	str	r1, [sp, #16]
 8014314:	9107      	str	r1, [sp, #28]
 8014316:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801431a:	f853 2b04 	ldr.w	r2, [r3], #4
 801431e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8014322:	6800      	ldr	r0, [r0, #0]
 8014324:	9301      	str	r3, [sp, #4]
 8014326:	a902      	add	r1, sp, #8
 8014328:	f000 f812 	bl	8014350 <_svfprintf_r>
 801432c:	9b02      	ldr	r3, [sp, #8]
 801432e:	2200      	movs	r2, #0
 8014330:	701a      	strb	r2, [r3, #0]
 8014332:	b01c      	add	sp, #112	; 0x70
 8014334:	f85d eb04 	ldr.w	lr, [sp], #4
 8014338:	b003      	add	sp, #12
 801433a:	4770      	bx	lr
 801433c:	2002053c 	.word	0x2002053c

08014340 <strcpy>:
 8014340:	4603      	mov	r3, r0
 8014342:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014346:	f803 2b01 	strb.w	r2, [r3], #1
 801434a:	2a00      	cmp	r2, #0
 801434c:	d1f9      	bne.n	8014342 <strcpy+0x2>
 801434e:	4770      	bx	lr

08014350 <_svfprintf_r>:
 8014350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014354:	b0bd      	sub	sp, #244	; 0xf4
 8014356:	468a      	mov	sl, r1
 8014358:	4615      	mov	r5, r2
 801435a:	461f      	mov	r7, r3
 801435c:	4683      	mov	fp, r0
 801435e:	f001 ff37 	bl	80161d0 <_localeconv_r>
 8014362:	6803      	ldr	r3, [r0, #0]
 8014364:	930d      	str	r3, [sp, #52]	; 0x34
 8014366:	4618      	mov	r0, r3
 8014368:	f7eb ff6a 	bl	8000240 <strlen>
 801436c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8014370:	9008      	str	r0, [sp, #32]
 8014372:	061b      	lsls	r3, r3, #24
 8014374:	d518      	bpl.n	80143a8 <_svfprintf_r+0x58>
 8014376:	f8da 3010 	ldr.w	r3, [sl, #16]
 801437a:	b9ab      	cbnz	r3, 80143a8 <_svfprintf_r+0x58>
 801437c:	2140      	movs	r1, #64	; 0x40
 801437e:	4658      	mov	r0, fp
 8014380:	f7ff fd7c 	bl	8013e7c <_malloc_r>
 8014384:	f8ca 0000 	str.w	r0, [sl]
 8014388:	f8ca 0010 	str.w	r0, [sl, #16]
 801438c:	b948      	cbnz	r0, 80143a2 <_svfprintf_r+0x52>
 801438e:	230c      	movs	r3, #12
 8014390:	f8cb 3000 	str.w	r3, [fp]
 8014394:	f04f 33ff 	mov.w	r3, #4294967295
 8014398:	9309      	str	r3, [sp, #36]	; 0x24
 801439a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801439c:	b03d      	add	sp, #244	; 0xf4
 801439e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143a2:	2340      	movs	r3, #64	; 0x40
 80143a4:	f8ca 3014 	str.w	r3, [sl, #20]
 80143a8:	ed9f 7b99 	vldr	d7, [pc, #612]	; 8014610 <_svfprintf_r+0x2c0>
 80143ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 80143b0:	2300      	movs	r3, #0
 80143b2:	ac2c      	add	r4, sp, #176	; 0xb0
 80143b4:	941f      	str	r4, [sp, #124]	; 0x7c
 80143b6:	9321      	str	r3, [sp, #132]	; 0x84
 80143b8:	9320      	str	r3, [sp, #128]	; 0x80
 80143ba:	9505      	str	r5, [sp, #20]
 80143bc:	9303      	str	r3, [sp, #12]
 80143be:	9311      	str	r3, [sp, #68]	; 0x44
 80143c0:	9310      	str	r3, [sp, #64]	; 0x40
 80143c2:	9309      	str	r3, [sp, #36]	; 0x24
 80143c4:	9d05      	ldr	r5, [sp, #20]
 80143c6:	462b      	mov	r3, r5
 80143c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80143cc:	b112      	cbz	r2, 80143d4 <_svfprintf_r+0x84>
 80143ce:	2a25      	cmp	r2, #37	; 0x25
 80143d0:	f040 8083 	bne.w	80144da <_svfprintf_r+0x18a>
 80143d4:	9b05      	ldr	r3, [sp, #20]
 80143d6:	1aee      	subs	r6, r5, r3
 80143d8:	d00d      	beq.n	80143f6 <_svfprintf_r+0xa6>
 80143da:	e884 0048 	stmia.w	r4, {r3, r6}
 80143de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80143e0:	4433      	add	r3, r6
 80143e2:	9321      	str	r3, [sp, #132]	; 0x84
 80143e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80143e6:	3301      	adds	r3, #1
 80143e8:	2b07      	cmp	r3, #7
 80143ea:	9320      	str	r3, [sp, #128]	; 0x80
 80143ec:	dc77      	bgt.n	80144de <_svfprintf_r+0x18e>
 80143ee:	3408      	adds	r4, #8
 80143f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80143f2:	4433      	add	r3, r6
 80143f4:	9309      	str	r3, [sp, #36]	; 0x24
 80143f6:	782b      	ldrb	r3, [r5, #0]
 80143f8:	2b00      	cmp	r3, #0
 80143fa:	f000 8729 	beq.w	8015250 <_svfprintf_r+0xf00>
 80143fe:	2300      	movs	r3, #0
 8014400:	1c69      	adds	r1, r5, #1
 8014402:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8014406:	461a      	mov	r2, r3
 8014408:	f04f 39ff 	mov.w	r9, #4294967295
 801440c:	930a      	str	r3, [sp, #40]	; 0x28
 801440e:	461d      	mov	r5, r3
 8014410:	200a      	movs	r0, #10
 8014412:	1c4e      	adds	r6, r1, #1
 8014414:	7809      	ldrb	r1, [r1, #0]
 8014416:	9605      	str	r6, [sp, #20]
 8014418:	9102      	str	r1, [sp, #8]
 801441a:	9902      	ldr	r1, [sp, #8]
 801441c:	3920      	subs	r1, #32
 801441e:	2958      	cmp	r1, #88	; 0x58
 8014420:	f200 8418 	bhi.w	8014c54 <_svfprintf_r+0x904>
 8014424:	e8df f011 	tbh	[pc, r1, lsl #1]
 8014428:	041600a6 	.word	0x041600a6
 801442c:	00ab0416 	.word	0x00ab0416
 8014430:	04160416 	.word	0x04160416
 8014434:	04160416 	.word	0x04160416
 8014438:	04160416 	.word	0x04160416
 801443c:	006500ae 	.word	0x006500ae
 8014440:	00b70416 	.word	0x00b70416
 8014444:	041600ba 	.word	0x041600ba
 8014448:	00da00d7 	.word	0x00da00d7
 801444c:	00da00da 	.word	0x00da00da
 8014450:	00da00da 	.word	0x00da00da
 8014454:	00da00da 	.word	0x00da00da
 8014458:	00da00da 	.word	0x00da00da
 801445c:	04160416 	.word	0x04160416
 8014460:	04160416 	.word	0x04160416
 8014464:	04160416 	.word	0x04160416
 8014468:	04160416 	.word	0x04160416
 801446c:	04160416 	.word	0x04160416
 8014470:	012b0115 	.word	0x012b0115
 8014474:	012b0416 	.word	0x012b0416
 8014478:	04160416 	.word	0x04160416
 801447c:	04160416 	.word	0x04160416
 8014480:	041600ed 	.word	0x041600ed
 8014484:	03400416 	.word	0x03400416
 8014488:	04160416 	.word	0x04160416
 801448c:	04160416 	.word	0x04160416
 8014490:	03a80416 	.word	0x03a80416
 8014494:	04160416 	.word	0x04160416
 8014498:	04160086 	.word	0x04160086
 801449c:	04160416 	.word	0x04160416
 80144a0:	04160416 	.word	0x04160416
 80144a4:	04160416 	.word	0x04160416
 80144a8:	04160416 	.word	0x04160416
 80144ac:	01070416 	.word	0x01070416
 80144b0:	012b006b 	.word	0x012b006b
 80144b4:	012b012b 	.word	0x012b012b
 80144b8:	006b00f0 	.word	0x006b00f0
 80144bc:	04160416 	.word	0x04160416
 80144c0:	041600fa 	.word	0x041600fa
 80144c4:	03420322 	.word	0x03420322
 80144c8:	01010376 	.word	0x01010376
 80144cc:	03870416 	.word	0x03870416
 80144d0:	03aa0416 	.word	0x03aa0416
 80144d4:	04160416 	.word	0x04160416
 80144d8:	03c2      	.short	0x03c2
 80144da:	461d      	mov	r5, r3
 80144dc:	e773      	b.n	80143c6 <_svfprintf_r+0x76>
 80144de:	aa1f      	add	r2, sp, #124	; 0x7c
 80144e0:	4651      	mov	r1, sl
 80144e2:	4658      	mov	r0, fp
 80144e4:	f002 f966 	bl	80167b4 <__ssprint_r>
 80144e8:	2800      	cmp	r0, #0
 80144ea:	f040 8692 	bne.w	8015212 <_svfprintf_r+0xec2>
 80144ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80144f0:	e77e      	b.n	80143f0 <_svfprintf_r+0xa0>
 80144f2:	2301      	movs	r3, #1
 80144f4:	222b      	movs	r2, #43	; 0x2b
 80144f6:	9905      	ldr	r1, [sp, #20]
 80144f8:	e78b      	b.n	8014412 <_svfprintf_r+0xc2>
 80144fa:	460f      	mov	r7, r1
 80144fc:	e7fb      	b.n	80144f6 <_svfprintf_r+0x1a6>
 80144fe:	b10b      	cbz	r3, 8014504 <_svfprintf_r+0x1b4>
 8014500:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8014504:	06ae      	lsls	r6, r5, #26
 8014506:	f140 80aa 	bpl.w	801465e <_svfprintf_r+0x30e>
 801450a:	3707      	adds	r7, #7
 801450c:	f027 0707 	bic.w	r7, r7, #7
 8014510:	f107 0308 	add.w	r3, r7, #8
 8014514:	e9d7 6700 	ldrd	r6, r7, [r7]
 8014518:	9304      	str	r3, [sp, #16]
 801451a:	2e00      	cmp	r6, #0
 801451c:	f177 0300 	sbcs.w	r3, r7, #0
 8014520:	da06      	bge.n	8014530 <_svfprintf_r+0x1e0>
 8014522:	4276      	negs	r6, r6
 8014524:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8014528:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 801452c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8014530:	2301      	movs	r3, #1
 8014532:	e2ca      	b.n	8014aca <_svfprintf_r+0x77a>
 8014534:	b10b      	cbz	r3, 801453a <_svfprintf_r+0x1ea>
 8014536:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 801453a:	4b37      	ldr	r3, [pc, #220]	; (8014618 <_svfprintf_r+0x2c8>)
 801453c:	9311      	str	r3, [sp, #68]	; 0x44
 801453e:	06ab      	lsls	r3, r5, #26
 8014540:	f140 8339 	bpl.w	8014bb6 <_svfprintf_r+0x866>
 8014544:	3707      	adds	r7, #7
 8014546:	f027 0707 	bic.w	r7, r7, #7
 801454a:	f107 0308 	add.w	r3, r7, #8
 801454e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8014552:	9304      	str	r3, [sp, #16]
 8014554:	07e8      	lsls	r0, r5, #31
 8014556:	d50b      	bpl.n	8014570 <_svfprintf_r+0x220>
 8014558:	ea56 0307 	orrs.w	r3, r6, r7
 801455c:	d008      	beq.n	8014570 <_svfprintf_r+0x220>
 801455e:	2330      	movs	r3, #48	; 0x30
 8014560:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8014564:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8014568:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 801456c:	f045 0502 	orr.w	r5, r5, #2
 8014570:	2302      	movs	r3, #2
 8014572:	e2a7      	b.n	8014ac4 <_svfprintf_r+0x774>
 8014574:	2a00      	cmp	r2, #0
 8014576:	d1be      	bne.n	80144f6 <_svfprintf_r+0x1a6>
 8014578:	2301      	movs	r3, #1
 801457a:	2220      	movs	r2, #32
 801457c:	e7bb      	b.n	80144f6 <_svfprintf_r+0x1a6>
 801457e:	f045 0501 	orr.w	r5, r5, #1
 8014582:	e7b8      	b.n	80144f6 <_svfprintf_r+0x1a6>
 8014584:	683e      	ldr	r6, [r7, #0]
 8014586:	960a      	str	r6, [sp, #40]	; 0x28
 8014588:	2e00      	cmp	r6, #0
 801458a:	f107 0104 	add.w	r1, r7, #4
 801458e:	dab4      	bge.n	80144fa <_svfprintf_r+0x1aa>
 8014590:	4276      	negs	r6, r6
 8014592:	960a      	str	r6, [sp, #40]	; 0x28
 8014594:	460f      	mov	r7, r1
 8014596:	f045 0504 	orr.w	r5, r5, #4
 801459a:	e7ac      	b.n	80144f6 <_svfprintf_r+0x1a6>
 801459c:	9905      	ldr	r1, [sp, #20]
 801459e:	1c4e      	adds	r6, r1, #1
 80145a0:	7809      	ldrb	r1, [r1, #0]
 80145a2:	9102      	str	r1, [sp, #8]
 80145a4:	292a      	cmp	r1, #42	; 0x2a
 80145a6:	d010      	beq.n	80145ca <_svfprintf_r+0x27a>
 80145a8:	f04f 0900 	mov.w	r9, #0
 80145ac:	9605      	str	r6, [sp, #20]
 80145ae:	9902      	ldr	r1, [sp, #8]
 80145b0:	3930      	subs	r1, #48	; 0x30
 80145b2:	2909      	cmp	r1, #9
 80145b4:	f63f af31 	bhi.w	801441a <_svfprintf_r+0xca>
 80145b8:	fb00 1909 	mla	r9, r0, r9, r1
 80145bc:	9905      	ldr	r1, [sp, #20]
 80145be:	460e      	mov	r6, r1
 80145c0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80145c4:	9102      	str	r1, [sp, #8]
 80145c6:	9605      	str	r6, [sp, #20]
 80145c8:	e7f1      	b.n	80145ae <_svfprintf_r+0x25e>
 80145ca:	6839      	ldr	r1, [r7, #0]
 80145cc:	9605      	str	r6, [sp, #20]
 80145ce:	ea41 79e1 	orr.w	r9, r1, r1, asr #31
 80145d2:	3704      	adds	r7, #4
 80145d4:	e78f      	b.n	80144f6 <_svfprintf_r+0x1a6>
 80145d6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80145da:	e78c      	b.n	80144f6 <_svfprintf_r+0x1a6>
 80145dc:	2100      	movs	r1, #0
 80145de:	910a      	str	r1, [sp, #40]	; 0x28
 80145e0:	9902      	ldr	r1, [sp, #8]
 80145e2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80145e4:	3930      	subs	r1, #48	; 0x30
 80145e6:	fb00 1106 	mla	r1, r0, r6, r1
 80145ea:	910a      	str	r1, [sp, #40]	; 0x28
 80145ec:	9905      	ldr	r1, [sp, #20]
 80145ee:	460e      	mov	r6, r1
 80145f0:	f816 1b01 	ldrb.w	r1, [r6], #1
 80145f4:	9102      	str	r1, [sp, #8]
 80145f6:	9902      	ldr	r1, [sp, #8]
 80145f8:	9605      	str	r6, [sp, #20]
 80145fa:	3930      	subs	r1, #48	; 0x30
 80145fc:	2909      	cmp	r1, #9
 80145fe:	d9ef      	bls.n	80145e0 <_svfprintf_r+0x290>
 8014600:	e70b      	b.n	801441a <_svfprintf_r+0xca>
 8014602:	f045 0508 	orr.w	r5, r5, #8
 8014606:	e776      	b.n	80144f6 <_svfprintf_r+0x1a6>
 8014608:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 801460c:	e773      	b.n	80144f6 <_svfprintf_r+0x1a6>
 801460e:	bf00      	nop
	...
 8014618:	08019568 	.word	0x08019568
 801461c:	9905      	ldr	r1, [sp, #20]
 801461e:	7809      	ldrb	r1, [r1, #0]
 8014620:	296c      	cmp	r1, #108	; 0x6c
 8014622:	d105      	bne.n	8014630 <_svfprintf_r+0x2e0>
 8014624:	9905      	ldr	r1, [sp, #20]
 8014626:	3101      	adds	r1, #1
 8014628:	9105      	str	r1, [sp, #20]
 801462a:	f045 0520 	orr.w	r5, r5, #32
 801462e:	e762      	b.n	80144f6 <_svfprintf_r+0x1a6>
 8014630:	f045 0510 	orr.w	r5, r5, #16
 8014634:	e75f      	b.n	80144f6 <_svfprintf_r+0x1a6>
 8014636:	1d3b      	adds	r3, r7, #4
 8014638:	9304      	str	r3, [sp, #16]
 801463a:	2600      	movs	r6, #0
 801463c:	683b      	ldr	r3, [r7, #0]
 801463e:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8014642:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8014646:	f04f 0901 	mov.w	r9, #1
 801464a:	4637      	mov	r7, r6
 801464c:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8014650:	e11b      	b.n	801488a <_svfprintf_r+0x53a>
 8014652:	b10b      	cbz	r3, 8014658 <_svfprintf_r+0x308>
 8014654:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8014658:	f045 0510 	orr.w	r5, r5, #16
 801465c:	e752      	b.n	8014504 <_svfprintf_r+0x1b4>
 801465e:	f015 0f10 	tst.w	r5, #16
 8014662:	f107 0304 	add.w	r3, r7, #4
 8014666:	d003      	beq.n	8014670 <_svfprintf_r+0x320>
 8014668:	683e      	ldr	r6, [r7, #0]
 801466a:	9304      	str	r3, [sp, #16]
 801466c:	17f7      	asrs	r7, r6, #31
 801466e:	e754      	b.n	801451a <_svfprintf_r+0x1ca>
 8014670:	683e      	ldr	r6, [r7, #0]
 8014672:	9304      	str	r3, [sp, #16]
 8014674:	f015 0f40 	tst.w	r5, #64	; 0x40
 8014678:	bf18      	it	ne
 801467a:	b236      	sxthne	r6, r6
 801467c:	e7f6      	b.n	801466c <_svfprintf_r+0x31c>
 801467e:	b10b      	cbz	r3, 8014684 <_svfprintf_r+0x334>
 8014680:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8014684:	3707      	adds	r7, #7
 8014686:	f027 0707 	bic.w	r7, r7, #7
 801468a:	f107 0308 	add.w	r3, r7, #8
 801468e:	9304      	str	r3, [sp, #16]
 8014690:	ed97 7b00 	vldr	d7, [r7]
 8014694:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014698:	9b06      	ldr	r3, [sp, #24]
 801469a:	9312      	str	r3, [sp, #72]	; 0x48
 801469c:	9b07      	ldr	r3, [sp, #28]
 801469e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80146a2:	9313      	str	r3, [sp, #76]	; 0x4c
 80146a4:	f04f 32ff 	mov.w	r2, #4294967295
 80146a8:	4b4a      	ldr	r3, [pc, #296]	; (80147d4 <_svfprintf_r+0x484>)
 80146aa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80146ae:	f7ec fa71 	bl	8000b94 <__aeabi_dcmpun>
 80146b2:	2800      	cmp	r0, #0
 80146b4:	f040 85d5 	bne.w	8015262 <_svfprintf_r+0xf12>
 80146b8:	f04f 32ff 	mov.w	r2, #4294967295
 80146bc:	4b45      	ldr	r3, [pc, #276]	; (80147d4 <_svfprintf_r+0x484>)
 80146be:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80146c2:	f7ec fa49 	bl	8000b58 <__aeabi_dcmple>
 80146c6:	2800      	cmp	r0, #0
 80146c8:	f040 85cb 	bne.w	8015262 <_svfprintf_r+0xf12>
 80146cc:	2200      	movs	r2, #0
 80146ce:	2300      	movs	r3, #0
 80146d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80146d4:	f7ec fa36 	bl	8000b44 <__aeabi_dcmplt>
 80146d8:	b110      	cbz	r0, 80146e0 <_svfprintf_r+0x390>
 80146da:	232d      	movs	r3, #45	; 0x2d
 80146dc:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80146e0:	4b3d      	ldr	r3, [pc, #244]	; (80147d8 <_svfprintf_r+0x488>)
 80146e2:	4a3e      	ldr	r2, [pc, #248]	; (80147dc <_svfprintf_r+0x48c>)
 80146e4:	9902      	ldr	r1, [sp, #8]
 80146e6:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 80146ea:	2947      	cmp	r1, #71	; 0x47
 80146ec:	bfcc      	ite	gt
 80146ee:	4690      	movgt	r8, r2
 80146f0:	4698      	movle	r8, r3
 80146f2:	f04f 0903 	mov.w	r9, #3
 80146f6:	2600      	movs	r6, #0
 80146f8:	4637      	mov	r7, r6
 80146fa:	e0c6      	b.n	801488a <_svfprintf_r+0x53a>
 80146fc:	f1b9 3fff 	cmp.w	r9, #4294967295
 8014700:	d022      	beq.n	8014748 <_svfprintf_r+0x3f8>
 8014702:	9b02      	ldr	r3, [sp, #8]
 8014704:	f023 0320 	bic.w	r3, r3, #32
 8014708:	2b47      	cmp	r3, #71	; 0x47
 801470a:	d104      	bne.n	8014716 <_svfprintf_r+0x3c6>
 801470c:	f1b9 0f00 	cmp.w	r9, #0
 8014710:	bf08      	it	eq
 8014712:	f04f 0901 	moveq.w	r9, #1
 8014716:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 801471a:	930c      	str	r3, [sp, #48]	; 0x30
 801471c:	9b07      	ldr	r3, [sp, #28]
 801471e:	2b00      	cmp	r3, #0
 8014720:	da15      	bge.n	801474e <_svfprintf_r+0x3fe>
 8014722:	9b06      	ldr	r3, [sp, #24]
 8014724:	930e      	str	r3, [sp, #56]	; 0x38
 8014726:	9b07      	ldr	r3, [sp, #28]
 8014728:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801472c:	930f      	str	r3, [sp, #60]	; 0x3c
 801472e:	232d      	movs	r3, #45	; 0x2d
 8014730:	930b      	str	r3, [sp, #44]	; 0x2c
 8014732:	9b02      	ldr	r3, [sp, #8]
 8014734:	f023 0720 	bic.w	r7, r3, #32
 8014738:	2f46      	cmp	r7, #70	; 0x46
 801473a:	d00e      	beq.n	801475a <_svfprintf_r+0x40a>
 801473c:	2f45      	cmp	r7, #69	; 0x45
 801473e:	d146      	bne.n	80147ce <_svfprintf_r+0x47e>
 8014740:	f109 0601 	add.w	r6, r9, #1
 8014744:	2102      	movs	r1, #2
 8014746:	e00a      	b.n	801475e <_svfprintf_r+0x40e>
 8014748:	f04f 0906 	mov.w	r9, #6
 801474c:	e7e3      	b.n	8014716 <_svfprintf_r+0x3c6>
 801474e:	ed9d 7b06 	vldr	d7, [sp, #24]
 8014752:	2300      	movs	r3, #0
 8014754:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8014758:	e7ea      	b.n	8014730 <_svfprintf_r+0x3e0>
 801475a:	464e      	mov	r6, r9
 801475c:	2103      	movs	r1, #3
 801475e:	ab1d      	add	r3, sp, #116	; 0x74
 8014760:	9301      	str	r3, [sp, #4]
 8014762:	ab1a      	add	r3, sp, #104	; 0x68
 8014764:	9300      	str	r3, [sp, #0]
 8014766:	4632      	mov	r2, r6
 8014768:	ab19      	add	r3, sp, #100	; 0x64
 801476a:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 801476e:	4658      	mov	r0, fp
 8014770:	f000 fe4e 	bl	8015410 <_dtoa_r>
 8014774:	2f47      	cmp	r7, #71	; 0x47
 8014776:	4680      	mov	r8, r0
 8014778:	d102      	bne.n	8014780 <_svfprintf_r+0x430>
 801477a:	07e8      	lsls	r0, r5, #31
 801477c:	f140 857e 	bpl.w	801527c <_svfprintf_r+0xf2c>
 8014780:	eb08 0306 	add.w	r3, r8, r6
 8014784:	2f46      	cmp	r7, #70	; 0x46
 8014786:	9303      	str	r3, [sp, #12]
 8014788:	d111      	bne.n	80147ae <_svfprintf_r+0x45e>
 801478a:	f898 3000 	ldrb.w	r3, [r8]
 801478e:	2b30      	cmp	r3, #48	; 0x30
 8014790:	d109      	bne.n	80147a6 <_svfprintf_r+0x456>
 8014792:	2200      	movs	r2, #0
 8014794:	2300      	movs	r3, #0
 8014796:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 801479a:	f7ec f9c9 	bl	8000b30 <__aeabi_dcmpeq>
 801479e:	b910      	cbnz	r0, 80147a6 <_svfprintf_r+0x456>
 80147a0:	f1c6 0601 	rsb	r6, r6, #1
 80147a4:	9619      	str	r6, [sp, #100]	; 0x64
 80147a6:	9a03      	ldr	r2, [sp, #12]
 80147a8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80147aa:	441a      	add	r2, r3
 80147ac:	9203      	str	r2, [sp, #12]
 80147ae:	2200      	movs	r2, #0
 80147b0:	2300      	movs	r3, #0
 80147b2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80147b6:	f7ec f9bb 	bl	8000b30 <__aeabi_dcmpeq>
 80147ba:	b988      	cbnz	r0, 80147e0 <_svfprintf_r+0x490>
 80147bc:	2230      	movs	r2, #48	; 0x30
 80147be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80147c0:	9903      	ldr	r1, [sp, #12]
 80147c2:	4299      	cmp	r1, r3
 80147c4:	d90e      	bls.n	80147e4 <_svfprintf_r+0x494>
 80147c6:	1c59      	adds	r1, r3, #1
 80147c8:	911d      	str	r1, [sp, #116]	; 0x74
 80147ca:	701a      	strb	r2, [r3, #0]
 80147cc:	e7f7      	b.n	80147be <_svfprintf_r+0x46e>
 80147ce:	464e      	mov	r6, r9
 80147d0:	e7b8      	b.n	8014744 <_svfprintf_r+0x3f4>
 80147d2:	bf00      	nop
 80147d4:	7fefffff 	.word	0x7fefffff
 80147d8:	08019558 	.word	0x08019558
 80147dc:	0801955c 	.word	0x0801955c
 80147e0:	9b03      	ldr	r3, [sp, #12]
 80147e2:	931d      	str	r3, [sp, #116]	; 0x74
 80147e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80147e6:	2f47      	cmp	r7, #71	; 0x47
 80147e8:	eba3 0308 	sub.w	r3, r3, r8
 80147ec:	9303      	str	r3, [sp, #12]
 80147ee:	f040 80fa 	bne.w	80149e6 <_svfprintf_r+0x696>
 80147f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80147f4:	1cd9      	adds	r1, r3, #3
 80147f6:	db02      	blt.n	80147fe <_svfprintf_r+0x4ae>
 80147f8:	4599      	cmp	r9, r3
 80147fa:	f280 8120 	bge.w	8014a3e <_svfprintf_r+0x6ee>
 80147fe:	9b02      	ldr	r3, [sp, #8]
 8014800:	3b02      	subs	r3, #2
 8014802:	9302      	str	r3, [sp, #8]
 8014804:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8014806:	f89d 1008 	ldrb.w	r1, [sp, #8]
 801480a:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 801480e:	1e53      	subs	r3, r2, #1
 8014810:	2b00      	cmp	r3, #0
 8014812:	9319      	str	r3, [sp, #100]	; 0x64
 8014814:	bfb6      	itet	lt
 8014816:	f1c2 0301 	rsblt	r3, r2, #1
 801481a:	222b      	movge	r2, #43	; 0x2b
 801481c:	222d      	movlt	r2, #45	; 0x2d
 801481e:	2b09      	cmp	r3, #9
 8014820:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8014824:	f340 80fb 	ble.w	8014a1e <_svfprintf_r+0x6ce>
 8014828:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 801482c:	260a      	movs	r6, #10
 801482e:	fb93 f0f6 	sdiv	r0, r3, r6
 8014832:	fb06 3310 	mls	r3, r6, r0, r3
 8014836:	3330      	adds	r3, #48	; 0x30
 8014838:	2809      	cmp	r0, #9
 801483a:	f802 3c01 	strb.w	r3, [r2, #-1]
 801483e:	f102 31ff 	add.w	r1, r2, #4294967295
 8014842:	4603      	mov	r3, r0
 8014844:	f300 80e4 	bgt.w	8014a10 <_svfprintf_r+0x6c0>
 8014848:	3330      	adds	r3, #48	; 0x30
 801484a:	f801 3c01 	strb.w	r3, [r1, #-1]
 801484e:	3a02      	subs	r2, #2
 8014850:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8014854:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8014858:	4282      	cmp	r2, r0
 801485a:	4619      	mov	r1, r3
 801485c:	f0c0 80da 	bcc.w	8014a14 <_svfprintf_r+0x6c4>
 8014860:	9a03      	ldr	r2, [sp, #12]
 8014862:	ab1b      	add	r3, sp, #108	; 0x6c
 8014864:	1acb      	subs	r3, r1, r3
 8014866:	2a01      	cmp	r2, #1
 8014868:	9310      	str	r3, [sp, #64]	; 0x40
 801486a:	eb03 0902 	add.w	r9, r3, r2
 801486e:	dc02      	bgt.n	8014876 <_svfprintf_r+0x526>
 8014870:	f015 0701 	ands.w	r7, r5, #1
 8014874:	d002      	beq.n	801487c <_svfprintf_r+0x52c>
 8014876:	9b08      	ldr	r3, [sp, #32]
 8014878:	2700      	movs	r7, #0
 801487a:	4499      	add	r9, r3
 801487c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801487e:	b113      	cbz	r3, 8014886 <_svfprintf_r+0x536>
 8014880:	232d      	movs	r3, #45	; 0x2d
 8014882:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8014886:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014888:	2600      	movs	r6, #0
 801488a:	454e      	cmp	r6, r9
 801488c:	4633      	mov	r3, r6
 801488e:	bfb8      	it	lt
 8014890:	464b      	movlt	r3, r9
 8014892:	930b      	str	r3, [sp, #44]	; 0x2c
 8014894:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8014898:	b113      	cbz	r3, 80148a0 <_svfprintf_r+0x550>
 801489a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801489c:	3301      	adds	r3, #1
 801489e:	930b      	str	r3, [sp, #44]	; 0x2c
 80148a0:	f015 0302 	ands.w	r3, r5, #2
 80148a4:	9314      	str	r3, [sp, #80]	; 0x50
 80148a6:	bf1e      	ittt	ne
 80148a8:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 80148aa:	3302      	addne	r3, #2
 80148ac:	930b      	strne	r3, [sp, #44]	; 0x2c
 80148ae:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 80148b2:	9315      	str	r3, [sp, #84]	; 0x54
 80148b4:	d118      	bne.n	80148e8 <_svfprintf_r+0x598>
 80148b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80148b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80148ba:	1a9b      	subs	r3, r3, r2
 80148bc:	2b00      	cmp	r3, #0
 80148be:	930c      	str	r3, [sp, #48]	; 0x30
 80148c0:	dd12      	ble.n	80148e8 <_svfprintf_r+0x598>
 80148c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80148c4:	2b10      	cmp	r3, #16
 80148c6:	4ba9      	ldr	r3, [pc, #676]	; (8014b6c <_svfprintf_r+0x81c>)
 80148c8:	6023      	str	r3, [r4, #0]
 80148ca:	f300 81d5 	bgt.w	8014c78 <_svfprintf_r+0x928>
 80148ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80148d0:	6063      	str	r3, [r4, #4]
 80148d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80148d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80148d6:	4413      	add	r3, r2
 80148d8:	9321      	str	r3, [sp, #132]	; 0x84
 80148da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80148dc:	3301      	adds	r3, #1
 80148de:	2b07      	cmp	r3, #7
 80148e0:	9320      	str	r3, [sp, #128]	; 0x80
 80148e2:	f300 81e2 	bgt.w	8014caa <_svfprintf_r+0x95a>
 80148e6:	3408      	adds	r4, #8
 80148e8:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80148ec:	b173      	cbz	r3, 801490c <_svfprintf_r+0x5bc>
 80148ee:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80148f2:	6023      	str	r3, [r4, #0]
 80148f4:	2301      	movs	r3, #1
 80148f6:	6063      	str	r3, [r4, #4]
 80148f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80148fa:	3301      	adds	r3, #1
 80148fc:	9321      	str	r3, [sp, #132]	; 0x84
 80148fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014900:	3301      	adds	r3, #1
 8014902:	2b07      	cmp	r3, #7
 8014904:	9320      	str	r3, [sp, #128]	; 0x80
 8014906:	f300 81da 	bgt.w	8014cbe <_svfprintf_r+0x96e>
 801490a:	3408      	adds	r4, #8
 801490c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801490e:	b16b      	cbz	r3, 801492c <_svfprintf_r+0x5dc>
 8014910:	ab18      	add	r3, sp, #96	; 0x60
 8014912:	6023      	str	r3, [r4, #0]
 8014914:	2302      	movs	r3, #2
 8014916:	6063      	str	r3, [r4, #4]
 8014918:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801491a:	3302      	adds	r3, #2
 801491c:	9321      	str	r3, [sp, #132]	; 0x84
 801491e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014920:	3301      	adds	r3, #1
 8014922:	2b07      	cmp	r3, #7
 8014924:	9320      	str	r3, [sp, #128]	; 0x80
 8014926:	f300 81d4 	bgt.w	8014cd2 <_svfprintf_r+0x982>
 801492a:	3408      	adds	r4, #8
 801492c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801492e:	2b80      	cmp	r3, #128	; 0x80
 8014930:	d114      	bne.n	801495c <_svfprintf_r+0x60c>
 8014932:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014934:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014936:	1a9b      	subs	r3, r3, r2
 8014938:	2b00      	cmp	r3, #0
 801493a:	dd0f      	ble.n	801495c <_svfprintf_r+0x60c>
 801493c:	4a8c      	ldr	r2, [pc, #560]	; (8014b70 <_svfprintf_r+0x820>)
 801493e:	6022      	str	r2, [r4, #0]
 8014940:	2b10      	cmp	r3, #16
 8014942:	f300 81d0 	bgt.w	8014ce6 <_svfprintf_r+0x996>
 8014946:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014948:	6063      	str	r3, [r4, #4]
 801494a:	4413      	add	r3, r2
 801494c:	9321      	str	r3, [sp, #132]	; 0x84
 801494e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014950:	3301      	adds	r3, #1
 8014952:	2b07      	cmp	r3, #7
 8014954:	9320      	str	r3, [sp, #128]	; 0x80
 8014956:	f300 81df 	bgt.w	8014d18 <_svfprintf_r+0x9c8>
 801495a:	3408      	adds	r4, #8
 801495c:	eba6 0609 	sub.w	r6, r6, r9
 8014960:	2e00      	cmp	r6, #0
 8014962:	dd0f      	ble.n	8014984 <_svfprintf_r+0x634>
 8014964:	4b82      	ldr	r3, [pc, #520]	; (8014b70 <_svfprintf_r+0x820>)
 8014966:	6023      	str	r3, [r4, #0]
 8014968:	2e10      	cmp	r6, #16
 801496a:	f300 81df 	bgt.w	8014d2c <_svfprintf_r+0x9dc>
 801496e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014970:	9821      	ldr	r0, [sp, #132]	; 0x84
 8014972:	6066      	str	r6, [r4, #4]
 8014974:	3301      	adds	r3, #1
 8014976:	4406      	add	r6, r0
 8014978:	2b07      	cmp	r3, #7
 801497a:	9621      	str	r6, [sp, #132]	; 0x84
 801497c:	9320      	str	r3, [sp, #128]	; 0x80
 801497e:	f300 81ec 	bgt.w	8014d5a <_svfprintf_r+0xa0a>
 8014982:	3408      	adds	r4, #8
 8014984:	05eb      	lsls	r3, r5, #23
 8014986:	f100 81f2 	bmi.w	8014d6e <_svfprintf_r+0xa1e>
 801498a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801498c:	e884 0300 	stmia.w	r4, {r8, r9}
 8014990:	444b      	add	r3, r9
 8014992:	9321      	str	r3, [sp, #132]	; 0x84
 8014994:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014996:	3301      	adds	r3, #1
 8014998:	2b07      	cmp	r3, #7
 801499a:	9320      	str	r3, [sp, #128]	; 0x80
 801499c:	f340 8419 	ble.w	80151d2 <_svfprintf_r+0xe82>
 80149a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80149a2:	4651      	mov	r1, sl
 80149a4:	4658      	mov	r0, fp
 80149a6:	f001 ff05 	bl	80167b4 <__ssprint_r>
 80149aa:	2800      	cmp	r0, #0
 80149ac:	f040 8431 	bne.w	8015212 <_svfprintf_r+0xec2>
 80149b0:	ac2c      	add	r4, sp, #176	; 0xb0
 80149b2:	076b      	lsls	r3, r5, #29
 80149b4:	f100 8410 	bmi.w	80151d8 <_svfprintf_r+0xe88>
 80149b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80149ba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80149bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80149be:	428a      	cmp	r2, r1
 80149c0:	bfac      	ite	ge
 80149c2:	189b      	addge	r3, r3, r2
 80149c4:	185b      	addlt	r3, r3, r1
 80149c6:	9309      	str	r3, [sp, #36]	; 0x24
 80149c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80149ca:	b13b      	cbz	r3, 80149dc <_svfprintf_r+0x68c>
 80149cc:	aa1f      	add	r2, sp, #124	; 0x7c
 80149ce:	4651      	mov	r1, sl
 80149d0:	4658      	mov	r0, fp
 80149d2:	f001 feef 	bl	80167b4 <__ssprint_r>
 80149d6:	2800      	cmp	r0, #0
 80149d8:	f040 841b 	bne.w	8015212 <_svfprintf_r+0xec2>
 80149dc:	2300      	movs	r3, #0
 80149de:	9320      	str	r3, [sp, #128]	; 0x80
 80149e0:	9f04      	ldr	r7, [sp, #16]
 80149e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80149e4:	e4ee      	b.n	80143c4 <_svfprintf_r+0x74>
 80149e6:	9b02      	ldr	r3, [sp, #8]
 80149e8:	2b65      	cmp	r3, #101	; 0x65
 80149ea:	f77f af0b 	ble.w	8014804 <_svfprintf_r+0x4b4>
 80149ee:	9b02      	ldr	r3, [sp, #8]
 80149f0:	2b66      	cmp	r3, #102	; 0x66
 80149f2:	d124      	bne.n	8014a3e <_svfprintf_r+0x6ee>
 80149f4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80149f6:	2b00      	cmp	r3, #0
 80149f8:	dd19      	ble.n	8014a2e <_svfprintf_r+0x6de>
 80149fa:	f1b9 0f00 	cmp.w	r9, #0
 80149fe:	d101      	bne.n	8014a04 <_svfprintf_r+0x6b4>
 8014a00:	07ea      	lsls	r2, r5, #31
 8014a02:	d502      	bpl.n	8014a0a <_svfprintf_r+0x6ba>
 8014a04:	9a08      	ldr	r2, [sp, #32]
 8014a06:	4413      	add	r3, r2
 8014a08:	444b      	add	r3, r9
 8014a0a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8014a0c:	4699      	mov	r9, r3
 8014a0e:	e735      	b.n	801487c <_svfprintf_r+0x52c>
 8014a10:	460a      	mov	r2, r1
 8014a12:	e70c      	b.n	801482e <_svfprintf_r+0x4de>
 8014a14:	f812 1b01 	ldrb.w	r1, [r2], #1
 8014a18:	f803 1b01 	strb.w	r1, [r3], #1
 8014a1c:	e71c      	b.n	8014858 <_svfprintf_r+0x508>
 8014a1e:	2230      	movs	r2, #48	; 0x30
 8014a20:	4413      	add	r3, r2
 8014a22:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8014a26:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8014a2a:	a91c      	add	r1, sp, #112	; 0x70
 8014a2c:	e718      	b.n	8014860 <_svfprintf_r+0x510>
 8014a2e:	f1b9 0f00 	cmp.w	r9, #0
 8014a32:	d101      	bne.n	8014a38 <_svfprintf_r+0x6e8>
 8014a34:	07eb      	lsls	r3, r5, #31
 8014a36:	d515      	bpl.n	8014a64 <_svfprintf_r+0x714>
 8014a38:	9b08      	ldr	r3, [sp, #32]
 8014a3a:	3301      	adds	r3, #1
 8014a3c:	e7e4      	b.n	8014a08 <_svfprintf_r+0x6b8>
 8014a3e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8014a40:	9b03      	ldr	r3, [sp, #12]
 8014a42:	429a      	cmp	r2, r3
 8014a44:	db06      	blt.n	8014a54 <_svfprintf_r+0x704>
 8014a46:	07ef      	lsls	r7, r5, #31
 8014a48:	d50e      	bpl.n	8014a68 <_svfprintf_r+0x718>
 8014a4a:	9b08      	ldr	r3, [sp, #32]
 8014a4c:	4413      	add	r3, r2
 8014a4e:	2267      	movs	r2, #103	; 0x67
 8014a50:	9202      	str	r2, [sp, #8]
 8014a52:	e7da      	b.n	8014a0a <_svfprintf_r+0x6ba>
 8014a54:	9b03      	ldr	r3, [sp, #12]
 8014a56:	9908      	ldr	r1, [sp, #32]
 8014a58:	2a00      	cmp	r2, #0
 8014a5a:	440b      	add	r3, r1
 8014a5c:	dcf7      	bgt.n	8014a4e <_svfprintf_r+0x6fe>
 8014a5e:	f1c2 0201 	rsb	r2, r2, #1
 8014a62:	e7f3      	b.n	8014a4c <_svfprintf_r+0x6fc>
 8014a64:	2301      	movs	r3, #1
 8014a66:	e7d0      	b.n	8014a0a <_svfprintf_r+0x6ba>
 8014a68:	4613      	mov	r3, r2
 8014a6a:	e7f0      	b.n	8014a4e <_svfprintf_r+0x6fe>
 8014a6c:	b10b      	cbz	r3, 8014a72 <_svfprintf_r+0x722>
 8014a6e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8014a72:	f015 0f20 	tst.w	r5, #32
 8014a76:	f107 0304 	add.w	r3, r7, #4
 8014a7a:	d008      	beq.n	8014a8e <_svfprintf_r+0x73e>
 8014a7c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014a7e:	683a      	ldr	r2, [r7, #0]
 8014a80:	17ce      	asrs	r6, r1, #31
 8014a82:	4608      	mov	r0, r1
 8014a84:	4631      	mov	r1, r6
 8014a86:	e9c2 0100 	strd	r0, r1, [r2]
 8014a8a:	461f      	mov	r7, r3
 8014a8c:	e49a      	b.n	80143c4 <_svfprintf_r+0x74>
 8014a8e:	06ee      	lsls	r6, r5, #27
 8014a90:	d503      	bpl.n	8014a9a <_svfprintf_r+0x74a>
 8014a92:	683a      	ldr	r2, [r7, #0]
 8014a94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014a96:	6011      	str	r1, [r2, #0]
 8014a98:	e7f7      	b.n	8014a8a <_svfprintf_r+0x73a>
 8014a9a:	0668      	lsls	r0, r5, #25
 8014a9c:	d5f9      	bpl.n	8014a92 <_svfprintf_r+0x742>
 8014a9e:	683a      	ldr	r2, [r7, #0]
 8014aa0:	f8bd 1024 	ldrh.w	r1, [sp, #36]	; 0x24
 8014aa4:	8011      	strh	r1, [r2, #0]
 8014aa6:	e7f0      	b.n	8014a8a <_svfprintf_r+0x73a>
 8014aa8:	f045 0510 	orr.w	r5, r5, #16
 8014aac:	f015 0320 	ands.w	r3, r5, #32
 8014ab0:	d022      	beq.n	8014af8 <_svfprintf_r+0x7a8>
 8014ab2:	3707      	adds	r7, #7
 8014ab4:	f027 0707 	bic.w	r7, r7, #7
 8014ab8:	f107 0308 	add.w	r3, r7, #8
 8014abc:	e9d7 6700 	ldrd	r6, r7, [r7]
 8014ac0:	9304      	str	r3, [sp, #16]
 8014ac2:	2300      	movs	r3, #0
 8014ac4:	2200      	movs	r2, #0
 8014ac6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8014aca:	f1b9 3fff 	cmp.w	r9, #4294967295
 8014ace:	f000 83db 	beq.w	8015288 <_svfprintf_r+0xf38>
 8014ad2:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8014ad6:	920b      	str	r2, [sp, #44]	; 0x2c
 8014ad8:	ea56 0207 	orrs.w	r2, r6, r7
 8014adc:	f040 83d9 	bne.w	8015292 <_svfprintf_r+0xf42>
 8014ae0:	f1b9 0f00 	cmp.w	r9, #0
 8014ae4:	f000 80aa 	beq.w	8014c3c <_svfprintf_r+0x8ec>
 8014ae8:	2b01      	cmp	r3, #1
 8014aea:	d076      	beq.n	8014bda <_svfprintf_r+0x88a>
 8014aec:	2b02      	cmp	r3, #2
 8014aee:	f000 8091 	beq.w	8014c14 <_svfprintf_r+0x8c4>
 8014af2:	2600      	movs	r6, #0
 8014af4:	2700      	movs	r7, #0
 8014af6:	e3d2      	b.n	801529e <_svfprintf_r+0xf4e>
 8014af8:	1d3a      	adds	r2, r7, #4
 8014afa:	f015 0110 	ands.w	r1, r5, #16
 8014afe:	9204      	str	r2, [sp, #16]
 8014b00:	d002      	beq.n	8014b08 <_svfprintf_r+0x7b8>
 8014b02:	683e      	ldr	r6, [r7, #0]
 8014b04:	2700      	movs	r7, #0
 8014b06:	e7dd      	b.n	8014ac4 <_svfprintf_r+0x774>
 8014b08:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8014b0c:	d0f9      	beq.n	8014b02 <_svfprintf_r+0x7b2>
 8014b0e:	883e      	ldrh	r6, [r7, #0]
 8014b10:	2700      	movs	r7, #0
 8014b12:	e7d6      	b.n	8014ac2 <_svfprintf_r+0x772>
 8014b14:	1d3b      	adds	r3, r7, #4
 8014b16:	9304      	str	r3, [sp, #16]
 8014b18:	2330      	movs	r3, #48	; 0x30
 8014b1a:	2278      	movs	r2, #120	; 0x78
 8014b1c:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8014b20:	4b14      	ldr	r3, [pc, #80]	; (8014b74 <_svfprintf_r+0x824>)
 8014b22:	683e      	ldr	r6, [r7, #0]
 8014b24:	9311      	str	r3, [sp, #68]	; 0x44
 8014b26:	2700      	movs	r7, #0
 8014b28:	f045 0502 	orr.w	r5, r5, #2
 8014b2c:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8014b30:	2302      	movs	r3, #2
 8014b32:	9202      	str	r2, [sp, #8]
 8014b34:	e7c6      	b.n	8014ac4 <_svfprintf_r+0x774>
 8014b36:	1d3b      	adds	r3, r7, #4
 8014b38:	2600      	movs	r6, #0
 8014b3a:	f1b9 3fff 	cmp.w	r9, #4294967295
 8014b3e:	9304      	str	r3, [sp, #16]
 8014b40:	f8d7 8000 	ldr.w	r8, [r7]
 8014b44:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8014b48:	d00a      	beq.n	8014b60 <_svfprintf_r+0x810>
 8014b4a:	464a      	mov	r2, r9
 8014b4c:	4631      	mov	r1, r6
 8014b4e:	4640      	mov	r0, r8
 8014b50:	f7eb fb7e 	bl	8000250 <memchr>
 8014b54:	2800      	cmp	r0, #0
 8014b56:	f000 808d 	beq.w	8014c74 <_svfprintf_r+0x924>
 8014b5a:	eba0 0908 	sub.w	r9, r0, r8
 8014b5e:	e5cb      	b.n	80146f8 <_svfprintf_r+0x3a8>
 8014b60:	4640      	mov	r0, r8
 8014b62:	f7eb fb6d 	bl	8000240 <strlen>
 8014b66:	4681      	mov	r9, r0
 8014b68:	e5c6      	b.n	80146f8 <_svfprintf_r+0x3a8>
 8014b6a:	bf00      	nop
 8014b6c:	0801958c 	.word	0x0801958c
 8014b70:	0801959c 	.word	0x0801959c
 8014b74:	08019579 	.word	0x08019579
 8014b78:	f045 0510 	orr.w	r5, r5, #16
 8014b7c:	06a9      	lsls	r1, r5, #26
 8014b7e:	d509      	bpl.n	8014b94 <_svfprintf_r+0x844>
 8014b80:	3707      	adds	r7, #7
 8014b82:	f027 0707 	bic.w	r7, r7, #7
 8014b86:	f107 0308 	add.w	r3, r7, #8
 8014b8a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8014b8e:	9304      	str	r3, [sp, #16]
 8014b90:	2301      	movs	r3, #1
 8014b92:	e797      	b.n	8014ac4 <_svfprintf_r+0x774>
 8014b94:	1d3b      	adds	r3, r7, #4
 8014b96:	f015 0f10 	tst.w	r5, #16
 8014b9a:	9304      	str	r3, [sp, #16]
 8014b9c:	d001      	beq.n	8014ba2 <_svfprintf_r+0x852>
 8014b9e:	683e      	ldr	r6, [r7, #0]
 8014ba0:	e002      	b.n	8014ba8 <_svfprintf_r+0x858>
 8014ba2:	066a      	lsls	r2, r5, #25
 8014ba4:	d5fb      	bpl.n	8014b9e <_svfprintf_r+0x84e>
 8014ba6:	883e      	ldrh	r6, [r7, #0]
 8014ba8:	2700      	movs	r7, #0
 8014baa:	e7f1      	b.n	8014b90 <_svfprintf_r+0x840>
 8014bac:	b10b      	cbz	r3, 8014bb2 <_svfprintf_r+0x862>
 8014bae:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8014bb2:	4ba3      	ldr	r3, [pc, #652]	; (8014e40 <_svfprintf_r+0xaf0>)
 8014bb4:	e4c2      	b.n	801453c <_svfprintf_r+0x1ec>
 8014bb6:	1d3b      	adds	r3, r7, #4
 8014bb8:	f015 0f10 	tst.w	r5, #16
 8014bbc:	9304      	str	r3, [sp, #16]
 8014bbe:	d001      	beq.n	8014bc4 <_svfprintf_r+0x874>
 8014bc0:	683e      	ldr	r6, [r7, #0]
 8014bc2:	e002      	b.n	8014bca <_svfprintf_r+0x87a>
 8014bc4:	066e      	lsls	r6, r5, #25
 8014bc6:	d5fb      	bpl.n	8014bc0 <_svfprintf_r+0x870>
 8014bc8:	883e      	ldrh	r6, [r7, #0]
 8014bca:	2700      	movs	r7, #0
 8014bcc:	e4c2      	b.n	8014554 <_svfprintf_r+0x204>
 8014bce:	4643      	mov	r3, r8
 8014bd0:	e366      	b.n	80152a0 <_svfprintf_r+0xf50>
 8014bd2:	2f00      	cmp	r7, #0
 8014bd4:	bf08      	it	eq
 8014bd6:	2e0a      	cmpeq	r6, #10
 8014bd8:	d205      	bcs.n	8014be6 <_svfprintf_r+0x896>
 8014bda:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8014bde:	3630      	adds	r6, #48	; 0x30
 8014be0:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8014be4:	e377      	b.n	80152d6 <_svfprintf_r+0xf86>
 8014be6:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8014bea:	4630      	mov	r0, r6
 8014bec:	4639      	mov	r1, r7
 8014bee:	220a      	movs	r2, #10
 8014bf0:	2300      	movs	r3, #0
 8014bf2:	f7ec f80d 	bl	8000c10 <__aeabi_uldivmod>
 8014bf6:	3230      	adds	r2, #48	; 0x30
 8014bf8:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8014bfc:	2300      	movs	r3, #0
 8014bfe:	4630      	mov	r0, r6
 8014c00:	4639      	mov	r1, r7
 8014c02:	220a      	movs	r2, #10
 8014c04:	f7ec f804 	bl	8000c10 <__aeabi_uldivmod>
 8014c08:	4606      	mov	r6, r0
 8014c0a:	460f      	mov	r7, r1
 8014c0c:	ea56 0307 	orrs.w	r3, r6, r7
 8014c10:	d1eb      	bne.n	8014bea <_svfprintf_r+0x89a>
 8014c12:	e360      	b.n	80152d6 <_svfprintf_r+0xf86>
 8014c14:	2600      	movs	r6, #0
 8014c16:	2700      	movs	r7, #0
 8014c18:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8014c1c:	f006 030f 	and.w	r3, r6, #15
 8014c20:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8014c22:	5cd3      	ldrb	r3, [r2, r3]
 8014c24:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8014c28:	0933      	lsrs	r3, r6, #4
 8014c2a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8014c2e:	093a      	lsrs	r2, r7, #4
 8014c30:	461e      	mov	r6, r3
 8014c32:	4617      	mov	r7, r2
 8014c34:	ea56 0307 	orrs.w	r3, r6, r7
 8014c38:	d1f0      	bne.n	8014c1c <_svfprintf_r+0x8cc>
 8014c3a:	e34c      	b.n	80152d6 <_svfprintf_r+0xf86>
 8014c3c:	b93b      	cbnz	r3, 8014c4e <_svfprintf_r+0x8fe>
 8014c3e:	07ea      	lsls	r2, r5, #31
 8014c40:	d505      	bpl.n	8014c4e <_svfprintf_r+0x8fe>
 8014c42:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8014c46:	2330      	movs	r3, #48	; 0x30
 8014c48:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8014c4c:	e343      	b.n	80152d6 <_svfprintf_r+0xf86>
 8014c4e:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8014c52:	e340      	b.n	80152d6 <_svfprintf_r+0xf86>
 8014c54:	b10b      	cbz	r3, 8014c5a <_svfprintf_r+0x90a>
 8014c56:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8014c5a:	9b02      	ldr	r3, [sp, #8]
 8014c5c:	2b00      	cmp	r3, #0
 8014c5e:	f000 82f7 	beq.w	8015250 <_svfprintf_r+0xf00>
 8014c62:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8014c66:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8014c6a:	2600      	movs	r6, #0
 8014c6c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8014c70:	9704      	str	r7, [sp, #16]
 8014c72:	e4e8      	b.n	8014646 <_svfprintf_r+0x2f6>
 8014c74:	4606      	mov	r6, r0
 8014c76:	e53f      	b.n	80146f8 <_svfprintf_r+0x3a8>
 8014c78:	2310      	movs	r3, #16
 8014c7a:	6063      	str	r3, [r4, #4]
 8014c7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014c7e:	3310      	adds	r3, #16
 8014c80:	9321      	str	r3, [sp, #132]	; 0x84
 8014c82:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014c84:	3301      	adds	r3, #1
 8014c86:	2b07      	cmp	r3, #7
 8014c88:	9320      	str	r3, [sp, #128]	; 0x80
 8014c8a:	dc04      	bgt.n	8014c96 <_svfprintf_r+0x946>
 8014c8c:	3408      	adds	r4, #8
 8014c8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014c90:	3b10      	subs	r3, #16
 8014c92:	930c      	str	r3, [sp, #48]	; 0x30
 8014c94:	e615      	b.n	80148c2 <_svfprintf_r+0x572>
 8014c96:	aa1f      	add	r2, sp, #124	; 0x7c
 8014c98:	4651      	mov	r1, sl
 8014c9a:	4658      	mov	r0, fp
 8014c9c:	f001 fd8a 	bl	80167b4 <__ssprint_r>
 8014ca0:	2800      	cmp	r0, #0
 8014ca2:	f040 82b6 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014ca6:	ac2c      	add	r4, sp, #176	; 0xb0
 8014ca8:	e7f1      	b.n	8014c8e <_svfprintf_r+0x93e>
 8014caa:	aa1f      	add	r2, sp, #124	; 0x7c
 8014cac:	4651      	mov	r1, sl
 8014cae:	4658      	mov	r0, fp
 8014cb0:	f001 fd80 	bl	80167b4 <__ssprint_r>
 8014cb4:	2800      	cmp	r0, #0
 8014cb6:	f040 82ac 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014cba:	ac2c      	add	r4, sp, #176	; 0xb0
 8014cbc:	e614      	b.n	80148e8 <_svfprintf_r+0x598>
 8014cbe:	aa1f      	add	r2, sp, #124	; 0x7c
 8014cc0:	4651      	mov	r1, sl
 8014cc2:	4658      	mov	r0, fp
 8014cc4:	f001 fd76 	bl	80167b4 <__ssprint_r>
 8014cc8:	2800      	cmp	r0, #0
 8014cca:	f040 82a2 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014cce:	ac2c      	add	r4, sp, #176	; 0xb0
 8014cd0:	e61c      	b.n	801490c <_svfprintf_r+0x5bc>
 8014cd2:	aa1f      	add	r2, sp, #124	; 0x7c
 8014cd4:	4651      	mov	r1, sl
 8014cd6:	4658      	mov	r0, fp
 8014cd8:	f001 fd6c 	bl	80167b4 <__ssprint_r>
 8014cdc:	2800      	cmp	r0, #0
 8014cde:	f040 8298 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014ce2:	ac2c      	add	r4, sp, #176	; 0xb0
 8014ce4:	e622      	b.n	801492c <_svfprintf_r+0x5dc>
 8014ce6:	2210      	movs	r2, #16
 8014ce8:	6062      	str	r2, [r4, #4]
 8014cea:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014cec:	3210      	adds	r2, #16
 8014cee:	9221      	str	r2, [sp, #132]	; 0x84
 8014cf0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014cf2:	3201      	adds	r2, #1
 8014cf4:	2a07      	cmp	r2, #7
 8014cf6:	9220      	str	r2, [sp, #128]	; 0x80
 8014cf8:	dc02      	bgt.n	8014d00 <_svfprintf_r+0x9b0>
 8014cfa:	3408      	adds	r4, #8
 8014cfc:	3b10      	subs	r3, #16
 8014cfe:	e61d      	b.n	801493c <_svfprintf_r+0x5ec>
 8014d00:	aa1f      	add	r2, sp, #124	; 0x7c
 8014d02:	4651      	mov	r1, sl
 8014d04:	4658      	mov	r0, fp
 8014d06:	930c      	str	r3, [sp, #48]	; 0x30
 8014d08:	f001 fd54 	bl	80167b4 <__ssprint_r>
 8014d0c:	2800      	cmp	r0, #0
 8014d0e:	f040 8280 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014d12:	ac2c      	add	r4, sp, #176	; 0xb0
 8014d14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014d16:	e7f1      	b.n	8014cfc <_svfprintf_r+0x9ac>
 8014d18:	aa1f      	add	r2, sp, #124	; 0x7c
 8014d1a:	4651      	mov	r1, sl
 8014d1c:	4658      	mov	r0, fp
 8014d1e:	f001 fd49 	bl	80167b4 <__ssprint_r>
 8014d22:	2800      	cmp	r0, #0
 8014d24:	f040 8275 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014d28:	ac2c      	add	r4, sp, #176	; 0xb0
 8014d2a:	e617      	b.n	801495c <_svfprintf_r+0x60c>
 8014d2c:	2310      	movs	r3, #16
 8014d2e:	6063      	str	r3, [r4, #4]
 8014d30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014d32:	3310      	adds	r3, #16
 8014d34:	9321      	str	r3, [sp, #132]	; 0x84
 8014d36:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014d38:	3301      	adds	r3, #1
 8014d3a:	2b07      	cmp	r3, #7
 8014d3c:	9320      	str	r3, [sp, #128]	; 0x80
 8014d3e:	dc02      	bgt.n	8014d46 <_svfprintf_r+0x9f6>
 8014d40:	3408      	adds	r4, #8
 8014d42:	3e10      	subs	r6, #16
 8014d44:	e60e      	b.n	8014964 <_svfprintf_r+0x614>
 8014d46:	aa1f      	add	r2, sp, #124	; 0x7c
 8014d48:	4651      	mov	r1, sl
 8014d4a:	4658      	mov	r0, fp
 8014d4c:	f001 fd32 	bl	80167b4 <__ssprint_r>
 8014d50:	2800      	cmp	r0, #0
 8014d52:	f040 825e 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014d56:	ac2c      	add	r4, sp, #176	; 0xb0
 8014d58:	e7f3      	b.n	8014d42 <_svfprintf_r+0x9f2>
 8014d5a:	aa1f      	add	r2, sp, #124	; 0x7c
 8014d5c:	4651      	mov	r1, sl
 8014d5e:	4658      	mov	r0, fp
 8014d60:	f001 fd28 	bl	80167b4 <__ssprint_r>
 8014d64:	2800      	cmp	r0, #0
 8014d66:	f040 8254 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014d6a:	ac2c      	add	r4, sp, #176	; 0xb0
 8014d6c:	e60a      	b.n	8014984 <_svfprintf_r+0x634>
 8014d6e:	9b02      	ldr	r3, [sp, #8]
 8014d70:	2b65      	cmp	r3, #101	; 0x65
 8014d72:	f340 81a9 	ble.w	80150c8 <_svfprintf_r+0xd78>
 8014d76:	2200      	movs	r2, #0
 8014d78:	2300      	movs	r3, #0
 8014d7a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014d7e:	f7eb fed7 	bl	8000b30 <__aeabi_dcmpeq>
 8014d82:	2800      	cmp	r0, #0
 8014d84:	d062      	beq.n	8014e4c <_svfprintf_r+0xafc>
 8014d86:	4b2f      	ldr	r3, [pc, #188]	; (8014e44 <_svfprintf_r+0xaf4>)
 8014d88:	6023      	str	r3, [r4, #0]
 8014d8a:	2301      	movs	r3, #1
 8014d8c:	6063      	str	r3, [r4, #4]
 8014d8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014d90:	3301      	adds	r3, #1
 8014d92:	9321      	str	r3, [sp, #132]	; 0x84
 8014d94:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014d96:	3301      	adds	r3, #1
 8014d98:	2b07      	cmp	r3, #7
 8014d9a:	9320      	str	r3, [sp, #128]	; 0x80
 8014d9c:	dc25      	bgt.n	8014dea <_svfprintf_r+0xa9a>
 8014d9e:	3408      	adds	r4, #8
 8014da0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014da2:	9a03      	ldr	r2, [sp, #12]
 8014da4:	4293      	cmp	r3, r2
 8014da6:	db02      	blt.n	8014dae <_svfprintf_r+0xa5e>
 8014da8:	07ee      	lsls	r6, r5, #31
 8014daa:	f57f ae02 	bpl.w	80149b2 <_svfprintf_r+0x662>
 8014dae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014db0:	6023      	str	r3, [r4, #0]
 8014db2:	9b08      	ldr	r3, [sp, #32]
 8014db4:	6063      	str	r3, [r4, #4]
 8014db6:	9a08      	ldr	r2, [sp, #32]
 8014db8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014dba:	4413      	add	r3, r2
 8014dbc:	9321      	str	r3, [sp, #132]	; 0x84
 8014dbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014dc0:	3301      	adds	r3, #1
 8014dc2:	2b07      	cmp	r3, #7
 8014dc4:	9320      	str	r3, [sp, #128]	; 0x80
 8014dc6:	dc1a      	bgt.n	8014dfe <_svfprintf_r+0xaae>
 8014dc8:	3408      	adds	r4, #8
 8014dca:	9b03      	ldr	r3, [sp, #12]
 8014dcc:	1e5e      	subs	r6, r3, #1
 8014dce:	2e00      	cmp	r6, #0
 8014dd0:	f77f adef 	ble.w	80149b2 <_svfprintf_r+0x662>
 8014dd4:	4f1c      	ldr	r7, [pc, #112]	; (8014e48 <_svfprintf_r+0xaf8>)
 8014dd6:	f04f 0810 	mov.w	r8, #16
 8014dda:	2e10      	cmp	r6, #16
 8014ddc:	6027      	str	r7, [r4, #0]
 8014dde:	dc18      	bgt.n	8014e12 <_svfprintf_r+0xac2>
 8014de0:	6066      	str	r6, [r4, #4]
 8014de2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014de4:	441e      	add	r6, r3
 8014de6:	9621      	str	r6, [sp, #132]	; 0x84
 8014de8:	e5d4      	b.n	8014994 <_svfprintf_r+0x644>
 8014dea:	aa1f      	add	r2, sp, #124	; 0x7c
 8014dec:	4651      	mov	r1, sl
 8014dee:	4658      	mov	r0, fp
 8014df0:	f001 fce0 	bl	80167b4 <__ssprint_r>
 8014df4:	2800      	cmp	r0, #0
 8014df6:	f040 820c 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014dfa:	ac2c      	add	r4, sp, #176	; 0xb0
 8014dfc:	e7d0      	b.n	8014da0 <_svfprintf_r+0xa50>
 8014dfe:	aa1f      	add	r2, sp, #124	; 0x7c
 8014e00:	4651      	mov	r1, sl
 8014e02:	4658      	mov	r0, fp
 8014e04:	f001 fcd6 	bl	80167b4 <__ssprint_r>
 8014e08:	2800      	cmp	r0, #0
 8014e0a:	f040 8202 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014e0e:	ac2c      	add	r4, sp, #176	; 0xb0
 8014e10:	e7db      	b.n	8014dca <_svfprintf_r+0xa7a>
 8014e12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014e14:	f8c4 8004 	str.w	r8, [r4, #4]
 8014e18:	3310      	adds	r3, #16
 8014e1a:	9321      	str	r3, [sp, #132]	; 0x84
 8014e1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014e1e:	3301      	adds	r3, #1
 8014e20:	2b07      	cmp	r3, #7
 8014e22:	9320      	str	r3, [sp, #128]	; 0x80
 8014e24:	dc02      	bgt.n	8014e2c <_svfprintf_r+0xadc>
 8014e26:	3408      	adds	r4, #8
 8014e28:	3e10      	subs	r6, #16
 8014e2a:	e7d6      	b.n	8014dda <_svfprintf_r+0xa8a>
 8014e2c:	aa1f      	add	r2, sp, #124	; 0x7c
 8014e2e:	4651      	mov	r1, sl
 8014e30:	4658      	mov	r0, fp
 8014e32:	f001 fcbf 	bl	80167b4 <__ssprint_r>
 8014e36:	2800      	cmp	r0, #0
 8014e38:	f040 81eb 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014e3c:	ac2c      	add	r4, sp, #176	; 0xb0
 8014e3e:	e7f3      	b.n	8014e28 <_svfprintf_r+0xad8>
 8014e40:	08019579 	.word	0x08019579
 8014e44:	0801958a 	.word	0x0801958a
 8014e48:	0801959c 	.word	0x0801959c
 8014e4c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	dc7a      	bgt.n	8014f48 <_svfprintf_r+0xbf8>
 8014e52:	4b9b      	ldr	r3, [pc, #620]	; (80150c0 <_svfprintf_r+0xd70>)
 8014e54:	6023      	str	r3, [r4, #0]
 8014e56:	2301      	movs	r3, #1
 8014e58:	6063      	str	r3, [r4, #4]
 8014e5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014e5c:	3301      	adds	r3, #1
 8014e5e:	9321      	str	r3, [sp, #132]	; 0x84
 8014e60:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014e62:	3301      	adds	r3, #1
 8014e64:	2b07      	cmp	r3, #7
 8014e66:	9320      	str	r3, [sp, #128]	; 0x80
 8014e68:	dc44      	bgt.n	8014ef4 <_svfprintf_r+0xba4>
 8014e6a:	3408      	adds	r4, #8
 8014e6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014e6e:	b923      	cbnz	r3, 8014e7a <_svfprintf_r+0xb2a>
 8014e70:	9b03      	ldr	r3, [sp, #12]
 8014e72:	b913      	cbnz	r3, 8014e7a <_svfprintf_r+0xb2a>
 8014e74:	07e8      	lsls	r0, r5, #31
 8014e76:	f57f ad9c 	bpl.w	80149b2 <_svfprintf_r+0x662>
 8014e7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014e7c:	6023      	str	r3, [r4, #0]
 8014e7e:	9b08      	ldr	r3, [sp, #32]
 8014e80:	6063      	str	r3, [r4, #4]
 8014e82:	9a08      	ldr	r2, [sp, #32]
 8014e84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014e86:	4413      	add	r3, r2
 8014e88:	9321      	str	r3, [sp, #132]	; 0x84
 8014e8a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014e8c:	3301      	adds	r3, #1
 8014e8e:	2b07      	cmp	r3, #7
 8014e90:	9320      	str	r3, [sp, #128]	; 0x80
 8014e92:	dc39      	bgt.n	8014f08 <_svfprintf_r+0xbb8>
 8014e94:	f104 0308 	add.w	r3, r4, #8
 8014e98:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8014e9a:	2e00      	cmp	r6, #0
 8014e9c:	da19      	bge.n	8014ed2 <_svfprintf_r+0xb82>
 8014e9e:	4f89      	ldr	r7, [pc, #548]	; (80150c4 <_svfprintf_r+0xd74>)
 8014ea0:	4276      	negs	r6, r6
 8014ea2:	2410      	movs	r4, #16
 8014ea4:	2e10      	cmp	r6, #16
 8014ea6:	601f      	str	r7, [r3, #0]
 8014ea8:	dc38      	bgt.n	8014f1c <_svfprintf_r+0xbcc>
 8014eaa:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014eac:	605e      	str	r6, [r3, #4]
 8014eae:	4416      	add	r6, r2
 8014eb0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014eb2:	9621      	str	r6, [sp, #132]	; 0x84
 8014eb4:	3201      	adds	r2, #1
 8014eb6:	2a07      	cmp	r2, #7
 8014eb8:	f103 0308 	add.w	r3, r3, #8
 8014ebc:	9220      	str	r2, [sp, #128]	; 0x80
 8014ebe:	dd08      	ble.n	8014ed2 <_svfprintf_r+0xb82>
 8014ec0:	aa1f      	add	r2, sp, #124	; 0x7c
 8014ec2:	4651      	mov	r1, sl
 8014ec4:	4658      	mov	r0, fp
 8014ec6:	f001 fc75 	bl	80167b4 <__ssprint_r>
 8014eca:	2800      	cmp	r0, #0
 8014ecc:	f040 81a1 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014ed0:	ab2c      	add	r3, sp, #176	; 0xb0
 8014ed2:	9a03      	ldr	r2, [sp, #12]
 8014ed4:	605a      	str	r2, [r3, #4]
 8014ed6:	9903      	ldr	r1, [sp, #12]
 8014ed8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014eda:	f8c3 8000 	str.w	r8, [r3]
 8014ede:	440a      	add	r2, r1
 8014ee0:	9221      	str	r2, [sp, #132]	; 0x84
 8014ee2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014ee4:	3201      	adds	r2, #1
 8014ee6:	2a07      	cmp	r2, #7
 8014ee8:	9220      	str	r2, [sp, #128]	; 0x80
 8014eea:	f73f ad59 	bgt.w	80149a0 <_svfprintf_r+0x650>
 8014eee:	f103 0408 	add.w	r4, r3, #8
 8014ef2:	e55e      	b.n	80149b2 <_svfprintf_r+0x662>
 8014ef4:	aa1f      	add	r2, sp, #124	; 0x7c
 8014ef6:	4651      	mov	r1, sl
 8014ef8:	4658      	mov	r0, fp
 8014efa:	f001 fc5b 	bl	80167b4 <__ssprint_r>
 8014efe:	2800      	cmp	r0, #0
 8014f00:	f040 8187 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014f04:	ac2c      	add	r4, sp, #176	; 0xb0
 8014f06:	e7b1      	b.n	8014e6c <_svfprintf_r+0xb1c>
 8014f08:	aa1f      	add	r2, sp, #124	; 0x7c
 8014f0a:	4651      	mov	r1, sl
 8014f0c:	4658      	mov	r0, fp
 8014f0e:	f001 fc51 	bl	80167b4 <__ssprint_r>
 8014f12:	2800      	cmp	r0, #0
 8014f14:	f040 817d 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014f18:	ab2c      	add	r3, sp, #176	; 0xb0
 8014f1a:	e7bd      	b.n	8014e98 <_svfprintf_r+0xb48>
 8014f1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8014f1e:	605c      	str	r4, [r3, #4]
 8014f20:	3210      	adds	r2, #16
 8014f22:	9221      	str	r2, [sp, #132]	; 0x84
 8014f24:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014f26:	3201      	adds	r2, #1
 8014f28:	2a07      	cmp	r2, #7
 8014f2a:	9220      	str	r2, [sp, #128]	; 0x80
 8014f2c:	dc02      	bgt.n	8014f34 <_svfprintf_r+0xbe4>
 8014f2e:	3308      	adds	r3, #8
 8014f30:	3e10      	subs	r6, #16
 8014f32:	e7b7      	b.n	8014ea4 <_svfprintf_r+0xb54>
 8014f34:	aa1f      	add	r2, sp, #124	; 0x7c
 8014f36:	4651      	mov	r1, sl
 8014f38:	4658      	mov	r0, fp
 8014f3a:	f001 fc3b 	bl	80167b4 <__ssprint_r>
 8014f3e:	2800      	cmp	r0, #0
 8014f40:	f040 8167 	bne.w	8015212 <_svfprintf_r+0xec2>
 8014f44:	ab2c      	add	r3, sp, #176	; 0xb0
 8014f46:	e7f3      	b.n	8014f30 <_svfprintf_r+0xbe0>
 8014f48:	9b03      	ldr	r3, [sp, #12]
 8014f4a:	42bb      	cmp	r3, r7
 8014f4c:	bfa8      	it	ge
 8014f4e:	463b      	movge	r3, r7
 8014f50:	2b00      	cmp	r3, #0
 8014f52:	461e      	mov	r6, r3
 8014f54:	dd0b      	ble.n	8014f6e <_svfprintf_r+0xc1e>
 8014f56:	6063      	str	r3, [r4, #4]
 8014f58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014f5a:	f8c4 8000 	str.w	r8, [r4]
 8014f5e:	4433      	add	r3, r6
 8014f60:	9321      	str	r3, [sp, #132]	; 0x84
 8014f62:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014f64:	3301      	adds	r3, #1
 8014f66:	2b07      	cmp	r3, #7
 8014f68:	9320      	str	r3, [sp, #128]	; 0x80
 8014f6a:	dc5f      	bgt.n	801502c <_svfprintf_r+0xcdc>
 8014f6c:	3408      	adds	r4, #8
 8014f6e:	2e00      	cmp	r6, #0
 8014f70:	bfac      	ite	ge
 8014f72:	1bbe      	subge	r6, r7, r6
 8014f74:	463e      	movlt	r6, r7
 8014f76:	2e00      	cmp	r6, #0
 8014f78:	dd0f      	ble.n	8014f9a <_svfprintf_r+0xc4a>
 8014f7a:	f8df 9148 	ldr.w	r9, [pc, #328]	; 80150c4 <_svfprintf_r+0xd74>
 8014f7e:	f8c4 9000 	str.w	r9, [r4]
 8014f82:	2e10      	cmp	r6, #16
 8014f84:	dc5c      	bgt.n	8015040 <_svfprintf_r+0xcf0>
 8014f86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014f88:	6066      	str	r6, [r4, #4]
 8014f8a:	441e      	add	r6, r3
 8014f8c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014f8e:	9621      	str	r6, [sp, #132]	; 0x84
 8014f90:	3301      	adds	r3, #1
 8014f92:	2b07      	cmp	r3, #7
 8014f94:	9320      	str	r3, [sp, #128]	; 0x80
 8014f96:	dc6a      	bgt.n	801506e <_svfprintf_r+0xd1e>
 8014f98:	3408      	adds	r4, #8
 8014f9a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014f9c:	9a03      	ldr	r2, [sp, #12]
 8014f9e:	4293      	cmp	r3, r2
 8014fa0:	db01      	blt.n	8014fa6 <_svfprintf_r+0xc56>
 8014fa2:	07e9      	lsls	r1, r5, #31
 8014fa4:	d50d      	bpl.n	8014fc2 <_svfprintf_r+0xc72>
 8014fa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014fa8:	6023      	str	r3, [r4, #0]
 8014faa:	9b08      	ldr	r3, [sp, #32]
 8014fac:	6063      	str	r3, [r4, #4]
 8014fae:	9a08      	ldr	r2, [sp, #32]
 8014fb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014fb2:	4413      	add	r3, r2
 8014fb4:	9321      	str	r3, [sp, #132]	; 0x84
 8014fb6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014fb8:	3301      	adds	r3, #1
 8014fba:	2b07      	cmp	r3, #7
 8014fbc:	9320      	str	r3, [sp, #128]	; 0x80
 8014fbe:	dc60      	bgt.n	8015082 <_svfprintf_r+0xd32>
 8014fc0:	3408      	adds	r4, #8
 8014fc2:	9b03      	ldr	r3, [sp, #12]
 8014fc4:	9a03      	ldr	r2, [sp, #12]
 8014fc6:	1bde      	subs	r6, r3, r7
 8014fc8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014fca:	1ad3      	subs	r3, r2, r3
 8014fcc:	429e      	cmp	r6, r3
 8014fce:	bfa8      	it	ge
 8014fd0:	461e      	movge	r6, r3
 8014fd2:	2e00      	cmp	r6, #0
 8014fd4:	dd0b      	ble.n	8014fee <_svfprintf_r+0xc9e>
 8014fd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014fd8:	6066      	str	r6, [r4, #4]
 8014fda:	4433      	add	r3, r6
 8014fdc:	9321      	str	r3, [sp, #132]	; 0x84
 8014fde:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8014fe0:	3301      	adds	r3, #1
 8014fe2:	4447      	add	r7, r8
 8014fe4:	2b07      	cmp	r3, #7
 8014fe6:	6027      	str	r7, [r4, #0]
 8014fe8:	9320      	str	r3, [sp, #128]	; 0x80
 8014fea:	dc54      	bgt.n	8015096 <_svfprintf_r+0xd46>
 8014fec:	3408      	adds	r4, #8
 8014fee:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8014ff0:	9a03      	ldr	r2, [sp, #12]
 8014ff2:	2e00      	cmp	r6, #0
 8014ff4:	eba2 0303 	sub.w	r3, r2, r3
 8014ff8:	bfac      	ite	ge
 8014ffa:	1b9e      	subge	r6, r3, r6
 8014ffc:	461e      	movlt	r6, r3
 8014ffe:	2e00      	cmp	r6, #0
 8015000:	f77f acd7 	ble.w	80149b2 <_svfprintf_r+0x662>
 8015004:	4f2f      	ldr	r7, [pc, #188]	; (80150c4 <_svfprintf_r+0xd74>)
 8015006:	f04f 0810 	mov.w	r8, #16
 801500a:	2e10      	cmp	r6, #16
 801500c:	6027      	str	r7, [r4, #0]
 801500e:	f77f aee7 	ble.w	8014de0 <_svfprintf_r+0xa90>
 8015012:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015014:	f8c4 8004 	str.w	r8, [r4, #4]
 8015018:	3310      	adds	r3, #16
 801501a:	9321      	str	r3, [sp, #132]	; 0x84
 801501c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801501e:	3301      	adds	r3, #1
 8015020:	2b07      	cmp	r3, #7
 8015022:	9320      	str	r3, [sp, #128]	; 0x80
 8015024:	dc41      	bgt.n	80150aa <_svfprintf_r+0xd5a>
 8015026:	3408      	adds	r4, #8
 8015028:	3e10      	subs	r6, #16
 801502a:	e7ee      	b.n	801500a <_svfprintf_r+0xcba>
 801502c:	aa1f      	add	r2, sp, #124	; 0x7c
 801502e:	4651      	mov	r1, sl
 8015030:	4658      	mov	r0, fp
 8015032:	f001 fbbf 	bl	80167b4 <__ssprint_r>
 8015036:	2800      	cmp	r0, #0
 8015038:	f040 80eb 	bne.w	8015212 <_svfprintf_r+0xec2>
 801503c:	ac2c      	add	r4, sp, #176	; 0xb0
 801503e:	e796      	b.n	8014f6e <_svfprintf_r+0xc1e>
 8015040:	2310      	movs	r3, #16
 8015042:	6063      	str	r3, [r4, #4]
 8015044:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015046:	3310      	adds	r3, #16
 8015048:	9321      	str	r3, [sp, #132]	; 0x84
 801504a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801504c:	3301      	adds	r3, #1
 801504e:	2b07      	cmp	r3, #7
 8015050:	9320      	str	r3, [sp, #128]	; 0x80
 8015052:	dc02      	bgt.n	801505a <_svfprintf_r+0xd0a>
 8015054:	3408      	adds	r4, #8
 8015056:	3e10      	subs	r6, #16
 8015058:	e791      	b.n	8014f7e <_svfprintf_r+0xc2e>
 801505a:	aa1f      	add	r2, sp, #124	; 0x7c
 801505c:	4651      	mov	r1, sl
 801505e:	4658      	mov	r0, fp
 8015060:	f001 fba8 	bl	80167b4 <__ssprint_r>
 8015064:	2800      	cmp	r0, #0
 8015066:	f040 80d4 	bne.w	8015212 <_svfprintf_r+0xec2>
 801506a:	ac2c      	add	r4, sp, #176	; 0xb0
 801506c:	e7f3      	b.n	8015056 <_svfprintf_r+0xd06>
 801506e:	aa1f      	add	r2, sp, #124	; 0x7c
 8015070:	4651      	mov	r1, sl
 8015072:	4658      	mov	r0, fp
 8015074:	f001 fb9e 	bl	80167b4 <__ssprint_r>
 8015078:	2800      	cmp	r0, #0
 801507a:	f040 80ca 	bne.w	8015212 <_svfprintf_r+0xec2>
 801507e:	ac2c      	add	r4, sp, #176	; 0xb0
 8015080:	e78b      	b.n	8014f9a <_svfprintf_r+0xc4a>
 8015082:	aa1f      	add	r2, sp, #124	; 0x7c
 8015084:	4651      	mov	r1, sl
 8015086:	4658      	mov	r0, fp
 8015088:	f001 fb94 	bl	80167b4 <__ssprint_r>
 801508c:	2800      	cmp	r0, #0
 801508e:	f040 80c0 	bne.w	8015212 <_svfprintf_r+0xec2>
 8015092:	ac2c      	add	r4, sp, #176	; 0xb0
 8015094:	e795      	b.n	8014fc2 <_svfprintf_r+0xc72>
 8015096:	aa1f      	add	r2, sp, #124	; 0x7c
 8015098:	4651      	mov	r1, sl
 801509a:	4658      	mov	r0, fp
 801509c:	f001 fb8a 	bl	80167b4 <__ssprint_r>
 80150a0:	2800      	cmp	r0, #0
 80150a2:	f040 80b6 	bne.w	8015212 <_svfprintf_r+0xec2>
 80150a6:	ac2c      	add	r4, sp, #176	; 0xb0
 80150a8:	e7a1      	b.n	8014fee <_svfprintf_r+0xc9e>
 80150aa:	aa1f      	add	r2, sp, #124	; 0x7c
 80150ac:	4651      	mov	r1, sl
 80150ae:	4658      	mov	r0, fp
 80150b0:	f001 fb80 	bl	80167b4 <__ssprint_r>
 80150b4:	2800      	cmp	r0, #0
 80150b6:	f040 80ac 	bne.w	8015212 <_svfprintf_r+0xec2>
 80150ba:	ac2c      	add	r4, sp, #176	; 0xb0
 80150bc:	e7b4      	b.n	8015028 <_svfprintf_r+0xcd8>
 80150be:	bf00      	nop
 80150c0:	0801958a 	.word	0x0801958a
 80150c4:	0801959c 	.word	0x0801959c
 80150c8:	9b03      	ldr	r3, [sp, #12]
 80150ca:	2b01      	cmp	r3, #1
 80150cc:	dc01      	bgt.n	80150d2 <_svfprintf_r+0xd82>
 80150ce:	07ea      	lsls	r2, r5, #31
 80150d0:	d576      	bpl.n	80151c0 <_svfprintf_r+0xe70>
 80150d2:	2301      	movs	r3, #1
 80150d4:	6063      	str	r3, [r4, #4]
 80150d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80150d8:	f8c4 8000 	str.w	r8, [r4]
 80150dc:	3301      	adds	r3, #1
 80150de:	9321      	str	r3, [sp, #132]	; 0x84
 80150e0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80150e2:	3301      	adds	r3, #1
 80150e4:	2b07      	cmp	r3, #7
 80150e6:	9320      	str	r3, [sp, #128]	; 0x80
 80150e8:	dc36      	bgt.n	8015158 <_svfprintf_r+0xe08>
 80150ea:	3408      	adds	r4, #8
 80150ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80150ee:	6023      	str	r3, [r4, #0]
 80150f0:	9b08      	ldr	r3, [sp, #32]
 80150f2:	6063      	str	r3, [r4, #4]
 80150f4:	9a08      	ldr	r2, [sp, #32]
 80150f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80150f8:	4413      	add	r3, r2
 80150fa:	9321      	str	r3, [sp, #132]	; 0x84
 80150fc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80150fe:	3301      	adds	r3, #1
 8015100:	2b07      	cmp	r3, #7
 8015102:	9320      	str	r3, [sp, #128]	; 0x80
 8015104:	dc31      	bgt.n	801516a <_svfprintf_r+0xe1a>
 8015106:	3408      	adds	r4, #8
 8015108:	2300      	movs	r3, #0
 801510a:	2200      	movs	r2, #0
 801510c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015110:	f7eb fd0e 	bl	8000b30 <__aeabi_dcmpeq>
 8015114:	9b03      	ldr	r3, [sp, #12]
 8015116:	1e5e      	subs	r6, r3, #1
 8015118:	2800      	cmp	r0, #0
 801511a:	d12f      	bne.n	801517c <_svfprintf_r+0xe2c>
 801511c:	f108 0301 	add.w	r3, r8, #1
 8015120:	e884 0048 	stmia.w	r4, {r3, r6}
 8015124:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015126:	9a03      	ldr	r2, [sp, #12]
 8015128:	3b01      	subs	r3, #1
 801512a:	4413      	add	r3, r2
 801512c:	9321      	str	r3, [sp, #132]	; 0x84
 801512e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8015130:	3301      	adds	r3, #1
 8015132:	2b07      	cmp	r3, #7
 8015134:	9320      	str	r3, [sp, #128]	; 0x80
 8015136:	dd4a      	ble.n	80151ce <_svfprintf_r+0xe7e>
 8015138:	aa1f      	add	r2, sp, #124	; 0x7c
 801513a:	4651      	mov	r1, sl
 801513c:	4658      	mov	r0, fp
 801513e:	f001 fb39 	bl	80167b4 <__ssprint_r>
 8015142:	2800      	cmp	r0, #0
 8015144:	d165      	bne.n	8015212 <_svfprintf_r+0xec2>
 8015146:	ac2c      	add	r4, sp, #176	; 0xb0
 8015148:	ab1b      	add	r3, sp, #108	; 0x6c
 801514a:	6023      	str	r3, [r4, #0]
 801514c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801514e:	6063      	str	r3, [r4, #4]
 8015150:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8015152:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015154:	4413      	add	r3, r2
 8015156:	e41c      	b.n	8014992 <_svfprintf_r+0x642>
 8015158:	aa1f      	add	r2, sp, #124	; 0x7c
 801515a:	4651      	mov	r1, sl
 801515c:	4658      	mov	r0, fp
 801515e:	f001 fb29 	bl	80167b4 <__ssprint_r>
 8015162:	2800      	cmp	r0, #0
 8015164:	d155      	bne.n	8015212 <_svfprintf_r+0xec2>
 8015166:	ac2c      	add	r4, sp, #176	; 0xb0
 8015168:	e7c0      	b.n	80150ec <_svfprintf_r+0xd9c>
 801516a:	aa1f      	add	r2, sp, #124	; 0x7c
 801516c:	4651      	mov	r1, sl
 801516e:	4658      	mov	r0, fp
 8015170:	f001 fb20 	bl	80167b4 <__ssprint_r>
 8015174:	2800      	cmp	r0, #0
 8015176:	d14c      	bne.n	8015212 <_svfprintf_r+0xec2>
 8015178:	ac2c      	add	r4, sp, #176	; 0xb0
 801517a:	e7c5      	b.n	8015108 <_svfprintf_r+0xdb8>
 801517c:	2e00      	cmp	r6, #0
 801517e:	dde3      	ble.n	8015148 <_svfprintf_r+0xdf8>
 8015180:	4f59      	ldr	r7, [pc, #356]	; (80152e8 <_svfprintf_r+0xf98>)
 8015182:	f04f 0810 	mov.w	r8, #16
 8015186:	2e10      	cmp	r6, #16
 8015188:	6027      	str	r7, [r4, #0]
 801518a:	dc04      	bgt.n	8015196 <_svfprintf_r+0xe46>
 801518c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801518e:	6066      	str	r6, [r4, #4]
 8015190:	441e      	add	r6, r3
 8015192:	9621      	str	r6, [sp, #132]	; 0x84
 8015194:	e7cb      	b.n	801512e <_svfprintf_r+0xdde>
 8015196:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015198:	f8c4 8004 	str.w	r8, [r4, #4]
 801519c:	3310      	adds	r3, #16
 801519e:	9321      	str	r3, [sp, #132]	; 0x84
 80151a0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80151a2:	3301      	adds	r3, #1
 80151a4:	2b07      	cmp	r3, #7
 80151a6:	9320      	str	r3, [sp, #128]	; 0x80
 80151a8:	dc02      	bgt.n	80151b0 <_svfprintf_r+0xe60>
 80151aa:	3408      	adds	r4, #8
 80151ac:	3e10      	subs	r6, #16
 80151ae:	e7ea      	b.n	8015186 <_svfprintf_r+0xe36>
 80151b0:	aa1f      	add	r2, sp, #124	; 0x7c
 80151b2:	4651      	mov	r1, sl
 80151b4:	4658      	mov	r0, fp
 80151b6:	f001 fafd 	bl	80167b4 <__ssprint_r>
 80151ba:	bb50      	cbnz	r0, 8015212 <_svfprintf_r+0xec2>
 80151bc:	ac2c      	add	r4, sp, #176	; 0xb0
 80151be:	e7f5      	b.n	80151ac <_svfprintf_r+0xe5c>
 80151c0:	2301      	movs	r3, #1
 80151c2:	6063      	str	r3, [r4, #4]
 80151c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80151c6:	f8c4 8000 	str.w	r8, [r4]
 80151ca:	3301      	adds	r3, #1
 80151cc:	e7ae      	b.n	801512c <_svfprintf_r+0xddc>
 80151ce:	3408      	adds	r4, #8
 80151d0:	e7ba      	b.n	8015148 <_svfprintf_r+0xdf8>
 80151d2:	3408      	adds	r4, #8
 80151d4:	f7ff bbed 	b.w	80149b2 <_svfprintf_r+0x662>
 80151d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80151da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80151dc:	1a9d      	subs	r5, r3, r2
 80151de:	2d00      	cmp	r5, #0
 80151e0:	f77f abea 	ble.w	80149b8 <_svfprintf_r+0x668>
 80151e4:	2610      	movs	r6, #16
 80151e6:	4b41      	ldr	r3, [pc, #260]	; (80152ec <_svfprintf_r+0xf9c>)
 80151e8:	6023      	str	r3, [r4, #0]
 80151ea:	2d10      	cmp	r5, #16
 80151ec:	dc1b      	bgt.n	8015226 <_svfprintf_r+0xed6>
 80151ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80151f0:	6065      	str	r5, [r4, #4]
 80151f2:	441d      	add	r5, r3
 80151f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80151f6:	9521      	str	r5, [sp, #132]	; 0x84
 80151f8:	3301      	adds	r3, #1
 80151fa:	2b07      	cmp	r3, #7
 80151fc:	9320      	str	r3, [sp, #128]	; 0x80
 80151fe:	f77f abdb 	ble.w	80149b8 <_svfprintf_r+0x668>
 8015202:	aa1f      	add	r2, sp, #124	; 0x7c
 8015204:	4651      	mov	r1, sl
 8015206:	4658      	mov	r0, fp
 8015208:	f001 fad4 	bl	80167b4 <__ssprint_r>
 801520c:	2800      	cmp	r0, #0
 801520e:	f43f abd3 	beq.w	80149b8 <_svfprintf_r+0x668>
 8015212:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8015216:	f013 0f40 	tst.w	r3, #64	; 0x40
 801521a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801521c:	bf18      	it	ne
 801521e:	f04f 33ff 	movne.w	r3, #4294967295
 8015222:	f7ff b8b9 	b.w	8014398 <_svfprintf_r+0x48>
 8015226:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015228:	6066      	str	r6, [r4, #4]
 801522a:	3310      	adds	r3, #16
 801522c:	9321      	str	r3, [sp, #132]	; 0x84
 801522e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8015230:	3301      	adds	r3, #1
 8015232:	2b07      	cmp	r3, #7
 8015234:	9320      	str	r3, [sp, #128]	; 0x80
 8015236:	dc02      	bgt.n	801523e <_svfprintf_r+0xeee>
 8015238:	3408      	adds	r4, #8
 801523a:	3d10      	subs	r5, #16
 801523c:	e7d3      	b.n	80151e6 <_svfprintf_r+0xe96>
 801523e:	aa1f      	add	r2, sp, #124	; 0x7c
 8015240:	4651      	mov	r1, sl
 8015242:	4658      	mov	r0, fp
 8015244:	f001 fab6 	bl	80167b4 <__ssprint_r>
 8015248:	2800      	cmp	r0, #0
 801524a:	d1e2      	bne.n	8015212 <_svfprintf_r+0xec2>
 801524c:	ac2c      	add	r4, sp, #176	; 0xb0
 801524e:	e7f4      	b.n	801523a <_svfprintf_r+0xeea>
 8015250:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015252:	2b00      	cmp	r3, #0
 8015254:	d0dd      	beq.n	8015212 <_svfprintf_r+0xec2>
 8015256:	aa1f      	add	r2, sp, #124	; 0x7c
 8015258:	4651      	mov	r1, sl
 801525a:	4658      	mov	r0, fp
 801525c:	f001 faaa 	bl	80167b4 <__ssprint_r>
 8015260:	e7d7      	b.n	8015212 <_svfprintf_r+0xec2>
 8015262:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015266:	4610      	mov	r0, r2
 8015268:	4619      	mov	r1, r3
 801526a:	f7eb fc93 	bl	8000b94 <__aeabi_dcmpun>
 801526e:	2800      	cmp	r0, #0
 8015270:	f43f aa44 	beq.w	80146fc <_svfprintf_r+0x3ac>
 8015274:	4b1e      	ldr	r3, [pc, #120]	; (80152f0 <_svfprintf_r+0xfa0>)
 8015276:	4a1f      	ldr	r2, [pc, #124]	; (80152f4 <_svfprintf_r+0xfa4>)
 8015278:	f7ff ba34 	b.w	80146e4 <_svfprintf_r+0x394>
 801527c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801527e:	eba3 0308 	sub.w	r3, r3, r8
 8015282:	9303      	str	r3, [sp, #12]
 8015284:	f7ff bab5 	b.w	80147f2 <_svfprintf_r+0x4a2>
 8015288:	ea56 0207 	orrs.w	r2, r6, r7
 801528c:	950b      	str	r5, [sp, #44]	; 0x2c
 801528e:	f43f ac2b 	beq.w	8014ae8 <_svfprintf_r+0x798>
 8015292:	2b01      	cmp	r3, #1
 8015294:	f43f ac9d 	beq.w	8014bd2 <_svfprintf_r+0x882>
 8015298:	2b02      	cmp	r3, #2
 801529a:	f43f acbd 	beq.w	8014c18 <_svfprintf_r+0x8c8>
 801529e:	ab2c      	add	r3, sp, #176	; 0xb0
 80152a0:	08f1      	lsrs	r1, r6, #3
 80152a2:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 80152a6:	08f8      	lsrs	r0, r7, #3
 80152a8:	f006 0207 	and.w	r2, r6, #7
 80152ac:	4607      	mov	r7, r0
 80152ae:	460e      	mov	r6, r1
 80152b0:	3230      	adds	r2, #48	; 0x30
 80152b2:	ea56 0107 	orrs.w	r1, r6, r7
 80152b6:	f103 38ff 	add.w	r8, r3, #4294967295
 80152ba:	f803 2c01 	strb.w	r2, [r3, #-1]
 80152be:	f47f ac86 	bne.w	8014bce <_svfprintf_r+0x87e>
 80152c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80152c4:	07c9      	lsls	r1, r1, #31
 80152c6:	d506      	bpl.n	80152d6 <_svfprintf_r+0xf86>
 80152c8:	2a30      	cmp	r2, #48	; 0x30
 80152ca:	d004      	beq.n	80152d6 <_svfprintf_r+0xf86>
 80152cc:	2230      	movs	r2, #48	; 0x30
 80152ce:	f808 2c01 	strb.w	r2, [r8, #-1]
 80152d2:	f1a3 0802 	sub.w	r8, r3, #2
 80152d6:	464e      	mov	r6, r9
 80152d8:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 80152dc:	eba9 0908 	sub.w	r9, r9, r8
 80152e0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80152e2:	2700      	movs	r7, #0
 80152e4:	f7ff bad1 	b.w	801488a <_svfprintf_r+0x53a>
 80152e8:	0801959c 	.word	0x0801959c
 80152ec:	0801958c 	.word	0x0801958c
 80152f0:	08019560 	.word	0x08019560
 80152f4:	08019564 	.word	0x08019564

080152f8 <quorem>:
 80152f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152fc:	6903      	ldr	r3, [r0, #16]
 80152fe:	690c      	ldr	r4, [r1, #16]
 8015300:	429c      	cmp	r4, r3
 8015302:	4680      	mov	r8, r0
 8015304:	f300 8082 	bgt.w	801540c <quorem+0x114>
 8015308:	3c01      	subs	r4, #1
 801530a:	f101 0714 	add.w	r7, r1, #20
 801530e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8015312:	f100 0614 	add.w	r6, r0, #20
 8015316:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801531a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801531e:	eb06 030e 	add.w	r3, r6, lr
 8015322:	3501      	adds	r5, #1
 8015324:	eb07 090e 	add.w	r9, r7, lr
 8015328:	9301      	str	r3, [sp, #4]
 801532a:	fbb0 f5f5 	udiv	r5, r0, r5
 801532e:	b395      	cbz	r5, 8015396 <quorem+0x9e>
 8015330:	f04f 0a00 	mov.w	sl, #0
 8015334:	4638      	mov	r0, r7
 8015336:	46b4      	mov	ip, r6
 8015338:	46d3      	mov	fp, sl
 801533a:	f850 2b04 	ldr.w	r2, [r0], #4
 801533e:	b293      	uxth	r3, r2
 8015340:	fb05 a303 	mla	r3, r5, r3, sl
 8015344:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015348:	b29b      	uxth	r3, r3
 801534a:	ebab 0303 	sub.w	r3, fp, r3
 801534e:	0c12      	lsrs	r2, r2, #16
 8015350:	f8bc b000 	ldrh.w	fp, [ip]
 8015354:	fb05 a202 	mla	r2, r5, r2, sl
 8015358:	fa13 f38b 	uxtah	r3, r3, fp
 801535c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8015360:	fa1f fb82 	uxth.w	fp, r2
 8015364:	f8dc 2000 	ldr.w	r2, [ip]
 8015368:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 801536c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015370:	b29b      	uxth	r3, r3
 8015372:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015376:	4581      	cmp	r9, r0
 8015378:	ea4f 4b22 	mov.w	fp, r2, asr #16
 801537c:	f84c 3b04 	str.w	r3, [ip], #4
 8015380:	d2db      	bcs.n	801533a <quorem+0x42>
 8015382:	f856 300e 	ldr.w	r3, [r6, lr]
 8015386:	b933      	cbnz	r3, 8015396 <quorem+0x9e>
 8015388:	9b01      	ldr	r3, [sp, #4]
 801538a:	3b04      	subs	r3, #4
 801538c:	429e      	cmp	r6, r3
 801538e:	461a      	mov	r2, r3
 8015390:	d330      	bcc.n	80153f4 <quorem+0xfc>
 8015392:	f8c8 4010 	str.w	r4, [r8, #16]
 8015396:	4640      	mov	r0, r8
 8015398:	f001 f945 	bl	8016626 <__mcmp>
 801539c:	2800      	cmp	r0, #0
 801539e:	db25      	blt.n	80153ec <quorem+0xf4>
 80153a0:	3501      	adds	r5, #1
 80153a2:	4630      	mov	r0, r6
 80153a4:	f04f 0e00 	mov.w	lr, #0
 80153a8:	f857 2b04 	ldr.w	r2, [r7], #4
 80153ac:	f8d0 c000 	ldr.w	ip, [r0]
 80153b0:	b293      	uxth	r3, r2
 80153b2:	ebae 0303 	sub.w	r3, lr, r3
 80153b6:	0c12      	lsrs	r2, r2, #16
 80153b8:	fa13 f38c 	uxtah	r3, r3, ip
 80153bc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80153c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80153c4:	b29b      	uxth	r3, r3
 80153c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80153ca:	45b9      	cmp	r9, r7
 80153cc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80153d0:	f840 3b04 	str.w	r3, [r0], #4
 80153d4:	d2e8      	bcs.n	80153a8 <quorem+0xb0>
 80153d6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80153da:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80153de:	b92a      	cbnz	r2, 80153ec <quorem+0xf4>
 80153e0:	3b04      	subs	r3, #4
 80153e2:	429e      	cmp	r6, r3
 80153e4:	461a      	mov	r2, r3
 80153e6:	d30b      	bcc.n	8015400 <quorem+0x108>
 80153e8:	f8c8 4010 	str.w	r4, [r8, #16]
 80153ec:	4628      	mov	r0, r5
 80153ee:	b003      	add	sp, #12
 80153f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80153f4:	6812      	ldr	r2, [r2, #0]
 80153f6:	3b04      	subs	r3, #4
 80153f8:	2a00      	cmp	r2, #0
 80153fa:	d1ca      	bne.n	8015392 <quorem+0x9a>
 80153fc:	3c01      	subs	r4, #1
 80153fe:	e7c5      	b.n	801538c <quorem+0x94>
 8015400:	6812      	ldr	r2, [r2, #0]
 8015402:	3b04      	subs	r3, #4
 8015404:	2a00      	cmp	r2, #0
 8015406:	d1ef      	bne.n	80153e8 <quorem+0xf0>
 8015408:	3c01      	subs	r4, #1
 801540a:	e7ea      	b.n	80153e2 <quorem+0xea>
 801540c:	2000      	movs	r0, #0
 801540e:	e7ee      	b.n	80153ee <quorem+0xf6>

08015410 <_dtoa_r>:
 8015410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015414:	ec57 6b10 	vmov	r6, r7, d0
 8015418:	b097      	sub	sp, #92	; 0x5c
 801541a:	e9cd 6700 	strd	r6, r7, [sp]
 801541e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8015420:	9107      	str	r1, [sp, #28]
 8015422:	4604      	mov	r4, r0
 8015424:	920a      	str	r2, [sp, #40]	; 0x28
 8015426:	930f      	str	r3, [sp, #60]	; 0x3c
 8015428:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801542a:	b93e      	cbnz	r6, 801543c <_dtoa_r+0x2c>
 801542c:	2010      	movs	r0, #16
 801542e:	f7fe fd15 	bl	8013e5c <malloc>
 8015432:	6260      	str	r0, [r4, #36]	; 0x24
 8015434:	6046      	str	r6, [r0, #4]
 8015436:	6086      	str	r6, [r0, #8]
 8015438:	6006      	str	r6, [r0, #0]
 801543a:	60c6      	str	r6, [r0, #12]
 801543c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801543e:	6819      	ldr	r1, [r3, #0]
 8015440:	b151      	cbz	r1, 8015458 <_dtoa_r+0x48>
 8015442:	685a      	ldr	r2, [r3, #4]
 8015444:	604a      	str	r2, [r1, #4]
 8015446:	2301      	movs	r3, #1
 8015448:	4093      	lsls	r3, r2
 801544a:	608b      	str	r3, [r1, #8]
 801544c:	4620      	mov	r0, r4
 801544e:	f000 ff15 	bl	801627c <_Bfree>
 8015452:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015454:	2200      	movs	r2, #0
 8015456:	601a      	str	r2, [r3, #0]
 8015458:	9b01      	ldr	r3, [sp, #4]
 801545a:	2b00      	cmp	r3, #0
 801545c:	bfbf      	itttt	lt
 801545e:	2301      	movlt	r3, #1
 8015460:	602b      	strlt	r3, [r5, #0]
 8015462:	9b01      	ldrlt	r3, [sp, #4]
 8015464:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8015468:	bfb2      	itee	lt
 801546a:	9301      	strlt	r3, [sp, #4]
 801546c:	2300      	movge	r3, #0
 801546e:	602b      	strge	r3, [r5, #0]
 8015470:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8015474:	4ba8      	ldr	r3, [pc, #672]	; (8015718 <_dtoa_r+0x308>)
 8015476:	ea33 0308 	bics.w	r3, r3, r8
 801547a:	d11b      	bne.n	80154b4 <_dtoa_r+0xa4>
 801547c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801547e:	f242 730f 	movw	r3, #9999	; 0x270f
 8015482:	6013      	str	r3, [r2, #0]
 8015484:	9b00      	ldr	r3, [sp, #0]
 8015486:	b923      	cbnz	r3, 8015492 <_dtoa_r+0x82>
 8015488:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801548c:	2800      	cmp	r0, #0
 801548e:	f000 8578 	beq.w	8015f82 <_dtoa_r+0xb72>
 8015492:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015494:	b953      	cbnz	r3, 80154ac <_dtoa_r+0x9c>
 8015496:	4ba1      	ldr	r3, [pc, #644]	; (801571c <_dtoa_r+0x30c>)
 8015498:	e021      	b.n	80154de <_dtoa_r+0xce>
 801549a:	4ba1      	ldr	r3, [pc, #644]	; (8015720 <_dtoa_r+0x310>)
 801549c:	9302      	str	r3, [sp, #8]
 801549e:	3308      	adds	r3, #8
 80154a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80154a2:	6013      	str	r3, [r2, #0]
 80154a4:	9802      	ldr	r0, [sp, #8]
 80154a6:	b017      	add	sp, #92	; 0x5c
 80154a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80154ac:	4b9b      	ldr	r3, [pc, #620]	; (801571c <_dtoa_r+0x30c>)
 80154ae:	9302      	str	r3, [sp, #8]
 80154b0:	3303      	adds	r3, #3
 80154b2:	e7f5      	b.n	80154a0 <_dtoa_r+0x90>
 80154b4:	e9dd 6700 	ldrd	r6, r7, [sp]
 80154b8:	2200      	movs	r2, #0
 80154ba:	2300      	movs	r3, #0
 80154bc:	4630      	mov	r0, r6
 80154be:	4639      	mov	r1, r7
 80154c0:	f7eb fb36 	bl	8000b30 <__aeabi_dcmpeq>
 80154c4:	4681      	mov	r9, r0
 80154c6:	b160      	cbz	r0, 80154e2 <_dtoa_r+0xd2>
 80154c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80154ca:	2301      	movs	r3, #1
 80154cc:	6013      	str	r3, [r2, #0]
 80154ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	f000 8553 	beq.w	8015f7c <_dtoa_r+0xb6c>
 80154d6:	4b93      	ldr	r3, [pc, #588]	; (8015724 <_dtoa_r+0x314>)
 80154d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80154da:	6013      	str	r3, [r2, #0]
 80154dc:	3b01      	subs	r3, #1
 80154de:	9302      	str	r3, [sp, #8]
 80154e0:	e7e0      	b.n	80154a4 <_dtoa_r+0x94>
 80154e2:	aa14      	add	r2, sp, #80	; 0x50
 80154e4:	a915      	add	r1, sp, #84	; 0x54
 80154e6:	ec47 6b10 	vmov	d0, r6, r7
 80154ea:	4620      	mov	r0, r4
 80154ec:	f001 f913 	bl	8016716 <__d2b>
 80154f0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80154f4:	4682      	mov	sl, r0
 80154f6:	2d00      	cmp	r5, #0
 80154f8:	d07e      	beq.n	80155f8 <_dtoa_r+0x1e8>
 80154fa:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80154fe:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8015502:	4630      	mov	r0, r6
 8015504:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8015508:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801550c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8015510:	2200      	movs	r2, #0
 8015512:	4b85      	ldr	r3, [pc, #532]	; (8015728 <_dtoa_r+0x318>)
 8015514:	f7ea fef0 	bl	80002f8 <__aeabi_dsub>
 8015518:	a379      	add	r3, pc, #484	; (adr r3, 8015700 <_dtoa_r+0x2f0>)
 801551a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801551e:	f7eb f89f 	bl	8000660 <__aeabi_dmul>
 8015522:	a379      	add	r3, pc, #484	; (adr r3, 8015708 <_dtoa_r+0x2f8>)
 8015524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015528:	f7ea fee8 	bl	80002fc <__adddf3>
 801552c:	4606      	mov	r6, r0
 801552e:	4628      	mov	r0, r5
 8015530:	460f      	mov	r7, r1
 8015532:	f7eb f82f 	bl	8000594 <__aeabi_i2d>
 8015536:	a376      	add	r3, pc, #472	; (adr r3, 8015710 <_dtoa_r+0x300>)
 8015538:	e9d3 2300 	ldrd	r2, r3, [r3]
 801553c:	f7eb f890 	bl	8000660 <__aeabi_dmul>
 8015540:	4602      	mov	r2, r0
 8015542:	460b      	mov	r3, r1
 8015544:	4630      	mov	r0, r6
 8015546:	4639      	mov	r1, r7
 8015548:	f7ea fed8 	bl	80002fc <__adddf3>
 801554c:	4606      	mov	r6, r0
 801554e:	460f      	mov	r7, r1
 8015550:	f7eb fb36 	bl	8000bc0 <__aeabi_d2iz>
 8015554:	2200      	movs	r2, #0
 8015556:	4683      	mov	fp, r0
 8015558:	2300      	movs	r3, #0
 801555a:	4630      	mov	r0, r6
 801555c:	4639      	mov	r1, r7
 801555e:	f7eb faf1 	bl	8000b44 <__aeabi_dcmplt>
 8015562:	b158      	cbz	r0, 801557c <_dtoa_r+0x16c>
 8015564:	4658      	mov	r0, fp
 8015566:	f7eb f815 	bl	8000594 <__aeabi_i2d>
 801556a:	4602      	mov	r2, r0
 801556c:	460b      	mov	r3, r1
 801556e:	4630      	mov	r0, r6
 8015570:	4639      	mov	r1, r7
 8015572:	f7eb fadd 	bl	8000b30 <__aeabi_dcmpeq>
 8015576:	b908      	cbnz	r0, 801557c <_dtoa_r+0x16c>
 8015578:	f10b 3bff 	add.w	fp, fp, #4294967295
 801557c:	f1bb 0f16 	cmp.w	fp, #22
 8015580:	d859      	bhi.n	8015636 <_dtoa_r+0x226>
 8015582:	496a      	ldr	r1, [pc, #424]	; (801572c <_dtoa_r+0x31c>)
 8015584:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8015588:	e9dd 2300 	ldrd	r2, r3, [sp]
 801558c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015590:	f7eb faf6 	bl	8000b80 <__aeabi_dcmpgt>
 8015594:	2800      	cmp	r0, #0
 8015596:	d050      	beq.n	801563a <_dtoa_r+0x22a>
 8015598:	f10b 3bff 	add.w	fp, fp, #4294967295
 801559c:	2300      	movs	r3, #0
 801559e:	930e      	str	r3, [sp, #56]	; 0x38
 80155a0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80155a2:	1b5d      	subs	r5, r3, r5
 80155a4:	1e6b      	subs	r3, r5, #1
 80155a6:	9306      	str	r3, [sp, #24]
 80155a8:	bf45      	ittet	mi
 80155aa:	f1c5 0301 	rsbmi	r3, r5, #1
 80155ae:	9305      	strmi	r3, [sp, #20]
 80155b0:	2300      	movpl	r3, #0
 80155b2:	2300      	movmi	r3, #0
 80155b4:	bf4c      	ite	mi
 80155b6:	9306      	strmi	r3, [sp, #24]
 80155b8:	9305      	strpl	r3, [sp, #20]
 80155ba:	f1bb 0f00 	cmp.w	fp, #0
 80155be:	db3e      	blt.n	801563e <_dtoa_r+0x22e>
 80155c0:	9b06      	ldr	r3, [sp, #24]
 80155c2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80155c6:	445b      	add	r3, fp
 80155c8:	9306      	str	r3, [sp, #24]
 80155ca:	2300      	movs	r3, #0
 80155cc:	9308      	str	r3, [sp, #32]
 80155ce:	9b07      	ldr	r3, [sp, #28]
 80155d0:	2b09      	cmp	r3, #9
 80155d2:	f200 80af 	bhi.w	8015734 <_dtoa_r+0x324>
 80155d6:	2b05      	cmp	r3, #5
 80155d8:	bfc4      	itt	gt
 80155da:	3b04      	subgt	r3, #4
 80155dc:	9307      	strgt	r3, [sp, #28]
 80155de:	9b07      	ldr	r3, [sp, #28]
 80155e0:	f1a3 0302 	sub.w	r3, r3, #2
 80155e4:	bfcc      	ite	gt
 80155e6:	2600      	movgt	r6, #0
 80155e8:	2601      	movle	r6, #1
 80155ea:	2b03      	cmp	r3, #3
 80155ec:	f200 80ae 	bhi.w	801574c <_dtoa_r+0x33c>
 80155f0:	e8df f003 	tbb	[pc, r3]
 80155f4:	772f8482 	.word	0x772f8482
 80155f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80155fa:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80155fc:	441d      	add	r5, r3
 80155fe:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8015602:	2b20      	cmp	r3, #32
 8015604:	dd11      	ble.n	801562a <_dtoa_r+0x21a>
 8015606:	9a00      	ldr	r2, [sp, #0]
 8015608:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801560c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8015610:	fa22 f000 	lsr.w	r0, r2, r0
 8015614:	fa08 f303 	lsl.w	r3, r8, r3
 8015618:	4318      	orrs	r0, r3
 801561a:	f7ea ffab 	bl	8000574 <__aeabi_ui2d>
 801561e:	2301      	movs	r3, #1
 8015620:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8015624:	3d01      	subs	r5, #1
 8015626:	9312      	str	r3, [sp, #72]	; 0x48
 8015628:	e772      	b.n	8015510 <_dtoa_r+0x100>
 801562a:	f1c3 0020 	rsb	r0, r3, #32
 801562e:	9b00      	ldr	r3, [sp, #0]
 8015630:	fa03 f000 	lsl.w	r0, r3, r0
 8015634:	e7f1      	b.n	801561a <_dtoa_r+0x20a>
 8015636:	2301      	movs	r3, #1
 8015638:	e7b1      	b.n	801559e <_dtoa_r+0x18e>
 801563a:	900e      	str	r0, [sp, #56]	; 0x38
 801563c:	e7b0      	b.n	80155a0 <_dtoa_r+0x190>
 801563e:	9b05      	ldr	r3, [sp, #20]
 8015640:	eba3 030b 	sub.w	r3, r3, fp
 8015644:	9305      	str	r3, [sp, #20]
 8015646:	f1cb 0300 	rsb	r3, fp, #0
 801564a:	9308      	str	r3, [sp, #32]
 801564c:	2300      	movs	r3, #0
 801564e:	930b      	str	r3, [sp, #44]	; 0x2c
 8015650:	e7bd      	b.n	80155ce <_dtoa_r+0x1be>
 8015652:	2301      	movs	r3, #1
 8015654:	9309      	str	r3, [sp, #36]	; 0x24
 8015656:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015658:	2b00      	cmp	r3, #0
 801565a:	dd7a      	ble.n	8015752 <_dtoa_r+0x342>
 801565c:	9304      	str	r3, [sp, #16]
 801565e:	9303      	str	r3, [sp, #12]
 8015660:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8015662:	2200      	movs	r2, #0
 8015664:	606a      	str	r2, [r5, #4]
 8015666:	2104      	movs	r1, #4
 8015668:	f101 0214 	add.w	r2, r1, #20
 801566c:	429a      	cmp	r2, r3
 801566e:	d975      	bls.n	801575c <_dtoa_r+0x34c>
 8015670:	6869      	ldr	r1, [r5, #4]
 8015672:	4620      	mov	r0, r4
 8015674:	f000 fdce 	bl	8016214 <_Balloc>
 8015678:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801567a:	6028      	str	r0, [r5, #0]
 801567c:	681b      	ldr	r3, [r3, #0]
 801567e:	9302      	str	r3, [sp, #8]
 8015680:	9b03      	ldr	r3, [sp, #12]
 8015682:	2b0e      	cmp	r3, #14
 8015684:	f200 80e5 	bhi.w	8015852 <_dtoa_r+0x442>
 8015688:	2e00      	cmp	r6, #0
 801568a:	f000 80e2 	beq.w	8015852 <_dtoa_r+0x442>
 801568e:	ed9d 7b00 	vldr	d7, [sp]
 8015692:	f1bb 0f00 	cmp.w	fp, #0
 8015696:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801569a:	dd74      	ble.n	8015786 <_dtoa_r+0x376>
 801569c:	4a23      	ldr	r2, [pc, #140]	; (801572c <_dtoa_r+0x31c>)
 801569e:	f00b 030f 	and.w	r3, fp, #15
 80156a2:	ea4f 162b 	mov.w	r6, fp, asr #4
 80156a6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80156aa:	06f0      	lsls	r0, r6, #27
 80156ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 80156b0:	d559      	bpl.n	8015766 <_dtoa_r+0x356>
 80156b2:	4b1f      	ldr	r3, [pc, #124]	; (8015730 <_dtoa_r+0x320>)
 80156b4:	ec51 0b17 	vmov	r0, r1, d7
 80156b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80156bc:	f7eb f8fa 	bl	80008b4 <__aeabi_ddiv>
 80156c0:	e9cd 0100 	strd	r0, r1, [sp]
 80156c4:	f006 060f 	and.w	r6, r6, #15
 80156c8:	2503      	movs	r5, #3
 80156ca:	4f19      	ldr	r7, [pc, #100]	; (8015730 <_dtoa_r+0x320>)
 80156cc:	2e00      	cmp	r6, #0
 80156ce:	d14c      	bne.n	801576a <_dtoa_r+0x35a>
 80156d0:	4642      	mov	r2, r8
 80156d2:	464b      	mov	r3, r9
 80156d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80156d8:	f7eb f8ec 	bl	80008b4 <__aeabi_ddiv>
 80156dc:	e9cd 0100 	strd	r0, r1, [sp]
 80156e0:	e06a      	b.n	80157b8 <_dtoa_r+0x3a8>
 80156e2:	2301      	movs	r3, #1
 80156e4:	9309      	str	r3, [sp, #36]	; 0x24
 80156e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80156e8:	445b      	add	r3, fp
 80156ea:	9304      	str	r3, [sp, #16]
 80156ec:	3301      	adds	r3, #1
 80156ee:	2b01      	cmp	r3, #1
 80156f0:	9303      	str	r3, [sp, #12]
 80156f2:	bfb8      	it	lt
 80156f4:	2301      	movlt	r3, #1
 80156f6:	e7b3      	b.n	8015660 <_dtoa_r+0x250>
 80156f8:	2300      	movs	r3, #0
 80156fa:	e7ab      	b.n	8015654 <_dtoa_r+0x244>
 80156fc:	2300      	movs	r3, #0
 80156fe:	e7f1      	b.n	80156e4 <_dtoa_r+0x2d4>
 8015700:	636f4361 	.word	0x636f4361
 8015704:	3fd287a7 	.word	0x3fd287a7
 8015708:	8b60c8b3 	.word	0x8b60c8b3
 801570c:	3fc68a28 	.word	0x3fc68a28
 8015710:	509f79fb 	.word	0x509f79fb
 8015714:	3fd34413 	.word	0x3fd34413
 8015718:	7ff00000 	.word	0x7ff00000
 801571c:	080195b5 	.word	0x080195b5
 8015720:	080195ac 	.word	0x080195ac
 8015724:	0801958b 	.word	0x0801958b
 8015728:	3ff80000 	.word	0x3ff80000
 801572c:	08019650 	.word	0x08019650
 8015730:	08019628 	.word	0x08019628
 8015734:	2601      	movs	r6, #1
 8015736:	2300      	movs	r3, #0
 8015738:	9307      	str	r3, [sp, #28]
 801573a:	9609      	str	r6, [sp, #36]	; 0x24
 801573c:	f04f 33ff 	mov.w	r3, #4294967295
 8015740:	9304      	str	r3, [sp, #16]
 8015742:	9303      	str	r3, [sp, #12]
 8015744:	2200      	movs	r2, #0
 8015746:	2312      	movs	r3, #18
 8015748:	920a      	str	r2, [sp, #40]	; 0x28
 801574a:	e789      	b.n	8015660 <_dtoa_r+0x250>
 801574c:	2301      	movs	r3, #1
 801574e:	9309      	str	r3, [sp, #36]	; 0x24
 8015750:	e7f4      	b.n	801573c <_dtoa_r+0x32c>
 8015752:	2301      	movs	r3, #1
 8015754:	9304      	str	r3, [sp, #16]
 8015756:	9303      	str	r3, [sp, #12]
 8015758:	461a      	mov	r2, r3
 801575a:	e7f5      	b.n	8015748 <_dtoa_r+0x338>
 801575c:	686a      	ldr	r2, [r5, #4]
 801575e:	3201      	adds	r2, #1
 8015760:	606a      	str	r2, [r5, #4]
 8015762:	0049      	lsls	r1, r1, #1
 8015764:	e780      	b.n	8015668 <_dtoa_r+0x258>
 8015766:	2502      	movs	r5, #2
 8015768:	e7af      	b.n	80156ca <_dtoa_r+0x2ba>
 801576a:	07f1      	lsls	r1, r6, #31
 801576c:	d508      	bpl.n	8015780 <_dtoa_r+0x370>
 801576e:	4640      	mov	r0, r8
 8015770:	4649      	mov	r1, r9
 8015772:	e9d7 2300 	ldrd	r2, r3, [r7]
 8015776:	f7ea ff73 	bl	8000660 <__aeabi_dmul>
 801577a:	3501      	adds	r5, #1
 801577c:	4680      	mov	r8, r0
 801577e:	4689      	mov	r9, r1
 8015780:	1076      	asrs	r6, r6, #1
 8015782:	3708      	adds	r7, #8
 8015784:	e7a2      	b.n	80156cc <_dtoa_r+0x2bc>
 8015786:	f000 809d 	beq.w	80158c4 <_dtoa_r+0x4b4>
 801578a:	f1cb 0600 	rsb	r6, fp, #0
 801578e:	4b9f      	ldr	r3, [pc, #636]	; (8015a0c <_dtoa_r+0x5fc>)
 8015790:	4f9f      	ldr	r7, [pc, #636]	; (8015a10 <_dtoa_r+0x600>)
 8015792:	f006 020f 	and.w	r2, r6, #15
 8015796:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801579a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801579e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80157a2:	f7ea ff5d 	bl	8000660 <__aeabi_dmul>
 80157a6:	e9cd 0100 	strd	r0, r1, [sp]
 80157aa:	1136      	asrs	r6, r6, #4
 80157ac:	2300      	movs	r3, #0
 80157ae:	2502      	movs	r5, #2
 80157b0:	2e00      	cmp	r6, #0
 80157b2:	d17c      	bne.n	80158ae <_dtoa_r+0x49e>
 80157b4:	2b00      	cmp	r3, #0
 80157b6:	d191      	bne.n	80156dc <_dtoa_r+0x2cc>
 80157b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80157ba:	2b00      	cmp	r3, #0
 80157bc:	f000 8084 	beq.w	80158c8 <_dtoa_r+0x4b8>
 80157c0:	e9dd 8900 	ldrd	r8, r9, [sp]
 80157c4:	2200      	movs	r2, #0
 80157c6:	4b93      	ldr	r3, [pc, #588]	; (8015a14 <_dtoa_r+0x604>)
 80157c8:	4640      	mov	r0, r8
 80157ca:	4649      	mov	r1, r9
 80157cc:	f7eb f9ba 	bl	8000b44 <__aeabi_dcmplt>
 80157d0:	2800      	cmp	r0, #0
 80157d2:	d079      	beq.n	80158c8 <_dtoa_r+0x4b8>
 80157d4:	9b03      	ldr	r3, [sp, #12]
 80157d6:	2b00      	cmp	r3, #0
 80157d8:	d076      	beq.n	80158c8 <_dtoa_r+0x4b8>
 80157da:	9b04      	ldr	r3, [sp, #16]
 80157dc:	2b00      	cmp	r3, #0
 80157de:	dd34      	ble.n	801584a <_dtoa_r+0x43a>
 80157e0:	2200      	movs	r2, #0
 80157e2:	4b8d      	ldr	r3, [pc, #564]	; (8015a18 <_dtoa_r+0x608>)
 80157e4:	4640      	mov	r0, r8
 80157e6:	4649      	mov	r1, r9
 80157e8:	f7ea ff3a 	bl	8000660 <__aeabi_dmul>
 80157ec:	e9cd 0100 	strd	r0, r1, [sp]
 80157f0:	9e04      	ldr	r6, [sp, #16]
 80157f2:	f10b 37ff 	add.w	r7, fp, #4294967295
 80157f6:	3501      	adds	r5, #1
 80157f8:	4628      	mov	r0, r5
 80157fa:	f7ea fecb 	bl	8000594 <__aeabi_i2d>
 80157fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015802:	f7ea ff2d 	bl	8000660 <__aeabi_dmul>
 8015806:	2200      	movs	r2, #0
 8015808:	4b84      	ldr	r3, [pc, #528]	; (8015a1c <_dtoa_r+0x60c>)
 801580a:	f7ea fd77 	bl	80002fc <__adddf3>
 801580e:	4680      	mov	r8, r0
 8015810:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8015814:	2e00      	cmp	r6, #0
 8015816:	d15a      	bne.n	80158ce <_dtoa_r+0x4be>
 8015818:	2200      	movs	r2, #0
 801581a:	4b81      	ldr	r3, [pc, #516]	; (8015a20 <_dtoa_r+0x610>)
 801581c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015820:	f7ea fd6a 	bl	80002f8 <__aeabi_dsub>
 8015824:	4642      	mov	r2, r8
 8015826:	464b      	mov	r3, r9
 8015828:	e9cd 0100 	strd	r0, r1, [sp]
 801582c:	f7eb f9a8 	bl	8000b80 <__aeabi_dcmpgt>
 8015830:	2800      	cmp	r0, #0
 8015832:	f040 829b 	bne.w	8015d6c <_dtoa_r+0x95c>
 8015836:	4642      	mov	r2, r8
 8015838:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801583c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015840:	f7eb f980 	bl	8000b44 <__aeabi_dcmplt>
 8015844:	2800      	cmp	r0, #0
 8015846:	f040 828f 	bne.w	8015d68 <_dtoa_r+0x958>
 801584a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801584e:	e9cd 2300 	strd	r2, r3, [sp]
 8015852:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015854:	2b00      	cmp	r3, #0
 8015856:	f2c0 8150 	blt.w	8015afa <_dtoa_r+0x6ea>
 801585a:	f1bb 0f0e 	cmp.w	fp, #14
 801585e:	f300 814c 	bgt.w	8015afa <_dtoa_r+0x6ea>
 8015862:	4b6a      	ldr	r3, [pc, #424]	; (8015a0c <_dtoa_r+0x5fc>)
 8015864:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8015868:	e9d3 8900 	ldrd	r8, r9, [r3]
 801586c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801586e:	2b00      	cmp	r3, #0
 8015870:	f280 80da 	bge.w	8015a28 <_dtoa_r+0x618>
 8015874:	9b03      	ldr	r3, [sp, #12]
 8015876:	2b00      	cmp	r3, #0
 8015878:	f300 80d6 	bgt.w	8015a28 <_dtoa_r+0x618>
 801587c:	f040 8273 	bne.w	8015d66 <_dtoa_r+0x956>
 8015880:	2200      	movs	r2, #0
 8015882:	4b67      	ldr	r3, [pc, #412]	; (8015a20 <_dtoa_r+0x610>)
 8015884:	4640      	mov	r0, r8
 8015886:	4649      	mov	r1, r9
 8015888:	f7ea feea 	bl	8000660 <__aeabi_dmul>
 801588c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015890:	f7eb f96c 	bl	8000b6c <__aeabi_dcmpge>
 8015894:	9e03      	ldr	r6, [sp, #12]
 8015896:	4637      	mov	r7, r6
 8015898:	2800      	cmp	r0, #0
 801589a:	f040 824a 	bne.w	8015d32 <_dtoa_r+0x922>
 801589e:	9b02      	ldr	r3, [sp, #8]
 80158a0:	9a02      	ldr	r2, [sp, #8]
 80158a2:	1c5d      	adds	r5, r3, #1
 80158a4:	2331      	movs	r3, #49	; 0x31
 80158a6:	7013      	strb	r3, [r2, #0]
 80158a8:	f10b 0b01 	add.w	fp, fp, #1
 80158ac:	e245      	b.n	8015d3a <_dtoa_r+0x92a>
 80158ae:	07f2      	lsls	r2, r6, #31
 80158b0:	d505      	bpl.n	80158be <_dtoa_r+0x4ae>
 80158b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80158b6:	f7ea fed3 	bl	8000660 <__aeabi_dmul>
 80158ba:	3501      	adds	r5, #1
 80158bc:	2301      	movs	r3, #1
 80158be:	1076      	asrs	r6, r6, #1
 80158c0:	3708      	adds	r7, #8
 80158c2:	e775      	b.n	80157b0 <_dtoa_r+0x3a0>
 80158c4:	2502      	movs	r5, #2
 80158c6:	e777      	b.n	80157b8 <_dtoa_r+0x3a8>
 80158c8:	465f      	mov	r7, fp
 80158ca:	9e03      	ldr	r6, [sp, #12]
 80158cc:	e794      	b.n	80157f8 <_dtoa_r+0x3e8>
 80158ce:	9a02      	ldr	r2, [sp, #8]
 80158d0:	4b4e      	ldr	r3, [pc, #312]	; (8015a0c <_dtoa_r+0x5fc>)
 80158d2:	4432      	add	r2, r6
 80158d4:	9213      	str	r2, [sp, #76]	; 0x4c
 80158d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80158d8:	1e71      	subs	r1, r6, #1
 80158da:	2a00      	cmp	r2, #0
 80158dc:	d048      	beq.n	8015970 <_dtoa_r+0x560>
 80158de:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80158e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158e6:	2000      	movs	r0, #0
 80158e8:	494e      	ldr	r1, [pc, #312]	; (8015a24 <_dtoa_r+0x614>)
 80158ea:	f7ea ffe3 	bl	80008b4 <__aeabi_ddiv>
 80158ee:	4642      	mov	r2, r8
 80158f0:	464b      	mov	r3, r9
 80158f2:	f7ea fd01 	bl	80002f8 <__aeabi_dsub>
 80158f6:	9d02      	ldr	r5, [sp, #8]
 80158f8:	4680      	mov	r8, r0
 80158fa:	4689      	mov	r9, r1
 80158fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015900:	f7eb f95e 	bl	8000bc0 <__aeabi_d2iz>
 8015904:	4606      	mov	r6, r0
 8015906:	f7ea fe45 	bl	8000594 <__aeabi_i2d>
 801590a:	4602      	mov	r2, r0
 801590c:	460b      	mov	r3, r1
 801590e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015912:	f7ea fcf1 	bl	80002f8 <__aeabi_dsub>
 8015916:	3630      	adds	r6, #48	; 0x30
 8015918:	f805 6b01 	strb.w	r6, [r5], #1
 801591c:	4642      	mov	r2, r8
 801591e:	464b      	mov	r3, r9
 8015920:	e9cd 0100 	strd	r0, r1, [sp]
 8015924:	f7eb f90e 	bl	8000b44 <__aeabi_dcmplt>
 8015928:	2800      	cmp	r0, #0
 801592a:	d165      	bne.n	80159f8 <_dtoa_r+0x5e8>
 801592c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015930:	2000      	movs	r0, #0
 8015932:	4938      	ldr	r1, [pc, #224]	; (8015a14 <_dtoa_r+0x604>)
 8015934:	f7ea fce0 	bl	80002f8 <__aeabi_dsub>
 8015938:	4642      	mov	r2, r8
 801593a:	464b      	mov	r3, r9
 801593c:	f7eb f902 	bl	8000b44 <__aeabi_dcmplt>
 8015940:	2800      	cmp	r0, #0
 8015942:	f040 80ba 	bne.w	8015aba <_dtoa_r+0x6aa>
 8015946:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015948:	429d      	cmp	r5, r3
 801594a:	f43f af7e 	beq.w	801584a <_dtoa_r+0x43a>
 801594e:	2200      	movs	r2, #0
 8015950:	4b31      	ldr	r3, [pc, #196]	; (8015a18 <_dtoa_r+0x608>)
 8015952:	4640      	mov	r0, r8
 8015954:	4649      	mov	r1, r9
 8015956:	f7ea fe83 	bl	8000660 <__aeabi_dmul>
 801595a:	2200      	movs	r2, #0
 801595c:	4680      	mov	r8, r0
 801595e:	4689      	mov	r9, r1
 8015960:	4b2d      	ldr	r3, [pc, #180]	; (8015a18 <_dtoa_r+0x608>)
 8015962:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015966:	f7ea fe7b 	bl	8000660 <__aeabi_dmul>
 801596a:	e9cd 0100 	strd	r0, r1, [sp]
 801596e:	e7c5      	b.n	80158fc <_dtoa_r+0x4ec>
 8015970:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8015974:	4642      	mov	r2, r8
 8015976:	464b      	mov	r3, r9
 8015978:	e9d1 0100 	ldrd	r0, r1, [r1]
 801597c:	f7ea fe70 	bl	8000660 <__aeabi_dmul>
 8015980:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8015984:	9d02      	ldr	r5, [sp, #8]
 8015986:	e9dd 0100 	ldrd	r0, r1, [sp]
 801598a:	f7eb f919 	bl	8000bc0 <__aeabi_d2iz>
 801598e:	4606      	mov	r6, r0
 8015990:	f7ea fe00 	bl	8000594 <__aeabi_i2d>
 8015994:	3630      	adds	r6, #48	; 0x30
 8015996:	4602      	mov	r2, r0
 8015998:	460b      	mov	r3, r1
 801599a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801599e:	f7ea fcab 	bl	80002f8 <__aeabi_dsub>
 80159a2:	f805 6b01 	strb.w	r6, [r5], #1
 80159a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80159a8:	42ab      	cmp	r3, r5
 80159aa:	4680      	mov	r8, r0
 80159ac:	4689      	mov	r9, r1
 80159ae:	f04f 0200 	mov.w	r2, #0
 80159b2:	d125      	bne.n	8015a00 <_dtoa_r+0x5f0>
 80159b4:	4b1b      	ldr	r3, [pc, #108]	; (8015a24 <_dtoa_r+0x614>)
 80159b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80159ba:	f7ea fc9f 	bl	80002fc <__adddf3>
 80159be:	4602      	mov	r2, r0
 80159c0:	460b      	mov	r3, r1
 80159c2:	4640      	mov	r0, r8
 80159c4:	4649      	mov	r1, r9
 80159c6:	f7eb f8db 	bl	8000b80 <__aeabi_dcmpgt>
 80159ca:	2800      	cmp	r0, #0
 80159cc:	d175      	bne.n	8015aba <_dtoa_r+0x6aa>
 80159ce:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80159d2:	2000      	movs	r0, #0
 80159d4:	4913      	ldr	r1, [pc, #76]	; (8015a24 <_dtoa_r+0x614>)
 80159d6:	f7ea fc8f 	bl	80002f8 <__aeabi_dsub>
 80159da:	4602      	mov	r2, r0
 80159dc:	460b      	mov	r3, r1
 80159de:	4640      	mov	r0, r8
 80159e0:	4649      	mov	r1, r9
 80159e2:	f7eb f8af 	bl	8000b44 <__aeabi_dcmplt>
 80159e6:	2800      	cmp	r0, #0
 80159e8:	f43f af2f 	beq.w	801584a <_dtoa_r+0x43a>
 80159ec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80159f0:	2b30      	cmp	r3, #48	; 0x30
 80159f2:	f105 32ff 	add.w	r2, r5, #4294967295
 80159f6:	d001      	beq.n	80159fc <_dtoa_r+0x5ec>
 80159f8:	46bb      	mov	fp, r7
 80159fa:	e04d      	b.n	8015a98 <_dtoa_r+0x688>
 80159fc:	4615      	mov	r5, r2
 80159fe:	e7f5      	b.n	80159ec <_dtoa_r+0x5dc>
 8015a00:	4b05      	ldr	r3, [pc, #20]	; (8015a18 <_dtoa_r+0x608>)
 8015a02:	f7ea fe2d 	bl	8000660 <__aeabi_dmul>
 8015a06:	e9cd 0100 	strd	r0, r1, [sp]
 8015a0a:	e7bc      	b.n	8015986 <_dtoa_r+0x576>
 8015a0c:	08019650 	.word	0x08019650
 8015a10:	08019628 	.word	0x08019628
 8015a14:	3ff00000 	.word	0x3ff00000
 8015a18:	40240000 	.word	0x40240000
 8015a1c:	401c0000 	.word	0x401c0000
 8015a20:	40140000 	.word	0x40140000
 8015a24:	3fe00000 	.word	0x3fe00000
 8015a28:	e9dd 6700 	ldrd	r6, r7, [sp]
 8015a2c:	9d02      	ldr	r5, [sp, #8]
 8015a2e:	4642      	mov	r2, r8
 8015a30:	464b      	mov	r3, r9
 8015a32:	4630      	mov	r0, r6
 8015a34:	4639      	mov	r1, r7
 8015a36:	f7ea ff3d 	bl	80008b4 <__aeabi_ddiv>
 8015a3a:	f7eb f8c1 	bl	8000bc0 <__aeabi_d2iz>
 8015a3e:	9000      	str	r0, [sp, #0]
 8015a40:	f7ea fda8 	bl	8000594 <__aeabi_i2d>
 8015a44:	4642      	mov	r2, r8
 8015a46:	464b      	mov	r3, r9
 8015a48:	f7ea fe0a 	bl	8000660 <__aeabi_dmul>
 8015a4c:	4602      	mov	r2, r0
 8015a4e:	460b      	mov	r3, r1
 8015a50:	4630      	mov	r0, r6
 8015a52:	4639      	mov	r1, r7
 8015a54:	f7ea fc50 	bl	80002f8 <__aeabi_dsub>
 8015a58:	9e00      	ldr	r6, [sp, #0]
 8015a5a:	9f03      	ldr	r7, [sp, #12]
 8015a5c:	3630      	adds	r6, #48	; 0x30
 8015a5e:	f805 6b01 	strb.w	r6, [r5], #1
 8015a62:	9e02      	ldr	r6, [sp, #8]
 8015a64:	1bae      	subs	r6, r5, r6
 8015a66:	42b7      	cmp	r7, r6
 8015a68:	4602      	mov	r2, r0
 8015a6a:	460b      	mov	r3, r1
 8015a6c:	d138      	bne.n	8015ae0 <_dtoa_r+0x6d0>
 8015a6e:	f7ea fc45 	bl	80002fc <__adddf3>
 8015a72:	4606      	mov	r6, r0
 8015a74:	460f      	mov	r7, r1
 8015a76:	4602      	mov	r2, r0
 8015a78:	460b      	mov	r3, r1
 8015a7a:	4640      	mov	r0, r8
 8015a7c:	4649      	mov	r1, r9
 8015a7e:	f7eb f861 	bl	8000b44 <__aeabi_dcmplt>
 8015a82:	b9c8      	cbnz	r0, 8015ab8 <_dtoa_r+0x6a8>
 8015a84:	4632      	mov	r2, r6
 8015a86:	463b      	mov	r3, r7
 8015a88:	4640      	mov	r0, r8
 8015a8a:	4649      	mov	r1, r9
 8015a8c:	f7eb f850 	bl	8000b30 <__aeabi_dcmpeq>
 8015a90:	b110      	cbz	r0, 8015a98 <_dtoa_r+0x688>
 8015a92:	9b00      	ldr	r3, [sp, #0]
 8015a94:	07db      	lsls	r3, r3, #31
 8015a96:	d40f      	bmi.n	8015ab8 <_dtoa_r+0x6a8>
 8015a98:	4651      	mov	r1, sl
 8015a9a:	4620      	mov	r0, r4
 8015a9c:	f000 fbee 	bl	801627c <_Bfree>
 8015aa0:	2300      	movs	r3, #0
 8015aa2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8015aa4:	702b      	strb	r3, [r5, #0]
 8015aa6:	f10b 0301 	add.w	r3, fp, #1
 8015aaa:	6013      	str	r3, [r2, #0]
 8015aac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015aae:	2b00      	cmp	r3, #0
 8015ab0:	f43f acf8 	beq.w	80154a4 <_dtoa_r+0x94>
 8015ab4:	601d      	str	r5, [r3, #0]
 8015ab6:	e4f5      	b.n	80154a4 <_dtoa_r+0x94>
 8015ab8:	465f      	mov	r7, fp
 8015aba:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015abe:	2a39      	cmp	r2, #57	; 0x39
 8015ac0:	f105 33ff 	add.w	r3, r5, #4294967295
 8015ac4:	d106      	bne.n	8015ad4 <_dtoa_r+0x6c4>
 8015ac6:	9a02      	ldr	r2, [sp, #8]
 8015ac8:	429a      	cmp	r2, r3
 8015aca:	d107      	bne.n	8015adc <_dtoa_r+0x6cc>
 8015acc:	2330      	movs	r3, #48	; 0x30
 8015ace:	7013      	strb	r3, [r2, #0]
 8015ad0:	3701      	adds	r7, #1
 8015ad2:	4613      	mov	r3, r2
 8015ad4:	781a      	ldrb	r2, [r3, #0]
 8015ad6:	3201      	adds	r2, #1
 8015ad8:	701a      	strb	r2, [r3, #0]
 8015ada:	e78d      	b.n	80159f8 <_dtoa_r+0x5e8>
 8015adc:	461d      	mov	r5, r3
 8015ade:	e7ec      	b.n	8015aba <_dtoa_r+0x6aa>
 8015ae0:	2200      	movs	r2, #0
 8015ae2:	4ba4      	ldr	r3, [pc, #656]	; (8015d74 <_dtoa_r+0x964>)
 8015ae4:	f7ea fdbc 	bl	8000660 <__aeabi_dmul>
 8015ae8:	2200      	movs	r2, #0
 8015aea:	2300      	movs	r3, #0
 8015aec:	4606      	mov	r6, r0
 8015aee:	460f      	mov	r7, r1
 8015af0:	f7eb f81e 	bl	8000b30 <__aeabi_dcmpeq>
 8015af4:	2800      	cmp	r0, #0
 8015af6:	d09a      	beq.n	8015a2e <_dtoa_r+0x61e>
 8015af8:	e7ce      	b.n	8015a98 <_dtoa_r+0x688>
 8015afa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015afc:	2a00      	cmp	r2, #0
 8015afe:	f000 80cd 	beq.w	8015c9c <_dtoa_r+0x88c>
 8015b02:	9a07      	ldr	r2, [sp, #28]
 8015b04:	2a01      	cmp	r2, #1
 8015b06:	f300 80af 	bgt.w	8015c68 <_dtoa_r+0x858>
 8015b0a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015b0c:	2a00      	cmp	r2, #0
 8015b0e:	f000 80a7 	beq.w	8015c60 <_dtoa_r+0x850>
 8015b12:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015b16:	9e08      	ldr	r6, [sp, #32]
 8015b18:	9d05      	ldr	r5, [sp, #20]
 8015b1a:	9a05      	ldr	r2, [sp, #20]
 8015b1c:	441a      	add	r2, r3
 8015b1e:	9205      	str	r2, [sp, #20]
 8015b20:	9a06      	ldr	r2, [sp, #24]
 8015b22:	2101      	movs	r1, #1
 8015b24:	441a      	add	r2, r3
 8015b26:	4620      	mov	r0, r4
 8015b28:	9206      	str	r2, [sp, #24]
 8015b2a:	f000 fc47 	bl	80163bc <__i2b>
 8015b2e:	4607      	mov	r7, r0
 8015b30:	2d00      	cmp	r5, #0
 8015b32:	dd0c      	ble.n	8015b4e <_dtoa_r+0x73e>
 8015b34:	9b06      	ldr	r3, [sp, #24]
 8015b36:	2b00      	cmp	r3, #0
 8015b38:	dd09      	ble.n	8015b4e <_dtoa_r+0x73e>
 8015b3a:	42ab      	cmp	r3, r5
 8015b3c:	9a05      	ldr	r2, [sp, #20]
 8015b3e:	bfa8      	it	ge
 8015b40:	462b      	movge	r3, r5
 8015b42:	1ad2      	subs	r2, r2, r3
 8015b44:	9205      	str	r2, [sp, #20]
 8015b46:	9a06      	ldr	r2, [sp, #24]
 8015b48:	1aed      	subs	r5, r5, r3
 8015b4a:	1ad3      	subs	r3, r2, r3
 8015b4c:	9306      	str	r3, [sp, #24]
 8015b4e:	9b08      	ldr	r3, [sp, #32]
 8015b50:	b1f3      	cbz	r3, 8015b90 <_dtoa_r+0x780>
 8015b52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015b54:	2b00      	cmp	r3, #0
 8015b56:	f000 80a5 	beq.w	8015ca4 <_dtoa_r+0x894>
 8015b5a:	2e00      	cmp	r6, #0
 8015b5c:	dd10      	ble.n	8015b80 <_dtoa_r+0x770>
 8015b5e:	4639      	mov	r1, r7
 8015b60:	4632      	mov	r2, r6
 8015b62:	4620      	mov	r0, r4
 8015b64:	f000 fcc0 	bl	80164e8 <__pow5mult>
 8015b68:	4652      	mov	r2, sl
 8015b6a:	4601      	mov	r1, r0
 8015b6c:	4607      	mov	r7, r0
 8015b6e:	4620      	mov	r0, r4
 8015b70:	f000 fc2d 	bl	80163ce <__multiply>
 8015b74:	4651      	mov	r1, sl
 8015b76:	4680      	mov	r8, r0
 8015b78:	4620      	mov	r0, r4
 8015b7a:	f000 fb7f 	bl	801627c <_Bfree>
 8015b7e:	46c2      	mov	sl, r8
 8015b80:	9b08      	ldr	r3, [sp, #32]
 8015b82:	1b9a      	subs	r2, r3, r6
 8015b84:	d004      	beq.n	8015b90 <_dtoa_r+0x780>
 8015b86:	4651      	mov	r1, sl
 8015b88:	4620      	mov	r0, r4
 8015b8a:	f000 fcad 	bl	80164e8 <__pow5mult>
 8015b8e:	4682      	mov	sl, r0
 8015b90:	2101      	movs	r1, #1
 8015b92:	4620      	mov	r0, r4
 8015b94:	f000 fc12 	bl	80163bc <__i2b>
 8015b98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015b9a:	2b00      	cmp	r3, #0
 8015b9c:	4606      	mov	r6, r0
 8015b9e:	f340 8083 	ble.w	8015ca8 <_dtoa_r+0x898>
 8015ba2:	461a      	mov	r2, r3
 8015ba4:	4601      	mov	r1, r0
 8015ba6:	4620      	mov	r0, r4
 8015ba8:	f000 fc9e 	bl	80164e8 <__pow5mult>
 8015bac:	9b07      	ldr	r3, [sp, #28]
 8015bae:	2b01      	cmp	r3, #1
 8015bb0:	4606      	mov	r6, r0
 8015bb2:	dd7c      	ble.n	8015cae <_dtoa_r+0x89e>
 8015bb4:	f04f 0800 	mov.w	r8, #0
 8015bb8:	6933      	ldr	r3, [r6, #16]
 8015bba:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8015bbe:	6918      	ldr	r0, [r3, #16]
 8015bc0:	f000 fbae 	bl	8016320 <__hi0bits>
 8015bc4:	f1c0 0020 	rsb	r0, r0, #32
 8015bc8:	9b06      	ldr	r3, [sp, #24]
 8015bca:	4418      	add	r0, r3
 8015bcc:	f010 001f 	ands.w	r0, r0, #31
 8015bd0:	f000 8096 	beq.w	8015d00 <_dtoa_r+0x8f0>
 8015bd4:	f1c0 0320 	rsb	r3, r0, #32
 8015bd8:	2b04      	cmp	r3, #4
 8015bda:	f340 8087 	ble.w	8015cec <_dtoa_r+0x8dc>
 8015bde:	9b05      	ldr	r3, [sp, #20]
 8015be0:	f1c0 001c 	rsb	r0, r0, #28
 8015be4:	4403      	add	r3, r0
 8015be6:	9305      	str	r3, [sp, #20]
 8015be8:	9b06      	ldr	r3, [sp, #24]
 8015bea:	4405      	add	r5, r0
 8015bec:	4403      	add	r3, r0
 8015bee:	9306      	str	r3, [sp, #24]
 8015bf0:	9b05      	ldr	r3, [sp, #20]
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	dd05      	ble.n	8015c02 <_dtoa_r+0x7f2>
 8015bf6:	4651      	mov	r1, sl
 8015bf8:	461a      	mov	r2, r3
 8015bfa:	4620      	mov	r0, r4
 8015bfc:	f000 fcc2 	bl	8016584 <__lshift>
 8015c00:	4682      	mov	sl, r0
 8015c02:	9b06      	ldr	r3, [sp, #24]
 8015c04:	2b00      	cmp	r3, #0
 8015c06:	dd05      	ble.n	8015c14 <_dtoa_r+0x804>
 8015c08:	4631      	mov	r1, r6
 8015c0a:	461a      	mov	r2, r3
 8015c0c:	4620      	mov	r0, r4
 8015c0e:	f000 fcb9 	bl	8016584 <__lshift>
 8015c12:	4606      	mov	r6, r0
 8015c14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015c16:	2b00      	cmp	r3, #0
 8015c18:	d074      	beq.n	8015d04 <_dtoa_r+0x8f4>
 8015c1a:	4631      	mov	r1, r6
 8015c1c:	4650      	mov	r0, sl
 8015c1e:	f000 fd02 	bl	8016626 <__mcmp>
 8015c22:	2800      	cmp	r0, #0
 8015c24:	da6e      	bge.n	8015d04 <_dtoa_r+0x8f4>
 8015c26:	2300      	movs	r3, #0
 8015c28:	4651      	mov	r1, sl
 8015c2a:	220a      	movs	r2, #10
 8015c2c:	4620      	mov	r0, r4
 8015c2e:	f000 fb3c 	bl	80162aa <__multadd>
 8015c32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015c34:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015c38:	4682      	mov	sl, r0
 8015c3a:	2b00      	cmp	r3, #0
 8015c3c:	f000 81a8 	beq.w	8015f90 <_dtoa_r+0xb80>
 8015c40:	2300      	movs	r3, #0
 8015c42:	4639      	mov	r1, r7
 8015c44:	220a      	movs	r2, #10
 8015c46:	4620      	mov	r0, r4
 8015c48:	f000 fb2f 	bl	80162aa <__multadd>
 8015c4c:	9b04      	ldr	r3, [sp, #16]
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	4607      	mov	r7, r0
 8015c52:	f300 80c8 	bgt.w	8015de6 <_dtoa_r+0x9d6>
 8015c56:	9b07      	ldr	r3, [sp, #28]
 8015c58:	2b02      	cmp	r3, #2
 8015c5a:	f340 80c4 	ble.w	8015de6 <_dtoa_r+0x9d6>
 8015c5e:	e059      	b.n	8015d14 <_dtoa_r+0x904>
 8015c60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015c62:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015c66:	e756      	b.n	8015b16 <_dtoa_r+0x706>
 8015c68:	9b03      	ldr	r3, [sp, #12]
 8015c6a:	1e5e      	subs	r6, r3, #1
 8015c6c:	9b08      	ldr	r3, [sp, #32]
 8015c6e:	42b3      	cmp	r3, r6
 8015c70:	bfbf      	itttt	lt
 8015c72:	9b08      	ldrlt	r3, [sp, #32]
 8015c74:	9608      	strlt	r6, [sp, #32]
 8015c76:	1af2      	sublt	r2, r6, r3
 8015c78:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8015c7a:	bfb6      	itet	lt
 8015c7c:	189b      	addlt	r3, r3, r2
 8015c7e:	1b9e      	subge	r6, r3, r6
 8015c80:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8015c82:	9b03      	ldr	r3, [sp, #12]
 8015c84:	bfb8      	it	lt
 8015c86:	2600      	movlt	r6, #0
 8015c88:	2b00      	cmp	r3, #0
 8015c8a:	bfb9      	ittee	lt
 8015c8c:	9b05      	ldrlt	r3, [sp, #20]
 8015c8e:	9a03      	ldrlt	r2, [sp, #12]
 8015c90:	9d05      	ldrge	r5, [sp, #20]
 8015c92:	9b03      	ldrge	r3, [sp, #12]
 8015c94:	bfbc      	itt	lt
 8015c96:	1a9d      	sublt	r5, r3, r2
 8015c98:	2300      	movlt	r3, #0
 8015c9a:	e73e      	b.n	8015b1a <_dtoa_r+0x70a>
 8015c9c:	9e08      	ldr	r6, [sp, #32]
 8015c9e:	9d05      	ldr	r5, [sp, #20]
 8015ca0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8015ca2:	e745      	b.n	8015b30 <_dtoa_r+0x720>
 8015ca4:	9a08      	ldr	r2, [sp, #32]
 8015ca6:	e76e      	b.n	8015b86 <_dtoa_r+0x776>
 8015ca8:	9b07      	ldr	r3, [sp, #28]
 8015caa:	2b01      	cmp	r3, #1
 8015cac:	dc19      	bgt.n	8015ce2 <_dtoa_r+0x8d2>
 8015cae:	9b00      	ldr	r3, [sp, #0]
 8015cb0:	b9bb      	cbnz	r3, 8015ce2 <_dtoa_r+0x8d2>
 8015cb2:	9b01      	ldr	r3, [sp, #4]
 8015cb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015cb8:	b99b      	cbnz	r3, 8015ce2 <_dtoa_r+0x8d2>
 8015cba:	9b01      	ldr	r3, [sp, #4]
 8015cbc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015cc0:	0d1b      	lsrs	r3, r3, #20
 8015cc2:	051b      	lsls	r3, r3, #20
 8015cc4:	b183      	cbz	r3, 8015ce8 <_dtoa_r+0x8d8>
 8015cc6:	9b05      	ldr	r3, [sp, #20]
 8015cc8:	3301      	adds	r3, #1
 8015cca:	9305      	str	r3, [sp, #20]
 8015ccc:	9b06      	ldr	r3, [sp, #24]
 8015cce:	3301      	adds	r3, #1
 8015cd0:	9306      	str	r3, [sp, #24]
 8015cd2:	f04f 0801 	mov.w	r8, #1
 8015cd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015cd8:	2b00      	cmp	r3, #0
 8015cda:	f47f af6d 	bne.w	8015bb8 <_dtoa_r+0x7a8>
 8015cde:	2001      	movs	r0, #1
 8015ce0:	e772      	b.n	8015bc8 <_dtoa_r+0x7b8>
 8015ce2:	f04f 0800 	mov.w	r8, #0
 8015ce6:	e7f6      	b.n	8015cd6 <_dtoa_r+0x8c6>
 8015ce8:	4698      	mov	r8, r3
 8015cea:	e7f4      	b.n	8015cd6 <_dtoa_r+0x8c6>
 8015cec:	d080      	beq.n	8015bf0 <_dtoa_r+0x7e0>
 8015cee:	9a05      	ldr	r2, [sp, #20]
 8015cf0:	331c      	adds	r3, #28
 8015cf2:	441a      	add	r2, r3
 8015cf4:	9205      	str	r2, [sp, #20]
 8015cf6:	9a06      	ldr	r2, [sp, #24]
 8015cf8:	441a      	add	r2, r3
 8015cfa:	441d      	add	r5, r3
 8015cfc:	4613      	mov	r3, r2
 8015cfe:	e776      	b.n	8015bee <_dtoa_r+0x7de>
 8015d00:	4603      	mov	r3, r0
 8015d02:	e7f4      	b.n	8015cee <_dtoa_r+0x8de>
 8015d04:	9b03      	ldr	r3, [sp, #12]
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	dc36      	bgt.n	8015d78 <_dtoa_r+0x968>
 8015d0a:	9b07      	ldr	r3, [sp, #28]
 8015d0c:	2b02      	cmp	r3, #2
 8015d0e:	dd33      	ble.n	8015d78 <_dtoa_r+0x968>
 8015d10:	9b03      	ldr	r3, [sp, #12]
 8015d12:	9304      	str	r3, [sp, #16]
 8015d14:	9b04      	ldr	r3, [sp, #16]
 8015d16:	b963      	cbnz	r3, 8015d32 <_dtoa_r+0x922>
 8015d18:	4631      	mov	r1, r6
 8015d1a:	2205      	movs	r2, #5
 8015d1c:	4620      	mov	r0, r4
 8015d1e:	f000 fac4 	bl	80162aa <__multadd>
 8015d22:	4601      	mov	r1, r0
 8015d24:	4606      	mov	r6, r0
 8015d26:	4650      	mov	r0, sl
 8015d28:	f000 fc7d 	bl	8016626 <__mcmp>
 8015d2c:	2800      	cmp	r0, #0
 8015d2e:	f73f adb6 	bgt.w	801589e <_dtoa_r+0x48e>
 8015d32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015d34:	9d02      	ldr	r5, [sp, #8]
 8015d36:	ea6f 0b03 	mvn.w	fp, r3
 8015d3a:	2300      	movs	r3, #0
 8015d3c:	9303      	str	r3, [sp, #12]
 8015d3e:	4631      	mov	r1, r6
 8015d40:	4620      	mov	r0, r4
 8015d42:	f000 fa9b 	bl	801627c <_Bfree>
 8015d46:	2f00      	cmp	r7, #0
 8015d48:	f43f aea6 	beq.w	8015a98 <_dtoa_r+0x688>
 8015d4c:	9b03      	ldr	r3, [sp, #12]
 8015d4e:	b12b      	cbz	r3, 8015d5c <_dtoa_r+0x94c>
 8015d50:	42bb      	cmp	r3, r7
 8015d52:	d003      	beq.n	8015d5c <_dtoa_r+0x94c>
 8015d54:	4619      	mov	r1, r3
 8015d56:	4620      	mov	r0, r4
 8015d58:	f000 fa90 	bl	801627c <_Bfree>
 8015d5c:	4639      	mov	r1, r7
 8015d5e:	4620      	mov	r0, r4
 8015d60:	f000 fa8c 	bl	801627c <_Bfree>
 8015d64:	e698      	b.n	8015a98 <_dtoa_r+0x688>
 8015d66:	2600      	movs	r6, #0
 8015d68:	4637      	mov	r7, r6
 8015d6a:	e7e2      	b.n	8015d32 <_dtoa_r+0x922>
 8015d6c:	46bb      	mov	fp, r7
 8015d6e:	4637      	mov	r7, r6
 8015d70:	e595      	b.n	801589e <_dtoa_r+0x48e>
 8015d72:	bf00      	nop
 8015d74:	40240000 	.word	0x40240000
 8015d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015d7a:	bb93      	cbnz	r3, 8015de2 <_dtoa_r+0x9d2>
 8015d7c:	9b03      	ldr	r3, [sp, #12]
 8015d7e:	9304      	str	r3, [sp, #16]
 8015d80:	9d02      	ldr	r5, [sp, #8]
 8015d82:	4631      	mov	r1, r6
 8015d84:	4650      	mov	r0, sl
 8015d86:	f7ff fab7 	bl	80152f8 <quorem>
 8015d8a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8015d8e:	f805 9b01 	strb.w	r9, [r5], #1
 8015d92:	9b02      	ldr	r3, [sp, #8]
 8015d94:	9a04      	ldr	r2, [sp, #16]
 8015d96:	1aeb      	subs	r3, r5, r3
 8015d98:	429a      	cmp	r2, r3
 8015d9a:	f300 80dc 	bgt.w	8015f56 <_dtoa_r+0xb46>
 8015d9e:	9b02      	ldr	r3, [sp, #8]
 8015da0:	2a01      	cmp	r2, #1
 8015da2:	bfac      	ite	ge
 8015da4:	189b      	addge	r3, r3, r2
 8015da6:	3301      	addlt	r3, #1
 8015da8:	4698      	mov	r8, r3
 8015daa:	2300      	movs	r3, #0
 8015dac:	9303      	str	r3, [sp, #12]
 8015dae:	4651      	mov	r1, sl
 8015db0:	2201      	movs	r2, #1
 8015db2:	4620      	mov	r0, r4
 8015db4:	f000 fbe6 	bl	8016584 <__lshift>
 8015db8:	4631      	mov	r1, r6
 8015dba:	4682      	mov	sl, r0
 8015dbc:	f000 fc33 	bl	8016626 <__mcmp>
 8015dc0:	2800      	cmp	r0, #0
 8015dc2:	f300 808d 	bgt.w	8015ee0 <_dtoa_r+0xad0>
 8015dc6:	d103      	bne.n	8015dd0 <_dtoa_r+0x9c0>
 8015dc8:	f019 0f01 	tst.w	r9, #1
 8015dcc:	f040 8088 	bne.w	8015ee0 <_dtoa_r+0xad0>
 8015dd0:	4645      	mov	r5, r8
 8015dd2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015dd6:	2b30      	cmp	r3, #48	; 0x30
 8015dd8:	f105 32ff 	add.w	r2, r5, #4294967295
 8015ddc:	d1af      	bne.n	8015d3e <_dtoa_r+0x92e>
 8015dde:	4615      	mov	r5, r2
 8015de0:	e7f7      	b.n	8015dd2 <_dtoa_r+0x9c2>
 8015de2:	9b03      	ldr	r3, [sp, #12]
 8015de4:	9304      	str	r3, [sp, #16]
 8015de6:	2d00      	cmp	r5, #0
 8015de8:	dd05      	ble.n	8015df6 <_dtoa_r+0x9e6>
 8015dea:	4639      	mov	r1, r7
 8015dec:	462a      	mov	r2, r5
 8015dee:	4620      	mov	r0, r4
 8015df0:	f000 fbc8 	bl	8016584 <__lshift>
 8015df4:	4607      	mov	r7, r0
 8015df6:	f1b8 0f00 	cmp.w	r8, #0
 8015dfa:	d04c      	beq.n	8015e96 <_dtoa_r+0xa86>
 8015dfc:	6879      	ldr	r1, [r7, #4]
 8015dfe:	4620      	mov	r0, r4
 8015e00:	f000 fa08 	bl	8016214 <_Balloc>
 8015e04:	693a      	ldr	r2, [r7, #16]
 8015e06:	3202      	adds	r2, #2
 8015e08:	4605      	mov	r5, r0
 8015e0a:	0092      	lsls	r2, r2, #2
 8015e0c:	f107 010c 	add.w	r1, r7, #12
 8015e10:	300c      	adds	r0, #12
 8015e12:	f7fe fa41 	bl	8014298 <memcpy>
 8015e16:	2201      	movs	r2, #1
 8015e18:	4629      	mov	r1, r5
 8015e1a:	4620      	mov	r0, r4
 8015e1c:	f000 fbb2 	bl	8016584 <__lshift>
 8015e20:	9b00      	ldr	r3, [sp, #0]
 8015e22:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8015e26:	9703      	str	r7, [sp, #12]
 8015e28:	f003 0301 	and.w	r3, r3, #1
 8015e2c:	4607      	mov	r7, r0
 8015e2e:	9305      	str	r3, [sp, #20]
 8015e30:	4631      	mov	r1, r6
 8015e32:	4650      	mov	r0, sl
 8015e34:	f7ff fa60 	bl	80152f8 <quorem>
 8015e38:	9903      	ldr	r1, [sp, #12]
 8015e3a:	4605      	mov	r5, r0
 8015e3c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8015e40:	4650      	mov	r0, sl
 8015e42:	f000 fbf0 	bl	8016626 <__mcmp>
 8015e46:	463a      	mov	r2, r7
 8015e48:	9000      	str	r0, [sp, #0]
 8015e4a:	4631      	mov	r1, r6
 8015e4c:	4620      	mov	r0, r4
 8015e4e:	f000 fc04 	bl	801665a <__mdiff>
 8015e52:	68c3      	ldr	r3, [r0, #12]
 8015e54:	4602      	mov	r2, r0
 8015e56:	bb03      	cbnz	r3, 8015e9a <_dtoa_r+0xa8a>
 8015e58:	4601      	mov	r1, r0
 8015e5a:	9006      	str	r0, [sp, #24]
 8015e5c:	4650      	mov	r0, sl
 8015e5e:	f000 fbe2 	bl	8016626 <__mcmp>
 8015e62:	9a06      	ldr	r2, [sp, #24]
 8015e64:	4603      	mov	r3, r0
 8015e66:	4611      	mov	r1, r2
 8015e68:	4620      	mov	r0, r4
 8015e6a:	9306      	str	r3, [sp, #24]
 8015e6c:	f000 fa06 	bl	801627c <_Bfree>
 8015e70:	9b06      	ldr	r3, [sp, #24]
 8015e72:	b9a3      	cbnz	r3, 8015e9e <_dtoa_r+0xa8e>
 8015e74:	9a07      	ldr	r2, [sp, #28]
 8015e76:	b992      	cbnz	r2, 8015e9e <_dtoa_r+0xa8e>
 8015e78:	9a05      	ldr	r2, [sp, #20]
 8015e7a:	b982      	cbnz	r2, 8015e9e <_dtoa_r+0xa8e>
 8015e7c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8015e80:	d029      	beq.n	8015ed6 <_dtoa_r+0xac6>
 8015e82:	9b00      	ldr	r3, [sp, #0]
 8015e84:	2b00      	cmp	r3, #0
 8015e86:	dd01      	ble.n	8015e8c <_dtoa_r+0xa7c>
 8015e88:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8015e8c:	f108 0501 	add.w	r5, r8, #1
 8015e90:	f888 9000 	strb.w	r9, [r8]
 8015e94:	e753      	b.n	8015d3e <_dtoa_r+0x92e>
 8015e96:	4638      	mov	r0, r7
 8015e98:	e7c2      	b.n	8015e20 <_dtoa_r+0xa10>
 8015e9a:	2301      	movs	r3, #1
 8015e9c:	e7e3      	b.n	8015e66 <_dtoa_r+0xa56>
 8015e9e:	9a00      	ldr	r2, [sp, #0]
 8015ea0:	2a00      	cmp	r2, #0
 8015ea2:	db04      	blt.n	8015eae <_dtoa_r+0xa9e>
 8015ea4:	d125      	bne.n	8015ef2 <_dtoa_r+0xae2>
 8015ea6:	9a07      	ldr	r2, [sp, #28]
 8015ea8:	bb1a      	cbnz	r2, 8015ef2 <_dtoa_r+0xae2>
 8015eaa:	9a05      	ldr	r2, [sp, #20]
 8015eac:	bb0a      	cbnz	r2, 8015ef2 <_dtoa_r+0xae2>
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	ddec      	ble.n	8015e8c <_dtoa_r+0xa7c>
 8015eb2:	4651      	mov	r1, sl
 8015eb4:	2201      	movs	r2, #1
 8015eb6:	4620      	mov	r0, r4
 8015eb8:	f000 fb64 	bl	8016584 <__lshift>
 8015ebc:	4631      	mov	r1, r6
 8015ebe:	4682      	mov	sl, r0
 8015ec0:	f000 fbb1 	bl	8016626 <__mcmp>
 8015ec4:	2800      	cmp	r0, #0
 8015ec6:	dc03      	bgt.n	8015ed0 <_dtoa_r+0xac0>
 8015ec8:	d1e0      	bne.n	8015e8c <_dtoa_r+0xa7c>
 8015eca:	f019 0f01 	tst.w	r9, #1
 8015ece:	d0dd      	beq.n	8015e8c <_dtoa_r+0xa7c>
 8015ed0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8015ed4:	d1d8      	bne.n	8015e88 <_dtoa_r+0xa78>
 8015ed6:	2339      	movs	r3, #57	; 0x39
 8015ed8:	f888 3000 	strb.w	r3, [r8]
 8015edc:	f108 0801 	add.w	r8, r8, #1
 8015ee0:	4645      	mov	r5, r8
 8015ee2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015ee6:	2b39      	cmp	r3, #57	; 0x39
 8015ee8:	f105 32ff 	add.w	r2, r5, #4294967295
 8015eec:	d03b      	beq.n	8015f66 <_dtoa_r+0xb56>
 8015eee:	3301      	adds	r3, #1
 8015ef0:	e040      	b.n	8015f74 <_dtoa_r+0xb64>
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	f108 0501 	add.w	r5, r8, #1
 8015ef8:	dd05      	ble.n	8015f06 <_dtoa_r+0xaf6>
 8015efa:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8015efe:	d0ea      	beq.n	8015ed6 <_dtoa_r+0xac6>
 8015f00:	f109 0901 	add.w	r9, r9, #1
 8015f04:	e7c4      	b.n	8015e90 <_dtoa_r+0xa80>
 8015f06:	9b02      	ldr	r3, [sp, #8]
 8015f08:	9a04      	ldr	r2, [sp, #16]
 8015f0a:	f805 9c01 	strb.w	r9, [r5, #-1]
 8015f0e:	1aeb      	subs	r3, r5, r3
 8015f10:	4293      	cmp	r3, r2
 8015f12:	46a8      	mov	r8, r5
 8015f14:	f43f af4b 	beq.w	8015dae <_dtoa_r+0x99e>
 8015f18:	4651      	mov	r1, sl
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	220a      	movs	r2, #10
 8015f1e:	4620      	mov	r0, r4
 8015f20:	f000 f9c3 	bl	80162aa <__multadd>
 8015f24:	9b03      	ldr	r3, [sp, #12]
 8015f26:	9903      	ldr	r1, [sp, #12]
 8015f28:	42bb      	cmp	r3, r7
 8015f2a:	4682      	mov	sl, r0
 8015f2c:	f04f 0300 	mov.w	r3, #0
 8015f30:	f04f 020a 	mov.w	r2, #10
 8015f34:	4620      	mov	r0, r4
 8015f36:	d104      	bne.n	8015f42 <_dtoa_r+0xb32>
 8015f38:	f000 f9b7 	bl	80162aa <__multadd>
 8015f3c:	9003      	str	r0, [sp, #12]
 8015f3e:	4607      	mov	r7, r0
 8015f40:	e776      	b.n	8015e30 <_dtoa_r+0xa20>
 8015f42:	f000 f9b2 	bl	80162aa <__multadd>
 8015f46:	2300      	movs	r3, #0
 8015f48:	9003      	str	r0, [sp, #12]
 8015f4a:	220a      	movs	r2, #10
 8015f4c:	4639      	mov	r1, r7
 8015f4e:	4620      	mov	r0, r4
 8015f50:	f000 f9ab 	bl	80162aa <__multadd>
 8015f54:	e7f3      	b.n	8015f3e <_dtoa_r+0xb2e>
 8015f56:	4651      	mov	r1, sl
 8015f58:	2300      	movs	r3, #0
 8015f5a:	220a      	movs	r2, #10
 8015f5c:	4620      	mov	r0, r4
 8015f5e:	f000 f9a4 	bl	80162aa <__multadd>
 8015f62:	4682      	mov	sl, r0
 8015f64:	e70d      	b.n	8015d82 <_dtoa_r+0x972>
 8015f66:	9b02      	ldr	r3, [sp, #8]
 8015f68:	4293      	cmp	r3, r2
 8015f6a:	d105      	bne.n	8015f78 <_dtoa_r+0xb68>
 8015f6c:	9a02      	ldr	r2, [sp, #8]
 8015f6e:	f10b 0b01 	add.w	fp, fp, #1
 8015f72:	2331      	movs	r3, #49	; 0x31
 8015f74:	7013      	strb	r3, [r2, #0]
 8015f76:	e6e2      	b.n	8015d3e <_dtoa_r+0x92e>
 8015f78:	4615      	mov	r5, r2
 8015f7a:	e7b2      	b.n	8015ee2 <_dtoa_r+0xad2>
 8015f7c:	4b09      	ldr	r3, [pc, #36]	; (8015fa4 <_dtoa_r+0xb94>)
 8015f7e:	f7ff baae 	b.w	80154de <_dtoa_r+0xce>
 8015f82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015f84:	2b00      	cmp	r3, #0
 8015f86:	f47f aa88 	bne.w	801549a <_dtoa_r+0x8a>
 8015f8a:	4b07      	ldr	r3, [pc, #28]	; (8015fa8 <_dtoa_r+0xb98>)
 8015f8c:	f7ff baa7 	b.w	80154de <_dtoa_r+0xce>
 8015f90:	9b04      	ldr	r3, [sp, #16]
 8015f92:	2b00      	cmp	r3, #0
 8015f94:	f73f aef4 	bgt.w	8015d80 <_dtoa_r+0x970>
 8015f98:	9b07      	ldr	r3, [sp, #28]
 8015f9a:	2b02      	cmp	r3, #2
 8015f9c:	f77f aef0 	ble.w	8015d80 <_dtoa_r+0x970>
 8015fa0:	e6b8      	b.n	8015d14 <_dtoa_r+0x904>
 8015fa2:	bf00      	nop
 8015fa4:	0801958a 	.word	0x0801958a
 8015fa8:	080195ac 	.word	0x080195ac

08015fac <_malloc_trim_r>:
 8015fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015fb0:	4f25      	ldr	r7, [pc, #148]	; (8016048 <_malloc_trim_r+0x9c>)
 8015fb2:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8016054 <_malloc_trim_r+0xa8>
 8015fb6:	4689      	mov	r9, r1
 8015fb8:	4606      	mov	r6, r0
 8015fba:	f7fe f981 	bl	80142c0 <__malloc_lock>
 8015fbe:	68bb      	ldr	r3, [r7, #8]
 8015fc0:	685d      	ldr	r5, [r3, #4]
 8015fc2:	f1a8 0411 	sub.w	r4, r8, #17
 8015fc6:	f025 0503 	bic.w	r5, r5, #3
 8015fca:	eba4 0409 	sub.w	r4, r4, r9
 8015fce:	442c      	add	r4, r5
 8015fd0:	fbb4 f4f8 	udiv	r4, r4, r8
 8015fd4:	3c01      	subs	r4, #1
 8015fd6:	fb08 f404 	mul.w	r4, r8, r4
 8015fda:	4544      	cmp	r4, r8
 8015fdc:	da05      	bge.n	8015fea <_malloc_trim_r+0x3e>
 8015fde:	4630      	mov	r0, r6
 8015fe0:	f7fe f974 	bl	80142cc <__malloc_unlock>
 8015fe4:	2000      	movs	r0, #0
 8015fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015fea:	2100      	movs	r1, #0
 8015fec:	4630      	mov	r0, r6
 8015fee:	f7fe f973 	bl	80142d8 <_sbrk_r>
 8015ff2:	68bb      	ldr	r3, [r7, #8]
 8015ff4:	442b      	add	r3, r5
 8015ff6:	4298      	cmp	r0, r3
 8015ff8:	d1f1      	bne.n	8015fde <_malloc_trim_r+0x32>
 8015ffa:	4261      	negs	r1, r4
 8015ffc:	4630      	mov	r0, r6
 8015ffe:	f7fe f96b 	bl	80142d8 <_sbrk_r>
 8016002:	3001      	adds	r0, #1
 8016004:	d110      	bne.n	8016028 <_malloc_trim_r+0x7c>
 8016006:	2100      	movs	r1, #0
 8016008:	4630      	mov	r0, r6
 801600a:	f7fe f965 	bl	80142d8 <_sbrk_r>
 801600e:	68ba      	ldr	r2, [r7, #8]
 8016010:	1a83      	subs	r3, r0, r2
 8016012:	2b0f      	cmp	r3, #15
 8016014:	dde3      	ble.n	8015fde <_malloc_trim_r+0x32>
 8016016:	490d      	ldr	r1, [pc, #52]	; (801604c <_malloc_trim_r+0xa0>)
 8016018:	6809      	ldr	r1, [r1, #0]
 801601a:	1a40      	subs	r0, r0, r1
 801601c:	490c      	ldr	r1, [pc, #48]	; (8016050 <_malloc_trim_r+0xa4>)
 801601e:	f043 0301 	orr.w	r3, r3, #1
 8016022:	6008      	str	r0, [r1, #0]
 8016024:	6053      	str	r3, [r2, #4]
 8016026:	e7da      	b.n	8015fde <_malloc_trim_r+0x32>
 8016028:	68bb      	ldr	r3, [r7, #8]
 801602a:	4a09      	ldr	r2, [pc, #36]	; (8016050 <_malloc_trim_r+0xa4>)
 801602c:	1b2d      	subs	r5, r5, r4
 801602e:	f045 0501 	orr.w	r5, r5, #1
 8016032:	605d      	str	r5, [r3, #4]
 8016034:	6813      	ldr	r3, [r2, #0]
 8016036:	4630      	mov	r0, r6
 8016038:	1b1c      	subs	r4, r3, r4
 801603a:	6014      	str	r4, [r2, #0]
 801603c:	f7fe f946 	bl	80142cc <__malloc_unlock>
 8016040:	2001      	movs	r0, #1
 8016042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016046:	bf00      	nop
 8016048:	2002012c 	.word	0x2002012c
 801604c:	20020534 	.word	0x20020534
 8016050:	200208f4 	.word	0x200208f4
 8016054:	00001000 	.word	0x00001000

08016058 <_free_r>:
 8016058:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801605c:	4604      	mov	r4, r0
 801605e:	4688      	mov	r8, r1
 8016060:	2900      	cmp	r1, #0
 8016062:	f000 80ab 	beq.w	80161bc <_free_r+0x164>
 8016066:	f7fe f92b 	bl	80142c0 <__malloc_lock>
 801606a:	f858 2c04 	ldr.w	r2, [r8, #-4]
 801606e:	4d54      	ldr	r5, [pc, #336]	; (80161c0 <_free_r+0x168>)
 8016070:	f022 0001 	bic.w	r0, r2, #1
 8016074:	f1a8 0308 	sub.w	r3, r8, #8
 8016078:	181f      	adds	r7, r3, r0
 801607a:	68a9      	ldr	r1, [r5, #8]
 801607c:	687e      	ldr	r6, [r7, #4]
 801607e:	428f      	cmp	r7, r1
 8016080:	f026 0603 	bic.w	r6, r6, #3
 8016084:	f002 0201 	and.w	r2, r2, #1
 8016088:	d11b      	bne.n	80160c2 <_free_r+0x6a>
 801608a:	4430      	add	r0, r6
 801608c:	b93a      	cbnz	r2, 801609e <_free_r+0x46>
 801608e:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8016092:	1a9b      	subs	r3, r3, r2
 8016094:	4410      	add	r0, r2
 8016096:	6899      	ldr	r1, [r3, #8]
 8016098:	68da      	ldr	r2, [r3, #12]
 801609a:	60ca      	str	r2, [r1, #12]
 801609c:	6091      	str	r1, [r2, #8]
 801609e:	f040 0201 	orr.w	r2, r0, #1
 80160a2:	605a      	str	r2, [r3, #4]
 80160a4:	60ab      	str	r3, [r5, #8]
 80160a6:	4b47      	ldr	r3, [pc, #284]	; (80161c4 <_free_r+0x16c>)
 80160a8:	681b      	ldr	r3, [r3, #0]
 80160aa:	4298      	cmp	r0, r3
 80160ac:	d304      	bcc.n	80160b8 <_free_r+0x60>
 80160ae:	4b46      	ldr	r3, [pc, #280]	; (80161c8 <_free_r+0x170>)
 80160b0:	4620      	mov	r0, r4
 80160b2:	6819      	ldr	r1, [r3, #0]
 80160b4:	f7ff ff7a 	bl	8015fac <_malloc_trim_r>
 80160b8:	4620      	mov	r0, r4
 80160ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80160be:	f7fe b905 	b.w	80142cc <__malloc_unlock>
 80160c2:	607e      	str	r6, [r7, #4]
 80160c4:	2a00      	cmp	r2, #0
 80160c6:	d139      	bne.n	801613c <_free_r+0xe4>
 80160c8:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80160cc:	1a5b      	subs	r3, r3, r1
 80160ce:	4408      	add	r0, r1
 80160d0:	6899      	ldr	r1, [r3, #8]
 80160d2:	f105 0e08 	add.w	lr, r5, #8
 80160d6:	4571      	cmp	r1, lr
 80160d8:	d032      	beq.n	8016140 <_free_r+0xe8>
 80160da:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80160de:	f8c1 e00c 	str.w	lr, [r1, #12]
 80160e2:	f8ce 1008 	str.w	r1, [lr, #8]
 80160e6:	19b9      	adds	r1, r7, r6
 80160e8:	6849      	ldr	r1, [r1, #4]
 80160ea:	07c9      	lsls	r1, r1, #31
 80160ec:	d40a      	bmi.n	8016104 <_free_r+0xac>
 80160ee:	4430      	add	r0, r6
 80160f0:	68b9      	ldr	r1, [r7, #8]
 80160f2:	bb3a      	cbnz	r2, 8016144 <_free_r+0xec>
 80160f4:	4e35      	ldr	r6, [pc, #212]	; (80161cc <_free_r+0x174>)
 80160f6:	42b1      	cmp	r1, r6
 80160f8:	d124      	bne.n	8016144 <_free_r+0xec>
 80160fa:	616b      	str	r3, [r5, #20]
 80160fc:	612b      	str	r3, [r5, #16]
 80160fe:	2201      	movs	r2, #1
 8016100:	60d9      	str	r1, [r3, #12]
 8016102:	6099      	str	r1, [r3, #8]
 8016104:	f040 0101 	orr.w	r1, r0, #1
 8016108:	6059      	str	r1, [r3, #4]
 801610a:	5018      	str	r0, [r3, r0]
 801610c:	2a00      	cmp	r2, #0
 801610e:	d1d3      	bne.n	80160b8 <_free_r+0x60>
 8016110:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8016114:	d21a      	bcs.n	801614c <_free_r+0xf4>
 8016116:	08c0      	lsrs	r0, r0, #3
 8016118:	1081      	asrs	r1, r0, #2
 801611a:	2201      	movs	r2, #1
 801611c:	408a      	lsls	r2, r1
 801611e:	6869      	ldr	r1, [r5, #4]
 8016120:	3001      	adds	r0, #1
 8016122:	430a      	orrs	r2, r1
 8016124:	606a      	str	r2, [r5, #4]
 8016126:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 801612a:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 801612e:	6099      	str	r1, [r3, #8]
 8016130:	3a08      	subs	r2, #8
 8016132:	60da      	str	r2, [r3, #12]
 8016134:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8016138:	60cb      	str	r3, [r1, #12]
 801613a:	e7bd      	b.n	80160b8 <_free_r+0x60>
 801613c:	2200      	movs	r2, #0
 801613e:	e7d2      	b.n	80160e6 <_free_r+0x8e>
 8016140:	2201      	movs	r2, #1
 8016142:	e7d0      	b.n	80160e6 <_free_r+0x8e>
 8016144:	68fe      	ldr	r6, [r7, #12]
 8016146:	60ce      	str	r6, [r1, #12]
 8016148:	60b1      	str	r1, [r6, #8]
 801614a:	e7db      	b.n	8016104 <_free_r+0xac>
 801614c:	0a42      	lsrs	r2, r0, #9
 801614e:	2a04      	cmp	r2, #4
 8016150:	d813      	bhi.n	801617a <_free_r+0x122>
 8016152:	0982      	lsrs	r2, r0, #6
 8016154:	3238      	adds	r2, #56	; 0x38
 8016156:	1c51      	adds	r1, r2, #1
 8016158:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 801615c:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8016160:	428e      	cmp	r6, r1
 8016162:	d124      	bne.n	80161ae <_free_r+0x156>
 8016164:	2001      	movs	r0, #1
 8016166:	1092      	asrs	r2, r2, #2
 8016168:	fa00 f202 	lsl.w	r2, r0, r2
 801616c:	6868      	ldr	r0, [r5, #4]
 801616e:	4302      	orrs	r2, r0
 8016170:	606a      	str	r2, [r5, #4]
 8016172:	60de      	str	r6, [r3, #12]
 8016174:	6099      	str	r1, [r3, #8]
 8016176:	60b3      	str	r3, [r6, #8]
 8016178:	e7de      	b.n	8016138 <_free_r+0xe0>
 801617a:	2a14      	cmp	r2, #20
 801617c:	d801      	bhi.n	8016182 <_free_r+0x12a>
 801617e:	325b      	adds	r2, #91	; 0x5b
 8016180:	e7e9      	b.n	8016156 <_free_r+0xfe>
 8016182:	2a54      	cmp	r2, #84	; 0x54
 8016184:	d802      	bhi.n	801618c <_free_r+0x134>
 8016186:	0b02      	lsrs	r2, r0, #12
 8016188:	326e      	adds	r2, #110	; 0x6e
 801618a:	e7e4      	b.n	8016156 <_free_r+0xfe>
 801618c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8016190:	d802      	bhi.n	8016198 <_free_r+0x140>
 8016192:	0bc2      	lsrs	r2, r0, #15
 8016194:	3277      	adds	r2, #119	; 0x77
 8016196:	e7de      	b.n	8016156 <_free_r+0xfe>
 8016198:	f240 5154 	movw	r1, #1364	; 0x554
 801619c:	428a      	cmp	r2, r1
 801619e:	bf9a      	itte	ls
 80161a0:	0c82      	lsrls	r2, r0, #18
 80161a2:	327c      	addls	r2, #124	; 0x7c
 80161a4:	227e      	movhi	r2, #126	; 0x7e
 80161a6:	e7d6      	b.n	8016156 <_free_r+0xfe>
 80161a8:	6889      	ldr	r1, [r1, #8]
 80161aa:	428e      	cmp	r6, r1
 80161ac:	d004      	beq.n	80161b8 <_free_r+0x160>
 80161ae:	684a      	ldr	r2, [r1, #4]
 80161b0:	f022 0203 	bic.w	r2, r2, #3
 80161b4:	4290      	cmp	r0, r2
 80161b6:	d3f7      	bcc.n	80161a8 <_free_r+0x150>
 80161b8:	68ce      	ldr	r6, [r1, #12]
 80161ba:	e7da      	b.n	8016172 <_free_r+0x11a>
 80161bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80161c0:	2002012c 	.word	0x2002012c
 80161c4:	20020538 	.word	0x20020538
 80161c8:	20020924 	.word	0x20020924
 80161cc:	20020134 	.word	0x20020134

080161d0 <_localeconv_r>:
 80161d0:	4b04      	ldr	r3, [pc, #16]	; (80161e4 <_localeconv_r+0x14>)
 80161d2:	681b      	ldr	r3, [r3, #0]
 80161d4:	6a18      	ldr	r0, [r3, #32]
 80161d6:	4b04      	ldr	r3, [pc, #16]	; (80161e8 <_localeconv_r+0x18>)
 80161d8:	2800      	cmp	r0, #0
 80161da:	bf08      	it	eq
 80161dc:	4618      	moveq	r0, r3
 80161de:	30f0      	adds	r0, #240	; 0xf0
 80161e0:	4770      	bx	lr
 80161e2:	bf00      	nop
 80161e4:	2002053c 	.word	0x2002053c
 80161e8:	20020630 	.word	0x20020630

080161ec <__retarget_lock_acquire_recursive>:
 80161ec:	4770      	bx	lr

080161ee <__retarget_lock_release_recursive>:
 80161ee:	4770      	bx	lr

080161f0 <__ascii_mbtowc>:
 80161f0:	b082      	sub	sp, #8
 80161f2:	b901      	cbnz	r1, 80161f6 <__ascii_mbtowc+0x6>
 80161f4:	a901      	add	r1, sp, #4
 80161f6:	b142      	cbz	r2, 801620a <__ascii_mbtowc+0x1a>
 80161f8:	b14b      	cbz	r3, 801620e <__ascii_mbtowc+0x1e>
 80161fa:	7813      	ldrb	r3, [r2, #0]
 80161fc:	600b      	str	r3, [r1, #0]
 80161fe:	7812      	ldrb	r2, [r2, #0]
 8016200:	1c10      	adds	r0, r2, #0
 8016202:	bf18      	it	ne
 8016204:	2001      	movne	r0, #1
 8016206:	b002      	add	sp, #8
 8016208:	4770      	bx	lr
 801620a:	4610      	mov	r0, r2
 801620c:	e7fb      	b.n	8016206 <__ascii_mbtowc+0x16>
 801620e:	f06f 0001 	mvn.w	r0, #1
 8016212:	e7f8      	b.n	8016206 <__ascii_mbtowc+0x16>

08016214 <_Balloc>:
 8016214:	b570      	push	{r4, r5, r6, lr}
 8016216:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8016218:	4604      	mov	r4, r0
 801621a:	460e      	mov	r6, r1
 801621c:	b93d      	cbnz	r5, 801622e <_Balloc+0x1a>
 801621e:	2010      	movs	r0, #16
 8016220:	f7fd fe1c 	bl	8013e5c <malloc>
 8016224:	6260      	str	r0, [r4, #36]	; 0x24
 8016226:	6045      	str	r5, [r0, #4]
 8016228:	6085      	str	r5, [r0, #8]
 801622a:	6005      	str	r5, [r0, #0]
 801622c:	60c5      	str	r5, [r0, #12]
 801622e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8016230:	68eb      	ldr	r3, [r5, #12]
 8016232:	b183      	cbz	r3, 8016256 <_Balloc+0x42>
 8016234:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016236:	68db      	ldr	r3, [r3, #12]
 8016238:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801623c:	b9b8      	cbnz	r0, 801626e <_Balloc+0x5a>
 801623e:	2101      	movs	r1, #1
 8016240:	fa01 f506 	lsl.w	r5, r1, r6
 8016244:	1d6a      	adds	r2, r5, #5
 8016246:	0092      	lsls	r2, r2, #2
 8016248:	4620      	mov	r0, r4
 801624a:	f000 fb3a 	bl	80168c2 <_calloc_r>
 801624e:	b160      	cbz	r0, 801626a <_Balloc+0x56>
 8016250:	6046      	str	r6, [r0, #4]
 8016252:	6085      	str	r5, [r0, #8]
 8016254:	e00e      	b.n	8016274 <_Balloc+0x60>
 8016256:	2221      	movs	r2, #33	; 0x21
 8016258:	2104      	movs	r1, #4
 801625a:	4620      	mov	r0, r4
 801625c:	f000 fb31 	bl	80168c2 <_calloc_r>
 8016260:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016262:	60e8      	str	r0, [r5, #12]
 8016264:	68db      	ldr	r3, [r3, #12]
 8016266:	2b00      	cmp	r3, #0
 8016268:	d1e4      	bne.n	8016234 <_Balloc+0x20>
 801626a:	2000      	movs	r0, #0
 801626c:	bd70      	pop	{r4, r5, r6, pc}
 801626e:	6802      	ldr	r2, [r0, #0]
 8016270:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8016274:	2300      	movs	r3, #0
 8016276:	6103      	str	r3, [r0, #16]
 8016278:	60c3      	str	r3, [r0, #12]
 801627a:	bd70      	pop	{r4, r5, r6, pc}

0801627c <_Bfree>:
 801627c:	b570      	push	{r4, r5, r6, lr}
 801627e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8016280:	4606      	mov	r6, r0
 8016282:	460d      	mov	r5, r1
 8016284:	b93c      	cbnz	r4, 8016296 <_Bfree+0x1a>
 8016286:	2010      	movs	r0, #16
 8016288:	f7fd fde8 	bl	8013e5c <malloc>
 801628c:	6270      	str	r0, [r6, #36]	; 0x24
 801628e:	6044      	str	r4, [r0, #4]
 8016290:	6084      	str	r4, [r0, #8]
 8016292:	6004      	str	r4, [r0, #0]
 8016294:	60c4      	str	r4, [r0, #12]
 8016296:	b13d      	cbz	r5, 80162a8 <_Bfree+0x2c>
 8016298:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801629a:	686a      	ldr	r2, [r5, #4]
 801629c:	68db      	ldr	r3, [r3, #12]
 801629e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80162a2:	6029      	str	r1, [r5, #0]
 80162a4:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80162a8:	bd70      	pop	{r4, r5, r6, pc}

080162aa <__multadd>:
 80162aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80162ae:	690d      	ldr	r5, [r1, #16]
 80162b0:	461f      	mov	r7, r3
 80162b2:	4606      	mov	r6, r0
 80162b4:	460c      	mov	r4, r1
 80162b6:	f101 0e14 	add.w	lr, r1, #20
 80162ba:	2300      	movs	r3, #0
 80162bc:	f8de 0000 	ldr.w	r0, [lr]
 80162c0:	b281      	uxth	r1, r0
 80162c2:	fb02 7101 	mla	r1, r2, r1, r7
 80162c6:	0c0f      	lsrs	r7, r1, #16
 80162c8:	0c00      	lsrs	r0, r0, #16
 80162ca:	fb02 7000 	mla	r0, r2, r0, r7
 80162ce:	b289      	uxth	r1, r1
 80162d0:	3301      	adds	r3, #1
 80162d2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80162d6:	429d      	cmp	r5, r3
 80162d8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80162dc:	f84e 1b04 	str.w	r1, [lr], #4
 80162e0:	dcec      	bgt.n	80162bc <__multadd+0x12>
 80162e2:	b1d7      	cbz	r7, 801631a <__multadd+0x70>
 80162e4:	68a3      	ldr	r3, [r4, #8]
 80162e6:	429d      	cmp	r5, r3
 80162e8:	db12      	blt.n	8016310 <__multadd+0x66>
 80162ea:	6861      	ldr	r1, [r4, #4]
 80162ec:	4630      	mov	r0, r6
 80162ee:	3101      	adds	r1, #1
 80162f0:	f7ff ff90 	bl	8016214 <_Balloc>
 80162f4:	6922      	ldr	r2, [r4, #16]
 80162f6:	3202      	adds	r2, #2
 80162f8:	f104 010c 	add.w	r1, r4, #12
 80162fc:	4680      	mov	r8, r0
 80162fe:	0092      	lsls	r2, r2, #2
 8016300:	300c      	adds	r0, #12
 8016302:	f7fd ffc9 	bl	8014298 <memcpy>
 8016306:	4621      	mov	r1, r4
 8016308:	4630      	mov	r0, r6
 801630a:	f7ff ffb7 	bl	801627c <_Bfree>
 801630e:	4644      	mov	r4, r8
 8016310:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016314:	3501      	adds	r5, #1
 8016316:	615f      	str	r7, [r3, #20]
 8016318:	6125      	str	r5, [r4, #16]
 801631a:	4620      	mov	r0, r4
 801631c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016320 <__hi0bits>:
 8016320:	0c02      	lsrs	r2, r0, #16
 8016322:	0412      	lsls	r2, r2, #16
 8016324:	4603      	mov	r3, r0
 8016326:	b9b2      	cbnz	r2, 8016356 <__hi0bits+0x36>
 8016328:	0403      	lsls	r3, r0, #16
 801632a:	2010      	movs	r0, #16
 801632c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8016330:	bf04      	itt	eq
 8016332:	021b      	lsleq	r3, r3, #8
 8016334:	3008      	addeq	r0, #8
 8016336:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801633a:	bf04      	itt	eq
 801633c:	011b      	lsleq	r3, r3, #4
 801633e:	3004      	addeq	r0, #4
 8016340:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8016344:	bf04      	itt	eq
 8016346:	009b      	lsleq	r3, r3, #2
 8016348:	3002      	addeq	r0, #2
 801634a:	2b00      	cmp	r3, #0
 801634c:	db06      	blt.n	801635c <__hi0bits+0x3c>
 801634e:	005b      	lsls	r3, r3, #1
 8016350:	d503      	bpl.n	801635a <__hi0bits+0x3a>
 8016352:	3001      	adds	r0, #1
 8016354:	4770      	bx	lr
 8016356:	2000      	movs	r0, #0
 8016358:	e7e8      	b.n	801632c <__hi0bits+0xc>
 801635a:	2020      	movs	r0, #32
 801635c:	4770      	bx	lr

0801635e <__lo0bits>:
 801635e:	6803      	ldr	r3, [r0, #0]
 8016360:	f013 0207 	ands.w	r2, r3, #7
 8016364:	4601      	mov	r1, r0
 8016366:	d00b      	beq.n	8016380 <__lo0bits+0x22>
 8016368:	07da      	lsls	r2, r3, #31
 801636a:	d423      	bmi.n	80163b4 <__lo0bits+0x56>
 801636c:	0798      	lsls	r0, r3, #30
 801636e:	bf49      	itett	mi
 8016370:	085b      	lsrmi	r3, r3, #1
 8016372:	089b      	lsrpl	r3, r3, #2
 8016374:	2001      	movmi	r0, #1
 8016376:	600b      	strmi	r3, [r1, #0]
 8016378:	bf5c      	itt	pl
 801637a:	600b      	strpl	r3, [r1, #0]
 801637c:	2002      	movpl	r0, #2
 801637e:	4770      	bx	lr
 8016380:	b298      	uxth	r0, r3
 8016382:	b9a8      	cbnz	r0, 80163b0 <__lo0bits+0x52>
 8016384:	0c1b      	lsrs	r3, r3, #16
 8016386:	2010      	movs	r0, #16
 8016388:	f013 0fff 	tst.w	r3, #255	; 0xff
 801638c:	bf04      	itt	eq
 801638e:	0a1b      	lsreq	r3, r3, #8
 8016390:	3008      	addeq	r0, #8
 8016392:	071a      	lsls	r2, r3, #28
 8016394:	bf04      	itt	eq
 8016396:	091b      	lsreq	r3, r3, #4
 8016398:	3004      	addeq	r0, #4
 801639a:	079a      	lsls	r2, r3, #30
 801639c:	bf04      	itt	eq
 801639e:	089b      	lsreq	r3, r3, #2
 80163a0:	3002      	addeq	r0, #2
 80163a2:	07da      	lsls	r2, r3, #31
 80163a4:	d402      	bmi.n	80163ac <__lo0bits+0x4e>
 80163a6:	085b      	lsrs	r3, r3, #1
 80163a8:	d006      	beq.n	80163b8 <__lo0bits+0x5a>
 80163aa:	3001      	adds	r0, #1
 80163ac:	600b      	str	r3, [r1, #0]
 80163ae:	4770      	bx	lr
 80163b0:	4610      	mov	r0, r2
 80163b2:	e7e9      	b.n	8016388 <__lo0bits+0x2a>
 80163b4:	2000      	movs	r0, #0
 80163b6:	4770      	bx	lr
 80163b8:	2020      	movs	r0, #32
 80163ba:	4770      	bx	lr

080163bc <__i2b>:
 80163bc:	b510      	push	{r4, lr}
 80163be:	460c      	mov	r4, r1
 80163c0:	2101      	movs	r1, #1
 80163c2:	f7ff ff27 	bl	8016214 <_Balloc>
 80163c6:	2201      	movs	r2, #1
 80163c8:	6144      	str	r4, [r0, #20]
 80163ca:	6102      	str	r2, [r0, #16]
 80163cc:	bd10      	pop	{r4, pc}

080163ce <__multiply>:
 80163ce:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80163d2:	4614      	mov	r4, r2
 80163d4:	690a      	ldr	r2, [r1, #16]
 80163d6:	6923      	ldr	r3, [r4, #16]
 80163d8:	429a      	cmp	r2, r3
 80163da:	bfb8      	it	lt
 80163dc:	460b      	movlt	r3, r1
 80163de:	4689      	mov	r9, r1
 80163e0:	bfbc      	itt	lt
 80163e2:	46a1      	movlt	r9, r4
 80163e4:	461c      	movlt	r4, r3
 80163e6:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80163ea:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80163ee:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80163f2:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80163f6:	eb07 060a 	add.w	r6, r7, sl
 80163fa:	429e      	cmp	r6, r3
 80163fc:	bfc8      	it	gt
 80163fe:	3101      	addgt	r1, #1
 8016400:	f7ff ff08 	bl	8016214 <_Balloc>
 8016404:	f100 0514 	add.w	r5, r0, #20
 8016408:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801640c:	462b      	mov	r3, r5
 801640e:	2200      	movs	r2, #0
 8016410:	4543      	cmp	r3, r8
 8016412:	d316      	bcc.n	8016442 <__multiply+0x74>
 8016414:	f104 0214 	add.w	r2, r4, #20
 8016418:	f109 0114 	add.w	r1, r9, #20
 801641c:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8016420:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8016424:	9301      	str	r3, [sp, #4]
 8016426:	9c01      	ldr	r4, [sp, #4]
 8016428:	4294      	cmp	r4, r2
 801642a:	4613      	mov	r3, r2
 801642c:	d80c      	bhi.n	8016448 <__multiply+0x7a>
 801642e:	2e00      	cmp	r6, #0
 8016430:	dd03      	ble.n	801643a <__multiply+0x6c>
 8016432:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8016436:	2b00      	cmp	r3, #0
 8016438:	d054      	beq.n	80164e4 <__multiply+0x116>
 801643a:	6106      	str	r6, [r0, #16]
 801643c:	b003      	add	sp, #12
 801643e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016442:	f843 2b04 	str.w	r2, [r3], #4
 8016446:	e7e3      	b.n	8016410 <__multiply+0x42>
 8016448:	f8b3 a000 	ldrh.w	sl, [r3]
 801644c:	3204      	adds	r2, #4
 801644e:	f1ba 0f00 	cmp.w	sl, #0
 8016452:	d020      	beq.n	8016496 <__multiply+0xc8>
 8016454:	46ae      	mov	lr, r5
 8016456:	4689      	mov	r9, r1
 8016458:	f04f 0c00 	mov.w	ip, #0
 801645c:	f859 4b04 	ldr.w	r4, [r9], #4
 8016460:	f8be b000 	ldrh.w	fp, [lr]
 8016464:	b2a3      	uxth	r3, r4
 8016466:	fb0a b303 	mla	r3, sl, r3, fp
 801646a:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 801646e:	f8de 4000 	ldr.w	r4, [lr]
 8016472:	4463      	add	r3, ip
 8016474:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8016478:	fb0a c40b 	mla	r4, sl, fp, ip
 801647c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8016480:	b29b      	uxth	r3, r3
 8016482:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8016486:	454f      	cmp	r7, r9
 8016488:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 801648c:	f84e 3b04 	str.w	r3, [lr], #4
 8016490:	d8e4      	bhi.n	801645c <__multiply+0x8e>
 8016492:	f8ce c000 	str.w	ip, [lr]
 8016496:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 801649a:	f1b9 0f00 	cmp.w	r9, #0
 801649e:	d01f      	beq.n	80164e0 <__multiply+0x112>
 80164a0:	682b      	ldr	r3, [r5, #0]
 80164a2:	46ae      	mov	lr, r5
 80164a4:	468c      	mov	ip, r1
 80164a6:	f04f 0a00 	mov.w	sl, #0
 80164aa:	f8bc 4000 	ldrh.w	r4, [ip]
 80164ae:	f8be b002 	ldrh.w	fp, [lr, #2]
 80164b2:	fb09 b404 	mla	r4, r9, r4, fp
 80164b6:	44a2      	add	sl, r4
 80164b8:	b29b      	uxth	r3, r3
 80164ba:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 80164be:	f84e 3b04 	str.w	r3, [lr], #4
 80164c2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80164c6:	f8be 4000 	ldrh.w	r4, [lr]
 80164ca:	0c1b      	lsrs	r3, r3, #16
 80164cc:	fb09 4303 	mla	r3, r9, r3, r4
 80164d0:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80164d4:	4567      	cmp	r7, ip
 80164d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80164da:	d8e6      	bhi.n	80164aa <__multiply+0xdc>
 80164dc:	f8ce 3000 	str.w	r3, [lr]
 80164e0:	3504      	adds	r5, #4
 80164e2:	e7a0      	b.n	8016426 <__multiply+0x58>
 80164e4:	3e01      	subs	r6, #1
 80164e6:	e7a2      	b.n	801642e <__multiply+0x60>

080164e8 <__pow5mult>:
 80164e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80164ec:	4615      	mov	r5, r2
 80164ee:	f012 0203 	ands.w	r2, r2, #3
 80164f2:	4606      	mov	r6, r0
 80164f4:	460f      	mov	r7, r1
 80164f6:	d007      	beq.n	8016508 <__pow5mult+0x20>
 80164f8:	3a01      	subs	r2, #1
 80164fa:	4c21      	ldr	r4, [pc, #132]	; (8016580 <__pow5mult+0x98>)
 80164fc:	2300      	movs	r3, #0
 80164fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8016502:	f7ff fed2 	bl	80162aa <__multadd>
 8016506:	4607      	mov	r7, r0
 8016508:	10ad      	asrs	r5, r5, #2
 801650a:	d035      	beq.n	8016578 <__pow5mult+0x90>
 801650c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801650e:	b93c      	cbnz	r4, 8016520 <__pow5mult+0x38>
 8016510:	2010      	movs	r0, #16
 8016512:	f7fd fca3 	bl	8013e5c <malloc>
 8016516:	6270      	str	r0, [r6, #36]	; 0x24
 8016518:	6044      	str	r4, [r0, #4]
 801651a:	6084      	str	r4, [r0, #8]
 801651c:	6004      	str	r4, [r0, #0]
 801651e:	60c4      	str	r4, [r0, #12]
 8016520:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8016524:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8016528:	b94c      	cbnz	r4, 801653e <__pow5mult+0x56>
 801652a:	f240 2171 	movw	r1, #625	; 0x271
 801652e:	4630      	mov	r0, r6
 8016530:	f7ff ff44 	bl	80163bc <__i2b>
 8016534:	2300      	movs	r3, #0
 8016536:	f8c8 0008 	str.w	r0, [r8, #8]
 801653a:	4604      	mov	r4, r0
 801653c:	6003      	str	r3, [r0, #0]
 801653e:	f04f 0800 	mov.w	r8, #0
 8016542:	07eb      	lsls	r3, r5, #31
 8016544:	d50a      	bpl.n	801655c <__pow5mult+0x74>
 8016546:	4639      	mov	r1, r7
 8016548:	4622      	mov	r2, r4
 801654a:	4630      	mov	r0, r6
 801654c:	f7ff ff3f 	bl	80163ce <__multiply>
 8016550:	4639      	mov	r1, r7
 8016552:	4681      	mov	r9, r0
 8016554:	4630      	mov	r0, r6
 8016556:	f7ff fe91 	bl	801627c <_Bfree>
 801655a:	464f      	mov	r7, r9
 801655c:	106d      	asrs	r5, r5, #1
 801655e:	d00b      	beq.n	8016578 <__pow5mult+0x90>
 8016560:	6820      	ldr	r0, [r4, #0]
 8016562:	b938      	cbnz	r0, 8016574 <__pow5mult+0x8c>
 8016564:	4622      	mov	r2, r4
 8016566:	4621      	mov	r1, r4
 8016568:	4630      	mov	r0, r6
 801656a:	f7ff ff30 	bl	80163ce <__multiply>
 801656e:	6020      	str	r0, [r4, #0]
 8016570:	f8c0 8000 	str.w	r8, [r0]
 8016574:	4604      	mov	r4, r0
 8016576:	e7e4      	b.n	8016542 <__pow5mult+0x5a>
 8016578:	4638      	mov	r0, r7
 801657a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801657e:	bf00      	nop
 8016580:	08019718 	.word	0x08019718

08016584 <__lshift>:
 8016584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8016588:	460c      	mov	r4, r1
 801658a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801658e:	6923      	ldr	r3, [r4, #16]
 8016590:	6849      	ldr	r1, [r1, #4]
 8016592:	eb0a 0903 	add.w	r9, sl, r3
 8016596:	68a3      	ldr	r3, [r4, #8]
 8016598:	4607      	mov	r7, r0
 801659a:	4616      	mov	r6, r2
 801659c:	f109 0501 	add.w	r5, r9, #1
 80165a0:	42ab      	cmp	r3, r5
 80165a2:	db31      	blt.n	8016608 <__lshift+0x84>
 80165a4:	4638      	mov	r0, r7
 80165a6:	f7ff fe35 	bl	8016214 <_Balloc>
 80165aa:	2200      	movs	r2, #0
 80165ac:	4680      	mov	r8, r0
 80165ae:	f100 0314 	add.w	r3, r0, #20
 80165b2:	4611      	mov	r1, r2
 80165b4:	4552      	cmp	r2, sl
 80165b6:	db2a      	blt.n	801660e <__lshift+0x8a>
 80165b8:	6920      	ldr	r0, [r4, #16]
 80165ba:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80165be:	f104 0114 	add.w	r1, r4, #20
 80165c2:	f016 021f 	ands.w	r2, r6, #31
 80165c6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80165ca:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80165ce:	d022      	beq.n	8016616 <__lshift+0x92>
 80165d0:	f1c2 0c20 	rsb	ip, r2, #32
 80165d4:	2000      	movs	r0, #0
 80165d6:	680e      	ldr	r6, [r1, #0]
 80165d8:	4096      	lsls	r6, r2
 80165da:	4330      	orrs	r0, r6
 80165dc:	f843 0b04 	str.w	r0, [r3], #4
 80165e0:	f851 0b04 	ldr.w	r0, [r1], #4
 80165e4:	458e      	cmp	lr, r1
 80165e6:	fa20 f00c 	lsr.w	r0, r0, ip
 80165ea:	d8f4      	bhi.n	80165d6 <__lshift+0x52>
 80165ec:	6018      	str	r0, [r3, #0]
 80165ee:	b108      	cbz	r0, 80165f4 <__lshift+0x70>
 80165f0:	f109 0502 	add.w	r5, r9, #2
 80165f4:	3d01      	subs	r5, #1
 80165f6:	4638      	mov	r0, r7
 80165f8:	f8c8 5010 	str.w	r5, [r8, #16]
 80165fc:	4621      	mov	r1, r4
 80165fe:	f7ff fe3d 	bl	801627c <_Bfree>
 8016602:	4640      	mov	r0, r8
 8016604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016608:	3101      	adds	r1, #1
 801660a:	005b      	lsls	r3, r3, #1
 801660c:	e7c8      	b.n	80165a0 <__lshift+0x1c>
 801660e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8016612:	3201      	adds	r2, #1
 8016614:	e7ce      	b.n	80165b4 <__lshift+0x30>
 8016616:	3b04      	subs	r3, #4
 8016618:	f851 2b04 	ldr.w	r2, [r1], #4
 801661c:	f843 2f04 	str.w	r2, [r3, #4]!
 8016620:	458e      	cmp	lr, r1
 8016622:	d8f9      	bhi.n	8016618 <__lshift+0x94>
 8016624:	e7e6      	b.n	80165f4 <__lshift+0x70>

08016626 <__mcmp>:
 8016626:	6903      	ldr	r3, [r0, #16]
 8016628:	690a      	ldr	r2, [r1, #16]
 801662a:	1a9b      	subs	r3, r3, r2
 801662c:	b530      	push	{r4, r5, lr}
 801662e:	d10c      	bne.n	801664a <__mcmp+0x24>
 8016630:	0092      	lsls	r2, r2, #2
 8016632:	3014      	adds	r0, #20
 8016634:	3114      	adds	r1, #20
 8016636:	1884      	adds	r4, r0, r2
 8016638:	4411      	add	r1, r2
 801663a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801663e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8016642:	4295      	cmp	r5, r2
 8016644:	d003      	beq.n	801664e <__mcmp+0x28>
 8016646:	d305      	bcc.n	8016654 <__mcmp+0x2e>
 8016648:	2301      	movs	r3, #1
 801664a:	4618      	mov	r0, r3
 801664c:	bd30      	pop	{r4, r5, pc}
 801664e:	42a0      	cmp	r0, r4
 8016650:	d3f3      	bcc.n	801663a <__mcmp+0x14>
 8016652:	e7fa      	b.n	801664a <__mcmp+0x24>
 8016654:	f04f 33ff 	mov.w	r3, #4294967295
 8016658:	e7f7      	b.n	801664a <__mcmp+0x24>

0801665a <__mdiff>:
 801665a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801665e:	460d      	mov	r5, r1
 8016660:	4607      	mov	r7, r0
 8016662:	4611      	mov	r1, r2
 8016664:	4628      	mov	r0, r5
 8016666:	4614      	mov	r4, r2
 8016668:	f7ff ffdd 	bl	8016626 <__mcmp>
 801666c:	1e06      	subs	r6, r0, #0
 801666e:	d108      	bne.n	8016682 <__mdiff+0x28>
 8016670:	4631      	mov	r1, r6
 8016672:	4638      	mov	r0, r7
 8016674:	f7ff fdce 	bl	8016214 <_Balloc>
 8016678:	2301      	movs	r3, #1
 801667a:	6103      	str	r3, [r0, #16]
 801667c:	6146      	str	r6, [r0, #20]
 801667e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016682:	bfa4      	itt	ge
 8016684:	4623      	movge	r3, r4
 8016686:	462c      	movge	r4, r5
 8016688:	4638      	mov	r0, r7
 801668a:	6861      	ldr	r1, [r4, #4]
 801668c:	bfa6      	itte	ge
 801668e:	461d      	movge	r5, r3
 8016690:	2600      	movge	r6, #0
 8016692:	2601      	movlt	r6, #1
 8016694:	f7ff fdbe 	bl	8016214 <_Balloc>
 8016698:	692b      	ldr	r3, [r5, #16]
 801669a:	60c6      	str	r6, [r0, #12]
 801669c:	6926      	ldr	r6, [r4, #16]
 801669e:	f105 0914 	add.w	r9, r5, #20
 80166a2:	f104 0214 	add.w	r2, r4, #20
 80166a6:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80166aa:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80166ae:	f100 0514 	add.w	r5, r0, #20
 80166b2:	f04f 0c00 	mov.w	ip, #0
 80166b6:	f852 ab04 	ldr.w	sl, [r2], #4
 80166ba:	f859 4b04 	ldr.w	r4, [r9], #4
 80166be:	fa1c f18a 	uxtah	r1, ip, sl
 80166c2:	b2a3      	uxth	r3, r4
 80166c4:	1ac9      	subs	r1, r1, r3
 80166c6:	0c23      	lsrs	r3, r4, #16
 80166c8:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80166cc:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80166d0:	b289      	uxth	r1, r1
 80166d2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80166d6:	45c8      	cmp	r8, r9
 80166d8:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80166dc:	4696      	mov	lr, r2
 80166de:	f845 3b04 	str.w	r3, [r5], #4
 80166e2:	d8e8      	bhi.n	80166b6 <__mdiff+0x5c>
 80166e4:	45be      	cmp	lr, r7
 80166e6:	d305      	bcc.n	80166f4 <__mdiff+0x9a>
 80166e8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80166ec:	b18b      	cbz	r3, 8016712 <__mdiff+0xb8>
 80166ee:	6106      	str	r6, [r0, #16]
 80166f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80166f4:	f85e 1b04 	ldr.w	r1, [lr], #4
 80166f8:	fa1c f381 	uxtah	r3, ip, r1
 80166fc:	141a      	asrs	r2, r3, #16
 80166fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8016702:	b29b      	uxth	r3, r3
 8016704:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8016708:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801670c:	f845 3b04 	str.w	r3, [r5], #4
 8016710:	e7e8      	b.n	80166e4 <__mdiff+0x8a>
 8016712:	3e01      	subs	r6, #1
 8016714:	e7e8      	b.n	80166e8 <__mdiff+0x8e>

08016716 <__d2b>:
 8016716:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801671a:	460e      	mov	r6, r1
 801671c:	2101      	movs	r1, #1
 801671e:	ec59 8b10 	vmov	r8, r9, d0
 8016722:	4615      	mov	r5, r2
 8016724:	f7ff fd76 	bl	8016214 <_Balloc>
 8016728:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801672c:	4607      	mov	r7, r0
 801672e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8016732:	bb34      	cbnz	r4, 8016782 <__d2b+0x6c>
 8016734:	9301      	str	r3, [sp, #4]
 8016736:	f1b8 0f00 	cmp.w	r8, #0
 801673a:	d027      	beq.n	801678c <__d2b+0x76>
 801673c:	a802      	add	r0, sp, #8
 801673e:	f840 8d08 	str.w	r8, [r0, #-8]!
 8016742:	f7ff fe0c 	bl	801635e <__lo0bits>
 8016746:	9900      	ldr	r1, [sp, #0]
 8016748:	b1f0      	cbz	r0, 8016788 <__d2b+0x72>
 801674a:	9a01      	ldr	r2, [sp, #4]
 801674c:	f1c0 0320 	rsb	r3, r0, #32
 8016750:	fa02 f303 	lsl.w	r3, r2, r3
 8016754:	430b      	orrs	r3, r1
 8016756:	40c2      	lsrs	r2, r0
 8016758:	617b      	str	r3, [r7, #20]
 801675a:	9201      	str	r2, [sp, #4]
 801675c:	9b01      	ldr	r3, [sp, #4]
 801675e:	61bb      	str	r3, [r7, #24]
 8016760:	2b00      	cmp	r3, #0
 8016762:	bf14      	ite	ne
 8016764:	2102      	movne	r1, #2
 8016766:	2101      	moveq	r1, #1
 8016768:	6139      	str	r1, [r7, #16]
 801676a:	b1c4      	cbz	r4, 801679e <__d2b+0x88>
 801676c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8016770:	4404      	add	r4, r0
 8016772:	6034      	str	r4, [r6, #0]
 8016774:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8016778:	6028      	str	r0, [r5, #0]
 801677a:	4638      	mov	r0, r7
 801677c:	b003      	add	sp, #12
 801677e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016782:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016786:	e7d5      	b.n	8016734 <__d2b+0x1e>
 8016788:	6179      	str	r1, [r7, #20]
 801678a:	e7e7      	b.n	801675c <__d2b+0x46>
 801678c:	a801      	add	r0, sp, #4
 801678e:	f7ff fde6 	bl	801635e <__lo0bits>
 8016792:	9b01      	ldr	r3, [sp, #4]
 8016794:	617b      	str	r3, [r7, #20]
 8016796:	2101      	movs	r1, #1
 8016798:	6139      	str	r1, [r7, #16]
 801679a:	3020      	adds	r0, #32
 801679c:	e7e5      	b.n	801676a <__d2b+0x54>
 801679e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80167a2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80167a6:	6030      	str	r0, [r6, #0]
 80167a8:	6918      	ldr	r0, [r3, #16]
 80167aa:	f7ff fdb9 	bl	8016320 <__hi0bits>
 80167ae:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80167b2:	e7e1      	b.n	8016778 <__d2b+0x62>

080167b4 <__ssprint_r>:
 80167b4:	6893      	ldr	r3, [r2, #8]
 80167b6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80167ba:	4681      	mov	r9, r0
 80167bc:	460c      	mov	r4, r1
 80167be:	4617      	mov	r7, r2
 80167c0:	2b00      	cmp	r3, #0
 80167c2:	d060      	beq.n	8016886 <__ssprint_r+0xd2>
 80167c4:	f04f 0b00 	mov.w	fp, #0
 80167c8:	f8d2 a000 	ldr.w	sl, [r2]
 80167cc:	465e      	mov	r6, fp
 80167ce:	b356      	cbz	r6, 8016826 <__ssprint_r+0x72>
 80167d0:	68a3      	ldr	r3, [r4, #8]
 80167d2:	429e      	cmp	r6, r3
 80167d4:	d344      	bcc.n	8016860 <__ssprint_r+0xac>
 80167d6:	89a2      	ldrh	r2, [r4, #12]
 80167d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80167dc:	d03e      	beq.n	801685c <__ssprint_r+0xa8>
 80167de:	6825      	ldr	r5, [r4, #0]
 80167e0:	6921      	ldr	r1, [r4, #16]
 80167e2:	eba5 0801 	sub.w	r8, r5, r1
 80167e6:	6965      	ldr	r5, [r4, #20]
 80167e8:	2302      	movs	r3, #2
 80167ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80167ee:	fb95 f5f3 	sdiv	r5, r5, r3
 80167f2:	f108 0301 	add.w	r3, r8, #1
 80167f6:	4433      	add	r3, r6
 80167f8:	429d      	cmp	r5, r3
 80167fa:	bf38      	it	cc
 80167fc:	461d      	movcc	r5, r3
 80167fe:	0553      	lsls	r3, r2, #21
 8016800:	d546      	bpl.n	8016890 <__ssprint_r+0xdc>
 8016802:	4629      	mov	r1, r5
 8016804:	4648      	mov	r0, r9
 8016806:	f7fd fb39 	bl	8013e7c <_malloc_r>
 801680a:	b998      	cbnz	r0, 8016834 <__ssprint_r+0x80>
 801680c:	230c      	movs	r3, #12
 801680e:	f8c9 3000 	str.w	r3, [r9]
 8016812:	89a3      	ldrh	r3, [r4, #12]
 8016814:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016818:	81a3      	strh	r3, [r4, #12]
 801681a:	2300      	movs	r3, #0
 801681c:	60bb      	str	r3, [r7, #8]
 801681e:	607b      	str	r3, [r7, #4]
 8016820:	f04f 30ff 	mov.w	r0, #4294967295
 8016824:	e031      	b.n	801688a <__ssprint_r+0xd6>
 8016826:	f8da b000 	ldr.w	fp, [sl]
 801682a:	f8da 6004 	ldr.w	r6, [sl, #4]
 801682e:	f10a 0a08 	add.w	sl, sl, #8
 8016832:	e7cc      	b.n	80167ce <__ssprint_r+0x1a>
 8016834:	4642      	mov	r2, r8
 8016836:	6921      	ldr	r1, [r4, #16]
 8016838:	9001      	str	r0, [sp, #4]
 801683a:	f7fd fd2d 	bl	8014298 <memcpy>
 801683e:	89a2      	ldrh	r2, [r4, #12]
 8016840:	9b01      	ldr	r3, [sp, #4]
 8016842:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8016846:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801684a:	81a2      	strh	r2, [r4, #12]
 801684c:	6123      	str	r3, [r4, #16]
 801684e:	6165      	str	r5, [r4, #20]
 8016850:	4443      	add	r3, r8
 8016852:	eba5 0508 	sub.w	r5, r5, r8
 8016856:	6023      	str	r3, [r4, #0]
 8016858:	60a5      	str	r5, [r4, #8]
 801685a:	4633      	mov	r3, r6
 801685c:	429e      	cmp	r6, r3
 801685e:	d200      	bcs.n	8016862 <__ssprint_r+0xae>
 8016860:	4633      	mov	r3, r6
 8016862:	461a      	mov	r2, r3
 8016864:	4659      	mov	r1, fp
 8016866:	6820      	ldr	r0, [r4, #0]
 8016868:	9301      	str	r3, [sp, #4]
 801686a:	f000 f857 	bl	801691c <memmove>
 801686e:	68a2      	ldr	r2, [r4, #8]
 8016870:	9b01      	ldr	r3, [sp, #4]
 8016872:	1ad2      	subs	r2, r2, r3
 8016874:	60a2      	str	r2, [r4, #8]
 8016876:	6822      	ldr	r2, [r4, #0]
 8016878:	4413      	add	r3, r2
 801687a:	6023      	str	r3, [r4, #0]
 801687c:	68bb      	ldr	r3, [r7, #8]
 801687e:	1b9e      	subs	r6, r3, r6
 8016880:	60be      	str	r6, [r7, #8]
 8016882:	2e00      	cmp	r6, #0
 8016884:	d1cf      	bne.n	8016826 <__ssprint_r+0x72>
 8016886:	2000      	movs	r0, #0
 8016888:	6078      	str	r0, [r7, #4]
 801688a:	b003      	add	sp, #12
 801688c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016890:	462a      	mov	r2, r5
 8016892:	4648      	mov	r0, r9
 8016894:	f000 f85c 	bl	8016950 <_realloc_r>
 8016898:	4603      	mov	r3, r0
 801689a:	2800      	cmp	r0, #0
 801689c:	d1d6      	bne.n	801684c <__ssprint_r+0x98>
 801689e:	6921      	ldr	r1, [r4, #16]
 80168a0:	4648      	mov	r0, r9
 80168a2:	f7ff fbd9 	bl	8016058 <_free_r>
 80168a6:	e7b1      	b.n	801680c <__ssprint_r+0x58>

080168a8 <__ascii_wctomb>:
 80168a8:	b149      	cbz	r1, 80168be <__ascii_wctomb+0x16>
 80168aa:	2aff      	cmp	r2, #255	; 0xff
 80168ac:	bf85      	ittet	hi
 80168ae:	238a      	movhi	r3, #138	; 0x8a
 80168b0:	6003      	strhi	r3, [r0, #0]
 80168b2:	700a      	strbls	r2, [r1, #0]
 80168b4:	f04f 30ff 	movhi.w	r0, #4294967295
 80168b8:	bf98      	it	ls
 80168ba:	2001      	movls	r0, #1
 80168bc:	4770      	bx	lr
 80168be:	4608      	mov	r0, r1
 80168c0:	4770      	bx	lr

080168c2 <_calloc_r>:
 80168c2:	b510      	push	{r4, lr}
 80168c4:	4351      	muls	r1, r2
 80168c6:	f7fd fad9 	bl	8013e7c <_malloc_r>
 80168ca:	4604      	mov	r4, r0
 80168cc:	b198      	cbz	r0, 80168f6 <_calloc_r+0x34>
 80168ce:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80168d2:	f022 0203 	bic.w	r2, r2, #3
 80168d6:	3a04      	subs	r2, #4
 80168d8:	2a24      	cmp	r2, #36	; 0x24
 80168da:	d81b      	bhi.n	8016914 <_calloc_r+0x52>
 80168dc:	2a13      	cmp	r2, #19
 80168de:	d917      	bls.n	8016910 <_calloc_r+0x4e>
 80168e0:	2100      	movs	r1, #0
 80168e2:	2a1b      	cmp	r2, #27
 80168e4:	6001      	str	r1, [r0, #0]
 80168e6:	6041      	str	r1, [r0, #4]
 80168e8:	d807      	bhi.n	80168fa <_calloc_r+0x38>
 80168ea:	f100 0308 	add.w	r3, r0, #8
 80168ee:	2200      	movs	r2, #0
 80168f0:	601a      	str	r2, [r3, #0]
 80168f2:	605a      	str	r2, [r3, #4]
 80168f4:	609a      	str	r2, [r3, #8]
 80168f6:	4620      	mov	r0, r4
 80168f8:	bd10      	pop	{r4, pc}
 80168fa:	2a24      	cmp	r2, #36	; 0x24
 80168fc:	6081      	str	r1, [r0, #8]
 80168fe:	60c1      	str	r1, [r0, #12]
 8016900:	bf11      	iteee	ne
 8016902:	f100 0310 	addne.w	r3, r0, #16
 8016906:	6101      	streq	r1, [r0, #16]
 8016908:	f100 0318 	addeq.w	r3, r0, #24
 801690c:	6141      	streq	r1, [r0, #20]
 801690e:	e7ee      	b.n	80168ee <_calloc_r+0x2c>
 8016910:	4603      	mov	r3, r0
 8016912:	e7ec      	b.n	80168ee <_calloc_r+0x2c>
 8016914:	2100      	movs	r1, #0
 8016916:	f7fd fcca 	bl	80142ae <memset>
 801691a:	e7ec      	b.n	80168f6 <_calloc_r+0x34>

0801691c <memmove>:
 801691c:	4288      	cmp	r0, r1
 801691e:	b510      	push	{r4, lr}
 8016920:	eb01 0302 	add.w	r3, r1, r2
 8016924:	d803      	bhi.n	801692e <memmove+0x12>
 8016926:	1e42      	subs	r2, r0, #1
 8016928:	4299      	cmp	r1, r3
 801692a:	d10c      	bne.n	8016946 <memmove+0x2a>
 801692c:	bd10      	pop	{r4, pc}
 801692e:	4298      	cmp	r0, r3
 8016930:	d2f9      	bcs.n	8016926 <memmove+0xa>
 8016932:	1881      	adds	r1, r0, r2
 8016934:	1ad2      	subs	r2, r2, r3
 8016936:	42d3      	cmn	r3, r2
 8016938:	d100      	bne.n	801693c <memmove+0x20>
 801693a:	bd10      	pop	{r4, pc}
 801693c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8016940:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8016944:	e7f7      	b.n	8016936 <memmove+0x1a>
 8016946:	f811 4b01 	ldrb.w	r4, [r1], #1
 801694a:	f802 4f01 	strb.w	r4, [r2, #1]!
 801694e:	e7eb      	b.n	8016928 <memmove+0xc>

08016950 <_realloc_r>:
 8016950:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016954:	4682      	mov	sl, r0
 8016956:	460c      	mov	r4, r1
 8016958:	b929      	cbnz	r1, 8016966 <_realloc_r+0x16>
 801695a:	4611      	mov	r1, r2
 801695c:	b003      	add	sp, #12
 801695e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016962:	f7fd ba8b 	b.w	8013e7c <_malloc_r>
 8016966:	9201      	str	r2, [sp, #4]
 8016968:	f7fd fcaa 	bl	80142c0 <__malloc_lock>
 801696c:	9a01      	ldr	r2, [sp, #4]
 801696e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8016972:	f102 080b 	add.w	r8, r2, #11
 8016976:	f1b8 0f16 	cmp.w	r8, #22
 801697a:	f1a4 0908 	sub.w	r9, r4, #8
 801697e:	f025 0603 	bic.w	r6, r5, #3
 8016982:	d90a      	bls.n	801699a <_realloc_r+0x4a>
 8016984:	f038 0807 	bics.w	r8, r8, #7
 8016988:	d509      	bpl.n	801699e <_realloc_r+0x4e>
 801698a:	230c      	movs	r3, #12
 801698c:	f8ca 3000 	str.w	r3, [sl]
 8016990:	2700      	movs	r7, #0
 8016992:	4638      	mov	r0, r7
 8016994:	b003      	add	sp, #12
 8016996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801699a:	f04f 0810 	mov.w	r8, #16
 801699e:	4590      	cmp	r8, r2
 80169a0:	d3f3      	bcc.n	801698a <_realloc_r+0x3a>
 80169a2:	45b0      	cmp	r8, r6
 80169a4:	f340 8145 	ble.w	8016c32 <_realloc_r+0x2e2>
 80169a8:	4ba8      	ldr	r3, [pc, #672]	; (8016c4c <_realloc_r+0x2fc>)
 80169aa:	f8d3 e008 	ldr.w	lr, [r3, #8]
 80169ae:	eb09 0106 	add.w	r1, r9, r6
 80169b2:	4571      	cmp	r1, lr
 80169b4:	469b      	mov	fp, r3
 80169b6:	684b      	ldr	r3, [r1, #4]
 80169b8:	d005      	beq.n	80169c6 <_realloc_r+0x76>
 80169ba:	f023 0001 	bic.w	r0, r3, #1
 80169be:	4408      	add	r0, r1
 80169c0:	6840      	ldr	r0, [r0, #4]
 80169c2:	07c7      	lsls	r7, r0, #31
 80169c4:	d447      	bmi.n	8016a56 <_realloc_r+0x106>
 80169c6:	f023 0303 	bic.w	r3, r3, #3
 80169ca:	4571      	cmp	r1, lr
 80169cc:	eb06 0703 	add.w	r7, r6, r3
 80169d0:	d119      	bne.n	8016a06 <_realloc_r+0xb6>
 80169d2:	f108 0010 	add.w	r0, r8, #16
 80169d6:	4287      	cmp	r7, r0
 80169d8:	db3f      	blt.n	8016a5a <_realloc_r+0x10a>
 80169da:	eb09 0308 	add.w	r3, r9, r8
 80169de:	eba7 0708 	sub.w	r7, r7, r8
 80169e2:	f047 0701 	orr.w	r7, r7, #1
 80169e6:	f8cb 3008 	str.w	r3, [fp, #8]
 80169ea:	605f      	str	r7, [r3, #4]
 80169ec:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80169f0:	f003 0301 	and.w	r3, r3, #1
 80169f4:	ea43 0308 	orr.w	r3, r3, r8
 80169f8:	f844 3c04 	str.w	r3, [r4, #-4]
 80169fc:	4650      	mov	r0, sl
 80169fe:	f7fd fc65 	bl	80142cc <__malloc_unlock>
 8016a02:	4627      	mov	r7, r4
 8016a04:	e7c5      	b.n	8016992 <_realloc_r+0x42>
 8016a06:	45b8      	cmp	r8, r7
 8016a08:	dc27      	bgt.n	8016a5a <_realloc_r+0x10a>
 8016a0a:	68cb      	ldr	r3, [r1, #12]
 8016a0c:	688a      	ldr	r2, [r1, #8]
 8016a0e:	60d3      	str	r3, [r2, #12]
 8016a10:	609a      	str	r2, [r3, #8]
 8016a12:	eba7 0008 	sub.w	r0, r7, r8
 8016a16:	280f      	cmp	r0, #15
 8016a18:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8016a1c:	eb09 0207 	add.w	r2, r9, r7
 8016a20:	f240 8109 	bls.w	8016c36 <_realloc_r+0x2e6>
 8016a24:	eb09 0108 	add.w	r1, r9, r8
 8016a28:	f003 0301 	and.w	r3, r3, #1
 8016a2c:	ea43 0308 	orr.w	r3, r3, r8
 8016a30:	f040 0001 	orr.w	r0, r0, #1
 8016a34:	f8c9 3004 	str.w	r3, [r9, #4]
 8016a38:	6048      	str	r0, [r1, #4]
 8016a3a:	6853      	ldr	r3, [r2, #4]
 8016a3c:	f043 0301 	orr.w	r3, r3, #1
 8016a40:	6053      	str	r3, [r2, #4]
 8016a42:	3108      	adds	r1, #8
 8016a44:	4650      	mov	r0, sl
 8016a46:	f7ff fb07 	bl	8016058 <_free_r>
 8016a4a:	4650      	mov	r0, sl
 8016a4c:	f7fd fc3e 	bl	80142cc <__malloc_unlock>
 8016a50:	f109 0708 	add.w	r7, r9, #8
 8016a54:	e79d      	b.n	8016992 <_realloc_r+0x42>
 8016a56:	2300      	movs	r3, #0
 8016a58:	4619      	mov	r1, r3
 8016a5a:	07e8      	lsls	r0, r5, #31
 8016a5c:	f100 8084 	bmi.w	8016b68 <_realloc_r+0x218>
 8016a60:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8016a64:	eba9 0505 	sub.w	r5, r9, r5
 8016a68:	6868      	ldr	r0, [r5, #4]
 8016a6a:	f020 0003 	bic.w	r0, r0, #3
 8016a6e:	4430      	add	r0, r6
 8016a70:	2900      	cmp	r1, #0
 8016a72:	d076      	beq.n	8016b62 <_realloc_r+0x212>
 8016a74:	4571      	cmp	r1, lr
 8016a76:	d150      	bne.n	8016b1a <_realloc_r+0x1ca>
 8016a78:	4403      	add	r3, r0
 8016a7a:	f108 0110 	add.w	r1, r8, #16
 8016a7e:	428b      	cmp	r3, r1
 8016a80:	db6f      	blt.n	8016b62 <_realloc_r+0x212>
 8016a82:	462f      	mov	r7, r5
 8016a84:	68ea      	ldr	r2, [r5, #12]
 8016a86:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8016a8a:	60ca      	str	r2, [r1, #12]
 8016a8c:	6091      	str	r1, [r2, #8]
 8016a8e:	1f32      	subs	r2, r6, #4
 8016a90:	2a24      	cmp	r2, #36	; 0x24
 8016a92:	d83b      	bhi.n	8016b0c <_realloc_r+0x1bc>
 8016a94:	2a13      	cmp	r2, #19
 8016a96:	d936      	bls.n	8016b06 <_realloc_r+0x1b6>
 8016a98:	6821      	ldr	r1, [r4, #0]
 8016a9a:	60a9      	str	r1, [r5, #8]
 8016a9c:	6861      	ldr	r1, [r4, #4]
 8016a9e:	60e9      	str	r1, [r5, #12]
 8016aa0:	2a1b      	cmp	r2, #27
 8016aa2:	d81c      	bhi.n	8016ade <_realloc_r+0x18e>
 8016aa4:	f105 0210 	add.w	r2, r5, #16
 8016aa8:	f104 0108 	add.w	r1, r4, #8
 8016aac:	6808      	ldr	r0, [r1, #0]
 8016aae:	6010      	str	r0, [r2, #0]
 8016ab0:	6848      	ldr	r0, [r1, #4]
 8016ab2:	6050      	str	r0, [r2, #4]
 8016ab4:	6889      	ldr	r1, [r1, #8]
 8016ab6:	6091      	str	r1, [r2, #8]
 8016ab8:	eb05 0208 	add.w	r2, r5, r8
 8016abc:	eba3 0308 	sub.w	r3, r3, r8
 8016ac0:	f043 0301 	orr.w	r3, r3, #1
 8016ac4:	f8cb 2008 	str.w	r2, [fp, #8]
 8016ac8:	6053      	str	r3, [r2, #4]
 8016aca:	686b      	ldr	r3, [r5, #4]
 8016acc:	f003 0301 	and.w	r3, r3, #1
 8016ad0:	ea43 0308 	orr.w	r3, r3, r8
 8016ad4:	606b      	str	r3, [r5, #4]
 8016ad6:	4650      	mov	r0, sl
 8016ad8:	f7fd fbf8 	bl	80142cc <__malloc_unlock>
 8016adc:	e759      	b.n	8016992 <_realloc_r+0x42>
 8016ade:	68a1      	ldr	r1, [r4, #8]
 8016ae0:	6129      	str	r1, [r5, #16]
 8016ae2:	68e1      	ldr	r1, [r4, #12]
 8016ae4:	6169      	str	r1, [r5, #20]
 8016ae6:	2a24      	cmp	r2, #36	; 0x24
 8016ae8:	bf01      	itttt	eq
 8016aea:	6922      	ldreq	r2, [r4, #16]
 8016aec:	61aa      	streq	r2, [r5, #24]
 8016aee:	6960      	ldreq	r0, [r4, #20]
 8016af0:	61e8      	streq	r0, [r5, #28]
 8016af2:	bf19      	ittee	ne
 8016af4:	f105 0218 	addne.w	r2, r5, #24
 8016af8:	f104 0110 	addne.w	r1, r4, #16
 8016afc:	f105 0220 	addeq.w	r2, r5, #32
 8016b00:	f104 0118 	addeq.w	r1, r4, #24
 8016b04:	e7d2      	b.n	8016aac <_realloc_r+0x15c>
 8016b06:	463a      	mov	r2, r7
 8016b08:	4621      	mov	r1, r4
 8016b0a:	e7cf      	b.n	8016aac <_realloc_r+0x15c>
 8016b0c:	4621      	mov	r1, r4
 8016b0e:	4638      	mov	r0, r7
 8016b10:	9301      	str	r3, [sp, #4]
 8016b12:	f7ff ff03 	bl	801691c <memmove>
 8016b16:	9b01      	ldr	r3, [sp, #4]
 8016b18:	e7ce      	b.n	8016ab8 <_realloc_r+0x168>
 8016b1a:	18c7      	adds	r7, r0, r3
 8016b1c:	45b8      	cmp	r8, r7
 8016b1e:	dc20      	bgt.n	8016b62 <_realloc_r+0x212>
 8016b20:	68cb      	ldr	r3, [r1, #12]
 8016b22:	688a      	ldr	r2, [r1, #8]
 8016b24:	60d3      	str	r3, [r2, #12]
 8016b26:	609a      	str	r2, [r3, #8]
 8016b28:	4628      	mov	r0, r5
 8016b2a:	68eb      	ldr	r3, [r5, #12]
 8016b2c:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8016b30:	60d3      	str	r3, [r2, #12]
 8016b32:	609a      	str	r2, [r3, #8]
 8016b34:	1f32      	subs	r2, r6, #4
 8016b36:	2a24      	cmp	r2, #36	; 0x24
 8016b38:	d842      	bhi.n	8016bc0 <_realloc_r+0x270>
 8016b3a:	2a13      	cmp	r2, #19
 8016b3c:	d93e      	bls.n	8016bbc <_realloc_r+0x26c>
 8016b3e:	6823      	ldr	r3, [r4, #0]
 8016b40:	60ab      	str	r3, [r5, #8]
 8016b42:	6863      	ldr	r3, [r4, #4]
 8016b44:	60eb      	str	r3, [r5, #12]
 8016b46:	2a1b      	cmp	r2, #27
 8016b48:	d824      	bhi.n	8016b94 <_realloc_r+0x244>
 8016b4a:	f105 0010 	add.w	r0, r5, #16
 8016b4e:	f104 0308 	add.w	r3, r4, #8
 8016b52:	681a      	ldr	r2, [r3, #0]
 8016b54:	6002      	str	r2, [r0, #0]
 8016b56:	685a      	ldr	r2, [r3, #4]
 8016b58:	6042      	str	r2, [r0, #4]
 8016b5a:	689b      	ldr	r3, [r3, #8]
 8016b5c:	6083      	str	r3, [r0, #8]
 8016b5e:	46a9      	mov	r9, r5
 8016b60:	e757      	b.n	8016a12 <_realloc_r+0xc2>
 8016b62:	4580      	cmp	r8, r0
 8016b64:	4607      	mov	r7, r0
 8016b66:	dddf      	ble.n	8016b28 <_realloc_r+0x1d8>
 8016b68:	4611      	mov	r1, r2
 8016b6a:	4650      	mov	r0, sl
 8016b6c:	f7fd f986 	bl	8013e7c <_malloc_r>
 8016b70:	4607      	mov	r7, r0
 8016b72:	2800      	cmp	r0, #0
 8016b74:	d0af      	beq.n	8016ad6 <_realloc_r+0x186>
 8016b76:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8016b7a:	f023 0301 	bic.w	r3, r3, #1
 8016b7e:	f1a0 0208 	sub.w	r2, r0, #8
 8016b82:	444b      	add	r3, r9
 8016b84:	429a      	cmp	r2, r3
 8016b86:	d11f      	bne.n	8016bc8 <_realloc_r+0x278>
 8016b88:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8016b8c:	f027 0703 	bic.w	r7, r7, #3
 8016b90:	4437      	add	r7, r6
 8016b92:	e73e      	b.n	8016a12 <_realloc_r+0xc2>
 8016b94:	68a3      	ldr	r3, [r4, #8]
 8016b96:	612b      	str	r3, [r5, #16]
 8016b98:	68e3      	ldr	r3, [r4, #12]
 8016b9a:	616b      	str	r3, [r5, #20]
 8016b9c:	2a24      	cmp	r2, #36	; 0x24
 8016b9e:	bf01      	itttt	eq
 8016ba0:	6923      	ldreq	r3, [r4, #16]
 8016ba2:	61ab      	streq	r3, [r5, #24]
 8016ba4:	6962      	ldreq	r2, [r4, #20]
 8016ba6:	61ea      	streq	r2, [r5, #28]
 8016ba8:	bf19      	ittee	ne
 8016baa:	f105 0018 	addne.w	r0, r5, #24
 8016bae:	f104 0310 	addne.w	r3, r4, #16
 8016bb2:	f105 0020 	addeq.w	r0, r5, #32
 8016bb6:	f104 0318 	addeq.w	r3, r4, #24
 8016bba:	e7ca      	b.n	8016b52 <_realloc_r+0x202>
 8016bbc:	4623      	mov	r3, r4
 8016bbe:	e7c8      	b.n	8016b52 <_realloc_r+0x202>
 8016bc0:	4621      	mov	r1, r4
 8016bc2:	f7ff feab 	bl	801691c <memmove>
 8016bc6:	e7ca      	b.n	8016b5e <_realloc_r+0x20e>
 8016bc8:	1f32      	subs	r2, r6, #4
 8016bca:	2a24      	cmp	r2, #36	; 0x24
 8016bcc:	d82d      	bhi.n	8016c2a <_realloc_r+0x2da>
 8016bce:	2a13      	cmp	r2, #19
 8016bd0:	d928      	bls.n	8016c24 <_realloc_r+0x2d4>
 8016bd2:	6823      	ldr	r3, [r4, #0]
 8016bd4:	6003      	str	r3, [r0, #0]
 8016bd6:	6863      	ldr	r3, [r4, #4]
 8016bd8:	6043      	str	r3, [r0, #4]
 8016bda:	2a1b      	cmp	r2, #27
 8016bdc:	d80e      	bhi.n	8016bfc <_realloc_r+0x2ac>
 8016bde:	f100 0308 	add.w	r3, r0, #8
 8016be2:	f104 0208 	add.w	r2, r4, #8
 8016be6:	6811      	ldr	r1, [r2, #0]
 8016be8:	6019      	str	r1, [r3, #0]
 8016bea:	6851      	ldr	r1, [r2, #4]
 8016bec:	6059      	str	r1, [r3, #4]
 8016bee:	6892      	ldr	r2, [r2, #8]
 8016bf0:	609a      	str	r2, [r3, #8]
 8016bf2:	4621      	mov	r1, r4
 8016bf4:	4650      	mov	r0, sl
 8016bf6:	f7ff fa2f 	bl	8016058 <_free_r>
 8016bfa:	e76c      	b.n	8016ad6 <_realloc_r+0x186>
 8016bfc:	68a3      	ldr	r3, [r4, #8]
 8016bfe:	6083      	str	r3, [r0, #8]
 8016c00:	68e3      	ldr	r3, [r4, #12]
 8016c02:	60c3      	str	r3, [r0, #12]
 8016c04:	2a24      	cmp	r2, #36	; 0x24
 8016c06:	bf01      	itttt	eq
 8016c08:	6923      	ldreq	r3, [r4, #16]
 8016c0a:	6103      	streq	r3, [r0, #16]
 8016c0c:	6961      	ldreq	r1, [r4, #20]
 8016c0e:	6141      	streq	r1, [r0, #20]
 8016c10:	bf19      	ittee	ne
 8016c12:	f100 0310 	addne.w	r3, r0, #16
 8016c16:	f104 0210 	addne.w	r2, r4, #16
 8016c1a:	f100 0318 	addeq.w	r3, r0, #24
 8016c1e:	f104 0218 	addeq.w	r2, r4, #24
 8016c22:	e7e0      	b.n	8016be6 <_realloc_r+0x296>
 8016c24:	4603      	mov	r3, r0
 8016c26:	4622      	mov	r2, r4
 8016c28:	e7dd      	b.n	8016be6 <_realloc_r+0x296>
 8016c2a:	4621      	mov	r1, r4
 8016c2c:	f7ff fe76 	bl	801691c <memmove>
 8016c30:	e7df      	b.n	8016bf2 <_realloc_r+0x2a2>
 8016c32:	4637      	mov	r7, r6
 8016c34:	e6ed      	b.n	8016a12 <_realloc_r+0xc2>
 8016c36:	f003 0301 	and.w	r3, r3, #1
 8016c3a:	431f      	orrs	r7, r3
 8016c3c:	f8c9 7004 	str.w	r7, [r9, #4]
 8016c40:	6853      	ldr	r3, [r2, #4]
 8016c42:	f043 0301 	orr.w	r3, r3, #1
 8016c46:	6053      	str	r3, [r2, #4]
 8016c48:	e6ff      	b.n	8016a4a <_realloc_r+0xfa>
 8016c4a:	bf00      	nop
 8016c4c:	2002012c 	.word	0x2002012c

08016c50 <_sbrk>:
 8016c50:	4b04      	ldr	r3, [pc, #16]	; (8016c64 <_sbrk+0x14>)
 8016c52:	6819      	ldr	r1, [r3, #0]
 8016c54:	4602      	mov	r2, r0
 8016c56:	b909      	cbnz	r1, 8016c5c <_sbrk+0xc>
 8016c58:	4903      	ldr	r1, [pc, #12]	; (8016c68 <_sbrk+0x18>)
 8016c5a:	6019      	str	r1, [r3, #0]
 8016c5c:	6818      	ldr	r0, [r3, #0]
 8016c5e:	4402      	add	r2, r0
 8016c60:	601a      	str	r2, [r3, #0]
 8016c62:	4770      	bx	lr
 8016c64:	20020928 	.word	0x20020928
 8016c68:	2002c394 	.word	0x2002c394

08016c6c <_init>:
 8016c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c6e:	bf00      	nop
 8016c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016c72:	bc08      	pop	{r3}
 8016c74:	469e      	mov	lr, r3
 8016c76:	4770      	bx	lr

08016c78 <_fini>:
 8016c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016c7a:	bf00      	nop
 8016c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016c7e:	bc08      	pop	{r3}
 8016c80:	469e      	mov	lr, r3
 8016c82:	4770      	bx	lr
