Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec  7 16:12:17 2022
| Host         : Earth running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (26)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: SP1/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[0].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[10].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[11].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[12].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[13].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[14].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[15].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[16].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[17].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[1].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[2].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[3].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[4].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[5].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[6].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[7].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[8].middleCLK/outCLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clkComp/genblk1[9].middleCLK/outCLK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clkComp/lastCLK/outCLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (26)
-------------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.526        0.000                      0                    1        0.389        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.526        0.000                      0                    1        0.389        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.389ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.526ns  (required time - arrival time)
  Source:                 clkComp/genblk1[0].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkComp/genblk1[0].middleCLK/outCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.642ns (42.349%)  route 0.874ns (57.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.620     5.141    clkComp/genblk1[0].middleCLK/sysCLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.518     5.659 f  clkComp/genblk1[0].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.874     6.533    clkComp/genblk1[0].middleCLK/outCLK
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.657 r  clkComp/genblk1[0].middleCLK/outCLK_i_1/O
                         net (fo=1, routed)           0.000     6.657    clkComp/genblk1[0].middleCLK/p_0_in
    SLICE_X60Y22         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysCLK (IN)
                         net (fo=0)                   0.000    10.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.845    clkComp/genblk1[0].middleCLK/sysCLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X60Y22         FDRE (Setup_fdre_C_D)        0.077    15.183    clkComp/genblk1[0].middleCLK/outCLK_reg
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  8.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 clkComp/genblk1[0].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkComp/genblk1[0].middleCLK/outCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.209ns (41.064%)  route 0.300ns (58.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.584     1.467    clkComp/genblk1[0].middleCLK/sysCLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.631 f  clkComp/genblk1[0].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.300     1.931    clkComp/genblk1[0].middleCLK/outCLK
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.976 r  clkComp/genblk1[0].middleCLK/outCLK_i_1/O
                         net (fo=1, routed)           0.000     1.976    clkComp/genblk1[0].middleCLK/p_0_in
    SLICE_X60Y22         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysCLK (IN)
                         net (fo=0)                   0.000     0.000    sysCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysCLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.851     1.978    clkComp/genblk1[0].middleCLK/sysCLK_IBUF_BUFG
    SLICE_X60Y22         FDRE                                         r  clkComp/genblk1[0].middleCLK/outCLK_reg/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.120     1.587    clkComp/genblk1[0].middleCLK/outCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.389    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y22   clkComp/genblk1[0].middleCLK/outCLK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clkComp/genblk1[0].middleCLK/outCLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clkComp/genblk1[0].middleCLK/outCLK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clkComp/genblk1[0].middleCLK/outCLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y22   clkComp/genblk1[0].middleCLK/outCLK_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenINST/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.414ns  (logic 4.327ns (58.361%)  route 3.087ns (41.639%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  sevenINST/ps_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevenINST/ps_reg[0]/Q
                         net (fo=13, routed)          1.165     1.621    calINST/Q[0]
    SLICE_X64Y19         LUT5 (Prop_lut5_I2_O)        0.153     1.774 r  calINST/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.922     3.696    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.718     7.414 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.414    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calINST/result_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.118ns  (logic 4.171ns (58.600%)  route 2.947ns (41.400%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  calINST/result_reg[0]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  calINST/result_reg[0]/Q
                         net (fo=6, routed)           1.139     1.657    calINST/result_reg_n_0_[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I1_O)        0.124     1.781 r  calINST/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808     3.589    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.118 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.118    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.072ns  (logic 4.084ns (57.757%)  route 2.987ns (42.243%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  sevenINST/ps_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevenINST/ps_reg[0]/Q
                         net (fo=13, routed)          1.184     1.640    calINST/Q[0]
    SLICE_X64Y19         LUT4 (Prop_lut4_I1_O)        0.124     1.764 r  calINST/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.804     3.567    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.072 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.072    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calINST/result_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.028ns  (logic 4.173ns (59.381%)  route 2.855ns (40.619%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  calINST/result_reg[0]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  calINST/result_reg[0]/Q
                         net (fo=6, routed)           0.980     1.498    calINST/result_reg_n_0_[0]
    SLICE_X64Y20         LUT6 (Prop_lut6_I1_O)        0.124     1.622 r  calINST/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.875     3.497    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.028 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.028    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.938ns  (logic 4.100ns (59.090%)  route 2.839ns (40.910%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  sevenINST/ps_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevenINST/ps_reg[0]/Q
                         net (fo=13, routed)          1.165     1.621    calINST/Q[0]
    SLICE_X64Y19         LUT5 (Prop_lut5_I3_O)        0.124     1.745 r  calINST/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.419    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.938 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.938    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.832ns  (logic 4.318ns (63.205%)  route 2.514ns (36.795%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  sevenINST/ps_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevenINST/ps_reg[0]/Q
                         net (fo=13, routed)          0.850     1.306    sevenINST/Q[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.150     1.456 r  sevenINST/sel_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.120    sel_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712     6.832 r  sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.832    sel[3]
    W4                                                                r  sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calINST/result_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.832ns  (logic 4.178ns (61.147%)  route 2.654ns (38.853%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  calINST/result_reg[0]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  calINST/result_reg[0]/Q
                         net (fo=6, routed)           1.129     1.647    calINST/result_reg_n_0_[0]
    SLICE_X64Y21         LUT6 (Prop_lut6_I2_O)        0.124     1.771 r  calINST/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     3.296    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.832 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.832    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.793ns  (logic 4.083ns (60.106%)  route 2.710ns (39.894%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  sevenINST/ps_reg[0]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenINST/ps_reg[0]/Q
                         net (fo=13, routed)          0.850     1.306    sevenINST/Q[0]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.430 r  sevenINST/sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.860     3.290    sel_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.793 r  sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.793    sel[0]
    U2                                                                r  sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenINST/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 4.103ns (60.492%)  route 2.680ns (39.508%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE                         0.000     0.000 r  sevenINST/ps_reg[1]/C
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevenINST/ps_reg[1]/Q
                         net (fo=12, routed)          1.012     1.468    sevenINST/Q[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.592 r  sevenINST/sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668     3.260    sel_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.783 r  sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.783    sel[2]
    V4                                                                r  sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calINST/result_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.729ns  (logic 4.177ns (62.078%)  route 2.552ns (37.922%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE                         0.000     0.000 r  calINST/result_reg[3]/C
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  calINST/result_reg[3]/Q
                         net (fo=7, routed)           0.882     1.400    calINST/result_reg_n_0_[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.524 r  calINST/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     3.194    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.729 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.729    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SP1/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SP1/pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE                         0.000     0.000 r  SP1/state_reg/C
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  SP1/state_reg/Q
                         net (fo=1, routed)           0.059     0.207    SP1/mealy[1]
    SLICE_X60Y20         LUT2 (Prop_lut2_I1_O)        0.098     0.305 r  SP1/pulse_i_1/O
                         net (fo=1, routed)           0.000     0.305    SP1/pulse_i_1_n_0
    SLICE_X60Y20         FDRE                                         r  SP1/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[12].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[12].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDRE                         0.000     0.000 r  clkComp/genblk1[12].middleCLK/outCLK_reg/C
    SLICE_X61Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[12].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[12].middleCLK/outCLK_reg_0
    SLICE_X61Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[12].middleCLK/outCLK_i_1__11/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[12].middleCLK/outCLK_i_1__11_n_0
    SLICE_X61Y21         FDRE                                         r  clkComp/genblk1[12].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[13].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[13].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  clkComp/genblk1[13].middleCLK/outCLK_reg/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[13].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[13].middleCLK/outCLK_reg_0
    SLICE_X59Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[13].middleCLK/outCLK_i_1__12/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[13].middleCLK/outCLK_i_1__12_n_0
    SLICE_X59Y21         FDRE                                         r  clkComp/genblk1[13].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[15].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[15].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDRE                         0.000     0.000 r  clkComp/genblk1[15].middleCLK/outCLK_reg/C
    SLICE_X61Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[15].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[15].middleCLK/outCLK_reg_0
    SLICE_X61Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[15].middleCLK/outCLK_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[15].middleCLK/outCLK_i_1__14_n_0
    SLICE_X61Y20         FDRE                                         r  clkComp/genblk1[15].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[17].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[17].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  clkComp/genblk1[17].middleCLK/outCLK_reg/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[17].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[17].middleCLK/outCLK_reg_0
    SLICE_X63Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[17].middleCLK/outCLK_i_1__16/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[17].middleCLK/outCLK_i_1__16_n_0
    SLICE_X63Y20         FDRE                                         r  clkComp/genblk1[17].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[1].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[1].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE                         0.000     0.000 r  clkComp/genblk1[1].middleCLK/outCLK_reg/C
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[1].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[1].middleCLK/outCLK_reg_0
    SLICE_X61Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[1].middleCLK/outCLK_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[1].middleCLK/outCLK_i_1__0_n_0
    SLICE_X61Y22         FDRE                                         r  clkComp/genblk1[1].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[5].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[5].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  clkComp/genblk1[5].middleCLK/outCLK_reg/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[5].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.168     0.309    clkComp/genblk1[5].middleCLK/outCLK_reg_0
    SLICE_X63Y23         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clkComp/genblk1[5].middleCLK/outCLK_i_1__4/O
                         net (fo=1, routed)           0.000     0.354    clkComp/genblk1[5].middleCLK/outCLK_i_1__4_n_0
    SLICE_X63Y23         FDRE                                         r  clkComp/genblk1[5].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/lastCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/lastCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE                         0.000     0.000 r  clkComp/lastCLK/outCLK_reg/C
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/lastCLK/outCLK_reg/Q
                         net (fo=5, routed)           0.180     0.321    clkComp/lastCLK/CLK
    SLICE_X63Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.366 r  clkComp/lastCLK/outCLK_i_1__17/O
                         net (fo=1, routed)           0.000     0.366    clkComp/lastCLK/outCLK_i_1__17_n_0
    SLICE_X63Y19         FDRE                                         r  clkComp/lastCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[11].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[11].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE                         0.000     0.000 r  clkComp/genblk1[11].middleCLK/outCLK_reg/C
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[11].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.185     0.326    clkComp/genblk1[11].middleCLK/outCLK_reg_0
    SLICE_X62Y21         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  clkComp/genblk1[11].middleCLK/outCLK_i_1__10/O
                         net (fo=1, routed)           0.000     0.371    clkComp/genblk1[11].middleCLK/outCLK_i_1__10_n_0
    SLICE_X62Y21         FDRE                                         r  clkComp/genblk1[11].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkComp/genblk1[3].middleCLK/outCLK_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clkComp/genblk1[3].middleCLK/outCLK_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  clkComp/genblk1[3].middleCLK/outCLK_reg/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clkComp/genblk1[3].middleCLK/outCLK_reg/Q
                         net (fo=2, routed)           0.185     0.326    clkComp/genblk1[3].middleCLK/outCLK_reg_0
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  clkComp/genblk1[3].middleCLK/outCLK_i_1__2/O
                         net (fo=1, routed)           0.000     0.371    clkComp/genblk1[3].middleCLK/outCLK_i_1__2_n_0
    SLICE_X62Y24         FDRE                                         r  clkComp/genblk1[3].middleCLK/outCLK_reg/D
  -------------------------------------------------------------------    -------------------





