-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Sun Jan 15 22:50:02 2023
-- Host        : DESKTOP-C3MDEKS running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/Alinx/Alinx7010/Self_learning/ov5640_mnist/ov5640_mnist.runs/W2_blkmem_synth_1/W2_blkmem_sim_netlist.vhdl
-- Design      : W2_blkmem
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity W2_blkmem_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 35 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    p_11_out : in STD_LOGIC_VECTOR ( 35 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 17 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of W2_blkmem_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end W2_blkmem_blk_mem_gen_mux;

architecture STRUCTURE of W2_blkmem_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(0),
      I1 => ram_douta(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(10),
      I1 => ram_douta(10),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(11),
      I1 => ram_douta(11),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(12),
      I1 => ram_douta(12),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(13),
      I1 => ram_douta(13),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(14),
      I1 => ram_douta(14),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(15),
      I1 => ram_douta(15),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(16),
      I1 => ram_douta(16),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(17),
      I1 => ram_douta(17),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(17)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(18),
      I1 => DOADO(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(18)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(19),
      I1 => DOADO(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(19)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(1),
      I1 => ram_douta(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(1)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(20),
      I1 => DOADO(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(20)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(21),
      I1 => DOADO(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(21)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(22),
      I1 => DOADO(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(22)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(23),
      I1 => DOADO(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(23)
    );
\douta[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(24),
      I1 => DOADO(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(24)
    );
\douta[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(25),
      I1 => DOADO(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(25)
    );
\douta[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(26),
      I1 => DOPADOP(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(26)
    );
\douta[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(27),
      I1 => DOADO(8),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(27)
    );
\douta[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(28),
      I1 => DOADO(9),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(28)
    );
\douta[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(29),
      I1 => DOADO(10),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(29)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(2),
      I1 => ram_douta(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(2)
    );
\douta[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(30),
      I1 => DOADO(11),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(30)
    );
\douta[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(31),
      I1 => DOADO(12),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(31)
    );
\douta[32]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(32),
      I1 => DOADO(13),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(32)
    );
\douta[33]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(33),
      I1 => DOADO(14),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(33)
    );
\douta[34]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(34),
      I1 => DOADO(15),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(34)
    );
\douta[35]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(35),
      I1 => DOPADOP(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(35)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(3),
      I1 => ram_douta(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(4),
      I1 => ram_douta(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(5),
      I1 => ram_douta(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(6),
      I1 => ram_douta(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(7),
      I1 => ram_douta(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(8),
      I1 => ram_douta(8),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => p_11_out(9),
      I1 => ram_douta(9),
      I2 => sel_pipe(1),
      I3 => sel_pipe(0),
      O => douta(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity W2_blkmem_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of W2_blkmem_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end W2_blkmem_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of W2_blkmem_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"EFAE16CDB6164ABE14F748C4CFF9942D1A2433EEF10E659C08FB3B1F90E3437B",
      INITP_01 => X"6EBBA42F528D0C3A2A539527136DF296A028D5AFAFD028DB3136AFE03A67885E",
      INITP_02 => X"919EEED52B5F3562EAA43F438D5ABE2A16C4F642EFF314A53D95CBECB0681A21",
      INITP_03 => X"A216FABED5A57B849EEA90690F202A8EB91E46CC48AABC0B9133022EB3C5A13C",
      INITP_04 => X"06891BAAB84A1173427BBB02F50DC4E7B1B1F9626532FF302E53C858BE1B1FD5",
      INITP_05 => X"3D4F2166EFA559139419EFF85799E612BCE752E52C94CAB7813CD66430FCA55F",
      INITP_06 => X"C0F529D4BBE6D4A9DA603AFCF96E00D55ABB8657C52702AAFE55B539D0A3E4A1",
      INITP_07 => X"7B5B84A353FBBB40C47F54FABD816C1B6136FEF47F5798DFFAB846C127532EE7",
      INIT_00 => X"2873C4412B14E525842682610EEE12D7E1068BC98CF4B5D9F3F9469D6CE12647",
      INIT_01 => X"863BA345CCE0B4CE31255A097F5681B01A12CEE0C5C2F9ADB3D575451FB949AB",
      INIT_02 => X"E8A791704DBF66EB6B99AF37B058EC7EAEE2F7F9C8561E7FD1615E244D72877A",
      INIT_03 => X"3B8EFFDCCC778D6065FA6190D6428E639A84CA00F81C7B4995A14972D31EE2B9",
      INIT_04 => X"AA3BB0465BC835CC309CCBF7F82A0B0DFCD11093847C6FC3EF5D9111A82989B6",
      INIT_05 => X"261F92019913D30275A682B5DDCFE973AB011340C585908700C7C317B6238400",
      INIT_06 => X"F0068EC9117022B345117BB45BBC8CC1E3A0EA18498783BD9EF78EAEF831B9C6",
      INIT_07 => X"4F89CF001D5CB0D2FC97993B9500E5E56B5ACB78D6907067E8829D88FB6DD754",
      INIT_08 => X"B9F31FB93EA172EED3F9F1E196FC85B5B5C777DA3814A425A36D5BAC82720222",
      INIT_09 => X"74A9565D8B28DA31751CBF47B55D19822CE012BDCE4AE51CFB7AE0840EA39CC0",
      INIT_0A => X"4EB0A9A4B6AFE8A79BEB60266DB88A0AEB898A8BBE55CCC4EF9DA0FAAE389C6C",
      INIT_0B => X"D1118CD79EAC49B7FDBDFFDDEEEF20BD1E71B7D2DEAA7766FCD70F30979AAB26",
      INIT_0C => X"C4A69CF073B8F326FCE04B80943DF44A9353CDAF0E2BC96AC937482A759002C3",
      INIT_0D => X"03A4ED26D0DAD5D7773E91B7ABA6CCBA7CE8C52B179C957C06A6B75C7A026475",
      INIT_0E => X"C703162F7A73BA81F1E8583D116C7A9667BE9D4BDF28C52FF8414BA66B1AB47C",
      INIT_0F => X"8308893F3F0352A8A3F650C2AEB3C3F3CB12A29A149D6F0881FD064860AFBA59",
      INIT_10 => X"F799C10985AC74B6E3676CCA4336A222158F9E587E59AB4C5B884F29A5B47006",
      INIT_11 => X"87C7EB1986E756C71EBA65EACD97AE4FC832E6A54CE864842A61DF92EA5A03D6",
      INIT_12 => X"12DE4C905ADE6B91C6859A5D185F96AD034458C256A3EF37CA8BE8D0C0B906B1",
      INIT_13 => X"55C47052E352DF3ABB8FF96F1DADC16BD244C5041D9E7715E0BDA03A9E329B48",
      INIT_14 => X"D75C2CD960C7AA73E9896CEBE0C011D52B805EB84CEEA84819B9DDE4BB41D3B2",
      INIT_15 => X"812B3E80A116A215B3F3B4882300951FBDC108877AE3C663EA69557EE186AC73",
      INIT_16 => X"A648A3CDE7F307034ED373A6BCA09B6219CC32FB43819F62B67E995BEFAA2F55",
      INIT_17 => X"27CC8644C14E4D83EACEFB557337B97B6647C438DD27DACB6C1539DA49CBC63B",
      INIT_18 => X"AC2BF8830CC2D9B7B81D6AE97545E367A3DE92EED04B3CEBCBF2BCC9882D364A",
      INIT_19 => X"F917C9A52303BBBD0FC79DFB3D9432AF55A3C63B5E089EB7ABE32F0740D67F56",
      INIT_1A => X"F96D5E32C971D46E3FF79DFD4D20928F9D7CD6D0BF9943443BE18A0A210EA8FC",
      INIT_1B => X"F369A29ED3B27B9186D8DE15B4BF8B48E9B63651C8C7BFDDE2E557D263AF9E9E",
      INIT_1C => X"31CF9DD8BE4A8B525EB0307F8D92D593576680C0021D6295521EF22BD4E2AB90",
      INIT_1D => X"8784DAB45BEF65D9498AA2A5D03EDB4FCB9D1F52A348ABEACC35B8C59CE8DC40",
      INIT_1E => X"F9DA4D79BEDFDA3E5D00EBA1AC404ED39754C93A83BFFE0A02B39C25C84D780E",
      INIT_1F => X"6744F43829B110B89B3A636D37FEFB1605D0869D5EB82EA4C5C8ECDFBF08C7D7",
      INIT_20 => X"544420D62175DBE3366437CCAD1EEB84C41D8C5A44F6881B5DF8B26A37AEEC81",
      INIT_21 => X"8A0A0F378B1AA8D0763F2A5F75F0FE7FCA9510FB23F7677AD1456912A7A3EBE3",
      INIT_22 => X"214C6001C0BDBAFC5A84D829F5FD6B01C7783D6899EBA3480BC6CDC25BE87A51",
      INIT_23 => X"21E3EE15011523B0A42DC26A5EAF87674352CBD47433C0CB34C10E0516F2964C",
      INIT_24 => X"9417E2B5AFA6125FAFAF22F88CE1765460C7A3176EC718F6E14F075AFF767D28",
      INIT_25 => X"7E4487BE8637D070D577288972733624C7E39CD7F3F3CC2C2F0A3171C2FF0BA6",
      INIT_26 => X"EE6ECD31D47124559F5065AB1EEC5D00183ADBF963C9AFF8058CD2772BA3516C",
      INIT_27 => X"C2222CA37E58791BBD23329C59A4DEE882DE9131DCA52D2CAD6ABD2925B8D60F",
      INIT_28 => X"5F97C832B4CEF4449B984E0FBC731BA1D95BED1E0109B812DFC0DA7B97D446E4",
      INIT_29 => X"AA14088224CC64CCA29D83BEB24AD5AFD4DA9A2D222DC4C835382CE25632D9A1",
      INIT_2A => X"E2FAA739D86A4819653EC5FBDD1B900AC2A4CB8248E2A5590EB0C68516AFC4F9",
      INIT_2B => X"075A12DC997AEACFEE15BD6711D9E10E1EBC7A01C19A10ECCA44C25CF7DF1332",
      INIT_2C => X"2567BAA2FBED75A68096EE17DFF8D1CEBE4A98EB5B91307FD2CFC9894052C46E",
      INIT_2D => X"D40644D6EDBE66A0828084A7C247B1C95F9DA44A52769F86C5C3E2ABF8360CEC",
      INIT_2E => X"9F476D14F0D2B08DA8F4E6485D8837F4B5F3EDA471F612FD90EE362FE70D9225",
      INIT_2F => X"C68572962017A4414099A6B56AF2DB9420C57EE173DD671B7F5A8ACEEEBC647F",
      INIT_30 => X"3120B6329464D16E943D187CF444911D3DC7CDBB251C15ADE970C965C06F9545",
      INIT_31 => X"A685ADC3BFBCB9CC58C9490A833DE86A7725A95F77CE334B90B3B1E6F16164F0",
      INIT_32 => X"A0CDB5C12698E8C71910D29E1C0F9934D076DC8B500AD79A21077E67AFD465C4",
      INIT_33 => X"72753447DF3011D52B8063F50592F701D9B90E2B064CE1DB49BA83B9E700AA44",
      INIT_34 => X"E11CDBE5F44866F6791307F8C2408444AD875040C18622F8BD29447DFF37D35F",
      INIT_35 => X"E996E0409A81B1E871702A104F8CDED29EDAAEE014E854937302444DBA4903A4",
      INIT_36 => X"81E345D0A47F5A0A810A92610264CCA2C9F64A223BA2A959181F43CDFD78EDD0",
      INIT_37 => X"E7D65783CF78DC0A446D8FCFD26A161EDC3A6396A3F018697BC2D5FC671B55E0",
      INIT_38 => X"1375B69F836117ED6809BF6ECDC097EBFC2A0F073F46566BD735CD783B7AF0CC",
      INIT_39 => X"33EC91F23CD9A0B8F83EB6D0B48F04D477327485C86A9DF2F24AC3D803039142",
      INIT_3A => X"75901A67BC1BB2A4F2A239FFC738B781D29E18614E2AB0760796658FBD671F78",
      INIT_3B => X"711663E6E4A67CF02E7B9864B3F406436B512F0CDDCEAA01E75FDEF02CE5460B",
      INIT_3C => X"5AD2D50CBB482B97B0DA1EC32DC39028E4D9B3877D77A30D4B038C90B4CFB43D",
      INIT_3D => X"9F1F0126C703223AC1CFE93A8EC9FF9AFE05B1AA96769D4B928E23A0012C85D9",
      INIT_3E => X"7EE87A813450B98753F941608F005EEBDB4DB5CBB1DFD2E1149D5446BB30EB86",
      INIT_3F => X"0E08F28ED3EBB0C1D0B6DFC03D9A57D464C5C8EF00999DC988D4B97517DA72D7",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => ram_douta(16 downto 9),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => ram_douta(17),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(10),
      O => \^device_7series.no_bmm_info.sp.simple_prim18.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    p_11_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1_n_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"13E02110E1320E3223013332101E12001F3222F2231100230213F12010E0323F",
      INITP_01 => X"33F1122010322112E12000F3323E2321010221003E00000F0233F22330012211",
      INITP_02 => X"31013E03010F2331E2031101320313F12211E0323E3010111201103E03010F20",
      INITP_03 => X"000000000000000000000000000000F3121110310112E13110F0232F21301002",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000092D50000916EFFFFE3F50000EF91000100DE00015EB700027C38FFFF855E",
      INIT_01 => X"0001C7860001D2BB000283190000AB19FFFFCE4300007A7600001D2A000151F5",
      INIT_02 => X"0001B85F0000FF9900014AA000016E470002465C0002F9B20001B3770000C5B1",
      INIT_03 => X"0000258FFFFF9829000012DE0001357C0001C1AB00026435FFFFC2D70000B301",
      INIT_04 => X"000274C10002CF940001006CFFFFD29E000039F000007C530001B5B30000AFF2",
      INIT_05 => X"0000BB410000FEBC00016CD80002BE7B00024C3E0001CF82000071140001025A",
      INIT_06 => X"FFFFD7D40000D7A200015BC8000140470002F8F8FFFFC49A0000D15D0001EFBB",
      INIT_07 => X"0002C3A50000AC73FFFFBB0A000019730000142D0001935F0000A09E000013B8",
      INIT_08 => X"0000C83E00015F9A0002651D0002D1720001855E0000D3FC0001B8920002360D",
      INIT_09 => X"0000D706000162BC0001ABA600028EC8FFFFA8720000A7520001D3F30000B2F9",
      INIT_0A => X"0000D3B4FFFF91E800006A140000E7F10001B33A0000CF1A0000545FFFFF8EE0",
      INIT_0B => X"00014F0800028F260002E29A000159520000EBA10001952C000231F20002DA73",
      INIT_0C => X"0001869D0001908F00027D5CFFFFF60F0000C5830001FCEA000079AE00015D88",
      INIT_0D => X"FFFF95C7000014BB0000610000016AF20000C68C0000198EFFFFB09B00001618",
      INIT_0E => X"0002EC5A0002E68500017F3000006DB100010222000224470002E206000051BF",
      INIT_0F => X"000129C1000214DCFFFFFC7300010E080002328E0000B6090000EEA20001CE97",
      INIT_10 => X"00008142000020D800015AE00000CD970000551CFFFFDB99000001680001D982",
      INIT_11 => X"0002BA410001F377000108D00001E81600022F9D000275F00000B594FFFFF69F",
      INIT_12 => X"000282A6FFFFC5F50000EC340002014B000104D600013A590001655B0002B514",
      INIT_13 => X"000073670001078A0000A3E800003228FFFFE5C30000CF300001560B00016559",
      INIT_14 => X"00018BD4000083EB000186080001FDAD0002F90F0000C41BFFFFCBD1000022DC",
      INIT_15 => X"FFFFA49A0000CA010002200200009823000127A700015F3F0002D3710002FA67",
      INIT_16 => X"0001714000009B60000073B8FFFFFC1200000B09000112DC0001708F0002EF0C",
      INIT_17 => X"0000948C0001FC4000024B030002F57C0000F1B1FFFF893300004B4A000020C7",
      INIT_18 => X"0000DAB800020F450000F2F900012B5C000161B9000286AD0002DD7D000198C5",
      INIT_19 => X"00008310000067C6FFFFF63C0000D706000142BC00018BA600023595FFFF9A49",
      INIT_1A => X"0001FD8800023B6D0002A57D0000D196FFFFB1E8000003470000316C00014DFC",
      INIT_1B => X"000200980000B9AE00014A2200017BA2000279A10002A7D70001680B00010DBF",
      INIT_1C => X"000000000000000000000000000000000000000000000000FFFFAF430000ACDF",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 5) => addra(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => addra(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"10000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => p_11_out(16 downto 9),
      DOADO(7 downto 0) => p_11_out(7 downto 0),
      DOBDO(15 downto 8) => p_11_out(34 downto 27),
      DOBDO(7 downto 0) => p_11_out(25 downto 18),
      DOPADOP(1) => p_11_out(17),
      DOPADOP(0) => p_11_out(8),
      DOPBDOP(1) => p_11_out(35),
      DOPBDOP(0) => p_11_out(26),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1_n_0\,
      ENBWREN => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1_n_0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(10),
      I1 => addra(9),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \addra[10]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"03000000300300C000000C00C03000000300300C000000C00C03000000300300",
      INITP_01 => X"300C000000C00C03000000300300C000000C00C03000000300300C000000C00C",
      INITP_02 => X"00C03000000300300C000000C00C03000000300300C000000C00C03000000300",
      INITP_03 => X"300300C000000F00C03000000300300C000000C00C03000000300300C000000C",
      INITP_04 => X"00C00C03000000300300C000000C00C03000000300300C000000C00C03000000",
      INITP_05 => X"000300300C000000C00C03000000300300C000000C00C03000000300300C0000",
      INITP_06 => X"00000C00C03000000300300C000000C00C03000000300300C000000C00C03000",
      INITP_07 => X"000000300300C000000F00C03000000300300C000000C00C03000000300300C0",
      INIT_00 => X"00000001000200020000FFFF00000000000100000000FFFF0000000100010002",
      INIT_01 => X"00000000FFFF0000000100010002FFFF00010001000000000001000200020001",
      INIT_02 => X"000100000001000100020002000100000001000100020001FFFF000000000001",
      INIT_03 => X"000200020000FFFF00000000000100000000FFFF0000000100010002FFFF0000",
      INIT_04 => X"FFFF0000000100010002FFFF0000000200000001000100020002000100000001",
      INIT_05 => X"0001000100020002000100000001000100020001FFFF00000000000100000000",
      INIT_06 => X"0000FFFF00000000000100000000FFFF0000000100010002FFFF000000010000",
      INIT_07 => X"000100010002FFFF000000010000000000010002000200010000000100010002",
      INIT_08 => X"00020002000100000001000100020000FFFF00000000000100000000FFFF0000",
      INIT_09 => X"00000000000100000000FFFF0000000100010002FFFF00000001000000010001",
      INIT_0A => X"0002FFFF0000000100000001000100020002000100000001000100020000FFFF",
      INIT_0B => X"000100000001000200020000FFFF00000000000100000000FFFF000000010001",
      INIT_0C => X"000100000000FFFF0000000100010002FFFF0000000200000000000100020002",
      INIT_0D => X"0001000100000000000100020002000100000001000200020001FFFF00000000",
      INIT_0E => X"0001000200020000FFFF00000000000100000000FFFF0000000100010002FFFF",
      INIT_0F => X"0000FFFF0000000100010002FFFF000000010000000100010002000200010000",
      INIT_10 => X"00000000000100020002000100000001000200020000FFFF0000000000010000",
      INIT_11 => X"00020000FFFF00000000000100000000FFFF0000000100010002FFFF00000002",
      INIT_12 => X"0000000100010002FFFF00000002000000010001000200020001000000010002",
      INIT_13 => X"000100020002000100000001000200020000FFFF00000000000100000000FFFF",
      INIT_14 => X"FFFF00000000000100000000FFFF0000000100010002FFFF0001000100000000",
      INIT_15 => X"00010002FFFF0000000100000001000100020002000100000001000200020000",
      INIT_16 => X"0002000100000001000200020000FFFF00000000000100000000FFFF00000001",
      INIT_17 => X"0000000100000000FFFF0000000100010002FFFF000000010000000100010002",
      INIT_18 => X"FFFF0000000200000000000100020002000100000001000200020000FFFF0000",
      INIT_19 => X"00000001000200020001FFFF00000000000100000000FFFF0000000100010002",
      INIT_1A => X"00000000FFFF0000000100010002FFFF00000001000000010001000200020001",
      INIT_1B => X"000100000000000100020002000100000001000200020000FFFF000000000001",
      INIT_1C => X"000200020000FFFF00000000000100000000FFFF0000000100010002FFFF0000",
      INIT_1D => X"FFFF0000000100010002FFFF0000000100000001000100020002000100000001",
      INIT_1E => X"0000000100020002000100000001000200020000FFFFFFFF0000000100000000",
      INIT_1F => X"0000FFFF00000000000100000000FFFF0000000100010002FFFF000000010000",
      INIT_20 => X"000100010002FFFF000100020000000000010002000200010000000100020002",
      INIT_21 => X"00020002000100000001000200020000FFFF00000000000100000000FFFF0000",
      INIT_22 => X"00000000000100000000FFFF0000000100010002FFFF00000002000000010001",
      INIT_23 => X"0002FFFF0001000200000000000100020002000100000001000200020001FFFF",
      INIT_24 => X"000100000001000200020001FFFF00000000000100000000FFFF000000010001",
      INIT_25 => X"000100000000FFFF0000000100010002FFFF0000000100000001000100020002",
      INIT_26 => X"0000000100000001000100020002000100010001000200020001FFFF00000000",
      INIT_27 => X"0001000200020000FFFF00000000000100000000FFFF0000000100010002FFFF",
      INIT_28 => X"0000FFFF0000000100010002FFFF000100010000000100010002000200010000",
      INIT_29 => X"00000001000100020002000100000001000100020001FFFF0000000000010000",
      INIT_2A => X"00020000FFFF00000000000100000000FFFF0000000100010002FFFF00010001",
      INIT_2B => X"0000000100010002FFFF00000002000000010001000200020001000000010002",
      INIT_2C => X"000100020002000100000001000100020000FFFF00000000000100000000FFFF",
      INIT_2D => X"FFFF00000000000100000000FFFF0000000100010002FFFF0000000100000001",
      INIT_2E => X"00010002FFFF0000000100000001000100020002000100010001000200020000",
      INIT_2F => X"0002000100000001000200020000FFFF00000000000100000000FFFF00000001",
      INIT_30 => X"0000000100000000FFFF0000000100010002FFFF000100020000000000010002",
      INIT_31 => X"FFFF0000000100000001000100020002000100000001000200020000FFFF0000",
      INIT_32 => X"00000001000200020001FFFF00000000000100000000FFFF0000000100010002",
      INIT_33 => X"00000000FFFF0000000100010002FFFF00000002000100000001000200020001",
      INIT_34 => X"000100000000000100020002000100000001000200020001FFFF000000000001",
      INIT_35 => X"000100020000FFFF00000000000100000000FFFF0000000100010002FFFF0001",
      INIT_36 => X"FFFF0000000100010002FFFF0001000100000001000100020002000100000001",
      INIT_37 => X"0000000100020002000100000001000200020000FFFF00000000000100000000",
      INIT_38 => X"0001FFFF00000000000100000000FFFF0000000100010002FFFF000000020000",
      INIT_39 => X"000100010002FFFF000000010000000100010002000200010000000100020002",
      INIT_3A => X"00020002000100000001000200020000FFFF00000000000100000000FFFF0000",
      INIT_3B => X"00000000000100000000FFFF0000000100010002FFFF00000001000000010001",
      INIT_3C => X"0002FFFF0000000200000001000100020002000100000001000200020000FFFF",
      INIT_3D => X"000100010001000200020000FFFFFFFF0000000100000000FFFF000000010001",
      INIT_3E => X"000100000000FFFF0000000100010002FFFF0000000100000001000100020002",
      INIT_3F => X"0001000100000000000100020002000100000001000200020000FFFF00000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 4) => addra(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => DOPADOP(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => \addra[10]\,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_38\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000000000000000003F3F000000000000000000003F3F0000000000000000",
      INIT_01 => X"000000003F3F00000000000000003F3F00000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000003F3F000000000000",
      INIT_03 => X"0000000000003F3F000000000000000000003F3F00000000000000003F3F0000",
      INIT_04 => X"3F3F00000000000000003F3F0000000000000000000000000000000000000000",
      INIT_05 => X"00000000000000000000000000000000000000003F3F00000000000000000000",
      INIT_06 => X"00003F3F000000000000000000003F3F00000000000000003F3F000000000000",
      INIT_07 => X"0000000000003F3F000000000000000000000000000000000000000000000000",
      INIT_08 => X"000000000000000000000000000000003F3F000000000000000000003F3F0000",
      INIT_09 => X"000000000000000000003F3F00000000000000003F3F00000000000000000000",
      INIT_0A => X"00003F3F00000000000000000000000000000000000000000000000000003F3F",
      INIT_0B => X"0000000000000000000000003F3F000000000000000000003F3F000000000000",
      INIT_0C => X"0000000000003F3F00000000000000003F3F0000000000000000000000000000",
      INIT_0D => X"00000000000000000000000000000000000000000000000000003F3F00000000",
      INIT_0E => X"00000000000000003F3F000000000000000000003F3F00000000000000003F3F",
      INIT_0F => X"00003F3F00000000000000003F3F000000000000000000000000000000000000",
      INIT_10 => X"000000000000000000000000000000000000000000003F3F0000000000000000",
      INIT_11 => X"000000003F3F000000000000000000003F3F00000000000000003F3F00000000",
      INIT_12 => X"00000000000000003F3F00000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000003F3F000000000000000000003F3F",
      INIT_14 => X"3F3F000000000000000000003F3F00000000000000003F3F0000000000000000",
      INIT_15 => X"000000003F3F0000000000000000000000000000000000000000000000000000",
      INIT_16 => X"00000000000000000000000000003F3F000000000000000000003F3F00000000",
      INIT_17 => X"00000000000000003F3F00000000000000003F3F000000000000000000000000",
      INIT_18 => X"3F3F00000000000000000000000000000000000000000000000000003F3F0000",
      INIT_19 => X"000000000000000000003F3F000000000000000000003F3F0000000000000000",
      INIT_1A => X"000000003F3F00000000000000003F3F00000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000003F3F000000000000",
      INIT_1C => X"0000000000003F3F000000000000000000003F3F00000000000000003F3F0000",
      INIT_1D => X"3F3F00000000000000003F3F0000000000000000000000000000000000000000",
      INIT_1E => X"00000000000000000000000000000000000000003F3F3F3F0000000000000000",
      INIT_1F => X"00003F3F000000000000000000003F3F00000000000000003F3F000000000000",
      INIT_20 => X"0000000000003F3F000000000000000000000000000000000000000000000000",
      INIT_21 => X"000000000000000000000000000000003F3F000000000000000000003F3F0000",
      INIT_22 => X"000000000000000000003F3F00000000000000003F3F00000000000000000000",
      INIT_23 => X"00003F3F00000000000000000000000000000000000000000000000000003F3F",
      INIT_24 => X"0000000000000000000000003F3F000000000000000000003F3F000000000000",
      INIT_25 => X"0000000000003F3F00000000000000003F3F0000000000000000000000000000",
      INIT_26 => X"00000000000000000000000000000000000000000000000000003F3F00000000",
      INIT_27 => X"00000000000000003F3F000000000000000000003F3F00000000000000003F3F",
      INIT_28 => X"00003F3F00000000000000003F3F000000000000000000000000000000000000",
      INIT_29 => X"000000000000000000000000000000000000000000003F3F0000000000000000",
      INIT_2A => X"000000003F3F000000000000000000003F3F00000000000000003F3F00000000",
      INIT_2B => X"00000000000000003F3F00000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000003F3F000000000000000000003F3F",
      INIT_2D => X"3F3F000000000000000000003F3F00000000000000003F3F0000000000000000",
      INIT_2E => X"000000003F3F0000000000000000000000000000000000000000000000000000",
      INIT_2F => X"00000000000000000000000000003F3F000000000000000000003F3F00000000",
      INIT_30 => X"00000000000000003F3F00000000000000003F3F000000000000000000000000",
      INIT_31 => X"3F3F00000000000000000000000000000000000000000000000000003F3F0000",
      INIT_32 => X"000000000000000000003F3F000000000000000000003F3F0000000000000000",
      INIT_33 => X"000000003F3F00000000000000003F3F00000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000003F3F000000000000",
      INIT_35 => X"0000000000003F3F000000000000000000003F3F00000000000000003F3F0000",
      INIT_36 => X"3F3F00000000000000003F3F0000000000000000000000000000000000000000",
      INIT_37 => X"00000000000000000000000000000000000000003F3F00000000000000000000",
      INIT_38 => X"00003F3F000000000000000000003F3F00000000000000003F3F000000000000",
      INIT_39 => X"0000000000003F3F000000000000000000000000000000000000000000000000",
      INIT_3A => X"000000000000000000000000000000003F3F000000000000000000003F3F0000",
      INIT_3B => X"000000000000000000003F3F00000000000000003F3F00000000000000000000",
      INIT_3C => X"00003F3F00000000000000000000000000000000000000000000000000003F3F",
      INIT_3D => X"0000000000000000000000003F3F3F3F00000000000000003F3F000000000000",
      INIT_3E => X"0000000000003F3F00000000000000003F3F0000000000000000000000000000",
      INIT_3F => X"00000000000000000000000000000000000000000000000000003F3F00000000",
      INIT_40 => X"00000000000000003F3F000000000000000000003F3F00000000000000003F3F",
      INIT_41 => X"00003F3F00000000000000003F3F000000000000000000000000000000000000",
      INIT_42 => X"000000000000000000000000000000000000000000003F3F0000000000000000",
      INIT_43 => X"000000003F3F000000000000000000003F3F00000000000000003F3F00000000",
      INIT_44 => X"00000000000000003F3F00000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000003F3F000000000000000000003F3F",
      INIT_46 => X"3F3F000000000000000000003F3F00000000000000003F3F0000000000000000",
      INIT_47 => X"000000003F3F0000000000000000000000000000000000000000000000000000",
      INIT_48 => X"00000000000000000000000000003F3F000000000000000000003F3F00000000",
      INIT_49 => X"00000000000000003F3F00000000000000003F3F000000000000000000000000",
      INIT_4A => X"3F3F00000000000000000000000000000000000000000000000000003F3F0000",
      INIT_4B => X"000000000000000000003F3F000000000000000000003F3F0000000000000000",
      INIT_4C => X"000000003F3F00000000000000003F3F00000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000003F3F000000000000",
      INIT_4E => X"000000000000000000000000000000000000000000000000000000003F3F0000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_38\,
      DOADO(13 downto 8) => douta(11 downto 6),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity W2_blkmem_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of W2_blkmem_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end W2_blkmem_blk_mem_gen_prim_width;

architecture STRUCTURE of W2_blkmem_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.W2_blkmem_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ram_douta(17 downto 0) => ram_douta(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \W2_blkmem_blk_mem_gen_prim_width__parameterized0\ is
  port (
    p_11_out : out STD_LOGIC_VECTOR ( 35 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \W2_blkmem_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \W2_blkmem_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \W2_blkmem_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      p_11_out(35 downto 0) => p_11_out(35 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \W2_blkmem_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    \addra[10]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \W2_blkmem_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \W2_blkmem_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \W2_blkmem_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOPADOP(1 downto 0) => DOPADOP(1 downto 0),
      addra(9 downto 0) => addra(9 downto 0),
      \addra[10]\ => \addra[10]\,
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \W2_blkmem_blk_mem_gen_prim_width__parameterized2\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \W2_blkmem_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \W2_blkmem_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \W2_blkmem_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\W2_blkmem_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity W2_blkmem_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of W2_blkmem_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end W2_blkmem_blk_mem_gen_generic_cstr;

architecture STRUCTURE of W2_blkmem_blk_mem_gen_generic_cstr is
  signal p_11_out : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal ram_douta : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \ramloop[0].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_9\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.W2_blkmem_blk_mem_gen_mux
     port map (
      DOADO(15) => \ramloop[2].ram.r_n_0\,
      DOADO(14) => \ramloop[2].ram.r_n_1\,
      DOADO(13) => \ramloop[2].ram.r_n_2\,
      DOADO(12) => \ramloop[2].ram.r_n_3\,
      DOADO(11) => \ramloop[2].ram.r_n_4\,
      DOADO(10) => \ramloop[2].ram.r_n_5\,
      DOADO(9) => \ramloop[2].ram.r_n_6\,
      DOADO(8) => \ramloop[2].ram.r_n_7\,
      DOADO(7) => \ramloop[2].ram.r_n_8\,
      DOADO(6) => \ramloop[2].ram.r_n_9\,
      DOADO(5) => \ramloop[2].ram.r_n_10\,
      DOADO(4) => \ramloop[2].ram.r_n_11\,
      DOADO(3) => \ramloop[2].ram.r_n_12\,
      DOADO(2) => \ramloop[2].ram.r_n_13\,
      DOADO(1) => \ramloop[2].ram.r_n_14\,
      DOADO(0) => \ramloop[2].ram.r_n_15\,
      DOPADOP(1) => \ramloop[2].ram.r_n_16\,
      DOPADOP(0) => \ramloop[2].ram.r_n_17\,
      addra(1 downto 0) => addra(10 downto 9),
      clka => clka,
      douta(35 downto 0) => douta(35 downto 0),
      p_11_out(35 downto 0) => p_11_out(35 downto 0),
      ram_douta(17 downto 0) => ram_douta(17 downto 0)
    );
\ramloop[0].ram.r\: entity work.W2_blkmem_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ => \ramloop[0].ram.r_n_18\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ram_douta(17 downto 0) => ram_douta(17 downto 0)
    );
\ramloop[1].ram.r\: entity work.\W2_blkmem_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      p_11_out(35 downto 0) => p_11_out(35 downto 0)
    );
\ramloop[2].ram.r\: entity work.\W2_blkmem_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(15) => \ramloop[2].ram.r_n_0\,
      DOADO(14) => \ramloop[2].ram.r_n_1\,
      DOADO(13) => \ramloop[2].ram.r_n_2\,
      DOADO(12) => \ramloop[2].ram.r_n_3\,
      DOADO(11) => \ramloop[2].ram.r_n_4\,
      DOADO(10) => \ramloop[2].ram.r_n_5\,
      DOADO(9) => \ramloop[2].ram.r_n_6\,
      DOADO(8) => \ramloop[2].ram.r_n_7\,
      DOADO(7) => \ramloop[2].ram.r_n_8\,
      DOADO(6) => \ramloop[2].ram.r_n_9\,
      DOADO(5) => \ramloop[2].ram.r_n_10\,
      DOADO(4) => \ramloop[2].ram.r_n_11\,
      DOADO(3) => \ramloop[2].ram.r_n_12\,
      DOADO(2) => \ramloop[2].ram.r_n_13\,
      DOADO(1) => \ramloop[2].ram.r_n_14\,
      DOADO(0) => \ramloop[2].ram.r_n_15\,
      DOPADOP(1) => \ramloop[2].ram.r_n_16\,
      DOPADOP(0) => \ramloop[2].ram.r_n_17\,
      addra(9 downto 0) => addra(9 downto 0),
      \addra[10]\ => \ramloop[0].ram.r_n_18\,
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\W2_blkmem_blk_mem_gen_prim_width__parameterized2\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(47 downto 36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity W2_blkmem_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of W2_blkmem_blk_mem_gen_top : entity is "blk_mem_gen_top";
end W2_blkmem_blk_mem_gen_top;

architecture STRUCTURE of W2_blkmem_blk_mem_gen_top is
begin
\valid.cstr\: entity work.W2_blkmem_blk_mem_gen_generic_cstr
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(47 downto 0) => douta(47 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity W2_blkmem_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    clka : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of W2_blkmem_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end W2_blkmem_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of W2_blkmem_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.W2_blkmem_blk_mem_gen_top
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(47 downto 0) => douta(47 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity W2_blkmem_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 47 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 47 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 47 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     5.2805330000000001 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "W2_blkmem.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "W2_blkmem.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 1250;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 1250;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 48;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 48;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 1250;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 1250;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 48;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of W2_blkmem_blk_mem_gen_v8_4_1 : entity is 48;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of W2_blkmem_blk_mem_gen_v8_4_1 : entity is "yes";
end W2_blkmem_blk_mem_gen_v8_4_1;

architecture STRUCTURE of W2_blkmem_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(47) <= \<const0>\;
  doutb(46) <= \<const0>\;
  doutb(45) <= \<const0>\;
  doutb(44) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.W2_blkmem_blk_mem_gen_v8_4_1_synth
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      douta(47 downto 0) => douta(47 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity W2_blkmem is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of W2_blkmem : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of W2_blkmem : entity is "W2_blkmem,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of W2_blkmem : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of W2_blkmem : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end W2_blkmem;

architecture STRUCTURE of W2_blkmem is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "3";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "1";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.2805330000000001 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "W2_blkmem.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "W2_blkmem.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1250;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1250;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 48;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 48;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1250;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1250;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 48;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 48;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.W2_blkmem_blk_mem_gen_v8_4_1
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => B"00000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      dinb(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      douta(47 downto 0) => douta(47 downto 0),
      doutb(47 downto 0) => NLW_U0_doutb_UNCONNECTED(47 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(47 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(47 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
