
---------- Begin Simulation Statistics ----------
final_tick                                27419979375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1236                       # Simulator instruction rate (inst/s)
host_mem_usage                                9369068                       # Number of bytes of host memory used
host_op_rate                                     1269                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11264.45                       # Real time elapsed on the host
host_tick_rate                                1472694                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13923129                       # Number of instructions simulated
sim_ops                                      14296743                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016589                       # Number of seconds simulated
sim_ticks                                 16589099375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.589389                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   46074                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                60953                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                675                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5269                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             58781                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6981                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8480                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1499                       # Number of indirect misses.
system.cpu.branchPred.lookups                  105121                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17674                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1229                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      571334                       # Number of instructions committed
system.cpu.committedOps                        629357                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.839077                       # CPI: cycles per instruction
system.cpu.discardedOps                         14233                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             335392                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            141466                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            64144                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1385532                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.260479                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      648                       # number of quiesce instructions executed
system.cpu.numCycles                          2193395                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       648                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  383162     60.88%     60.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1566      0.25%     61.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::MemRead                 149293     23.72%     84.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 95336     15.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   629357                       # Class of committed instruction
system.cpu.quiesceCycles                     24349185                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          807863                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          451                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              253873                       # Transaction distribution
system.membus.trans_dist::ReadResp             259152                       # Transaction distribution
system.membus.trans_dist::WriteReq              98289                       # Transaction distribution
system.membus.trans_dist::WriteResp             98289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          610                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4764                       # Transaction distribution
system.membus.trans_dist::ReadExReq               307                       # Transaction distribution
system.membus.trans_dist::ReadExResp              306                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4565                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           714                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       690746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       690746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 720869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       292160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       292160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14562                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124162                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22103532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22103532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22519854                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            358266                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001306                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036119                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  357798     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     468      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              358266                       # Request fanout histogram
system.membus.reqLayer6.occupancy           807546765                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13863375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13003062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2578625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13257789                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1510897630                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           23164750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       237056                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       237056                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       564630                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       564630                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1482752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1603372                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7634                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14562                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22740992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23724032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25493198                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2672999375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          1740197                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          737                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2229105221                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1276566000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3950546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19752730                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2962909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3950546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30616731                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3950546                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2962909                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6913455                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3950546                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19752730                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6913455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6913455                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37530187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2962909                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6913455                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9876365                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2962909                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1018741                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3981651                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2962909                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9876365                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1018741                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13858016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       253213                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       253213                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92160                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92160                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       690746                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22103532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       403793                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       403793    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       403793                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    860180765                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1358212000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1938410234                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15802184                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39505460                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1993717878                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39505460                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39565740                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79071200                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1977915694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55367924                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39505460                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2072789078                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37879808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17170432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35127296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8122368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       536576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5025792                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35554914                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1912064259                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    335796409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2283415582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1082449601                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1035043049                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2117492650                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35554914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2994513860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1370839458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4400908232                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       292160                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1472                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       293632                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       292160                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       292160                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4565                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           23                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4588                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17611565                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        88733                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17700298                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17611565                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17611565                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17611565                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        88733                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17700298                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16187392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16269100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5937280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       252928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          610                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92770                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    975784859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1018741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3846381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             980710262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2353353                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15802184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    335796409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3950546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            357902492                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2353353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15862465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1311581268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3950546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1018741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3846381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1338612754                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006373938250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          480                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          480                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              460242                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97813                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254211                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92770                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254211                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92770                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8350827015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1269160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15013917015                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32899.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59149.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       513                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   236606                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86066                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254210                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92770                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  221565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.037031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.095733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.265198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          716      2.99%      2.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          689      2.88%      5.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          522      2.18%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          332      1.39%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          399      1.67%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          453      1.89%     13.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          325      1.36%     14.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          324      1.35%     15.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20166     84.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     528.822917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1356.321054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           397     82.71%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.21%     82.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.42%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.62%     83.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      3.75%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.42%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.62%     88.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.21%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      1.46%     90.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           23      4.79%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.21%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      1.46%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      1.67%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      1.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           480                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     193.277083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.160484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    373.608338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            363     75.62%     75.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            21      4.38%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      0.83%     80.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.21%     81.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.62%     81.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.83%     82.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.42%     82.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.42%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.21%     83.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      1.25%     84.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     15.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           480                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16245248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5937472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16269164                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5937280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       979.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       357.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    980.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    357.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16589231250                       # Total gap between requests
system.mem_ctrls.avgGap                      47810.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16163136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5569600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60280.547930589513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 974322694.356636881828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1018741.260026962729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3850239.157422613353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2422795.782426253892                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15802183.956716457382                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 335738539.754211366177                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3950545.989179114345                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       252928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          610                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1704235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14951345040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18623280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42244460                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  38550714460                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6854857935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 298682524495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3901654640                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85211.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59113.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70276.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42329.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63197892.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1673549.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3431554.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3810209.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11809140.525000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8240114.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        461655131.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       128931276.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     158800490.100000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     138384882.825001                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     217458046.499998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1125279082.350005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.832440                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11353647510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    897540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4337987490                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1296                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           648                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23485326.967593                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    142391692.126408                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.15%      0.15% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          647     99.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             648                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12201487500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15218491875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       202397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           202397                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       202397                       # number of overall hits
system.cpu.icache.overall_hits::total          202397                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4565                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4565                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4565                       # number of overall misses
system.cpu.icache.overall_misses::total          4565                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    198044375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198044375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    198044375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198044375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       206962                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       206962                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       206962                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       206962                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022057                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022057                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022057                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022057                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43383.214677                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43383.214677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43383.214677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43383.214677                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4565                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4565                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4565                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4565                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    191095125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    191095125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    191095125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    191095125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022057                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022057                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022057                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022057                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.925520                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.925520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.925520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.925520                       # average overall mshr miss latency
system.cpu.icache.replacements                   4400                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       202397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          202397                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4565                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4565                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    198044375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198044375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       206962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       206962                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022057                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43383.214677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43383.214677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4565                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4565                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    191095125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    191095125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022057                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.925520                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.925520                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           445.231720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2098032                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4400                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            476.825455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   445.231720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.869593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.869593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            418489                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           418489                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       237678                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           237678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       237678                       # number of overall hits
system.cpu.dcache.overall_hits::total          237678                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1263                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1263                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1263                       # number of overall misses
system.cpu.dcache.overall_misses::total          1263                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     92780875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     92780875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     92780875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     92780875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       238941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       238941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       238941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       238941                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005286                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005286                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73460.708630                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73460.708630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73460.708630                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73460.708630                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          610                       # number of writebacks
system.cpu.dcache.writebacks::total               610                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          242                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1021                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1021                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     75797000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75797000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     75797000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75797000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14373250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14373250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004273                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004273                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004273                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004273                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74238.001959                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74238.001959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74238.001959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74238.001959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.138017                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.138017                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    974                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       149288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          149288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          727                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           727                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55751375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55751375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       150015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       150015                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004846                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004846                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76686.898212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76686.898212                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          660                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          660                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53933750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53933750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14373250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14373250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004760                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75537.464986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75537.464986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21777.651515                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21777.651515                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        88390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          88390                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          536                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37029500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37029500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        88926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        88926                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69084.888060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69084.888060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          307                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21863250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21863250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003452                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71215.798046                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71215.798046                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.499099                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20120                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               974                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.657084                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.499099                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          383                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            956784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           956784                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27419979375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                27420946250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1236                       # Simulator instruction rate (inst/s)
host_mem_usage                                9369068                       # Number of bytes of host memory used
host_op_rate                                     1269                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11264.48                       # Real time elapsed on the host
host_tick_rate                                1472777                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13923650                       # Number of instructions simulated
sim_ops                                      14297388                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016590                       # Number of seconds simulated
sim_ticks                                 16590066250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.505357                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   46093                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                61046                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                676                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5284                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             58798                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6981                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8480                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1499                       # Number of indirect misses.
system.cpu.branchPred.lookups                  105250                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17710                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1229                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      571855                       # Number of instructions committed
system.cpu.committedOps                        630002                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.838284                       # CPI: cycles per instruction
system.cpu.discardedOps                         14280                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             335812                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            141641                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            64195                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1386324                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.260533                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      648                       # number of quiesce instructions executed
system.cpu.numCycles                          2194942                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       648                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  383535     60.88%     60.88% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1567      0.25%     61.13% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.13% # Class of committed instruction
system.cpu.op_class_0::MemRead                 149444     23.72%     84.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 95455     15.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   630002                       # Class of committed instruction
system.cpu.quiesceCycles                     24349185                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          808618                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          451                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10989                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              253873                       # Transaction distribution
system.membus.trans_dist::ReadResp             259162                       # Transaction distribution
system.membus.trans_dist::WriteReq              98289                       # Transaction distribution
system.membus.trans_dist::WriteResp             98289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          615                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4771                       # Transaction distribution
system.membus.trans_dist::ReadExReq               308                       # Transaction distribution
system.membus.trans_dist::ReadExResp              308                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4572                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           717                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2973                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10938                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16607                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       690746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       690746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 720904                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       292608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       292608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       103424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14562                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       124802                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22103532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22103532                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22520942                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            358278                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001312                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036195                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  357808     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     470      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              358278                       # Request fanout histogram
system.membus.reqLayer6.occupancy           807577515                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13863375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            13025890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2578625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13286539                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1510897630                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy           23199750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       237056                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       237056                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       564630                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       564630                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4858                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10938                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1421312                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1482752                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1603372                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7634                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14562                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22740992                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     23724032                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     25493198                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2672999375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.1                       # Network utilization (%)
system.acctest.local_bus.numRequests          1740197                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          737                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2229105221                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1276566000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3950316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19751579                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2962737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3950316                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     30614947                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3950316                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2962737                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6913053                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3950316                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19751579                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6913053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6913053                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     37528000                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2962737                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6913053                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9875789                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2962737                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1018682                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3981419                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2962737                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9875789                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1018682                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13857208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       253213                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       253213                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        92160                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        92160                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       679936                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       690746                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21757952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22103532                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       403793                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       403793    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       403793                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    860180765                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1358212000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1938297263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15801263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     39503157                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1993601683                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39503157                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39563435                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79066592                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1977800420                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55364698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     39503157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2072668275                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5570560                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37879808                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17170432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35127296                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       174080                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8122368                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       536576                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5025792                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     35552842                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1911952823                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    335776839                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2283282503                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1082386515                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1034982726                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2117369242                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     35552842                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2994339338                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1370759565                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4400651745                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       292608                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       294144                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       292608                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       292608                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4572                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4596                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     17637543                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        92586                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       17730128                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     17637543                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     17637543                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     17637543                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        92586                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      17730128                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16187392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16269356                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5570560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5937600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       252928                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          615                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        87040                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92775                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        60277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    975727990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1018682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3861588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             980668537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2372504                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15801263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    335776839                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3950316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            357900922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2372504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15861540                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1311504829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3950316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1018682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3861588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1338569459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       615.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    339589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006373938250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          480                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          480                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              460253                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97813                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92775                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92775                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8350827015                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1269175000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15013995765                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32898.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59148.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       513                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   236609                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   86066                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254213                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92775                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  221565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1597                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.037031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   838.095733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.265198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          716      2.99%      2.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          689      2.88%      5.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          522      2.18%      8.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          332      1.39%      9.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          399      1.67%     11.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          453      1.89%     13.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          325      1.36%     14.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          324      1.35%     15.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20166     84.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23926                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     528.822917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1356.321054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           397     82.71%     82.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.21%     82.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.42%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            3      0.62%     83.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           18      3.75%     87.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.42%     88.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.62%     88.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.21%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      1.46%     90.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           23      4.79%     95.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.21%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            7      1.46%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      1.67%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      1.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           480                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     193.277083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.160484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    373.608338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            363     75.62%     75.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            21      4.38%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      0.83%     80.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.21%     81.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            3      0.62%     81.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      0.83%     82.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.42%     82.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.42%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.21%     83.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            6      1.25%     84.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           73     15.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           480                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16245440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   24256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5937472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16269356                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5937600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       979.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       357.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    980.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    357.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16590094375                       # Total gap between requests
system.mem_ctrls.avgGap                      47811.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16163136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5569600                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 60277.034758676746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 974265910.481219410896                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1018681.887421636959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3861587.954779867083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2422654.581020735670                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15801262.999778557569                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 335718972.791926026344                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3950315.749944639392                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       252928                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1001                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          615                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        87040                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1704235                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14951345040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     18623280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42323210                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  38550714460                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   6854857935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 298682524495                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3901654640                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     85211.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59113.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70276.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42280.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  62684088.55                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1673549.30                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3431554.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3810209.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11809140.525000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8240114.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        461662406.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       128931276.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     158800490.100000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     138411000.562501                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     217458046.499998                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1125312475.087505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.830499                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11353647510                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    897540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4338954365                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1296                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           648                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23485326.967593                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    142391692.126408                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows            1      0.15%      0.15% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          647     99.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value          625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545322250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             648                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12202454375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15218491875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       202583                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           202583                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       202583                       # number of overall hits
system.cpu.icache.overall_hits::total          202583                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4572                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4572                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4572                       # number of overall misses
system.cpu.icache.overall_misses::total          4572                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    198348750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198348750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    198348750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198348750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       207155                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       207155                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       207155                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       207155                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.022070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.022070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.022070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.022070                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43383.366142                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43383.366142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43383.366142                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43383.366142                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4572                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4572                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4572                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4572                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    191387875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    191387875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    191387875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    191387875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.022070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.022070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.022070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.022070                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41860.865048                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41860.865048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41860.865048                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41860.865048                       # average overall mshr miss latency
system.cpu.icache.replacements                   4407                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       202583                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          202583                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4572                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4572                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    198348750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198348750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       207155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       207155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.022070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.022070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43383.366142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43383.366142                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4572                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4572                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    191387875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    191387875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.022070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.022070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41860.865048                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41860.865048                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           445.231823                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4123509                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4854                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            849.507417                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   445.231823                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.869593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.869593                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            418882                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           418882                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       237962                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           237962                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       237962                       # number of overall hits
system.cpu.dcache.overall_hits::total          237962                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1267                       # number of overall misses
system.cpu.dcache.overall_misses::total          1267                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     93172375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     93172375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     93172375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     93172375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       239229                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       239229                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       239229                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       239229                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005296                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005296                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73537.786109                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73537.786109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73537.786109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73537.786109                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          615                       # number of writebacks
system.cpu.dcache.writebacks::total               615                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          242                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          242                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          242                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1025                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1025                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6789                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76099375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76099375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76099375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76099375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14373250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14373250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004285                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004285                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004285                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004285                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74243.292683                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74243.292683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74243.292683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74243.292683                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2117.138017                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2117.138017                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    979                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       149452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          149452                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           730                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     55921375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     55921375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       150182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       150182                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004861                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76604.623288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76604.623288                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          717                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          717                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          660                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          660                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     54099000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     54099000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14373250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14373250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75451.882845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75451.882845                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21777.651515                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21777.651515                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        88510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          88510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37251000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37251000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        89047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        89047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006031                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69368.715084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69368.715084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6129                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     22000375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     22000375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003459                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71429.788961                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71429.788961                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.499362                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              240360                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1489                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.423774                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.499362                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987303                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          124                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          378                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            957941                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           957941                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  27420946250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
