--- /nix/store/650ba1vdbm71dcfcsb3872j6q3zbil1w-test-outputs/ICache/ICache.log
+++ /nix/store/cpdlyhkvn56avjf4idy5izcqdxniax3w-test-outputs/ICache/ICache.log
@@ -4,15 +4,15 @@
 [firtool]   Running "firrtl-lower-annotations{disable-annotation-classless=false disable-annotation-unknown=true}"
 [firtool]   -- Done in 0.000 sec
 [firtool]   Running "firrtl.module(firrtl-drop-names{preserve-values=named},cse)"
 [firtool]   -- Done in 0.001 sec
 [firtool]   Running "firrtl-inject-dut-hier"
 [firtool]   -- Done in 0.000 sec
 [firtool]   Running "firrtl.module(firrtl-lower-chirrtl)"
-[firtool]   -- Done in 0.001 sec
+[firtool]   -- Done in 0.000 sec
 [firtool]   Running "firrtl-infer-widths"
 [firtool]   -- Done in 0.001 sec
 [firtool]   Running "firrtl-mem-to-reg-of-vec{ignore-read-enable-mem=false repl-seq-mem=false}"
 [firtool]   -- Done in 0.000 sec
 [firtool]   Running "firrtl-infer-resets"
 [firtool]   -- Done in 0.000 sec
 [firtool]   Running "firrtl-dft"
@@ -55,15 +55,15 @@
 [firtool]   -- Done in 0.000 sec
 [firtool]   Running "firrtl-emit-omir{file=}"
 [firtool]   -- Done in 0.000 sec
 [firtool]   Running "firrtl-resolve-traces{file=}"
 [firtool]   -- Done in 0.000 sec
 [firtool]   Running "firrtl-lower-xmr"
 [firtool]   -- Done in 0.000 sec
-[firtool] -- Done in 0.011 sec
+[firtool] -- Done in 0.010 sec
 [firtool] Running "lower-firrtl-to-hw{emit-chisel-asserts-as-sva=false strip-mux-pragmas=false warn-on-unprocessed-annotations=false}"
 [firtool] -- Done in 0.001 sec
 [firtool] Running "hw.module(cse,canonicalize{  max-iterations=10 region-simplify=false top-down=true},cse,lower-seq-firrtl-to-sv)"
 [firtool] -- Done in 0.001 sec
 [firtool] Running "hw-memory-sim{ignore-read-enable-mem=false repl-seq-mem=false strip-mux-pragmas=false}"
 [firtool] -- Done in 0.000 sec
 [firtool] Running "hw.module(cse,canonicalize{  max-iterations=10 region-simplify=false top-down=true},cse,hw-cleanup)"
@@ -75,116 +75,116 @@
 [firtool] Running "export-verilog"
 [firtool]   Running "hw.module(prepare-for-emission)"
 [firtool]   -- Done in 0.001 sec
 [firtool] -- Done in 0.002 sec
 ===-------------------------------------------------------------------------===
                          ... Execution time report ...
 ===-------------------------------------------------------------------------===
-  Total Execution Time: 0.0197 seconds
+  Total Execution Time: 0.0185 seconds
 
   ----User Time----  ----Wall Time----  ----Name----
-    0.0017 (  8.0%)    0.0017 (  8.9%)  FIR Parser
+    0.0017 (  8.2%)    0.0017 (  9.0%)  FIR Parser
     0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
     0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
-    0.0013 (  6.0%)    0.0013 (  6.6%)    Parse modules
-    0.0004 (  1.7%)    0.0004 (  1.9%)    Verify circuit
-    0.0104 ( 47.8%)    0.0104 ( 52.8%)  'firrtl.circuit' Pipeline
-    0.0003 (  1.6%)    0.0003 (  1.8%)    LowerFIRRTLAnnotations
-    0.0010 (  4.4%)    0.0010 (  4.9%)    'firrtl.module' Pipeline
-    0.0004 (  2.0%)    0.0004 (  2.2%)      DropName
-    0.0005 (  2.4%)    0.0005 (  2.7%)      CSE
+    0.0012 (  6.1%)    0.0012 (  6.7%)    Parse modules
+    0.0004 (  1.8%)    0.0004 (  1.9%)    Verify circuit
+    0.0098 ( 47.7%)    0.0098 ( 52.6%)  'firrtl.circuit' Pipeline
+    0.0003 (  1.7%)    0.0003 (  1.9%)    LowerFIRRTLAnnotations
+    0.0009 (  4.5%)    0.0009 (  5.0%)    'firrtl.module' Pipeline
+    0.0004 (  2.1%)    0.0004 (  2.3%)      DropName
+    0.0005 (  2.4%)    0.0005 (  2.6%)      CSE
     0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
     0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
-    0.0005 (  2.1%)    0.0005 (  2.3%)    'firrtl.module' Pipeline
-    0.0005 (  2.1%)    0.0005 (  2.3%)      LowerCHIRRTLPass
-    0.0007 (  3.2%)    0.0007 (  3.5%)    InferWidths
-    0.0004 (  1.8%)    0.0004 (  1.9%)    MemToRegOfVec
+    0.0004 (  2.0%)    0.0004 (  2.2%)    'firrtl.module' Pipeline
+    0.0004 (  2.0%)    0.0004 (  2.2%)      LowerCHIRRTLPass
+    0.0006 (  3.1%)    0.0006 (  3.4%)    InferWidths
+    0.0003 (  1.7%)    0.0003 (  1.9%)    MemToRegOfVec
     0.0005 (  2.2%)    0.0005 (  2.4%)    InferResets
     0.0000 (  0.2%)    0.0000 (  0.2%)      (A) circt::firrtl::InstanceGraph
-    0.0001 (  0.2%)    0.0001 (  0.3%)    WireDFT
-    0.0007 (  3.4%)    0.0007 (  3.8%)    LowerFIRRTLTypes
-    0.0008 (  3.5%)    0.0008 (  3.9%)    'firrtl.module' Pipeline
-    0.0004 (  2.1%)    0.0004 (  2.3%)      ExpandWhens
-    0.0003 (  1.5%)    0.0003 (  1.6%)      SFCCompat
-    0.0005 (  2.1%)    0.0005 (  2.3%)    Inliner
-    0.0003 (  1.6%)    0.0003 (  1.7%)    'firrtl.module' Pipeline
-    0.0003 (  1.6%)    0.0003 (  1.7%)      RandomizeRegisterInit
-    0.0003 (  1.2%)    0.0003 (  1.3%)    CheckCombCycles
-    0.0000 (  0.2%)    0.0000 (  0.2%)      (A) circt::firrtl::InstanceGraph
-    0.0014 (  6.7%)    0.0014 (  7.4%)    'firrtl.module' Pipeline
-    0.0012 (  5.4%)    0.0012 (  5.9%)      Canonicalizer
-    0.0003 (  1.3%)    0.0003 (  1.4%)      InferReadWrite
-    0.0001 (  0.4%)    0.0001 (  0.4%)    PrefixModules
+    0.0000 (  0.2%)    0.0000 (  0.3%)    WireDFT
+    0.0007 (  3.6%)    0.0007 (  4.0%)    LowerFIRRTLTypes
+    0.0007 (  3.6%)    0.0007 (  3.9%)    'firrtl.module' Pipeline
+    0.0005 (  2.2%)    0.0005 (  2.4%)      ExpandWhens
+    0.0003 (  1.3%)    0.0003 (  1.5%)      SFCCompat
+    0.0004 (  1.9%)    0.0004 (  2.1%)    Inliner
+    0.0003 (  1.4%)    0.0003 (  1.5%)    'firrtl.module' Pipeline
+    0.0003 (  1.4%)    0.0003 (  1.5%)      RandomizeRegisterInit
+    0.0003 (  1.3%)    0.0003 (  1.4%)    CheckCombCycles
+    0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
+    0.0015 (  7.3%)    0.0015 (  8.0%)    'firrtl.module' Pipeline
+    0.0012 (  5.7%)    0.0012 (  6.3%)      Canonicalizer
+    0.0003 (  1.6%)    0.0003 (  1.7%)      InferReadWrite
+    0.0001 (  0.3%)    0.0001 (  0.4%)    PrefixModules
     0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
     0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
-    0.0005 (  2.2%)    0.0005 (  2.5%)    IMConstProp
+    0.0004 (  2.2%)    0.0004 (  2.4%)    IMConstProp
     0.0000 (  0.1%)    0.0000 (  0.1%)    AddSeqMemPorts
     0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
-    0.0002 (  0.9%)    0.0002 (  1.0%)    CreateSiFiveMetadata
+    0.0002 (  0.8%)    0.0002 (  0.9%)    CreateSiFiveMetadata
     0.0000 (  0.1%)    0.0000 (  0.1%)    ExtractInstances
     0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
     0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
     0.0000 (  0.1%)    0.0000 (  0.1%)    GrandCentralTaps
     0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
     0.0002 (  1.1%)    0.0002 (  1.2%)    SymbolDCE
     0.0000 (  0.1%)    0.0000 (  0.1%)    BlackBoxReader
     0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
-    0.0006 (  2.9%)    0.0006 (  3.2%)    'firrtl.module' Pipeline
-    0.0002 (  0.7%)    0.0002 (  0.8%)      DropName
-    0.0005 (  2.2%)    0.0005 (  2.4%)      Canonicalizer
-    0.0003 (  1.4%)    0.0003 (  1.6%)    IMDeadCodeElim
+    0.0006 (  3.0%)    0.0006 (  3.3%)    'firrtl.module' Pipeline
+    0.0001 (  0.6%)    0.0001 (  0.7%)      DropName
+    0.0005 (  2.3%)    0.0005 (  2.6%)      Canonicalizer
+    0.0003 (  1.3%)    0.0003 (  1.5%)    IMDeadCodeElim
     0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
     0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
-    0.0002 (  0.9%)    0.0002 (  1.0%)    ResolveTraces
+    0.0001 (  0.7%)    0.0001 (  0.8%)    ResolveTraces
     0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
-    0.0002 (  1.0%)    0.0002 (  1.1%)    LowerXMR
+    0.0002 (  0.9%)    0.0002 (  1.0%)    LowerXMR
     0.0000 (  0.1%)    0.0000 (  0.1%)      (A) circt::firrtl::InstanceGraph
-    0.0014 (  6.4%)    0.0014 (  7.1%)  LowerFIRRTLToHW
+    0.0012 (  5.8%)    0.0012 (  6.4%)  LowerFIRRTLToHW
     0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
     0.0000 (  0.1%)    0.0000 (  0.1%)    (A) circt::firrtl::InstanceGraph
-    0.0012 (  5.4%)    0.0012 (  6.0%)  'hw.module' Pipeline
-    0.0003 (  1.3%)    0.0003 (  1.4%)    CSE
+    0.0011 (  5.3%)    0.0011 (  5.9%)  'hw.module' Pipeline
+    0.0003 (  1.2%)    0.0003 (  1.4%)    CSE
+    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
+    0.0004 (  2.2%)    0.0004 (  2.4%)    Canonicalizer
+    0.0001 (  0.7%)    0.0001 (  0.8%)    CSE
     0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
-    0.0005 (  2.2%)    0.0005 (  2.4%)    Canonicalizer
-    0.0002 (  0.8%)    0.0002 (  0.8%)    CSE
+    0.0002 (  1.2%)    0.0002 (  1.3%)    LowerSeqFIRRTLToSV
+    0.0003 (  1.6%)    0.0003 (  1.7%)  HWMemSimImpl
+    0.0011 (  5.3%)    0.0008 (  4.5%)  'hw.module' Pipeline
+    0.0003 (  1.6%)    0.0003 (  1.4%)    CSE
     0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
-    0.0003 (  1.2%)    0.0003 (  1.3%)    LowerSeqFIRRTLToSV
-    0.0003 (  1.4%)    0.0003 (  1.6%)  HWMemSimImpl
-    0.0012 (  5.5%)    0.0009 (  4.7%)  'hw.module' Pipeline
-    0.0004 (  1.8%)    0.0003 (  1.5%)    CSE
-    0.0000 (  0.2%)    0.0000 (  0.1%)      (A) DominanceInfo
-    0.0005 (  2.4%)    0.0004 (  2.0%)    Canonicalizer
-    0.0002 (  0.8%)    0.0001 (  0.7%)    CSE
+    0.0005 (  2.2%)    0.0003 (  1.8%)    Canonicalizer
+    0.0002 (  0.7%)    0.0001 (  0.7%)    CSE
     0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
-    0.0001 (  0.5%)    0.0001 (  0.5%)    HWCleanup
-    0.0002 (  0.8%)    0.0001 (  0.8%)  'hw.module' Pipeline
+    0.0001 (  0.7%)    0.0001 (  0.6%)    HWCleanup
+    0.0002 (  1.2%)    0.0002 (  1.2%)  'hw.module' Pipeline
     0.0000 (  0.1%)    0.0000 (  0.0%)    HWLegalizeModules
-    0.0001 (  0.7%)    0.0001 (  0.7%)    PrettifyVerilog
-    0.0002 (  1.0%)    0.0002 (  1.1%)  StripDebugInfoWithPred
-    0.0021 (  9.6%)    0.0021 ( 10.6%)  ExportVerilog
-    0.0013 (  5.9%)    0.0006 (  3.1%)  'builtin.module' Pipeline
-    0.0007 (  3.1%)    0.0005 (  2.5%)    'hw.module' Pipeline
-    0.0007 (  3.0%)    0.0005 (  2.5%)      PrepareForEmission
-    0.0002 (  0.8%)    0.0002 (  0.9%)  Rest
-    0.0217 (100.0%)    0.0197 (100.0%)  Total
-	Command being timed: "firtool /nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress/ICache.fir -o /nix/store/650ba1vdbm71dcfcsb3872j6q3zbil1w-test-outputs/ICache/ICache.sv -mlir-timing -verbose-pass-executions"
-	User time (seconds): 0.02
-	System time (seconds): 0.00
+    0.0002 (  1.1%)    0.0002 (  1.1%)    PrettifyVerilog
+    0.0003 (  1.3%)    0.0003 (  1.4%)  StripDebugInfoWithPred
+    0.0019 (  9.3%)    0.0019 ( 10.3%)  ExportVerilog
+    0.0011 (  5.6%)    0.0006 (  3.2%)  'builtin.module' Pipeline
+    0.0006 (  2.7%)    0.0004 (  2.2%)    'hw.module' Pipeline
+    0.0006 (  2.7%)    0.0004 (  2.2%)      PrepareForEmission
+    0.0001 (  0.3%)    0.0001 (  0.3%)  Rest
+    0.0204 (100.0%)    0.0185 (100.0%)  Total
+	Command being timed: "firtool /nix/store/ly38rhsik2wil4mkmpsc5z8z7lfm2vip-source/regress/ICache.fir -o /nix/store/cpdlyhkvn56avjf4idy5izcqdxniax3w-test-outputs/ICache/ICache.sv -mlir-timing -verbose-pass-executions"
+	User time (seconds): 0.01
+	System time (seconds): 0.01
 	Percent of CPU this job got: 103%
-	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.03
+	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.02
 	Average shared text size (kbytes): 0
 	Average unshared data size (kbytes): 0
 	Average stack size (kbytes): 0
 	Average total size (kbytes): 0
-	Maximum resident set size (kbytes): 69416
+	Maximum resident set size (kbytes): 69228
 	Average resident set size (kbytes): 0
 	Major (requiring I/O) page faults: 0
-	Minor (reclaiming a frame) page faults: 4083
-	Voluntary context switches: 128
-	Involuntary context switches: 2
+	Minor (reclaiming a frame) page faults: 4089
+	Voluntary context switches: 126
+	Involuntary context switches: 19
 	Swaps: 0
 	File system inputs: 0
 	File system outputs: 56
 	Socket messages sent: 0
 	Socket messages received: 0
 	Signals delivered: 0
 	Page size (bytes): 4096
