===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 0.8875 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2442 ( 21.7%)    0.2442 ( 27.5%)  FIR Parser
    0.6663 ( 59.3%)    0.4301 ( 48.5%)  'firrtl.circuit' Pipeline
    0.0965 (  8.6%)    0.0527 (  5.9%)    'firrtl.module' Pipeline
    0.0964 (  8.6%)    0.0527 (  5.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0112 (  1.0%)    0.0112 (  1.3%)    InferWidths
    0.0953 (  8.5%)    0.0953 ( 10.7%)    LowerFIRRTLTypes
    0.4224 ( 37.6%)    0.2301 ( 25.9%)    'firrtl.module' Pipeline
    0.0693 (  6.2%)    0.0390 (  4.4%)      ExpandWhens
    0.3530 ( 31.4%)    0.1910 ( 21.5%)      Canonicalizer
    0.0177 (  1.6%)    0.0177 (  2.0%)    Inliner
    0.0229 (  2.0%)    0.0229 (  2.6%)    IMConstProp
    0.0004 (  0.0%)    0.0004 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0702 (  6.2%)    0.0702 (  7.9%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0824 (  7.3%)    0.0824 (  9.3%)  'hw.module' Pipeline
    0.0009 (  0.1%)    0.0009 (  0.1%)    HWCleanup
    0.0394 (  3.5%)    0.0394 (  4.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0421 (  3.7%)    0.0421 (  4.7%)    Canonicalizer
    0.0048 (  0.4%)    0.0048 (  0.5%)  HWLegalizeNames
    0.0114 (  1.0%)    0.0114 (  1.3%)  'hw.module' Pipeline
    0.0113 (  1.0%)    0.0113 (  1.3%)    PrettifyVerilog
    0.0437 (  3.9%)    0.0437 (  4.9%)  Output
    0.0007 (  0.1%)    0.0007 (  0.1%)  Rest
    1.1236 (100.0%)    0.8875 (100.0%)  Total

{
  totalTime: 0.896,
  maxMemory: 70373376
}
