INTSTYLE=ise
INFILE=/home/ise/Aprendiendo/VHDL_Verilog/5.-ComparadorDisp7SegVerilog/display7Segmentos.ncd
OUTFILE=/home/ise/Aprendiendo/VHDL_Verilog/5.-ComparadorDisp7SegVerilog/display7Segmentos.bit
FAMILY=Spartan3E
PART=xc3s500e-5fg320
WORKINGDIR=/home/ise/Aprendiendo/VHDL_Verilog/5.-ComparadorDisp7SegVerilog
LICENSE=ISE
USER_INFO=8416_11442_1478797146_620
