/* SPDX-License-Identifier: BSD-2-Clause */
/*
 * Copyright (c) 2021 MediaTek Inc.
 */

#ifndef __WF_WFDMA_MCU_DMA0_REGS_H__
#define __WF_WFDMA_MCU_DMA0_REGS_H__
#include "hal_common.h"
#ifdef __cplusplus
extern "C" {
#endif
#define WF_WFDMA_MCU_DMA0_BASE \
	0x54000000
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0XA0)
#define WF_WFDMA_MCU_DMA0_HOST_IF_RX_DONE_STS_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0XA4)
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_START_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x0B0)
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_END_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x0B8)
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_START_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x0C0)
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_END_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x0C8)
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_START_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x0D0)
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_END_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x0D8)
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_START_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x0E0)
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_END_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x0E8)
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x100)
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0X108)
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x10C)
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0X110)
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0X114)
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DUMMY_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x120)
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x124)
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_PROBE_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x128)
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x12C)
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_PROBE_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x130)
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x134)
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x138)
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x13c)
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x140)
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x1E8)
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x1EC)
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x1F0)
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x1F4)
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x1F8)
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x1FC)
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x200)
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0X204)
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x208)
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x20C)
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0X228)
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0X22C)
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x230)
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x234)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x240)
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x260)
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x264)
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x268)
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x26C)
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x280)
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x284)
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x288)
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x298)
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x29C)
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x2B0)
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x2B4)
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x2B8)
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x2E8)
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x2F0)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x300)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x304)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x308)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x30c)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x310)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x314)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x318)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x31c)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x320)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x324)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x328)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x32c)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x330)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x334)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x338)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x33c)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x340)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x344)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x348)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x34c)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x350)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x354)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x358)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x35c)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x360)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x364)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x368)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x36c)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x370)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x374)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x378)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x37c)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x500)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x504)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x508)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x50c)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x510)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x514)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x518)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x51c)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x520)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x524)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x528)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x52C)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x530)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x534)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x538)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x53C)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x540)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x544)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x548)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x54C)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x550)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x554)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x558)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x55C)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x560)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x564)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x568)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x56c)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x570)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x574)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x578)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x57c)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x580)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x584)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x588)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x58c)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x590)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x594)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x598)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x59c)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x600)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x604)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x608)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x60C)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x610)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x614)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x618)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x61C)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x680)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x684)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x688)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x68C)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x690)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x694)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x698)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x69C)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x6A0)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x6A4)
#define WF_WFDMA_MCU_DMA0_PDA_TAR_ADDR_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x800)
#define WF_WFDMA_MCU_DMA0_PDA_TAR_LEN_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x804)
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x808)
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x80C)
#define WF_WFDMA_MCU_DMA0_PDA_DES_KEY_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x810)
#define WF_WFDMA_MCU_DMA0_PDA_CRC_VAL_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x814)
#define WF_WFDMA_MCU_DMA0_PDA_DBG_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0x820)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA00)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA04)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA08)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA10)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA14)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA18)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA20)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA24)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA28)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA30)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA34)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA38)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA40)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA44)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA48)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA50)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA54)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA58)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA60)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA64)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA68)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA70)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA74)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xA78)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC00)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC04)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC08)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC10)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC14)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC18)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC20)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC24)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC28)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC30)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC34)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC38)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC40)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC44)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC48)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC50)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC54)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC58)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC60)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC64)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC68)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC70)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC74)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC78)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC80)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC84)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC88)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC90)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC94)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xC98)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD00)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD04)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD10)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD14)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD20)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD24)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD30)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD34)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD40)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD44)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD50)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD54)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD60)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD64)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD70)
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xD74)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF00)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF04)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF10)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF14)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF20)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF24)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF30)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF34)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF40)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF44)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF50)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF54)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF60)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF64)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF70)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF74)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF80)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF84)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_DMAD_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF90)
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_PKT_MIB_ADDR \
	(WF_WFDMA_MCU_DMA0_BASE + 0xF94)
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_fwdl_done_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_fwdl_done_sts_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_fwdl_done_sts_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_cmd_done_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_cmd_done_sts_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_cmd_done_sts_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat4_done_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat4_done_sts_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat4_done_sts_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat3_done_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat3_done_sts_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat3_done_sts_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat2_done_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat2_done_sts_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat2_done_sts_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat1_done_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat1_done_sts_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat1_done_sts_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat0_done_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat0_done_sts_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_HOST_IF_TX_DONE_STS_fifo_dfet_txdone_dat0_done_sts_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_HOST_IF_RX_DONE_STS_rx1_packet_done_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_IF_RX_DONE_STS_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_IF_RX_DONE_STS_rx1_packet_done_sts_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_HOST_IF_RX_DONE_STS_rx1_packet_done_sts_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_HOST_IF_RX_DONE_STS_rx0_packet_done_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_IF_RX_DONE_STS_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_IF_RX_DONE_STS_rx0_packet_done_sts_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_HOST_IF_RX_DONE_STS_rx0_packet_done_sts_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_ADDR \
	WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_START_ADDR
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_START_tx_dmad_rng_start_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_ADDR \
	WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_END_ADDR
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_TX_DMAD_RNG_END_tx_dmad_rng_end_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_ADDR \
	WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_START_ADDR
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_START_rx_dmad_rng_start_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_ADDR \
	WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_END_ADDR
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_RX_DMAD_RNG_END_rx_dmad_rng_end_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_ADDR \
	WF_WFDMA_MCU_DMA0_TX_PLD_RNG_START_ADDR
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_START_tx_pld_rng_start_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_ADDR \
	WF_WFDMA_MCU_DMA0_TX_PLD_RNG_END_ADDR
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_TX_PLD_RNG_END_tx_pld_rng_end_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_ADDR \
	WF_WFDMA_MCU_DMA0_RX_PLD_RNG_START_ADDR
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_START_rx_pld_rng_start_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_ADDR \
	WF_WFDMA_MCU_DMA0_RX_PLD_RNG_END_ADDR
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_RX_PLD_RNG_END_rx_pld_rng_end_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_RST_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_dmashdl_all_rst_n_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_RST_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_CONN_HIF_RST_conn_hif_logic_rst_n_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_ADDR \
	WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_7_set_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_ADDR \
	WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_6_set_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_ADDR \
	WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_5_set_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_ADDR \
	WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_4_set_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_ADDR \
	WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_3_set_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_ADDR \
	WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_2_set_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_ADDR \
	WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_1_set_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_ADDR \
	WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_HOST2MCU_SW_INT_SET_host2mcu_sw_int_0_set_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_15_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_14_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_13_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_12_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_MASK \
	0x00000800
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_11_SHFT \
	11
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_10_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_9_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_8_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_7_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_6_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_5_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_4_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_SET_mcu2host_sw_int_set_0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_payload_mem_range_err_mcu_int_sts_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_payload_mem_range_err_mcu_int_sts_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_dmad_mem_range_err_mcu_int_sts_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_dmad_mem_range_err_mcu_int_sts_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_rxfifo_wr_ovf_int_sts_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_MASK \
	0x00000800
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo1_wr_ovf_int_sts_SHFT \
	11
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wifi_txfifo0_wr_ovf_int_sts_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_rx_timeout_int_sts_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_wpdma_tx_timeout_int_sts_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_MCU_INT_STA_host2mcu_sw_int_sts_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_payload_mem_range_err_mcu_int_ena_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_payload_mem_range_err_mcu_int_ena_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dmad_mem_range_err_mcu_int_ena_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dmad_mem_range_err_mcu_int_ena_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_rxfifo_wr_ovf_int_ena_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_MASK \
	0x00000800
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo1_wr_ovf_int_ena_SHFT \
	11
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wifi_txfifo0_wr_ovf_int_ena_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_rx_dma_timeout_int_ena_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_wpdma_tx_dma_timeout_int_ena_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_MCU_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_MCU_INT_ENA_host2mcu_sw_int_ena_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_DUMMY_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DUMMY_CONN_HIF_DUMMY_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_Enable_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_IDX_PDMA_DBG_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_DBG_PROBE_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_DBG_PROBE_PDMA_DBG_PROBE_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_MASK \
	0x00000E00
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt3_sel_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_MASK \
	0x000001C0
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt2_sel_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_MASK \
	0x00000038
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt1_sel_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_MASK \
	0x00000007
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_IDX_conn_hif_dbg_byt0_sel_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_PROBE_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DBG_PROBE_conn_hif_dbg_probe_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_MASK \
	0x0000FFFF
#define WF_WFDMA_MCU_DMA0_CONN_HIF_DMASHDL_DBG_PROBE_DMASHDL_DBG_PROBE_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_MASK \
	0x80000000
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_busy_SHFT \
	31
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo_busy_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo_busy_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_rxfifo_busy_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo1_busy_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_STATUS_conn_hif_txfifo0_busy_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo_busy_enable_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo_busy_enable_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_rxfifo_busy_enable_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo1_busy_enable_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_CONN_HIF_BUSY_ENA_conn_hif_txfifo0_busy_enable_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_qsel_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_qsel_MASK \
	0x00000006
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_qsel_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_ADDR \
	WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_ADDR
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_CONN_HIF_FIFO_TEST_MOD_csr_wfdma_loopback_en_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_rx_timeout_int_sts_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_STA_wpdma_tx_timeout_int_sts_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_tx_timeout_int_ena_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_WPDMA2HOST_ERR_INT_ENA_wpdma_rx_timeout_int_ena_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_15_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_14_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_13_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_12_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_MASK \
	0x00000800
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_11_SHFT \
	11
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_10_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_9_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_8_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_7_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_6_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_5_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_4_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_STA_mcu2host_sw_int_0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_15_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_14_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_13_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_12_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_MASK \
	0x00000800
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_11_SHFT \
	11
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_10_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_9_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_8_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_7_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_6_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_5_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_4_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_ADDR \
	WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_MCU2HOST_SW_INT_ENA_mcu2host_int_ena_0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn2ap_sw_irq_sts_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_conn_hif_on_host_int_sts_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_4_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_STA_mac_int_sts_0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_9_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_8_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_7_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_6_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_MASK \
	0x00000800
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_5_SHFT \
	11
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn2ap_sw_irq_ena_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_conn_hif_on_host_int_ena_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_4_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_ADDR \
	WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_SUBSYS2HOST_INT_ENA_mac_int_ena_0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_MASK \
	0x20000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_mcu2host_sw_int_sts_SHFT \
	29
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_subsys_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_subsys_int_sts_MASK \
	0x10000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_subsys_int_sts_SHFT \
	28
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_MASK \
	0x01000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_wpdma2host_err_int_sts_SHFT \
	24
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_coherent_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_coherent_int_sts_MASK \
	0x00200000
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_coherent_int_sts_SHFT \
	21
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_coherent_int_sts_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_coherent_int_sts_MASK \
	0x00100000
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_coherent_int_sts_SHFT \
	20
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_7_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_7_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_7_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_6_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_6_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_6_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_5_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_5_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_5_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_4_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_4_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_4_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_6_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_6_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_6_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_5_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_5_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_5_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_4_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_4_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_4_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_3_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_3_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_3_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_2_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_2_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_2_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_1_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_1_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_1_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_0_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_0_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_tx_done_int_sts_0_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_3_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_2_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_1_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_0_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_STA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_HOST_INT_STA_rx_done_int_sts_0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_MASK \
	0x20000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_mcu2host_sw_int_ena_SHFT \
	29
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_subsys_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_subsys_int_ena_MASK \
	0x10000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_subsys_int_ena_SHFT \
	28
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_MASK \
	0x01000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_wpdma2host_err_int_ena_SHFT \
	24
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_MASK \
	0x00200000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_COHERENT_EN_SHFT \
	21
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_MASK \
	0x00100000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_COHERENT_EN_SHFT \
	20
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA7_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA6_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA5_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA4_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA6_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA5_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA4_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA3_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA2_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA1_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_TX_DONE_INT_ENA0_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_HOST_RX_DONE_INT_ENA0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_MASK \
	0x80000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_2B_OFFSET_SHFT \
	31
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_MASK \
	0x40000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CLK_GATE_DIS_SHFT \
	30
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_MASK \
	0x20000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BYTE_SWAP_SHFT \
	29
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_MASK \
	0x10000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_TX_INFO_SHFT \
	28
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_MASK \
	0x08000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_SHFT \
	27
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_MASK \
	0x04000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_ADDR_EXT_EN_SHFT \
	26
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_MASK \
	0x02000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FORCE_TX_EOF_SHFT \
	25
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_MASK \
	0x01000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_SW_RST_SHFT \
	24
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_MASK \
	0x00400000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_SCATTER_GATHER_MODE_SHFT \
	22
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_MASK \
	0x00200000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_OMIT_RX_INFO_PFET2_SHFT \
	21
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_MASK \
	0x00100000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_EN_SHFT \
	20
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_MASK \
	0x00070000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_LBK_RX_Q_SEL_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_DISP_BASE_PTR_CHAIN_EN_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_PP_HIF_TXP_ACTIVE_EN_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_RX_WB_DDONE_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_MASK \
	0x00000800
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_AXI_BUFRDY_BYP_SHFT \
	11
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_CSR_WFDMA_DUMMY_REG_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_FW_DWLD_Bypass_dmashdl_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_DMAD_32B_EN_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_BIG_ENDIAN_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_WB_DDONE_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_MASK \
	0x00000030
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_PDMA_BT_SIZE_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_BUSY_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_RX_DMA_EN_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_BUSY_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_TX_DMA_EN_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DTX_PTR_RST_DTX_IDX0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_MASK \
	0x20000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_mcu2host_sw_int_ena_SHFT \
	29
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_subsys_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_subsys_int_ena_MASK \
	0x10000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_subsys_int_ena_SHFT \
	28
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_MASK \
	0x01000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_wpdma2host_err_int_ena_SHFT \
	24
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_MASK \
	0x00200000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_COHERENT_EN_SHFT \
	21
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_MASK \
	0x00100000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_COHERENT_EN_SHFT \
	20
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA7_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA6_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA5_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA4_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA6_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA5_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA4_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA3_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA2_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA1_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_TX_DONE_INT_ENA0_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_SET_HOST_RX_DONE_INT_ENA0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_MASK \
	0x20000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_mcu2host_sw_int_ena_SHFT \
	29
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_MASK \
	0x10000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_subsys_int_ena_SHFT \
	28
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_MASK \
	0x01000000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_wpdma2host_err_int_ena_SHFT \
	24
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_MASK \
	0x00200000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_COHERENT_EN_SHFT \
	21
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_MASK \
	0x00100000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_COHERENT_EN_SHFT \
	20
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA7_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_MASK \
	0x00004000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA6_SHFT \
	14
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_MASK \
	0x00002000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA5_SHFT \
	13
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_MASK \
	0x00001000
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA4_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA6_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA5_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA4_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA3_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA2_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA1_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_TX_DONE_INT_ENA0_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_HOST_INT_ENA_CLR_HOST_RX_DONE_INT_ENA0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_MASK \
	0x80000000
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_ENA_SHFT \
	31
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_MASK \
	0x7F000000
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TICK_SHFT \
	24
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_RX_TIMEOUT_TH_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_ENA_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_MASK \
	0x00007F00
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TICK_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TIMEOUT_CFG_WPDMA_TX_TIMEOUT_TH_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_MASK \
	0x0000003C
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_FREE_Q_TH_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_RX_TIMEOUT_SEL_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_WPDMA_MISC_CFG_WPDMA_TX_TIMEOUT_SEL_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_MASK \
	0x00007000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ4_ARB_GBF_SHFT \
	12
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_MASK \
	0x00000E00
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ3_ARB_GBF_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_MASK \
	0x000001C0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ2_ARB_GBF_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_MASK \
	0x00000038
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ1_ARB_GBF_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_MASK \
	0x00000007
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_WRR_ARB_GBF0_WRR_REQ0_ARB_GBF_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH1_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH10_RX_DMAD_TH0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH3_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH32_RX_DMAD_TH2_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH5_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH54_RX_DMAD_TH4_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH7_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_PAUSE_RX_Q_TH76_RX_DMAD_TH6_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX4_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX4_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX4_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX3_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX2_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX1_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_WPDMA_RST_DRX_PTR_RST_DRX_IDX0_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_MASK \
	0x80000000
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_WFDMA_PDA_EXIST_SHFT \
	31
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_MASK \
	0x70000000
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_PDMA_PREFETCH_SRAM_SIZE_SHFT \
	28
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_INDEX_WIDTH_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_INDEX_WIDTH_MASK \
	0x0F000000
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_INDEX_WIDTH_SHFT \
	24
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_BASE_PTR_WIDTH_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_RX_RING_NUMBER_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_RX_RING_NUMBER_MASK \
	0x0000FF00
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_RX_RING_NUMBER_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_TX_RING_NUMBER_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INFO_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_TX_RING_NUMBER_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_TX_RING_NUMBER_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_MASK \
	0x80000000
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMASHDL_EXIST_SHFT \
	31
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_MASK \
	0x0000FF00
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_DMAD_RING_NUMBER_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_INFO_EXT_TX_EVENT_RING_NUMBER_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_MASK \
	0x00000400
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING10_PRI_SEL_SHFT \
	10
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_MASK \
	0x00000200
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING9_PRI_SEL_SHFT \
	9
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_MASK \
	0x00000100
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING8_PRI_SEL_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING7_PRI_SEL_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING6_PRI_SEL_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING5_PRI_SEL_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING4_PRI_SEL_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING3_PRI_SEL_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING2_PRI_SEL_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING1_PRI_SEL_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_RX_PRI_SEL_WPDMA_INT_RX_RING0_PRI_SEL_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING7_PRI_SEL_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING6_PRI_SEL_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING5_PRI_SEL_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING4_PRI_SEL_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING3_PRI_SEL_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING2_PRI_SEL_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING1_PRI_SEL_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_WPDMA_INT_TX_PRI_SEL_WPDMA_INT_TX_RING0_PRI_SEL_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_MASK \
	0x80000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_CLKGATE_BYP_SHFT \
	31
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_MASK \
	0x40000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_LOCK_EN_SHFT \
	30
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_MASK \
	0x20000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_AWUSER_LOCK_EN_SHFT \
	29
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_MASK \
	0x10000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_ARUSER_LOCK_EN_SHFT \
	28
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_OUTSTANDING_NUM_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_OUTSTANDING_NUM_MASK \
	0x0F000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_OUTSTANDING_NUM_SHFT \
	24
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_MASK \
	0x00800000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_INFO_WB_EN_SHFT \
	23
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_MASK \
	0x00400000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BID_CHECK_BYPASS_EN_SHFT \
	22
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_DMAD_PREFETCH_THRESHOLD_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_DMAD_PREFETCH_THRESHOLD_MASK \
	0x00300000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_DMAD_PREFETCH_THRESHOLD_SHFT \
	20
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_FAKE_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_Q_STATUS_IDX_BKRS_EN_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_MASK \
	0x00000300
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_AXI_SLEEP_MODE_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_MASK \
	0x00000080
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_BRESP_ERROR_BYPASS_EN_SHFT \
	7
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_TX_DMASHDL_ENABLE_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_RX_DMA_WBQ_EN_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_ARB_LOCK_EN_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_MASK \
	0x0000000C
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MEM_BST_SIZE_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_MASK \
	0x00000003
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT0_CSR_MAX_PREFETCH_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_MASK \
	0x80000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_PF_WRAP_CALC_MODE_SHFT \
	31
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_MASK \
	0x10000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_FCTRL_MODE_SHFT \
	28
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_MASK \
	0x08000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_LS_QSEL_EN_SHFT \
	27
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_MASK \
	0x04000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_FWDL_FLOW_CTRL_BYASS_EN_SHFT \
	26
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_MASK \
	0x03000000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_MODE_SHFT \
	24
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TX_DISP_ARB_SCHEDULED_ACCESS_TIMER_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_MASK \
	0x0000FF00
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO1_RDY_THRESHOLD_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT1_CSR_TXFIFO0_RDY_THRESHOLD_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_GLO_CFG_EXT2_CSR_TX_HALT_MODE_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_dly_int_en_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_ADDR \
	WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_ADDR
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_HOST_PER_DLY_INT_CFG_wpdma_per_max_ptime_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_MASK \
	0x80000000
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_DLY_INT_EN_SHFT \
	31
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_MASK \
	0x7F000000
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PINT_SHFT \
	24
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI1_MAX_PTIME_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_MASK \
	0x00008000
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_DLY_INT_EN_SHFT \
	15
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_MASK \
	0x00007F00
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PINT_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_PRI_DLY_INT_CFG0_PRI0_MAX_PTIME_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_MASK \
	0x000F0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_BASE_PTR_EXT_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_MASK \
	0x000F0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_BASE_PTR_EXT_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_MASK \
	0x000F0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_BASE_PTR_EXT_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_MASK \
	0x000F0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_BASE_PTR_EXT_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_MASK \
	0x000F0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_BASE_PTR_EXT_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_MASK \
	0x000F0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_BASE_PTR_EXT_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL1_BASE_PTR_EXT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL1_BASE_PTR_EXT_MASK \
	0x000F0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL1_BASE_PTR_EXT_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_BASE_PTR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL0_BASE_PTR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MAX_CNT_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL1_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_CPU_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_CPU_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL2_CPU_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_DMA_IDX_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_DMA_IDX_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_CTRL3_DMA_IDX_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_MASK \
	0xFFFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_BASE_PTR_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_EXT_CTRL_DISP_MAX_CNT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_PDA_TAR_ADDR_PDA_TAR_ADDR_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_TAR_ADDR_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_TAR_ADDR_PDA_TAR_ADDR_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_PDA_TAR_ADDR_PDA_TAR_ADDR_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_PDA_TAR_LEN_PDA_TAR_LEN_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_TAR_LEN_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_TAR_LEN_PDA_TAR_LEN_MASK \
	0x000FFFFF
#define WF_WFDMA_MCU_DMA0_PDA_TAR_LEN_PDA_TAR_LEN_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_SOFT_RESET_PULSE_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_SOFT_RESET_PULSE_MASK \
	0x80000000
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_SOFT_RESET_PULSE_SHFT \
	31
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_LENGTH_REM_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_LENGTH_REM_MASK \
	0x07FFFF00
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_LENGTH_REM_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_OVERFLOW_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_OVERFLOW_MASK \
	0x00000040
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_OVERFLOW_SHFT \
	6
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_CRC_VALID_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_CRC_VALID_MASK \
	0x00000020
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_CRC_VALID_SHFT \
	5
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_OVERFLOW_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_OVERFLOW_MASK \
	0x00000010
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_OVERFLOW_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_BUSY_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_BUSY_MASK \
	0x00000008
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_BUSY_SHFT \
	3
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_FINISH_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_FINISH_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_WFDMA_FWDL_FINISH_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_BUSY_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_BUSY_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_BUSY_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_FINISH_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_FINISH_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_PDA_DWLD_STATE_PDA_FWDL_FINISH_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_EN_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_EN_MASK \
	0x80000000
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_EN_SHFT \
	31
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_LS_QSEL_EN_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_LS_QSEL_EN_MASK \
	0x40000000
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_FWDL_LS_QSEL_EN_SHFT \
	30
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_RX_DMAD_WB_MODE_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_RX_DMAD_WB_MODE_MASK \
	0x00000300
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_RX_DMAD_WB_MODE_SHFT \
	8
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DESCRAMBLE_OPTION_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DESCRAMBLE_OPTION_MASK \
	0x000000F0
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DESCRAMBLE_OPTION_SHFT \
	4
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_CRC_FORCE_NODEC_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_CRC_FORCE_NODEC_MASK \
	0x00000004
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_CRC_FORCE_NODEC_SHFT \
	2
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DESCRAMBLE_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DESCRAMBLE_MASK \
	0x00000002
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DESCRAMBLE_SHFT \
	1
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DECRYPT_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_CONFG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DECRYPT_MASK \
	0x00000001
#define WF_WFDMA_MCU_DMA0_PDA_CONFG_PDA_DISABLE_DECRYPT_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_PDA_DES_KEY_PDA_DES_KEY_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DES_KEY_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DES_KEY_PDA_DES_KEY_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_PDA_DES_KEY_PDA_DES_KEY_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_PDA_CRC_VAL_PDA_CRC_VAL_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_CRC_VAL_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_CRC_VAL_PDA_CRC_VAL_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_PDA_CRC_VAL_PDA_CRC_VAL_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_PDA_DBG_PDA_DBG_ADDR \
	WF_WFDMA_MCU_DMA0_PDA_DBG_ADDR
#define WF_WFDMA_MCU_DMA0_PDA_DBG_PDA_DBG_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_PDA_DBG_PDA_DBG_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_MASK \
	0x0FFF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pf_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL0_pld_didx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_MASK \
	0x00FF0000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_didx_idx_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_MASK \
	0x000000FF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL1_disp_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_MASK \
	0x00080000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_disp_ring_vld_SHFT \
	19
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_MASK \
	0x00040000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_dq_ring_empty_SHFT \
	18
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_MASK \
	0x00020000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pf_ring_empty_SHFT \
	17
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_MASK \
	0x00010000
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_ring_empty_SHFT \
	16
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_MASK \
	0x00000FFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_BKRS_CTRL2_pld_cidx_idx_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING0_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING1_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING2_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING3_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING4_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING5_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING6_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_TX_RING7_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING0_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING1_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING2_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING3_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING4_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING5_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING6_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING7_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING8_PKT_MIB_PKT_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_DMAD_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_DMAD_MIB_DMAD_MIB_SHFT \
	0
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_ADDR \
	WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_PKT_MIB_ADDR
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_MASK \
	0xFFFFFFFF
#define WF_WFDMA_MCU_DMA0_WPDMA_RX_RING9_PKT_MIB_PKT_MIB_SHFT \
	0
#ifdef __cplusplus
}
#endif
#endif
