Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Aug 22 14:14:04 2019
| Host         : Masterzj running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7k325t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   357 |
| Unused register locations in slices containing registers |   673 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             480 |          170 |
| No           | No                    | Yes                    |              88 |           24 |
| No           | Yes                   | No                     |             736 |          283 |
| Yes          | No                    | No                     |             426 |          157 |
| Yes          | No                    | Yes                    |             159 |           39 |
| Yes          | Yes                   | No                     |            3454 |         1130 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                                            Enable Signal                                                                                                                                           |                                                                                                                                                  Set/Reset Signal                                                                                                                                                 | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/mdm_1/U0/Dbg_Update_31                          |                                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_34_out                                                                                                                                                                                                                                                          |                1 |              1 |
| ~design_1_i/mdm_1/U0/Dbg_Update_31                          |                                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                                                              |                1 |              1 |
|  design_1_i/mdm_1/U0/Dbg_Update_31                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/RST_internal_reg_n_0                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/Dbg_Update_31                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_32_out                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/mdm_1/U0/Dbg_Update_31                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[0]_i_1_n_0                                                                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mdm_1/U0/Dbg_Update_31                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.force_stop_cmd_1_reg_0                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/temp_vdd1_out                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_38_out                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_1                                                                                                                                                                                                                |                1 |              1 |
| ~design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_2                                                                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                                                                                                                  | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/temp_dc3_out                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/temp_vbat2_out                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_40_out                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                                                                                                                       | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_36_out                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/mdm_1/U0/Dbg_Update_31                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/mdm_1/U0/Dbg_Update_31                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/mdm_1/U0/Dbg_Update_31                          |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                                                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                                                                                                                      |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  design_1_i/mdm_1/U0/Dbg_Update_31                          | design_1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                            | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                               | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                 |                2 |              4 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                                                                                                                          | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/src_arst                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/src_arst                                                                                                                                                                              |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Allow_MODF_Strobe_reg                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                                                                                 |                3 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                             | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                             | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                               |                4 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                                                           | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                                                                                                                | design_1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |                1 |              4 |
| ~design_1_i/mdm_1/U0/Dbg_Update_31                          |                                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                                                          |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                                                             | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                 | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                                   | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo                                                                                                                                                                                                                 | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/SPI_COMP/temp_sdo_i_1_n_0                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                  |                2 |              5 |
|  design_1_i/mdm_1/U0/Dbg_Update_31                          | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                3 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/SPI_COMP/p_1_in[24]                                                                                                                                                                                                                              |                1 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/DELAY_COMP/current_state[27]_i_1__0_n_0                                                                                                                                                                                           | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/RST_internal_reg_n_0                                                                                                                                                                                                                             |                2 |              5 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                      | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/SPI_COMP/current_state[28]_i_1_n_0                                                                                                                                                                                                | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/RST_internal_reg_n_0                                                                                                                                                                                                                             |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                              |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                    | design_1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5][0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                   |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                               | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                         |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                                                              |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                         |                3 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              6 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                                                                                                                                                                |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                2 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                4 |              7 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                                                   | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg23[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg23[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg23[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg23[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg24[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg24[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                8 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg24[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg24[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg25[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg25[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg25[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg25[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg26[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg26[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg26[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg26[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg27[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg27[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg27[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg27[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg28[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg28[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg28[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg28[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg29[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg29[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg29[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg29[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg30[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg30[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg30[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg30[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg31[15]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg31[23]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg31[31]_i_1_n_0                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg31[7]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                7 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                               | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                6 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/temp_spi_data[7]_i_1_n_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                   |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/p_1_in[1]                                                                                                                                                                                                                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                        | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                        | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                        | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                                                        | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[7][0] | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpr1.dout_i_reg[0][0]     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/icount_out_reg[7]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/icount_out_reg[7]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                                                       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                                                                 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                      | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                      | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                         |                                                                                                                                                                                                                                                                                                                   |                7 |              8 |
|  design_1_i/mdm_1/U0/Dbg_Update_31                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7][0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                           |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].reg1_reg[24]                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                  | design_1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/SPI_COMP/shift_register                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                   |                1 |              8 |
| ~design_1_i/mdm_1/U0/Dbg_Update_31                          | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                    |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                4 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |                3 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                   |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                4 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                               | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                5 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                                               | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                                                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                                                                                                                | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                                                          | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             10 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/temp_addr[10]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                     | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                2 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                     | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                              |                5 |             11 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                    |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0                  |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1                  |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2                  |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/DELAY_COMP/ms_counter                                                                                                                                                                                                             | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/DELAY_COMP/p_1_in[27]                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/RST_internal_reg_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0                  |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]                    |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1                  |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2                  |                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/temp_index[3]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |               11 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                6 |             14 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                         | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                    |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                                           | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/temp_page[2]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                   |                5 |             16 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                                                            |                6 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                      | design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                        |                3 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/DELAY_COMP/p_1_in[27]                                                                                                                                                                                                                            |                4 |             17 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                    |                6 |             20 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                8 |             21 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                     |                8 |             22 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                                                    | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                                                                                                  |                4 |             23 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                              |                9 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc1.count_reg[7][0]       | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                5 |             24 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                               |                7 |             26 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                 | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                                                                                     |                7 |             29 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                                                                                  |                9 |             30 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                                                    | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I_0                                                                                                                                                                                                                  | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |               12 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                                                                                                                         |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                                                                          |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                              |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                8 |             32 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                   |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                                  | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                9 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                                             | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                      | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                              |               18 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                                                        | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                                                                      |               13 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                                                            | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |                8 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/p_20_out                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                6 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                                                              | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                5 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                 | design_1_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                      |               32 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                                                            | design_1_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                                                                                                                      |                4 |             32 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                   |               12 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |                9 |             33 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                                                                                                                                                               |               16 |             40 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                                                                  |               13 |             42 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/sel_n_reg                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                   |               14 |             47 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                        |               17 |             48 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/after_state[88]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                   |               35 |             64 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/Using_FPGA.Native_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |               10 |             75 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/SPI_COMP/E[0]                                                                                                                                                                                                                     | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/RST_internal_reg_n_0                                                                                                                                                                                                                             |               27 |             75 |
|  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |               31 |             80 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                                                               |               30 |             89 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                                | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               37 |             90 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[27]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                   |               16 |            128 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               63 |            153 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                                               | design_1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                                                           |               81 |            221 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                   |              145 |            416 |
|  design_1_i/clk_wiz_1/inst/clk_out1                         | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/current_screen[0][0][7]_i_2_n_0                                                                                                                                                                                                   | design_1_i/SSD1306_OLED_ML_0/inst/SSD1306_OLED_v1_0_S00_AXI_inst/current_screen[0][0][7]_i_1_n_0                                                                                                                                                                                                                  |              243 |           1024 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    25 |
| 2      |                     6 |
| 3      |                     5 |
| 4      |                    28 |
| 5      |                     8 |
| 6      |                    18 |
| 7      |                     6 |
| 8      |                   173 |
| 9      |                     5 |
| 10     |                    16 |
| 11     |                     3 |
| 12     |                    10 |
| 14     |                     2 |
| 16+    |                    52 |
+--------+-----------------------+


