
---------- Begin Simulation Statistics ----------
final_tick                                 4890886500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  43515                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863372                       # Number of bytes of host memory used
host_op_rate                                    98957                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    22.98                       # Real time elapsed on the host
host_tick_rate                              212825112                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       2274104                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004891                       # Number of seconds simulated
sim_ticks                                  4890886500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.980956                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   79939                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                80762                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               737                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             82436                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 33                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             193                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              160                       # Number of indirect misses.
system.cpu.branchPred.lookups                   83814                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     448                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    224886                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   224795                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               515                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      72859                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3256                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              25                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          116727                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000020                       # Number of instructions committed
system.cpu.commit.committedOps                2274123                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9723679                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.233875                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.926119                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8898345     91.51%     91.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       211676      2.18%     93.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       262997      2.70%     96.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       191462      1.97%     98.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          894      0.01%     98.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        26305      0.27%     98.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       100290      1.03%     99.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        28454      0.29%     99.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3256      0.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9723679                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  212                       # Number of function calls committed.
system.cpu.commit.int_insts                   2202108                       # Number of committed integer instructions.
system.cpu.commit.loads                          1635                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           18      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           856639     37.67%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              35      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              2      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             5      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              50      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     37.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              75      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              72      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             50      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     37.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1635      0.07%     37.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1415539     62.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2274123                       # Class of committed instruction
system.cpu.commit.refs                        1417174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   1343403                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       2274104                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               9.781764                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.781764                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               9322692                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   225                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                77196                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                2473239                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    99024                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     91530                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3304                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   818                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                222207                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       83814                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    165659                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       9552373                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   555                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1143805                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    7052                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.008568                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             182794                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              80420                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.116932                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9738757                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.266223                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.362583                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9332303     95.83%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      431      0.00%     95.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    81689      0.84%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      311      0.00%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      343      0.00%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      326      0.00%     96.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    80844      0.83%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      208      0.00%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   242302      2.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9738757                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           43017                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  603                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    76442                       # Number of branches executed
system.cpu.iew.exec_nop                            33                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.247657                       # Inst execution rate
system.cpu.iew.exec_refs                      1509628                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1507039                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12297                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2803                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 34                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               235                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1507504                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2424853                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  2589                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               627                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2422521                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3441501                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3304                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3438892                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        138075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               53                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1168                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        91965                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          537                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             66                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1315878                       # num instructions consuming a value
system.cpu.iew.wb_count                       2385473                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.470431                       # average fanout of values written-back
system.cpu.iew.wb_producers                    619030                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.243869                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2422101                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2500330                       # number of integer regfile reads
system.cpu.int_regfile_writes                  838738                       # number of integer regfile writes
system.cpu.ipc                               0.102231                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.102231                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                19      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                912918     37.67%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   43      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   2      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  7      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   55      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   82      0.00%     37.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   76      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  55      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     37.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2736      0.11%     37.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1507151     62.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2423148                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       37669                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015545                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      83      0.22%      0.22% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.01%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      0.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     48      0.13%      0.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 37532     99.64%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 994278                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11727158                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       987218                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1060660                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2424786                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2423148                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  34                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          150715                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                60                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       138470                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9738757                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.248815                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.909818                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8861886     91.00%     91.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              187483      1.93%     92.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              290708      2.99%     95.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              119572      1.23%     97.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              160585      1.65%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               73938      0.76%     99.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               32150      0.33%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8877      0.09%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                3558      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9738757                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.247721                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                1466520                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            2895624                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1398255                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           1514891                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                13                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                6                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2803                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1507504                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4684321                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     60                       # number of misc regfile writes
system.cpu.numCycles                          9781774                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 3451292                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1001630                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     24                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   201281                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               7051145                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2436498                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1070988                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    210922                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                5776436                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3304                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               5869141                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    69354                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          2514974                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2817                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                100                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1790428                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             34                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          1436620                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     12075172                       # The number of ROB reads
system.cpu.rob.rob_writes                     4796789                       # The number of ROB writes
system.cpu.timesIdled                             566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  1429179                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     321                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       144610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        322070                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       176679                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           64                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       354450                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             64                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                631                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       144065                       # Transaction distribution
system.membus.trans_dist::CleanEvict              545                       # Transaction distribution
system.membus.trans_dist::ReadExReq            173842                       # Transaction distribution
system.membus.trans_dist::ReadExResp           173841                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           631                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2987                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       496542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 496542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20386368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20386368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            177460                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  177460    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              177460                       # Request fanout histogram
system.membus.reqLayer0.occupancy           936464500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          907055250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               939                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       319891                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          760                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           173845                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          173841                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           824                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          115                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2987                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2987                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       529809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                532217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     22386048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22487424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          144674                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9220160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           322445                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000202                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014197                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 322380     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     65      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             322445                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          353811000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         262427500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1236000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  308                       # number of demand (read+write) hits
system.l2.demand_hits::total                      308                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 308                       # number of overall hits
system.l2.overall_hits::total                     308                       # number of overall hits
system.l2.demand_misses::.cpu.inst                516                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             173960                       # number of demand (read+write) misses
system.l2.demand_misses::total                 174476                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               516                       # number of overall misses
system.l2.overall_misses::.cpu.data            173960                       # number of overall misses
system.l2.overall_misses::total                174476                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40156500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17930494000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17970650500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40156500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17930494000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17970650500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              824                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           173960                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               174784                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             824                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          173960                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              174784                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.626214                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998238                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.626214                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998238                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77822.674419                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 103072.510922                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102997.836379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77822.674419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 103072.510922                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102997.836379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              144065                       # number of writebacks
system.l2.writebacks::total                    144065                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        173960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            174476                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       173960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           174476                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34996500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16190934000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16225930500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34996500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16190934000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16225930500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.626214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998238                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.626214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998238                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67822.674419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93072.740860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92998.065637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67822.674419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93072.740860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92998.065637                       # average overall mshr miss latency
system.l2.replacements                         144674                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       175826                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           175826                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       175826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       175826                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          760                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              760                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          760                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          760                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          173845                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              173845                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17920250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17920250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        173845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            173845                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103081.771118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103081.771118                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       173845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         173845                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  16181840500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  16181840500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93082.001208                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93082.001208                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            308                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                308                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              516                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40156500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40156500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            824                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.626214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.626214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77822.674419                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77822.674419                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          516                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34996500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34996500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.626214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.626214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67822.674419                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67822.674419                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             115                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10243500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10243500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           115                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 89073.913043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 89073.913043                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          115                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9093500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9093500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79073.913043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79073.913043                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data         2987                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2987                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         2987                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2987                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         2987                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2987                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     56279500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     56279500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18841.479746                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18841.479746                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30344.171119                       # Cycle average of tags in use
system.l2.tags.total_refs                      351458                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    177442                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.980692                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     499.456700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        68.612471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29776.101948                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.908695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.926031                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          341                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        29308                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3013034                       # Number of tag accesses
system.l2.tags.data_accesses                  3013034                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11133184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11166208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9220160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9220160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          173956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              174472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       144065                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             144065                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           6752150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2276312076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2283064226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      6752150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6752150                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1885171533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1885171533                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1885171533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          6752150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2276312076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4168235758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    144065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    173957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000010524500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9000                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9000                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              438862                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             135320                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      174473                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     144065                       # Number of write requests accepted
system.mem_ctrls.readBursts                    174473                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   144065                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             10938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             10840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            10964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8960                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5647105500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  872365000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8918474250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32366.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51116.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   161354                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  132686                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                174473                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               144065                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   45906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   50692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30627                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  14205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24471                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    832.996445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   676.902280                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.145870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1694      6.92%      6.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1568      6.41%     13.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          761      3.11%     16.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          268      1.10%     17.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          512      2.09%     19.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          294      1.20%     20.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1239      5.06%     25.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3716     15.19%     41.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14419     58.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24471                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.385333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     15.718331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    342.009821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8999     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9000                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004225                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.086814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8974     99.71%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.13%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               14      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9000                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11166272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9218560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11166272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9220160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2283.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1884.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2283.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1885.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        32.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   14.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4890870500                       # Total gap between requests
system.mem_ctrls.avgGap                      15354.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11133248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9218560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 6752150.147013225593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2276325161.092983722687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1884844393.751521110535                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       173957                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       144065                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13755500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8904718750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 108311040500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26657.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51189.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    751820.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             87529260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             46519110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           624385860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          377035380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     385993920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1926096690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        256124640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3703684860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        757.262484                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    612280500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    163280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4115326000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             87207960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             46348335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           621351360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          374853420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     385993920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1937855790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246222240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3699833025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        756.474930                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    586072000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    163280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4141534500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       164641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           164641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       164641                       # number of overall hits
system.cpu.icache.overall_hits::total          164641                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1018                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1018                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1018                       # number of overall misses
system.cpu.icache.overall_misses::total          1018                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55431996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55431996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55431996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55431996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       165659                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       165659                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       165659                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       165659                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006145                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006145                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006145                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006145                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 54451.862475                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54451.862475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 54451.862475                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54451.862475                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          953                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.944444                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          760                       # number of writebacks
system.cpu.icache.writebacks::total               760                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          194                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          194                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          194                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          194                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          824                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          824                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          824                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          824                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44790996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44790996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44790996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44790996                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004974                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004974                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004974                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004974                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 54358.004854                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54358.004854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 54358.004854                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54358.004854                       # average overall mshr miss latency
system.cpu.icache.replacements                    760                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       164641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          164641                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1018                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1018                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55431996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55431996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       165659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       165659                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006145                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 54451.862475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54451.862475                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          194                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44790996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44790996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 54358.004854                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54358.004854                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.963638                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              165465                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               824                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            200.807039                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.963638                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            332142                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           332142                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       216195                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           216195                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       216219                       # number of overall hits
system.cpu.dcache.overall_hits::total          216219                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1201757                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1201757                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1201759                       # number of overall misses
system.cpu.dcache.overall_misses::total       1201759                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  91147108008                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  91147108008                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  91147108008                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  91147108008                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417952                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417952                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417978                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417978                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.847530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.847530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.847516                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.847516                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75844.873804                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75844.873804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75844.747581                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75844.747581                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8298145                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            142126                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.385834                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       175826                       # number of writebacks
system.cpu.dcache.writebacks::total            175826                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1024813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1024813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1024813                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1024813                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       176944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       176944                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       176946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       176946                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18345743996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18345743996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18345928996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18345928996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.124788                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.124788                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.124788                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.124788                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103681.074216                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103681.074216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103680.947837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103680.947837                       # average overall mshr miss latency
system.cpu.dcache.replacements                 175919                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2174                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19866500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19866500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.104244                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.104244                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78523.715415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78523.715415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.046148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046148                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90696.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90696.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       214021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         214021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1201497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1201497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  91127019511                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  91127019511                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1415518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1415518                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.848804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.848804                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75844.566829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75844.566829                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1024672                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1024672                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       176825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       176825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18335370999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18335370999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103692.187185                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103692.187185                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        78500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062500                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        78500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        77500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        77500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1016.252246                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              393191                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            176943                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.222134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.252246                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992434                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992434                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          341                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          683                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3012959                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3012959                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4890886500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4890886500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
