OpenROAD v2.0-17013-gf7f634f88 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 12 thread(s).
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_16
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 1274 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 1274.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 119.
[INFO CTS-0024]  Normalized sink region: [(2.35441, 2.35495), (24.2404, 28.6096)].
[INFO CTS-0025]     Width:  21.8860.
[INFO CTS-0026]     Height: 26.2547.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 60
    Sub-region size: 21.8860 X 13.1273
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 30
    Sub-region size: 10.9430 X 13.1273
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 15
    Sub-region size: 10.9430 X 6.5637
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 5.4715 X 6.5637
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 119.
[INFO CTS-0018]     Created 136 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 136 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:8, 7:4, 8:4, 9:17, 10:32, 11:42, 12:17, 13:9, 14:1, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 4.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 1387
[INFO CTS-0100]  Leaf buffers 119
[INFO CTS-0101]  Average sink wire length 500.98 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Leaf load cells 113
[INFO RSZ-0058] Using max wire length 2154um.
Placement Analysis
---------------------------------
total displacement       2991.7 u
average displacement        0.3 u
max displacement           18.9 u
original HPWL          158911.2 u
legalized HPWL         164337.7 u
delta HPWL                    3 %

repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0046] Found 1227 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |  -0.451 | -322.306 | CPU_rd_a5\[4\]$_DFF_P_/D
    final |       0 |    1741 |            0 |   0.001 |  -0.001 | CPU_src2_value_a3\[29\]$_DFF_P_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 1741 hold buffers.
Placement Analysis
---------------------------------
total displacement      16579.8 u
average displacement        1.5 u
max displacement           28.9 u
original HPWL          172187.5 u
legalized HPWL         188263.9 u
delta HPWL                    9 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 87179 u^2 50% utilization.
Elapsed time: 0:07.02[h:]min:sec. CPU time: user 6.73 sys 0.29 (100%). Peak memory: 758348KB.
