verilog work ../../CLK_DDR.v
verilog work ../example_design/CLK_DDR_exdes.v
