
autoLoggerSDCard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012d28  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f38  08012f08  08012f08  00013f08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013e40  08013e40  000151dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013e40  08013e40  00014e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013e48  08013e48  000151dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013e48  08013e48  00014e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013e4c  08013e4c  00014e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08013e50  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006c60  200001e0  0801402c  000151e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20006e40  0801402c  00015e40  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000151dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023fbd  00000000  00000000  0001520c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fc8  00000000  00000000  000391c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cb8  00000000  00000000  0003e198  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000164c  00000000  00000000  0003fe50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c7cc  00000000  00000000  0004149c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00029dc5  00000000  00000000  0006dc68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00106339  00000000  00000000  00097a2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019dd66  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000910c  00000000  00000000  0019ddac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001a6eb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08012ef0 	.word	0x08012ef0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	08012ef0 	.word	0x08012ef0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <MPU6050_init>:
extern float mean_pitch, mean_roll, mean_yaw, mean_ax, mean_ay, mean_az;

uint32_t last_time = 0;

void MPU6050_init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af04      	add	r7, sp, #16
	uint8_t check,data;
	HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1 , 1000);
 8001076:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800107a:	9302      	str	r3, [sp, #8]
 800107c:	2301      	movs	r3, #1
 800107e:	9301      	str	r3, [sp, #4]
 8001080:	1dfb      	adds	r3, r7, #7
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	2301      	movs	r3, #1
 8001086:	2275      	movs	r2, #117	@ 0x75
 8001088:	21d0      	movs	r1, #208	@ 0xd0
 800108a:	4835      	ldr	r0, [pc, #212]	@ (8001160 <MPU6050_init+0xf0>)
 800108c:	f004 f908 	bl	80052a0 <HAL_I2C_Mem_Read>
	if (check == 104)
 8001090:	79fb      	ldrb	r3, [r7, #7]
 8001092:	2b68      	cmp	r3, #104	@ 0x68
 8001094:	d13b      	bne.n	800110e <MPU6050_init+0x9e>
	{
		//Power management register write all 0's to wake up sensor
		data = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1,MPU6050_ADDR, PWR_MGMT_1_REG, 1, &data, 1, 1000);
 800109a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800109e:	9302      	str	r3, [sp, #8]
 80010a0:	2301      	movs	r3, #1
 80010a2:	9301      	str	r3, [sp, #4]
 80010a4:	1dbb      	adds	r3, r7, #6
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	2301      	movs	r3, #1
 80010aa:	226b      	movs	r2, #107	@ 0x6b
 80010ac:	21d0      	movs	r1, #208	@ 0xd0
 80010ae:	482c      	ldr	r0, [pc, #176]	@ (8001160 <MPU6050_init+0xf0>)
 80010b0:	f003 ffe2 	bl	8005078 <HAL_I2C_Mem_Write>
		//Set data rate of 1KHz by writing SMPRT_DIV register
		data = 0x07;
 80010b4:	2307      	movs	r3, #7
 80010b6:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &data, 1, 1000);
 80010b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010bc:	9302      	str	r3, [sp, #8]
 80010be:	2301      	movs	r3, #1
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	1dbb      	adds	r3, r7, #6
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2301      	movs	r3, #1
 80010c8:	2219      	movs	r2, #25
 80010ca:	21d0      	movs	r1, #208	@ 0xd0
 80010cc:	4824      	ldr	r0, [pc, #144]	@ (8001160 <MPU6050_init+0xf0>)
 80010ce:	f003 ffd3 	bl	8005078 <HAL_I2C_Mem_Write>
		//Writing both register with 0 to set full scale range
		data = 0x00;
 80010d2:	2300      	movs	r3, #0
 80010d4:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &data, 1, 1000);
 80010d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010da:	9302      	str	r3, [sp, #8]
 80010dc:	2301      	movs	r3, #1
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	1dbb      	adds	r3, r7, #6
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	2301      	movs	r3, #1
 80010e6:	221c      	movs	r2, #28
 80010e8:	21d0      	movs	r1, #208	@ 0xd0
 80010ea:	481d      	ldr	r0, [pc, #116]	@ (8001160 <MPU6050_init+0xf0>)
 80010ec:	f003 ffc4 	bl	8005078 <HAL_I2C_Mem_Write>
		
		data = 0x00;
 80010f0:	2300      	movs	r3, #0
 80010f2:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &data, 1, 1000);
 80010f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010f8:	9302      	str	r3, [sp, #8]
 80010fa:	2301      	movs	r3, #1
 80010fc:	9301      	str	r3, [sp, #4]
 80010fe:	1dbb      	adds	r3, r7, #6
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2301      	movs	r3, #1
 8001104:	221b      	movs	r2, #27
 8001106:	21d0      	movs	r1, #208	@ 0xd0
 8001108:	4815      	ldr	r0, [pc, #84]	@ (8001160 <MPU6050_init+0xf0>)
 800110a:	f003 ffb5 	bl	8005078 <HAL_I2C_Mem_Write>
	}
     memset(pitch_buf, 0, sizeof(pitch_buf));
 800110e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001112:	2100      	movs	r1, #0
 8001114:	4813      	ldr	r0, [pc, #76]	@ (8001164 <MPU6050_init+0xf4>)
 8001116:	f00d fe15 	bl	800ed44 <memset>
     memset(roll_buf,  0, sizeof(roll_buf));
 800111a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800111e:	2100      	movs	r1, #0
 8001120:	4811      	ldr	r0, [pc, #68]	@ (8001168 <MPU6050_init+0xf8>)
 8001122:	f00d fe0f 	bl	800ed44 <memset>
     memset(yaw_buf,   0, sizeof(yaw_buf));
 8001126:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800112a:	2100      	movs	r1, #0
 800112c:	480f      	ldr	r0, [pc, #60]	@ (800116c <MPU6050_init+0xfc>)
 800112e:	f00d fe09 	bl	800ed44 <memset>
     memset(ax_buf,    0, sizeof(ax_buf));
 8001132:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001136:	2100      	movs	r1, #0
 8001138:	480d      	ldr	r0, [pc, #52]	@ (8001170 <MPU6050_init+0x100>)
 800113a:	f00d fe03 	bl	800ed44 <memset>
     memset(ay_buf,    0, sizeof(ay_buf));
 800113e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001142:	2100      	movs	r1, #0
 8001144:	480b      	ldr	r0, [pc, #44]	@ (8001174 <MPU6050_init+0x104>)
 8001146:	f00d fdfd 	bl	800ed44 <memset>
     memset(az_buf,    0, sizeof(az_buf));
 800114a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800114e:	2100      	movs	r1, #0
 8001150:	4809      	ldr	r0, [pc, #36]	@ (8001178 <MPU6050_init+0x108>)
 8001152:	f00d fdf7 	bl	800ed44 <memset>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}
 800115e:	bf00      	nop
 8001160:	20000bf4 	.word	0x20000bf4
 8001164:	20000208 	.word	0x20000208
 8001168:	20000398 	.word	0x20000398
 800116c:	20000528 	.word	0x20000528
 8001170:	200006b8 	.word	0x200006b8
 8001174:	20000848 	.word	0x20000848
 8001178:	200009d8 	.word	0x200009d8

0800117c <MPU6050_Read_Accel>:

//Function with multiple return using pointer

void MPU6050_Read_Accel (float* Ax, float* Ay, float* Az)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b08a      	sub	sp, #40	@ 0x28
 8001180:	af04      	add	r7, sp, #16
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001188:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800118c:	9302      	str	r3, [sp, #8]
 800118e:	2306      	movs	r3, #6
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	f107 0310 	add.w	r3, r7, #16
 8001196:	9300      	str	r3, [sp, #0]
 8001198:	2301      	movs	r3, #1
 800119a:	223b      	movs	r2, #59	@ 0x3b
 800119c:	21d0      	movs	r1, #208	@ 0xd0
 800119e:	4830      	ldr	r0, [pc, #192]	@ (8001260 <MPU6050_Read_Accel+0xe4>)
 80011a0:	f004 f87e 	bl	80052a0 <HAL_I2C_Mem_Read>
	//Adding 2 BYTES into 16 bit integer 
	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 80011a4:	7c3b      	ldrb	r3, [r7, #16]
 80011a6:	b21b      	sxth	r3, r3
 80011a8:	021b      	lsls	r3, r3, #8
 80011aa:	b21a      	sxth	r2, r3
 80011ac:	7c7b      	ldrb	r3, [r7, #17]
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	4313      	orrs	r3, r2
 80011b2:	b21a      	sxth	r2, r3
 80011b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001264 <MPU6050_Read_Accel+0xe8>)
 80011b6:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 80011b8:	7cbb      	ldrb	r3, [r7, #18]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	021b      	lsls	r3, r3, #8
 80011be:	b21a      	sxth	r2, r3
 80011c0:	7cfb      	ldrb	r3, [r7, #19]
 80011c2:	b21b      	sxth	r3, r3
 80011c4:	4313      	orrs	r3, r2
 80011c6:	b21a      	sxth	r2, r3
 80011c8:	4b27      	ldr	r3, [pc, #156]	@ (8001268 <MPU6050_Read_Accel+0xec>)
 80011ca:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 80011cc:	7d3b      	ldrb	r3, [r7, #20]
 80011ce:	b21b      	sxth	r3, r3
 80011d0:	021b      	lsls	r3, r3, #8
 80011d2:	b21a      	sxth	r2, r3
 80011d4:	7d7b      	ldrb	r3, [r7, #21]
 80011d6:	b21b      	sxth	r3, r3
 80011d8:	4313      	orrs	r3, r2
 80011da:	b21a      	sxth	r2, r3
 80011dc:	4b23      	ldr	r3, [pc, #140]	@ (800126c <MPU6050_Read_Accel+0xf0>)
 80011de:	801a      	strh	r2, [r3, #0]
	
	//converso para g
	*Ax = Accel_X_RAW/16384.0;
 80011e0:	4b20      	ldr	r3, [pc, #128]	@ (8001264 <MPU6050_Read_Accel+0xe8>)
 80011e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff f9c4 	bl	8000574 <__aeabi_i2d>
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001270 <MPU6050_Read_Accel+0xf4>)
 80011f2:	f7ff fb53 	bl	800089c <__aeabi_ddiv>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4610      	mov	r0, r2
 80011fc:	4619      	mov	r1, r3
 80011fe:	f7ff fd1b 	bl	8000c38 <__aeabi_d2f>
 8001202:	4602      	mov	r2, r0
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	601a      	str	r2, [r3, #0]
	*Ay = Accel_Y_RAW/16384.0;
 8001208:	4b17      	ldr	r3, [pc, #92]	@ (8001268 <MPU6050_Read_Accel+0xec>)
 800120a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f9b0 	bl	8000574 <__aeabi_i2d>
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	4b15      	ldr	r3, [pc, #84]	@ (8001270 <MPU6050_Read_Accel+0xf4>)
 800121a:	f7ff fb3f 	bl	800089c <__aeabi_ddiv>
 800121e:	4602      	mov	r2, r0
 8001220:	460b      	mov	r3, r1
 8001222:	4610      	mov	r0, r2
 8001224:	4619      	mov	r1, r3
 8001226:	f7ff fd07 	bl	8000c38 <__aeabi_d2f>
 800122a:	4602      	mov	r2, r0
 800122c:	68bb      	ldr	r3, [r7, #8]
 800122e:	601a      	str	r2, [r3, #0]
	*Az = Accel_Z_RAW/16384.0;
 8001230:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <MPU6050_Read_Accel+0xf0>)
 8001232:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001236:	4618      	mov	r0, r3
 8001238:	f7ff f99c 	bl	8000574 <__aeabi_i2d>
 800123c:	f04f 0200 	mov.w	r2, #0
 8001240:	4b0b      	ldr	r3, [pc, #44]	@ (8001270 <MPU6050_Read_Accel+0xf4>)
 8001242:	f7ff fb2b 	bl	800089c <__aeabi_ddiv>
 8001246:	4602      	mov	r2, r0
 8001248:	460b      	mov	r3, r1
 800124a:	4610      	mov	r0, r2
 800124c:	4619      	mov	r1, r3
 800124e:	f7ff fcf3 	bl	8000c38 <__aeabi_d2f>
 8001252:	4602      	mov	r2, r0
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	601a      	str	r2, [r3, #0]
}
 8001258:	bf00      	nop
 800125a:	3718      	adds	r7, #24
 800125c:	46bd      	mov	sp, r7
 800125e:	bd80      	pop	{r7, pc}
 8001260:	20000bf4 	.word	0x20000bf4
 8001264:	200001fc 	.word	0x200001fc
 8001268:	200001fe 	.word	0x200001fe
 800126c:	20000200 	.word	0x20000200
 8001270:	40d00000 	.word	0x40d00000
 8001274:	00000000 	.word	0x00000000

08001278 <MPU6050_Read_Gyro>:

void MPU6050_Read_Gyro(float* Gx, float* Gy, float* Gz)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b08a      	sub	sp, #40	@ 0x28
 800127c:	af04      	add	r7, sp, #16
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
    uint8_t Rec_Data[6];
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8001284:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001288:	9302      	str	r3, [sp, #8]
 800128a:	2306      	movs	r3, #6
 800128c:	9301      	str	r3, [sp, #4]
 800128e:	f107 0310 	add.w	r3, r7, #16
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	2301      	movs	r3, #1
 8001296:	2243      	movs	r2, #67	@ 0x43
 8001298:	21d0      	movs	r1, #208	@ 0xd0
 800129a:	4833      	ldr	r0, [pc, #204]	@ (8001368 <MPU6050_Read_Gyro+0xf0>)
 800129c:	f004 f800 	bl	80052a0 <HAL_I2C_Mem_Read>

    // Correctly assign raw data values for each axis
    Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 80012a0:	7c3b      	ldrb	r3, [r7, #16]
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	b21a      	sxth	r2, r3
 80012a8:	7c7b      	ldrb	r3, [r7, #17]
 80012aa:	b21b      	sxth	r3, r3
 80012ac:	4313      	orrs	r3, r2
 80012ae:	b21a      	sxth	r2, r3
 80012b0:	4b2e      	ldr	r3, [pc, #184]	@ (800136c <MPU6050_Read_Gyro+0xf4>)
 80012b2:	801a      	strh	r2, [r3, #0]
    Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 80012b4:	7cbb      	ldrb	r3, [r7, #18]
 80012b6:	b21b      	sxth	r3, r3
 80012b8:	021b      	lsls	r3, r3, #8
 80012ba:	b21a      	sxth	r2, r3
 80012bc:	7cfb      	ldrb	r3, [r7, #19]
 80012be:	b21b      	sxth	r3, r3
 80012c0:	4313      	orrs	r3, r2
 80012c2:	b21a      	sxth	r2, r3
 80012c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001370 <MPU6050_Read_Gyro+0xf8>)
 80012c6:	801a      	strh	r2, [r3, #0]
    Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 80012c8:	7d3b      	ldrb	r3, [r7, #20]
 80012ca:	b21b      	sxth	r3, r3
 80012cc:	021b      	lsls	r3, r3, #8
 80012ce:	b21a      	sxth	r2, r3
 80012d0:	7d7b      	ldrb	r3, [r7, #21]
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b21a      	sxth	r2, r3
 80012d8:	4b26      	ldr	r3, [pc, #152]	@ (8001374 <MPU6050_Read_Gyro+0xfc>)
 80012da:	801a      	strh	r2, [r3, #0]

    //converso para /s
    *Gx = Gyro_X_RAW / 131.0;
 80012dc:	4b23      	ldr	r3, [pc, #140]	@ (800136c <MPU6050_Read_Gyro+0xf4>)
 80012de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f7ff f946 	bl	8000574 <__aeabi_i2d>
 80012e8:	a31d      	add	r3, pc, #116	@ (adr r3, 8001360 <MPU6050_Read_Gyro+0xe8>)
 80012ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ee:	f7ff fad5 	bl	800089c <__aeabi_ddiv>
 80012f2:	4602      	mov	r2, r0
 80012f4:	460b      	mov	r3, r1
 80012f6:	4610      	mov	r0, r2
 80012f8:	4619      	mov	r1, r3
 80012fa:	f7ff fc9d 	bl	8000c38 <__aeabi_d2f>
 80012fe:	4602      	mov	r2, r0
 8001300:	68fb      	ldr	r3, [r7, #12]
 8001302:	601a      	str	r2, [r3, #0]
    *Gy = Gyro_Y_RAW / 131.0;
 8001304:	4b1a      	ldr	r3, [pc, #104]	@ (8001370 <MPU6050_Read_Gyro+0xf8>)
 8001306:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130a:	4618      	mov	r0, r3
 800130c:	f7ff f932 	bl	8000574 <__aeabi_i2d>
 8001310:	a313      	add	r3, pc, #76	@ (adr r3, 8001360 <MPU6050_Read_Gyro+0xe8>)
 8001312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001316:	f7ff fac1 	bl	800089c <__aeabi_ddiv>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fc89 	bl	8000c38 <__aeabi_d2f>
 8001326:	4602      	mov	r2, r0
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	601a      	str	r2, [r3, #0]
    *Gz = Gyro_Z_RAW / 131.0;
 800132c:	4b11      	ldr	r3, [pc, #68]	@ (8001374 <MPU6050_Read_Gyro+0xfc>)
 800132e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff f91e 	bl	8000574 <__aeabi_i2d>
 8001338:	a309      	add	r3, pc, #36	@ (adr r3, 8001360 <MPU6050_Read_Gyro+0xe8>)
 800133a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800133e:	f7ff faad 	bl	800089c <__aeabi_ddiv>
 8001342:	4602      	mov	r2, r0
 8001344:	460b      	mov	r3, r1
 8001346:	4610      	mov	r0, r2
 8001348:	4619      	mov	r1, r3
 800134a:	f7ff fc75 	bl	8000c38 <__aeabi_d2f>
 800134e:	4602      	mov	r2, r0
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	601a      	str	r2, [r3, #0]
}
 8001354:	bf00      	nop
 8001356:	3718      	adds	r7, #24
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	f3af 8000 	nop.w
 8001360:	00000000 	.word	0x00000000
 8001364:	40606000 	.word	0x40606000
 8001368:	20000bf4 	.word	0x20000bf4
 800136c:	20000202 	.word	0x20000202
 8001370:	20000204 	.word	0x20000204
 8001374:	20000206 	.word	0x20000206

08001378 <dataBufferPush>:
    buf->head = 0;
    buf->tail = 0;
    buf->count = 0;
}

bool dataBufferPush(DataBuffer_t *buf, const SensorData_t *data) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b082      	sub	sp, #8
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
    if (buf->count >= DATA_BUFFER_SIZE)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001388:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 800138c:	2b3f      	cmp	r3, #63	@ 0x3f
 800138e:	d901      	bls.n	8001394 <dataBufferPush+0x1c>
        return false; // buffer cheio
 8001390:	2300      	movs	r3, #0
 8001392:	e032      	b.n	80013fa <dataBufferPush+0x82>

    buf->buffer[buf->head] = *data;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800139a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800139e:	4619      	mov	r1, r3
 80013a0:	687a      	ldr	r2, [r7, #4]
 80013a2:	460b      	mov	r3, r1
 80013a4:	00db      	lsls	r3, r3, #3
 80013a6:	440b      	add	r3, r1
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	441a      	add	r2, r3
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	4610      	mov	r0, r2
 80013b0:	4619      	mov	r1, r3
 80013b2:	2348      	movs	r3, #72	@ 0x48
 80013b4:	461a      	mov	r2, r3
 80013b6:	f00d fd66 	bl	800ee86 <memcpy>
    buf->head = (buf->head + 1) % DATA_BUFFER_SIZE;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013c0:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80013c4:	3301      	adds	r3, #1
 80013c6:	425a      	negs	r2, r3
 80013c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013cc:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80013d0:	bf58      	it	pl
 80013d2:	4253      	negpl	r3, r2
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013dc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
    buf->count++;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013e6:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 80013ea:	3301      	adds	r3, #1
 80013ec:	b2da      	uxtb	r2, r3
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80013f4:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
    return true;
 80013f8:	2301      	movs	r3, #1
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}

08001402 <dataBufferPop>:

bool dataBufferPop(DataBuffer_t *buf, SensorData_t *data) {
 8001402:	b580      	push	{r7, lr}
 8001404:	b082      	sub	sp, #8
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
 800140a:	6039      	str	r1, [r7, #0]
    if (buf->count == 0)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001412:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8001416:	2b00      	cmp	r3, #0
 8001418:	d101      	bne.n	800141e <dataBufferPop+0x1c>
        return false; // buffer vazio
 800141a:	2300      	movs	r3, #0
 800141c:	e031      	b.n	8001482 <dataBufferPop+0x80>

    *data = buf->buffer[buf->tail];
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001424:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8001428:	4619      	mov	r1, r3
 800142a:	6838      	ldr	r0, [r7, #0]
 800142c:	687a      	ldr	r2, [r7, #4]
 800142e:	460b      	mov	r3, r1
 8001430:	00db      	lsls	r3, r3, #3
 8001432:	440b      	add	r3, r1
 8001434:	00db      	lsls	r3, r3, #3
 8001436:	4413      	add	r3, r2
 8001438:	4619      	mov	r1, r3
 800143a:	2348      	movs	r3, #72	@ 0x48
 800143c:	461a      	mov	r2, r3
 800143e:	f00d fd22 	bl	800ee86 <memcpy>
    buf->tail = (buf->tail + 1) % DATA_BUFFER_SIZE;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001448:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800144c:	3301      	adds	r3, #1
 800144e:	425a      	negs	r2, r3
 8001450:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001454:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001458:	bf58      	it	pl
 800145a:	4253      	negpl	r3, r2
 800145c:	b2da      	uxtb	r2, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001464:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
    buf->count--;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800146e:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8001472:	3b01      	subs	r3, #1
 8001474:	b2da      	uxtb	r2, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800147c:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
    return true;
 8001480:	2301      	movs	r3, #1
}
 8001482:	4618      	mov	r0, r3
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <ELM327InitDebug>:
const char RPMMotorPID[] = "010C";
const char VelocidadePID[] = "010D";
const char AceleradorPID[] = "0111";
// inicia ELM327
void ELM327InitDebug(UART_HandleTypeDef *huart)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
    //const char *init_cmds[] = {"ATZ\r", "ATE0\r", "ATL0\r", "ATS0\r", "ATSP0\r"};
	ELM327SendCommand("ATZ\r");
 8001494:	4808      	ldr	r0, [pc, #32]	@ (80014b8 <ELM327InitDebug+0x2c>)
 8001496:	f000 f815 	bl	80014c4 <ELM327SendCommand>
	HAL_Delay(500);
 800149a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800149e:	f003 f979 	bl	8004794 <HAL_Delay>
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)"ELM327 inicializado com sucesso!\r\n", 35, HAL_MAX_DELAY);
 80014a2:	f04f 33ff 	mov.w	r3, #4294967295
 80014a6:	2223      	movs	r2, #35	@ 0x23
 80014a8:	4904      	ldr	r1, [pc, #16]	@ (80014bc <ELM327InitDebug+0x30>)
 80014aa:	4805      	ldr	r0, [pc, #20]	@ (80014c0 <ELM327InitDebug+0x34>)
 80014ac:	f006 fe6e 	bl	800818c <HAL_UART_Transmit>
}
 80014b0:	bf00      	nop
 80014b2:	3708      	adds	r7, #8
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	08012f08 	.word	0x08012f08
 80014bc:	08012f10 	.word	0x08012f10
 80014c0:	200069d8 	.word	0x200069d8

080014c4 <ELM327SendCommand>:
    }
    return val;
}

void ELM327SendCommand(const char *pid)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
    char cmd[8];

    /* Monta o comando com '\r' no final */
    sprintf(cmd, "%s\r", pid);
 80014cc:	f107 0308 	add.w	r3, r7, #8
 80014d0:	687a      	ldr	r2, [r7, #4]
 80014d2:	490b      	ldr	r1, [pc, #44]	@ (8001500 <ELM327SendCommand+0x3c>)
 80014d4:	4618      	mov	r0, r3
 80014d6:	f00d fb0d 	bl	800eaf4 <siprintf>

    /* Envia pela UART1 (para o ELM327 / veculo) */
    HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 80014da:	f107 0308 	add.w	r3, r7, #8
 80014de:	4618      	mov	r0, r3
 80014e0:	f7fe feee 	bl	80002c0 <strlen>
 80014e4:	4603      	mov	r3, r0
 80014e6:	b29a      	uxth	r2, r3
 80014e8:	f107 0108 	add.w	r1, r7, #8
 80014ec:	f04f 33ff 	mov.w	r3, #4294967295
 80014f0:	4804      	ldr	r0, [pc, #16]	@ (8001504 <ELM327SendCommand+0x40>)
 80014f2:	f006 fe4b 	bl	800818c <HAL_UART_Transmit>
}
 80014f6:	bf00      	nop
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	08012f34 	.word	0x08012f34
 8001504:	20006b94 	.word	0x20006b94

08001508 <ELM327UARTCallback>:

void ELM327UARTCallback(){
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
	if (uart_rx_byte != '\r' && uart_rx_byte != '\n')
 800150c:	4b31      	ldr	r3, [pc, #196]	@ (80015d4 <ELM327UARTCallback+0xcc>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b0d      	cmp	r3, #13
 8001512:	d01d      	beq.n	8001550 <ELM327UARTCallback+0x48>
 8001514:	4b2f      	ldr	r3, [pc, #188]	@ (80015d4 <ELM327UARTCallback+0xcc>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	2b0a      	cmp	r3, #10
 800151a:	d019      	beq.n	8001550 <ELM327UARTCallback+0x48>
	        {
	            if (uart_rx_index < UART_RX_BUFFER_SIZE - 1)
 800151c:	4b2e      	ldr	r3, [pc, #184]	@ (80015d8 <ELM327UARTCallback+0xd0>)
 800151e:	881b      	ldrh	r3, [r3, #0]
 8001520:	b29b      	uxth	r3, r3
 8001522:	f240 32fe 	movw	r2, #1022	@ 0x3fe
 8001526:	4293      	cmp	r3, r2
 8001528:	d812      	bhi.n	8001550 <ELM327UARTCallback+0x48>
	            {
	                uart_rx_buffer[uart_rx_index++] = uart_rx_byte;
 800152a:	4b2b      	ldr	r3, [pc, #172]	@ (80015d8 <ELM327UARTCallback+0xd0>)
 800152c:	881b      	ldrh	r3, [r3, #0]
 800152e:	b29b      	uxth	r3, r3
 8001530:	1c5a      	adds	r2, r3, #1
 8001532:	b291      	uxth	r1, r2
 8001534:	4a28      	ldr	r2, [pc, #160]	@ (80015d8 <ELM327UARTCallback+0xd0>)
 8001536:	8011      	strh	r1, [r2, #0]
 8001538:	461a      	mov	r2, r3
 800153a:	4b26      	ldr	r3, [pc, #152]	@ (80015d4 <ELM327UARTCallback+0xcc>)
 800153c:	7819      	ldrb	r1, [r3, #0]
 800153e:	4b27      	ldr	r3, [pc, #156]	@ (80015dc <ELM327UARTCallback+0xd4>)
 8001540:	5499      	strb	r1, [r3, r2]
	                uart_obd_byte_count += 1;
 8001542:	4b27      	ldr	r3, [pc, #156]	@ (80015e0 <ELM327UARTCallback+0xd8>)
 8001544:	781b      	ldrb	r3, [r3, #0]
 8001546:	b2db      	uxtb	r3, r3
 8001548:	3301      	adds	r3, #1
 800154a:	b2da      	uxtb	r2, r3
 800154c:	4b24      	ldr	r3, [pc, #144]	@ (80015e0 <ELM327UARTCallback+0xd8>)
 800154e:	701a      	strb	r2, [r3, #0]
	            }
	        }

	        /* Detecta fim de resposta (prompt '>') */
	        if (uart_rx_byte == '>')
 8001550:	4b20      	ldr	r3, [pc, #128]	@ (80015d4 <ELM327UARTCallback+0xcc>)
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2b3e      	cmp	r3, #62	@ 0x3e
 8001556:	d123      	bne.n	80015a0 <ELM327UARTCallback+0x98>
	        {
	            uart_rx_buffer[uart_rx_index++] = '\n'; // separa respostas no buffer
 8001558:	4b1f      	ldr	r3, [pc, #124]	@ (80015d8 <ELM327UARTCallback+0xd0>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	b29b      	uxth	r3, r3
 800155e:	1c5a      	adds	r2, r3, #1
 8001560:	b291      	uxth	r1, r2
 8001562:	4a1d      	ldr	r2, [pc, #116]	@ (80015d8 <ELM327UARTCallback+0xd0>)
 8001564:	8011      	strh	r1, [r2, #0]
 8001566:	461a      	mov	r2, r3
 8001568:	4b1c      	ldr	r3, [pc, #112]	@ (80015dc <ELM327UARTCallback+0xd4>)
 800156a:	210a      	movs	r1, #10
 800156c:	5499      	strb	r1, [r3, r2]
	            uart_response_count++;
 800156e:	4b1d      	ldr	r3, [pc, #116]	@ (80015e4 <ELM327UARTCallback+0xdc>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	3301      	adds	r3, #1
 8001576:	b2da      	uxtb	r2, r3
 8001578:	4b1a      	ldr	r3, [pc, #104]	@ (80015e4 <ELM327UARTCallback+0xdc>)
 800157a:	701a      	strb	r2, [r3, #0]

	            if (uart_response_count >= 3)
 800157c:	4b19      	ldr	r3, [pc, #100]	@ (80015e4 <ELM327UARTCallback+0xdc>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	b2db      	uxtb	r3, r3
 8001582:	2b02      	cmp	r3, #2
 8001584:	d90c      	bls.n	80015a0 <ELM327UARTCallback+0x98>
	            {
	                uart_rx_buffer[uart_rx_index] = '\0'; // finaliza string
 8001586:	4b14      	ldr	r3, [pc, #80]	@ (80015d8 <ELM327UARTCallback+0xd0>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	b29b      	uxth	r3, r3
 800158c:	461a      	mov	r2, r3
 800158e:	4b13      	ldr	r3, [pc, #76]	@ (80015dc <ELM327UARTCallback+0xd4>)
 8001590:	2100      	movs	r1, #0
 8001592:	5499      	strb	r1, [r3, r2]
	                uart_data_ready = 1;              // todas as respostas chegaram
 8001594:	4b14      	ldr	r3, [pc, #80]	@ (80015e8 <ELM327UARTCallback+0xe0>)
 8001596:	2201      	movs	r2, #1
 8001598:	701a      	strb	r2, [r3, #0]
	                uart_response_count = 0;              // reseta contador
 800159a:	4b12      	ldr	r3, [pc, #72]	@ (80015e4 <ELM327UARTCallback+0xdc>)
 800159c:	2200      	movs	r2, #0
 800159e:	701a      	strb	r2, [r3, #0]
	            }
	        }
	        //erro de mensagem
	        if(uart_obd_byte_count > 20){
 80015a0:	4b0f      	ldr	r3, [pc, #60]	@ (80015e0 <ELM327UARTCallback+0xd8>)
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	b2db      	uxtb	r3, r3
 80015a6:	2b14      	cmp	r3, #20
 80015a8:	d90f      	bls.n	80015ca <ELM327UARTCallback+0xc2>
                uart_rx_buffer[uart_rx_index] = '\0'; // finaliza string
 80015aa:	4b0b      	ldr	r3, [pc, #44]	@ (80015d8 <ELM327UARTCallback+0xd0>)
 80015ac:	881b      	ldrh	r3, [r3, #0]
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	461a      	mov	r2, r3
 80015b2:	4b0a      	ldr	r3, [pc, #40]	@ (80015dc <ELM327UARTCallback+0xd4>)
 80015b4:	2100      	movs	r1, #0
 80015b6:	5499      	strb	r1, [r3, r2]
                uart_data_ready = 0;              // todas as respostas chegaram
 80015b8:	4b0b      	ldr	r3, [pc, #44]	@ (80015e8 <ELM327UARTCallback+0xe0>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]
                uart_response_count = 0;              // reseta contador
 80015be:	4b09      	ldr	r3, [pc, #36]	@ (80015e4 <ELM327UARTCallback+0xdc>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	701a      	strb	r2, [r3, #0]
                uart_rx_index =0 ;
 80015c4:	4b04      	ldr	r3, [pc, #16]	@ (80015d8 <ELM327UARTCallback+0xd0>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	801a      	strh	r2, [r3, #0]
	        }
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr
 80015d4:	20004eec 	.word	0x20004eec
 80015d8:	20000b68 	.word	0x20000b68
 80015dc:	20004ef0 	.word	0x20004ef0
 80015e0:	20000b6c 	.word	0x20000b6c
 80015e4:	20000b6b 	.word	0x20000b6b
 80015e8:	20000b6a 	.word	0x20000b6a

080015ec <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b08a      	sub	sp, #40	@ 0x28
 80015f0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f2:	f107 0314 	add.w	r3, r7, #20
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	60da      	str	r2, [r3, #12]
 8001600:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001602:	4b3f      	ldr	r3, [pc, #252]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	4a3e      	ldr	r2, [pc, #248]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001608:	f043 0304 	orr.w	r3, r3, #4
 800160c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160e:	4b3c      	ldr	r3, [pc, #240]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	f003 0304 	and.w	r3, r3, #4
 8001616:	613b      	str	r3, [r7, #16]
 8001618:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800161a:	4b39      	ldr	r3, [pc, #228]	@ (8001700 <MX_GPIO_Init+0x114>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161e:	4a38      	ldr	r2, [pc, #224]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001620:	f043 0320 	orr.w	r3, r3, #32
 8001624:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001626:	4b36      	ldr	r3, [pc, #216]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	f003 0320 	and.w	r3, r3, #32
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001632:	4b33      	ldr	r3, [pc, #204]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001636:	4a32      	ldr	r2, [pc, #200]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001638:	f043 0301 	orr.w	r3, r3, #1
 800163c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800163e:	4b30      	ldr	r3, [pc, #192]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800164a:	4b2d      	ldr	r3, [pc, #180]	@ (8001700 <MX_GPIO_Init+0x114>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	4a2c      	ldr	r2, [pc, #176]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001650:	f043 0302 	orr.w	r3, r3, #2
 8001654:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001656:	4b2a      	ldr	r3, [pc, #168]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001658:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800165a:	f003 0302 	and.w	r3, r3, #2
 800165e:	607b      	str	r3, [r7, #4]
 8001660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001662:	4b27      	ldr	r3, [pc, #156]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001664:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001666:	4a26      	ldr	r2, [pc, #152]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001668:	f043 0308 	orr.w	r3, r3, #8
 800166c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800166e:	4b24      	ldr	r3, [pc, #144]	@ (8001700 <MX_GPIO_Init+0x114>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	603b      	str	r3, [r7, #0]
 8001678:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800167a:	2200      	movs	r2, #0
 800167c:	2120      	movs	r1, #32
 800167e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001682:	f003 fc2d 	bl	8004ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8001686:	2201      	movs	r2, #1
 8001688:	2102      	movs	r1, #2
 800168a:	481e      	ldr	r0, [pc, #120]	@ (8001704 <MX_GPIO_Init+0x118>)
 800168c:	f003 fc28 	bl	8004ee0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001690:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001694:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001696:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800169a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169c:	2300      	movs	r3, #0
 800169e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80016a0:	f107 0314 	add.w	r3, r7, #20
 80016a4:	4619      	mov	r1, r3
 80016a6:	4818      	ldr	r0, [pc, #96]	@ (8001708 <MX_GPIO_Init+0x11c>)
 80016a8:	f003 fa98 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016ac:	2320      	movs	r3, #32
 80016ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b0:	2301      	movs	r3, #1
 80016b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	2300      	movs	r3, #0
 80016ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016bc:	f107 0314 	add.w	r3, r7, #20
 80016c0:	4619      	mov	r1, r3
 80016c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016c6:	f003 fa89 	bl	8004bdc <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80016ca:	2302      	movs	r3, #2
 80016cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ce:	2301      	movs	r3, #1
 80016d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016d2:	2301      	movs	r3, #1
 80016d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016d6:	2302      	movs	r3, #2
 80016d8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80016da:	f107 0314 	add.w	r3, r7, #20
 80016de:	4619      	mov	r1, r3
 80016e0:	4808      	ldr	r0, [pc, #32]	@ (8001704 <MX_GPIO_Init+0x118>)
 80016e2:	f003 fa7b 	bl	8004bdc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016e6:	2200      	movs	r2, #0
 80016e8:	2100      	movs	r1, #0
 80016ea:	2028      	movs	r0, #40	@ 0x28
 80016ec:	f003 f973 	bl	80049d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016f0:	2028      	movs	r0, #40	@ 0x28
 80016f2:	f003 f98a 	bl	8004a0a <HAL_NVIC_EnableIRQ>

}
 80016f6:	bf00      	nop
 80016f8:	3728      	adds	r7, #40	@ 0x28
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000
 8001704:	48000400 	.word	0x48000400
 8001708:	48000800 	.word	0x48000800

0800170c <GPS_Init>:
	//CDC_Transmit_FS((unsigned char *) buf, (uint16_t) strlen(buf));
}
#endif

void GPS_Init()
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001710:	2201      	movs	r2, #1
 8001712:	4903      	ldr	r1, [pc, #12]	@ (8001720 <GPS_Init+0x14>)
 8001714:	4803      	ldr	r0, [pc, #12]	@ (8001724 <GPS_Init+0x18>)
 8001716:	f006 fe5b 	bl	80083d0 <HAL_UART_Receive_IT>
}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000b6d 	.word	0x20000b6d
 8001724:	20006c28 	.word	0x20006c28

08001728 <GPS_UART_CallBack>:


void GPS_UART_CallBack(){
 8001728:	b580      	push	{r7, lr}
 800172a:	af00      	add	r7, sp, #0
	if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 800172c:	4b16      	ldr	r3, [pc, #88]	@ (8001788 <GPS_UART_CallBack+0x60>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b0a      	cmp	r3, #10
 8001732:	d010      	beq.n	8001756 <GPS_UART_CallBack+0x2e>
 8001734:	4b15      	ldr	r3, [pc, #84]	@ (800178c <GPS_UART_CallBack+0x64>)
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	b25b      	sxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	db0b      	blt.n	8001756 <GPS_UART_CallBack+0x2e>
		//HAL_UART_Transmit(&huart2, &rx_data, 1, HAL_MAX_DELAY);
		rx_buffer[rx_index++] = rx_data;
 800173e:	4b13      	ldr	r3, [pc, #76]	@ (800178c <GPS_UART_CallBack+0x64>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	1c5a      	adds	r2, r3, #1
 8001744:	b2d1      	uxtb	r1, r2
 8001746:	4a11      	ldr	r2, [pc, #68]	@ (800178c <GPS_UART_CallBack+0x64>)
 8001748:	7011      	strb	r1, [r2, #0]
 800174a:	461a      	mov	r2, r3
 800174c:	4b0e      	ldr	r3, [pc, #56]	@ (8001788 <GPS_UART_CallBack+0x60>)
 800174e:	7819      	ldrb	r1, [r3, #0]
 8001750:	4b0f      	ldr	r3, [pc, #60]	@ (8001790 <GPS_UART_CallBack+0x68>)
 8001752:	5499      	strb	r1, [r3, r2]
 8001754:	e010      	b.n	8001778 <GPS_UART_CallBack+0x50>

		#if (GPS_DEBUG == 1)
		//GPS_print((char*)rx_buffer);
		#endif

		if(GPS_validate((char*) rx_buffer))
 8001756:	480e      	ldr	r0, [pc, #56]	@ (8001790 <GPS_UART_CallBack+0x68>)
 8001758:	f000 f81e 	bl	8001798 <GPS_validate>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d002      	beq.n	8001768 <GPS_UART_CallBack+0x40>
			GPS_parse((char*) rx_buffer);
 8001762:	480b      	ldr	r0, [pc, #44]	@ (8001790 <GPS_UART_CallBack+0x68>)
 8001764:	f000 f87a 	bl	800185c <GPS_parse>
		rx_index = 0;
 8001768:	4b08      	ldr	r3, [pc, #32]	@ (800178c <GPS_UART_CallBack+0x64>)
 800176a:	2200      	movs	r2, #0
 800176c:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 800176e:	2280      	movs	r2, #128	@ 0x80
 8001770:	2100      	movs	r1, #0
 8001772:	4807      	ldr	r0, [pc, #28]	@ (8001790 <GPS_UART_CallBack+0x68>)
 8001774:	f00d fae6 	bl	800ed44 <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001778:	2201      	movs	r2, #1
 800177a:	4903      	ldr	r1, [pc, #12]	@ (8001788 <GPS_UART_CallBack+0x60>)
 800177c:	4805      	ldr	r0, [pc, #20]	@ (8001794 <GPS_UART_CallBack+0x6c>)
 800177e:	f006 fe27 	bl	80083d0 <HAL_UART_Receive_IT>
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	20000b6d 	.word	0x20000b6d
 800178c:	20000bf0 	.word	0x20000bf0
 8001790:	20000b70 	.word	0x20000b70
 8001794:	20006c28 	.word	0x20006c28

08001798 <GPS_validate>:


int GPS_validate(char *nmeastr){
 8001798:	b580      	push	{r7, lr}
 800179a:	b086      	sub	sp, #24
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80017a4:	2300      	movs	r3, #0
 80017a6:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	687a      	ldr	r2, [r7, #4]
 80017ac:	4413      	add	r3, r2
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b24      	cmp	r3, #36	@ 0x24
 80017b2:	d103      	bne.n	80017bc <GPS_validate+0x24>
        i++;
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	3301      	adds	r3, #1
 80017b8:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80017ba:	e00c      	b.n	80017d6 <GPS_validate+0x3e>
        return 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	e047      	b.n	8001850 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	4413      	add	r3, r2
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	461a      	mov	r2, r3
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	4053      	eors	r3, r2
 80017ce:	613b      	str	r3, [r7, #16]
        i++;
 80017d0:	697b      	ldr	r3, [r7, #20]
 80017d2:	3301      	adds	r3, #1
 80017d4:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80017d6:	697b      	ldr	r3, [r7, #20]
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	4413      	add	r3, r2
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d008      	beq.n	80017f4 <GPS_validate+0x5c>
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	4413      	add	r3, r2
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80017ec:	d002      	beq.n	80017f4 <GPS_validate+0x5c>
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	2b4a      	cmp	r3, #74	@ 0x4a
 80017f2:	dde5      	ble.n	80017c0 <GPS_validate+0x28>
    }

    if(i >= 75){
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	2b4a      	cmp	r3, #74	@ 0x4a
 80017f8:	dd01      	ble.n	80017fe <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 80017fa:	2300      	movs	r3, #0
 80017fc:	e028      	b.n	8001850 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	687a      	ldr	r2, [r7, #4]
 8001802:	4413      	add	r3, r2
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	2b2a      	cmp	r3, #42	@ 0x2a
 8001808:	d119      	bne.n	800183e <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 800180a:	697b      	ldr	r3, [r7, #20]
 800180c:	3301      	adds	r3, #1
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	3302      	adds	r3, #2
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	4413      	add	r3, r2
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8001822:	2300      	movs	r3, #0
 8001824:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8001826:	f107 0308 	add.w	r3, r7, #8
 800182a:	693a      	ldr	r2, [r7, #16]
 800182c:	490a      	ldr	r1, [pc, #40]	@ (8001858 <GPS_validate+0xc0>)
 800182e:	4618      	mov	r0, r3
 8001830:	f00d f960 	bl	800eaf4 <siprintf>
    return((checkcalcstr[0] == check[0])
 8001834:	7a3a      	ldrb	r2, [r7, #8]
 8001836:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001838:	429a      	cmp	r2, r3
 800183a:	d108      	bne.n	800184e <GPS_validate+0xb6>
 800183c:	e001      	b.n	8001842 <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 800183e:	2300      	movs	r3, #0
 8001840:	e006      	b.n	8001850 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001842:	7a7a      	ldrb	r2, [r7, #9]
 8001844:	7b7b      	ldrb	r3, [r7, #13]
 8001846:	429a      	cmp	r2, r3
 8001848:	d101      	bne.n	800184e <GPS_validate+0xb6>
 800184a:	2301      	movs	r3, #1
 800184c:	e000      	b.n	8001850 <GPS_validate+0xb8>
 800184e:	2300      	movs	r3, #0
}
 8001850:	4618      	mov	r0, r3
 8001852:	3718      	adds	r7, #24
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}
 8001858:	08012f3c 	.word	0x08012f3c

0800185c <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 800185c:	b580      	push	{r7, lr}
 800185e:	b08a      	sub	sp, #40	@ 0x28
 8001860:	af08      	add	r7, sp, #32
 8001862:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 8001864:	2206      	movs	r2, #6
 8001866:	494a      	ldr	r1, [pc, #296]	@ (8001990 <GPS_parse+0x134>)
 8001868:	6878      	ldr	r0, [r7, #4]
 800186a:	f00d fa73 	bl	800ed54 <strncmp>
 800186e:	4603      	mov	r3, r0
 8001870:	2b00      	cmp	r3, #0
 8001872:	d137      	bne.n	80018e4 <GPS_parse+0x88>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8001874:	4b47      	ldr	r3, [pc, #284]	@ (8001994 <GPS_parse+0x138>)
 8001876:	9307      	str	r3, [sp, #28]
 8001878:	4b47      	ldr	r3, [pc, #284]	@ (8001998 <GPS_parse+0x13c>)
 800187a:	9306      	str	r3, [sp, #24]
 800187c:	4b47      	ldr	r3, [pc, #284]	@ (800199c <GPS_parse+0x140>)
 800187e:	9305      	str	r3, [sp, #20]
 8001880:	4b47      	ldr	r3, [pc, #284]	@ (80019a0 <GPS_parse+0x144>)
 8001882:	9304      	str	r3, [sp, #16]
 8001884:	4b47      	ldr	r3, [pc, #284]	@ (80019a4 <GPS_parse+0x148>)
 8001886:	9303      	str	r3, [sp, #12]
 8001888:	4b47      	ldr	r3, [pc, #284]	@ (80019a8 <GPS_parse+0x14c>)
 800188a:	9302      	str	r3, [sp, #8]
 800188c:	4b47      	ldr	r3, [pc, #284]	@ (80019ac <GPS_parse+0x150>)
 800188e:	9301      	str	r3, [sp, #4]
 8001890:	4b47      	ldr	r3, [pc, #284]	@ (80019b0 <GPS_parse+0x154>)
 8001892:	9300      	str	r3, [sp, #0]
 8001894:	4b47      	ldr	r3, [pc, #284]	@ (80019b4 <GPS_parse+0x158>)
 8001896:	4a48      	ldr	r2, [pc, #288]	@ (80019b8 <GPS_parse+0x15c>)
 8001898:	4948      	ldr	r1, [pc, #288]	@ (80019bc <GPS_parse+0x160>)
 800189a:	6878      	ldr	r0, [r7, #4]
 800189c:	f00d f94c 	bl	800eb38 <siscanf>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	dd70      	ble.n	8001988 <GPS_parse+0x12c>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80018a6:	4b46      	ldr	r3, [pc, #280]	@ (80019c0 <GPS_parse+0x164>)
 80018a8:	edd3 7a04 	vldr	s15, [r3, #16]
 80018ac:	4b44      	ldr	r3, [pc, #272]	@ (80019c0 <GPS_parse+0x164>)
 80018ae:	7e1b      	ldrb	r3, [r3, #24]
 80018b0:	4618      	mov	r0, r3
 80018b2:	eeb0 0a67 	vmov.f32	s0, s15
 80018b6:	f000 f8a7 	bl	8001a08 <GPS_nmea_to_dec>
 80018ba:	eef0 7a40 	vmov.f32	s15, s0
 80018be:	4b40      	ldr	r3, [pc, #256]	@ (80019c0 <GPS_parse+0x164>)
 80018c0:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80018c4:	4b3e      	ldr	r3, [pc, #248]	@ (80019c0 <GPS_parse+0x164>)
 80018c6:	edd3 7a03 	vldr	s15, [r3, #12]
 80018ca:	4b3d      	ldr	r3, [pc, #244]	@ (80019c0 <GPS_parse+0x164>)
 80018cc:	7e5b      	ldrb	r3, [r3, #25]
 80018ce:	4618      	mov	r0, r3
 80018d0:	eeb0 0a67 	vmov.f32	s0, s15
 80018d4:	f000 f898 	bl	8001a08 <GPS_nmea_to_dec>
 80018d8:	eef0 7a40 	vmov.f32	s15, s0
 80018dc:	4b38      	ldr	r3, [pc, #224]	@ (80019c0 <GPS_parse+0x164>)
 80018de:	edc3 7a00 	vstr	s15, [r3]
    		return;
 80018e2:	e051      	b.n	8001988 <GPS_parse+0x12c>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 80018e4:	2206      	movs	r2, #6
 80018e6:	4937      	ldr	r1, [pc, #220]	@ (80019c4 <GPS_parse+0x168>)
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f00d fa33 	bl	800ed54 <strncmp>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d114      	bne.n	800191e <GPS_parse+0xc2>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 80018f4:	4b34      	ldr	r3, [pc, #208]	@ (80019c8 <GPS_parse+0x16c>)
 80018f6:	9305      	str	r3, [sp, #20]
 80018f8:	4b34      	ldr	r3, [pc, #208]	@ (80019cc <GPS_parse+0x170>)
 80018fa:	9304      	str	r3, [sp, #16]
 80018fc:	4b34      	ldr	r3, [pc, #208]	@ (80019d0 <GPS_parse+0x174>)
 80018fe:	9303      	str	r3, [sp, #12]
 8001900:	4b29      	ldr	r3, [pc, #164]	@ (80019a8 <GPS_parse+0x14c>)
 8001902:	9302      	str	r3, [sp, #8]
 8001904:	4b29      	ldr	r3, [pc, #164]	@ (80019ac <GPS_parse+0x150>)
 8001906:	9301      	str	r3, [sp, #4]
 8001908:	4b29      	ldr	r3, [pc, #164]	@ (80019b0 <GPS_parse+0x154>)
 800190a:	9300      	str	r3, [sp, #0]
 800190c:	4b29      	ldr	r3, [pc, #164]	@ (80019b4 <GPS_parse+0x158>)
 800190e:	4a2a      	ldr	r2, [pc, #168]	@ (80019b8 <GPS_parse+0x15c>)
 8001910:	4930      	ldr	r1, [pc, #192]	@ (80019d4 <GPS_parse+0x178>)
 8001912:	6878      	ldr	r0, [r7, #4]
 8001914:	f00d f910 	bl	800eb38 <siscanf>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	e034      	b.n	8001988 <GPS_parse+0x12c>
    		return;

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 800191e:	2206      	movs	r2, #6
 8001920:	492d      	ldr	r1, [pc, #180]	@ (80019d8 <GPS_parse+0x17c>)
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f00d fa16 	bl	800ed54 <strncmp>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d110      	bne.n	8001950 <GPS_parse+0xf4>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 800192e:	4b2b      	ldr	r3, [pc, #172]	@ (80019dc <GPS_parse+0x180>)
 8001930:	9303      	str	r3, [sp, #12]
 8001932:	4b21      	ldr	r3, [pc, #132]	@ (80019b8 <GPS_parse+0x15c>)
 8001934:	9302      	str	r3, [sp, #8]
 8001936:	4b1c      	ldr	r3, [pc, #112]	@ (80019a8 <GPS_parse+0x14c>)
 8001938:	9301      	str	r3, [sp, #4]
 800193a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ac <GPS_parse+0x150>)
 800193c:	9300      	str	r3, [sp, #0]
 800193e:	4b1c      	ldr	r3, [pc, #112]	@ (80019b0 <GPS_parse+0x154>)
 8001940:	4a1c      	ldr	r2, [pc, #112]	@ (80019b4 <GPS_parse+0x158>)
 8001942:	4927      	ldr	r1, [pc, #156]	@ (80019e0 <GPS_parse+0x184>)
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	f00d f8f7 	bl	800eb38 <siscanf>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	e01b      	b.n	8001988 <GPS_parse+0x12c>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 8001950:	2206      	movs	r2, #6
 8001952:	4924      	ldr	r1, [pc, #144]	@ (80019e4 <GPS_parse+0x188>)
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	f00d f9fd 	bl	800ed54 <strncmp>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d113      	bne.n	8001988 <GPS_parse+0x12c>
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8001960:	4b21      	ldr	r3, [pc, #132]	@ (80019e8 <GPS_parse+0x18c>)
 8001962:	9305      	str	r3, [sp, #20]
 8001964:	4b21      	ldr	r3, [pc, #132]	@ (80019ec <GPS_parse+0x190>)
 8001966:	9304      	str	r3, [sp, #16]
 8001968:	4b21      	ldr	r3, [pc, #132]	@ (80019f0 <GPS_parse+0x194>)
 800196a:	9303      	str	r3, [sp, #12]
 800196c:	4b18      	ldr	r3, [pc, #96]	@ (80019d0 <GPS_parse+0x174>)
 800196e:	9302      	str	r3, [sp, #8]
 8001970:	4b20      	ldr	r3, [pc, #128]	@ (80019f4 <GPS_parse+0x198>)
 8001972:	9301      	str	r3, [sp, #4]
 8001974:	4b20      	ldr	r3, [pc, #128]	@ (80019f8 <GPS_parse+0x19c>)
 8001976:	9300      	str	r3, [sp, #0]
 8001978:	4b20      	ldr	r3, [pc, #128]	@ (80019fc <GPS_parse+0x1a0>)
 800197a:	4a21      	ldr	r2, [pc, #132]	@ (8001a00 <GPS_parse+0x1a4>)
 800197c:	4921      	ldr	r1, [pc, #132]	@ (8001a04 <GPS_parse+0x1a8>)
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f00d f8da 	bl	800eb38 <siscanf>
 8001984:	4603      	mov	r3, r0
 8001986:	2b00      	cmp	r3, #0
            return;
    }
}
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	08012f44 	.word	0x08012f44
 8001994:	20004ec0 	.word	0x20004ec0
 8001998:	20004ebc 	.word	0x20004ebc
 800199c:	20004eb8 	.word	0x20004eb8
 80019a0:	20004eb4 	.word	0x20004eb4
 80019a4:	20004eb0 	.word	0x20004eb0
 80019a8:	20004ead 	.word	0x20004ead
 80019ac:	20004ea0 	.word	0x20004ea0
 80019b0:	20004eac 	.word	0x20004eac
 80019b4:	20004ea4 	.word	0x20004ea4
 80019b8:	20004ea8 	.word	0x20004ea8
 80019bc:	08012f4c 	.word	0x08012f4c
 80019c0:	20004e94 	.word	0x20004e94
 80019c4:	08012f74 	.word	0x08012f74
 80019c8:	20004ecc 	.word	0x20004ecc
 80019cc:	20004ec8 	.word	0x20004ec8
 80019d0:	20004ec4 	.word	0x20004ec4
 80019d4:	08012f7c 	.word	0x08012f7c
 80019d8:	08012f9c 	.word	0x08012f9c
 80019dc:	20004ed0 	.word	0x20004ed0
 80019e0:	08012fa4 	.word	0x08012fa4
 80019e4:	08012fc0 	.word	0x08012fc0
 80019e8:	20004ee8 	.word	0x20004ee8
 80019ec:	20004ee4 	.word	0x20004ee4
 80019f0:	20004ee1 	.word	0x20004ee1
 80019f4:	20004ee0 	.word	0x20004ee0
 80019f8:	20004edc 	.word	0x20004edc
 80019fc:	20004ed8 	.word	0x20004ed8
 8001a00:	20004ed4 	.word	0x20004ed4
 8001a04:	08012fc8 	.word	0x08012fc8

08001a08 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8001a08:	b480      	push	{r7}
 8001a0a:	b087      	sub	sp, #28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a12:	4603      	mov	r3, r0
 8001a14:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8001a16:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a1a:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8001a9c <GPS_nmea_to_dec+0x94>
 8001a1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a22:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a26:	ee17 3a90 	vmov	r3, s15
 8001a2a:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	2264      	movs	r2, #100	@ 0x64
 8001a30:	fb02 f303 	mul.w	r3, r2, r3
 8001a34:	ee07 3a90 	vmov	s15, r3
 8001a38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a3c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a40:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a44:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8001a48:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a4c:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001aa0 <GPS_nmea_to_dec+0x98>
 8001a50:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a54:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8001a58:	693b      	ldr	r3, [r7, #16]
 8001a5a:	ee07 3a90 	vmov	s15, r3
 8001a5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a62:	ed97 7a02 	vldr	s14, [r7, #8]
 8001a66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a6a:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8001a6e:	78fb      	ldrb	r3, [r7, #3]
 8001a70:	2b53      	cmp	r3, #83	@ 0x53
 8001a72:	d002      	beq.n	8001a7a <GPS_nmea_to_dec+0x72>
 8001a74:	78fb      	ldrb	r3, [r7, #3]
 8001a76:	2b57      	cmp	r3, #87	@ 0x57
 8001a78:	d105      	bne.n	8001a86 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8001a7a:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a7e:	eef1 7a67 	vneg.f32	s15, s15
 8001a82:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	ee07 3a90 	vmov	s15, r3
}
 8001a8c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a90:	371c      	adds	r7, #28
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	42c80000 	.word	0x42c80000
 8001aa0:	42700000 	.word	0x42700000

08001aa4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001aa8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001aaa:	4a1c      	ldr	r2, [pc, #112]	@ (8001b1c <MX_I2C1_Init+0x78>)
 8001aac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 8001aae:	4b1a      	ldr	r3, [pc, #104]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001ab0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b20 <MX_I2C1_Init+0x7c>)
 8001ab2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001ab4:	4b18      	ldr	r3, [pc, #96]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aba:	4b17      	ldr	r3, [pc, #92]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001abc:	2201      	movs	r2, #1
 8001abe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ac0:	4b15      	ldr	r3, [pc, #84]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001ac6:	4b14      	ldr	r3, [pc, #80]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001acc:	4b12      	ldr	r3, [pc, #72]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ad2:	4b11      	ldr	r3, [pc, #68]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ad8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ade:	480e      	ldr	r0, [pc, #56]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001ae0:	f003 fa2e 	bl	8004f40 <HAL_I2C_Init>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001aea:	f000 fc7f 	bl	80023ec <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001aee:	2100      	movs	r1, #0
 8001af0:	4809      	ldr	r0, [pc, #36]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001af2:	f004 f8b7 	bl	8005c64 <HAL_I2CEx_ConfigAnalogFilter>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d001      	beq.n	8001b00 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001afc:	f000 fc76 	bl	80023ec <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001b00:	2100      	movs	r1, #0
 8001b02:	4805      	ldr	r0, [pc, #20]	@ (8001b18 <MX_I2C1_Init+0x74>)
 8001b04:	f004 f8f9 	bl	8005cfa <HAL_I2CEx_ConfigDigitalFilter>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001b0e:	f000 fc6d 	bl	80023ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b12:	bf00      	nop
 8001b14:	bd80      	pop	{r7, pc}
 8001b16:	bf00      	nop
 8001b18:	20000bf4 	.word	0x20000bf4
 8001b1c:	40005400 	.word	0x40005400
 8001b20:	40b285c2 	.word	0x40b285c2

08001b24 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b09e      	sub	sp, #120	@ 0x78
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b2c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
 8001b3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b3c:	f107 0310 	add.w	r3, r7, #16
 8001b40:	2254      	movs	r2, #84	@ 0x54
 8001b42:	2100      	movs	r1, #0
 8001b44:	4618      	mov	r0, r3
 8001b46:	f00d f8fd 	bl	800ed44 <memset>
  if(i2cHandle->Instance==I2C1)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	4a23      	ldr	r2, [pc, #140]	@ (8001bdc <HAL_I2C_MspInit+0xb8>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d13e      	bne.n	8001bd2 <HAL_I2C_MspInit+0xae>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001b54:	2340      	movs	r3, #64	@ 0x40
 8001b56:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b5c:	f107 0310 	add.w	r3, r7, #16
 8001b60:	4618      	mov	r0, r3
 8001b62:	f004 fef9 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001b6c:	f000 fc3e 	bl	80023ec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b70:	4b1b      	ldr	r3, [pc, #108]	@ (8001be0 <HAL_I2C_MspInit+0xbc>)
 8001b72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b74:	4a1a      	ldr	r2, [pc, #104]	@ (8001be0 <HAL_I2C_MspInit+0xbc>)
 8001b76:	f043 0302 	orr.w	r3, r3, #2
 8001b7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b7c:	4b18      	ldr	r3, [pc, #96]	@ (8001be0 <HAL_I2C_MspInit+0xbc>)
 8001b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b80:	f003 0302 	and.w	r3, r3, #2
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = accSCL_Pin|accSDA_Pin;
 8001b88:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001b8c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b8e:	2312      	movs	r3, #18
 8001b90:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b92:	2301      	movs	r3, #1
 8001b94:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b96:	2300      	movs	r3, #0
 8001b98:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b9a:	2304      	movs	r3, #4
 8001b9c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b9e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	480f      	ldr	r0, [pc, #60]	@ (8001be4 <HAL_I2C_MspInit+0xc0>)
 8001ba6:	f003 f819 	bl	8004bdc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001baa:	4b0d      	ldr	r3, [pc, #52]	@ (8001be0 <HAL_I2C_MspInit+0xbc>)
 8001bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bae:	4a0c      	ldr	r2, [pc, #48]	@ (8001be0 <HAL_I2C_MspInit+0xbc>)
 8001bb0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8001be0 <HAL_I2C_MspInit+0xbc>)
 8001bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bbe:	60bb      	str	r3, [r7, #8]
 8001bc0:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	2100      	movs	r1, #0
 8001bc6:	201f      	movs	r0, #31
 8001bc8:	f002 ff05 	bl	80049d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001bcc:	201f      	movs	r0, #31
 8001bce:	f002 ff1c 	bl	8004a0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001bd2:	bf00      	nop
 8001bd4:	3778      	adds	r7, #120	@ 0x78
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	40005400 	.word	0x40005400
 8001be0:	40021000 	.word	0x40021000
 8001be4:	48000400 	.word	0x48000400

08001be8 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int fd, unsigned char *buf, int len) {
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
  if (fd == 1 || fd == 2) {                     // stdout or stderr ?
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d002      	beq.n	8001c00 <_write+0x18>
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d107      	bne.n	8001c10 <_write+0x28>
    HAL_UART_Transmit(&hlpuart1, buf, len, 999);  // Print to the UART
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	b29a      	uxth	r2, r3
 8001c04:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001c08:	68b9      	ldr	r1, [r7, #8]
 8001c0a:	4804      	ldr	r0, [pc, #16]	@ (8001c1c <_write+0x34>)
 8001c0c:	f006 fabe 	bl	800818c <HAL_UART_Transmit>
  }
  return len;
 8001c10:	687b      	ldr	r3, [r7, #4]
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	200069d8 	.word	0x200069d8

08001c20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c24:	ed2d 8b04 	vpush	{d8-d9}
 8001c28:	b0b3      	sub	sp, #204	@ 0xcc
 8001c2a:	af1e      	add	r7, sp, #120	@ 0x78
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c2c:	f002 fd41 	bl	80046b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c30:	f000 fa22 	bl	8002078 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c34:	f7ff fcda 	bl	80015ec <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001c38:	f002 f9da 	bl	8003ff0 <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 8001c3c:	f001 ff9a 	bl	8003b74 <MX_SPI2_Init>
  MX_I2C1_Init();
 8001c40:	f7ff ff30 	bl	8001aa4 <MX_I2C1_Init>
  MX_TIM6_Init();
 8001c44:	f002 f976 	bl	8003f34 <MX_TIM6_Init>
  MX_USART3_UART_Init();
 8001c48:	f002 fb00 	bl	800424c <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8001c4c:	f002 fab2 	bl	80041b4 <MX_USART1_UART_Init>
  MX_UART4_Init();
 8001c50:	f002 fa18 	bl	8004084 <MX_UART4_Init>
  MX_UART5_Init();
 8001c54:	f002 fa62 	bl	800411c <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  GPS_Init();
 8001c58:	f7ff fd58 	bl	800170c <GPS_Init>
  //logger
  SDCyclicInit(&SDLogger);
 8001c5c:	480a      	ldr	r0, [pc, #40]	@ (8001c88 <main+0x68>)
 8001c5e:	f001 f99d 	bl	8002f9c <SDCyclicInit>
   //sd_unmount();
  //sd_benchmark();


  // Accelerometer initialization
  HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(&hi2c1, 0b1101000 <<1 + 0 , 1, 100);
 8001c62:	2364      	movs	r3, #100	@ 0x64
 8001c64:	2201      	movs	r2, #1
 8001c66:	21d0      	movs	r1, #208	@ 0xd0
 8001c68:	4808      	ldr	r0, [pc, #32]	@ (8001c8c <main+0x6c>)
 8001c6a:	f003 fc33 	bl	80054d4 <HAL_I2C_IsDeviceReady>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  MPU6050_init();
 8001c74:	f7ff f9fc 	bl	8001070 <MPU6050_init>

  if (ret == HAL_OK){
 8001c78:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d109      	bne.n	8001c94 <main+0x74>
	  printf("The Device is Ready\n\r");
 8001c80:	4803      	ldr	r0, [pc, #12]	@ (8001c90 <main+0x70>)
 8001c82:	f00c fe91 	bl	800e9a8 <iprintf>
 8001c86:	e008      	b.n	8001c9a <main+0x7a>
 8001c88:	20000c4c 	.word	0x20000c4c
 8001c8c:	20000bf4 	.word	0x20000bf4
 8001c90:	08012fe8 	.word	0x08012fe8
  } else {
	  printf("Device not ready \n");
 8001c94:	48ab      	ldr	r0, [pc, #684]	@ (8001f44 <main+0x324>)
 8001c96:	f00c feef 	bl	800ea78 <puts>
  }
  // Calibrao do giroscpio com sensor parado
  printf("Calibrating gyro... keep IMU still\n\r");
 8001c9a:	48ab      	ldr	r0, [pc, #684]	@ (8001f48 <main+0x328>)
 8001c9c:	f00c fe84 	bl	800e9a8 <iprintf>
  //CalibrateGyro(200); // 200 amostras
  printf("Gyro bias: %.3f %.3f %.3f (deg/s)\n\r", gyroBiasX, gyroBiasY, gyroBiasZ);
 8001ca0:	4baa      	ldr	r3, [pc, #680]	@ (8001f4c <main+0x32c>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7fe fc77 	bl	8000598 <__aeabi_f2d>
 8001caa:	4680      	mov	r8, r0
 8001cac:	4689      	mov	r9, r1
 8001cae:	4ba8      	ldr	r3, [pc, #672]	@ (8001f50 <main+0x330>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7fe fc70 	bl	8000598 <__aeabi_f2d>
 8001cb8:	4604      	mov	r4, r0
 8001cba:	460d      	mov	r5, r1
 8001cbc:	4ba5      	ldr	r3, [pc, #660]	@ (8001f54 <main+0x334>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7fe fc69 	bl	8000598 <__aeabi_f2d>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001cce:	e9cd 4500 	strd	r4, r5, [sp]
 8001cd2:	4642      	mov	r2, r8
 8001cd4:	464b      	mov	r3, r9
 8001cd6:	48a0      	ldr	r0, [pc, #640]	@ (8001f58 <main+0x338>)
 8001cd8:	f00c fe66 	bl	800e9a8 <iprintf>
  HAL_UART_Receive_IT(&huart1, &uart_rx_byte, 1);
 8001cdc:	2201      	movs	r2, #1
 8001cde:	499f      	ldr	r1, [pc, #636]	@ (8001f5c <main+0x33c>)
 8001ce0:	489f      	ldr	r0, [pc, #636]	@ (8001f60 <main+0x340>)
 8001ce2:	f006 fb75 	bl	80083d0 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart4, &rxBt, 1);
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	499e      	ldr	r1, [pc, #632]	@ (8001f64 <main+0x344>)
 8001cea:	489f      	ldr	r0, [pc, #636]	@ (8001f68 <main+0x348>)
 8001cec:	f006 fb70 	bl	80083d0 <HAL_UART_Receive_IT>
  ELM327InitDebug(&huart1);
 8001cf0:	489b      	ldr	r0, [pc, #620]	@ (8001f60 <main+0x340>)
 8001cf2:	f7ff fbcb 	bl	800148c <ELM327InitDebug>
  //uint32_t last = HAL_GetTick();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001cf6:	2036      	movs	r0, #54	@ 0x36
 8001cf8:	f002 fe87 	bl	8004a0a <HAL_NVIC_EnableIRQ>
  HAL_TIM_Base_Start_IT(&htim6);
 8001cfc:	489b      	ldr	r0, [pc, #620]	@ (8001f6c <main+0x34c>)
 8001cfe:	f005 fe75 	bl	80079ec <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&hlpuart1, &rxLPUART, 1);
 8001d02:	2201      	movs	r2, #1
 8001d04:	499a      	ldr	r1, [pc, #616]	@ (8001f70 <main+0x350>)
 8001d06:	489b      	ldr	r0, [pc, #620]	@ (8001f74 <main+0x354>)
 8001d08:	f006 fb62 	bl	80083d0 <HAL_UART_Receive_IT>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001d0c:	2027      	movs	r0, #39	@ 0x27
 8001d0e:	f002 fe7c 	bl	8004a0a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001d12:	2025      	movs	r0, #37	@ 0x25
 8001d14:	f002 fe79 	bl	8004a0a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8001d18:	205b      	movs	r0, #91	@ 0x5b
 8001d1a:	f002 fe76 	bl	8004a0a <HAL_NVIC_EnableIRQ>
  HAL_UART_Receive_IT(&huart5, &rxHuart5, 1);
 8001d1e:	2201      	movs	r2, #1
 8001d20:	4995      	ldr	r1, [pc, #596]	@ (8001f78 <main+0x358>)
 8001d22:	4896      	ldr	r0, [pc, #600]	@ (8001f7c <main+0x35c>)
 8001d24:	f006 fb54 	bl	80083d0 <HAL_UART_Receive_IT>

  static SensorData_t dataSnapshot;
  static char line[256];
  while (1)
  {
	  if(!idleMode){
 8001d28:	4b95      	ldr	r3, [pc, #596]	@ (8001f80 <main+0x360>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	f040 817f 	bne.w	8002030 <main+0x410>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d32:	b672      	cpsid	i
}
 8001d34:	bf00      	nop
		  //copia o data para eviat problemas de insero e remoo comcomitante
		  __disable_irq();
		  if(dataBufferPop(&dataBuffer, &dataSnapshot)){
 8001d36:	4993      	ldr	r1, [pc, #588]	@ (8001f84 <main+0x364>)
 8001d38:	4893      	ldr	r0, [pc, #588]	@ (8001f88 <main+0x368>)
 8001d3a:	f7ff fb62 	bl	8001402 <dataBufferPop>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	f000 8164 	beq.w	800200e <main+0x3ee>
  __ASM volatile ("cpsie i" : : : "memory");
 8001d46:	b662      	cpsie	i
}
 8001d48:	bf00      	nop
			  __enable_irq();
			  snprintf(line, sizeof(line),
					  "%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
					  dataSnapshot.timestamp,
 8001d4a:	4b8e      	ldr	r3, [pc, #568]	@ (8001f84 <main+0x364>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
			  snprintf(line, sizeof(line),
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe fc22 	bl	8000598 <__aeabi_f2d>
 8001d54:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
					  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001d58:	4b8a      	ldr	r3, [pc, #552]	@ (8001f84 <main+0x364>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
			  snprintf(line, sizeof(line),
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7fe fc1b 	bl	8000598 <__aeabi_f2d>
 8001d62:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
					  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001d66:	4b87      	ldr	r3, [pc, #540]	@ (8001f84 <main+0x364>)
 8001d68:	689b      	ldr	r3, [r3, #8]
			  snprintf(line, sizeof(line),
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe fc14 	bl	8000598 <__aeabi_f2d>
 8001d70:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
					  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001d74:	4b83      	ldr	r3, [pc, #524]	@ (8001f84 <main+0x364>)
 8001d76:	68db      	ldr	r3, [r3, #12]
			  snprintf(line, sizeof(line),
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7fe fc0d 	bl	8000598 <__aeabi_f2d>
 8001d7e:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
					  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001d82:	4b80      	ldr	r3, [pc, #512]	@ (8001f84 <main+0x364>)
 8001d84:	691b      	ldr	r3, [r3, #16]
			  snprintf(line, sizeof(line),
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7fe fc06 	bl	8000598 <__aeabi_f2d>
 8001d8c:	e9c7 0108 	strd	r0, r1, [r7, #32]
					  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001d90:	4b7c      	ldr	r3, [pc, #496]	@ (8001f84 <main+0x364>)
 8001d92:	695b      	ldr	r3, [r3, #20]
			  snprintf(line, sizeof(line),
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7fe fbff 	bl	8000598 <__aeabi_f2d>
 8001d9a:	e9c7 0106 	strd	r0, r1, [r7, #24]
					  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001d9e:	4b79      	ldr	r3, [pc, #484]	@ (8001f84 <main+0x364>)
 8001da0:	699b      	ldr	r3, [r3, #24]
			  snprintf(line, sizeof(line),
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe fbf8 	bl	8000598 <__aeabi_f2d>
 8001da8:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001dac:	4b75      	ldr	r3, [pc, #468]	@ (8001f84 <main+0x364>)
 8001dae:	ed93 9b08 	vldr	d9, [r3, #32]
 8001db2:	4b74      	ldr	r3, [pc, #464]	@ (8001f84 <main+0x364>)
 8001db4:	ed93 8b0a 	vldr	d8, [r3, #40]	@ 0x28
					  dataSnapshot.latitude, dataSnapshot.longitude,
					  dataSnapshot.velocity, dataSnapshot.motorRPM,
 8001db8:	4b72      	ldr	r3, [pc, #456]	@ (8001f84 <main+0x364>)
 8001dba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			  snprintf(line, sizeof(line),
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7fe fbeb 	bl	8000598 <__aeabi_f2d>
 8001dc2:	e9c7 0102 	strd	r0, r1, [r7, #8]
					  dataSnapshot.velocity, dataSnapshot.motorRPM,
 8001dc6:	4b6f      	ldr	r3, [pc, #444]	@ (8001f84 <main+0x364>)
 8001dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
			  snprintf(line, sizeof(line),
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f7fe fbe4 	bl	8000598 <__aeabi_f2d>
 8001dd0:	4682      	mov	sl, r0
 8001dd2:	468b      	mov	fp, r1
					  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear,
 8001dd4:	4b6b      	ldr	r3, [pc, #428]	@ (8001f84 <main+0x364>)
 8001dd6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
			  snprintf(line, sizeof(line),
 8001dd8:	4618      	mov	r0, r3
 8001dda:	f7fe fbdd 	bl	8000598 <__aeabi_f2d>
 8001dde:	4680      	mov	r8, r0
 8001de0:	4689      	mov	r9, r1
					  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear,
 8001de2:	4b68      	ldr	r3, [pc, #416]	@ (8001f84 <main+0x364>)
 8001de4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
			  snprintf(line, sizeof(line),
 8001de8:	607b      	str	r3, [r7, #4]
					  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear,
 8001dea:	4b66      	ldr	r3, [pc, #408]	@ (8001f84 <main+0x364>)
 8001dec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
			  snprintf(line, sizeof(line),
 8001df0:	461e      	mov	r6, r3
					  dataSnapshot.CCR, dataSnapshot.dangerousDriving);
 8001df2:	4b64      	ldr	r3, [pc, #400]	@ (8001f84 <main+0x364>)
 8001df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
			  snprintf(line, sizeof(line),
 8001df6:	4618      	mov	r0, r3
 8001df8:	f7fe fbce 	bl	8000598 <__aeabi_f2d>
 8001dfc:	4604      	mov	r4, r0
 8001dfe:	460d      	mov	r5, r1
					  dataSnapshot.CCR, dataSnapshot.dangerousDriving);
 8001e00:	4b60      	ldr	r3, [pc, #384]	@ (8001f84 <main+0x364>)
 8001e02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
			  snprintf(line, sizeof(line),
 8001e04:	4618      	mov	r0, r3
 8001e06:	f7fe fbc7 	bl	8000598 <__aeabi_f2d>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	460b      	mov	r3, r1
 8001e0e:	e9cd 231c 	strd	r2, r3, [sp, #112]	@ 0x70
 8001e12:	e9cd 451a 	strd	r4, r5, [sp, #104]	@ 0x68
 8001e16:	9619      	str	r6, [sp, #100]	@ 0x64
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	9318      	str	r3, [sp, #96]	@ 0x60
 8001e1c:	e9cd 8916 	strd	r8, r9, [sp, #88]	@ 0x58
 8001e20:	e9cd ab14 	strd	sl, fp, [sp, #80]	@ 0x50
 8001e24:	ed97 7b02 	vldr	d7, [r7, #8]
 8001e28:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8001e2c:	ed8d 8b10 	vstr	d8, [sp, #64]	@ 0x40
 8001e30:	ed8d 9b0e 	vstr	d9, [sp, #56]	@ 0x38
 8001e34:	ed97 7b04 	vldr	d7, [r7, #16]
 8001e38:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8001e3c:	ed97 7b06 	vldr	d7, [r7, #24]
 8001e40:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001e44:	ed97 7b08 	vldr	d7, [r7, #32]
 8001e48:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001e4c:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8001e50:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001e54:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001e58:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001e5c:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8001e60:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001e64:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8001e68:	ed8d 7b00 	vstr	d7, [sp]
 8001e6c:	4a47      	ldr	r2, [pc, #284]	@ (8001f8c <main+0x36c>)
 8001e6e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001e72:	4847      	ldr	r0, [pc, #284]	@ (8001f90 <main+0x370>)
 8001e74:	f00c fe08 	bl	800ea88 <sniprintf>
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
					  dataSnapshot.timestamp,
 8001e78:	4b42      	ldr	r3, [pc, #264]	@ (8001f84 <main+0x364>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7fe fb8b 	bl	8000598 <__aeabi_f2d>
 8001e82:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
					  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001e86:	4b3f      	ldr	r3, [pc, #252]	@ (8001f84 <main+0x364>)
 8001e88:	685b      	ldr	r3, [r3, #4]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f7fe fb84 	bl	8000598 <__aeabi_f2d>
 8001e90:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
					  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001e94:	4b3b      	ldr	r3, [pc, #236]	@ (8001f84 <main+0x364>)
 8001e96:	689b      	ldr	r3, [r3, #8]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7fe fb7d 	bl	8000598 <__aeabi_f2d>
 8001e9e:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
					  dataSnapshot.pitch_deg, dataSnapshot.roll_deg, dataSnapshot.yaw_deg,
 8001ea2:	4b38      	ldr	r3, [pc, #224]	@ (8001f84 <main+0x364>)
 8001ea4:	68db      	ldr	r3, [r3, #12]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fb76 	bl	8000598 <__aeabi_f2d>
 8001eac:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
					  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001eb0:	4b34      	ldr	r3, [pc, #208]	@ (8001f84 <main+0x364>)
 8001eb2:	691b      	ldr	r3, [r3, #16]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7fe fb6f 	bl	8000598 <__aeabi_f2d>
 8001eba:	e9c7 0108 	strd	r0, r1, [r7, #32]
					  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001ebe:	4b31      	ldr	r3, [pc, #196]	@ (8001f84 <main+0x364>)
 8001ec0:	695b      	ldr	r3, [r3, #20]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7fe fb68 	bl	8000598 <__aeabi_f2d>
 8001ec8:	e9c7 0106 	strd	r0, r1, [r7, #24]
					  dataSnapshot.linAx_ms2, dataSnapshot.linAy_ms2, dataSnapshot.linAz_ms2,
 8001ecc:	4b2d      	ldr	r3, [pc, #180]	@ (8001f84 <main+0x364>)
 8001ece:	699b      	ldr	r3, [r3, #24]
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7fe fb61 	bl	8000598 <__aeabi_f2d>
 8001ed6:	e9c7 0104 	strd	r0, r1, [r7, #16]
 8001eda:	4b2a      	ldr	r3, [pc, #168]	@ (8001f84 <main+0x364>)
 8001edc:	ed93 9b08 	vldr	d9, [r3, #32]
 8001ee0:	4b28      	ldr	r3, [pc, #160]	@ (8001f84 <main+0x364>)
 8001ee2:	ed93 8b0a 	vldr	d8, [r3, #40]	@ 0x28
					  dataSnapshot.latitude, dataSnapshot.longitude,
					  dataSnapshot.velocity, dataSnapshot.motorRPM,
 8001ee6:	4b27      	ldr	r3, [pc, #156]	@ (8001f84 <main+0x364>)
 8001ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001eea:	4618      	mov	r0, r3
 8001eec:	f7fe fb54 	bl	8000598 <__aeabi_f2d>
 8001ef0:	e9c7 0102 	strd	r0, r1, [r7, #8]
					  dataSnapshot.velocity, dataSnapshot.motorRPM,
 8001ef4:	4b23      	ldr	r3, [pc, #140]	@ (8001f84 <main+0x364>)
 8001ef6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7fe fb4d 	bl	8000598 <__aeabi_f2d>
 8001efe:	4682      	mov	sl, r0
 8001f00:	468b      	mov	fp, r1
					  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear,
 8001f02:	4b20      	ldr	r3, [pc, #128]	@ (8001f84 <main+0x364>)
 8001f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7fe fb46 	bl	8000598 <__aeabi_f2d>
 8001f0c:	4680      	mov	r8, r0
 8001f0e:	4689      	mov	r9, r1
					  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear,
 8001f10:	4b1c      	ldr	r3, [pc, #112]	@ (8001f84 <main+0x364>)
 8001f12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001f16:	607b      	str	r3, [r7, #4]
					  dataSnapshot.fuelConsumption, dataSnapshot.throttle, dataSnapshot.gear,
 8001f18:	4b1a      	ldr	r3, [pc, #104]	@ (8001f84 <main+0x364>)
 8001f1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001f1e:	461e      	mov	r6, r3
					  dataSnapshot.CCR, dataSnapshot.dangerousDriving);
 8001f20:	4b18      	ldr	r3, [pc, #96]	@ (8001f84 <main+0x364>)
 8001f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001f24:	4618      	mov	r0, r3
 8001f26:	f7fe fb37 	bl	8000598 <__aeabi_f2d>
 8001f2a:	4604      	mov	r4, r0
 8001f2c:	460d      	mov	r5, r1
					  dataSnapshot.CCR, dataSnapshot.dangerousDriving);
 8001f2e:	4b15      	ldr	r3, [pc, #84]	@ (8001f84 <main+0x364>)
 8001f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
			  printf("%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.6f,%.6f,%.1f,%.0f,%.2f,%d,%d,%.2f,%.2f\r\n",
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe fb30 	bl	8000598 <__aeabi_f2d>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	e9cd 231a 	strd	r2, r3, [sp, #104]	@ 0x68
 8001f40:	e028      	b.n	8001f94 <main+0x374>
 8001f42:	bf00      	nop
 8001f44:	08013000 	.word	0x08013000
 8001f48:	08013014 	.word	0x08013014
 8001f4c:	200066ac 	.word	0x200066ac
 8001f50:	200066b0 	.word	0x200066b0
 8001f54:	200066b4 	.word	0x200066b4
 8001f58:	0801303c 	.word	0x0801303c
 8001f5c:	20004eec 	.word	0x20004eec
 8001f60:	20006b94 	.word	0x20006b94
 8001f64:	20004e90 	.word	0x20004e90
 8001f68:	20006a6c 	.word	0x20006a6c
 8001f6c:	2000698c 	.word	0x2000698c
 8001f70:	200052f0 	.word	0x200052f0
 8001f74:	200069d8 	.word	0x200069d8
 8001f78:	20004e91 	.word	0x20004e91
 8001f7c:	20006b00 	.word	0x20006b00
 8001f80:	20000c48 	.word	0x20000c48
 8001f84:	20006558 	.word	0x20006558
 8001f88:	20005350 	.word	0x20005350
 8001f8c:	08013060 	.word	0x08013060
 8001f90:	200065a0 	.word	0x200065a0
 8001f94:	e9cd 4518 	strd	r4, r5, [sp, #96]	@ 0x60
 8001f98:	9617      	str	r6, [sp, #92]	@ 0x5c
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	9316      	str	r3, [sp, #88]	@ 0x58
 8001f9e:	e9cd 8914 	strd	r8, r9, [sp, #80]	@ 0x50
 8001fa2:	e9cd ab12 	strd	sl, fp, [sp, #72]	@ 0x48
 8001fa6:	ed97 7b02 	vldr	d7, [r7, #8]
 8001faa:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8001fae:	ed8d 8b0e 	vstr	d8, [sp, #56]	@ 0x38
 8001fb2:	ed8d 9b0c 	vstr	d9, [sp, #48]	@ 0x30
 8001fb6:	ed97 7b04 	vldr	d7, [r7, #16]
 8001fba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001fbe:	ed97 7b06 	vldr	d7, [r7, #24]
 8001fc2:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001fc6:	ed97 7b08 	vldr	d7, [r7, #32]
 8001fca:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001fce:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8001fd2:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001fd6:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001fda:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001fde:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8001fe2:	ed8d 7b00 	vstr	d7, [sp]
 8001fe6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8001fea:	481b      	ldr	r0, [pc, #108]	@ (8002058 <main+0x438>)
 8001fec:	f00c fcdc 	bl	800e9a8 <iprintf>

			  SDCyclicAddLine(&SDLogger, line);
 8001ff0:	491a      	ldr	r1, [pc, #104]	@ (800205c <main+0x43c>)
 8001ff2:	481b      	ldr	r0, [pc, #108]	@ (8002060 <main+0x440>)
 8001ff4:	f000 fff1 	bl	8002fda <SDCyclicAddLine>
			  if(SDLogger.lineCount >= SAFE_MAX_DATA_BUFFER_SIZE )
 8001ff8:	4b19      	ldr	r3, [pc, #100]	@ (8002060 <main+0x440>)
 8001ffa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001ffe:	889b      	ldrh	r3, [r3, #4]
 8002000:	b29b      	uxth	r3, r3
 8002002:	2b31      	cmp	r3, #49	@ 0x31
 8002004:	d905      	bls.n	8002012 <main+0x3f2>
							ready2SaveFlag = 1;
 8002006:	4b17      	ldr	r3, [pc, #92]	@ (8002064 <main+0x444>)
 8002008:	2201      	movs	r2, #1
 800200a:	701a      	strb	r2, [r3, #0]
 800200c:	e001      	b.n	8002012 <main+0x3f2>
  __ASM volatile ("cpsie i" : : : "memory");
 800200e:	b662      	cpsie	i
}
 8002010:	bf00      	nop

		  }
		  else
			  __enable_irq();

			if(ready2SaveFlag){
 8002012:	4b14      	ldr	r3, [pc, #80]	@ (8002064 <main+0x444>)
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d006      	beq.n	8002028 <main+0x408>
//				__disable_irq();
				SDCyclicFlush(&SDLogger, FILENAME);
 800201a:	4913      	ldr	r1, [pc, #76]	@ (8002068 <main+0x448>)
 800201c:	4810      	ldr	r0, [pc, #64]	@ (8002060 <main+0x440>)
 800201e:	f001 f847 	bl	80030b0 <SDCyclicFlush>
//				__enable_irq();
				ready2SaveFlag = 0;
 8002022:	4b10      	ldr	r3, [pc, #64]	@ (8002064 <main+0x444>)
 8002024:	2200      	movs	r2, #0
 8002026:	701a      	strb	r2, [r3, #0]
			}
			HAL_Delay(50);
 8002028:	2032      	movs	r0, #50	@ 0x32
 800202a:	f002 fbb3 	bl	8004794 <HAL_Delay>
 800202e:	e67b      	b.n	8001d28 <main+0x108>
    /* USER CODE BEGIN 3 */
	  }
  else
  {
	  //printf("Idle Mode On \n\r");
	  HAL_Delay(1000);
 8002030:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002034:	f002 fbae 	bl	8004794 <HAL_Delay>
	  if(!fileInfoSend){
 8002038:	4b0c      	ldr	r3, [pc, #48]	@ (800206c <main+0x44c>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d107      	bne.n	8002050 <main+0x430>
		  sd_send_file_over_uart(FILENAME, &huart4);
 8002040:	490b      	ldr	r1, [pc, #44]	@ (8002070 <main+0x450>)
 8002042:	4809      	ldr	r0, [pc, #36]	@ (8002068 <main+0x448>)
 8002044:	f001 f9aa 	bl	800339c <sd_send_file_over_uart>
	  	  sd_send_file_over_uart(FILENAME, &hlpuart1);
 8002048:	490a      	ldr	r1, [pc, #40]	@ (8002074 <main+0x454>)
 800204a:	4807      	ldr	r0, [pc, #28]	@ (8002068 <main+0x448>)
 800204c:	f001 f9a6 	bl	800339c <sd_send_file_over_uart>
	  }
	  fileInfoSend = 1;
 8002050:	4b06      	ldr	r3, [pc, #24]	@ (800206c <main+0x44c>)
 8002052:	2201      	movs	r2, #1
 8002054:	701a      	strb	r2, [r3, #0]
	  if(!idleMode){
 8002056:	e667      	b.n	8001d28 <main+0x108>
 8002058:	08013060 	.word	0x08013060
 800205c:	200065a0 	.word	0x200065a0
 8002060:	20000c4c 	.word	0x20000c4c
 8002064:	20004e88 	.word	0x20004e88
 8002068:	080130b0 	.word	0x080130b0
 800206c:	20000c49 	.word	0x20000c49
 8002070:	20006a6c 	.word	0x20006a6c
 8002074:	200069d8 	.word	0x200069d8

08002078 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b094      	sub	sp, #80	@ 0x50
 800207c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800207e:	f107 0318 	add.w	r3, r7, #24
 8002082:	2238      	movs	r2, #56	@ 0x38
 8002084:	2100      	movs	r1, #0
 8002086:	4618      	mov	r0, r3
 8002088:	f00c fe5c 	bl	800ed44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800208c:	1d3b      	adds	r3, r7, #4
 800208e:	2200      	movs	r2, #0
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	605a      	str	r2, [r3, #4]
 8002094:	609a      	str	r2, [r3, #8]
 8002096:	60da      	str	r2, [r3, #12]
 8002098:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800209a:	2000      	movs	r0, #0
 800209c:	f003 fe7a 	bl	8005d94 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020a0:	2302      	movs	r3, #2
 80020a2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020a8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020aa:	2340      	movs	r3, #64	@ 0x40
 80020ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020ae:	2302      	movs	r3, #2
 80020b0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80020b2:	2302      	movs	r3, #2
 80020b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80020b6:	2304      	movs	r3, #4
 80020b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80020ba:	2355      	movs	r3, #85	@ 0x55
 80020bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020be:	2302      	movs	r3, #2
 80020c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80020c2:	2302      	movs	r3, #2
 80020c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80020c6:	2302      	movs	r3, #2
 80020c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020ca:	f107 0318 	add.w	r3, r7, #24
 80020ce:	4618      	mov	r0, r3
 80020d0:	f003 ff14 	bl	8005efc <HAL_RCC_OscConfig>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <SystemClock_Config+0x66>
  {
    Error_Handler();
 80020da:	f000 f987 	bl	80023ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020de:	230f      	movs	r3, #15
 80020e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020e2:	2303      	movs	r3, #3
 80020e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020e6:	2300      	movs	r3, #0
 80020e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020ea:	2300      	movs	r3, #0
 80020ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020ee:	2300      	movs	r3, #0
 80020f0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80020f2:	1d3b      	adds	r3, r7, #4
 80020f4:	2104      	movs	r1, #4
 80020f6:	4618      	mov	r0, r3
 80020f8:	f004 fa12 	bl	8006520 <HAL_RCC_ClockConfig>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002102:	f000 f973 	bl	80023ec <Error_Handler>
  }
}
 8002106:	bf00      	nop
 8002108:	3750      	adds	r7, #80	@ 0x50
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
	...

08002110 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM6)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a67      	ldr	r2, [pc, #412]	@ (80022bc <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800211e:	4293      	cmp	r3, r2
 8002120:	f040 80c8 	bne.w	80022b4 <HAL_TIM_PeriodElapsedCallback+0x1a4>
	{
		if(!idleMode){
 8002124:	4b66      	ldr	r3, [pc, #408]	@ (80022c0 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	f040 80c3 	bne.w	80022b4 <HAL_TIM_PeriodElapsedCallback+0x1a4>
			uiMsCounter+=1;
 800212e:	4b65      	ldr	r3, [pc, #404]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	3301      	adds	r3, #1
 8002134:	4a63      	ldr	r2, [pc, #396]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8002136:	6013      	str	r3, [r2, #0]
			if(!(uiMsCounter%10)){
	//			IMU_Update(0.01);
	//			MPU6050AddSample(pitch_deg, roll_deg, yaw_deg, linAx_ms2, linAy_ms2, linAz_ms2);
			}

			if(!(uiMsCounter%1000)){
 8002138:	4b62      	ldr	r3, [pc, #392]	@ (80022c4 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	4b62      	ldr	r3, [pc, #392]	@ (80022c8 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800213e:	fba3 1302 	umull	r1, r3, r3, r2
 8002142:	099b      	lsrs	r3, r3, #6
 8002144:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002148:	fb01 f303 	mul.w	r3, r1, r3
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	2b00      	cmp	r3, #0
 8002150:	f040 80b0 	bne.w	80022b4 <HAL_TIM_PeriodElapsedCallback+0x1a4>
				IMU_Update(0.1);
 8002154:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 80022cc <HAL_TIM_PeriodElapsedCallback+0x1bc>
 8002158:	f000 fd3e 	bl	8002bd8 <IMU_Update>
				data.timestamp = GPS.utc_time;
 800215c:	4b5c      	ldr	r3, [pc, #368]	@ (80022d0 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 800215e:	695b      	ldr	r3, [r3, #20]
 8002160:	4a5c      	ldr	r2, [pc, #368]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002162:	6013      	str	r3, [r2, #0]
				data.pitch_deg = pitch_deg;
 8002164:	4b5c      	ldr	r3, [pc, #368]	@ (80022d8 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a5a      	ldr	r2, [pc, #360]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800216a:	6053      	str	r3, [r2, #4]
				data.roll_deg  = roll_deg;
 800216c:	4b5b      	ldr	r3, [pc, #364]	@ (80022dc <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a58      	ldr	r2, [pc, #352]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002172:	6093      	str	r3, [r2, #8]
				data.yaw_deg   = yaw_deg;
 8002174:	4b5a      	ldr	r3, [pc, #360]	@ (80022e0 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a56      	ldr	r2, [pc, #344]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800217a:	60d3      	str	r3, [r2, #12]

				data.linAx_ms2 = linAx_ms2;
 800217c:	4b59      	ldr	r3, [pc, #356]	@ (80022e4 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a54      	ldr	r2, [pc, #336]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002182:	6113      	str	r3, [r2, #16]
				data.linAy_ms2 = linAy_ms2;
 8002184:	4b58      	ldr	r3, [pc, #352]	@ (80022e8 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a52      	ldr	r2, [pc, #328]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800218a:	6153      	str	r3, [r2, #20]
				data.linAz_ms2 = linAz_ms2;
 800218c:	4b57      	ldr	r3, [pc, #348]	@ (80022ec <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	4a50      	ldr	r2, [pc, #320]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002192:	6193      	str	r3, [r2, #24]

				// --- Atualiza GPS ---
				data.latitude  = GPS.dec_latitude;
 8002194:	4b4e      	ldr	r3, [pc, #312]	@ (80022d0 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	4618      	mov	r0, r3
 800219a:	f7fe f9fd 	bl	8000598 <__aeabi_f2d>
 800219e:	4602      	mov	r2, r0
 80021a0:	460b      	mov	r3, r1
 80021a2:	494c      	ldr	r1, [pc, #304]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80021a4:	e9c1 2308 	strd	r2, r3, [r1, #32]
				data.longitude = GPS.dec_longitude;
 80021a8:	4b49      	ldr	r3, [pc, #292]	@ (80022d0 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7fe f9f3 	bl	8000598 <__aeabi_f2d>
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	4947      	ldr	r1, [pc, #284]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80021b8:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28

				// --- Atualiza OBD2 ---
				data.velocity        = velocity;
 80021bc:	4b4c      	ldr	r3, [pc, #304]	@ (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a44      	ldr	r2, [pc, #272]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80021c2:	6313      	str	r3, [r2, #48]	@ 0x30
				data.motorRPM        = motorRPM;
 80021c4:	4b4b      	ldr	r3, [pc, #300]	@ (80022f4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a42      	ldr	r2, [pc, #264]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80021ca:	6353      	str	r3, [r2, #52]	@ 0x34
				data.fuelConsumption = fuelConsumption;
 80021cc:	4b4a      	ldr	r3, [pc, #296]	@ (80022f8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a40      	ldr	r2, [pc, #256]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80021d2:	6393      	str	r3, [r2, #56]	@ 0x38
				data.throttle        = throttle;
 80021d4:	4b49      	ldr	r3, [pc, #292]	@ (80022fc <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	b2da      	uxtb	r2, r3
 80021da:	4b3e      	ldr	r3, [pc, #248]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80021dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
				data.gear            = gear;
 80021e0:	4b47      	ldr	r3, [pc, #284]	@ (8002300 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	4b3b      	ldr	r3, [pc, #236]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80021e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

				if(motorRPM == 0 && velocity != 0){
 80021ec:	4b41      	ldr	r3, [pc, #260]	@ (80022f4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80021ee:	edd3 7a00 	vldr	s15, [r3]
 80021f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80021f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021fa:	d113      	bne.n	8002224 <HAL_TIM_PeriodElapsedCallback+0x114>
 80021fc:	4b3c      	ldr	r3, [pc, #240]	@ (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80021fe:	edd3 7a00 	vldr	s15, [r3]
 8002202:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800220a:	d00b      	beq.n	8002224 <HAL_TIM_PeriodElapsedCallback+0x114>
					data.CCR = fuelConsumption/velocity;
 800220c:	4b3a      	ldr	r3, [pc, #232]	@ (80022f8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 800220e:	edd3 6a00 	vldr	s13, [r3]
 8002212:	4b37      	ldr	r3, [pc, #220]	@ (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002214:	ed93 7a00 	vldr	s14, [r3]
 8002218:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800221c:	4b2d      	ldr	r3, [pc, #180]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800221e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
 8002222:	e040      	b.n	80022a6 <HAL_TIM_PeriodElapsedCallback+0x196>
				}
				else if(motorRPM != 0 && velocity == 0) {
 8002224:	4b33      	ldr	r3, [pc, #204]	@ (80022f4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002226:	edd3 7a00 	vldr	s15, [r3]
 800222a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800222e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002232:	d013      	beq.n	800225c <HAL_TIM_PeriodElapsedCallback+0x14c>
 8002234:	4b2e      	ldr	r3, [pc, #184]	@ (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002236:	edd3 7a00 	vldr	s15, [r3]
 800223a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800223e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002242:	d10b      	bne.n	800225c <HAL_TIM_PeriodElapsedCallback+0x14c>
					data.CCR = fuelConsumption/motorRPM;
 8002244:	4b2c      	ldr	r3, [pc, #176]	@ (80022f8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002246:	edd3 6a00 	vldr	s13, [r3]
 800224a:	4b2a      	ldr	r3, [pc, #168]	@ (80022f4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800224c:	ed93 7a00 	vldr	s14, [r3]
 8002250:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002254:	4b1f      	ldr	r3, [pc, #124]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002256:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
 800225a:	e024      	b.n	80022a6 <HAL_TIM_PeriodElapsedCallback+0x196>
				}
				else if(motorRPM == 0 && velocity == 0){
 800225c:	4b25      	ldr	r3, [pc, #148]	@ (80022f4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800225e:	edd3 7a00 	vldr	s15, [r3]
 8002262:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800226a:	d10c      	bne.n	8002286 <HAL_TIM_PeriodElapsedCallback+0x176>
 800226c:	4b20      	ldr	r3, [pc, #128]	@ (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800226e:	edd3 7a00 	vldr	s15, [r3]
 8002272:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227a:	d104      	bne.n	8002286 <HAL_TIM_PeriodElapsedCallback+0x176>
					data.CCR		= fuelConsumption;
 800227c:	4b1e      	ldr	r3, [pc, #120]	@ (80022f8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a14      	ldr	r2, [pc, #80]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8002282:	6413      	str	r3, [r2, #64]	@ 0x40
 8002284:	e00f      	b.n	80022a6 <HAL_TIM_PeriodElapsedCallback+0x196>
				}
				else
					data.CCR			 = fuelConsumption/(motorRPM * velocity);
 8002286:	4b1c      	ldr	r3, [pc, #112]	@ (80022f8 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002288:	edd3 6a00 	vldr	s13, [r3]
 800228c:	4b19      	ldr	r3, [pc, #100]	@ (80022f4 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800228e:	ed93 7a00 	vldr	s14, [r3]
 8002292:	4b17      	ldr	r3, [pc, #92]	@ (80022f0 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002294:	edd3 7a00 	vldr	s15, [r3]
 8002298:	ee27 7a27 	vmul.f32	s14, s14, s15
 800229c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022a0:	4b0c      	ldr	r3, [pc, #48]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80022a2:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40

				data.dangerousDriving= 999;
 80022a6:	4b0b      	ldr	r3, [pc, #44]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80022a8:	4a16      	ldr	r2, [pc, #88]	@ (8002304 <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 80022aa:	645a      	str	r2, [r3, #68]	@ 0x44

				dataBufferPush(&dataBuffer, &data);
 80022ac:	4909      	ldr	r1, [pc, #36]	@ (80022d4 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 80022ae:	4816      	ldr	r0, [pc, #88]	@ (8002308 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 80022b0:	f7ff f862 	bl	8001378 <dataBufferPush>
		else
		{

		}
	}
}
 80022b4:	bf00      	nop
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	40001000 	.word	0x40001000
 80022c0:	20000c48 	.word	0x20000c48
 80022c4:	20004e8c 	.word	0x20004e8c
 80022c8:	10624dd3 	.word	0x10624dd3
 80022cc:	3dcccccd 	.word	0x3dcccccd
 80022d0:	20004e94 	.word	0x20004e94
 80022d4:	20005308 	.word	0x20005308
 80022d8:	200066dc 	.word	0x200066dc
 80022dc:	200066e0 	.word	0x200066e0
 80022e0:	200066e4 	.word	0x200066e4
 80022e4:	200066d0 	.word	0x200066d0
 80022e8:	200066d4 	.word	0x200066d4
 80022ec:	200066d8 	.word	0x200066d8
 80022f0:	200052f4 	.word	0x200052f4
 80022f4:	200052f8 	.word	0x200052f8
 80022f8:	200052fc 	.word	0x200052fc
 80022fc:	20005300 	.word	0x20005300
 8002300:	20000000 	.word	0x20000000
 8002304:	4479c000 	.word	0x4479c000
 8002308:	20005350 	.word	0x20005350

0800230c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b082      	sub	sp, #8
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
	if(!idleMode){
 8002314:	4b21      	ldr	r3, [pc, #132]	@ (800239c <HAL_UART_RxCpltCallback+0x90>)
 8002316:	781b      	ldrb	r3, [r3, #0]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d115      	bne.n	8002348 <HAL_UART_RxCpltCallback+0x3c>
	  if (huart == &huart3) {
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	4a20      	ldr	r2, [pc, #128]	@ (80023a0 <HAL_UART_RxCpltCallback+0x94>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d101      	bne.n	8002328 <HAL_UART_RxCpltCallback+0x1c>
		GPS_UART_CallBack();
 8002324:	f7ff fa00 	bl	8001728 <GPS_UART_CallBack>
	  }

	  if(huart == &huart1){
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a1e      	ldr	r2, [pc, #120]	@ (80023a4 <HAL_UART_RxCpltCallback+0x98>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d10b      	bne.n	8002348 <HAL_UART_RxCpltCallback+0x3c>
		ELM327UARTCallback();
 8002330:	f7ff f8ea 	bl	8001508 <ELM327UARTCallback>
		HAL_UART_Receive_IT(&huart1, &uart_rx_byte, 1);
 8002334:	2201      	movs	r2, #1
 8002336:	491c      	ldr	r1, [pc, #112]	@ (80023a8 <HAL_UART_RxCpltCallback+0x9c>)
 8002338:	481a      	ldr	r0, [pc, #104]	@ (80023a4 <HAL_UART_RxCpltCallback+0x98>)
 800233a:	f006 f849 	bl	80083d0 <HAL_UART_Receive_IT>
		HAL_UART_Transmit_IT(&hlpuart1, &uart_rx_byte, 1);
 800233e:	2201      	movs	r2, #1
 8002340:	4919      	ldr	r1, [pc, #100]	@ (80023a8 <HAL_UART_RxCpltCallback+0x9c>)
 8002342:	481a      	ldr	r0, [pc, #104]	@ (80023ac <HAL_UART_RxCpltCallback+0xa0>)
 8002344:	f005 ffb0 	bl	80082a8 <HAL_UART_Transmit_IT>
	  }
	}

  if (huart == &hlpuart1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a18      	ldr	r2, [pc, #96]	@ (80023ac <HAL_UART_RxCpltCallback+0xa0>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d104      	bne.n	800235a <HAL_UART_RxCpltCallback+0x4e>
  {
	  HAL_UART_Receive_IT(&hlpuart1, &rxLPUART, 1);
 8002350:	2201      	movs	r2, #1
 8002352:	4917      	ldr	r1, [pc, #92]	@ (80023b0 <HAL_UART_RxCpltCallback+0xa4>)
 8002354:	4815      	ldr	r0, [pc, #84]	@ (80023ac <HAL_UART_RxCpltCallback+0xa0>)
 8002356:	f006 f83b 	bl	80083d0 <HAL_UART_Receive_IT>
  }
  if (huart == &huart4)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a15      	ldr	r2, [pc, #84]	@ (80023b4 <HAL_UART_RxCpltCallback+0xa8>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d109      	bne.n	8002376 <HAL_UART_RxCpltCallback+0x6a>
  {
	  //printf("\n\rget bt\n\r");
	  // Reinicia a recepo
	  HAL_UART_Transmit_IT(&hlpuart1, &rxBt, 1);
 8002362:	2201      	movs	r2, #1
 8002364:	4914      	ldr	r1, [pc, #80]	@ (80023b8 <HAL_UART_RxCpltCallback+0xac>)
 8002366:	4811      	ldr	r0, [pc, #68]	@ (80023ac <HAL_UART_RxCpltCallback+0xa0>)
 8002368:	f005 ff9e 	bl	80082a8 <HAL_UART_Transmit_IT>
	  //HAL_UART_Transmit_IT(&huart4, &rxBt, 1);
	  HAL_UART_Receive_IT(&huart4, &rxBt, 1);
 800236c:	2201      	movs	r2, #1
 800236e:	4912      	ldr	r1, [pc, #72]	@ (80023b8 <HAL_UART_RxCpltCallback+0xac>)
 8002370:	4810      	ldr	r0, [pc, #64]	@ (80023b4 <HAL_UART_RxCpltCallback+0xa8>)
 8002372:	f006 f82d 	bl	80083d0 <HAL_UART_Receive_IT>
  }
  if (huart == &huart5)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	4a10      	ldr	r2, [pc, #64]	@ (80023bc <HAL_UART_RxCpltCallback+0xb0>)
 800237a:	4293      	cmp	r3, r2
 800237c:	d109      	bne.n	8002392 <HAL_UART_RxCpltCallback+0x86>
    {
	  HAL_UART_Transmit_IT(&hlpuart1, &rxBt, 1);
 800237e:	2201      	movs	r2, #1
 8002380:	490d      	ldr	r1, [pc, #52]	@ (80023b8 <HAL_UART_RxCpltCallback+0xac>)
 8002382:	480a      	ldr	r0, [pc, #40]	@ (80023ac <HAL_UART_RxCpltCallback+0xa0>)
 8002384:	f005 ff90 	bl	80082a8 <HAL_UART_Transmit_IT>
	  HAL_UART_Receive_IT(&huart5, &rxHuart5, 1);
 8002388:	2201      	movs	r2, #1
 800238a:	490d      	ldr	r1, [pc, #52]	@ (80023c0 <HAL_UART_RxCpltCallback+0xb4>)
 800238c:	480b      	ldr	r0, [pc, #44]	@ (80023bc <HAL_UART_RxCpltCallback+0xb0>)
 800238e:	f006 f81f 	bl	80083d0 <HAL_UART_Receive_IT>
    }
}
 8002392:	bf00      	nop
 8002394:	3708      	adds	r7, #8
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	20000c48 	.word	0x20000c48
 80023a0:	20006c28 	.word	0x20006c28
 80023a4:	20006b94 	.word	0x20006b94
 80023a8:	20004eec 	.word	0x20004eec
 80023ac:	200069d8 	.word	0x200069d8
 80023b0:	200052f0 	.word	0x200052f0
 80023b4:	20006a6c 	.word	0x20006a6c
 80023b8:	20004e90 	.word	0x20004e90
 80023bc:	20006b00 	.word	0x20006b00
 80023c0:	20004e91 	.word	0x20004e91

080023c4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin){
 80023ce:	88fb      	ldrh	r3, [r7, #6]
 80023d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80023d4:	d102      	bne.n	80023dc <HAL_GPIO_EXTI_Callback+0x18>
		idleMode = 1;
 80023d6:	4b04      	ldr	r3, [pc, #16]	@ (80023e8 <HAL_GPIO_EXTI_Callback+0x24>)
 80023d8:	2201      	movs	r2, #1
 80023da:	701a      	strb	r2, [r3, #0]
	}

}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	20000c48 	.word	0x20000c48

080023ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80023f0:	b672      	cpsid	i
}
 80023f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023f4:	bf00      	nop
 80023f6:	e7fd      	b.n	80023f4 <Error_Handler+0x8>

080023f8 <MadgwickAHRSupdateIMU>:
// Inputs: gx,gy,gz (rad/s) ; ax,ay,az (g, normalized approx)
// dt = intervalo em segundos
// ======================================================================
void MadgwickAHRSupdateIMU(float gx, float gy, float gz,
                           float ax, float ay, float az, float dt)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b0a4      	sub	sp, #144	@ 0x90
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	ed87 0a07 	vstr	s0, [r7, #28]
 8002402:	edc7 0a06 	vstr	s1, [r7, #24]
 8002406:	ed87 1a05 	vstr	s2, [r7, #20]
 800240a:	edc7 1a04 	vstr	s3, [r7, #16]
 800240e:	ed87 2a03 	vstr	s4, [r7, #12]
 8002412:	edc7 2a02 	vstr	s5, [r7, #8]
 8002416:	ed87 3a01 	vstr	s6, [r7, #4]
    float recipNorm;
    float s0, s1, s2, s3;
    float qDot0, qDot1, qDot2, qDot3;
    float _2q0 = 2.0f * q0;
 800241a:	4bea      	ldr	r3, [pc, #936]	@ (80027c4 <MadgwickAHRSupdateIMU+0x3cc>)
 800241c:	edd3 7a00 	vldr	s15, [r3]
 8002420:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002424:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
    float _2q1 = 2.0f * q1;
 8002428:	4be7      	ldr	r3, [pc, #924]	@ (80027c8 <MadgwickAHRSupdateIMU+0x3d0>)
 800242a:	edd3 7a00 	vldr	s15, [r3]
 800242e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002432:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    float _2q2 = 2.0f * q2;
 8002436:	4be5      	ldr	r3, [pc, #916]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 8002438:	edd3 7a00 	vldr	s15, [r3]
 800243c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002440:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    float _2q3 = 2.0f * q3;
 8002444:	4be2      	ldr	r3, [pc, #904]	@ (80027d0 <MadgwickAHRSupdateIMU+0x3d8>)
 8002446:	edd3 7a00 	vldr	s15, [r3]
 800244a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800244e:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    float _4q0 = 4.0f * q0;
 8002452:	4bdc      	ldr	r3, [pc, #880]	@ (80027c4 <MadgwickAHRSupdateIMU+0x3cc>)
 8002454:	edd3 7a00 	vldr	s15, [r3]
 8002458:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800245c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002460:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    float _4q1 = 4.0f * q1;
 8002464:	4bd8      	ldr	r3, [pc, #864]	@ (80027c8 <MadgwickAHRSupdateIMU+0x3d0>)
 8002466:	edd3 7a00 	vldr	s15, [r3]
 800246a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800246e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002472:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    float _4q2 = 4.0f * q2;
 8002476:	4bd5      	ldr	r3, [pc, #852]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 8002478:	edd3 7a00 	vldr	s15, [r3]
 800247c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8002480:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002484:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    float _8q1 = 8.0f * q1;
 8002488:	4bcf      	ldr	r3, [pc, #828]	@ (80027c8 <MadgwickAHRSupdateIMU+0x3d0>)
 800248a:	edd3 7a00 	vldr	s15, [r3]
 800248e:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8002492:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002496:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    float _8q2 = 8.0f * q2;
 800249a:	4bcc      	ldr	r3, [pc, #816]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 800249c:	edd3 7a00 	vldr	s15, [r3]
 80024a0:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80024a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024a8:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    float q0q0 = q0 * q0;
 80024ac:	4bc5      	ldr	r3, [pc, #788]	@ (80027c4 <MadgwickAHRSupdateIMU+0x3cc>)
 80024ae:	ed93 7a00 	vldr	s14, [r3]
 80024b2:	4bc4      	ldr	r3, [pc, #784]	@ (80027c4 <MadgwickAHRSupdateIMU+0x3cc>)
 80024b4:	edd3 7a00 	vldr	s15, [r3]
 80024b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024bc:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float q1q1 = q1 * q1;
 80024c0:	4bc1      	ldr	r3, [pc, #772]	@ (80027c8 <MadgwickAHRSupdateIMU+0x3d0>)
 80024c2:	ed93 7a00 	vldr	s14, [r3]
 80024c6:	4bc0      	ldr	r3, [pc, #768]	@ (80027c8 <MadgwickAHRSupdateIMU+0x3d0>)
 80024c8:	edd3 7a00 	vldr	s15, [r3]
 80024cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024d0:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    float q2q2 = q2 * q2;
 80024d4:	4bbd      	ldr	r3, [pc, #756]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 80024d6:	ed93 7a00 	vldr	s14, [r3]
 80024da:	4bbc      	ldr	r3, [pc, #752]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 80024dc:	edd3 7a00 	vldr	s15, [r3]
 80024e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e4:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    float q3q3 = q3 * q3;
 80024e8:	4bb9      	ldr	r3, [pc, #740]	@ (80027d0 <MadgwickAHRSupdateIMU+0x3d8>)
 80024ea:	ed93 7a00 	vldr	s14, [r3]
 80024ee:	4bb8      	ldr	r3, [pc, #736]	@ (80027d0 <MadgwickAHRSupdateIMU+0x3d8>)
 80024f0:	edd3 7a00 	vldr	s15, [r3]
 80024f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024f8:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

    // Rate of change from gyroscope
    qDot0 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80024fc:	4bb2      	ldr	r3, [pc, #712]	@ (80027c8 <MadgwickAHRSupdateIMU+0x3d0>)
 80024fe:	edd3 7a00 	vldr	s15, [r3]
 8002502:	eeb1 7a67 	vneg.f32	s14, s15
 8002506:	edd7 7a07 	vldr	s15, [r7, #28]
 800250a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800250e:	4baf      	ldr	r3, [pc, #700]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 8002510:	edd3 6a00 	vldr	s13, [r3]
 8002514:	edd7 7a06 	vldr	s15, [r7, #24]
 8002518:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800251c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002520:	4bab      	ldr	r3, [pc, #684]	@ (80027d0 <MadgwickAHRSupdateIMU+0x3d8>)
 8002522:	edd3 6a00 	vldr	s13, [r3]
 8002526:	edd7 7a05 	vldr	s15, [r7, #20]
 800252a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800252e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002532:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002536:	ee67 7a87 	vmul.f32	s15, s15, s14
 800253a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    qDot1 = 0.5f * ( q0 * gx + q2 * gz - q3 * gy);
 800253e:	4ba1      	ldr	r3, [pc, #644]	@ (80027c4 <MadgwickAHRSupdateIMU+0x3cc>)
 8002540:	ed93 7a00 	vldr	s14, [r3]
 8002544:	edd7 7a07 	vldr	s15, [r7, #28]
 8002548:	ee27 7a27 	vmul.f32	s14, s14, s15
 800254c:	4b9f      	ldr	r3, [pc, #636]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 800254e:	edd3 6a00 	vldr	s13, [r3]
 8002552:	edd7 7a05 	vldr	s15, [r7, #20]
 8002556:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800255a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800255e:	4b9c      	ldr	r3, [pc, #624]	@ (80027d0 <MadgwickAHRSupdateIMU+0x3d8>)
 8002560:	edd3 6a00 	vldr	s13, [r3]
 8002564:	edd7 7a06 	vldr	s15, [r7, #24]
 8002568:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800256c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002570:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002574:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002578:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    qDot2 = 0.5f * ( q0 * gy - q1 * gz + q3 * gx);
 800257c:	4b91      	ldr	r3, [pc, #580]	@ (80027c4 <MadgwickAHRSupdateIMU+0x3cc>)
 800257e:	ed93 7a00 	vldr	s14, [r3]
 8002582:	edd7 7a06 	vldr	s15, [r7, #24]
 8002586:	ee27 7a27 	vmul.f32	s14, s14, s15
 800258a:	4b8f      	ldr	r3, [pc, #572]	@ (80027c8 <MadgwickAHRSupdateIMU+0x3d0>)
 800258c:	edd3 6a00 	vldr	s13, [r3]
 8002590:	edd7 7a05 	vldr	s15, [r7, #20]
 8002594:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002598:	ee37 7a67 	vsub.f32	s14, s14, s15
 800259c:	4b8c      	ldr	r3, [pc, #560]	@ (80027d0 <MadgwickAHRSupdateIMU+0x3d8>)
 800259e:	edd3 6a00 	vldr	s13, [r3]
 80025a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80025a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80025b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025b6:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    qDot3 = 0.5f * ( q0 * gz + q1 * gy - q2 * gx);
 80025ba:	4b82      	ldr	r3, [pc, #520]	@ (80027c4 <MadgwickAHRSupdateIMU+0x3cc>)
 80025bc:	ed93 7a00 	vldr	s14, [r3]
 80025c0:	edd7 7a05 	vldr	s15, [r7, #20]
 80025c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025c8:	4b7f      	ldr	r3, [pc, #508]	@ (80027c8 <MadgwickAHRSupdateIMU+0x3d0>)
 80025ca:	edd3 6a00 	vldr	s13, [r3]
 80025ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80025d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025da:	4b7c      	ldr	r3, [pc, #496]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 80025dc:	edd3 6a00 	vldr	s13, [r3]
 80025e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80025e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025ec:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80025f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025f4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // Normalise accelerometer measurement
    recipNorm = sqrtf(ax * ax + ay * ay + az * az);
 80025f8:	edd7 7a04 	vldr	s15, [r7, #16]
 80025fc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002600:	edd7 7a03 	vldr	s15, [r7, #12]
 8002604:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002608:	ee37 7a27 	vadd.f32	s14, s14, s15
 800260c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002610:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002618:	eeb0 0a67 	vmov.f32	s0, s15
 800261c:	f010 f9e8 	bl	80129f0 <sqrtf>
 8002620:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    if (recipNorm == 0.0f) return; // evita diviso por zero
 8002624:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002628:	eef5 7a40 	vcmp.f32	s15, #0.0
 800262c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002630:	f000 81f5 	beq.w	8002a1e <MadgwickAHRSupdateIMU+0x626>
    recipNorm = 1.0f / recipNorm;
 8002634:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002638:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800263c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002640:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    ax *= recipNorm;
 8002644:	ed97 7a04 	vldr	s14, [r7, #16]
 8002648:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800264c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002650:	edc7 7a04 	vstr	s15, [r7, #16]
    ay *= recipNorm;
 8002654:	ed97 7a03 	vldr	s14, [r7, #12]
 8002658:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800265c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002660:	edc7 7a03 	vstr	s15, [r7, #12]
    az *= recipNorm;
 8002664:	ed97 7a02 	vldr	s14, [r7, #8]
 8002668:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800266c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002670:	edc7 7a02 	vstr	s15, [r7, #8]

    // Gradient decent algorithm corrective step
    float _2q0q2 = 2.0f * q0 * q2;
 8002674:	4b53      	ldr	r3, [pc, #332]	@ (80027c4 <MadgwickAHRSupdateIMU+0x3cc>)
 8002676:	edd3 7a00 	vldr	s15, [r3]
 800267a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800267e:	4b53      	ldr	r3, [pc, #332]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 8002680:	edd3 7a00 	vldr	s15, [r3]
 8002684:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002688:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float _2q2q3 = 2.0f * q2 * q3;
 800268c:	4b4f      	ldr	r3, [pc, #316]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 800268e:	edd3 7a00 	vldr	s15, [r3]
 8002692:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002696:	4b4e      	ldr	r3, [pc, #312]	@ (80027d0 <MadgwickAHRSupdateIMU+0x3d8>)
 8002698:	edd3 7a00 	vldr	s15, [r3]
 800269c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026a0:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float f1 = _2q1 * q3 - _2q0 * q2 - ax;
 80026a4:	4b4a      	ldr	r3, [pc, #296]	@ (80027d0 <MadgwickAHRSupdateIMU+0x3d8>)
 80026a6:	ed93 7a00 	vldr	s14, [r3]
 80026aa:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80026ae:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026b2:	4b46      	ldr	r3, [pc, #280]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 80026b4:	edd3 6a00 	vldr	s13, [r3]
 80026b8:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80026bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80026c4:	edd7 7a04 	vldr	s15, [r7, #16]
 80026c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026cc:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    float f2 = _2q0 * q1 + _2q2 * q3 - ay;
 80026d0:	4b3d      	ldr	r3, [pc, #244]	@ (80027c8 <MadgwickAHRSupdateIMU+0x3d0>)
 80026d2:	ed93 7a00 	vldr	s14, [r3]
 80026d6:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80026da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026de:	4b3c      	ldr	r3, [pc, #240]	@ (80027d0 <MadgwickAHRSupdateIMU+0x3d8>)
 80026e0:	edd3 6a00 	vldr	s13, [r3]
 80026e4:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80026e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026f0:	edd7 7a03 	vldr	s15, [r7, #12]
 80026f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026f8:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    float f3 = 1.0f - _2q1 * q1 - _2q2 * q2 - az;
 80026fc:	4b32      	ldr	r3, [pc, #200]	@ (80027c8 <MadgwickAHRSupdateIMU+0x3d0>)
 80026fe:	ed93 7a00 	vldr	s14, [r3]
 8002702:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800270a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800270e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002712:	4b2e      	ldr	r3, [pc, #184]	@ (80027cc <MadgwickAHRSupdateIMU+0x3d4>)
 8002714:	edd3 6a00 	vldr	s13, [r3]
 8002718:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800271c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002720:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002724:	edd7 7a02 	vldr	s15, [r7, #8]
 8002728:	ee77 7a67 	vsub.f32	s15, s14, s15
 800272c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // compute jacobian * f (approx)
    s0 = -_2q2 * f1 + _2q1 * f2;
 8002730:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002734:	eeb1 7a67 	vneg.f32	s14, s15
 8002738:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800273c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002740:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 8002744:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002748:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800274c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002750:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
    s1 =  _2q3 * f1 + _2q0 * f2 - _4q1 * f3;
 8002754:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 8002758:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800275c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002760:	edd7 6a1f 	vldr	s13, [r7, #124]	@ 0x7c
 8002764:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002768:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800276c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002770:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 8002774:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002778:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800277c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002780:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
    s2 = -_2q0 * f1 + _2q3 * f2 - _4q2 * f3;
 8002784:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002788:	eeb1 7a67 	vneg.f32	s14, s15
 800278c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8002790:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002794:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8002798:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800279c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027a4:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 80027a8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80027ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b4:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
    s3 =  _2q1 * f1 + _2q2 * f2;
 80027b8:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 80027bc:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80027c0:	e00a      	b.n	80027d8 <MadgwickAHRSupdateIMU+0x3e0>
 80027c2:	bf00      	nop
 80027c4:	20000004 	.word	0x20000004
 80027c8:	200066a0 	.word	0x200066a0
 80027cc:	200066a4 	.word	0x200066a4
 80027d0:	200066a8 	.word	0x200066a8
 80027d4:	3da3d70a 	.word	0x3da3d70a
 80027d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027dc:	edd7 6a1d 	vldr	s13, [r7, #116]	@ 0x74
 80027e0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80027e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80027e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027ec:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80

    // normalize step magnitude
    recipNorm = sqrtf(s0*s0 + s1*s1 + s2*s2 + s3*s3);
 80027f0:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80027f4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80027f8:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80027fc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002800:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002804:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002808:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800280c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002810:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002814:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002818:	ee77 7a27 	vadd.f32	s15, s14, s15
 800281c:	eeb0 0a67 	vmov.f32	s0, s15
 8002820:	f010 f8e6 	bl	80129f0 <sqrtf>
 8002824:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    if (recipNorm != 0.0f) {
 8002828:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800282c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002834:	d027      	beq.n	8002886 <MadgwickAHRSupdateIMU+0x48e>
        recipNorm = 1.0f / recipNorm;
 8002836:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800283a:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800283e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002842:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        s0 *= recipNorm;
 8002846:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 800284a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800284e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002852:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
        s1 *= recipNorm;
 8002856:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800285a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800285e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002862:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
        s2 *= recipNorm;
 8002866:	ed97 7a21 	vldr	s14, [r7, #132]	@ 0x84
 800286a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800286e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002872:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
        s3 *= recipNorm;
 8002876:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800287a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800287e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002882:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    }

    // Apply feedback step
    qDot0 -= MADGWICK_BETA * s0;
 8002886:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800288a:	ed1f 7a2e 	vldr	s14, [pc, #-184]	@ 80027d4 <MadgwickAHRSupdateIMU+0x3dc>
 800288e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002892:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002896:	ee77 7a67 	vsub.f32	s15, s14, s15
 800289a:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    qDot1 -= MADGWICK_BETA * s1;
 800289e:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 80028a2:	ed1f 7a34 	vldr	s14, [pc, #-208]	@ 80027d4 <MadgwickAHRSupdateIMU+0x3dc>
 80028a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028aa:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80028ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028b2:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    qDot2 -= MADGWICK_BETA * s2;
 80028b6:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80028ba:	ed1f 7a3a 	vldr	s14, [pc, #-232]	@ 80027d4 <MadgwickAHRSupdateIMU+0x3dc>
 80028be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028c2:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80028c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028ca:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    qDot3 -= MADGWICK_BETA * s3;
 80028ce:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80028d2:	ed1f 7a40 	vldr	s14, [pc, #-256]	@ 80027d4 <MadgwickAHRSupdateIMU+0x3dc>
 80028d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028da:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80028de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028e2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // Integrate rate of change of quaternion to yield quaternion
    q0 += qDot0 * dt;
 80028e6:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80028ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80028ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028f2:	4b4e      	ldr	r3, [pc, #312]	@ (8002a2c <MadgwickAHRSupdateIMU+0x634>)
 80028f4:	edd3 7a00 	vldr	s15, [r3]
 80028f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028fc:	4b4b      	ldr	r3, [pc, #300]	@ (8002a2c <MadgwickAHRSupdateIMU+0x634>)
 80028fe:	edc3 7a00 	vstr	s15, [r3]
    q1 += qDot1 * dt;
 8002902:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8002906:	edd7 7a01 	vldr	s15, [r7, #4]
 800290a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800290e:	4b48      	ldr	r3, [pc, #288]	@ (8002a30 <MadgwickAHRSupdateIMU+0x638>)
 8002910:	edd3 7a00 	vldr	s15, [r3]
 8002914:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002918:	4b45      	ldr	r3, [pc, #276]	@ (8002a30 <MadgwickAHRSupdateIMU+0x638>)
 800291a:	edc3 7a00 	vstr	s15, [r3]
    q2 += qDot2 * dt;
 800291e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8002922:	edd7 7a01 	vldr	s15, [r7, #4]
 8002926:	ee27 7a27 	vmul.f32	s14, s14, s15
 800292a:	4b42      	ldr	r3, [pc, #264]	@ (8002a34 <MadgwickAHRSupdateIMU+0x63c>)
 800292c:	edd3 7a00 	vldr	s15, [r3]
 8002930:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002934:	4b3f      	ldr	r3, [pc, #252]	@ (8002a34 <MadgwickAHRSupdateIMU+0x63c>)
 8002936:	edc3 7a00 	vstr	s15, [r3]
    q3 += qDot3 * dt;
 800293a:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800293e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002942:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002946:	4b3c      	ldr	r3, [pc, #240]	@ (8002a38 <MadgwickAHRSupdateIMU+0x640>)
 8002948:	edd3 7a00 	vldr	s15, [r3]
 800294c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002950:	4b39      	ldr	r3, [pc, #228]	@ (8002a38 <MadgwickAHRSupdateIMU+0x640>)
 8002952:	edc3 7a00 	vstr	s15, [r3]

    // Normalise quaternion
    recipNorm = sqrtf(q0*q0 + q1*q1 + q2*q2 + q3*q3);
 8002956:	4b35      	ldr	r3, [pc, #212]	@ (8002a2c <MadgwickAHRSupdateIMU+0x634>)
 8002958:	ed93 7a00 	vldr	s14, [r3]
 800295c:	4b33      	ldr	r3, [pc, #204]	@ (8002a2c <MadgwickAHRSupdateIMU+0x634>)
 800295e:	edd3 7a00 	vldr	s15, [r3]
 8002962:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002966:	4b32      	ldr	r3, [pc, #200]	@ (8002a30 <MadgwickAHRSupdateIMU+0x638>)
 8002968:	edd3 6a00 	vldr	s13, [r3]
 800296c:	4b30      	ldr	r3, [pc, #192]	@ (8002a30 <MadgwickAHRSupdateIMU+0x638>)
 800296e:	edd3 7a00 	vldr	s15, [r3]
 8002972:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002976:	ee37 7a27 	vadd.f32	s14, s14, s15
 800297a:	4b2e      	ldr	r3, [pc, #184]	@ (8002a34 <MadgwickAHRSupdateIMU+0x63c>)
 800297c:	edd3 6a00 	vldr	s13, [r3]
 8002980:	4b2c      	ldr	r3, [pc, #176]	@ (8002a34 <MadgwickAHRSupdateIMU+0x63c>)
 8002982:	edd3 7a00 	vldr	s15, [r3]
 8002986:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800298a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800298e:	4b2a      	ldr	r3, [pc, #168]	@ (8002a38 <MadgwickAHRSupdateIMU+0x640>)
 8002990:	edd3 6a00 	vldr	s13, [r3]
 8002994:	4b28      	ldr	r3, [pc, #160]	@ (8002a38 <MadgwickAHRSupdateIMU+0x640>)
 8002996:	edd3 7a00 	vldr	s15, [r3]
 800299a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800299e:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029a2:	eeb0 0a67 	vmov.f32	s0, s15
 80029a6:	f010 f823 	bl	80129f0 <sqrtf>
 80029aa:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    if (recipNorm == 0.0f) return;
 80029ae:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80029b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80029b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029ba:	d032      	beq.n	8002a22 <MadgwickAHRSupdateIMU+0x62a>
    recipNorm = 1.0f / recipNorm;
 80029bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80029c0:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80029c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029c8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    q0 *= recipNorm;
 80029cc:	4b17      	ldr	r3, [pc, #92]	@ (8002a2c <MadgwickAHRSupdateIMU+0x634>)
 80029ce:	ed93 7a00 	vldr	s14, [r3]
 80029d2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80029d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029da:	4b14      	ldr	r3, [pc, #80]	@ (8002a2c <MadgwickAHRSupdateIMU+0x634>)
 80029dc:	edc3 7a00 	vstr	s15, [r3]
    q1 *= recipNorm;
 80029e0:	4b13      	ldr	r3, [pc, #76]	@ (8002a30 <MadgwickAHRSupdateIMU+0x638>)
 80029e2:	ed93 7a00 	vldr	s14, [r3]
 80029e6:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80029ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029ee:	4b10      	ldr	r3, [pc, #64]	@ (8002a30 <MadgwickAHRSupdateIMU+0x638>)
 80029f0:	edc3 7a00 	vstr	s15, [r3]
    q2 *= recipNorm;
 80029f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002a34 <MadgwickAHRSupdateIMU+0x63c>)
 80029f6:	ed93 7a00 	vldr	s14, [r3]
 80029fa:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80029fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a02:	4b0c      	ldr	r3, [pc, #48]	@ (8002a34 <MadgwickAHRSupdateIMU+0x63c>)
 8002a04:	edc3 7a00 	vstr	s15, [r3]
    q3 *= recipNorm;
 8002a08:	4b0b      	ldr	r3, [pc, #44]	@ (8002a38 <MadgwickAHRSupdateIMU+0x640>)
 8002a0a:	ed93 7a00 	vldr	s14, [r3]
 8002a0e:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002a12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a16:	4b08      	ldr	r3, [pc, #32]	@ (8002a38 <MadgwickAHRSupdateIMU+0x640>)
 8002a18:	edc3 7a00 	vstr	s15, [r3]
 8002a1c:	e002      	b.n	8002a24 <MadgwickAHRSupdateIMU+0x62c>
    if (recipNorm == 0.0f) return; // evita diviso por zero
 8002a1e:	bf00      	nop
 8002a20:	e000      	b.n	8002a24 <MadgwickAHRSupdateIMU+0x62c>
    if (recipNorm == 0.0f) return;
 8002a22:	bf00      	nop
}
 8002a24:	3790      	adds	r7, #144	@ 0x90
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20000004 	.word	0x20000004
 8002a30:	200066a0 	.word	0x200066a0
 8002a34:	200066a4 	.word	0x200066a4
 8002a38:	200066a8 	.word	0x200066a8

08002a3c <QuaternionToEulerDegrees>:

// ======================================================================
// Quaternion -> Euler angles (deg). Returns roll, pitch, yaw
// ======================================================================
void QuaternionToEulerDegrees(float *roll, float *pitch, float *yaw)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b08a      	sub	sp, #40	@ 0x28
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
    // roll (x-axis rotation)
    float sinr_cosp = 2.0f * (q0 * q1 + q2 * q3);
 8002a48:	4b5d      	ldr	r3, [pc, #372]	@ (8002bc0 <QuaternionToEulerDegrees+0x184>)
 8002a4a:	ed93 7a00 	vldr	s14, [r3]
 8002a4e:	4b5d      	ldr	r3, [pc, #372]	@ (8002bc4 <QuaternionToEulerDegrees+0x188>)
 8002a50:	edd3 7a00 	vldr	s15, [r3]
 8002a54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a58:	4b5b      	ldr	r3, [pc, #364]	@ (8002bc8 <QuaternionToEulerDegrees+0x18c>)
 8002a5a:	edd3 6a00 	vldr	s13, [r3]
 8002a5e:	4b5b      	ldr	r3, [pc, #364]	@ (8002bcc <QuaternionToEulerDegrees+0x190>)
 8002a60:	edd3 7a00 	vldr	s15, [r3]
 8002a64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a6c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002a70:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float cosr_cosp = 1.0f - 2.0f * (q1 * q1 + q2 * q2);
 8002a74:	4b53      	ldr	r3, [pc, #332]	@ (8002bc4 <QuaternionToEulerDegrees+0x188>)
 8002a76:	ed93 7a00 	vldr	s14, [r3]
 8002a7a:	4b52      	ldr	r3, [pc, #328]	@ (8002bc4 <QuaternionToEulerDegrees+0x188>)
 8002a7c:	edd3 7a00 	vldr	s15, [r3]
 8002a80:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a84:	4b50      	ldr	r3, [pc, #320]	@ (8002bc8 <QuaternionToEulerDegrees+0x18c>)
 8002a86:	edd3 6a00 	vldr	s13, [r3]
 8002a8a:	4b4f      	ldr	r3, [pc, #316]	@ (8002bc8 <QuaternionToEulerDegrees+0x18c>)
 8002a8c:	edd3 7a00 	vldr	s15, [r3]
 8002a90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a98:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002a9c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002aa0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aa4:	edc7 7a08 	vstr	s15, [r7, #32]
    *roll = atan2f(sinr_cosp, cosr_cosp) * RAD2DEG(1.0f);
 8002aa8:	edd7 0a08 	vldr	s1, [r7, #32]
 8002aac:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002ab0:	f00f ff9c 	bl	80129ec <atan2f>
 8002ab4:	eef0 7a40 	vmov.f32	s15, s0
 8002ab8:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8002bd0 <QuaternionToEulerDegrees+0x194>
 8002abc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	edc3 7a00 	vstr	s15, [r3]

    // pitch (y-axis rotation)
    float sinp = 2.0f * (q0 * q2 - q3 * q1);
 8002ac6:	4b3e      	ldr	r3, [pc, #248]	@ (8002bc0 <QuaternionToEulerDegrees+0x184>)
 8002ac8:	ed93 7a00 	vldr	s14, [r3]
 8002acc:	4b3e      	ldr	r3, [pc, #248]	@ (8002bc8 <QuaternionToEulerDegrees+0x18c>)
 8002ace:	edd3 7a00 	vldr	s15, [r3]
 8002ad2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ad6:	4b3d      	ldr	r3, [pc, #244]	@ (8002bcc <QuaternionToEulerDegrees+0x190>)
 8002ad8:	edd3 6a00 	vldr	s13, [r3]
 8002adc:	4b39      	ldr	r3, [pc, #228]	@ (8002bc4 <QuaternionToEulerDegrees+0x188>)
 8002ade:	edd3 7a00 	vldr	s15, [r3]
 8002ae2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ae6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002aee:	edc7 7a07 	vstr	s15, [r7, #28]
    if (fabsf(sinp) >= 1)
 8002af2:	edd7 7a07 	vldr	s15, [r7, #28]
 8002af6:	eef0 7ae7 	vabs.f32	s15, s15
 8002afa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002afe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b06:	db0b      	blt.n	8002b20 <QuaternionToEulerDegrees+0xe4>
        *pitch = copysignf(90.0f, sinp); // use 90 degrees if out of range
 8002b08:	edd7 0a07 	vldr	s1, [r7, #28]
 8002b0c:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8002bd4 <QuaternionToEulerDegrees+0x198>
 8002b10:	f00c f9ce 	bl	800eeb0 <copysignf>
 8002b14:	eef0 7a40 	vmov.f32	s15, s0
 8002b18:	68bb      	ldr	r3, [r7, #8]
 8002b1a:	edc3 7a00 	vstr	s15, [r3]
 8002b1e:	e00c      	b.n	8002b3a <QuaternionToEulerDegrees+0xfe>
    else
        *pitch = asinf(sinp) * RAD2DEG(1.0f);
 8002b20:	ed97 0a07 	vldr	s0, [r7, #28]
 8002b24:	f00f ff36 	bl	8012994 <asinf>
 8002b28:	eef0 7a40 	vmov.f32	s15, s0
 8002b2c:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002bd0 <QuaternionToEulerDegrees+0x194>
 8002b30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	edc3 7a00 	vstr	s15, [r3]

    // yaw (z-axis rotation)
    float siny_cosp = 2.0f * (q0 * q3 + q1 * q2);
 8002b3a:	4b21      	ldr	r3, [pc, #132]	@ (8002bc0 <QuaternionToEulerDegrees+0x184>)
 8002b3c:	ed93 7a00 	vldr	s14, [r3]
 8002b40:	4b22      	ldr	r3, [pc, #136]	@ (8002bcc <QuaternionToEulerDegrees+0x190>)
 8002b42:	edd3 7a00 	vldr	s15, [r3]
 8002b46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc4 <QuaternionToEulerDegrees+0x188>)
 8002b4c:	edd3 6a00 	vldr	s13, [r3]
 8002b50:	4b1d      	ldr	r3, [pc, #116]	@ (8002bc8 <QuaternionToEulerDegrees+0x18c>)
 8002b52:	edd3 7a00 	vldr	s15, [r3]
 8002b56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b5e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b62:	edc7 7a06 	vstr	s15, [r7, #24]
    float cosy_cosp = 1.0f - 2.0f * (q2 * q2 + q3 * q3);
 8002b66:	4b18      	ldr	r3, [pc, #96]	@ (8002bc8 <QuaternionToEulerDegrees+0x18c>)
 8002b68:	ed93 7a00 	vldr	s14, [r3]
 8002b6c:	4b16      	ldr	r3, [pc, #88]	@ (8002bc8 <QuaternionToEulerDegrees+0x18c>)
 8002b6e:	edd3 7a00 	vldr	s15, [r3]
 8002b72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b76:	4b15      	ldr	r3, [pc, #84]	@ (8002bcc <QuaternionToEulerDegrees+0x190>)
 8002b78:	edd3 6a00 	vldr	s13, [r3]
 8002b7c:	4b13      	ldr	r3, [pc, #76]	@ (8002bcc <QuaternionToEulerDegrees+0x190>)
 8002b7e:	edd3 7a00 	vldr	s15, [r3]
 8002b82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b86:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b8a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002b8e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b96:	edc7 7a05 	vstr	s15, [r7, #20]
    *yaw = atan2f(siny_cosp, cosy_cosp) * RAD2DEG(1.0f);
 8002b9a:	edd7 0a05 	vldr	s1, [r7, #20]
 8002b9e:	ed97 0a06 	vldr	s0, [r7, #24]
 8002ba2:	f00f ff23 	bl	80129ec <atan2f>
 8002ba6:	eef0 7a40 	vmov.f32	s15, s0
 8002baa:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002bd0 <QuaternionToEulerDegrees+0x194>
 8002bae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	edc3 7a00 	vstr	s15, [r3]
}
 8002bb8:	bf00      	nop
 8002bba:	3728      	adds	r7, #40	@ 0x28
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	20000004 	.word	0x20000004
 8002bc4:	200066a0 	.word	0x200066a0
 8002bc8:	200066a4 	.word	0x200066a4
 8002bcc:	200066a8 	.word	0x200066a8
 8002bd0:	42652ee1 	.word	0x42652ee1
 8002bd4:	42b40000 	.word	0x42b40000

08002bd8 <IMU_Update>:
// ======================================================================
// Loop principal de atualizao: chama leitura, filtro, subtrai gravidade
// Preenchendo: linAx_ms2, linAy_ms2, linAz_ms2, pitch_deg, roll_deg, yaw_deg
// ======================================================================
void IMU_Update(float dt)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b08c      	sub	sp, #48	@ 0x30
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	ed87 0a01 	vstr	s0, [r7, #4]
    // 1) Leitura (Ax/Ay/Az em g; Gx/Gy/Gz em /s)
    MPU6050_Read_Accel(&Ax_g, &Ay_g, &Az_g);
 8002be2:	4a83      	ldr	r2, [pc, #524]	@ (8002df0 <IMU_Update+0x218>)
 8002be4:	4983      	ldr	r1, [pc, #524]	@ (8002df4 <IMU_Update+0x21c>)
 8002be6:	4884      	ldr	r0, [pc, #528]	@ (8002df8 <IMU_Update+0x220>)
 8002be8:	f7fe fac8 	bl	800117c <MPU6050_Read_Accel>
    MPU6050_Read_Gyro(&Gx_dps, &Gy_dps, &Gz_dps);
 8002bec:	4a83      	ldr	r2, [pc, #524]	@ (8002dfc <IMU_Update+0x224>)
 8002bee:	4984      	ldr	r1, [pc, #528]	@ (8002e00 <IMU_Update+0x228>)
 8002bf0:	4884      	ldr	r0, [pc, #528]	@ (8002e04 <IMU_Update+0x22c>)
 8002bf2:	f7fe fb41 	bl	8001278 <MPU6050_Read_Gyro>

    // 2) Remover bias do giroscpio e converter para rad/s
    float gx = (Gx_dps - gyroBiasX) * (M_PI / 180.0f);
 8002bf6:	4b83      	ldr	r3, [pc, #524]	@ (8002e04 <IMU_Update+0x22c>)
 8002bf8:	ed93 7a00 	vldr	s14, [r3]
 8002bfc:	4b82      	ldr	r3, [pc, #520]	@ (8002e08 <IMU_Update+0x230>)
 8002bfe:	edd3 7a00 	vldr	s15, [r3]
 8002c02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c06:	ee17 0a90 	vmov	r0, s15
 8002c0a:	f7fd fcc5 	bl	8000598 <__aeabi_f2d>
 8002c0e:	a376      	add	r3, pc, #472	@ (adr r3, 8002de8 <IMU_Update+0x210>)
 8002c10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c14:	f7fd fd18 	bl	8000648 <__aeabi_dmul>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	4610      	mov	r0, r2
 8002c1e:	4619      	mov	r1, r3
 8002c20:	f7fe f80a 	bl	8000c38 <__aeabi_d2f>
 8002c24:	4603      	mov	r3, r0
 8002c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float gy = (Gy_dps - gyroBiasY) * (M_PI / 180.0f);
 8002c28:	4b75      	ldr	r3, [pc, #468]	@ (8002e00 <IMU_Update+0x228>)
 8002c2a:	ed93 7a00 	vldr	s14, [r3]
 8002c2e:	4b77      	ldr	r3, [pc, #476]	@ (8002e0c <IMU_Update+0x234>)
 8002c30:	edd3 7a00 	vldr	s15, [r3]
 8002c34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c38:	ee17 0a90 	vmov	r0, s15
 8002c3c:	f7fd fcac 	bl	8000598 <__aeabi_f2d>
 8002c40:	a369      	add	r3, pc, #420	@ (adr r3, 8002de8 <IMU_Update+0x210>)
 8002c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c46:	f7fd fcff 	bl	8000648 <__aeabi_dmul>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	4610      	mov	r0, r2
 8002c50:	4619      	mov	r1, r3
 8002c52:	f7fd fff1 	bl	8000c38 <__aeabi_d2f>
 8002c56:	4603      	mov	r3, r0
 8002c58:	62bb      	str	r3, [r7, #40]	@ 0x28
    float gz = (Gz_dps - gyroBiasZ) * (M_PI / 180.0f);
 8002c5a:	4b68      	ldr	r3, [pc, #416]	@ (8002dfc <IMU_Update+0x224>)
 8002c5c:	ed93 7a00 	vldr	s14, [r3]
 8002c60:	4b6b      	ldr	r3, [pc, #428]	@ (8002e10 <IMU_Update+0x238>)
 8002c62:	edd3 7a00 	vldr	s15, [r3]
 8002c66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c6a:	ee17 0a90 	vmov	r0, s15
 8002c6e:	f7fd fc93 	bl	8000598 <__aeabi_f2d>
 8002c72:	a35d      	add	r3, pc, #372	@ (adr r3, 8002de8 <IMU_Update+0x210>)
 8002c74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c78:	f7fd fce6 	bl	8000648 <__aeabi_dmul>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	4610      	mov	r0, r2
 8002c82:	4619      	mov	r1, r3
 8002c84:	f7fd ffd8 	bl	8000c38 <__aeabi_d2f>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	627b      	str	r3, [r7, #36]	@ 0x24

    // 3) Atualiza Madgwick (ax,ay,az em g)
    MadgwickAHRSupdateIMU(gx, gy, gz, Ax_g, Ay_g, Az_g, dt);
 8002c8c:	4b5a      	ldr	r3, [pc, #360]	@ (8002df8 <IMU_Update+0x220>)
 8002c8e:	edd3 7a00 	vldr	s15, [r3]
 8002c92:	4b58      	ldr	r3, [pc, #352]	@ (8002df4 <IMU_Update+0x21c>)
 8002c94:	ed93 7a00 	vldr	s14, [r3]
 8002c98:	4b55      	ldr	r3, [pc, #340]	@ (8002df0 <IMU_Update+0x218>)
 8002c9a:	edd3 6a00 	vldr	s13, [r3]
 8002c9e:	ed97 3a01 	vldr	s6, [r7, #4]
 8002ca2:	eef0 2a66 	vmov.f32	s5, s13
 8002ca6:	eeb0 2a47 	vmov.f32	s4, s14
 8002caa:	eef0 1a67 	vmov.f32	s3, s15
 8002cae:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 8002cb2:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 8002cb6:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8002cba:	f7ff fb9d 	bl	80023f8 <MadgwickAHRSupdateIMU>

    // 4) Extrai Euler (graus)
    QuaternionToEulerDegrees(&roll_deg, &pitch_deg, &yaw_deg);
 8002cbe:	4a55      	ldr	r2, [pc, #340]	@ (8002e14 <IMU_Update+0x23c>)
 8002cc0:	4955      	ldr	r1, [pc, #340]	@ (8002e18 <IMU_Update+0x240>)
 8002cc2:	4856      	ldr	r0, [pc, #344]	@ (8002e1c <IMU_Update+0x244>)
 8002cc4:	f7ff feba 	bl	8002a3c <QuaternionToEulerDegrees>

    // 5) Estima vetor da gravidade no frame do sensor a partir do quaternion
    // vetor gravidade (g) no corpo = [2*(q1*q3 - q0*q2), 2*(q0*q1 + q2*q3), q0^2 - q1^2 - q2^2 + q3^2]
    float gX = 2.0f * (q1 * q3 - q0 * q2);
 8002cc8:	4b55      	ldr	r3, [pc, #340]	@ (8002e20 <IMU_Update+0x248>)
 8002cca:	ed93 7a00 	vldr	s14, [r3]
 8002cce:	4b55      	ldr	r3, [pc, #340]	@ (8002e24 <IMU_Update+0x24c>)
 8002cd0:	edd3 7a00 	vldr	s15, [r3]
 8002cd4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002cd8:	4b53      	ldr	r3, [pc, #332]	@ (8002e28 <IMU_Update+0x250>)
 8002cda:	edd3 6a00 	vldr	s13, [r3]
 8002cde:	4b53      	ldr	r3, [pc, #332]	@ (8002e2c <IMU_Update+0x254>)
 8002ce0:	edd3 7a00 	vldr	s15, [r3]
 8002ce4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ce8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cec:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002cf0:	edc7 7a08 	vstr	s15, [r7, #32]
    float gY = 2.0f * (q0 * q1 + q2 * q3);
 8002cf4:	4b4c      	ldr	r3, [pc, #304]	@ (8002e28 <IMU_Update+0x250>)
 8002cf6:	ed93 7a00 	vldr	s14, [r3]
 8002cfa:	4b49      	ldr	r3, [pc, #292]	@ (8002e20 <IMU_Update+0x248>)
 8002cfc:	edd3 7a00 	vldr	s15, [r3]
 8002d00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d04:	4b49      	ldr	r3, [pc, #292]	@ (8002e2c <IMU_Update+0x254>)
 8002d06:	edd3 6a00 	vldr	s13, [r3]
 8002d0a:	4b46      	ldr	r3, [pc, #280]	@ (8002e24 <IMU_Update+0x24c>)
 8002d0c:	edd3 7a00 	vldr	s15, [r3]
 8002d10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d18:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002d1c:	edc7 7a07 	vstr	s15, [r7, #28]
    float gZ = q0*q0 - q1*q1 - q2*q2 + q3*q3;
 8002d20:	4b41      	ldr	r3, [pc, #260]	@ (8002e28 <IMU_Update+0x250>)
 8002d22:	ed93 7a00 	vldr	s14, [r3]
 8002d26:	4b40      	ldr	r3, [pc, #256]	@ (8002e28 <IMU_Update+0x250>)
 8002d28:	edd3 7a00 	vldr	s15, [r3]
 8002d2c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d30:	4b3b      	ldr	r3, [pc, #236]	@ (8002e20 <IMU_Update+0x248>)
 8002d32:	edd3 6a00 	vldr	s13, [r3]
 8002d36:	4b3a      	ldr	r3, [pc, #232]	@ (8002e20 <IMU_Update+0x248>)
 8002d38:	edd3 7a00 	vldr	s15, [r3]
 8002d3c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d40:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d44:	4b39      	ldr	r3, [pc, #228]	@ (8002e2c <IMU_Update+0x254>)
 8002d46:	edd3 6a00 	vldr	s13, [r3]
 8002d4a:	4b38      	ldr	r3, [pc, #224]	@ (8002e2c <IMU_Update+0x254>)
 8002d4c:	edd3 7a00 	vldr	s15, [r3]
 8002d50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d54:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002d58:	4b32      	ldr	r3, [pc, #200]	@ (8002e24 <IMU_Update+0x24c>)
 8002d5a:	edd3 6a00 	vldr	s13, [r3]
 8002d5e:	4b31      	ldr	r3, [pc, #196]	@ (8002e24 <IMU_Update+0x24c>)
 8002d60:	edd3 7a00 	vldr	s15, [r3]
 8002d64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d6c:	edc7 7a06 	vstr	s15, [r7, #24]

    // 6) Acelerao linear (g) = medida (g) - gravidade (g)
    float linax_g = Ax_g - gX;
 8002d70:	4b21      	ldr	r3, [pc, #132]	@ (8002df8 <IMU_Update+0x220>)
 8002d72:	ed93 7a00 	vldr	s14, [r3]
 8002d76:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d7e:	edc7 7a05 	vstr	s15, [r7, #20]
    float linay_g = Ay_g - gY;
 8002d82:	4b1c      	ldr	r3, [pc, #112]	@ (8002df4 <IMU_Update+0x21c>)
 8002d84:	ed93 7a00 	vldr	s14, [r3]
 8002d88:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d8c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d90:	edc7 7a04 	vstr	s15, [r7, #16]
    float linaz_g = Az_g - gZ;
 8002d94:	4b16      	ldr	r3, [pc, #88]	@ (8002df0 <IMU_Update+0x218>)
 8002d96:	ed93 7a00 	vldr	s14, [r3]
 8002d9a:	edd7 7a06 	vldr	s15, [r7, #24]
 8002d9e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002da2:	edc7 7a03 	vstr	s15, [r7, #12]

    // 7) Converter para m/s
    linAx_ms2 = linax_g * G;
 8002da6:	edd7 7a05 	vldr	s15, [r7, #20]
 8002daa:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8002e30 <IMU_Update+0x258>
 8002dae:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002db2:	4b20      	ldr	r3, [pc, #128]	@ (8002e34 <IMU_Update+0x25c>)
 8002db4:	edc3 7a00 	vstr	s15, [r3]
    linAy_ms2 = linay_g * G;
 8002db8:	edd7 7a04 	vldr	s15, [r7, #16]
 8002dbc:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002e30 <IMU_Update+0x258>
 8002dc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dc4:	4b1c      	ldr	r3, [pc, #112]	@ (8002e38 <IMU_Update+0x260>)
 8002dc6:	edc3 7a00 	vstr	s15, [r3]
    linAz_ms2 = linaz_g * G;
 8002dca:	edd7 7a03 	vldr	s15, [r7, #12]
 8002dce:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8002e30 <IMU_Update+0x258>
 8002dd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dd6:	4b19      	ldr	r3, [pc, #100]	@ (8002e3c <IMU_Update+0x264>)
 8002dd8:	edc3 7a00 	vstr	s15, [r3]
}
 8002ddc:	bf00      	nop
 8002dde:	3730      	adds	r7, #48	@ 0x30
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}
 8002de4:	f3af 8000 	nop.w
 8002de8:	a2529d39 	.word	0xa2529d39
 8002dec:	3f91df46 	.word	0x3f91df46
 8002df0:	200066c0 	.word	0x200066c0
 8002df4:	200066bc 	.word	0x200066bc
 8002df8:	200066b8 	.word	0x200066b8
 8002dfc:	200066cc 	.word	0x200066cc
 8002e00:	200066c8 	.word	0x200066c8
 8002e04:	200066c4 	.word	0x200066c4
 8002e08:	200066ac 	.word	0x200066ac
 8002e0c:	200066b0 	.word	0x200066b0
 8002e10:	200066b4 	.word	0x200066b4
 8002e14:	200066e4 	.word	0x200066e4
 8002e18:	200066dc 	.word	0x200066dc
 8002e1c:	200066e0 	.word	0x200066e0
 8002e20:	200066a0 	.word	0x200066a0
 8002e24:	200066a8 	.word	0x200066a8
 8002e28:	20000004 	.word	0x20000004
 8002e2c:	200066a4 	.word	0x200066a4
 8002e30:	411ce80a 	.word	0x411ce80a
 8002e34:	200066d0 	.word	0x200066d0
 8002e38:	200066d4 	.word	0x200066d4
 8002e3c:	200066d8 	.word	0x200066d8

08002e40 <SD_disk_status>:
#include "diskio.h"
#include "sd_spi.h"
#include "ff_gen_drv.h"


DSTATUS SD_disk_status(BYTE drv) {
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8002e4a:	79fb      	ldrb	r3, [r7, #7]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d001      	beq.n	8002e54 <SD_disk_status+0x14>
        return STA_NOINIT;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e000      	b.n	8002e56 <SD_disk_status+0x16>
    return 0;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr

08002e62 <SD_disk_initialize>:

DSTATUS SD_disk_initialize(BYTE drv) {
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b082      	sub	sp, #8
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	4603      	mov	r3, r0
 8002e6a:	71fb      	strb	r3, [r7, #7]
    if (drv != 0)
 8002e6c:	79fb      	ldrb	r3, [r7, #7]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d001      	beq.n	8002e76 <SD_disk_initialize+0x14>
        return STA_NOINIT;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e007      	b.n	8002e86 <SD_disk_initialize+0x24>

    return (SD_SPI_Init() == SD_OK) ? 0 : STA_NOINIT;
 8002e76:	f000 fbe3 	bl	8003640 <SD_SPI_Init>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	bf14      	ite	ne
 8002e80:	2301      	movne	r3, #1
 8002e82:	2300      	moveq	r3, #0
 8002e84:	b2db      	uxtb	r3, r3
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
	...

08002e90 <SD_disk_read>:

DRESULT SD_disk_read(BYTE pdrv, BYTE *buff, DWORD sector, UINT count) {
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b084      	sub	sp, #16
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60b9      	str	r1, [r7, #8]
 8002e98:	607a      	str	r2, [r7, #4]
 8002e9a:	603b      	str	r3, [r7, #0]
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	73fb      	strb	r3, [r7, #15]
    if (pdrv != 0 || count == 0)
 8002ea0:	7bfb      	ldrb	r3, [r7, #15]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d102      	bne.n	8002eac <SD_disk_read+0x1c>
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d101      	bne.n	8002eb0 <SD_disk_read+0x20>
        return RES_PARERR;
 8002eac:	2304      	movs	r3, #4
 8002eae:	e010      	b.n	8002ed2 <SD_disk_read+0x42>
    if (!card_initialized) return RES_NOTRDY;
 8002eb0:	4b0a      	ldr	r3, [pc, #40]	@ (8002edc <SD_disk_read+0x4c>)
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d101      	bne.n	8002ebc <SD_disk_read+0x2c>
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e00a      	b.n	8002ed2 <SD_disk_read+0x42>
    return (SD_ReadBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8002ebc:	683a      	ldr	r2, [r7, #0]
 8002ebe:	6879      	ldr	r1, [r7, #4]
 8002ec0:	68b8      	ldr	r0, [r7, #8]
 8002ec2:	f000 fcaf 	bl	8003824 <SD_ReadBlocks>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	bf14      	ite	ne
 8002ecc:	2301      	movne	r3, #1
 8002ece:	2300      	moveq	r3, #0
 8002ed0:	b2db      	uxtb	r3, r3
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	20006921 	.word	0x20006921

08002ee0 <SD_disk_write>:

DRESULT SD_disk_write(BYTE pdrv,  BYTE *buff, DWORD sector, UINT count) {
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b084      	sub	sp, #16
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	60b9      	str	r1, [r7, #8]
 8002ee8:	607a      	str	r2, [r7, #4]
 8002eea:	603b      	str	r3, [r7, #0]
 8002eec:	4603      	mov	r3, r0
 8002eee:	73fb      	strb	r3, [r7, #15]
    if (pdrv || !count) return RES_PARERR;
 8002ef0:	7bfb      	ldrb	r3, [r7, #15]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d102      	bne.n	8002efc <SD_disk_write+0x1c>
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d101      	bne.n	8002f00 <SD_disk_write+0x20>
 8002efc:	2304      	movs	r3, #4
 8002efe:	e010      	b.n	8002f22 <SD_disk_write+0x42>
    if (!card_initialized) return RES_NOTRDY;
 8002f00:	4b0a      	ldr	r3, [pc, #40]	@ (8002f2c <SD_disk_write+0x4c>)
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d101      	bne.n	8002f0c <SD_disk_write+0x2c>
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e00a      	b.n	8002f22 <SD_disk_write+0x42>
    return (SD_WriteBlocks(buff, sector, count) == SD_OK) ? RES_OK : RES_ERROR;
 8002f0c:	683a      	ldr	r2, [r7, #0]
 8002f0e:	6879      	ldr	r1, [r7, #4]
 8002f10:	68b8      	ldr	r0, [r7, #8]
 8002f12:	f000 fd5b 	bl	80039cc <SD_WriteBlocks>
 8002f16:	4603      	mov	r3, r0
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	bf14      	ite	ne
 8002f1c:	2301      	movne	r3, #1
 8002f1e:	2300      	moveq	r3, #0
 8002f20:	b2db      	uxtb	r3, r3
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	3710      	adds	r7, #16
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bd80      	pop	{r7, pc}
 8002f2a:	bf00      	nop
 8002f2c:	20006921 	.word	0x20006921

08002f30 <SD_disk_ioctl>:

DRESULT SD_disk_ioctl(BYTE pdrv, BYTE cmd, void *buff) {
 8002f30:	b480      	push	{r7}
 8002f32:	b083      	sub	sp, #12
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	4603      	mov	r3, r0
 8002f38:	603a      	str	r2, [r7, #0]
 8002f3a:	71fb      	strb	r3, [r7, #7]
 8002f3c:	460b      	mov	r3, r1
 8002f3e:	71bb      	strb	r3, [r7, #6]
    if (pdrv != 0)
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <SD_disk_ioctl+0x1a>
        return RES_PARERR;
 8002f46:	2304      	movs	r3, #4
 8002f48:	e022      	b.n	8002f90 <SD_disk_ioctl+0x60>

    switch (cmd) {
 8002f4a:	79bb      	ldrb	r3, [r7, #6]
 8002f4c:	2b03      	cmp	r3, #3
 8002f4e:	d81e      	bhi.n	8002f8e <SD_disk_ioctl+0x5e>
 8002f50:	a201      	add	r2, pc, #4	@ (adr r2, 8002f58 <SD_disk_ioctl+0x28>)
 8002f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f56:	bf00      	nop
 8002f58:	08002f69 	.word	0x08002f69
 8002f5c:	08002f79 	.word	0x08002f79
 8002f60:	08002f6d 	.word	0x08002f6d
 8002f64:	08002f85 	.word	0x08002f85
    case CTRL_SYNC:
        return RES_OK;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	e011      	b.n	8002f90 <SD_disk_ioctl+0x60>
    case GET_SECTOR_SIZE:
        *(WORD *)buff = 512;
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f72:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8002f74:	2300      	movs	r3, #0
 8002f76:	e00b      	b.n	8002f90 <SD_disk_ioctl+0x60>
    case GET_SECTOR_COUNT:
        *(DWORD *)buff = 0x10000; // Example: 32MB SD card (65536 * 512)
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002f7e:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8002f80:	2300      	movs	r3, #0
 8002f82:	e005      	b.n	8002f90 <SD_disk_ioctl+0x60>
    case GET_BLOCK_SIZE:
        *(DWORD *)buff = 1;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2201      	movs	r2, #1
 8002f88:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	e000      	b.n	8002f90 <SD_disk_ioctl+0x60>
    default:
        return RES_PARERR;
 8002f8e:	2304      	movs	r3, #4
    }
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	370c      	adds	r7, #12
 8002f94:	46bd      	mov	sp, r7
 8002f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9a:	4770      	bx	lr

08002f9c <SDCyclicInit>:

char sd_path[4];
FATFS fs;

void SDCyclicInit(SDCyclic_t *sd)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b082      	sub	sp, #8
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
//	//res = f_mount(&USERFatFs, sd, 1);
//	if (res != FR_OK) {
//		printf("[SD] Mount failed (%d)\r\n", res);
//		return false;
//	    }
    sd_mount();
 8002fa4:	f000 f986 	bl	80032b4 <sd_mount>
    sd->head = 0;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002fae:	2200      	movs	r2, #0
 8002fb0:	801a      	strh	r2, [r3, #0]
    sd->tail = 0;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002fb8:	2200      	movs	r2, #0
 8002fba:	805a      	strh	r2, [r3, #2]
    sd->lineCount = 0;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	809a      	strh	r2, [r3, #4]
    sd->mounted = 1;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002fcc:	2201      	movs	r2, #1
 8002fce:	f883 2238 	strb.w	r2, [r3, #568]	@ 0x238

//    return true;

}
 8002fd2:	bf00      	nop
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}

08002fda <SDCyclicAddLine>:

void SDCyclicAddLine(SDCyclic_t *sd, const char *line)
{
 8002fda:	b580      	push	{r7, lr}
 8002fdc:	b084      	sub	sp, #16
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
 8002fe2:	6039      	str	r1, [r7, #0]
	sd->lineCount += 1;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002fea:	889b      	ldrh	r3, [r3, #4]
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	3301      	adds	r3, #1
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8002ff8:	809a      	strh	r2, [r3, #4]
    uint16_t len = strlen(line);
 8002ffa:	6838      	ldr	r0, [r7, #0]
 8002ffc:	f7fd f960 	bl	80002c0 <strlen>
 8003000:	4603      	mov	r3, r0
 8003002:	81bb      	strh	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++) {
 8003004:	2300      	movs	r3, #0
 8003006:	81fb      	strh	r3, [r7, #14]
 8003008:	e048      	b.n	800309c <SDCyclicAddLine+0xc2>
        sd->buffer[sd->head] = line[i];
 800300a:	89fb      	ldrh	r3, [r7, #14]
 800300c:	683a      	ldr	r2, [r7, #0]
 800300e:	4413      	add	r3, r2
 8003010:	687a      	ldr	r2, [r7, #4]
 8003012:	f502 4280 	add.w	r2, r2, #16384	@ 0x4000
 8003016:	8812      	ldrh	r2, [r2, #0]
 8003018:	b292      	uxth	r2, r2
 800301a:	7819      	ldrb	r1, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	5499      	strb	r1, [r3, r2]
        sd->head = (sd->head + 1) % SDCYCLIC_BUFFER_SIZE;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8003026:	881b      	ldrh	r3, [r3, #0]
 8003028:	b29b      	uxth	r3, r3
 800302a:	3301      	adds	r3, #1
 800302c:	425a      	negs	r2, r3
 800302e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8003032:	f3c2 020d 	ubfx	r2, r2, #0, #14
 8003036:	bf58      	it	pl
 8003038:	4253      	negpl	r3, r2
 800303a:	b29a      	uxth	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8003042:	801a      	strh	r2, [r3, #0]

        // sobrescreve se cheioS
        if (sd->head == sd->tail){
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800304a:	881b      	ldrh	r3, [r3, #0]
 800304c:	b29a      	uxth	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8003054:	885b      	ldrh	r3, [r3, #2]
 8003056:	b29b      	uxth	r3, r3
 8003058:	429a      	cmp	r2, r3
 800305a:	d11c      	bne.n	8003096 <SDCyclicAddLine+0xbc>
            sd->tail = (sd->tail + 1) % SDCYCLIC_BUFFER_SIZE;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8003062:	885b      	ldrh	r3, [r3, #2]
 8003064:	b29b      	uxth	r3, r3
 8003066:	3301      	adds	r3, #1
 8003068:	425a      	negs	r2, r3
 800306a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800306e:	f3c2 020d 	ubfx	r2, r2, #0, #14
 8003072:	bf58      	it	pl
 8003074:	4253      	negpl	r3, r2
 8003076:	b29a      	uxth	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800307e:	805a      	strh	r2, [r3, #2]
            sd->lineCount -= 1;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8003086:	889b      	ldrh	r3, [r3, #4]
 8003088:	b29b      	uxth	r3, r3
 800308a:	3b01      	subs	r3, #1
 800308c:	b29a      	uxth	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8003094:	809a      	strh	r2, [r3, #4]
    for (uint16_t i = 0; i < len; i++) {
 8003096:	89fb      	ldrh	r3, [r7, #14]
 8003098:	3301      	adds	r3, #1
 800309a:	81fb      	strh	r3, [r7, #14]
 800309c:	89fa      	ldrh	r2, [r7, #14]
 800309e:	89bb      	ldrh	r3, [r7, #12]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d3b2      	bcc.n	800300a <SDCyclicAddLine+0x30>
        }
    }
}
 80030a4:	bf00      	nop
 80030a6:	bf00      	nop
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <SDCyclicFlush>:

bool SDCyclicFlush(SDCyclic_t *sd, const char *filename)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	f5ad 7d50 	sub.w	sp, sp, #832	@ 0x340
 80030b6:	af00      	add	r7, sp, #0
 80030b8:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80030bc:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 80030c0:	6018      	str	r0, [r3, #0]
 80030c2:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80030c6:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 80030ca:	6019      	str	r1, [r3, #0]

    if (sd->head == sd->tail)
 80030cc:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80030d0:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80030da:	881b      	ldrh	r3, [r3, #0]
 80030dc:	b29a      	uxth	r2, r3
 80030de:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80030e2:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80030ec:	885b      	ldrh	r3, [r3, #2]
 80030ee:	b29b      	uxth	r3, r3
 80030f0:	429a      	cmp	r2, r3
 80030f2:	d101      	bne.n	80030f8 <SDCyclicFlush+0x48>
        return false; // nada a gravar
 80030f4:	2300      	movs	r3, #0
 80030f6:	e0a0      	b.n	800323a <SDCyclicFlush+0x18a>
    FIL file;
    UINT bw;
    char temp[SDCYCLIC_TEMP_SIZE];

    // Abre (ou cria) o arquivo
    res = f_open(&file, filename, FA_OPEN_APPEND | FA_WRITE);
 80030f8:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80030fc:	f5a3 7350 	sub.w	r3, r3, #832	@ 0x340
 8003100:	f507 7086 	add.w	r0, r7, #268	@ 0x10c
 8003104:	2232      	movs	r2, #50	@ 0x32
 8003106:	6819      	ldr	r1, [r3, #0]
 8003108:	f009 fcd8 	bl	800cabc <f_open>
 800310c:	4603      	mov	r3, r0
 800310e:	f887 333d 	strb.w	r3, [r7, #829]	@ 0x33d
    if (res != FR_OK) {
 8003112:	f897 333d 	ldrb.w	r3, [r7, #829]	@ 0x33d
 8003116:	2b00      	cmp	r3, #0
 8003118:	d067      	beq.n	80031ea <SDCyclicFlush+0x13a>
        printf("[SD] File open failed (%d)\r\n", res);
 800311a:	f897 333d 	ldrb.w	r3, [r7, #829]	@ 0x33d
 800311e:	4619      	mov	r1, r3
 8003120:	4848      	ldr	r0, [pc, #288]	@ (8003244 <SDCyclicFlush+0x194>)
 8003122:	f00b fc41 	bl	800e9a8 <iprintf>
        f_mount(NULL, "", 0);
 8003126:	2200      	movs	r2, #0
 8003128:	4947      	ldr	r1, [pc, #284]	@ (8003248 <SDCyclicFlush+0x198>)
 800312a:	2000      	movs	r0, #0
 800312c:	f009 fc80 	bl	800ca30 <f_mount>
        return false;
 8003130:	2300      	movs	r3, #0
 8003132:	e082      	b.n	800323a <SDCyclicFlush+0x18a>
    }

    // Escreve o buffer circular
    while (sd->tail != sd->head) {
        uint16_t count = 0;
 8003134:	2300      	movs	r3, #0
 8003136:	f8a7 333e 	strh.w	r3, [r7, #830]	@ 0x33e

        while (sd->tail != sd->head && count < sizeof(temp)) {
 800313a:	e034      	b.n	80031a6 <SDCyclicFlush+0xf6>
            temp[count++] = sd->buffer[sd->tail];
 800313c:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8003140:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800314a:	885b      	ldrh	r3, [r3, #2]
 800314c:	b29b      	uxth	r3, r3
 800314e:	4619      	mov	r1, r3
 8003150:	f8b7 333e 	ldrh.w	r3, [r7, #830]	@ 0x33e
 8003154:	1c5a      	adds	r2, r3, #1
 8003156:	f8a7 233e 	strh.w	r2, [r7, #830]	@ 0x33e
 800315a:	461a      	mov	r2, r3
 800315c:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8003160:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	5c59      	ldrb	r1, [r3, r1]
 8003168:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 800316c:	f5a3 734e 	sub.w	r3, r3, #824	@ 0x338
 8003170:	5499      	strb	r1, [r3, r2]
            sd->tail = (sd->tail + 1) % SDCYCLIC_BUFFER_SIZE;
 8003172:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8003176:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8003180:	885b      	ldrh	r3, [r3, #2]
 8003182:	b29b      	uxth	r3, r3
 8003184:	3301      	adds	r3, #1
 8003186:	425a      	negs	r2, r3
 8003188:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800318c:	f3c2 020d 	ubfx	r2, r2, #0, #14
 8003190:	bf58      	it	pl
 8003192:	4253      	negpl	r3, r2
 8003194:	b29a      	uxth	r2, r3
 8003196:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 800319a:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80031a4:	805a      	strh	r2, [r3, #2]
        while (sd->tail != sd->head && count < sizeof(temp)) {
 80031a6:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80031aa:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80031b4:	885b      	ldrh	r3, [r3, #2]
 80031b6:	b29a      	uxth	r2, r3
 80031b8:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80031bc:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80031c6:	881b      	ldrh	r3, [r3, #0]
 80031c8:	b29b      	uxth	r3, r3
 80031ca:	429a      	cmp	r2, r3
 80031cc:	d003      	beq.n	80031d6 <SDCyclicFlush+0x126>
 80031ce:	f8b7 333e 	ldrh.w	r3, [r7, #830]	@ 0x33e
 80031d2:	2bff      	cmp	r3, #255	@ 0xff
 80031d4:	d9b2      	bls.n	800313c <SDCyclicFlush+0x8c>
        }

        f_write(&file, temp, count, &bw);
 80031d6:	f8b7 233e 	ldrh.w	r2, [r7, #830]	@ 0x33e
 80031da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80031de:	f107 0108 	add.w	r1, r7, #8
 80031e2:	f507 7086 	add.w	r0, r7, #268	@ 0x10c
 80031e6:	f009 ff72 	bl	800d0ce <f_write>
    while (sd->tail != sd->head) {
 80031ea:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 80031ee:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80031f8:	885b      	ldrh	r3, [r3, #2]
 80031fa:	b29a      	uxth	r2, r3
 80031fc:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 8003200:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 800320a:	881b      	ldrh	r3, [r3, #0]
 800320c:	b29b      	uxth	r3, r3
 800320e:	429a      	cmp	r2, r3
 8003210:	d190      	bne.n	8003134 <SDCyclicFlush+0x84>
    }

    f_sync(&file);
 8003212:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8003216:	4618      	mov	r0, r3
 8003218:	f00a f8ce 	bl	800d3b8 <f_sync>
    f_close(&file);
 800321c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8003220:	4618      	mov	r0, r3
 8003222:	f00a f947 	bl	800d4b4 <f_close>
//    f_mount(NULL, "", 0);
//    printf("[SD] Flushed and unmounted.\r\n");
    sd->lineCount = 0;
 8003226:	f507 7350 	add.w	r3, r7, #832	@ 0x340
 800322a:	f5a3 734f 	sub.w	r3, r3, #828	@ 0x33c
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8003234:	2200      	movs	r2, #0
 8003236:	809a      	strh	r2, [r3, #4]

    return true;
 8003238:	2301      	movs	r3, #1
}
 800323a:	4618      	mov	r0, r3
 800323c:	f507 7750 	add.w	r7, r7, #832	@ 0x340
 8003240:	46bd      	mov	sp, r7
 8003242:	bd80      	pop	{r7, pc}
 8003244:	080130b8 	.word	0x080130b8
 8003248:	080130d8 	.word	0x080130d8

0800324c <sd_get_space_kb>:
//		printf("Format failed: f_mkfs returned %d\r\n", res);
//	}
//		return res;
//}

int sd_get_space_kb(void) {
 800324c:	b580      	push	{r7, lr}
 800324e:	b088      	sub	sp, #32
 8003250:	af00      	add	r7, sp, #0
	FATFS *pfs;
	DWORD fre_clust, tot_sect, fre_sect, total_kb, free_kb;
	FRESULT res = f_getfree(sd_path, &fre_clust, &pfs);
 8003252:	f107 0208 	add.w	r2, r7, #8
 8003256:	1d3b      	adds	r3, r7, #4
 8003258:	4619      	mov	r1, r3
 800325a:	4814      	ldr	r0, [pc, #80]	@ (80032ac <sd_get_space_kb+0x60>)
 800325c:	f00a f954 	bl	800d508 <f_getfree>
 8003260:	4603      	mov	r3, r0
 8003262:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 8003264:	7ffb      	ldrb	r3, [r7, #31]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <sd_get_space_kb+0x22>
 800326a:	7ffb      	ldrb	r3, [r7, #31]
 800326c:	e01a      	b.n	80032a4 <sd_get_space_kb+0x58>

	tot_sect = (pfs->n_fatent - 2) * pfs->csize;
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	3b02      	subs	r3, #2
 8003274:	68ba      	ldr	r2, [r7, #8]
 8003276:	8952      	ldrh	r2, [r2, #10]
 8003278:	fb02 f303 	mul.w	r3, r2, r3
 800327c:	61bb      	str	r3, [r7, #24]
	fre_sect = fre_clust * pfs->csize;
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	895b      	ldrh	r3, [r3, #10]
 8003282:	461a      	mov	r2, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	fb02 f303 	mul.w	r3, r2, r3
 800328a:	617b      	str	r3, [r7, #20]
	total_kb = tot_sect / 2;
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	085b      	lsrs	r3, r3, #1
 8003290:	613b      	str	r3, [r7, #16]
	free_kb = fre_sect / 2;
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	085b      	lsrs	r3, r3, #1
 8003296:	60fb      	str	r3, [r7, #12]
	printf(" Total: %lu KB, Free: %lu KB\r\n", total_kb, free_kb);
 8003298:	68fa      	ldr	r2, [r7, #12]
 800329a:	6939      	ldr	r1, [r7, #16]
 800329c:	4804      	ldr	r0, [pc, #16]	@ (80032b0 <sd_get_space_kb+0x64>)
 800329e:	f00b fb83 	bl	800e9a8 <iprintf>
	return FR_OK;
 80032a2:	2300      	movs	r3, #0
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3720      	adds	r7, #32
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	200066e8 	.word	0x200066e8
 80032b0:	080130dc 	.word	0x080130dc

080032b4 <sd_mount>:

int sd_mount(void) {
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
	FRESULT res;
	extern uint8_t sd_is_sdhc(void);

	printf("Linking SD driver...\r\n");
 80032ba:	4829      	ldr	r0, [pc, #164]	@ (8003360 <sd_mount+0xac>)
 80032bc:	f00b fbdc 	bl	800ea78 <puts>
	if (FATFS_LinkDriver(&SD_Driver, sd_path) != 0) {
 80032c0:	4928      	ldr	r1, [pc, #160]	@ (8003364 <sd_mount+0xb0>)
 80032c2:	4829      	ldr	r0, [pc, #164]	@ (8003368 <sd_mount+0xb4>)
 80032c4:	f00a fa22 	bl	800d70c <FATFS_LinkDriver>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d004      	beq.n	80032d8 <sd_mount+0x24>
		printf("FATFS_LinkDriver failed\n");
 80032ce:	4827      	ldr	r0, [pc, #156]	@ (800336c <sd_mount+0xb8>)
 80032d0:	f00b fbd2 	bl	800ea78 <puts>
		return FR_DISK_ERR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e03f      	b.n	8003358 <sd_mount+0xa4>
	}

	printf("Initializing disk...\r\n");
 80032d8:	4825      	ldr	r0, [pc, #148]	@ (8003370 <sd_mount+0xbc>)
 80032da:	f00b fbcd 	bl	800ea78 <puts>
	DSTATUS stat = disk_initialize(0);
 80032de:	2000      	movs	r0, #0
 80032e0:	f007 faa6 	bl	800a830 <disk_initialize>
 80032e4:	4603      	mov	r3, r0
 80032e6:	71fb      	strb	r3, [r7, #7]
	if (stat != 0) {
 80032e8:	79fb      	ldrb	r3, [r7, #7]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d00c      	beq.n	8003308 <sd_mount+0x54>
		printf("disk_initialize failed: 0x%02X\n", stat);
 80032ee:	79fb      	ldrb	r3, [r7, #7]
 80032f0:	4619      	mov	r1, r3
 80032f2:	4820      	ldr	r0, [pc, #128]	@ (8003374 <sd_mount+0xc0>)
 80032f4:	f00b fb58 	bl	800e9a8 <iprintf>
		printf("FR_NOT_READY\tTry Hard Reset or Check Connection/Power\r\n");
 80032f8:	481f      	ldr	r0, [pc, #124]	@ (8003378 <sd_mount+0xc4>)
 80032fa:	f00b fbbd 	bl	800ea78 <puts>
		printf("Make sure \"MX_FATFS_Init\" is not being called in the main function\n"\
 80032fe:	481f      	ldr	r0, [pc, #124]	@ (800337c <sd_mount+0xc8>)
 8003300:	f00b fbba 	bl	800ea78 <puts>
				"You need to disable its call in CubeMX->Project Manager->Advance Settings->Uncheck Generate code for MX_FATFS_Init\r\n");
		return FR_NOT_READY;
 8003304:	2303      	movs	r3, #3
 8003306:	e027      	b.n	8003358 <sd_mount+0xa4>
	}

	printf("Attempting mount at %s...\r\n", sd_path);
 8003308:	4916      	ldr	r1, [pc, #88]	@ (8003364 <sd_mount+0xb0>)
 800330a:	481d      	ldr	r0, [pc, #116]	@ (8003380 <sd_mount+0xcc>)
 800330c:	f00b fb4c 	bl	800e9a8 <iprintf>
	res = f_mount(&fs, sd_path, 1);
 8003310:	2201      	movs	r2, #1
 8003312:	4914      	ldr	r1, [pc, #80]	@ (8003364 <sd_mount+0xb0>)
 8003314:	481b      	ldr	r0, [pc, #108]	@ (8003384 <sd_mount+0xd0>)
 8003316:	f009 fb8b 	bl	800ca30 <f_mount>
 800331a:	4603      	mov	r3, r0
 800331c:	71bb      	strb	r3, [r7, #6]
	if (res == FR_OK)
 800331e:	79bb      	ldrb	r3, [r7, #6]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d113      	bne.n	800334c <sd_mount+0x98>
	{
		printf("SD card mounted successfully at %s\r\n", sd_path);
 8003324:	490f      	ldr	r1, [pc, #60]	@ (8003364 <sd_mount+0xb0>)
 8003326:	4818      	ldr	r0, [pc, #96]	@ (8003388 <sd_mount+0xd4>)
 8003328:	f00b fb3e 	bl	800e9a8 <iprintf>
		printf("Card Type: %s\r\n", sd_is_sdhc() ? "SDHC/SDXC" : "SDSC");
 800332c:	f000 f97c 	bl	8003628 <sd_is_sdhc>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <sd_mount+0x86>
 8003336:	4b15      	ldr	r3, [pc, #84]	@ (800338c <sd_mount+0xd8>)
 8003338:	e000      	b.n	800333c <sd_mount+0x88>
 800333a:	4b15      	ldr	r3, [pc, #84]	@ (8003390 <sd_mount+0xdc>)
 800333c:	4619      	mov	r1, r3
 800333e:	4815      	ldr	r0, [pc, #84]	@ (8003394 <sd_mount+0xe0>)
 8003340:	f00b fb32 	bl	800e9a8 <iprintf>

		// Capacity and free space reporting
		sd_get_space_kb();
 8003344:	f7ff ff82 	bl	800324c <sd_get_space_kb>
		return FR_OK;
 8003348:	2300      	movs	r3, #0
 800334a:	e005      	b.n	8003358 <sd_mount+0xa4>
//		}
//		return res;
//	}

	// Any other mount error
	printf("Mount failed with code: %d\r\n", res);
 800334c:	79bb      	ldrb	r3, [r7, #6]
 800334e:	4619      	mov	r1, r3
 8003350:	4811      	ldr	r0, [pc, #68]	@ (8003398 <sd_mount+0xe4>)
 8003352:	f00b fb29 	bl	800e9a8 <iprintf>
	return res;
 8003356:	79bb      	ldrb	r3, [r7, #6]
}
 8003358:	4618      	mov	r0, r3
 800335a:	3708      	adds	r7, #8
 800335c:	46bd      	mov	sp, r7
 800335e:	bd80      	pop	{r7, pc}
 8003360:	08013100 	.word	0x08013100
 8003364:	200066e8 	.word	0x200066e8
 8003368:	08013538 	.word	0x08013538
 800336c:	08013118 	.word	0x08013118
 8003370:	08013130 	.word	0x08013130
 8003374:	08013148 	.word	0x08013148
 8003378:	08013168 	.word	0x08013168
 800337c:	080131a0 	.word	0x080131a0
 8003380:	08013258 	.word	0x08013258
 8003384:	200066ec 	.word	0x200066ec
 8003388:	08013274 	.word	0x08013274
 800338c:	0801329c 	.word	0x0801329c
 8003390:	080132a8 	.word	0x080132a8
 8003394:	080132b0 	.word	0x080132b0
 8003398:	080132c0 	.word	0x080132c0

0800339c <sd_send_file_over_uart>:
	sd_list_directory_recursive(sd_path, 0);
	printf("\r\n\r\n");
}

FRESULT sd_send_file_over_uart(const char *filename, UART_HandleTypeDef *huart)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	f5ad 7d60 	sub.w	sp, sp, #896	@ 0x380
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80033a8:	f5a3 735f 	sub.w	r3, r3, #892	@ 0x37c
 80033ac:	6018      	str	r0, [r3, #0]
 80033ae:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80033b2:	f5a3 7360 	sub.w	r3, r3, #896	@ 0x380
 80033b6:	6019      	str	r1, [r3, #0]
    FRESULT res;
    UINT br;
    char buffer[256];   // bloco de leitura

    // Abre arquivo para leitura
    res = f_open(&file, filename, FA_READ);
 80033b8:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 80033bc:	f5a3 735f 	sub.w	r3, r3, #892	@ 0x37c
 80033c0:	f507 70a6 	add.w	r0, r7, #332	@ 0x14c
 80033c4:	2201      	movs	r2, #1
 80033c6:	6819      	ldr	r1, [r3, #0]
 80033c8:	f009 fb78 	bl	800cabc <f_open>
 80033cc:	4603      	mov	r3, r0
 80033ce:	f887 337f 	strb.w	r3, [r7, #895]	@ 0x37f
    if (res != FR_OK)
 80033d2:	f897 337f 	ldrb.w	r3, [r7, #895]	@ 0x37f
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d01f      	beq.n	800341a <sd_send_file_over_uart+0x7e>
    {
        char msg[64];
        sprintf(msg, "[SD] Failed to open %s (%d)\r\n", filename, res);
 80033da:	f897 337f 	ldrb.w	r3, [r7, #895]	@ 0x37f
 80033de:	f507 7260 	add.w	r2, r7, #896	@ 0x380
 80033e2:	f5a2 725f 	sub.w	r2, r2, #892	@ 0x37c
 80033e6:	f107 0008 	add.w	r0, r7, #8
 80033ea:	6812      	ldr	r2, [r2, #0]
 80033ec:	4930      	ldr	r1, [pc, #192]	@ (80034b0 <sd_send_file_over_uart+0x114>)
 80033ee:	f00b fb81 	bl	800eaf4 <siprintf>
        HAL_UART_Transmit(huart, (uint8_t*)msg, strlen(msg), 100);
 80033f2:	f107 0308 	add.w	r3, r7, #8
 80033f6:	4618      	mov	r0, r3
 80033f8:	f7fc ff62 	bl	80002c0 <strlen>
 80033fc:	4603      	mov	r3, r0
 80033fe:	b29a      	uxth	r2, r3
 8003400:	f107 0108 	add.w	r1, r7, #8
 8003404:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8003408:	f5a3 7060 	sub.w	r0, r3, #896	@ 0x380
 800340c:	2364      	movs	r3, #100	@ 0x64
 800340e:	6800      	ldr	r0, [r0, #0]
 8003410:	f004 febc 	bl	800818c <HAL_UART_Transmit>
        return res;
 8003414:	f897 337f 	ldrb.w	r3, [r7, #895]	@ 0x37f
 8003418:	e044      	b.n	80034a4 <sd_send_file_over_uart+0x108>
    }

    // L at EOF
    while (1)
    {
        res = f_read(&file, buffer, sizeof(buffer)-1, &br);
 800341a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800341e:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8003422:	f507 70a6 	add.w	r0, r7, #332	@ 0x14c
 8003426:	22ff      	movs	r2, #255	@ 0xff
 8003428:	f009 fd12 	bl	800ce50 <f_read>
 800342c:	4603      	mov	r3, r0
 800342e:	f887 337f 	strb.w	r3, [r7, #895]	@ 0x37f
        if (res != FR_OK)
 8003432:	f897 337f 	ldrb.w	r3, [r7, #895]	@ 0x37f
 8003436:	2b00      	cmp	r3, #0
 8003438:	d00a      	beq.n	8003450 <sd_send_file_over_uart+0xb4>
        {
            HAL_UART_Transmit(huart, (uint8_t*)"Read error\r\n", 12, 100);
 800343a:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 800343e:	f5a3 7060 	sub.w	r0, r3, #896	@ 0x380
 8003442:	2364      	movs	r3, #100	@ 0x64
 8003444:	220c      	movs	r2, #12
 8003446:	491b      	ldr	r1, [pc, #108]	@ (80034b4 <sd_send_file_over_uart+0x118>)
 8003448:	6800      	ldr	r0, [r0, #0]
 800344a:	f004 fe9f 	bl	800818c <HAL_UART_Transmit>
            break;
 800344e:	e023      	b.n	8003498 <sd_send_file_over_uart+0xfc>
        }

        if (br == 0) break;     // EOF
 8003450:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8003454:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d01b      	beq.n	8003496 <sd_send_file_over_uart+0xfa>

        buffer[br] = '\0';      // garante string vlida
 800345e:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8003462:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f507 7260 	add.w	r2, r7, #896	@ 0x380
 800346c:	f5a2 724e 	sub.w	r2, r2, #824	@ 0x338
 8003470:	2100      	movs	r1, #0
 8003472:	54d1      	strb	r1, [r2, r3]

        HAL_UART_Transmit(huart, (uint8_t*)buffer, br, 100);
 8003474:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8003478:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	b29a      	uxth	r2, r3
 8003480:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8003484:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8003488:	f5a3 7060 	sub.w	r0, r3, #896	@ 0x380
 800348c:	2364      	movs	r3, #100	@ 0x64
 800348e:	6800      	ldr	r0, [r0, #0]
 8003490:	f004 fe7c 	bl	800818c <HAL_UART_Transmit>
        res = f_read(&file, buffer, sizeof(buffer)-1, &br);
 8003494:	e7c1      	b.n	800341a <sd_send_file_over_uart+0x7e>
        if (br == 0) break;     // EOF
 8003496:	bf00      	nop
    }

    f_close(&file);
 8003498:	f507 73a6 	add.w	r3, r7, #332	@ 0x14c
 800349c:	4618      	mov	r0, r3
 800349e:	f00a f809 	bl	800d4b4 <f_close>
    return FR_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	f507 7760 	add.w	r7, r7, #896	@ 0x380
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	080134b4 	.word	0x080134b4
 80034b4:	080134d4 	.word	0x080134d4

080034b8 <SD_TransmitByte>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) {
	if (hspi == &hspi1) dma_rx_done = 1;
}
#endif

static void SD_TransmitByte(uint8_t data) {
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	4603      	mov	r3, r0
 80034c0:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&SD_SPI_HANDLE, &data, 1, HAL_MAX_DELAY);
 80034c2:	1df9      	adds	r1, r7, #7
 80034c4:	f04f 33ff 	mov.w	r3, #4294967295
 80034c8:	2201      	movs	r2, #1
 80034ca:	4803      	ldr	r0, [pc, #12]	@ (80034d8 <SD_TransmitByte+0x20>)
 80034cc:	f003 fd3d 	bl	8006f4a <HAL_SPI_Transmit>
}
 80034d0:	bf00      	nop
 80034d2:	3708      	adds	r7, #8
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	20006924 	.word	0x20006924

080034dc <SD_ReceiveByte>:

static uint8_t SD_ReceiveByte(void) {
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af02      	add	r7, sp, #8
    uint8_t dummy = 0xFF, data = 0;
 80034e2:	23ff      	movs	r3, #255	@ 0xff
 80034e4:	71fb      	strb	r3, [r7, #7]
 80034e6:	2300      	movs	r3, #0
 80034e8:	71bb      	strb	r3, [r7, #6]
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dummy, &data, 1, HAL_MAX_DELAY);
 80034ea:	1dba      	adds	r2, r7, #6
 80034ec:	1df9      	adds	r1, r7, #7
 80034ee:	f04f 33ff 	mov.w	r3, #4294967295
 80034f2:	9300      	str	r3, [sp, #0]
 80034f4:	2301      	movs	r3, #1
 80034f6:	4804      	ldr	r0, [pc, #16]	@ (8003508 <SD_ReceiveByte+0x2c>)
 80034f8:	f003 fe9d 	bl	8007236 <HAL_SPI_TransmitReceive>
    return data;
 80034fc:	79bb      	ldrb	r3, [r7, #6]
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	20006924 	.word	0x20006924

0800350c <SD_TransmitBuffer>:

static void SD_TransmitBuffer(const uint8_t *buffer, uint16_t len) {
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
 8003514:	460b      	mov	r3, r1
 8003516:	807b      	strh	r3, [r7, #2]
#if USE_DMA
    dma_tx_done = 0;
    HAL_SPI_Transmit_DMA(&SD_SPI_HANDLE, (uint8_t *)buffer, len);
    while (!dma_tx_done);
#else
    HAL_SPI_Transmit(&SD_SPI_HANDLE, (uint8_t *)buffer, len, HAL_MAX_DELAY);
 8003518:	887a      	ldrh	r2, [r7, #2]
 800351a:	f04f 33ff 	mov.w	r3, #4294967295
 800351e:	6879      	ldr	r1, [r7, #4]
 8003520:	4803      	ldr	r0, [pc, #12]	@ (8003530 <SD_TransmitBuffer+0x24>)
 8003522:	f003 fd12 	bl	8006f4a <HAL_SPI_Transmit>
#endif
}
 8003526:	bf00      	nop
 8003528:	3708      	adds	r7, #8
 800352a:	46bd      	mov	sp, r7
 800352c:	bd80      	pop	{r7, pc}
 800352e:	bf00      	nop
 8003530:	20006924 	.word	0x20006924

08003534 <SD_ReceiveBuffer>:

static void SD_ReceiveBuffer(uint8_t *buffer, uint16_t len) {
 8003534:	b590      	push	{r4, r7, lr}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	460b      	mov	r3, r1
 800353e:	807b      	strh	r3, [r7, #2]
    for (int i = 0; i < len; i++) tx_dummy[i] = 0xFF;  // Fill with 0xFF
    dma_rx_done = 0;
    HAL_SPI_TransmitReceive_DMA(&hspi1, tx_dummy, buffer, len);
    while (!dma_rx_done);
#else
    for (uint16_t i = 0; i < len; i++) {
 8003540:	2300      	movs	r3, #0
 8003542:	81fb      	strh	r3, [r7, #14]
 8003544:	e009      	b.n	800355a <SD_ReceiveBuffer+0x26>
        buffer[i] = SD_ReceiveByte();
 8003546:	89fb      	ldrh	r3, [r7, #14]
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	18d4      	adds	r4, r2, r3
 800354c:	f7ff ffc6 	bl	80034dc <SD_ReceiveByte>
 8003550:	4603      	mov	r3, r0
 8003552:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 8003554:	89fb      	ldrh	r3, [r7, #14]
 8003556:	3301      	adds	r3, #1
 8003558:	81fb      	strh	r3, [r7, #14]
 800355a:	89fa      	ldrh	r2, [r7, #14]
 800355c:	887b      	ldrh	r3, [r7, #2]
 800355e:	429a      	cmp	r2, r3
 8003560:	d3f1      	bcc.n	8003546 <SD_ReceiveBuffer+0x12>
    }
#endif
}
 8003562:	bf00      	nop
 8003564:	bf00      	nop
 8003566:	3714      	adds	r7, #20
 8003568:	46bd      	mov	sp, r7
 800356a:	bd90      	pop	{r4, r7, pc}

0800356c <SD_WaitReady>:

static SD_Status SD_WaitReady(void) {
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
    uint32_t timeout = HAL_GetTick() + 500;
 8003572:	f001 f903 	bl	800477c <HAL_GetTick>
 8003576:	4603      	mov	r3, r0
 8003578:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800357c:	607b      	str	r3, [r7, #4]
    uint8_t resp;
    do {
        resp = SD_ReceiveByte();
 800357e:	f7ff ffad 	bl	80034dc <SD_ReceiveByte>
 8003582:	4603      	mov	r3, r0
 8003584:	70fb      	strb	r3, [r7, #3]
        if (resp == 0xFF) return SD_OK;
 8003586:	78fb      	ldrb	r3, [r7, #3]
 8003588:	2bff      	cmp	r3, #255	@ 0xff
 800358a:	d101      	bne.n	8003590 <SD_WaitReady+0x24>
 800358c:	2300      	movs	r3, #0
 800358e:	e006      	b.n	800359e <SD_WaitReady+0x32>
    } while (HAL_GetTick() < timeout);
 8003590:	f001 f8f4 	bl	800477c <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4293      	cmp	r3, r2
 800359a:	d8f0      	bhi.n	800357e <SD_WaitReady+0x12>
    return SD_ERROR;
 800359c:	2301      	movs	r3, #1
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <SD_SendCommand>:

static uint8_t SD_SendCommand(uint8_t cmd, uint32_t arg, uint8_t crc) {
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b084      	sub	sp, #16
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	4603      	mov	r3, r0
 80035ae:	6039      	str	r1, [r7, #0]
 80035b0:	71fb      	strb	r3, [r7, #7]
 80035b2:	4613      	mov	r3, r2
 80035b4:	71bb      	strb	r3, [r7, #6]
    uint8_t response, retry = 0xFF;
 80035b6:	23ff      	movs	r3, #255	@ 0xff
 80035b8:	73fb      	strb	r3, [r7, #15]

    SD_WaitReady();
 80035ba:	f7ff ffd7 	bl	800356c <SD_WaitReady>
    SD_TransmitByte(0x40 | cmd);
 80035be:	79fb      	ldrb	r3, [r7, #7]
 80035c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	4618      	mov	r0, r3
 80035c8:	f7ff ff76 	bl	80034b8 <SD_TransmitByte>
    SD_TransmitByte(arg >> 24);
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	0e1b      	lsrs	r3, r3, #24
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	4618      	mov	r0, r3
 80035d4:	f7ff ff70 	bl	80034b8 <SD_TransmitByte>
    SD_TransmitByte(arg >> 16);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	0c1b      	lsrs	r3, r3, #16
 80035dc:	b2db      	uxtb	r3, r3
 80035de:	4618      	mov	r0, r3
 80035e0:	f7ff ff6a 	bl	80034b8 <SD_TransmitByte>
    SD_TransmitByte(arg >> 8);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	0a1b      	lsrs	r3, r3, #8
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	4618      	mov	r0, r3
 80035ec:	f7ff ff64 	bl	80034b8 <SD_TransmitByte>
    SD_TransmitByte(arg);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff ff5f 	bl	80034b8 <SD_TransmitByte>
    SD_TransmitByte(crc);
 80035fa:	79bb      	ldrb	r3, [r7, #6]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff ff5b 	bl	80034b8 <SD_TransmitByte>

    do {
        response = SD_ReceiveByte();
 8003602:	f7ff ff6b 	bl	80034dc <SD_ReceiveByte>
 8003606:	4603      	mov	r3, r0
 8003608:	73bb      	strb	r3, [r7, #14]
    } while ((response & 0x80) && --retry);
 800360a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800360e:	2b00      	cmp	r3, #0
 8003610:	da05      	bge.n	800361e <SD_SendCommand+0x78>
 8003612:	7bfb      	ldrb	r3, [r7, #15]
 8003614:	3b01      	subs	r3, #1
 8003616:	73fb      	strb	r3, [r7, #15]
 8003618:	7bfb      	ldrb	r3, [r7, #15]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d1f1      	bne.n	8003602 <SD_SendCommand+0x5c>

    return response;
 800361e:	7bbb      	ldrb	r3, [r7, #14]
}
 8003620:	4618      	mov	r0, r3
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <sd_is_sdhc>:

static uint8_t sdhc = 0;
uint8_t sd_is_sdhc(void) {
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0
    return sdhc;
 800362c:	4b03      	ldr	r3, [pc, #12]	@ (800363c <sd_is_sdhc+0x14>)
 800362e:	781b      	ldrb	r3, [r3, #0]
}
 8003630:	4618      	mov	r0, r3
 8003632:	46bd      	mov	sp, r7
 8003634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	20006920 	.word	0x20006920

08003640 <SD_SPI_Init>:
uint8_t card_initialized = 0;

SD_Status SD_SPI_Init(void) {
 8003640:	b590      	push	{r4, r7, lr}
 8003642:	b085      	sub	sp, #20
 8003644:	af00      	add	r7, sp, #0
    uint8_t i, response;
    uint8_t r7[4];
    uint32_t retry;

    SD_CS_HIGH();
 8003646:	2201      	movs	r2, #1
 8003648:	2102      	movs	r1, #2
 800364a:	4873      	ldr	r0, [pc, #460]	@ (8003818 <SD_SPI_Init+0x1d8>)
 800364c:	f001 fc48 	bl	8004ee0 <HAL_GPIO_WritePin>
    for (i = 0; i < 10; i++) SD_TransmitByte(0xFF);
 8003650:	2300      	movs	r3, #0
 8003652:	73fb      	strb	r3, [r7, #15]
 8003654:	e005      	b.n	8003662 <SD_SPI_Init+0x22>
 8003656:	20ff      	movs	r0, #255	@ 0xff
 8003658:	f7ff ff2e 	bl	80034b8 <SD_TransmitByte>
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	3301      	adds	r3, #1
 8003660:	73fb      	strb	r3, [r7, #15]
 8003662:	7bfb      	ldrb	r3, [r7, #15]
 8003664:	2b09      	cmp	r3, #9
 8003666:	d9f6      	bls.n	8003656 <SD_SPI_Init+0x16>

    SD_CS_LOW();
 8003668:	2200      	movs	r2, #0
 800366a:	2102      	movs	r1, #2
 800366c:	486a      	ldr	r0, [pc, #424]	@ (8003818 <SD_SPI_Init+0x1d8>)
 800366e:	f001 fc37 	bl	8004ee0 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD0, 0, 0x95);
 8003672:	2295      	movs	r2, #149	@ 0x95
 8003674:	2100      	movs	r1, #0
 8003676:	2000      	movs	r0, #0
 8003678:	f7ff ff95 	bl	80035a6 <SD_SendCommand>
 800367c:	4603      	mov	r3, r0
 800367e:	73bb      	strb	r3, [r7, #14]
    SD_CS_HIGH();
 8003680:	2201      	movs	r2, #1
 8003682:	2102      	movs	r1, #2
 8003684:	4864      	ldr	r0, [pc, #400]	@ (8003818 <SD_SPI_Init+0x1d8>)
 8003686:	f001 fc2b 	bl	8004ee0 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 800368a:	20ff      	movs	r0, #255	@ 0xff
 800368c:	f7ff ff14 	bl	80034b8 <SD_TransmitByte>
    if (response != 0x01) return SD_ERROR;
 8003690:	7bbb      	ldrb	r3, [r7, #14]
 8003692:	2b01      	cmp	r3, #1
 8003694:	d001      	beq.n	800369a <SD_SPI_Init+0x5a>
 8003696:	2301      	movs	r3, #1
 8003698:	e0ba      	b.n	8003810 <SD_SPI_Init+0x1d0>

    SD_CS_LOW();
 800369a:	2200      	movs	r2, #0
 800369c:	2102      	movs	r1, #2
 800369e:	485e      	ldr	r0, [pc, #376]	@ (8003818 <SD_SPI_Init+0x1d8>)
 80036a0:	f001 fc1e 	bl	8004ee0 <HAL_GPIO_WritePin>
    response = SD_SendCommand(CMD8, 0x000001AA, 0x87);
 80036a4:	2287      	movs	r2, #135	@ 0x87
 80036a6:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 80036aa:	2008      	movs	r0, #8
 80036ac:	f7ff ff7b 	bl	80035a6 <SD_SendCommand>
 80036b0:	4603      	mov	r3, r0
 80036b2:	73bb      	strb	r3, [r7, #14]
    for (i = 0; i < 4; i++) r7[i] = SD_ReceiveByte();
 80036b4:	2300      	movs	r3, #0
 80036b6:	73fb      	strb	r3, [r7, #15]
 80036b8:	e00c      	b.n	80036d4 <SD_SPI_Init+0x94>
 80036ba:	7bfc      	ldrb	r4, [r7, #15]
 80036bc:	f7ff ff0e 	bl	80034dc <SD_ReceiveByte>
 80036c0:	4603      	mov	r3, r0
 80036c2:	461a      	mov	r2, r3
 80036c4:	f104 0310 	add.w	r3, r4, #16
 80036c8:	443b      	add	r3, r7
 80036ca:	f803 2c0c 	strb.w	r2, [r3, #-12]
 80036ce:	7bfb      	ldrb	r3, [r7, #15]
 80036d0:	3301      	adds	r3, #1
 80036d2:	73fb      	strb	r3, [r7, #15]
 80036d4:	7bfb      	ldrb	r3, [r7, #15]
 80036d6:	2b03      	cmp	r3, #3
 80036d8:	d9ef      	bls.n	80036ba <SD_SPI_Init+0x7a>
    SD_CS_HIGH();
 80036da:	2201      	movs	r2, #1
 80036dc:	2102      	movs	r1, #2
 80036de:	484e      	ldr	r0, [pc, #312]	@ (8003818 <SD_SPI_Init+0x1d8>)
 80036e0:	f001 fbfe 	bl	8004ee0 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 80036e4:	20ff      	movs	r0, #255	@ 0xff
 80036e6:	f7ff fee7 	bl	80034b8 <SD_TransmitByte>

    sdhc = 0;
 80036ea:	4b4c      	ldr	r3, [pc, #304]	@ (800381c <SD_SPI_Init+0x1dc>)
 80036ec:	2200      	movs	r2, #0
 80036ee:	701a      	strb	r2, [r3, #0]
    retry = HAL_GetTick() + 1000;
 80036f0:	f001 f844 	bl	800477c <HAL_GetTick>
 80036f4:	4603      	mov	r3, r0
 80036f6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80036fa:	60bb      	str	r3, [r7, #8]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 80036fc:	7bbb      	ldrb	r3, [r7, #14]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d15a      	bne.n	80037b8 <SD_SPI_Init+0x178>
 8003702:	79bb      	ldrb	r3, [r7, #6]
 8003704:	2b01      	cmp	r3, #1
 8003706:	d157      	bne.n	80037b8 <SD_SPI_Init+0x178>
 8003708:	79fb      	ldrb	r3, [r7, #7]
 800370a:	2baa      	cmp	r3, #170	@ 0xaa
 800370c:	d154      	bne.n	80037b8 <SD_SPI_Init+0x178>
        do {
            SD_CS_LOW();
 800370e:	2200      	movs	r2, #0
 8003710:	2102      	movs	r1, #2
 8003712:	4841      	ldr	r0, [pc, #260]	@ (8003818 <SD_SPI_Init+0x1d8>)
 8003714:	f001 fbe4 	bl	8004ee0 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 8003718:	22ff      	movs	r2, #255	@ 0xff
 800371a:	2100      	movs	r1, #0
 800371c:	2037      	movs	r0, #55	@ 0x37
 800371e:	f7ff ff42 	bl	80035a6 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0x40000000, 0xFF);
 8003722:	22ff      	movs	r2, #255	@ 0xff
 8003724:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8003728:	2029      	movs	r0, #41	@ 0x29
 800372a:	f7ff ff3c 	bl	80035a6 <SD_SendCommand>
 800372e:	4603      	mov	r3, r0
 8003730:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 8003732:	2201      	movs	r2, #1
 8003734:	2102      	movs	r1, #2
 8003736:	4838      	ldr	r0, [pc, #224]	@ (8003818 <SD_SPI_Init+0x1d8>)
 8003738:	f001 fbd2 	bl	8004ee0 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 800373c:	20ff      	movs	r0, #255	@ 0xff
 800373e:	f7ff febb 	bl	80034b8 <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 8003742:	7bbb      	ldrb	r3, [r7, #14]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d005      	beq.n	8003754 <SD_SPI_Init+0x114>
 8003748:	f001 f818 	bl	800477c <HAL_GetTick>
 800374c:	4602      	mov	r2, r0
 800374e:	68bb      	ldr	r3, [r7, #8]
 8003750:	4293      	cmp	r3, r2
 8003752:	d8dc      	bhi.n	800370e <SD_SPI_Init+0xce>

        if (response != 0x00) return SD_ERROR;
 8003754:	7bbb      	ldrb	r3, [r7, #14]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d001      	beq.n	800375e <SD_SPI_Init+0x11e>
 800375a:	2301      	movs	r3, #1
 800375c:	e058      	b.n	8003810 <SD_SPI_Init+0x1d0>

        SD_CS_LOW();
 800375e:	2200      	movs	r2, #0
 8003760:	2102      	movs	r1, #2
 8003762:	482d      	ldr	r0, [pc, #180]	@ (8003818 <SD_SPI_Init+0x1d8>)
 8003764:	f001 fbbc 	bl	8004ee0 <HAL_GPIO_WritePin>
        response = SD_SendCommand(CMD58, 0, 0xFF);
 8003768:	22ff      	movs	r2, #255	@ 0xff
 800376a:	2100      	movs	r1, #0
 800376c:	203a      	movs	r0, #58	@ 0x3a
 800376e:	f7ff ff1a 	bl	80035a6 <SD_SendCommand>
 8003772:	4603      	mov	r3, r0
 8003774:	73bb      	strb	r3, [r7, #14]
        uint8_t ocr[4];
        for (i = 0; i < 4; i++) ocr[i] = SD_ReceiveByte();
 8003776:	2300      	movs	r3, #0
 8003778:	73fb      	strb	r3, [r7, #15]
 800377a:	e00c      	b.n	8003796 <SD_SPI_Init+0x156>
 800377c:	7bfc      	ldrb	r4, [r7, #15]
 800377e:	f7ff fead 	bl	80034dc <SD_ReceiveByte>
 8003782:	4603      	mov	r3, r0
 8003784:	461a      	mov	r2, r3
 8003786:	f104 0310 	add.w	r3, r4, #16
 800378a:	443b      	add	r3, r7
 800378c:	f803 2c10 	strb.w	r2, [r3, #-16]
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	3301      	adds	r3, #1
 8003794:	73fb      	strb	r3, [r7, #15]
 8003796:	7bfb      	ldrb	r3, [r7, #15]
 8003798:	2b03      	cmp	r3, #3
 800379a:	d9ef      	bls.n	800377c <SD_SPI_Init+0x13c>
        SD_CS_HIGH();
 800379c:	2201      	movs	r2, #1
 800379e:	2102      	movs	r1, #2
 80037a0:	481d      	ldr	r0, [pc, #116]	@ (8003818 <SD_SPI_Init+0x1d8>)
 80037a2:	f001 fb9d 	bl	8004ee0 <HAL_GPIO_WritePin>
        if (ocr[0] & 0x40) sdhc = 1;
 80037a6:	783b      	ldrb	r3, [r7, #0]
 80037a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d02a      	beq.n	8003806 <SD_SPI_Init+0x1c6>
 80037b0:	4b1a      	ldr	r3, [pc, #104]	@ (800381c <SD_SPI_Init+0x1dc>)
 80037b2:	2201      	movs	r2, #1
 80037b4:	701a      	strb	r2, [r3, #0]
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 80037b6:	e026      	b.n	8003806 <SD_SPI_Init+0x1c6>
    } else {
        do {
            SD_CS_LOW();
 80037b8:	2200      	movs	r2, #0
 80037ba:	2102      	movs	r1, #2
 80037bc:	4816      	ldr	r0, [pc, #88]	@ (8003818 <SD_SPI_Init+0x1d8>)
 80037be:	f001 fb8f 	bl	8004ee0 <HAL_GPIO_WritePin>
            SD_SendCommand(CMD55, 0, 0xFF);
 80037c2:	22ff      	movs	r2, #255	@ 0xff
 80037c4:	2100      	movs	r1, #0
 80037c6:	2037      	movs	r0, #55	@ 0x37
 80037c8:	f7ff feed 	bl	80035a6 <SD_SendCommand>
            response = SD_SendCommand(ACMD41, 0, 0xFF);
 80037cc:	22ff      	movs	r2, #255	@ 0xff
 80037ce:	2100      	movs	r1, #0
 80037d0:	2029      	movs	r0, #41	@ 0x29
 80037d2:	f7ff fee8 	bl	80035a6 <SD_SendCommand>
 80037d6:	4603      	mov	r3, r0
 80037d8:	73bb      	strb	r3, [r7, #14]
            SD_CS_HIGH();
 80037da:	2201      	movs	r2, #1
 80037dc:	2102      	movs	r1, #2
 80037de:	480e      	ldr	r0, [pc, #56]	@ (8003818 <SD_SPI_Init+0x1d8>)
 80037e0:	f001 fb7e 	bl	8004ee0 <HAL_GPIO_WritePin>
            SD_TransmitByte(0xFF);
 80037e4:	20ff      	movs	r0, #255	@ 0xff
 80037e6:	f7ff fe67 	bl	80034b8 <SD_TransmitByte>
        } while (response != 0x00 && HAL_GetTick() < retry);
 80037ea:	7bbb      	ldrb	r3, [r7, #14]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d005      	beq.n	80037fc <SD_SPI_Init+0x1bc>
 80037f0:	f000 ffc4 	bl	800477c <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d8dd      	bhi.n	80037b8 <SD_SPI_Init+0x178>
        if (response != 0x00) return SD_ERROR;
 80037fc:	7bbb      	ldrb	r3, [r7, #14]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d002      	beq.n	8003808 <SD_SPI_Init+0x1c8>
 8003802:	2301      	movs	r3, #1
 8003804:	e004      	b.n	8003810 <SD_SPI_Init+0x1d0>
    if (response == 0x01 && r7[2] == 0x01 && r7[3] == 0xAA) {
 8003806:	bf00      	nop
    }

    card_initialized = 1;
 8003808:	4b05      	ldr	r3, [pc, #20]	@ (8003820 <SD_SPI_Init+0x1e0>)
 800380a:	2201      	movs	r2, #1
 800380c:	701a      	strb	r2, [r3, #0]
    return SD_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3714      	adds	r7, #20
 8003814:	46bd      	mov	sp, r7
 8003816:	bd90      	pop	{r4, r7, pc}
 8003818:	48000400 	.word	0x48000400
 800381c:	20006920 	.word	0x20006920
 8003820:	20006921 	.word	0x20006921

08003824 <SD_ReadBlocks>:

SD_Status SD_ReadBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 8003824:	b580      	push	{r7, lr}
 8003826:	b086      	sub	sp, #24
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d101      	bne.n	800383a <SD_ReadBlocks+0x16>
 8003836:	2301      	movs	r3, #1
 8003838:	e054      	b.n	80038e4 <SD_ReadBlocks+0xc0>

    if (count == 1) {
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2b01      	cmp	r3, #1
 800383e:	d14b      	bne.n	80038d8 <SD_ReadBlocks+0xb4>
    	if (!sdhc) sector *= 512;
 8003840:	4b2a      	ldr	r3, [pc, #168]	@ (80038ec <SD_ReadBlocks+0xc8>)
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d102      	bne.n	800384e <SD_ReadBlocks+0x2a>
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	025b      	lsls	r3, r3, #9
 800384c:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 800384e:	2200      	movs	r2, #0
 8003850:	2102      	movs	r1, #2
 8003852:	4827      	ldr	r0, [pc, #156]	@ (80038f0 <SD_ReadBlocks+0xcc>)
 8003854:	f001 fb44 	bl	8004ee0 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD17, sector, 0xFF) != 0x00) {
 8003858:	22ff      	movs	r2, #255	@ 0xff
 800385a:	68b9      	ldr	r1, [r7, #8]
 800385c:	2011      	movs	r0, #17
 800385e:	f7ff fea2 	bl	80035a6 <SD_SendCommand>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d006      	beq.n	8003876 <SD_ReadBlocks+0x52>
            SD_CS_HIGH();
 8003868:	2201      	movs	r2, #1
 800386a:	2102      	movs	r1, #2
 800386c:	4820      	ldr	r0, [pc, #128]	@ (80038f0 <SD_ReadBlocks+0xcc>)
 800386e:	f001 fb37 	bl	8004ee0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e036      	b.n	80038e4 <SD_ReadBlocks+0xc0>
        }

        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8003876:	f000 ff81 	bl	800477c <HAL_GetTick>
 800387a:	4603      	mov	r3, r0
 800387c:	33c8      	adds	r3, #200	@ 0xc8
 800387e:	617b      	str	r3, [r7, #20]
        do {
            token = SD_ReceiveByte();
 8003880:	f7ff fe2c 	bl	80034dc <SD_ReceiveByte>
 8003884:	4603      	mov	r3, r0
 8003886:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8003888:	7cfb      	ldrb	r3, [r7, #19]
 800388a:	2bfe      	cmp	r3, #254	@ 0xfe
 800388c:	d006      	beq.n	800389c <SD_ReadBlocks+0x78>
        } while (HAL_GetTick() < timeout);
 800388e:	f000 ff75 	bl	800477c <HAL_GetTick>
 8003892:	4602      	mov	r2, r0
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	4293      	cmp	r3, r2
 8003898:	d8f2      	bhi.n	8003880 <SD_ReadBlocks+0x5c>
 800389a:	e000      	b.n	800389e <SD_ReadBlocks+0x7a>
            if (token == 0xFE) break;
 800389c:	bf00      	nop
        if (token != 0xFE) {
 800389e:	7cfb      	ldrb	r3, [r7, #19]
 80038a0:	2bfe      	cmp	r3, #254	@ 0xfe
 80038a2:	d006      	beq.n	80038b2 <SD_ReadBlocks+0x8e>
            SD_CS_HIGH();
 80038a4:	2201      	movs	r2, #1
 80038a6:	2102      	movs	r1, #2
 80038a8:	4811      	ldr	r0, [pc, #68]	@ (80038f0 <SD_ReadBlocks+0xcc>)
 80038aa:	f001 fb19 	bl	8004ee0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e018      	b.n	80038e4 <SD_ReadBlocks+0xc0>
        }

        SD_ReceiveBuffer(buff, 512);
 80038b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f7ff fe3c 	bl	8003534 <SD_ReceiveBuffer>
        SD_ReceiveByte();  // CRC
 80038bc:	f7ff fe0e 	bl	80034dc <SD_ReceiveByte>
        SD_ReceiveByte();
 80038c0:	f7ff fe0c 	bl	80034dc <SD_ReceiveByte>
        SD_CS_HIGH();
 80038c4:	2201      	movs	r2, #1
 80038c6:	2102      	movs	r1, #2
 80038c8:	4809      	ldr	r0, [pc, #36]	@ (80038f0 <SD_ReadBlocks+0xcc>)
 80038ca:	f001 fb09 	bl	8004ee0 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 80038ce:	20ff      	movs	r0, #255	@ 0xff
 80038d0:	f7ff fdf2 	bl	80034b8 <SD_TransmitByte>
        return SD_OK;
 80038d4:	2300      	movs	r3, #0
 80038d6:	e005      	b.n	80038e4 <SD_ReadBlocks+0xc0>
    } else {
        return SD_ReadMultiBlocks(buff, sector, count);
 80038d8:	687a      	ldr	r2, [r7, #4]
 80038da:	68b9      	ldr	r1, [r7, #8]
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f000 f809 	bl	80038f4 <SD_ReadMultiBlocks>
 80038e2:	4603      	mov	r3, r0
    }
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	3718      	adds	r7, #24
 80038e8:	46bd      	mov	sp, r7
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	20006920 	.word	0x20006920
 80038f0:	48000400 	.word	0x48000400

080038f4 <SD_ReadMultiBlocks>:

SD_Status SD_ReadMultiBlocks(uint8_t *buff, uint32_t sector, uint32_t count) {
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b086      	sub	sp, #24
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	60f8      	str	r0, [r7, #12]
 80038fc:	60b9      	str	r1, [r7, #8]
 80038fe:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d101      	bne.n	800390a <SD_ReadMultiBlocks+0x16>
 8003906:	2301      	movs	r3, #1
 8003908:	e058      	b.n	80039bc <SD_ReadMultiBlocks+0xc8>
    if (!sdhc) sector *= 512;
 800390a:	4b2e      	ldr	r3, [pc, #184]	@ (80039c4 <SD_ReadMultiBlocks+0xd0>)
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d102      	bne.n	8003918 <SD_ReadMultiBlocks+0x24>
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	025b      	lsls	r3, r3, #9
 8003916:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8003918:	2200      	movs	r2, #0
 800391a:	2102      	movs	r1, #2
 800391c:	482a      	ldr	r0, [pc, #168]	@ (80039c8 <SD_ReadMultiBlocks+0xd4>)
 800391e:	f001 fadf 	bl	8004ee0 <HAL_GPIO_WritePin>
    if (SD_SendCommand(18, sector, 0xFF) != 0x00) {
 8003922:	22ff      	movs	r2, #255	@ 0xff
 8003924:	68b9      	ldr	r1, [r7, #8]
 8003926:	2012      	movs	r0, #18
 8003928:	f7ff fe3d 	bl	80035a6 <SD_SendCommand>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d031      	beq.n	8003996 <SD_ReadMultiBlocks+0xa2>
        SD_CS_HIGH();
 8003932:	2201      	movs	r2, #1
 8003934:	2102      	movs	r1, #2
 8003936:	4824      	ldr	r0, [pc, #144]	@ (80039c8 <SD_ReadMultiBlocks+0xd4>)
 8003938:	f001 fad2 	bl	8004ee0 <HAL_GPIO_WritePin>
        return SD_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e03d      	b.n	80039bc <SD_ReadMultiBlocks+0xc8>
    }

    while (count--) {
        uint8_t token;
        uint32_t timeout = HAL_GetTick() + 200;
 8003940:	f000 ff1c 	bl	800477c <HAL_GetTick>
 8003944:	4603      	mov	r3, r0
 8003946:	33c8      	adds	r3, #200	@ 0xc8
 8003948:	617b      	str	r3, [r7, #20]

        do {
            token = SD_ReceiveByte();
 800394a:	f7ff fdc7 	bl	80034dc <SD_ReceiveByte>
 800394e:	4603      	mov	r3, r0
 8003950:	74fb      	strb	r3, [r7, #19]
            if (token == 0xFE) break;
 8003952:	7cfb      	ldrb	r3, [r7, #19]
 8003954:	2bfe      	cmp	r3, #254	@ 0xfe
 8003956:	d006      	beq.n	8003966 <SD_ReadMultiBlocks+0x72>
        } while (HAL_GetTick() < timeout);
 8003958:	f000 ff10 	bl	800477c <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	4293      	cmp	r3, r2
 8003962:	d8f2      	bhi.n	800394a <SD_ReadMultiBlocks+0x56>
 8003964:	e000      	b.n	8003968 <SD_ReadMultiBlocks+0x74>
            if (token == 0xFE) break;
 8003966:	bf00      	nop

        if (token != 0xFE) {
 8003968:	7cfb      	ldrb	r3, [r7, #19]
 800396a:	2bfe      	cmp	r3, #254	@ 0xfe
 800396c:	d006      	beq.n	800397c <SD_ReadMultiBlocks+0x88>
            SD_CS_HIGH();
 800396e:	2201      	movs	r2, #1
 8003970:	2102      	movs	r1, #2
 8003972:	4815      	ldr	r0, [pc, #84]	@ (80039c8 <SD_ReadMultiBlocks+0xd4>)
 8003974:	f001 fab4 	bl	8004ee0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e01f      	b.n	80039bc <SD_ReadMultiBlocks+0xc8>
        }

        SD_ReceiveBuffer(buff, 512);
 800397c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f7ff fdd7 	bl	8003534 <SD_ReceiveBuffer>
        SD_ReceiveByte();  // discard CRC
 8003986:	f7ff fda9 	bl	80034dc <SD_ReceiveByte>
        SD_ReceiveByte();
 800398a:	f7ff fda7 	bl	80034dc <SD_ReceiveByte>

        buff += 512;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003994:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	1e5a      	subs	r2, r3, #1
 800399a:	607a      	str	r2, [r7, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1cf      	bne.n	8003940 <SD_ReadMultiBlocks+0x4c>
    }

    SD_SendCommand(12, 0, 0xFF);  // STOP_TRANSMISSION
 80039a0:	22ff      	movs	r2, #255	@ 0xff
 80039a2:	2100      	movs	r1, #0
 80039a4:	200c      	movs	r0, #12
 80039a6:	f7ff fdfe 	bl	80035a6 <SD_SendCommand>
    SD_CS_HIGH();
 80039aa:	2201      	movs	r2, #1
 80039ac:	2102      	movs	r1, #2
 80039ae:	4806      	ldr	r0, [pc, #24]	@ (80039c8 <SD_ReadMultiBlocks+0xd4>)
 80039b0:	f001 fa96 	bl	8004ee0 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF); // Extra 8 clocks
 80039b4:	20ff      	movs	r0, #255	@ 0xff
 80039b6:	f7ff fd7f 	bl	80034b8 <SD_TransmitByte>

    return SD_OK;
 80039ba:	2300      	movs	r3, #0
}
 80039bc:	4618      	mov	r0, r3
 80039be:	3718      	adds	r7, #24
 80039c0:	46bd      	mov	sp, r7
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	20006920 	.word	0x20006920
 80039c8:	48000400 	.word	0x48000400

080039cc <SD_WriteBlocks>:

SD_Status SD_WriteBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d101      	bne.n	80039e2 <SD_WriteBlocks+0x16>
 80039de:	2301      	movs	r3, #1
 80039e0:	e051      	b.n	8003a86 <SD_WriteBlocks+0xba>

    if (count == 1) {
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d148      	bne.n	8003a7a <SD_WriteBlocks+0xae>
    	if (!sdhc) sector *= 512;
 80039e8:	4b29      	ldr	r3, [pc, #164]	@ (8003a90 <SD_WriteBlocks+0xc4>)
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d102      	bne.n	80039f6 <SD_WriteBlocks+0x2a>
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	025b      	lsls	r3, r3, #9
 80039f4:	60bb      	str	r3, [r7, #8]
        SD_CS_LOW();
 80039f6:	2200      	movs	r2, #0
 80039f8:	2102      	movs	r1, #2
 80039fa:	4826      	ldr	r0, [pc, #152]	@ (8003a94 <SD_WriteBlocks+0xc8>)
 80039fc:	f001 fa70 	bl	8004ee0 <HAL_GPIO_WritePin>
        if (SD_SendCommand(CMD24, sector, 0xFF) != 0x00) {
 8003a00:	22ff      	movs	r2, #255	@ 0xff
 8003a02:	68b9      	ldr	r1, [r7, #8]
 8003a04:	2018      	movs	r0, #24
 8003a06:	f7ff fdce 	bl	80035a6 <SD_SendCommand>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d006      	beq.n	8003a1e <SD_WriteBlocks+0x52>
            SD_CS_HIGH();
 8003a10:	2201      	movs	r2, #1
 8003a12:	2102      	movs	r1, #2
 8003a14:	481f      	ldr	r0, [pc, #124]	@ (8003a94 <SD_WriteBlocks+0xc8>)
 8003a16:	f001 fa63 	bl	8004ee0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003a1a:	2301      	movs	r3, #1
 8003a1c:	e033      	b.n	8003a86 <SD_WriteBlocks+0xba>
        }

        SD_TransmitByte(0xFE);
 8003a1e:	20fe      	movs	r0, #254	@ 0xfe
 8003a20:	f7ff fd4a 	bl	80034b8 <SD_TransmitByte>
        SD_TransmitBuffer(buff, 512);
 8003a24:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f7ff fd6f 	bl	800350c <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);
 8003a2e:	20ff      	movs	r0, #255	@ 0xff
 8003a30:	f7ff fd42 	bl	80034b8 <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8003a34:	20ff      	movs	r0, #255	@ 0xff
 8003a36:	f7ff fd3f 	bl	80034b8 <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 8003a3a:	f7ff fd4f 	bl	80034dc <SD_ReceiveByte>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 8003a42:	7dfb      	ldrb	r3, [r7, #23]
 8003a44:	f003 031f 	and.w	r3, r3, #31
 8003a48:	2b05      	cmp	r3, #5
 8003a4a:	d006      	beq.n	8003a5a <SD_WriteBlocks+0x8e>
            SD_CS_HIGH();
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	2102      	movs	r1, #2
 8003a50:	4810      	ldr	r0, [pc, #64]	@ (8003a94 <SD_WriteBlocks+0xc8>)
 8003a52:	f001 fa45 	bl	8004ee0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e015      	b.n	8003a86 <SD_WriteBlocks+0xba>
        }

        while (SD_ReceiveByte() == 0);
 8003a5a:	bf00      	nop
 8003a5c:	f7ff fd3e 	bl	80034dc <SD_ReceiveByte>
 8003a60:	4603      	mov	r3, r0
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d0fa      	beq.n	8003a5c <SD_WriteBlocks+0x90>
        SD_CS_HIGH();
 8003a66:	2201      	movs	r2, #1
 8003a68:	2102      	movs	r1, #2
 8003a6a:	480a      	ldr	r0, [pc, #40]	@ (8003a94 <SD_WriteBlocks+0xc8>)
 8003a6c:	f001 fa38 	bl	8004ee0 <HAL_GPIO_WritePin>
        SD_TransmitByte(0xFF);
 8003a70:	20ff      	movs	r0, #255	@ 0xff
 8003a72:	f7ff fd21 	bl	80034b8 <SD_TransmitByte>

        return SD_OK;
 8003a76:	2300      	movs	r3, #0
 8003a78:	e005      	b.n	8003a86 <SD_WriteBlocks+0xba>
    } else {
        return SD_WriteMultiBlocks(buff, sector, count);
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	68b9      	ldr	r1, [r7, #8]
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f000 f80a 	bl	8003a98 <SD_WriteMultiBlocks>
 8003a84:	4603      	mov	r3, r0
    }
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3718      	adds	r7, #24
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	20006920 	.word	0x20006920
 8003a94:	48000400 	.word	0x48000400

08003a98 <SD_WriteMultiBlocks>:

SD_Status SD_WriteMultiBlocks(const uint8_t *buff, uint32_t sector, uint32_t count) {
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	b086      	sub	sp, #24
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	60f8      	str	r0, [r7, #12]
 8003aa0:	60b9      	str	r1, [r7, #8]
 8003aa2:	607a      	str	r2, [r7, #4]
    if (!count) return SD_ERROR;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d101      	bne.n	8003aae <SD_WriteMultiBlocks+0x16>
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e059      	b.n	8003b62 <SD_WriteMultiBlocks+0xca>
    if (!sdhc) sector *= 512;
 8003aae:	4b2f      	ldr	r3, [pc, #188]	@ (8003b6c <SD_WriteMultiBlocks+0xd4>)
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d102      	bne.n	8003abc <SD_WriteMultiBlocks+0x24>
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	025b      	lsls	r3, r3, #9
 8003aba:	60bb      	str	r3, [r7, #8]

    SD_CS_LOW();
 8003abc:	2200      	movs	r2, #0
 8003abe:	2102      	movs	r1, #2
 8003ac0:	482b      	ldr	r0, [pc, #172]	@ (8003b70 <SD_WriteMultiBlocks+0xd8>)
 8003ac2:	f001 fa0d 	bl	8004ee0 <HAL_GPIO_WritePin>
    if (SD_SendCommand(25, sector, 0xFF) != 0x00) {
 8003ac6:	22ff      	movs	r2, #255	@ 0xff
 8003ac8:	68b9      	ldr	r1, [r7, #8]
 8003aca:	2019      	movs	r0, #25
 8003acc:	f7ff fd6b 	bl	80035a6 <SD_SendCommand>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d02e      	beq.n	8003b34 <SD_WriteMultiBlocks+0x9c>
        SD_CS_HIGH();
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	2102      	movs	r1, #2
 8003ada:	4825      	ldr	r0, [pc, #148]	@ (8003b70 <SD_WriteMultiBlocks+0xd8>)
 8003adc:	f001 fa00 	bl	8004ee0 <HAL_GPIO_WritePin>
        return SD_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e03e      	b.n	8003b62 <SD_WriteMultiBlocks+0xca>
    }

    while (count--) {
        SD_TransmitByte(0xFC);  // Start multi-block write token
 8003ae4:	20fc      	movs	r0, #252	@ 0xfc
 8003ae6:	f7ff fce7 	bl	80034b8 <SD_TransmitByte>

        SD_TransmitBuffer((uint8_t *)buff, 512);
 8003aea:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	f7ff fd0c 	bl	800350c <SD_TransmitBuffer>
        SD_TransmitByte(0xFF);  // dummy CRC
 8003af4:	20ff      	movs	r0, #255	@ 0xff
 8003af6:	f7ff fcdf 	bl	80034b8 <SD_TransmitByte>
        SD_TransmitByte(0xFF);
 8003afa:	20ff      	movs	r0, #255	@ 0xff
 8003afc:	f7ff fcdc 	bl	80034b8 <SD_TransmitByte>

        uint8_t resp = SD_ReceiveByte();
 8003b00:	f7ff fcec 	bl	80034dc <SD_ReceiveByte>
 8003b04:	4603      	mov	r3, r0
 8003b06:	75fb      	strb	r3, [r7, #23]
        if ((resp & 0x1F) != 0x05) {
 8003b08:	7dfb      	ldrb	r3, [r7, #23]
 8003b0a:	f003 031f 	and.w	r3, r3, #31
 8003b0e:	2b05      	cmp	r3, #5
 8003b10:	d006      	beq.n	8003b20 <SD_WriteMultiBlocks+0x88>
            SD_CS_HIGH();
 8003b12:	2201      	movs	r2, #1
 8003b14:	2102      	movs	r1, #2
 8003b16:	4816      	ldr	r0, [pc, #88]	@ (8003b70 <SD_WriteMultiBlocks+0xd8>)
 8003b18:	f001 f9e2 	bl	8004ee0 <HAL_GPIO_WritePin>
            return SD_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e020      	b.n	8003b62 <SD_WriteMultiBlocks+0xca>
        }

        while (SD_ReceiveByte() == 0);  // busy wait
 8003b20:	bf00      	nop
 8003b22:	f7ff fcdb 	bl	80034dc <SD_ReceiveByte>
 8003b26:	4603      	mov	r3, r0
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d0fa      	beq.n	8003b22 <SD_WriteMultiBlocks+0x8a>
        buff += 512;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8003b32:	60fb      	str	r3, [r7, #12]
    while (count--) {
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	1e5a      	subs	r2, r3, #1
 8003b38:	607a      	str	r2, [r7, #4]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1d2      	bne.n	8003ae4 <SD_WriteMultiBlocks+0x4c>
    }

    SD_TransmitByte(0xFD);  // STOP_TRAN token
 8003b3e:	20fd      	movs	r0, #253	@ 0xfd
 8003b40:	f7ff fcba 	bl	80034b8 <SD_TransmitByte>
    while (SD_ReceiveByte() == 0);  // busy wait
 8003b44:	bf00      	nop
 8003b46:	f7ff fcc9 	bl	80034dc <SD_ReceiveByte>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d0fa      	beq.n	8003b46 <SD_WriteMultiBlocks+0xae>

    SD_CS_HIGH();
 8003b50:	2201      	movs	r2, #1
 8003b52:	2102      	movs	r1, #2
 8003b54:	4806      	ldr	r0, [pc, #24]	@ (8003b70 <SD_WriteMultiBlocks+0xd8>)
 8003b56:	f001 f9c3 	bl	8004ee0 <HAL_GPIO_WritePin>
    SD_TransmitByte(0xFF);
 8003b5a:	20ff      	movs	r0, #255	@ 0xff
 8003b5c:	f7ff fcac 	bl	80034b8 <SD_TransmitByte>

    return SD_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3718      	adds	r7, #24
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	20006920 	.word	0x20006920
 8003b70:	48000400 	.word	0x48000400

08003b74 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003b78:	4b1b      	ldr	r3, [pc, #108]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003b7a:	4a1c      	ldr	r2, [pc, #112]	@ (8003bec <MX_SPI2_Init+0x78>)
 8003b7c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003b7e:	4b1a      	ldr	r3, [pc, #104]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003b80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003b84:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003b86:	4b18      	ldr	r3, [pc, #96]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003b88:	2200      	movs	r2, #0
 8003b8a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b8c:	4b16      	ldr	r3, [pc, #88]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003b8e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003b92:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b94:	4b14      	ldr	r3, [pc, #80]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003b96:	2200      	movs	r2, #0
 8003b98:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003b9a:	4b13      	ldr	r3, [pc, #76]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003ba0:	4b11      	ldr	r3, [pc, #68]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003ba2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ba6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003ba8:	4b0f      	ldr	r3, [pc, #60]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003baa:	2228      	movs	r2, #40	@ 0x28
 8003bac:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003bae:	4b0e      	ldr	r3, [pc, #56]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bba:	4b0b      	ldr	r3, [pc, #44]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003bc0:	4b09      	ldr	r3, [pc, #36]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003bc2:	2207      	movs	r2, #7
 8003bc4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003bc6:	4b08      	ldr	r3, [pc, #32]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003bcc:	4b06      	ldr	r3, [pc, #24]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003bce:	2208      	movs	r2, #8
 8003bd0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003bd2:	4805      	ldr	r0, [pc, #20]	@ (8003be8 <MX_SPI2_Init+0x74>)
 8003bd4:	f003 f90e 	bl	8006df4 <HAL_SPI_Init>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003bde:	f7fe fc05 	bl	80023ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003be2:	bf00      	nop
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	20006924 	.word	0x20006924
 8003bec:	40003800 	.word	0x40003800

08003bf0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b08a      	sub	sp, #40	@ 0x28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bf8:	f107 0314 	add.w	r3, r7, #20
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	601a      	str	r2, [r3, #0]
 8003c00:	605a      	str	r2, [r3, #4]
 8003c02:	609a      	str	r2, [r3, #8]
 8003c04:	60da      	str	r2, [r3, #12]
 8003c06:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a17      	ldr	r2, [pc, #92]	@ (8003c6c <HAL_SPI_MspInit+0x7c>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d128      	bne.n	8003c64 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003c12:	4b17      	ldr	r3, [pc, #92]	@ (8003c70 <HAL_SPI_MspInit+0x80>)
 8003c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c16:	4a16      	ldr	r2, [pc, #88]	@ (8003c70 <HAL_SPI_MspInit+0x80>)
 8003c18:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c1c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c1e:	4b14      	ldr	r3, [pc, #80]	@ (8003c70 <HAL_SPI_MspInit+0x80>)
 8003c20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c26:	613b      	str	r3, [r7, #16]
 8003c28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c2a:	4b11      	ldr	r3, [pc, #68]	@ (8003c70 <HAL_SPI_MspInit+0x80>)
 8003c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c2e:	4a10      	ldr	r2, [pc, #64]	@ (8003c70 <HAL_SPI_MspInit+0x80>)
 8003c30:	f043 0302 	orr.w	r3, r3, #2
 8003c34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c36:	4b0e      	ldr	r3, [pc, #56]	@ (8003c70 <HAL_SPI_MspInit+0x80>)
 8003c38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	60fb      	str	r3, [r7, #12]
 8003c40:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003c42:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003c46:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c48:	2302      	movs	r3, #2
 8003c4a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c50:	2300      	movs	r3, #0
 8003c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003c54:	2305      	movs	r3, #5
 8003c56:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c58:	f107 0314 	add.w	r3, r7, #20
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	4805      	ldr	r0, [pc, #20]	@ (8003c74 <HAL_SPI_MspInit+0x84>)
 8003c60:	f000 ffbc 	bl	8004bdc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003c64:	bf00      	nop
 8003c66:	3728      	adds	r7, #40	@ 0x28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40003800 	.word	0x40003800
 8003c70:	40021000 	.word	0x40021000
 8003c74:	48000400 	.word	0x48000400

08003c78 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c7e:	4b0f      	ldr	r3, [pc, #60]	@ (8003cbc <HAL_MspInit+0x44>)
 8003c80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c82:	4a0e      	ldr	r2, [pc, #56]	@ (8003cbc <HAL_MspInit+0x44>)
 8003c84:	f043 0301 	orr.w	r3, r3, #1
 8003c88:	6613      	str	r3, [r2, #96]	@ 0x60
 8003c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8003cbc <HAL_MspInit+0x44>)
 8003c8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	607b      	str	r3, [r7, #4]
 8003c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c96:	4b09      	ldr	r3, [pc, #36]	@ (8003cbc <HAL_MspInit+0x44>)
 8003c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9a:	4a08      	ldr	r2, [pc, #32]	@ (8003cbc <HAL_MspInit+0x44>)
 8003c9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ca0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ca2:	4b06      	ldr	r3, [pc, #24]	@ (8003cbc <HAL_MspInit+0x44>)
 8003ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003cae:	f002 f915 	bl	8005edc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cb2:	bf00      	nop
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	40021000 	.word	0x40021000

08003cc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003cc4:	bf00      	nop
 8003cc6:	e7fd      	b.n	8003cc4 <NMI_Handler+0x4>

08003cc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ccc:	bf00      	nop
 8003cce:	e7fd      	b.n	8003ccc <HardFault_Handler+0x4>

08003cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003cd4:	bf00      	nop
 8003cd6:	e7fd      	b.n	8003cd4 <MemManage_Handler+0x4>

08003cd8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003cdc:	bf00      	nop
 8003cde:	e7fd      	b.n	8003cdc <BusFault_Handler+0x4>

08003ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ce4:	bf00      	nop
 8003ce6:	e7fd      	b.n	8003ce4 <UsageFault_Handler+0x4>

08003ce8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003cec:	bf00      	nop
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr

08003cf6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003cf6:	b480      	push	{r7}
 8003cf8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003cfa:	bf00      	nop
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr

08003d04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d04:	b480      	push	{r7}
 8003d06:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d08:	bf00      	nop
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr

08003d12 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d12:	b580      	push	{r7, lr}
 8003d14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d16:	f000 fd1f 	bl	8004758 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d1a:	bf00      	nop
 8003d1c:	bd80      	pop	{r7, pc}
	...

08003d20 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003d24:	4802      	ldr	r0, [pc, #8]	@ (8003d30 <I2C1_EV_IRQHandler+0x10>)
 8003d26:	f001 fcc1 	bl	80056ac <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003d2a:	bf00      	nop
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	20000bf4 	.word	0x20000bf4

08003d34 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003d38:	4802      	ldr	r0, [pc, #8]	@ (8003d44 <USART1_IRQHandler+0x10>)
 8003d3a:	f004 fb95 	bl	8008468 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003d3e:	bf00      	nop
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	20006b94 	.word	0x20006b94

08003d48 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003d4c:	4802      	ldr	r0, [pc, #8]	@ (8003d58 <USART3_IRQHandler+0x10>)
 8003d4e:	f004 fb8b 	bl	8008468 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003d52:	bf00      	nop
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	20006c28 	.word	0x20006c28

08003d5c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003d60:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003d64:	f001 f8d4 	bl	8004f10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003d68:	bf00      	nop
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003d70:	4802      	ldr	r0, [pc, #8]	@ (8003d7c <UART4_IRQHandler+0x10>)
 8003d72:	f004 fb79 	bl	8008468 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003d76:	bf00      	nop
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	20006a6c 	.word	0x20006a6c

08003d80 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt / UART5 wake-up interrupt through EXTI line 35.
  */
void UART5_IRQHandler(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8003d84:	4802      	ldr	r0, [pc, #8]	@ (8003d90 <UART5_IRQHandler+0x10>)
 8003d86:	f004 fb6f 	bl	8008468 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8003d8a:	bf00      	nop
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	20006b00 	.word	0x20006b00

08003d94 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003d98:	4802      	ldr	r0, [pc, #8]	@ (8003da4 <TIM6_DAC_IRQHandler+0x10>)
 8003d9a:	f003 fe9f 	bl	8007adc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003d9e:	bf00      	nop
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	2000698c 	.word	0x2000698c

08003da8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8003dac:	4802      	ldr	r0, [pc, #8]	@ (8003db8 <LPUART1_IRQHandler+0x10>)
 8003dae:	f004 fb5b 	bl	8008468 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 8003db2:	bf00      	nop
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	200069d8 	.word	0x200069d8

08003dbc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  return 1;
 8003dc0:	2301      	movs	r3, #1
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <_kill>:

int _kill(int pid, int sig)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b082      	sub	sp, #8
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003dd6:	f00b f829 	bl	800ee2c <__errno>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2216      	movs	r2, #22
 8003dde:	601a      	str	r2, [r3, #0]
  return -1;
 8003de0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3708      	adds	r7, #8
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}

08003dec <_exit>:

void _exit (int status)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003df4:	f04f 31ff 	mov.w	r1, #4294967295
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f7ff ffe7 	bl	8003dcc <_kill>
  while (1) {}    /* Make sure we hang here */
 8003dfe:	bf00      	nop
 8003e00:	e7fd      	b.n	8003dfe <_exit+0x12>

08003e02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b086      	sub	sp, #24
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	60f8      	str	r0, [r7, #12]
 8003e0a:	60b9      	str	r1, [r7, #8]
 8003e0c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e0e:	2300      	movs	r3, #0
 8003e10:	617b      	str	r3, [r7, #20]
 8003e12:	e00a      	b.n	8003e2a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003e14:	f3af 8000 	nop.w
 8003e18:	4601      	mov	r1, r0
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	1c5a      	adds	r2, r3, #1
 8003e1e:	60ba      	str	r2, [r7, #8]
 8003e20:	b2ca      	uxtb	r2, r1
 8003e22:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	3301      	adds	r3, #1
 8003e28:	617b      	str	r3, [r7, #20]
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	dbf0      	blt.n	8003e14 <_read+0x12>
  }

  return len;
 8003e32:	687b      	ldr	r3, [r7, #4]
}
 8003e34:	4618      	mov	r0, r3
 8003e36:	3718      	adds	r7, #24
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bd80      	pop	{r7, pc}

08003e3c <_close>:
  }
  return len;
}

int _close(int file)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003e44:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003e64:	605a      	str	r2, [r3, #4]
  return 0;
 8003e66:	2300      	movs	r3, #0
}
 8003e68:	4618      	mov	r0, r3
 8003e6a:	370c      	adds	r7, #12
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr

08003e74 <_isatty>:

int _isatty(int file)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e7c:	2301      	movs	r3, #1
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	370c      	adds	r7, #12
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e8a:	b480      	push	{r7}
 8003e8c:	b085      	sub	sp, #20
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	60f8      	str	r0, [r7, #12]
 8003e92:	60b9      	str	r1, [r7, #8]
 8003e94:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3714      	adds	r7, #20
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea2:	4770      	bx	lr

08003ea4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003eac:	4a14      	ldr	r2, [pc, #80]	@ (8003f00 <_sbrk+0x5c>)
 8003eae:	4b15      	ldr	r3, [pc, #84]	@ (8003f04 <_sbrk+0x60>)
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003eb8:	4b13      	ldr	r3, [pc, #76]	@ (8003f08 <_sbrk+0x64>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d102      	bne.n	8003ec6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ec0:	4b11      	ldr	r3, [pc, #68]	@ (8003f08 <_sbrk+0x64>)
 8003ec2:	4a12      	ldr	r2, [pc, #72]	@ (8003f0c <_sbrk+0x68>)
 8003ec4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ec6:	4b10      	ldr	r3, [pc, #64]	@ (8003f08 <_sbrk+0x64>)
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4413      	add	r3, r2
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d207      	bcs.n	8003ee4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ed4:	f00a ffaa 	bl	800ee2c <__errno>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	220c      	movs	r2, #12
 8003edc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003ede:	f04f 33ff 	mov.w	r3, #4294967295
 8003ee2:	e009      	b.n	8003ef8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003ee4:	4b08      	ldr	r3, [pc, #32]	@ (8003f08 <_sbrk+0x64>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003eea:	4b07      	ldr	r3, [pc, #28]	@ (8003f08 <_sbrk+0x64>)
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4413      	add	r3, r2
 8003ef2:	4a05      	ldr	r2, [pc, #20]	@ (8003f08 <_sbrk+0x64>)
 8003ef4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3718      	adds	r7, #24
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	20020000 	.word	0x20020000
 8003f04:	00000400 	.word	0x00000400
 8003f08:	20006988 	.word	0x20006988
 8003f0c:	20006e40 	.word	0x20006e40

08003f10 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003f14:	4b06      	ldr	r3, [pc, #24]	@ (8003f30 <SystemInit+0x20>)
 8003f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f1a:	4a05      	ldr	r2, [pc, #20]	@ (8003f30 <SystemInit+0x20>)
 8003f1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003f20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003f24:	bf00      	nop
 8003f26:	46bd      	mov	sp, r7
 8003f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2c:	4770      	bx	lr
 8003f2e:	bf00      	nop
 8003f30:	e000ed00 	.word	0xe000ed00

08003f34 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b084      	sub	sp, #16
 8003f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f3a:	1d3b      	adds	r3, r7, #4
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	601a      	str	r2, [r3, #0]
 8003f40:	605a      	str	r2, [r3, #4]
 8003f42:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003f44:	4b14      	ldr	r3, [pc, #80]	@ (8003f98 <MX_TIM6_Init+0x64>)
 8003f46:	4a15      	ldr	r2, [pc, #84]	@ (8003f9c <MX_TIM6_Init+0x68>)
 8003f48:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 170-1;
 8003f4a:	4b13      	ldr	r3, [pc, #76]	@ (8003f98 <MX_TIM6_Init+0x64>)
 8003f4c:	22a9      	movs	r2, #169	@ 0xa9
 8003f4e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f50:	4b11      	ldr	r3, [pc, #68]	@ (8003f98 <MX_TIM6_Init+0x64>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8003f56:	4b10      	ldr	r3, [pc, #64]	@ (8003f98 <MX_TIM6_Init+0x64>)
 8003f58:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003f5c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8003f98 <MX_TIM6_Init+0x64>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003f64:	480c      	ldr	r0, [pc, #48]	@ (8003f98 <MX_TIM6_Init+0x64>)
 8003f66:	f003 fce9 	bl	800793c <HAL_TIM_Base_Init>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d001      	beq.n	8003f74 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003f70:	f7fe fa3c 	bl	80023ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f74:	2300      	movs	r3, #0
 8003f76:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003f7c:	1d3b      	adds	r3, r7, #4
 8003f7e:	4619      	mov	r1, r3
 8003f80:	4805      	ldr	r0, [pc, #20]	@ (8003f98 <MX_TIM6_Init+0x64>)
 8003f82:	f003 ffd7 	bl	8007f34 <HAL_TIMEx_MasterConfigSynchronization>
 8003f86:	4603      	mov	r3, r0
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d001      	beq.n	8003f90 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003f8c:	f7fe fa2e 	bl	80023ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003f90:	bf00      	nop
 8003f92:	3710      	adds	r7, #16
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	2000698c 	.word	0x2000698c
 8003f9c:	40001000 	.word	0x40001000

08003fa0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a0e      	ldr	r2, [pc, #56]	@ (8003fe8 <HAL_TIM_Base_MspInit+0x48>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d116      	bne.n	8003fe0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8003fec <HAL_TIM_Base_MspInit+0x4c>)
 8003fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fb6:	4a0d      	ldr	r2, [pc, #52]	@ (8003fec <HAL_TIM_Base_MspInit+0x4c>)
 8003fb8:	f043 0310 	orr.w	r3, r3, #16
 8003fbc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8003fec <HAL_TIM_Base_MspInit+0x4c>)
 8003fc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fc2:	f003 0310 	and.w	r3, r3, #16
 8003fc6:	60fb      	str	r3, [r7, #12]
 8003fc8:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003fca:	2200      	movs	r2, #0
 8003fcc:	2100      	movs	r1, #0
 8003fce:	2036      	movs	r0, #54	@ 0x36
 8003fd0:	f000 fd01 	bl	80049d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003fd4:	2036      	movs	r0, #54	@ 0x36
 8003fd6:	f000 fd18 	bl	8004a0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */
    HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 8003fda:	2036      	movs	r0, #54	@ 0x36
 8003fdc:	f000 fd23 	bl	8004a26 <HAL_NVIC_DisableIRQ>
  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8003fe0:	bf00      	nop
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	40001000 	.word	0x40001000
 8003fec:	40021000 	.word	0x40021000

08003ff0 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart3;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003ff4:	4b21      	ldr	r3, [pc, #132]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8003ff6:	4a22      	ldr	r2, [pc, #136]	@ (8004080 <MX_LPUART1_UART_Init+0x90>)
 8003ff8:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8003ffa:	4b20      	ldr	r3, [pc, #128]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8003ffc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004000:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004002:	4b1e      	ldr	r3, [pc, #120]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8004004:	2200      	movs	r2, #0
 8004006:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8004008:	4b1c      	ldr	r3, [pc, #112]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 800400a:	2200      	movs	r2, #0
 800400c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800400e:	4b1b      	ldr	r3, [pc, #108]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8004010:	2200      	movs	r2, #0
 8004012:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8004014:	4b19      	ldr	r3, [pc, #100]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8004016:	220c      	movs	r2, #12
 8004018:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800401a:	4b18      	ldr	r3, [pc, #96]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 800401c:	2200      	movs	r2, #0
 800401e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004020:	4b16      	ldr	r3, [pc, #88]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8004022:	2200      	movs	r2, #0
 8004024:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004026:	4b15      	ldr	r3, [pc, #84]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8004028:	2200      	movs	r2, #0
 800402a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800402c:	4b13      	ldr	r3, [pc, #76]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 800402e:	2200      	movs	r2, #0
 8004030:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8004032:	4812      	ldr	r0, [pc, #72]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8004034:	f004 f85a 	bl	80080ec <HAL_UART_Init>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800403e:	f7fe f9d5 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004042:	2100      	movs	r1, #0
 8004044:	480d      	ldr	r0, [pc, #52]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8004046:	f006 fb06 	bl	800a656 <HAL_UARTEx_SetTxFifoThreshold>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d001      	beq.n	8004054 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8004050:	f7fe f9cc 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004054:	2100      	movs	r1, #0
 8004056:	4809      	ldr	r0, [pc, #36]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8004058:	f006 fb3b 	bl	800a6d2 <HAL_UARTEx_SetRxFifoThreshold>
 800405c:	4603      	mov	r3, r0
 800405e:	2b00      	cmp	r3, #0
 8004060:	d001      	beq.n	8004066 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8004062:	f7fe f9c3 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8004066:	4805      	ldr	r0, [pc, #20]	@ (800407c <MX_LPUART1_UART_Init+0x8c>)
 8004068:	f006 fabc 	bl	800a5e4 <HAL_UARTEx_DisableFifoMode>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d001      	beq.n	8004076 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8004072:	f7fe f9bb 	bl	80023ec <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8004076:	bf00      	nop
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	200069d8 	.word	0x200069d8
 8004080:	40008000 	.word	0x40008000

08004084 <MX_UART4_Init>:
/* UART4 init function */
void MX_UART4_Init(void)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004088:	4b22      	ldr	r3, [pc, #136]	@ (8004114 <MX_UART4_Init+0x90>)
 800408a:	4a23      	ldr	r2, [pc, #140]	@ (8004118 <MX_UART4_Init+0x94>)
 800408c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 800408e:	4b21      	ldr	r3, [pc, #132]	@ (8004114 <MX_UART4_Init+0x90>)
 8004090:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004094:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004096:	4b1f      	ldr	r3, [pc, #124]	@ (8004114 <MX_UART4_Init+0x90>)
 8004098:	2200      	movs	r2, #0
 800409a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800409c:	4b1d      	ldr	r3, [pc, #116]	@ (8004114 <MX_UART4_Init+0x90>)
 800409e:	2200      	movs	r2, #0
 80040a0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80040a2:	4b1c      	ldr	r3, [pc, #112]	@ (8004114 <MX_UART4_Init+0x90>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80040a8:	4b1a      	ldr	r3, [pc, #104]	@ (8004114 <MX_UART4_Init+0x90>)
 80040aa:	220c      	movs	r2, #12
 80040ac:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040ae:	4b19      	ldr	r3, [pc, #100]	@ (8004114 <MX_UART4_Init+0x90>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80040b4:	4b17      	ldr	r3, [pc, #92]	@ (8004114 <MX_UART4_Init+0x90>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80040ba:	4b16      	ldr	r3, [pc, #88]	@ (8004114 <MX_UART4_Init+0x90>)
 80040bc:	2200      	movs	r2, #0
 80040be:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80040c0:	4b14      	ldr	r3, [pc, #80]	@ (8004114 <MX_UART4_Init+0x90>)
 80040c2:	2200      	movs	r2, #0
 80040c4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80040c6:	4b13      	ldr	r3, [pc, #76]	@ (8004114 <MX_UART4_Init+0x90>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80040cc:	4811      	ldr	r0, [pc, #68]	@ (8004114 <MX_UART4_Init+0x90>)
 80040ce:	f004 f80d 	bl	80080ec <HAL_UART_Init>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d001      	beq.n	80040dc <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80040d8:	f7fe f988 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80040dc:	2100      	movs	r1, #0
 80040de:	480d      	ldr	r0, [pc, #52]	@ (8004114 <MX_UART4_Init+0x90>)
 80040e0:	f006 fab9 	bl	800a656 <HAL_UARTEx_SetTxFifoThreshold>
 80040e4:	4603      	mov	r3, r0
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d001      	beq.n	80040ee <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 80040ea:	f7fe f97f 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80040ee:	2100      	movs	r1, #0
 80040f0:	4808      	ldr	r0, [pc, #32]	@ (8004114 <MX_UART4_Init+0x90>)
 80040f2:	f006 faee 	bl	800a6d2 <HAL_UARTEx_SetRxFifoThreshold>
 80040f6:	4603      	mov	r3, r0
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d001      	beq.n	8004100 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 80040fc:	f7fe f976 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8004100:	4804      	ldr	r0, [pc, #16]	@ (8004114 <MX_UART4_Init+0x90>)
 8004102:	f006 fa6f 	bl	800a5e4 <HAL_UARTEx_DisableFifoMode>
 8004106:	4603      	mov	r3, r0
 8004108:	2b00      	cmp	r3, #0
 800410a:	d001      	beq.n	8004110 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800410c:	f7fe f96e 	bl	80023ec <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8004110:	bf00      	nop
 8004112:	bd80      	pop	{r7, pc}
 8004114:	20006a6c 	.word	0x20006a6c
 8004118:	40004c00 	.word	0x40004c00

0800411c <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8004120:	4b22      	ldr	r3, [pc, #136]	@ (80041ac <MX_UART5_Init+0x90>)
 8004122:	4a23      	ldr	r2, [pc, #140]	@ (80041b0 <MX_UART5_Init+0x94>)
 8004124:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8004126:	4b21      	ldr	r3, [pc, #132]	@ (80041ac <MX_UART5_Init+0x90>)
 8004128:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800412c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800412e:	4b1f      	ldr	r3, [pc, #124]	@ (80041ac <MX_UART5_Init+0x90>)
 8004130:	2200      	movs	r2, #0
 8004132:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8004134:	4b1d      	ldr	r3, [pc, #116]	@ (80041ac <MX_UART5_Init+0x90>)
 8004136:	2200      	movs	r2, #0
 8004138:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800413a:	4b1c      	ldr	r3, [pc, #112]	@ (80041ac <MX_UART5_Init+0x90>)
 800413c:	2200      	movs	r2, #0
 800413e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8004140:	4b1a      	ldr	r3, [pc, #104]	@ (80041ac <MX_UART5_Init+0x90>)
 8004142:	220c      	movs	r2, #12
 8004144:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004146:	4b19      	ldr	r3, [pc, #100]	@ (80041ac <MX_UART5_Init+0x90>)
 8004148:	2200      	movs	r2, #0
 800414a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800414c:	4b17      	ldr	r3, [pc, #92]	@ (80041ac <MX_UART5_Init+0x90>)
 800414e:	2200      	movs	r2, #0
 8004150:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004152:	4b16      	ldr	r3, [pc, #88]	@ (80041ac <MX_UART5_Init+0x90>)
 8004154:	2200      	movs	r2, #0
 8004156:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004158:	4b14      	ldr	r3, [pc, #80]	@ (80041ac <MX_UART5_Init+0x90>)
 800415a:	2200      	movs	r2, #0
 800415c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800415e:	4b13      	ldr	r3, [pc, #76]	@ (80041ac <MX_UART5_Init+0x90>)
 8004160:	2200      	movs	r2, #0
 8004162:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8004164:	4811      	ldr	r0, [pc, #68]	@ (80041ac <MX_UART5_Init+0x90>)
 8004166:	f003 ffc1 	bl	80080ec <HAL_UART_Init>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d001      	beq.n	8004174 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8004170:	f7fe f93c 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004174:	2100      	movs	r1, #0
 8004176:	480d      	ldr	r0, [pc, #52]	@ (80041ac <MX_UART5_Init+0x90>)
 8004178:	f006 fa6d 	bl	800a656 <HAL_UARTEx_SetTxFifoThreshold>
 800417c:	4603      	mov	r3, r0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d001      	beq.n	8004186 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8004182:	f7fe f933 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004186:	2100      	movs	r1, #0
 8004188:	4808      	ldr	r0, [pc, #32]	@ (80041ac <MX_UART5_Init+0x90>)
 800418a:	f006 faa2 	bl	800a6d2 <HAL_UARTEx_SetRxFifoThreshold>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8004194:	f7fe f92a 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8004198:	4804      	ldr	r0, [pc, #16]	@ (80041ac <MX_UART5_Init+0x90>)
 800419a:	f006 fa23 	bl	800a5e4 <HAL_UARTEx_DisableFifoMode>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d001      	beq.n	80041a8 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 80041a4:	f7fe f922 	bl	80023ec <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80041a8:	bf00      	nop
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	20006b00 	.word	0x20006b00
 80041b0:	40005000 	.word	0x40005000

080041b4 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80041b8:	4b22      	ldr	r3, [pc, #136]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041ba:	4a23      	ldr	r2, [pc, #140]	@ (8004248 <MX_USART1_UART_Init+0x94>)
 80041bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38600;
 80041be:	4b21      	ldr	r3, [pc, #132]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041c0:	f249 62c8 	movw	r2, #38600	@ 0x96c8
 80041c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80041c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80041cc:	4b1d      	ldr	r3, [pc, #116]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80041d2:	4b1c      	ldr	r3, [pc, #112]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80041d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041da:	220c      	movs	r2, #12
 80041dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80041de:	4b19      	ldr	r3, [pc, #100]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041e0:	2200      	movs	r2, #0
 80041e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80041e4:	4b17      	ldr	r3, [pc, #92]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041e6:	2200      	movs	r2, #0
 80041e8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80041ea:	4b16      	ldr	r3, [pc, #88]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041ec:	2200      	movs	r2, #0
 80041ee:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80041f0:	4b14      	ldr	r3, [pc, #80]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041f2:	2200      	movs	r2, #0
 80041f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80041f6:	4b13      	ldr	r3, [pc, #76]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80041fc:	4811      	ldr	r0, [pc, #68]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 80041fe:	f003 ff75 	bl	80080ec <HAL_UART_Init>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004208:	f7fe f8f0 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800420c:	2100      	movs	r1, #0
 800420e:	480d      	ldr	r0, [pc, #52]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 8004210:	f006 fa21 	bl	800a656 <HAL_UARTEx_SetTxFifoThreshold>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d001      	beq.n	800421e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800421a:	f7fe f8e7 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800421e:	2100      	movs	r1, #0
 8004220:	4808      	ldr	r0, [pc, #32]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 8004222:	f006 fa56 	bl	800a6d2 <HAL_UARTEx_SetRxFifoThreshold>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800422c:	f7fe f8de 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004230:	4804      	ldr	r0, [pc, #16]	@ (8004244 <MX_USART1_UART_Init+0x90>)
 8004232:	f006 f9d7 	bl	800a5e4 <HAL_UARTEx_DisableFifoMode>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d001      	beq.n	8004240 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800423c:	f7fe f8d6 	bl	80023ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004240:	bf00      	nop
 8004242:	bd80      	pop	{r7, pc}
 8004244:	20006b94 	.word	0x20006b94
 8004248:	40013800 	.word	0x40013800

0800424c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8004250:	4b22      	ldr	r3, [pc, #136]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 8004252:	4a23      	ldr	r2, [pc, #140]	@ (80042e0 <MX_USART3_UART_Init+0x94>)
 8004254:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8004256:	4b21      	ldr	r3, [pc, #132]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 8004258:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800425c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800425e:	4b1f      	ldr	r3, [pc, #124]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 8004260:	2200      	movs	r2, #0
 8004262:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8004264:	4b1d      	ldr	r3, [pc, #116]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 8004266:	2200      	movs	r2, #0
 8004268:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800426a:	4b1c      	ldr	r3, [pc, #112]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 800426c:	2200      	movs	r2, #0
 800426e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004270:	4b1a      	ldr	r3, [pc, #104]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 8004272:	220c      	movs	r2, #12
 8004274:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004276:	4b19      	ldr	r3, [pc, #100]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 8004278:	2200      	movs	r2, #0
 800427a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800427c:	4b17      	ldr	r3, [pc, #92]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 800427e:	2200      	movs	r2, #0
 8004280:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004282:	4b16      	ldr	r3, [pc, #88]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 8004284:	2200      	movs	r2, #0
 8004286:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004288:	4b14      	ldr	r3, [pc, #80]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 800428a:	2200      	movs	r2, #0
 800428c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800428e:	4b13      	ldr	r3, [pc, #76]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 8004290:	2200      	movs	r2, #0
 8004292:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8004294:	4811      	ldr	r0, [pc, #68]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 8004296:	f003 ff29 	bl	80080ec <HAL_UART_Init>
 800429a:	4603      	mov	r3, r0
 800429c:	2b00      	cmp	r3, #0
 800429e:	d001      	beq.n	80042a4 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80042a0:	f7fe f8a4 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80042a4:	2100      	movs	r1, #0
 80042a6:	480d      	ldr	r0, [pc, #52]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 80042a8:	f006 f9d5 	bl	800a656 <HAL_UARTEx_SetTxFifoThreshold>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d001      	beq.n	80042b6 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80042b2:	f7fe f89b 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80042b6:	2100      	movs	r1, #0
 80042b8:	4808      	ldr	r0, [pc, #32]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 80042ba:	f006 fa0a 	bl	800a6d2 <HAL_UARTEx_SetRxFifoThreshold>
 80042be:	4603      	mov	r3, r0
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d001      	beq.n	80042c8 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80042c4:	f7fe f892 	bl	80023ec <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80042c8:	4804      	ldr	r0, [pc, #16]	@ (80042dc <MX_USART3_UART_Init+0x90>)
 80042ca:	f006 f98b 	bl	800a5e4 <HAL_UARTEx_DisableFifoMode>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80042d4:	f7fe f88a 	bl	80023ec <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80042d8:	bf00      	nop
 80042da:	bd80      	pop	{r7, pc}
 80042dc:	20006c28 	.word	0x20006c28
 80042e0:	40004800 	.word	0x40004800

080042e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b0a8      	sub	sp, #160	@ 0xa0
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042ec:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80042f0:	2200      	movs	r2, #0
 80042f2:	601a      	str	r2, [r3, #0]
 80042f4:	605a      	str	r2, [r3, #4]
 80042f6:	609a      	str	r2, [r3, #8]
 80042f8:	60da      	str	r2, [r3, #12]
 80042fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042fc:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004300:	2254      	movs	r2, #84	@ 0x54
 8004302:	2100      	movs	r1, #0
 8004304:	4618      	mov	r0, r3
 8004306:	f00a fd1d 	bl	800ed44 <memset>
  if(uartHandle->Instance==LPUART1)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4aa3      	ldr	r2, [pc, #652]	@ (800459c <HAL_UART_MspInit+0x2b8>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d144      	bne.n	800439e <HAL_UART_MspInit+0xba>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004314:	2320      	movs	r3, #32
 8004316:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8004318:	2300      	movs	r3, #0
 800431a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800431c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004320:	4618      	mov	r0, r3
 8004322:	f002 fb19 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d001      	beq.n	8004330 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800432c:	f7fe f85e 	bl	80023ec <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004330:	4b9b      	ldr	r3, [pc, #620]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004332:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004334:	4a9a      	ldr	r2, [pc, #616]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004336:	f043 0301 	orr.w	r3, r3, #1
 800433a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800433c:	4b98      	ldr	r3, [pc, #608]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 800433e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	637b      	str	r3, [r7, #52]	@ 0x34
 8004346:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004348:	4b95      	ldr	r3, [pc, #596]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 800434a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800434c:	4a94      	ldr	r2, [pc, #592]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 800434e:	f043 0301 	orr.w	r3, r3, #1
 8004352:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004354:	4b92      	ldr	r3, [pc, #584]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004358:	f003 0301 	and.w	r3, r3, #1
 800435c:	633b      	str	r3, [r7, #48]	@ 0x30
 800435e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8004360:	230c      	movs	r3, #12
 8004362:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004366:	2302      	movs	r3, #2
 8004368:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800436c:	2300      	movs	r3, #0
 800436e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004372:	2300      	movs	r3, #0
 8004374:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8004378:	230c      	movs	r3, #12
 800437a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800437e:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8004382:	4619      	mov	r1, r3
 8004384:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004388:	f000 fc28 	bl	8004bdc <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800438c:	2200      	movs	r2, #0
 800438e:	2100      	movs	r1, #0
 8004390:	205b      	movs	r0, #91	@ 0x5b
 8004392:	f000 fb20 	bl	80049d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8004396:	205b      	movs	r0, #91	@ 0x5b
 8004398:	f000 fb37 	bl	8004a0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800439c:	e155      	b.n	800464a <HAL_UART_MspInit+0x366>
  else if(uartHandle->Instance==UART4)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	4a80      	ldr	r2, [pc, #512]	@ (80045a4 <HAL_UART_MspInit+0x2c0>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d144      	bne.n	8004432 <HAL_UART_MspInit+0x14e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80043a8:	2308      	movs	r3, #8
 80043aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80043ac:	2300      	movs	r3, #0
 80043ae:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043b0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80043b4:	4618      	mov	r0, r3
 80043b6:	f002 facf 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 80043ba:	4603      	mov	r3, r0
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d001      	beq.n	80043c4 <HAL_UART_MspInit+0xe0>
      Error_Handler();
 80043c0:	f7fe f814 	bl	80023ec <Error_Handler>
    __HAL_RCC_UART4_CLK_ENABLE();
 80043c4:	4b76      	ldr	r3, [pc, #472]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 80043c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c8:	4a75      	ldr	r2, [pc, #468]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 80043ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80043ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80043d0:	4b73      	ldr	r3, [pc, #460]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 80043d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043dc:	4b70      	ldr	r3, [pc, #448]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 80043de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e0:	4a6f      	ldr	r2, [pc, #444]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 80043e2:	f043 0304 	orr.w	r3, r3, #4
 80043e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043e8:	4b6d      	ldr	r3, [pc, #436]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 80043ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ec:	f003 0304 	and.w	r3, r3, #4
 80043f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80043f4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80043f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043fc:	2302      	movs	r3, #2
 80043fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004402:	2300      	movs	r3, #0
 8004404:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004408:	2300      	movs	r3, #0
 800440a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 800440e:	2305      	movs	r3, #5
 8004410:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004414:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8004418:	4619      	mov	r1, r3
 800441a:	4863      	ldr	r0, [pc, #396]	@ (80045a8 <HAL_UART_MspInit+0x2c4>)
 800441c:	f000 fbde 	bl	8004bdc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8004420:	2200      	movs	r2, #0
 8004422:	2100      	movs	r1, #0
 8004424:	2034      	movs	r0, #52	@ 0x34
 8004426:	f000 fad6 	bl	80049d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800442a:	2034      	movs	r0, #52	@ 0x34
 800442c:	f000 faed 	bl	8004a0a <HAL_NVIC_EnableIRQ>
}
 8004430:	e10b      	b.n	800464a <HAL_UART_MspInit+0x366>
  else if(uartHandle->Instance==UART5)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a5d      	ldr	r2, [pc, #372]	@ (80045ac <HAL_UART_MspInit+0x2c8>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d165      	bne.n	8004508 <HAL_UART_MspInit+0x224>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 800443c:	2310      	movs	r3, #16
 800443e:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 8004440:	2300      	movs	r3, #0
 8004442:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004444:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8004448:	4618      	mov	r0, r3
 800444a:	f002 fa85 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 800444e:	4603      	mov	r3, r0
 8004450:	2b00      	cmp	r3, #0
 8004452:	d001      	beq.n	8004458 <HAL_UART_MspInit+0x174>
      Error_Handler();
 8004454:	f7fd ffca 	bl	80023ec <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 8004458:	4b51      	ldr	r3, [pc, #324]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 800445a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800445c:	4a50      	ldr	r2, [pc, #320]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 800445e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004462:	6593      	str	r3, [r2, #88]	@ 0x58
 8004464:	4b4e      	ldr	r3, [pc, #312]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004466:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004468:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800446c:	627b      	str	r3, [r7, #36]	@ 0x24
 800446e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004470:	4b4b      	ldr	r3, [pc, #300]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004474:	4a4a      	ldr	r2, [pc, #296]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004476:	f043 0304 	orr.w	r3, r3, #4
 800447a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800447c:	4b48      	ldr	r3, [pc, #288]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 800447e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004480:	f003 0304 	and.w	r3, r3, #4
 8004484:	623b      	str	r3, [r7, #32]
 8004486:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004488:	4b45      	ldr	r3, [pc, #276]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 800448a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800448c:	4a44      	ldr	r2, [pc, #272]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 800448e:	f043 0308 	orr.w	r3, r3, #8
 8004492:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004494:	4b42      	ldr	r3, [pc, #264]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004496:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004498:	f003 0308 	and.w	r3, r3, #8
 800449c:	61fb      	str	r3, [r7, #28]
 800449e:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80044a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044a8:	2302      	movs	r3, #2
 80044aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044ae:	2300      	movs	r3, #0
 80044b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044b4:	2300      	movs	r3, #0
 80044b6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80044ba:	2305      	movs	r3, #5
 80044bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044c0:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80044c4:	4619      	mov	r1, r3
 80044c6:	4838      	ldr	r0, [pc, #224]	@ (80045a8 <HAL_UART_MspInit+0x2c4>)
 80044c8:	f000 fb88 	bl	8004bdc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80044cc:	2304      	movs	r3, #4
 80044ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044d2:	2302      	movs	r3, #2
 80044d4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d8:	2300      	movs	r3, #0
 80044da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044de:	2300      	movs	r3, #0
 80044e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80044e4:	2305      	movs	r3, #5
 80044e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80044ea:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80044ee:	4619      	mov	r1, r3
 80044f0:	482f      	ldr	r0, [pc, #188]	@ (80045b0 <HAL_UART_MspInit+0x2cc>)
 80044f2:	f000 fb73 	bl	8004bdc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80044f6:	2200      	movs	r2, #0
 80044f8:	2100      	movs	r1, #0
 80044fa:	2035      	movs	r0, #53	@ 0x35
 80044fc:	f000 fa6b 	bl	80049d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8004500:	2035      	movs	r0, #53	@ 0x35
 8004502:	f000 fa82 	bl	8004a0a <HAL_NVIC_EnableIRQ>
}
 8004506:	e0a0      	b.n	800464a <HAL_UART_MspInit+0x366>
  else if(uartHandle->Instance==USART1)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a29      	ldr	r2, [pc, #164]	@ (80045b4 <HAL_UART_MspInit+0x2d0>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d152      	bne.n	80045b8 <HAL_UART_MspInit+0x2d4>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004512:	2301      	movs	r3, #1
 8004514:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004516:	2300      	movs	r3, #0
 8004518:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800451a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800451e:	4618      	mov	r0, r3
 8004520:	f002 fa1a 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 8004524:	4603      	mov	r3, r0
 8004526:	2b00      	cmp	r3, #0
 8004528:	d001      	beq.n	800452e <HAL_UART_MspInit+0x24a>
      Error_Handler();
 800452a:	f7fd ff5f 	bl	80023ec <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800452e:	4b1c      	ldr	r3, [pc, #112]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004530:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004532:	4a1b      	ldr	r2, [pc, #108]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004534:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004538:	6613      	str	r3, [r2, #96]	@ 0x60
 800453a:	4b19      	ldr	r3, [pc, #100]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 800453c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800453e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004542:	61bb      	str	r3, [r7, #24]
 8004544:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004546:	4b16      	ldr	r3, [pc, #88]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004548:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800454a:	4a15      	ldr	r2, [pc, #84]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 800454c:	f043 0304 	orr.w	r3, r3, #4
 8004550:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004552:	4b13      	ldr	r3, [pc, #76]	@ (80045a0 <HAL_UART_MspInit+0x2bc>)
 8004554:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	617b      	str	r3, [r7, #20]
 800455c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800455e:	2330      	movs	r3, #48	@ 0x30
 8004560:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004564:	2302      	movs	r3, #2
 8004566:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800456a:	2300      	movs	r3, #0
 800456c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004570:	2300      	movs	r3, #0
 8004572:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004576:	2307      	movs	r3, #7
 8004578:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800457c:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8004580:	4619      	mov	r1, r3
 8004582:	4809      	ldr	r0, [pc, #36]	@ (80045a8 <HAL_UART_MspInit+0x2c4>)
 8004584:	f000 fb2a 	bl	8004bdc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004588:	2200      	movs	r2, #0
 800458a:	2100      	movs	r1, #0
 800458c:	2025      	movs	r0, #37	@ 0x25
 800458e:	f000 fa22 	bl	80049d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004592:	2025      	movs	r0, #37	@ 0x25
 8004594:	f000 fa39 	bl	8004a0a <HAL_NVIC_EnableIRQ>
}
 8004598:	e057      	b.n	800464a <HAL_UART_MspInit+0x366>
 800459a:	bf00      	nop
 800459c:	40008000 	.word	0x40008000
 80045a0:	40021000 	.word	0x40021000
 80045a4:	40004c00 	.word	0x40004c00
 80045a8:	48000800 	.word	0x48000800
 80045ac:	40005000 	.word	0x40005000
 80045b0:	48000c00 	.word	0x48000c00
 80045b4:	40013800 	.word	0x40013800
  else if(uartHandle->Instance==USART3)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a25      	ldr	r2, [pc, #148]	@ (8004654 <HAL_UART_MspInit+0x370>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d143      	bne.n	800464a <HAL_UART_MspInit+0x366>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80045c2:	2304      	movs	r3, #4
 80045c4:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80045c6:	2300      	movs	r3, #0
 80045c8:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80045ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80045ce:	4618      	mov	r0, r3
 80045d0:	f002 f9c2 	bl	8006958 <HAL_RCCEx_PeriphCLKConfig>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <HAL_UART_MspInit+0x2fa>
      Error_Handler();
 80045da:	f7fd ff07 	bl	80023ec <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80045de:	4b1e      	ldr	r3, [pc, #120]	@ (8004658 <HAL_UART_MspInit+0x374>)
 80045e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045e2:	4a1d      	ldr	r2, [pc, #116]	@ (8004658 <HAL_UART_MspInit+0x374>)
 80045e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80045e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80045ea:	4b1b      	ldr	r3, [pc, #108]	@ (8004658 <HAL_UART_MspInit+0x374>)
 80045ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045f2:	613b      	str	r3, [r7, #16]
 80045f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80045f6:	4b18      	ldr	r3, [pc, #96]	@ (8004658 <HAL_UART_MspInit+0x374>)
 80045f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045fa:	4a17      	ldr	r2, [pc, #92]	@ (8004658 <HAL_UART_MspInit+0x374>)
 80045fc:	f043 0302 	orr.w	r3, r3, #2
 8004600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004602:	4b15      	ldr	r3, [pc, #84]	@ (8004658 <HAL_UART_MspInit+0x374>)
 8004604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004606:	f003 0302 	and.w	r3, r3, #2
 800460a:	60fb      	str	r3, [r7, #12]
 800460c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800460e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004612:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004616:	2302      	movs	r3, #2
 8004618:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800461c:	2300      	movs	r3, #0
 800461e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004622:	2300      	movs	r3, #0
 8004624:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004628:	2307      	movs	r3, #7
 800462a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800462e:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8004632:	4619      	mov	r1, r3
 8004634:	4809      	ldr	r0, [pc, #36]	@ (800465c <HAL_UART_MspInit+0x378>)
 8004636:	f000 fad1 	bl	8004bdc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800463a:	2200      	movs	r2, #0
 800463c:	2100      	movs	r1, #0
 800463e:	2027      	movs	r0, #39	@ 0x27
 8004640:	f000 f9c9 	bl	80049d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004644:	2027      	movs	r0, #39	@ 0x27
 8004646:	f000 f9e0 	bl	8004a0a <HAL_NVIC_EnableIRQ>
}
 800464a:	bf00      	nop
 800464c:	37a0      	adds	r7, #160	@ 0xa0
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40004800 	.word	0x40004800
 8004658:	40021000 	.word	0x40021000
 800465c:	48000400 	.word	0x48000400

08004660 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004660:	480d      	ldr	r0, [pc, #52]	@ (8004698 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004662:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004664:	f7ff fc54 	bl	8003f10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004668:	480c      	ldr	r0, [pc, #48]	@ (800469c <LoopForever+0x6>)
  ldr r1, =_edata
 800466a:	490d      	ldr	r1, [pc, #52]	@ (80046a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800466c:	4a0d      	ldr	r2, [pc, #52]	@ (80046a4 <LoopForever+0xe>)
  movs r3, #0
 800466e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004670:	e002      	b.n	8004678 <LoopCopyDataInit>

08004672 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004672:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004674:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004676:	3304      	adds	r3, #4

08004678 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004678:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800467a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800467c:	d3f9      	bcc.n	8004672 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800467e:	4a0a      	ldr	r2, [pc, #40]	@ (80046a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004680:	4c0a      	ldr	r4, [pc, #40]	@ (80046ac <LoopForever+0x16>)
  movs r3, #0
 8004682:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004684:	e001      	b.n	800468a <LoopFillZerobss>

08004686 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004686:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004688:	3204      	adds	r2, #4

0800468a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800468a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800468c:	d3fb      	bcc.n	8004686 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800468e:	f00a fbd3 	bl	800ee38 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004692:	f7fd fac5 	bl	8001c20 <main>

08004696 <LoopForever>:

LoopForever:
    b LoopForever
 8004696:	e7fe      	b.n	8004696 <LoopForever>
  ldr   r0, =_estack
 8004698:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800469c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046a0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80046a4:	08013e50 	.word	0x08013e50
  ldr r2, =_sbss
 80046a8:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80046ac:	20006e40 	.word	0x20006e40

080046b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80046b0:	e7fe      	b.n	80046b0 <ADC1_2_IRQHandler>

080046b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b082      	sub	sp, #8
 80046b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80046b8:	2300      	movs	r3, #0
 80046ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046bc:	2003      	movs	r0, #3
 80046be:	f000 f97f 	bl	80049c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80046c2:	2007      	movs	r0, #7
 80046c4:	f000 f80e 	bl	80046e4 <HAL_InitTick>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d002      	beq.n	80046d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	71fb      	strb	r3, [r7, #7]
 80046d2:	e001      	b.n	80046d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80046d4:	f7ff fad0 	bl	8003c78 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80046d8:	79fb      	ldrb	r3, [r7, #7]

}
 80046da:	4618      	mov	r0, r3
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
	...

080046e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80046ec:	2300      	movs	r3, #0
 80046ee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80046f0:	4b16      	ldr	r3, [pc, #88]	@ (800474c <HAL_InitTick+0x68>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d022      	beq.n	800473e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80046f8:	4b15      	ldr	r3, [pc, #84]	@ (8004750 <HAL_InitTick+0x6c>)
 80046fa:	681a      	ldr	r2, [r3, #0]
 80046fc:	4b13      	ldr	r3, [pc, #76]	@ (800474c <HAL_InitTick+0x68>)
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004704:	fbb1 f3f3 	udiv	r3, r1, r3
 8004708:	fbb2 f3f3 	udiv	r3, r2, r3
 800470c:	4618      	mov	r0, r3
 800470e:	f000 f998 	bl	8004a42 <HAL_SYSTICK_Config>
 8004712:	4603      	mov	r3, r0
 8004714:	2b00      	cmp	r3, #0
 8004716:	d10f      	bne.n	8004738 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2b0f      	cmp	r3, #15
 800471c:	d809      	bhi.n	8004732 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800471e:	2200      	movs	r2, #0
 8004720:	6879      	ldr	r1, [r7, #4]
 8004722:	f04f 30ff 	mov.w	r0, #4294967295
 8004726:	f000 f956 	bl	80049d6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800472a:	4a0a      	ldr	r2, [pc, #40]	@ (8004754 <HAL_InitTick+0x70>)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6013      	str	r3, [r2, #0]
 8004730:	e007      	b.n	8004742 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	73fb      	strb	r3, [r7, #15]
 8004736:	e004      	b.n	8004742 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	73fb      	strb	r3, [r7, #15]
 800473c:	e001      	b.n	8004742 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004742:	7bfb      	ldrb	r3, [r7, #15]
}
 8004744:	4618      	mov	r0, r3
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	20000010 	.word	0x20000010
 8004750:	20000008 	.word	0x20000008
 8004754:	2000000c 	.word	0x2000000c

08004758 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004758:	b480      	push	{r7}
 800475a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800475c:	4b05      	ldr	r3, [pc, #20]	@ (8004774 <HAL_IncTick+0x1c>)
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	4b05      	ldr	r3, [pc, #20]	@ (8004778 <HAL_IncTick+0x20>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4413      	add	r3, r2
 8004766:	4a03      	ldr	r2, [pc, #12]	@ (8004774 <HAL_IncTick+0x1c>)
 8004768:	6013      	str	r3, [r2, #0]
}
 800476a:	bf00      	nop
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr
 8004774:	20006cbc 	.word	0x20006cbc
 8004778:	20000010 	.word	0x20000010

0800477c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800477c:	b480      	push	{r7}
 800477e:	af00      	add	r7, sp, #0
  return uwTick;
 8004780:	4b03      	ldr	r3, [pc, #12]	@ (8004790 <HAL_GetTick+0x14>)
 8004782:	681b      	ldr	r3, [r3, #0]
}
 8004784:	4618      	mov	r0, r3
 8004786:	46bd      	mov	sp, r7
 8004788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop
 8004790:	20006cbc 	.word	0x20006cbc

08004794 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800479c:	f7ff ffee 	bl	800477c <HAL_GetTick>
 80047a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ac:	d004      	beq.n	80047b8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80047ae:	4b09      	ldr	r3, [pc, #36]	@ (80047d4 <HAL_Delay+0x40>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	4413      	add	r3, r2
 80047b6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80047b8:	bf00      	nop
 80047ba:	f7ff ffdf 	bl	800477c <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	68fa      	ldr	r2, [r7, #12]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d8f7      	bhi.n	80047ba <HAL_Delay+0x26>
  {
  }
}
 80047ca:	bf00      	nop
 80047cc:	bf00      	nop
 80047ce:	3710      	adds	r7, #16
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	20000010 	.word	0x20000010

080047d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f003 0307 	and.w	r3, r3, #7
 80047e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047e8:	4b0c      	ldr	r3, [pc, #48]	@ (800481c <__NVIC_SetPriorityGrouping+0x44>)
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047ee:	68ba      	ldr	r2, [r7, #8]
 80047f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80047f4:	4013      	ands	r3, r2
 80047f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004800:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004804:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004808:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800480a:	4a04      	ldr	r2, [pc, #16]	@ (800481c <__NVIC_SetPriorityGrouping+0x44>)
 800480c:	68bb      	ldr	r3, [r7, #8]
 800480e:	60d3      	str	r3, [r2, #12]
}
 8004810:	bf00      	nop
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr
 800481c:	e000ed00 	.word	0xe000ed00

08004820 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004820:	b480      	push	{r7}
 8004822:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004824:	4b04      	ldr	r3, [pc, #16]	@ (8004838 <__NVIC_GetPriorityGrouping+0x18>)
 8004826:	68db      	ldr	r3, [r3, #12]
 8004828:	0a1b      	lsrs	r3, r3, #8
 800482a:	f003 0307 	and.w	r3, r3, #7
}
 800482e:	4618      	mov	r0, r3
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr
 8004838:	e000ed00 	.word	0xe000ed00

0800483c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	4603      	mov	r3, r0
 8004844:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800484a:	2b00      	cmp	r3, #0
 800484c:	db0b      	blt.n	8004866 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800484e:	79fb      	ldrb	r3, [r7, #7]
 8004850:	f003 021f 	and.w	r2, r3, #31
 8004854:	4907      	ldr	r1, [pc, #28]	@ (8004874 <__NVIC_EnableIRQ+0x38>)
 8004856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800485a:	095b      	lsrs	r3, r3, #5
 800485c:	2001      	movs	r0, #1
 800485e:	fa00 f202 	lsl.w	r2, r0, r2
 8004862:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	e000e100 	.word	0xe000e100

08004878 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004878:	b480      	push	{r7}
 800487a:	b083      	sub	sp, #12
 800487c:	af00      	add	r7, sp, #0
 800487e:	4603      	mov	r3, r0
 8004880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004886:	2b00      	cmp	r3, #0
 8004888:	db12      	blt.n	80048b0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800488a:	79fb      	ldrb	r3, [r7, #7]
 800488c:	f003 021f 	and.w	r2, r3, #31
 8004890:	490a      	ldr	r1, [pc, #40]	@ (80048bc <__NVIC_DisableIRQ+0x44>)
 8004892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004896:	095b      	lsrs	r3, r3, #5
 8004898:	2001      	movs	r0, #1
 800489a:	fa00 f202 	lsl.w	r2, r0, r2
 800489e:	3320      	adds	r3, #32
 80048a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80048a4:	f3bf 8f4f 	dsb	sy
}
 80048a8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80048aa:	f3bf 8f6f 	isb	sy
}
 80048ae:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80048b0:	bf00      	nop
 80048b2:	370c      	adds	r7, #12
 80048b4:	46bd      	mov	sp, r7
 80048b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ba:	4770      	bx	lr
 80048bc:	e000e100 	.word	0xe000e100

080048c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	4603      	mov	r3, r0
 80048c8:	6039      	str	r1, [r7, #0]
 80048ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	db0a      	blt.n	80048ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	b2da      	uxtb	r2, r3
 80048d8:	490c      	ldr	r1, [pc, #48]	@ (800490c <__NVIC_SetPriority+0x4c>)
 80048da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048de:	0112      	lsls	r2, r2, #4
 80048e0:	b2d2      	uxtb	r2, r2
 80048e2:	440b      	add	r3, r1
 80048e4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80048e8:	e00a      	b.n	8004900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	b2da      	uxtb	r2, r3
 80048ee:	4908      	ldr	r1, [pc, #32]	@ (8004910 <__NVIC_SetPriority+0x50>)
 80048f0:	79fb      	ldrb	r3, [r7, #7]
 80048f2:	f003 030f 	and.w	r3, r3, #15
 80048f6:	3b04      	subs	r3, #4
 80048f8:	0112      	lsls	r2, r2, #4
 80048fa:	b2d2      	uxtb	r2, r2
 80048fc:	440b      	add	r3, r1
 80048fe:	761a      	strb	r2, [r3, #24]
}
 8004900:	bf00      	nop
 8004902:	370c      	adds	r7, #12
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr
 800490c:	e000e100 	.word	0xe000e100
 8004910:	e000ed00 	.word	0xe000ed00

08004914 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004914:	b480      	push	{r7}
 8004916:	b089      	sub	sp, #36	@ 0x24
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f003 0307 	and.w	r3, r3, #7
 8004926:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	f1c3 0307 	rsb	r3, r3, #7
 800492e:	2b04      	cmp	r3, #4
 8004930:	bf28      	it	cs
 8004932:	2304      	movcs	r3, #4
 8004934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004936:	69fb      	ldr	r3, [r7, #28]
 8004938:	3304      	adds	r3, #4
 800493a:	2b06      	cmp	r3, #6
 800493c:	d902      	bls.n	8004944 <NVIC_EncodePriority+0x30>
 800493e:	69fb      	ldr	r3, [r7, #28]
 8004940:	3b03      	subs	r3, #3
 8004942:	e000      	b.n	8004946 <NVIC_EncodePriority+0x32>
 8004944:	2300      	movs	r3, #0
 8004946:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004948:	f04f 32ff 	mov.w	r2, #4294967295
 800494c:	69bb      	ldr	r3, [r7, #24]
 800494e:	fa02 f303 	lsl.w	r3, r2, r3
 8004952:	43da      	mvns	r2, r3
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	401a      	ands	r2, r3
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800495c:	f04f 31ff 	mov.w	r1, #4294967295
 8004960:	697b      	ldr	r3, [r7, #20]
 8004962:	fa01 f303 	lsl.w	r3, r1, r3
 8004966:	43d9      	mvns	r1, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800496c:	4313      	orrs	r3, r2
         );
}
 800496e:	4618      	mov	r0, r3
 8004970:	3724      	adds	r7, #36	@ 0x24
 8004972:	46bd      	mov	sp, r7
 8004974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004978:	4770      	bx	lr
	...

0800497c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b082      	sub	sp, #8
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	3b01      	subs	r3, #1
 8004988:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800498c:	d301      	bcc.n	8004992 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800498e:	2301      	movs	r3, #1
 8004990:	e00f      	b.n	80049b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004992:	4a0a      	ldr	r2, [pc, #40]	@ (80049bc <SysTick_Config+0x40>)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	3b01      	subs	r3, #1
 8004998:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800499a:	210f      	movs	r1, #15
 800499c:	f04f 30ff 	mov.w	r0, #4294967295
 80049a0:	f7ff ff8e 	bl	80048c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80049a4:	4b05      	ldr	r3, [pc, #20]	@ (80049bc <SysTick_Config+0x40>)
 80049a6:	2200      	movs	r2, #0
 80049a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049aa:	4b04      	ldr	r3, [pc, #16]	@ (80049bc <SysTick_Config+0x40>)
 80049ac:	2207      	movs	r2, #7
 80049ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80049b0:	2300      	movs	r3, #0
}
 80049b2:	4618      	mov	r0, r3
 80049b4:	3708      	adds	r7, #8
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bd80      	pop	{r7, pc}
 80049ba:	bf00      	nop
 80049bc:	e000e010 	.word	0xe000e010

080049c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f7ff ff05 	bl	80047d8 <__NVIC_SetPriorityGrouping>
}
 80049ce:	bf00      	nop
 80049d0:	3708      	adds	r7, #8
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80049d6:	b580      	push	{r7, lr}
 80049d8:	b086      	sub	sp, #24
 80049da:	af00      	add	r7, sp, #0
 80049dc:	4603      	mov	r3, r0
 80049de:	60b9      	str	r1, [r7, #8]
 80049e0:	607a      	str	r2, [r7, #4]
 80049e2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80049e4:	f7ff ff1c 	bl	8004820 <__NVIC_GetPriorityGrouping>
 80049e8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80049ea:	687a      	ldr	r2, [r7, #4]
 80049ec:	68b9      	ldr	r1, [r7, #8]
 80049ee:	6978      	ldr	r0, [r7, #20]
 80049f0:	f7ff ff90 	bl	8004914 <NVIC_EncodePriority>
 80049f4:	4602      	mov	r2, r0
 80049f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049fa:	4611      	mov	r1, r2
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7ff ff5f 	bl	80048c0 <__NVIC_SetPriority>
}
 8004a02:	bf00      	nop
 8004a04:	3718      	adds	r7, #24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b082      	sub	sp, #8
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	4603      	mov	r3, r0
 8004a12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f7ff ff0f 	bl	800483c <__NVIC_EnableIRQ>
}
 8004a1e:	bf00      	nop
 8004a20:	3708      	adds	r7, #8
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}

08004a26 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004a26:	b580      	push	{r7, lr}
 8004a28:	b082      	sub	sp, #8
 8004a2a:	af00      	add	r7, sp, #0
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a34:	4618      	mov	r0, r3
 8004a36:	f7ff ff1f 	bl	8004878 <__NVIC_DisableIRQ>
}
 8004a3a:	bf00      	nop
 8004a3c:	3708      	adds	r7, #8
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b082      	sub	sp, #8
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f7ff ff96 	bl	800497c <SysTick_Config>
 8004a50:	4603      	mov	r3, r0
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3708      	adds	r7, #8
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}

08004a5a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b085      	sub	sp, #20
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a62:	2300      	movs	r3, #0
 8004a64:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004a6c:	b2db      	uxtb	r3, r3
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d005      	beq.n	8004a7e <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2204      	movs	r2, #4
 8004a76:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004a78:	2301      	movs	r3, #1
 8004a7a:	73fb      	strb	r3, [r7, #15]
 8004a7c:	e037      	b.n	8004aee <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 020e 	bic.w	r2, r2, #14
 8004a8c:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a98:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004a9c:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f022 0201 	bic.w	r2, r2, #1
 8004aac:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ab2:	f003 021f 	and.w	r2, r3, #31
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aba:	2101      	movs	r1, #1
 8004abc:	fa01 f202 	lsl.w	r2, r1, r2
 8004ac0:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004aca:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d00c      	beq.n	8004aee <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ade:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ae2:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004aec:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2201      	movs	r2, #1
 8004af2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	2200      	movs	r2, #0
 8004afa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8004afe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3714      	adds	r7, #20
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b14:	2300      	movs	r3, #0
 8004b16:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	2b02      	cmp	r3, #2
 8004b22:	d00d      	beq.n	8004b40 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2204      	movs	r2, #4
 8004b28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	73fb      	strb	r3, [r7, #15]
 8004b3e:	e047      	b.n	8004bd0 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 020e 	bic.w	r2, r2, #14
 8004b4e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 0201 	bic.w	r2, r2, #1
 8004b5e:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b6a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b6e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b74:	f003 021f 	and.w	r2, r3, #31
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7c:	2101      	movs	r1, #1
 8004b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8004b82:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004b8c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d00c      	beq.n	8004bb0 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b9a:	681a      	ldr	r2, [r3, #0]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ba0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ba4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004bae:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d003      	beq.n	8004bd0 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bcc:	6878      	ldr	r0, [r7, #4]
 8004bce:	4798      	blx	r3
    }
  }
  return status;
 8004bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3710      	adds	r7, #16
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bd80      	pop	{r7, pc}
	...

08004bdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b087      	sub	sp, #28
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004be6:	2300      	movs	r3, #0
 8004be8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004bea:	e15a      	b.n	8004ea2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	2101      	movs	r1, #1
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	f000 814c 	beq.w	8004e9c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	f003 0303 	and.w	r3, r3, #3
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d005      	beq.n	8004c1c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004c18:	2b02      	cmp	r3, #2
 8004c1a:	d130      	bne.n	8004c7e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	005b      	lsls	r3, r3, #1
 8004c26:	2203      	movs	r2, #3
 8004c28:	fa02 f303 	lsl.w	r3, r2, r3
 8004c2c:	43db      	mvns	r3, r3
 8004c2e:	693a      	ldr	r2, [r7, #16]
 8004c30:	4013      	ands	r3, r2
 8004c32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	68da      	ldr	r2, [r3, #12]
 8004c38:	697b      	ldr	r3, [r7, #20]
 8004c3a:	005b      	lsls	r3, r3, #1
 8004c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c40:	693a      	ldr	r2, [r7, #16]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	693a      	ldr	r2, [r7, #16]
 8004c4a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c52:	2201      	movs	r2, #1
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5a:	43db      	mvns	r3, r3
 8004c5c:	693a      	ldr	r2, [r7, #16]
 8004c5e:	4013      	ands	r3, r2
 8004c60:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	091b      	lsrs	r3, r3, #4
 8004c68:	f003 0201 	and.w	r2, r3, #1
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c72:	693a      	ldr	r2, [r7, #16]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f003 0303 	and.w	r3, r3, #3
 8004c86:	2b03      	cmp	r3, #3
 8004c88:	d017      	beq.n	8004cba <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	68db      	ldr	r3, [r3, #12]
 8004c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	2203      	movs	r2, #3
 8004c96:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9a:	43db      	mvns	r3, r3
 8004c9c:	693a      	ldr	r2, [r7, #16]
 8004c9e:	4013      	ands	r3, r2
 8004ca0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ca2:	683b      	ldr	r3, [r7, #0]
 8004ca4:	689a      	ldr	r2, [r3, #8]
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	005b      	lsls	r3, r3, #1
 8004caa:	fa02 f303 	lsl.w	r3, r2, r3
 8004cae:	693a      	ldr	r2, [r7, #16]
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	693a      	ldr	r2, [r7, #16]
 8004cb8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	f003 0303 	and.w	r3, r3, #3
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d123      	bne.n	8004d0e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004cc6:	697b      	ldr	r3, [r7, #20]
 8004cc8:	08da      	lsrs	r2, r3, #3
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	3208      	adds	r2, #8
 8004cce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004cd2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	f003 0307 	and.w	r3, r3, #7
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	220f      	movs	r2, #15
 8004cde:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce2:	43db      	mvns	r3, r3
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	4013      	ands	r3, r2
 8004ce8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	691a      	ldr	r2, [r3, #16]
 8004cee:	697b      	ldr	r3, [r7, #20]
 8004cf0:	f003 0307 	and.w	r3, r3, #7
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfa:	693a      	ldr	r2, [r7, #16]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	08da      	lsrs	r2, r3, #3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	3208      	adds	r2, #8
 8004d08:	6939      	ldr	r1, [r7, #16]
 8004d0a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	005b      	lsls	r3, r3, #1
 8004d18:	2203      	movs	r2, #3
 8004d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1e:	43db      	mvns	r3, r3
 8004d20:	693a      	ldr	r2, [r7, #16]
 8004d22:	4013      	ands	r3, r2
 8004d24:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f003 0203 	and.w	r2, r3, #3
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	005b      	lsls	r3, r3, #1
 8004d32:	fa02 f303 	lsl.w	r3, r2, r3
 8004d36:	693a      	ldr	r2, [r7, #16]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	693a      	ldr	r2, [r7, #16]
 8004d40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	f000 80a6 	beq.w	8004e9c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d50:	4b5b      	ldr	r3, [pc, #364]	@ (8004ec0 <HAL_GPIO_Init+0x2e4>)
 8004d52:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d54:	4a5a      	ldr	r2, [pc, #360]	@ (8004ec0 <HAL_GPIO_Init+0x2e4>)
 8004d56:	f043 0301 	orr.w	r3, r3, #1
 8004d5a:	6613      	str	r3, [r2, #96]	@ 0x60
 8004d5c:	4b58      	ldr	r3, [pc, #352]	@ (8004ec0 <HAL_GPIO_Init+0x2e4>)
 8004d5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	60bb      	str	r3, [r7, #8]
 8004d66:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d68:	4a56      	ldr	r2, [pc, #344]	@ (8004ec4 <HAL_GPIO_Init+0x2e8>)
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	089b      	lsrs	r3, r3, #2
 8004d6e:	3302      	adds	r3, #2
 8004d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d74:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	f003 0303 	and.w	r3, r3, #3
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	220f      	movs	r2, #15
 8004d80:	fa02 f303 	lsl.w	r3, r2, r3
 8004d84:	43db      	mvns	r3, r3
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	4013      	ands	r3, r2
 8004d8a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004d92:	d01f      	beq.n	8004dd4 <HAL_GPIO_Init+0x1f8>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	4a4c      	ldr	r2, [pc, #304]	@ (8004ec8 <HAL_GPIO_Init+0x2ec>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d019      	beq.n	8004dd0 <HAL_GPIO_Init+0x1f4>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	4a4b      	ldr	r2, [pc, #300]	@ (8004ecc <HAL_GPIO_Init+0x2f0>)
 8004da0:	4293      	cmp	r3, r2
 8004da2:	d013      	beq.n	8004dcc <HAL_GPIO_Init+0x1f0>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	4a4a      	ldr	r2, [pc, #296]	@ (8004ed0 <HAL_GPIO_Init+0x2f4>)
 8004da8:	4293      	cmp	r3, r2
 8004daa:	d00d      	beq.n	8004dc8 <HAL_GPIO_Init+0x1ec>
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	4a49      	ldr	r2, [pc, #292]	@ (8004ed4 <HAL_GPIO_Init+0x2f8>)
 8004db0:	4293      	cmp	r3, r2
 8004db2:	d007      	beq.n	8004dc4 <HAL_GPIO_Init+0x1e8>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a48      	ldr	r2, [pc, #288]	@ (8004ed8 <HAL_GPIO_Init+0x2fc>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d101      	bne.n	8004dc0 <HAL_GPIO_Init+0x1e4>
 8004dbc:	2305      	movs	r3, #5
 8004dbe:	e00a      	b.n	8004dd6 <HAL_GPIO_Init+0x1fa>
 8004dc0:	2306      	movs	r3, #6
 8004dc2:	e008      	b.n	8004dd6 <HAL_GPIO_Init+0x1fa>
 8004dc4:	2304      	movs	r3, #4
 8004dc6:	e006      	b.n	8004dd6 <HAL_GPIO_Init+0x1fa>
 8004dc8:	2303      	movs	r3, #3
 8004dca:	e004      	b.n	8004dd6 <HAL_GPIO_Init+0x1fa>
 8004dcc:	2302      	movs	r3, #2
 8004dce:	e002      	b.n	8004dd6 <HAL_GPIO_Init+0x1fa>
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	e000      	b.n	8004dd6 <HAL_GPIO_Init+0x1fa>
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	f002 0203 	and.w	r2, r2, #3
 8004ddc:	0092      	lsls	r2, r2, #2
 8004dde:	4093      	lsls	r3, r2
 8004de0:	693a      	ldr	r2, [r7, #16]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004de6:	4937      	ldr	r1, [pc, #220]	@ (8004ec4 <HAL_GPIO_Init+0x2e8>)
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	089b      	lsrs	r3, r3, #2
 8004dec:	3302      	adds	r3, #2
 8004dee:	693a      	ldr	r2, [r7, #16]
 8004df0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004df4:	4b39      	ldr	r3, [pc, #228]	@ (8004edc <HAL_GPIO_Init+0x300>)
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	43db      	mvns	r3, r3
 8004dfe:	693a      	ldr	r2, [r7, #16]
 8004e00:	4013      	ands	r3, r2
 8004e02:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e04:	683b      	ldr	r3, [r7, #0]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d003      	beq.n	8004e18 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004e10:	693a      	ldr	r2, [r7, #16]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	4313      	orrs	r3, r2
 8004e16:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e18:	4a30      	ldr	r2, [pc, #192]	@ (8004edc <HAL_GPIO_Init+0x300>)
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004e1e:	4b2f      	ldr	r3, [pc, #188]	@ (8004edc <HAL_GPIO_Init+0x300>)
 8004e20:	68db      	ldr	r3, [r3, #12]
 8004e22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	43db      	mvns	r3, r3
 8004e28:	693a      	ldr	r2, [r7, #16]
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d003      	beq.n	8004e42 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004e42:	4a26      	ldr	r2, [pc, #152]	@ (8004edc <HAL_GPIO_Init+0x300>)
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004e48:	4b24      	ldr	r3, [pc, #144]	@ (8004edc <HAL_GPIO_Init+0x300>)
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	43db      	mvns	r3, r3
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	4013      	ands	r3, r2
 8004e56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d003      	beq.n	8004e6c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004e6c:	4a1b      	ldr	r2, [pc, #108]	@ (8004edc <HAL_GPIO_Init+0x300>)
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004e72:	4b1a      	ldr	r3, [pc, #104]	@ (8004edc <HAL_GPIO_Init+0x300>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	43db      	mvns	r3, r3
 8004e7c:	693a      	ldr	r2, [r7, #16]
 8004e7e:	4013      	ands	r3, r2
 8004e80:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d003      	beq.n	8004e96 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004e96:	4a11      	ldr	r2, [pc, #68]	@ (8004edc <HAL_GPIO_Init+0x300>)
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	3301      	adds	r3, #1
 8004ea0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	fa22 f303 	lsr.w	r3, r2, r3
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f47f ae9d 	bne.w	8004bec <HAL_GPIO_Init+0x10>
  }
}
 8004eb2:	bf00      	nop
 8004eb4:	bf00      	nop
 8004eb6:	371c      	adds	r7, #28
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr
 8004ec0:	40021000 	.word	0x40021000
 8004ec4:	40010000 	.word	0x40010000
 8004ec8:	48000400 	.word	0x48000400
 8004ecc:	48000800 	.word	0x48000800
 8004ed0:	48000c00 	.word	0x48000c00
 8004ed4:	48001000 	.word	0x48001000
 8004ed8:	48001400 	.word	0x48001400
 8004edc:	40010400 	.word	0x40010400

08004ee0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ee0:	b480      	push	{r7}
 8004ee2:	b083      	sub	sp, #12
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	460b      	mov	r3, r1
 8004eea:	807b      	strh	r3, [r7, #2]
 8004eec:	4613      	mov	r3, r2
 8004eee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004ef0:	787b      	ldrb	r3, [r7, #1]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d003      	beq.n	8004efe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ef6:	887a      	ldrh	r2, [r7, #2]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004efc:	e002      	b.n	8004f04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004efe:	887a      	ldrh	r2, [r7, #2]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004f04:	bf00      	nop
 8004f06:	370c      	adds	r7, #12
 8004f08:	46bd      	mov	sp, r7
 8004f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0e:	4770      	bx	lr

08004f10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	4603      	mov	r3, r0
 8004f18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004f1a:	4b08      	ldr	r3, [pc, #32]	@ (8004f3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004f1c:	695a      	ldr	r2, [r3, #20]
 8004f1e:	88fb      	ldrh	r3, [r7, #6]
 8004f20:	4013      	ands	r3, r2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d006      	beq.n	8004f34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004f26:	4a05      	ldr	r2, [pc, #20]	@ (8004f3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004f28:	88fb      	ldrh	r3, [r7, #6]
 8004f2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004f2c:	88fb      	ldrh	r3, [r7, #6]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7fd fa48 	bl	80023c4 <HAL_GPIO_EXTI_Callback>
  }
}
 8004f34:	bf00      	nop
 8004f36:	3708      	adds	r7, #8
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	40010400 	.word	0x40010400

08004f40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d101      	bne.n	8004f52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e08d      	b.n	800506e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f58:	b2db      	uxtb	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d106      	bne.n	8004f6c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004f66:	6878      	ldr	r0, [r7, #4]
 8004f68:	f7fc fddc 	bl	8001b24 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2224      	movs	r2, #36	@ 0x24
 8004f70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f022 0201 	bic.w	r2, r2, #1
 8004f82:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	685a      	ldr	r2, [r3, #4]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004f90:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	689a      	ldr	r2, [r3, #8]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004fa0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d107      	bne.n	8004fba <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	689a      	ldr	r2, [r3, #8]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004fb6:	609a      	str	r2, [r3, #8]
 8004fb8:	e006      	b.n	8004fc8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	689a      	ldr	r2, [r3, #8]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004fc6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	2b02      	cmp	r3, #2
 8004fce:	d108      	bne.n	8004fe2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	685a      	ldr	r2, [r3, #4]
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fde:	605a      	str	r2, [r3, #4]
 8004fe0:	e007      	b.n	8004ff2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685a      	ldr	r2, [r3, #4]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ff0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	6812      	ldr	r2, [r2, #0]
 8004ffc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005000:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005004:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	68da      	ldr	r2, [r3, #12]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005014:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	691a      	ldr	r2, [r3, #16]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	695b      	ldr	r3, [r3, #20]
 800501e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	699b      	ldr	r3, [r3, #24]
 8005026:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	430a      	orrs	r2, r1
 800502e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	69d9      	ldr	r1, [r3, #28]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6a1a      	ldr	r2, [r3, #32]
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	430a      	orrs	r2, r1
 800503e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f042 0201 	orr.w	r2, r2, #1
 800504e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2220      	movs	r2, #32
 800505a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2200      	movs	r2, #0
 8005062:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800506c:	2300      	movs	r3, #0
}
 800506e:	4618      	mov	r0, r3
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}
	...

08005078 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b088      	sub	sp, #32
 800507c:	af02      	add	r7, sp, #8
 800507e:	60f8      	str	r0, [r7, #12]
 8005080:	4608      	mov	r0, r1
 8005082:	4611      	mov	r1, r2
 8005084:	461a      	mov	r2, r3
 8005086:	4603      	mov	r3, r0
 8005088:	817b      	strh	r3, [r7, #10]
 800508a:	460b      	mov	r3, r1
 800508c:	813b      	strh	r3, [r7, #8]
 800508e:	4613      	mov	r3, r2
 8005090:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b20      	cmp	r3, #32
 800509c:	f040 80f9 	bne.w	8005292 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80050a0:	6a3b      	ldr	r3, [r7, #32]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d002      	beq.n	80050ac <HAL_I2C_Mem_Write+0x34>
 80050a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d105      	bne.n	80050b8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80050b2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80050b4:	2301      	movs	r3, #1
 80050b6:	e0ed      	b.n	8005294 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d101      	bne.n	80050c6 <HAL_I2C_Mem_Write+0x4e>
 80050c2:	2302      	movs	r3, #2
 80050c4:	e0e6      	b.n	8005294 <HAL_I2C_Mem_Write+0x21c>
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80050ce:	f7ff fb55 	bl	800477c <HAL_GetTick>
 80050d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80050d4:	697b      	ldr	r3, [r7, #20]
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	2319      	movs	r3, #25
 80050da:	2201      	movs	r2, #1
 80050dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80050e0:	68f8      	ldr	r0, [r7, #12]
 80050e2:	f000 fbc9 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d001      	beq.n	80050f0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e0d1      	b.n	8005294 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2221      	movs	r2, #33	@ 0x21
 80050f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	2240      	movs	r2, #64	@ 0x40
 80050fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	2200      	movs	r2, #0
 8005104:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6a3a      	ldr	r2, [r7, #32]
 800510a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005110:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005118:	88f8      	ldrh	r0, [r7, #6]
 800511a:	893a      	ldrh	r2, [r7, #8]
 800511c:	8979      	ldrh	r1, [r7, #10]
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	9301      	str	r3, [sp, #4]
 8005122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005124:	9300      	str	r3, [sp, #0]
 8005126:	4603      	mov	r3, r0
 8005128:	68f8      	ldr	r0, [r7, #12]
 800512a:	f000 fad9 	bl	80056e0 <I2C_RequestMemoryWrite>
 800512e:	4603      	mov	r3, r0
 8005130:	2b00      	cmp	r3, #0
 8005132:	d005      	beq.n	8005140 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e0a9      	b.n	8005294 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005144:	b29b      	uxth	r3, r3
 8005146:	2bff      	cmp	r3, #255	@ 0xff
 8005148:	d90e      	bls.n	8005168 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	22ff      	movs	r2, #255	@ 0xff
 800514e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005154:	b2da      	uxtb	r2, r3
 8005156:	8979      	ldrh	r1, [r7, #10]
 8005158:	2300      	movs	r3, #0
 800515a:	9300      	str	r3, [sp, #0]
 800515c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f000 fd4d 	bl	8005c00 <I2C_TransferConfig>
 8005166:	e00f      	b.n	8005188 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800516c:	b29a      	uxth	r2, r3
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005176:	b2da      	uxtb	r2, r3
 8005178:	8979      	ldrh	r1, [r7, #10]
 800517a:	2300      	movs	r3, #0
 800517c:	9300      	str	r3, [sp, #0]
 800517e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	f000 fd3c 	bl	8005c00 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005188:	697a      	ldr	r2, [r7, #20]
 800518a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800518c:	68f8      	ldr	r0, [r7, #12]
 800518e:	f000 fbcc 	bl	800592a <I2C_WaitOnTXISFlagUntilTimeout>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d001      	beq.n	800519c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005198:	2301      	movs	r3, #1
 800519a:	e07b      	b.n	8005294 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a0:	781a      	ldrb	r2, [r3, #0]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ac:	1c5a      	adds	r2, r3, #1
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	3b01      	subs	r3, #1
 80051ba:	b29a      	uxth	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051c4:	3b01      	subs	r3, #1
 80051c6:	b29a      	uxth	r2, r3
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d034      	beq.n	8005240 <HAL_I2C_Mem_Write+0x1c8>
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d130      	bne.n	8005240 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	9300      	str	r3, [sp, #0]
 80051e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051e4:	2200      	movs	r2, #0
 80051e6:	2180      	movs	r1, #128	@ 0x80
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f000 fb45 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 80051ee:	4603      	mov	r3, r0
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d001      	beq.n	80051f8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e04d      	b.n	8005294 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	2bff      	cmp	r3, #255	@ 0xff
 8005200:	d90e      	bls.n	8005220 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	22ff      	movs	r2, #255	@ 0xff
 8005206:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800520c:	b2da      	uxtb	r2, r3
 800520e:	8979      	ldrh	r1, [r7, #10]
 8005210:	2300      	movs	r3, #0
 8005212:	9300      	str	r3, [sp, #0]
 8005214:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 fcf1 	bl	8005c00 <I2C_TransferConfig>
 800521e:	e00f      	b.n	8005240 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800522e:	b2da      	uxtb	r2, r3
 8005230:	8979      	ldrh	r1, [r7, #10]
 8005232:	2300      	movs	r3, #0
 8005234:	9300      	str	r3, [sp, #0]
 8005236:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800523a:	68f8      	ldr	r0, [r7, #12]
 800523c:	f000 fce0 	bl	8005c00 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005244:	b29b      	uxth	r3, r3
 8005246:	2b00      	cmp	r3, #0
 8005248:	d19e      	bne.n	8005188 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800524a:	697a      	ldr	r2, [r7, #20]
 800524c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800524e:	68f8      	ldr	r0, [r7, #12]
 8005250:	f000 fbb2 	bl	80059b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005254:	4603      	mov	r3, r0
 8005256:	2b00      	cmp	r3, #0
 8005258:	d001      	beq.n	800525e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800525a:	2301      	movs	r3, #1
 800525c:	e01a      	b.n	8005294 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2220      	movs	r2, #32
 8005264:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	6859      	ldr	r1, [r3, #4]
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	4b0a      	ldr	r3, [pc, #40]	@ (800529c <HAL_I2C_Mem_Write+0x224>)
 8005272:	400b      	ands	r3, r1
 8005274:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2220      	movs	r2, #32
 800527a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800528e:	2300      	movs	r3, #0
 8005290:	e000      	b.n	8005294 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005292:	2302      	movs	r3, #2
  }
}
 8005294:	4618      	mov	r0, r3
 8005296:	3718      	adds	r7, #24
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	fe00e800 	.word	0xfe00e800

080052a0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b088      	sub	sp, #32
 80052a4:	af02      	add	r7, sp, #8
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	4608      	mov	r0, r1
 80052aa:	4611      	mov	r1, r2
 80052ac:	461a      	mov	r2, r3
 80052ae:	4603      	mov	r3, r0
 80052b0:	817b      	strh	r3, [r7, #10]
 80052b2:	460b      	mov	r3, r1
 80052b4:	813b      	strh	r3, [r7, #8]
 80052b6:	4613      	mov	r3, r2
 80052b8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b20      	cmp	r3, #32
 80052c4:	f040 80fd 	bne.w	80054c2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80052c8:	6a3b      	ldr	r3, [r7, #32]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d002      	beq.n	80052d4 <HAL_I2C_Mem_Read+0x34>
 80052ce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d105      	bne.n	80052e0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052da:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e0f1      	b.n	80054c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052e6:	2b01      	cmp	r3, #1
 80052e8:	d101      	bne.n	80052ee <HAL_I2C_Mem_Read+0x4e>
 80052ea:	2302      	movs	r3, #2
 80052ec:	e0ea      	b.n	80054c4 <HAL_I2C_Mem_Read+0x224>
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2201      	movs	r2, #1
 80052f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80052f6:	f7ff fa41 	bl	800477c <HAL_GetTick>
 80052fa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	9300      	str	r3, [sp, #0]
 8005300:	2319      	movs	r3, #25
 8005302:	2201      	movs	r2, #1
 8005304:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005308:	68f8      	ldr	r0, [r7, #12]
 800530a:	f000 fab5 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d001      	beq.n	8005318 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e0d5      	b.n	80054c4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2222      	movs	r2, #34	@ 0x22
 800531c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2240      	movs	r2, #64	@ 0x40
 8005324:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	6a3a      	ldr	r2, [r7, #32]
 8005332:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005338:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2200      	movs	r2, #0
 800533e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005340:	88f8      	ldrh	r0, [r7, #6]
 8005342:	893a      	ldrh	r2, [r7, #8]
 8005344:	8979      	ldrh	r1, [r7, #10]
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	9301      	str	r3, [sp, #4]
 800534a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800534c:	9300      	str	r3, [sp, #0]
 800534e:	4603      	mov	r3, r0
 8005350:	68f8      	ldr	r0, [r7, #12]
 8005352:	f000 fa19 	bl	8005788 <I2C_RequestMemoryRead>
 8005356:	4603      	mov	r3, r0
 8005358:	2b00      	cmp	r3, #0
 800535a:	d005      	beq.n	8005368 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e0ad      	b.n	80054c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800536c:	b29b      	uxth	r3, r3
 800536e:	2bff      	cmp	r3, #255	@ 0xff
 8005370:	d90e      	bls.n	8005390 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	22ff      	movs	r2, #255	@ 0xff
 8005376:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537c:	b2da      	uxtb	r2, r3
 800537e:	8979      	ldrh	r1, [r7, #10]
 8005380:	4b52      	ldr	r3, [pc, #328]	@ (80054cc <HAL_I2C_Mem_Read+0x22c>)
 8005382:	9300      	str	r3, [sp, #0]
 8005384:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005388:	68f8      	ldr	r0, [r7, #12]
 800538a:	f000 fc39 	bl	8005c00 <I2C_TransferConfig>
 800538e:	e00f      	b.n	80053b0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005394:	b29a      	uxth	r2, r3
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800539e:	b2da      	uxtb	r2, r3
 80053a0:	8979      	ldrh	r1, [r7, #10]
 80053a2:	4b4a      	ldr	r3, [pc, #296]	@ (80054cc <HAL_I2C_Mem_Read+0x22c>)
 80053a4:	9300      	str	r3, [sp, #0]
 80053a6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 fc28 	bl	8005c00 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	9300      	str	r3, [sp, #0]
 80053b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b6:	2200      	movs	r2, #0
 80053b8:	2104      	movs	r1, #4
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f000 fa5c 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d001      	beq.n	80053ca <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e07c      	b.n	80054c4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d4:	b2d2      	uxtb	r2, r2
 80053d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053dc:	1c5a      	adds	r2, r3, #1
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80053e6:	3b01      	subs	r3, #1
 80053e8:	b29a      	uxth	r2, r3
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	3b01      	subs	r3, #1
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005400:	b29b      	uxth	r3, r3
 8005402:	2b00      	cmp	r3, #0
 8005404:	d034      	beq.n	8005470 <HAL_I2C_Mem_Read+0x1d0>
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800540a:	2b00      	cmp	r3, #0
 800540c:	d130      	bne.n	8005470 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	9300      	str	r3, [sp, #0]
 8005412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005414:	2200      	movs	r2, #0
 8005416:	2180      	movs	r1, #128	@ 0x80
 8005418:	68f8      	ldr	r0, [r7, #12]
 800541a:	f000 fa2d 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 800541e:	4603      	mov	r3, r0
 8005420:	2b00      	cmp	r3, #0
 8005422:	d001      	beq.n	8005428 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005424:	2301      	movs	r3, #1
 8005426:	e04d      	b.n	80054c4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800542c:	b29b      	uxth	r3, r3
 800542e:	2bff      	cmp	r3, #255	@ 0xff
 8005430:	d90e      	bls.n	8005450 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	22ff      	movs	r2, #255	@ 0xff
 8005436:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800543c:	b2da      	uxtb	r2, r3
 800543e:	8979      	ldrh	r1, [r7, #10]
 8005440:	2300      	movs	r3, #0
 8005442:	9300      	str	r3, [sp, #0]
 8005444:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005448:	68f8      	ldr	r0, [r7, #12]
 800544a:	f000 fbd9 	bl	8005c00 <I2C_TransferConfig>
 800544e:	e00f      	b.n	8005470 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005454:	b29a      	uxth	r2, r3
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800545e:	b2da      	uxtb	r2, r3
 8005460:	8979      	ldrh	r1, [r7, #10]
 8005462:	2300      	movs	r3, #0
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f000 fbc8 	bl	8005c00 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005474:	b29b      	uxth	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d19a      	bne.n	80053b0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800547e:	68f8      	ldr	r0, [r7, #12]
 8005480:	f000 fa9a 	bl	80059b8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800548a:	2301      	movs	r3, #1
 800548c:	e01a      	b.n	80054c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	2220      	movs	r2, #32
 8005494:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	6859      	ldr	r1, [r3, #4]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	4b0b      	ldr	r3, [pc, #44]	@ (80054d0 <HAL_I2C_Mem_Read+0x230>)
 80054a2:	400b      	ands	r3, r1
 80054a4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2220      	movs	r2, #32
 80054aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80054be:	2300      	movs	r3, #0
 80054c0:	e000      	b.n	80054c4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80054c2:	2302      	movs	r3, #2
  }
}
 80054c4:	4618      	mov	r0, r3
 80054c6:	3718      	adds	r7, #24
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	80002400 	.word	0x80002400
 80054d0:	fe00e800 	.word	0xfe00e800

080054d4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b08a      	sub	sp, #40	@ 0x28
 80054d8:	af02      	add	r7, sp, #8
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	607a      	str	r2, [r7, #4]
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	460b      	mov	r3, r1
 80054e2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80054e4:	2300      	movs	r3, #0
 80054e6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ee:	b2db      	uxtb	r3, r3
 80054f0:	2b20      	cmp	r3, #32
 80054f2:	f040 80d6 	bne.w	80056a2 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005500:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005504:	d101      	bne.n	800550a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8005506:	2302      	movs	r3, #2
 8005508:	e0cc      	b.n	80056a4 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005510:	2b01      	cmp	r3, #1
 8005512:	d101      	bne.n	8005518 <HAL_I2C_IsDeviceReady+0x44>
 8005514:	2302      	movs	r3, #2
 8005516:	e0c5      	b.n	80056a4 <HAL_I2C_IsDeviceReady+0x1d0>
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	2201      	movs	r2, #1
 800551c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2224      	movs	r2, #36	@ 0x24
 8005524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2200      	movs	r2, #0
 800552c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	2b01      	cmp	r3, #1
 8005534:	d107      	bne.n	8005546 <HAL_I2C_IsDeviceReady+0x72>
 8005536:	897b      	ldrh	r3, [r7, #10]
 8005538:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800553c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005540:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005544:	e006      	b.n	8005554 <HAL_I2C_IsDeviceReady+0x80>
 8005546:	897b      	ldrh	r3, [r7, #10]
 8005548:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800554c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005550:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	6812      	ldr	r2, [r2, #0]
 8005558:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800555a:	f7ff f90f 	bl	800477c <HAL_GetTick>
 800555e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	f003 0320 	and.w	r3, r3, #32
 800556a:	2b20      	cmp	r3, #32
 800556c:	bf0c      	ite	eq
 800556e:	2301      	moveq	r3, #1
 8005570:	2300      	movne	r3, #0
 8005572:	b2db      	uxtb	r3, r3
 8005574:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	699b      	ldr	r3, [r3, #24]
 800557c:	f003 0310 	and.w	r3, r3, #16
 8005580:	2b10      	cmp	r3, #16
 8005582:	bf0c      	ite	eq
 8005584:	2301      	moveq	r3, #1
 8005586:	2300      	movne	r3, #0
 8005588:	b2db      	uxtb	r3, r3
 800558a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800558c:	e034      	b.n	80055f8 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005594:	d01a      	beq.n	80055cc <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005596:	f7ff f8f1 	bl	800477c <HAL_GetTick>
 800559a:	4602      	mov	r2, r0
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	683a      	ldr	r2, [r7, #0]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d302      	bcc.n	80055ac <HAL_I2C_IsDeviceReady+0xd8>
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d10f      	bne.n	80055cc <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2220      	movs	r2, #32
 80055b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055b8:	f043 0220 	orr.w	r2, r3, #32
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e06b      	b.n	80056a4 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	f003 0320 	and.w	r3, r3, #32
 80055d6:	2b20      	cmp	r3, #32
 80055d8:	bf0c      	ite	eq
 80055da:	2301      	moveq	r3, #1
 80055dc:	2300      	movne	r3, #0
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	699b      	ldr	r3, [r3, #24]
 80055e8:	f003 0310 	and.w	r3, r3, #16
 80055ec:	2b10      	cmp	r3, #16
 80055ee:	bf0c      	ite	eq
 80055f0:	2301      	moveq	r3, #1
 80055f2:	2300      	movne	r3, #0
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80055f8:	7ffb      	ldrb	r3, [r7, #31]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d102      	bne.n	8005604 <HAL_I2C_IsDeviceReady+0x130>
 80055fe:	7fbb      	ldrb	r3, [r7, #30]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d0c4      	beq.n	800558e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	f003 0310 	and.w	r3, r3, #16
 800560e:	2b10      	cmp	r3, #16
 8005610:	d01a      	beq.n	8005648 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005612:	69bb      	ldr	r3, [r7, #24]
 8005614:	9300      	str	r3, [sp, #0]
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	2200      	movs	r2, #0
 800561a:	2120      	movs	r1, #32
 800561c:	68f8      	ldr	r0, [r7, #12]
 800561e:	f000 f92b 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 8005622:	4603      	mov	r3, r0
 8005624:	2b00      	cmp	r3, #0
 8005626:	d001      	beq.n	800562c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e03b      	b.n	80056a4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	2220      	movs	r2, #32
 8005632:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2220      	movs	r2, #32
 8005638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8005644:	2300      	movs	r3, #0
 8005646:	e02d      	b.n	80056a4 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005648:	69bb      	ldr	r3, [r7, #24]
 800564a:	9300      	str	r3, [sp, #0]
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	2200      	movs	r2, #0
 8005650:	2120      	movs	r1, #32
 8005652:	68f8      	ldr	r0, [r7, #12]
 8005654:	f000 f910 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	d001      	beq.n	8005662 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e020      	b.n	80056a4 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	2210      	movs	r2, #16
 8005668:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	2220      	movs	r2, #32
 8005670:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	3301      	adds	r3, #1
 8005676:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	429a      	cmp	r2, r3
 800567e:	f63f af56 	bhi.w	800552e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2220      	movs	r2, #32
 8005686:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800568e:	f043 0220 	orr.w	r2, r3, #32
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e000      	b.n	80056a4 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 80056a2:	2302      	movs	r3, #2
  }
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	3720      	adds	r7, #32
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bd80      	pop	{r7, pc}

080056ac <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	699b      	ldr	r3, [r3, #24]
 80056ba:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d005      	beq.n	80056d8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	68f9      	ldr	r1, [r7, #12]
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	4798      	blx	r3
  }
}
 80056d8:	bf00      	nop
 80056da:	3710      	adds	r7, #16
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}

080056e0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af02      	add	r7, sp, #8
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	4608      	mov	r0, r1
 80056ea:	4611      	mov	r1, r2
 80056ec:	461a      	mov	r2, r3
 80056ee:	4603      	mov	r3, r0
 80056f0:	817b      	strh	r3, [r7, #10]
 80056f2:	460b      	mov	r3, r1
 80056f4:	813b      	strh	r3, [r7, #8]
 80056f6:	4613      	mov	r3, r2
 80056f8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80056fa:	88fb      	ldrh	r3, [r7, #6]
 80056fc:	b2da      	uxtb	r2, r3
 80056fe:	8979      	ldrh	r1, [r7, #10]
 8005700:	4b20      	ldr	r3, [pc, #128]	@ (8005784 <I2C_RequestMemoryWrite+0xa4>)
 8005702:	9300      	str	r3, [sp, #0]
 8005704:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005708:	68f8      	ldr	r0, [r7, #12]
 800570a:	f000 fa79 	bl	8005c00 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800570e:	69fa      	ldr	r2, [r7, #28]
 8005710:	69b9      	ldr	r1, [r7, #24]
 8005712:	68f8      	ldr	r0, [r7, #12]
 8005714:	f000 f909 	bl	800592a <I2C_WaitOnTXISFlagUntilTimeout>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	d001      	beq.n	8005722 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	e02c      	b.n	800577c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005722:	88fb      	ldrh	r3, [r7, #6]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d105      	bne.n	8005734 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005728:	893b      	ldrh	r3, [r7, #8]
 800572a:	b2da      	uxtb	r2, r3
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	629a      	str	r2, [r3, #40]	@ 0x28
 8005732:	e015      	b.n	8005760 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005734:	893b      	ldrh	r3, [r7, #8]
 8005736:	0a1b      	lsrs	r3, r3, #8
 8005738:	b29b      	uxth	r3, r3
 800573a:	b2da      	uxtb	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005742:	69fa      	ldr	r2, [r7, #28]
 8005744:	69b9      	ldr	r1, [r7, #24]
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 f8ef 	bl	800592a <I2C_WaitOnTXISFlagUntilTimeout>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e012      	b.n	800577c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005756:	893b      	ldrh	r3, [r7, #8]
 8005758:	b2da      	uxtb	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	9300      	str	r3, [sp, #0]
 8005764:	69bb      	ldr	r3, [r7, #24]
 8005766:	2200      	movs	r2, #0
 8005768:	2180      	movs	r1, #128	@ 0x80
 800576a:	68f8      	ldr	r0, [r7, #12]
 800576c:	f000 f884 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 8005770:	4603      	mov	r3, r0
 8005772:	2b00      	cmp	r3, #0
 8005774:	d001      	beq.n	800577a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005776:	2301      	movs	r3, #1
 8005778:	e000      	b.n	800577c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3710      	adds	r7, #16
 8005780:	46bd      	mov	sp, r7
 8005782:	bd80      	pop	{r7, pc}
 8005784:	80002000 	.word	0x80002000

08005788 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b086      	sub	sp, #24
 800578c:	af02      	add	r7, sp, #8
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	4608      	mov	r0, r1
 8005792:	4611      	mov	r1, r2
 8005794:	461a      	mov	r2, r3
 8005796:	4603      	mov	r3, r0
 8005798:	817b      	strh	r3, [r7, #10]
 800579a:	460b      	mov	r3, r1
 800579c:	813b      	strh	r3, [r7, #8]
 800579e:	4613      	mov	r3, r2
 80057a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80057a2:	88fb      	ldrh	r3, [r7, #6]
 80057a4:	b2da      	uxtb	r2, r3
 80057a6:	8979      	ldrh	r1, [r7, #10]
 80057a8:	4b20      	ldr	r3, [pc, #128]	@ (800582c <I2C_RequestMemoryRead+0xa4>)
 80057aa:	9300      	str	r3, [sp, #0]
 80057ac:	2300      	movs	r3, #0
 80057ae:	68f8      	ldr	r0, [r7, #12]
 80057b0:	f000 fa26 	bl	8005c00 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057b4:	69fa      	ldr	r2, [r7, #28]
 80057b6:	69b9      	ldr	r1, [r7, #24]
 80057b8:	68f8      	ldr	r0, [r7, #12]
 80057ba:	f000 f8b6 	bl	800592a <I2C_WaitOnTXISFlagUntilTimeout>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d001      	beq.n	80057c8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e02c      	b.n	8005822 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057c8:	88fb      	ldrh	r3, [r7, #6]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d105      	bne.n	80057da <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057ce:	893b      	ldrh	r3, [r7, #8]
 80057d0:	b2da      	uxtb	r2, r3
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	629a      	str	r2, [r3, #40]	@ 0x28
 80057d8:	e015      	b.n	8005806 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80057da:	893b      	ldrh	r3, [r7, #8]
 80057dc:	0a1b      	lsrs	r3, r3, #8
 80057de:	b29b      	uxth	r3, r3
 80057e0:	b2da      	uxtb	r2, r3
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057e8:	69fa      	ldr	r2, [r7, #28]
 80057ea:	69b9      	ldr	r1, [r7, #24]
 80057ec:	68f8      	ldr	r0, [r7, #12]
 80057ee:	f000 f89c 	bl	800592a <I2C_WaitOnTXISFlagUntilTimeout>
 80057f2:	4603      	mov	r3, r0
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d001      	beq.n	80057fc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80057f8:	2301      	movs	r3, #1
 80057fa:	e012      	b.n	8005822 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057fc:	893b      	ldrh	r3, [r7, #8]
 80057fe:	b2da      	uxtb	r2, r3
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005806:	69fb      	ldr	r3, [r7, #28]
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	69bb      	ldr	r3, [r7, #24]
 800580c:	2200      	movs	r2, #0
 800580e:	2140      	movs	r1, #64	@ 0x40
 8005810:	68f8      	ldr	r0, [r7, #12]
 8005812:	f000 f831 	bl	8005878 <I2C_WaitOnFlagUntilTimeout>
 8005816:	4603      	mov	r3, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	d001      	beq.n	8005820 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e000      	b.n	8005822 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005820:	2300      	movs	r3, #0
}
 8005822:	4618      	mov	r0, r3
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	80002000 	.word	0x80002000

08005830 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005830:	b480      	push	{r7}
 8005832:	b083      	sub	sp, #12
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b02      	cmp	r3, #2
 8005844:	d103      	bne.n	800584e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2200      	movs	r2, #0
 800584c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	f003 0301 	and.w	r3, r3, #1
 8005858:	2b01      	cmp	r3, #1
 800585a:	d007      	beq.n	800586c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	699a      	ldr	r2, [r3, #24]
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f042 0201 	orr.w	r2, r2, #1
 800586a:	619a      	str	r2, [r3, #24]
  }
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	60f8      	str	r0, [r7, #12]
 8005880:	60b9      	str	r1, [r7, #8]
 8005882:	603b      	str	r3, [r7, #0]
 8005884:	4613      	mov	r3, r2
 8005886:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005888:	e03b      	b.n	8005902 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800588a:	69ba      	ldr	r2, [r7, #24]
 800588c:	6839      	ldr	r1, [r7, #0]
 800588e:	68f8      	ldr	r0, [r7, #12]
 8005890:	f000 f8d6 	bl	8005a40 <I2C_IsErrorOccurred>
 8005894:	4603      	mov	r3, r0
 8005896:	2b00      	cmp	r3, #0
 8005898:	d001      	beq.n	800589e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e041      	b.n	8005922 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a4:	d02d      	beq.n	8005902 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058a6:	f7fe ff69 	bl	800477c <HAL_GetTick>
 80058aa:	4602      	mov	r2, r0
 80058ac:	69bb      	ldr	r3, [r7, #24]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	683a      	ldr	r2, [r7, #0]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d302      	bcc.n	80058bc <I2C_WaitOnFlagUntilTimeout+0x44>
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d122      	bne.n	8005902 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	699a      	ldr	r2, [r3, #24]
 80058c2:	68bb      	ldr	r3, [r7, #8]
 80058c4:	4013      	ands	r3, r2
 80058c6:	68ba      	ldr	r2, [r7, #8]
 80058c8:	429a      	cmp	r2, r3
 80058ca:	bf0c      	ite	eq
 80058cc:	2301      	moveq	r3, #1
 80058ce:	2300      	movne	r3, #0
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	461a      	mov	r2, r3
 80058d4:	79fb      	ldrb	r3, [r7, #7]
 80058d6:	429a      	cmp	r2, r3
 80058d8:	d113      	bne.n	8005902 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058de:	f043 0220 	orr.w	r2, r3, #32
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2220      	movs	r2, #32
 80058ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2200      	movs	r2, #0
 80058f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80058fe:	2301      	movs	r3, #1
 8005900:	e00f      	b.n	8005922 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	699a      	ldr	r2, [r3, #24]
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	4013      	ands	r3, r2
 800590c:	68ba      	ldr	r2, [r7, #8]
 800590e:	429a      	cmp	r2, r3
 8005910:	bf0c      	ite	eq
 8005912:	2301      	moveq	r3, #1
 8005914:	2300      	movne	r3, #0
 8005916:	b2db      	uxtb	r3, r3
 8005918:	461a      	mov	r2, r3
 800591a:	79fb      	ldrb	r3, [r7, #7]
 800591c:	429a      	cmp	r2, r3
 800591e:	d0b4      	beq.n	800588a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}

0800592a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800592a:	b580      	push	{r7, lr}
 800592c:	b084      	sub	sp, #16
 800592e:	af00      	add	r7, sp, #0
 8005930:	60f8      	str	r0, [r7, #12]
 8005932:	60b9      	str	r1, [r7, #8]
 8005934:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005936:	e033      	b.n	80059a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005938:	687a      	ldr	r2, [r7, #4]
 800593a:	68b9      	ldr	r1, [r7, #8]
 800593c:	68f8      	ldr	r0, [r7, #12]
 800593e:	f000 f87f 	bl	8005a40 <I2C_IsErrorOccurred>
 8005942:	4603      	mov	r3, r0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d001      	beq.n	800594c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005948:	2301      	movs	r3, #1
 800594a:	e031      	b.n	80059b0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800594c:	68bb      	ldr	r3, [r7, #8]
 800594e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005952:	d025      	beq.n	80059a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005954:	f7fe ff12 	bl	800477c <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	68ba      	ldr	r2, [r7, #8]
 8005960:	429a      	cmp	r2, r3
 8005962:	d302      	bcc.n	800596a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d11a      	bne.n	80059a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	699b      	ldr	r3, [r3, #24]
 8005970:	f003 0302 	and.w	r3, r3, #2
 8005974:	2b02      	cmp	r3, #2
 8005976:	d013      	beq.n	80059a0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597c:	f043 0220 	orr.w	r2, r3, #32
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2220      	movs	r2, #32
 8005988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e007      	b.n	80059b0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	f003 0302 	and.w	r3, r3, #2
 80059aa:	2b02      	cmp	r3, #2
 80059ac:	d1c4      	bne.n	8005938 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80059ae:	2300      	movs	r3, #0
}
 80059b0:	4618      	mov	r0, r3
 80059b2:	3710      	adds	r7, #16
 80059b4:	46bd      	mov	sp, r7
 80059b6:	bd80      	pop	{r7, pc}

080059b8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80059b8:	b580      	push	{r7, lr}
 80059ba:	b084      	sub	sp, #16
 80059bc:	af00      	add	r7, sp, #0
 80059be:	60f8      	str	r0, [r7, #12]
 80059c0:	60b9      	str	r1, [r7, #8]
 80059c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059c4:	e02f      	b.n	8005a26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	68b9      	ldr	r1, [r7, #8]
 80059ca:	68f8      	ldr	r0, [r7, #12]
 80059cc:	f000 f838 	bl	8005a40 <I2C_IsErrorOccurred>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e02d      	b.n	8005a36 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059da:	f7fe fecf 	bl	800477c <HAL_GetTick>
 80059de:	4602      	mov	r2, r0
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	68ba      	ldr	r2, [r7, #8]
 80059e6:	429a      	cmp	r2, r3
 80059e8:	d302      	bcc.n	80059f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d11a      	bne.n	8005a26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	699b      	ldr	r3, [r3, #24]
 80059f6:	f003 0320 	and.w	r3, r3, #32
 80059fa:	2b20      	cmp	r3, #32
 80059fc:	d013      	beq.n	8005a26 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a02:	f043 0220 	orr.w	r2, r3, #32
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2220      	movs	r2, #32
 8005a0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8005a22:	2301      	movs	r3, #1
 8005a24:	e007      	b.n	8005a36 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	699b      	ldr	r3, [r3, #24]
 8005a2c:	f003 0320 	and.w	r3, r3, #32
 8005a30:	2b20      	cmp	r3, #32
 8005a32:	d1c8      	bne.n	80059c6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3710      	adds	r7, #16
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
	...

08005a40 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b08a      	sub	sp, #40	@ 0x28
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005a62:	69bb      	ldr	r3, [r7, #24]
 8005a64:	f003 0310 	and.w	r3, r3, #16
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d068      	beq.n	8005b3e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	2210      	movs	r2, #16
 8005a72:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a74:	e049      	b.n	8005b0a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a7c:	d045      	beq.n	8005b0a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005a7e:	f7fe fe7d 	bl	800477c <HAL_GetTick>
 8005a82:	4602      	mov	r2, r0
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	429a      	cmp	r2, r3
 8005a8c:	d302      	bcc.n	8005a94 <I2C_IsErrorOccurred+0x54>
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d13a      	bne.n	8005b0a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a9e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005aa6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	699b      	ldr	r3, [r3, #24]
 8005aae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005ab2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ab6:	d121      	bne.n	8005afc <I2C_IsErrorOccurred+0xbc>
 8005ab8:	697b      	ldr	r3, [r7, #20]
 8005aba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005abe:	d01d      	beq.n	8005afc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005ac0:	7cfb      	ldrb	r3, [r7, #19]
 8005ac2:	2b20      	cmp	r3, #32
 8005ac4:	d01a      	beq.n	8005afc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ad4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005ad6:	f7fe fe51 	bl	800477c <HAL_GetTick>
 8005ada:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005adc:	e00e      	b.n	8005afc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005ade:	f7fe fe4d 	bl	800477c <HAL_GetTick>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	69fb      	ldr	r3, [r7, #28]
 8005ae6:	1ad3      	subs	r3, r2, r3
 8005ae8:	2b19      	cmp	r3, #25
 8005aea:	d907      	bls.n	8005afc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005aec:	6a3b      	ldr	r3, [r7, #32]
 8005aee:	f043 0320 	orr.w	r3, r3, #32
 8005af2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005af4:	2301      	movs	r3, #1
 8005af6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005afa:	e006      	b.n	8005b0a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	699b      	ldr	r3, [r3, #24]
 8005b02:	f003 0320 	and.w	r3, r3, #32
 8005b06:	2b20      	cmp	r3, #32
 8005b08:	d1e9      	bne.n	8005ade <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	f003 0320 	and.w	r3, r3, #32
 8005b14:	2b20      	cmp	r3, #32
 8005b16:	d003      	beq.n	8005b20 <I2C_IsErrorOccurred+0xe0>
 8005b18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d0aa      	beq.n	8005a76 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005b20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d103      	bne.n	8005b30 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	2220      	movs	r2, #32
 8005b2e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005b30:	6a3b      	ldr	r3, [r7, #32]
 8005b32:	f043 0304 	orr.w	r3, r3, #4
 8005b36:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005b46:	69bb      	ldr	r3, [r7, #24]
 8005b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d00b      	beq.n	8005b68 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005b50:	6a3b      	ldr	r3, [r7, #32]
 8005b52:	f043 0301 	orr.w	r3, r3, #1
 8005b56:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005b60:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b62:	2301      	movs	r3, #1
 8005b64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d00b      	beq.n	8005b8a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005b72:	6a3b      	ldr	r3, [r7, #32]
 8005b74:	f043 0308 	orr.w	r3, r3, #8
 8005b78:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005b82:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b84:	2301      	movs	r3, #1
 8005b86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d00b      	beq.n	8005bac <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005b94:	6a3b      	ldr	r3, [r7, #32]
 8005b96:	f043 0302 	orr.w	r3, r3, #2
 8005b9a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ba4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005bac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d01c      	beq.n	8005bee <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f7ff fe3b 	bl	8005830 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	6859      	ldr	r1, [r3, #4]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	4b0d      	ldr	r3, [pc, #52]	@ (8005bfc <I2C_IsErrorOccurred+0x1bc>)
 8005bc6:	400b      	ands	r3, r1
 8005bc8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bce:	6a3b      	ldr	r3, [r7, #32]
 8005bd0:	431a      	orrs	r2, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2220      	movs	r2, #32
 8005bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	2200      	movs	r2, #0
 8005be2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005bee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3728      	adds	r7, #40	@ 0x28
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop
 8005bfc:	fe00e800 	.word	0xfe00e800

08005c00 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b087      	sub	sp, #28
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	607b      	str	r3, [r7, #4]
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	817b      	strh	r3, [r7, #10]
 8005c0e:	4613      	mov	r3, r2
 8005c10:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c12:	897b      	ldrh	r3, [r7, #10]
 8005c14:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005c18:	7a7b      	ldrb	r3, [r7, #9]
 8005c1a:	041b      	lsls	r3, r3, #16
 8005c1c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c20:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c26:	6a3b      	ldr	r3, [r7, #32]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005c2e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	685a      	ldr	r2, [r3, #4]
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	0d5b      	lsrs	r3, r3, #21
 8005c3a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005c3e:	4b08      	ldr	r3, [pc, #32]	@ (8005c60 <I2C_TransferConfig+0x60>)
 8005c40:	430b      	orrs	r3, r1
 8005c42:	43db      	mvns	r3, r3
 8005c44:	ea02 0103 	and.w	r1, r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	697a      	ldr	r2, [r7, #20]
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005c52:	bf00      	nop
 8005c54:	371c      	adds	r7, #28
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr
 8005c5e:	bf00      	nop
 8005c60:	03ff63ff 	.word	0x03ff63ff

08005c64 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b083      	sub	sp, #12
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c74:	b2db      	uxtb	r3, r3
 8005c76:	2b20      	cmp	r3, #32
 8005c78:	d138      	bne.n	8005cec <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	d101      	bne.n	8005c88 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c84:	2302      	movs	r3, #2
 8005c86:	e032      	b.n	8005cee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	2201      	movs	r2, #1
 8005c8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	2224      	movs	r2, #36	@ 0x24
 8005c94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	681a      	ldr	r2, [r3, #0]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f022 0201 	bic.w	r2, r2, #1
 8005ca6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005cb6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6819      	ldr	r1, [r3, #0]
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	683a      	ldr	r2, [r7, #0]
 8005cc4:	430a      	orrs	r2, r1
 8005cc6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f042 0201 	orr.w	r2, r2, #1
 8005cd6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2220      	movs	r2, #32
 8005cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	e000      	b.n	8005cee <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005cec:	2302      	movs	r3, #2
  }
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	370c      	adds	r7, #12
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b085      	sub	sp, #20
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
 8005d02:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d0a:	b2db      	uxtb	r3, r3
 8005d0c:	2b20      	cmp	r3, #32
 8005d0e:	d139      	bne.n	8005d84 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d101      	bne.n	8005d1e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005d1a:	2302      	movs	r3, #2
 8005d1c:	e033      	b.n	8005d86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2201      	movs	r2, #1
 8005d22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	2224      	movs	r2, #36	@ 0x24
 8005d2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f022 0201 	bic.w	r2, r2, #1
 8005d3c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005d4c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	021b      	lsls	r3, r3, #8
 8005d52:	68fa      	ldr	r2, [r7, #12]
 8005d54:	4313      	orrs	r3, r2
 8005d56:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	68fa      	ldr	r2, [r7, #12]
 8005d5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0201 	orr.w	r2, r2, #1
 8005d6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005d80:	2300      	movs	r3, #0
 8005d82:	e000      	b.n	8005d86 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d84:	2302      	movs	r3, #2
  }
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3714      	adds	r7, #20
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr
	...

08005d94 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b085      	sub	sp, #20
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d141      	bne.n	8005e26 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005da2:	4b4b      	ldr	r3, [pc, #300]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dae:	d131      	bne.n	8005e14 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005db0:	4b47      	ldr	r3, [pc, #284]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005db6:	4a46      	ldr	r2, [pc, #280]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005db8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dbc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005dc0:	4b43      	ldr	r3, [pc, #268]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005dc8:	4a41      	ldr	r2, [pc, #260]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005dca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005dce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005dd0:	4b40      	ldr	r3, [pc, #256]	@ (8005ed4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	2232      	movs	r2, #50	@ 0x32
 8005dd6:	fb02 f303 	mul.w	r3, r2, r3
 8005dda:	4a3f      	ldr	r2, [pc, #252]	@ (8005ed8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8005de0:	0c9b      	lsrs	r3, r3, #18
 8005de2:	3301      	adds	r3, #1
 8005de4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005de6:	e002      	b.n	8005dee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	3b01      	subs	r3, #1
 8005dec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005dee:	4b38      	ldr	r3, [pc, #224]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005df0:	695b      	ldr	r3, [r3, #20]
 8005df2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005df6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dfa:	d102      	bne.n	8005e02 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1f2      	bne.n	8005de8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005e02:	4b33      	ldr	r3, [pc, #204]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e04:	695b      	ldr	r3, [r3, #20]
 8005e06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e0e:	d158      	bne.n	8005ec2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005e10:	2303      	movs	r3, #3
 8005e12:	e057      	b.n	8005ec4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e14:	4b2e      	ldr	r3, [pc, #184]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e1a:	4a2d      	ldr	r2, [pc, #180]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005e24:	e04d      	b.n	8005ec2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e2c:	d141      	bne.n	8005eb2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005e2e:	4b28      	ldr	r3, [pc, #160]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005e36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e3a:	d131      	bne.n	8005ea0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005e3c:	4b24      	ldr	r3, [pc, #144]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e42:	4a23      	ldr	r2, [pc, #140]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005e48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e4c:	4b20      	ldr	r3, [pc, #128]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005e54:	4a1e      	ldr	r2, [pc, #120]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005e5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005e5c:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	2232      	movs	r2, #50	@ 0x32
 8005e62:	fb02 f303 	mul.w	r3, r2, r3
 8005e66:	4a1c      	ldr	r2, [pc, #112]	@ (8005ed8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005e68:	fba2 2303 	umull	r2, r3, r2, r3
 8005e6c:	0c9b      	lsrs	r3, r3, #18
 8005e6e:	3301      	adds	r3, #1
 8005e70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e72:	e002      	b.n	8005e7a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	3b01      	subs	r3, #1
 8005e78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e7a:	4b15      	ldr	r3, [pc, #84]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e86:	d102      	bne.n	8005e8e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1f2      	bne.n	8005e74 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005e8e:	4b10      	ldr	r3, [pc, #64]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e9a:	d112      	bne.n	8005ec2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e011      	b.n	8005ec4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ea2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005ea6:	4a0a      	ldr	r2, [pc, #40]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ea8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005eb0:	e007      	b.n	8005ec2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005eb2:	4b07      	ldr	r3, [pc, #28]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005eba:	4a05      	ldr	r2, [pc, #20]	@ (8005ed0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ebc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ec0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005ec2:	2300      	movs	r3, #0
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3714      	adds	r7, #20
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr
 8005ed0:	40007000 	.word	0x40007000
 8005ed4:	20000008 	.word	0x20000008
 8005ed8:	431bde83 	.word	0x431bde83

08005edc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005edc:	b480      	push	{r7}
 8005ede:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005ee0:	4b05      	ldr	r3, [pc, #20]	@ (8005ef8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005ee2:	689b      	ldr	r3, [r3, #8]
 8005ee4:	4a04      	ldr	r2, [pc, #16]	@ (8005ef8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005ee6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005eea:	6093      	str	r3, [r2, #8]
}
 8005eec:	bf00      	nop
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	40007000 	.word	0x40007000

08005efc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005efc:	b580      	push	{r7, lr}
 8005efe:	b088      	sub	sp, #32
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d101      	bne.n	8005f0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	e2fe      	b.n	800650c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0301 	and.w	r3, r3, #1
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d075      	beq.n	8006006 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f1a:	4b97      	ldr	r3, [pc, #604]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f003 030c 	and.w	r3, r3, #12
 8005f22:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f24:	4b94      	ldr	r3, [pc, #592]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	f003 0303 	and.w	r3, r3, #3
 8005f2c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	2b0c      	cmp	r3, #12
 8005f32:	d102      	bne.n	8005f3a <HAL_RCC_OscConfig+0x3e>
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	2b03      	cmp	r3, #3
 8005f38:	d002      	beq.n	8005f40 <HAL_RCC_OscConfig+0x44>
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	2b08      	cmp	r3, #8
 8005f3e:	d10b      	bne.n	8005f58 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f40:	4b8d      	ldr	r3, [pc, #564]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d05b      	beq.n	8006004 <HAL_RCC_OscConfig+0x108>
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d157      	bne.n	8006004 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e2d9      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f60:	d106      	bne.n	8005f70 <HAL_RCC_OscConfig+0x74>
 8005f62:	4b85      	ldr	r3, [pc, #532]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a84      	ldr	r2, [pc, #528]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f6c:	6013      	str	r3, [r2, #0]
 8005f6e:	e01d      	b.n	8005fac <HAL_RCC_OscConfig+0xb0>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005f78:	d10c      	bne.n	8005f94 <HAL_RCC_OscConfig+0x98>
 8005f7a:	4b7f      	ldr	r3, [pc, #508]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a7e      	ldr	r2, [pc, #504]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005f84:	6013      	str	r3, [r2, #0]
 8005f86:	4b7c      	ldr	r3, [pc, #496]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a7b      	ldr	r2, [pc, #492]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f90:	6013      	str	r3, [r2, #0]
 8005f92:	e00b      	b.n	8005fac <HAL_RCC_OscConfig+0xb0>
 8005f94:	4b78      	ldr	r3, [pc, #480]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a77      	ldr	r2, [pc, #476]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005f9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f9e:	6013      	str	r3, [r2, #0]
 8005fa0:	4b75      	ldr	r3, [pc, #468]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a74      	ldr	r2, [pc, #464]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005fa6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005faa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	685b      	ldr	r3, [r3, #4]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d013      	beq.n	8005fdc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb4:	f7fe fbe2 	bl	800477c <HAL_GetTick>
 8005fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005fba:	e008      	b.n	8005fce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fbc:	f7fe fbde 	bl	800477c <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	693b      	ldr	r3, [r7, #16]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	2b64      	cmp	r3, #100	@ 0x64
 8005fc8:	d901      	bls.n	8005fce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e29e      	b.n	800650c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005fce:	4b6a      	ldr	r3, [pc, #424]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d0f0      	beq.n	8005fbc <HAL_RCC_OscConfig+0xc0>
 8005fda:	e014      	b.n	8006006 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fdc:	f7fe fbce 	bl	800477c <HAL_GetTick>
 8005fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fe2:	e008      	b.n	8005ff6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005fe4:	f7fe fbca 	bl	800477c <HAL_GetTick>
 8005fe8:	4602      	mov	r2, r0
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	1ad3      	subs	r3, r2, r3
 8005fee:	2b64      	cmp	r3, #100	@ 0x64
 8005ff0:	d901      	bls.n	8005ff6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ff2:	2303      	movs	r3, #3
 8005ff4:	e28a      	b.n	800650c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ff6:	4b60      	ldr	r3, [pc, #384]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1f0      	bne.n	8005fe4 <HAL_RCC_OscConfig+0xe8>
 8006002:	e000      	b.n	8006006 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006004:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d075      	beq.n	80060fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006012:	4b59      	ldr	r3, [pc, #356]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f003 030c 	and.w	r3, r3, #12
 800601a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800601c:	4b56      	ldr	r3, [pc, #344]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 800601e:	68db      	ldr	r3, [r3, #12]
 8006020:	f003 0303 	and.w	r3, r3, #3
 8006024:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8006026:	69bb      	ldr	r3, [r7, #24]
 8006028:	2b0c      	cmp	r3, #12
 800602a:	d102      	bne.n	8006032 <HAL_RCC_OscConfig+0x136>
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	2b02      	cmp	r3, #2
 8006030:	d002      	beq.n	8006038 <HAL_RCC_OscConfig+0x13c>
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	2b04      	cmp	r3, #4
 8006036:	d11f      	bne.n	8006078 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006038:	4b4f      	ldr	r3, [pc, #316]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006040:	2b00      	cmp	r3, #0
 8006042:	d005      	beq.n	8006050 <HAL_RCC_OscConfig+0x154>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d101      	bne.n	8006050 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e25d      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006050:	4b49      	ldr	r3, [pc, #292]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	691b      	ldr	r3, [r3, #16]
 800605c:	061b      	lsls	r3, r3, #24
 800605e:	4946      	ldr	r1, [pc, #280]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8006060:	4313      	orrs	r3, r2
 8006062:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006064:	4b45      	ldr	r3, [pc, #276]	@ (800617c <HAL_RCC_OscConfig+0x280>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	4618      	mov	r0, r3
 800606a:	f7fe fb3b 	bl	80046e4 <HAL_InitTick>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d043      	beq.n	80060fc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006074:	2301      	movs	r3, #1
 8006076:	e249      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	68db      	ldr	r3, [r3, #12]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d023      	beq.n	80060c8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006080:	4b3d      	ldr	r3, [pc, #244]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a3c      	ldr	r2, [pc, #240]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8006086:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800608a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800608c:	f7fe fb76 	bl	800477c <HAL_GetTick>
 8006090:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006092:	e008      	b.n	80060a6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006094:	f7fe fb72 	bl	800477c <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d901      	bls.n	80060a6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80060a2:	2303      	movs	r3, #3
 80060a4:	e232      	b.n	800650c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80060a6:	4b34      	ldr	r3, [pc, #208]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d0f0      	beq.n	8006094 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060b2:	4b31      	ldr	r3, [pc, #196]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	691b      	ldr	r3, [r3, #16]
 80060be:	061b      	lsls	r3, r3, #24
 80060c0:	492d      	ldr	r1, [pc, #180]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 80060c2:	4313      	orrs	r3, r2
 80060c4:	604b      	str	r3, [r1, #4]
 80060c6:	e01a      	b.n	80060fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060c8:	4b2b      	ldr	r3, [pc, #172]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a2a      	ldr	r2, [pc, #168]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 80060ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060d2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d4:	f7fe fb52 	bl	800477c <HAL_GetTick>
 80060d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80060da:	e008      	b.n	80060ee <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060dc:	f7fe fb4e 	bl	800477c <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	2b02      	cmp	r3, #2
 80060e8:	d901      	bls.n	80060ee <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80060ea:	2303      	movs	r3, #3
 80060ec:	e20e      	b.n	800650c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80060ee:	4b22      	ldr	r3, [pc, #136]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d1f0      	bne.n	80060dc <HAL_RCC_OscConfig+0x1e0>
 80060fa:	e000      	b.n	80060fe <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80060fc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f003 0308 	and.w	r3, r3, #8
 8006106:	2b00      	cmp	r3, #0
 8006108:	d041      	beq.n	800618e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	695b      	ldr	r3, [r3, #20]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d01c      	beq.n	800614c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006112:	4b19      	ldr	r3, [pc, #100]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8006114:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006118:	4a17      	ldr	r2, [pc, #92]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 800611a:	f043 0301 	orr.w	r3, r3, #1
 800611e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006122:	f7fe fb2b 	bl	800477c <HAL_GetTick>
 8006126:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006128:	e008      	b.n	800613c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800612a:	f7fe fb27 	bl	800477c <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	2b02      	cmp	r3, #2
 8006136:	d901      	bls.n	800613c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006138:	2303      	movs	r3, #3
 800613a:	e1e7      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800613c:	4b0e      	ldr	r3, [pc, #56]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 800613e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d0ef      	beq.n	800612a <HAL_RCC_OscConfig+0x22e>
 800614a:	e020      	b.n	800618e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800614c:	4b0a      	ldr	r3, [pc, #40]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 800614e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006152:	4a09      	ldr	r2, [pc, #36]	@ (8006178 <HAL_RCC_OscConfig+0x27c>)
 8006154:	f023 0301 	bic.w	r3, r3, #1
 8006158:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800615c:	f7fe fb0e 	bl	800477c <HAL_GetTick>
 8006160:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006162:	e00d      	b.n	8006180 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006164:	f7fe fb0a 	bl	800477c <HAL_GetTick>
 8006168:	4602      	mov	r2, r0
 800616a:	693b      	ldr	r3, [r7, #16]
 800616c:	1ad3      	subs	r3, r2, r3
 800616e:	2b02      	cmp	r3, #2
 8006170:	d906      	bls.n	8006180 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006172:	2303      	movs	r3, #3
 8006174:	e1ca      	b.n	800650c <HAL_RCC_OscConfig+0x610>
 8006176:	bf00      	nop
 8006178:	40021000 	.word	0x40021000
 800617c:	2000000c 	.word	0x2000000c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006180:	4b8c      	ldr	r3, [pc, #560]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006182:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006186:	f003 0302 	and.w	r3, r3, #2
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1ea      	bne.n	8006164 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 0304 	and.w	r3, r3, #4
 8006196:	2b00      	cmp	r3, #0
 8006198:	f000 80a6 	beq.w	80062e8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800619c:	2300      	movs	r3, #0
 800619e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80061a0:	4b84      	ldr	r3, [pc, #528]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 80061a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d101      	bne.n	80061b0 <HAL_RCC_OscConfig+0x2b4>
 80061ac:	2301      	movs	r3, #1
 80061ae:	e000      	b.n	80061b2 <HAL_RCC_OscConfig+0x2b6>
 80061b0:	2300      	movs	r3, #0
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00d      	beq.n	80061d2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061b6:	4b7f      	ldr	r3, [pc, #508]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 80061b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ba:	4a7e      	ldr	r2, [pc, #504]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 80061bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80061c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80061c2:	4b7c      	ldr	r3, [pc, #496]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 80061c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80061ca:	60fb      	str	r3, [r7, #12]
 80061cc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80061ce:	2301      	movs	r3, #1
 80061d0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80061d2:	4b79      	ldr	r3, [pc, #484]	@ (80063b8 <HAL_RCC_OscConfig+0x4bc>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d118      	bne.n	8006210 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80061de:	4b76      	ldr	r3, [pc, #472]	@ (80063b8 <HAL_RCC_OscConfig+0x4bc>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a75      	ldr	r2, [pc, #468]	@ (80063b8 <HAL_RCC_OscConfig+0x4bc>)
 80061e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80061e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061ea:	f7fe fac7 	bl	800477c <HAL_GetTick>
 80061ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80061f0:	e008      	b.n	8006204 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061f2:	f7fe fac3 	bl	800477c <HAL_GetTick>
 80061f6:	4602      	mov	r2, r0
 80061f8:	693b      	ldr	r3, [r7, #16]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	2b02      	cmp	r3, #2
 80061fe:	d901      	bls.n	8006204 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006200:	2303      	movs	r3, #3
 8006202:	e183      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006204:	4b6c      	ldr	r3, [pc, #432]	@ (80063b8 <HAL_RCC_OscConfig+0x4bc>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800620c:	2b00      	cmp	r3, #0
 800620e:	d0f0      	beq.n	80061f2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d108      	bne.n	800622a <HAL_RCC_OscConfig+0x32e>
 8006218:	4b66      	ldr	r3, [pc, #408]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 800621a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800621e:	4a65      	ldr	r2, [pc, #404]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006220:	f043 0301 	orr.w	r3, r3, #1
 8006224:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006228:	e024      	b.n	8006274 <HAL_RCC_OscConfig+0x378>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	2b05      	cmp	r3, #5
 8006230:	d110      	bne.n	8006254 <HAL_RCC_OscConfig+0x358>
 8006232:	4b60      	ldr	r3, [pc, #384]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006234:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006238:	4a5e      	ldr	r2, [pc, #376]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 800623a:	f043 0304 	orr.w	r3, r3, #4
 800623e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006242:	4b5c      	ldr	r3, [pc, #368]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006244:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006248:	4a5a      	ldr	r2, [pc, #360]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 800624a:	f043 0301 	orr.w	r3, r3, #1
 800624e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006252:	e00f      	b.n	8006274 <HAL_RCC_OscConfig+0x378>
 8006254:	4b57      	ldr	r3, [pc, #348]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006256:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800625a:	4a56      	ldr	r2, [pc, #344]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 800625c:	f023 0301 	bic.w	r3, r3, #1
 8006260:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006264:	4b53      	ldr	r3, [pc, #332]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800626a:	4a52      	ldr	r2, [pc, #328]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 800626c:	f023 0304 	bic.w	r3, r3, #4
 8006270:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	689b      	ldr	r3, [r3, #8]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d016      	beq.n	80062aa <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800627c:	f7fe fa7e 	bl	800477c <HAL_GetTick>
 8006280:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006282:	e00a      	b.n	800629a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006284:	f7fe fa7a 	bl	800477c <HAL_GetTick>
 8006288:	4602      	mov	r2, r0
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	1ad3      	subs	r3, r2, r3
 800628e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006292:	4293      	cmp	r3, r2
 8006294:	d901      	bls.n	800629a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006296:	2303      	movs	r3, #3
 8006298:	e138      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800629a:	4b46      	ldr	r3, [pc, #280]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 800629c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062a0:	f003 0302 	and.w	r3, r3, #2
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d0ed      	beq.n	8006284 <HAL_RCC_OscConfig+0x388>
 80062a8:	e015      	b.n	80062d6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062aa:	f7fe fa67 	bl	800477c <HAL_GetTick>
 80062ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80062b0:	e00a      	b.n	80062c8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062b2:	f7fe fa63 	bl	800477c <HAL_GetTick>
 80062b6:	4602      	mov	r2, r0
 80062b8:	693b      	ldr	r3, [r7, #16]
 80062ba:	1ad3      	subs	r3, r2, r3
 80062bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d901      	bls.n	80062c8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e121      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80062c8:	4b3a      	ldr	r3, [pc, #232]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 80062ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ce:	f003 0302 	and.w	r3, r3, #2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d1ed      	bne.n	80062b2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80062d6:	7ffb      	ldrb	r3, [r7, #31]
 80062d8:	2b01      	cmp	r3, #1
 80062da:	d105      	bne.n	80062e8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062dc:	4b35      	ldr	r3, [pc, #212]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 80062de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062e0:	4a34      	ldr	r2, [pc, #208]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 80062e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062e6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f003 0320 	and.w	r3, r3, #32
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d03c      	beq.n	800636e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	699b      	ldr	r3, [r3, #24]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d01c      	beq.n	8006336 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80062fc:	4b2d      	ldr	r3, [pc, #180]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 80062fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006302:	4a2c      	ldr	r2, [pc, #176]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006304:	f043 0301 	orr.w	r3, r3, #1
 8006308:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800630c:	f7fe fa36 	bl	800477c <HAL_GetTick>
 8006310:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006312:	e008      	b.n	8006326 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006314:	f7fe fa32 	bl	800477c <HAL_GetTick>
 8006318:	4602      	mov	r2, r0
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	2b02      	cmp	r3, #2
 8006320:	d901      	bls.n	8006326 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006322:	2303      	movs	r3, #3
 8006324:	e0f2      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006326:	4b23      	ldr	r3, [pc, #140]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006328:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800632c:	f003 0302 	and.w	r3, r3, #2
 8006330:	2b00      	cmp	r3, #0
 8006332:	d0ef      	beq.n	8006314 <HAL_RCC_OscConfig+0x418>
 8006334:	e01b      	b.n	800636e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006336:	4b1f      	ldr	r3, [pc, #124]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006338:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800633c:	4a1d      	ldr	r2, [pc, #116]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 800633e:	f023 0301 	bic.w	r3, r3, #1
 8006342:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006346:	f7fe fa19 	bl	800477c <HAL_GetTick>
 800634a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800634c:	e008      	b.n	8006360 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800634e:	f7fe fa15 	bl	800477c <HAL_GetTick>
 8006352:	4602      	mov	r2, r0
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	1ad3      	subs	r3, r2, r3
 8006358:	2b02      	cmp	r3, #2
 800635a:	d901      	bls.n	8006360 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	e0d5      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006360:	4b14      	ldr	r3, [pc, #80]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006362:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1ef      	bne.n	800634e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	69db      	ldr	r3, [r3, #28]
 8006372:	2b00      	cmp	r3, #0
 8006374:	f000 80c9 	beq.w	800650a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006378:	4b0e      	ldr	r3, [pc, #56]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f003 030c 	and.w	r3, r3, #12
 8006380:	2b0c      	cmp	r3, #12
 8006382:	f000 8083 	beq.w	800648c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	69db      	ldr	r3, [r3, #28]
 800638a:	2b02      	cmp	r3, #2
 800638c:	d15e      	bne.n	800644c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800638e:	4b09      	ldr	r3, [pc, #36]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a08      	ldr	r2, [pc, #32]	@ (80063b4 <HAL_RCC_OscConfig+0x4b8>)
 8006394:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006398:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800639a:	f7fe f9ef 	bl	800477c <HAL_GetTick>
 800639e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063a0:	e00c      	b.n	80063bc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063a2:	f7fe f9eb 	bl	800477c <HAL_GetTick>
 80063a6:	4602      	mov	r2, r0
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	2b02      	cmp	r3, #2
 80063ae:	d905      	bls.n	80063bc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80063b0:	2303      	movs	r3, #3
 80063b2:	e0ab      	b.n	800650c <HAL_RCC_OscConfig+0x610>
 80063b4:	40021000 	.word	0x40021000
 80063b8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80063bc:	4b55      	ldr	r3, [pc, #340]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d1ec      	bne.n	80063a2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063c8:	4b52      	ldr	r3, [pc, #328]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 80063ca:	68da      	ldr	r2, [r3, #12]
 80063cc:	4b52      	ldr	r3, [pc, #328]	@ (8006518 <HAL_RCC_OscConfig+0x61c>)
 80063ce:	4013      	ands	r3, r2
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	6a11      	ldr	r1, [r2, #32]
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80063d8:	3a01      	subs	r2, #1
 80063da:	0112      	lsls	r2, r2, #4
 80063dc:	4311      	orrs	r1, r2
 80063de:	687a      	ldr	r2, [r7, #4]
 80063e0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80063e2:	0212      	lsls	r2, r2, #8
 80063e4:	4311      	orrs	r1, r2
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80063ea:	0852      	lsrs	r2, r2, #1
 80063ec:	3a01      	subs	r2, #1
 80063ee:	0552      	lsls	r2, r2, #21
 80063f0:	4311      	orrs	r1, r2
 80063f2:	687a      	ldr	r2, [r7, #4]
 80063f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80063f6:	0852      	lsrs	r2, r2, #1
 80063f8:	3a01      	subs	r2, #1
 80063fa:	0652      	lsls	r2, r2, #25
 80063fc:	4311      	orrs	r1, r2
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006402:	06d2      	lsls	r2, r2, #27
 8006404:	430a      	orrs	r2, r1
 8006406:	4943      	ldr	r1, [pc, #268]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 8006408:	4313      	orrs	r3, r2
 800640a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800640c:	4b41      	ldr	r3, [pc, #260]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a40      	ldr	r2, [pc, #256]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 8006412:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006416:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006418:	4b3e      	ldr	r3, [pc, #248]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	4a3d      	ldr	r2, [pc, #244]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 800641e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006422:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006424:	f7fe f9aa 	bl	800477c <HAL_GetTick>
 8006428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800642a:	e008      	b.n	800643e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800642c:	f7fe f9a6 	bl	800477c <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	2b02      	cmp	r3, #2
 8006438:	d901      	bls.n	800643e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e066      	b.n	800650c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800643e:	4b35      	ldr	r3, [pc, #212]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d0f0      	beq.n	800642c <HAL_RCC_OscConfig+0x530>
 800644a:	e05e      	b.n	800650a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800644c:	4b31      	ldr	r3, [pc, #196]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a30      	ldr	r2, [pc, #192]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 8006452:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006458:	f7fe f990 	bl	800477c <HAL_GetTick>
 800645c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800645e:	e008      	b.n	8006472 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006460:	f7fe f98c 	bl	800477c <HAL_GetTick>
 8006464:	4602      	mov	r2, r0
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	1ad3      	subs	r3, r2, r3
 800646a:	2b02      	cmp	r3, #2
 800646c:	d901      	bls.n	8006472 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e04c      	b.n	800650c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006472:	4b28      	ldr	r3, [pc, #160]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d1f0      	bne.n	8006460 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800647e:	4b25      	ldr	r3, [pc, #148]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 8006480:	68da      	ldr	r2, [r3, #12]
 8006482:	4924      	ldr	r1, [pc, #144]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 8006484:	4b25      	ldr	r3, [pc, #148]	@ (800651c <HAL_RCC_OscConfig+0x620>)
 8006486:	4013      	ands	r3, r2
 8006488:	60cb      	str	r3, [r1, #12]
 800648a:	e03e      	b.n	800650a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	2b01      	cmp	r3, #1
 8006492:	d101      	bne.n	8006498 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006494:	2301      	movs	r3, #1
 8006496:	e039      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006498:	4b1e      	ldr	r3, [pc, #120]	@ (8006514 <HAL_RCC_OscConfig+0x618>)
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800649e:	697b      	ldr	r3, [r7, #20]
 80064a0:	f003 0203 	and.w	r2, r3, #3
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	6a1b      	ldr	r3, [r3, #32]
 80064a8:	429a      	cmp	r2, r3
 80064aa:	d12c      	bne.n	8006506 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064b6:	3b01      	subs	r3, #1
 80064b8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80064ba:	429a      	cmp	r2, r3
 80064bc:	d123      	bne.n	8006506 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80064ca:	429a      	cmp	r2, r3
 80064cc:	d11b      	bne.n	8006506 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80064ce:	697b      	ldr	r3, [r7, #20]
 80064d0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064d8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80064da:	429a      	cmp	r2, r3
 80064dc:	d113      	bne.n	8006506 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80064de:	697b      	ldr	r3, [r7, #20]
 80064e0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80064e8:	085b      	lsrs	r3, r3, #1
 80064ea:	3b01      	subs	r3, #1
 80064ec:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d109      	bne.n	8006506 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064fc:	085b      	lsrs	r3, r3, #1
 80064fe:	3b01      	subs	r3, #1
 8006500:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006502:	429a      	cmp	r2, r3
 8006504:	d001      	beq.n	800650a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006506:	2301      	movs	r3, #1
 8006508:	e000      	b.n	800650c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	3720      	adds	r7, #32
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	40021000 	.word	0x40021000
 8006518:	019f800c 	.word	0x019f800c
 800651c:	feeefffc 	.word	0xfeeefffc

08006520 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800652a:	2300      	movs	r3, #0
 800652c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d101      	bne.n	8006538 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	e11e      	b.n	8006776 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006538:	4b91      	ldr	r3, [pc, #580]	@ (8006780 <HAL_RCC_ClockConfig+0x260>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f003 030f 	and.w	r3, r3, #15
 8006540:	683a      	ldr	r2, [r7, #0]
 8006542:	429a      	cmp	r2, r3
 8006544:	d910      	bls.n	8006568 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006546:	4b8e      	ldr	r3, [pc, #568]	@ (8006780 <HAL_RCC_ClockConfig+0x260>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f023 020f 	bic.w	r2, r3, #15
 800654e:	498c      	ldr	r1, [pc, #560]	@ (8006780 <HAL_RCC_ClockConfig+0x260>)
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	4313      	orrs	r3, r2
 8006554:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006556:	4b8a      	ldr	r3, [pc, #552]	@ (8006780 <HAL_RCC_ClockConfig+0x260>)
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	f003 030f 	and.w	r3, r3, #15
 800655e:	683a      	ldr	r2, [r7, #0]
 8006560:	429a      	cmp	r2, r3
 8006562:	d001      	beq.n	8006568 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006564:	2301      	movs	r3, #1
 8006566:	e106      	b.n	8006776 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0301 	and.w	r3, r3, #1
 8006570:	2b00      	cmp	r3, #0
 8006572:	d073      	beq.n	800665c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	2b03      	cmp	r3, #3
 800657a:	d129      	bne.n	80065d0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800657c:	4b81      	ldr	r3, [pc, #516]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006584:	2b00      	cmp	r3, #0
 8006586:	d101      	bne.n	800658c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e0f4      	b.n	8006776 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800658c:	f000 f99e 	bl	80068cc <RCC_GetSysClockFreqFromPLLSource>
 8006590:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	4a7c      	ldr	r2, [pc, #496]	@ (8006788 <HAL_RCC_ClockConfig+0x268>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d93f      	bls.n	800661a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800659a:	4b7a      	ldr	r3, [pc, #488]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 800659c:	689b      	ldr	r3, [r3, #8]
 800659e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d009      	beq.n	80065ba <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d033      	beq.n	800661a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d12f      	bne.n	800661a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80065ba:	4b72      	ldr	r3, [pc, #456]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80065c2:	4a70      	ldr	r2, [pc, #448]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 80065c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80065ca:	2380      	movs	r3, #128	@ 0x80
 80065cc:	617b      	str	r3, [r7, #20]
 80065ce:	e024      	b.n	800661a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	685b      	ldr	r3, [r3, #4]
 80065d4:	2b02      	cmp	r3, #2
 80065d6:	d107      	bne.n	80065e8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80065d8:	4b6a      	ldr	r3, [pc, #424]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d109      	bne.n	80065f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80065e4:	2301      	movs	r3, #1
 80065e6:	e0c6      	b.n	8006776 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065e8:	4b66      	ldr	r3, [pc, #408]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d101      	bne.n	80065f8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	e0be      	b.n	8006776 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80065f8:	f000 f8ce 	bl	8006798 <HAL_RCC_GetSysClockFreq>
 80065fc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	4a61      	ldr	r2, [pc, #388]	@ (8006788 <HAL_RCC_ClockConfig+0x268>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d909      	bls.n	800661a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006606:	4b5f      	ldr	r3, [pc, #380]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 8006608:	689b      	ldr	r3, [r3, #8]
 800660a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800660e:	4a5d      	ldr	r2, [pc, #372]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 8006610:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006614:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006616:	2380      	movs	r3, #128	@ 0x80
 8006618:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800661a:	4b5a      	ldr	r3, [pc, #360]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 800661c:	689b      	ldr	r3, [r3, #8]
 800661e:	f023 0203 	bic.w	r2, r3, #3
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	685b      	ldr	r3, [r3, #4]
 8006626:	4957      	ldr	r1, [pc, #348]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 8006628:	4313      	orrs	r3, r2
 800662a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800662c:	f7fe f8a6 	bl	800477c <HAL_GetTick>
 8006630:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006632:	e00a      	b.n	800664a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006634:	f7fe f8a2 	bl	800477c <HAL_GetTick>
 8006638:	4602      	mov	r2, r0
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	1ad3      	subs	r3, r2, r3
 800663e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006642:	4293      	cmp	r3, r2
 8006644:	d901      	bls.n	800664a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006646:	2303      	movs	r3, #3
 8006648:	e095      	b.n	8006776 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800664a:	4b4e      	ldr	r3, [pc, #312]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 800664c:	689b      	ldr	r3, [r3, #8]
 800664e:	f003 020c 	and.w	r2, r3, #12
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	429a      	cmp	r2, r3
 800665a:	d1eb      	bne.n	8006634 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 0302 	and.w	r3, r3, #2
 8006664:	2b00      	cmp	r3, #0
 8006666:	d023      	beq.n	80066b0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 0304 	and.w	r3, r3, #4
 8006670:	2b00      	cmp	r3, #0
 8006672:	d005      	beq.n	8006680 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006674:	4b43      	ldr	r3, [pc, #268]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 8006676:	689b      	ldr	r3, [r3, #8]
 8006678:	4a42      	ldr	r2, [pc, #264]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 800667a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800667e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0308 	and.w	r3, r3, #8
 8006688:	2b00      	cmp	r3, #0
 800668a:	d007      	beq.n	800669c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800668c:	4b3d      	ldr	r3, [pc, #244]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 800668e:	689b      	ldr	r3, [r3, #8]
 8006690:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006694:	4a3b      	ldr	r2, [pc, #236]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 8006696:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800669a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800669c:	4b39      	ldr	r3, [pc, #228]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	4936      	ldr	r1, [pc, #216]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 80066aa:	4313      	orrs	r3, r2
 80066ac:	608b      	str	r3, [r1, #8]
 80066ae:	e008      	b.n	80066c2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80066b0:	697b      	ldr	r3, [r7, #20]
 80066b2:	2b80      	cmp	r3, #128	@ 0x80
 80066b4:	d105      	bne.n	80066c2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80066b6:	4b33      	ldr	r3, [pc, #204]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	4a32      	ldr	r2, [pc, #200]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 80066bc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066c0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066c2:	4b2f      	ldr	r3, [pc, #188]	@ (8006780 <HAL_RCC_ClockConfig+0x260>)
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f003 030f 	and.w	r3, r3, #15
 80066ca:	683a      	ldr	r2, [r7, #0]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d21d      	bcs.n	800670c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066d0:	4b2b      	ldr	r3, [pc, #172]	@ (8006780 <HAL_RCC_ClockConfig+0x260>)
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	f023 020f 	bic.w	r2, r3, #15
 80066d8:	4929      	ldr	r1, [pc, #164]	@ (8006780 <HAL_RCC_ClockConfig+0x260>)
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	4313      	orrs	r3, r2
 80066de:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80066e0:	f7fe f84c 	bl	800477c <HAL_GetTick>
 80066e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066e6:	e00a      	b.n	80066fe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80066e8:	f7fe f848 	bl	800477c <HAL_GetTick>
 80066ec:	4602      	mov	r2, r0
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d901      	bls.n	80066fe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e03b      	b.n	8006776 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066fe:	4b20      	ldr	r3, [pc, #128]	@ (8006780 <HAL_RCC_ClockConfig+0x260>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 030f 	and.w	r3, r3, #15
 8006706:	683a      	ldr	r2, [r7, #0]
 8006708:	429a      	cmp	r2, r3
 800670a:	d1ed      	bne.n	80066e8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 0304 	and.w	r3, r3, #4
 8006714:	2b00      	cmp	r3, #0
 8006716:	d008      	beq.n	800672a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006718:	4b1a      	ldr	r3, [pc, #104]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 800671a:	689b      	ldr	r3, [r3, #8]
 800671c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	68db      	ldr	r3, [r3, #12]
 8006724:	4917      	ldr	r1, [pc, #92]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 8006726:	4313      	orrs	r3, r2
 8006728:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0308 	and.w	r3, r3, #8
 8006732:	2b00      	cmp	r3, #0
 8006734:	d009      	beq.n	800674a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006736:	4b13      	ldr	r3, [pc, #76]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	00db      	lsls	r3, r3, #3
 8006744:	490f      	ldr	r1, [pc, #60]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 8006746:	4313      	orrs	r3, r2
 8006748:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800674a:	f000 f825 	bl	8006798 <HAL_RCC_GetSysClockFreq>
 800674e:	4602      	mov	r2, r0
 8006750:	4b0c      	ldr	r3, [pc, #48]	@ (8006784 <HAL_RCC_ClockConfig+0x264>)
 8006752:	689b      	ldr	r3, [r3, #8]
 8006754:	091b      	lsrs	r3, r3, #4
 8006756:	f003 030f 	and.w	r3, r3, #15
 800675a:	490c      	ldr	r1, [pc, #48]	@ (800678c <HAL_RCC_ClockConfig+0x26c>)
 800675c:	5ccb      	ldrb	r3, [r1, r3]
 800675e:	f003 031f 	and.w	r3, r3, #31
 8006762:	fa22 f303 	lsr.w	r3, r2, r3
 8006766:	4a0a      	ldr	r2, [pc, #40]	@ (8006790 <HAL_RCC_ClockConfig+0x270>)
 8006768:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800676a:	4b0a      	ldr	r3, [pc, #40]	@ (8006794 <HAL_RCC_ClockConfig+0x274>)
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4618      	mov	r0, r3
 8006770:	f7fd ffb8 	bl	80046e4 <HAL_InitTick>
 8006774:	4603      	mov	r3, r0
}
 8006776:	4618      	mov	r0, r3
 8006778:	3718      	adds	r7, #24
 800677a:	46bd      	mov	sp, r7
 800677c:	bd80      	pop	{r7, pc}
 800677e:	bf00      	nop
 8006780:	40022000 	.word	0x40022000
 8006784:	40021000 	.word	0x40021000
 8006788:	04c4b400 	.word	0x04c4b400
 800678c:	0801354c 	.word	0x0801354c
 8006790:	20000008 	.word	0x20000008
 8006794:	2000000c 	.word	0x2000000c

08006798 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006798:	b480      	push	{r7}
 800679a:	b087      	sub	sp, #28
 800679c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800679e:	4b2c      	ldr	r3, [pc, #176]	@ (8006850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067a0:	689b      	ldr	r3, [r3, #8]
 80067a2:	f003 030c 	and.w	r3, r3, #12
 80067a6:	2b04      	cmp	r3, #4
 80067a8:	d102      	bne.n	80067b0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80067aa:	4b2a      	ldr	r3, [pc, #168]	@ (8006854 <HAL_RCC_GetSysClockFreq+0xbc>)
 80067ac:	613b      	str	r3, [r7, #16]
 80067ae:	e047      	b.n	8006840 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80067b0:	4b27      	ldr	r3, [pc, #156]	@ (8006850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	f003 030c 	and.w	r3, r3, #12
 80067b8:	2b08      	cmp	r3, #8
 80067ba:	d102      	bne.n	80067c2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80067bc:	4b26      	ldr	r3, [pc, #152]	@ (8006858 <HAL_RCC_GetSysClockFreq+0xc0>)
 80067be:	613b      	str	r3, [r7, #16]
 80067c0:	e03e      	b.n	8006840 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80067c2:	4b23      	ldr	r3, [pc, #140]	@ (8006850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067c4:	689b      	ldr	r3, [r3, #8]
 80067c6:	f003 030c 	and.w	r3, r3, #12
 80067ca:	2b0c      	cmp	r3, #12
 80067cc:	d136      	bne.n	800683c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80067ce:	4b20      	ldr	r3, [pc, #128]	@ (8006850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067d0:	68db      	ldr	r3, [r3, #12]
 80067d2:	f003 0303 	and.w	r3, r3, #3
 80067d6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80067d8:	4b1d      	ldr	r3, [pc, #116]	@ (8006850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	091b      	lsrs	r3, r3, #4
 80067de:	f003 030f 	and.w	r3, r3, #15
 80067e2:	3301      	adds	r3, #1
 80067e4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2b03      	cmp	r3, #3
 80067ea:	d10c      	bne.n	8006806 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80067ec:	4a1a      	ldr	r2, [pc, #104]	@ (8006858 <HAL_RCC_GetSysClockFreq+0xc0>)
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067f4:	4a16      	ldr	r2, [pc, #88]	@ (8006850 <HAL_RCC_GetSysClockFreq+0xb8>)
 80067f6:	68d2      	ldr	r2, [r2, #12]
 80067f8:	0a12      	lsrs	r2, r2, #8
 80067fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80067fe:	fb02 f303 	mul.w	r3, r2, r3
 8006802:	617b      	str	r3, [r7, #20]
      break;
 8006804:	e00c      	b.n	8006820 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006806:	4a13      	ldr	r2, [pc, #76]	@ (8006854 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	fbb2 f3f3 	udiv	r3, r2, r3
 800680e:	4a10      	ldr	r2, [pc, #64]	@ (8006850 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006810:	68d2      	ldr	r2, [r2, #12]
 8006812:	0a12      	lsrs	r2, r2, #8
 8006814:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006818:	fb02 f303 	mul.w	r3, r2, r3
 800681c:	617b      	str	r3, [r7, #20]
      break;
 800681e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006820:	4b0b      	ldr	r3, [pc, #44]	@ (8006850 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	0e5b      	lsrs	r3, r3, #25
 8006826:	f003 0303 	and.w	r3, r3, #3
 800682a:	3301      	adds	r3, #1
 800682c:	005b      	lsls	r3, r3, #1
 800682e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006830:	697a      	ldr	r2, [r7, #20]
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	fbb2 f3f3 	udiv	r3, r2, r3
 8006838:	613b      	str	r3, [r7, #16]
 800683a:	e001      	b.n	8006840 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800683c:	2300      	movs	r3, #0
 800683e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006840:	693b      	ldr	r3, [r7, #16]
}
 8006842:	4618      	mov	r0, r3
 8006844:	371c      	adds	r7, #28
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop
 8006850:	40021000 	.word	0x40021000
 8006854:	00f42400 	.word	0x00f42400
 8006858:	016e3600 	.word	0x016e3600

0800685c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800685c:	b480      	push	{r7}
 800685e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006860:	4b03      	ldr	r3, [pc, #12]	@ (8006870 <HAL_RCC_GetHCLKFreq+0x14>)
 8006862:	681b      	ldr	r3, [r3, #0]
}
 8006864:	4618      	mov	r0, r3
 8006866:	46bd      	mov	sp, r7
 8006868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686c:	4770      	bx	lr
 800686e:	bf00      	nop
 8006870:	20000008 	.word	0x20000008

08006874 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006874:	b580      	push	{r7, lr}
 8006876:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006878:	f7ff fff0 	bl	800685c <HAL_RCC_GetHCLKFreq>
 800687c:	4602      	mov	r2, r0
 800687e:	4b06      	ldr	r3, [pc, #24]	@ (8006898 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	0a1b      	lsrs	r3, r3, #8
 8006884:	f003 0307 	and.w	r3, r3, #7
 8006888:	4904      	ldr	r1, [pc, #16]	@ (800689c <HAL_RCC_GetPCLK1Freq+0x28>)
 800688a:	5ccb      	ldrb	r3, [r1, r3]
 800688c:	f003 031f 	and.w	r3, r3, #31
 8006890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006894:	4618      	mov	r0, r3
 8006896:	bd80      	pop	{r7, pc}
 8006898:	40021000 	.word	0x40021000
 800689c:	0801355c 	.word	0x0801355c

080068a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80068a4:	f7ff ffda 	bl	800685c <HAL_RCC_GetHCLKFreq>
 80068a8:	4602      	mov	r2, r0
 80068aa:	4b06      	ldr	r3, [pc, #24]	@ (80068c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	0adb      	lsrs	r3, r3, #11
 80068b0:	f003 0307 	and.w	r3, r3, #7
 80068b4:	4904      	ldr	r1, [pc, #16]	@ (80068c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80068b6:	5ccb      	ldrb	r3, [r1, r3]
 80068b8:	f003 031f 	and.w	r3, r3, #31
 80068bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	40021000 	.word	0x40021000
 80068c8:	0801355c 	.word	0x0801355c

080068cc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80068cc:	b480      	push	{r7}
 80068ce:	b087      	sub	sp, #28
 80068d0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80068d2:	4b1e      	ldr	r3, [pc, #120]	@ (800694c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	f003 0303 	and.w	r3, r3, #3
 80068da:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80068dc:	4b1b      	ldr	r3, [pc, #108]	@ (800694c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	091b      	lsrs	r3, r3, #4
 80068e2:	f003 030f 	and.w	r3, r3, #15
 80068e6:	3301      	adds	r3, #1
 80068e8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	2b03      	cmp	r3, #3
 80068ee:	d10c      	bne.n	800690a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80068f0:	4a17      	ldr	r2, [pc, #92]	@ (8006950 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068f8:	4a14      	ldr	r2, [pc, #80]	@ (800694c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80068fa:	68d2      	ldr	r2, [r2, #12]
 80068fc:	0a12      	lsrs	r2, r2, #8
 80068fe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006902:	fb02 f303 	mul.w	r3, r2, r3
 8006906:	617b      	str	r3, [r7, #20]
    break;
 8006908:	e00c      	b.n	8006924 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800690a:	4a12      	ldr	r2, [pc, #72]	@ (8006954 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006912:	4a0e      	ldr	r2, [pc, #56]	@ (800694c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006914:	68d2      	ldr	r2, [r2, #12]
 8006916:	0a12      	lsrs	r2, r2, #8
 8006918:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800691c:	fb02 f303 	mul.w	r3, r2, r3
 8006920:	617b      	str	r3, [r7, #20]
    break;
 8006922:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006924:	4b09      	ldr	r3, [pc, #36]	@ (800694c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006926:	68db      	ldr	r3, [r3, #12]
 8006928:	0e5b      	lsrs	r3, r3, #25
 800692a:	f003 0303 	and.w	r3, r3, #3
 800692e:	3301      	adds	r3, #1
 8006930:	005b      	lsls	r3, r3, #1
 8006932:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006934:	697a      	ldr	r2, [r7, #20]
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	fbb2 f3f3 	udiv	r3, r2, r3
 800693c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800693e:	687b      	ldr	r3, [r7, #4]
}
 8006940:	4618      	mov	r0, r3
 8006942:	371c      	adds	r7, #28
 8006944:	46bd      	mov	sp, r7
 8006946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800694a:	4770      	bx	lr
 800694c:	40021000 	.word	0x40021000
 8006950:	016e3600 	.word	0x016e3600
 8006954:	00f42400 	.word	0x00f42400

08006958 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b086      	sub	sp, #24
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006960:	2300      	movs	r3, #0
 8006962:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006964:	2300      	movs	r3, #0
 8006966:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006970:	2b00      	cmp	r3, #0
 8006972:	f000 8098 	beq.w	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006976:	2300      	movs	r3, #0
 8006978:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800697a:	4b43      	ldr	r3, [pc, #268]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800697c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800697e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006982:	2b00      	cmp	r3, #0
 8006984:	d10d      	bne.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006986:	4b40      	ldr	r3, [pc, #256]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006988:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800698a:	4a3f      	ldr	r2, [pc, #252]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800698c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006990:	6593      	str	r3, [r2, #88]	@ 0x58
 8006992:	4b3d      	ldr	r3, [pc, #244]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006996:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800699a:	60bb      	str	r3, [r7, #8]
 800699c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800699e:	2301      	movs	r3, #1
 80069a0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80069a2:	4b3a      	ldr	r3, [pc, #232]	@ (8006a8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a39      	ldr	r2, [pc, #228]	@ (8006a8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80069a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069ac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80069ae:	f7fd fee5 	bl	800477c <HAL_GetTick>
 80069b2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80069b4:	e009      	b.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069b6:	f7fd fee1 	bl	800477c <HAL_GetTick>
 80069ba:	4602      	mov	r2, r0
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	1ad3      	subs	r3, r2, r3
 80069c0:	2b02      	cmp	r3, #2
 80069c2:	d902      	bls.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80069c4:	2303      	movs	r3, #3
 80069c6:	74fb      	strb	r3, [r7, #19]
        break;
 80069c8:	e005      	b.n	80069d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80069ca:	4b30      	ldr	r3, [pc, #192]	@ (8006a8c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d0ef      	beq.n	80069b6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80069d6:	7cfb      	ldrb	r3, [r7, #19]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d159      	bne.n	8006a90 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80069dc:	4b2a      	ldr	r3, [pc, #168]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069e6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d01e      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80069f2:	697a      	ldr	r2, [r7, #20]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d019      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80069f8:	4b23      	ldr	r3, [pc, #140]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80069fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a02:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006a04:	4b20      	ldr	r3, [pc, #128]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a0a:	4a1f      	ldr	r2, [pc, #124]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006a0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a10:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006a14:	4b1c      	ldr	r3, [pc, #112]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a1a:	4a1b      	ldr	r2, [pc, #108]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006a1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006a24:	4a18      	ldr	r2, [pc, #96]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006a26:	697b      	ldr	r3, [r7, #20]
 8006a28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d016      	beq.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a36:	f7fd fea1 	bl	800477c <HAL_GetTick>
 8006a3a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a3c:	e00b      	b.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a3e:	f7fd fe9d 	bl	800477c <HAL_GetTick>
 8006a42:	4602      	mov	r2, r0
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	1ad3      	subs	r3, r2, r3
 8006a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d902      	bls.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006a50:	2303      	movs	r3, #3
 8006a52:	74fb      	strb	r3, [r7, #19]
            break;
 8006a54:	e006      	b.n	8006a64 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006a56:	4b0c      	ldr	r3, [pc, #48]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a5c:	f003 0302 	and.w	r3, r3, #2
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d0ec      	beq.n	8006a3e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006a64:	7cfb      	ldrb	r3, [r7, #19]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d10b      	bne.n	8006a82 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006a6a:	4b07      	ldr	r3, [pc, #28]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a70:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a78:	4903      	ldr	r1, [pc, #12]	@ (8006a88 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006a80:	e008      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006a82:	7cfb      	ldrb	r3, [r7, #19]
 8006a84:	74bb      	strb	r3, [r7, #18]
 8006a86:	e005      	b.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006a88:	40021000 	.word	0x40021000
 8006a8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a90:	7cfb      	ldrb	r3, [r7, #19]
 8006a92:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006a94:	7c7b      	ldrb	r3, [r7, #17]
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d105      	bne.n	8006aa6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006a9a:	4ba7      	ldr	r3, [pc, #668]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a9e:	4aa6      	ldr	r2, [pc, #664]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006aa0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006aa4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0301 	and.w	r3, r3, #1
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d00a      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006ab2:	4ba1      	ldr	r3, [pc, #644]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ab8:	f023 0203 	bic.w	r2, r3, #3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	499d      	ldr	r1, [pc, #628]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f003 0302 	and.w	r3, r3, #2
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d00a      	beq.n	8006aea <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ad4:	4b98      	ldr	r3, [pc, #608]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ada:	f023 020c 	bic.w	r2, r3, #12
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	4995      	ldr	r1, [pc, #596]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ae4:	4313      	orrs	r3, r2
 8006ae6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0304 	and.w	r3, r3, #4
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00a      	beq.n	8006b0c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006af6:	4b90      	ldr	r3, [pc, #576]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006afc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	498c      	ldr	r1, [pc, #560]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b06:	4313      	orrs	r3, r2
 8006b08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 0308 	and.w	r3, r3, #8
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d00a      	beq.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006b18:	4b87      	ldr	r3, [pc, #540]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b1e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	4984      	ldr	r1, [pc, #528]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	f003 0310 	and.w	r3, r3, #16
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00a      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006b3a:	4b7f      	ldr	r3, [pc, #508]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b40:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	695b      	ldr	r3, [r3, #20]
 8006b48:	497b      	ldr	r1, [pc, #492]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b4a:	4313      	orrs	r3, r2
 8006b4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0320 	and.w	r3, r3, #32
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d00a      	beq.n	8006b72 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006b5c:	4b76      	ldr	r3, [pc, #472]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b62:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	699b      	ldr	r3, [r3, #24]
 8006b6a:	4973      	ldr	r1, [pc, #460]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d00a      	beq.n	8006b94 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006b7e:	4b6e      	ldr	r3, [pc, #440]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b84:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	69db      	ldr	r3, [r3, #28]
 8006b8c:	496a      	ldr	r1, [pc, #424]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d00a      	beq.n	8006bb6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006ba0:	4b65      	ldr	r3, [pc, #404]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ba6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	4962      	ldr	r1, [pc, #392]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d00a      	beq.n	8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006bc2:	4b5d      	ldr	r3, [pc, #372]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bc8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bd0:	4959      	ldr	r1, [pc, #356]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d00a      	beq.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006be4:	4b54      	ldr	r3, [pc, #336]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006be6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006bea:	f023 0203 	bic.w	r2, r3, #3
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bf2:	4951      	ldr	r1, [pc, #324]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d00a      	beq.n	8006c1c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006c06:	4b4c      	ldr	r3, [pc, #304]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c0c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c14:	4948      	ldr	r1, [pc, #288]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c16:	4313      	orrs	r3, r2
 8006c18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d015      	beq.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006c28:	4b43      	ldr	r3, [pc, #268]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c2e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c36:	4940      	ldr	r1, [pc, #256]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c38:	4313      	orrs	r3, r2
 8006c3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c42:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006c46:	d105      	bne.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c48:	4b3b      	ldr	r3, [pc, #236]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c4a:	68db      	ldr	r3, [r3, #12]
 8006c4c:	4a3a      	ldr	r2, [pc, #232]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c52:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d015      	beq.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006c60:	4b35      	ldr	r3, [pc, #212]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c66:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c6e:	4932      	ldr	r1, [pc, #200]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c70:	4313      	orrs	r3, r2
 8006c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c7a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006c7e:	d105      	bne.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006c80:	4b2d      	ldr	r3, [pc, #180]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c82:	68db      	ldr	r3, [r3, #12]
 8006c84:	4a2c      	ldr	r2, [pc, #176]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c8a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d015      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006c98:	4b27      	ldr	r3, [pc, #156]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c9e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ca6:	4924      	ldr	r1, [pc, #144]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006cb6:	d105      	bne.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	4a1e      	ldr	r2, [pc, #120]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cc2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d015      	beq.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006cd0:	4b19      	ldr	r3, [pc, #100]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cd6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cde:	4916      	ldr	r1, [pc, #88]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006cea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006cee:	d105      	bne.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006cf0:	4b11      	ldr	r3, [pc, #68]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	4a10      	ldr	r2, [pc, #64]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006cf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006cfa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d019      	beq.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006d08:	4b0b      	ldr	r3, [pc, #44]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d0e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d16:	4908      	ldr	r1, [pc, #32]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d22:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d26:	d109      	bne.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d28:	4b03      	ldr	r3, [pc, #12]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d2a:	68db      	ldr	r3, [r3, #12]
 8006d2c:	4a02      	ldr	r2, [pc, #8]	@ (8006d38 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006d2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d32:	60d3      	str	r3, [r2, #12]
 8006d34:	e002      	b.n	8006d3c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8006d36:	bf00      	nop
 8006d38:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d015      	beq.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8006d48:	4b29      	ldr	r3, [pc, #164]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d4e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d56:	4926      	ldr	r1, [pc, #152]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d62:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d66:	d105      	bne.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006d68:	4b21      	ldr	r3, [pc, #132]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	4a20      	ldr	r2, [pc, #128]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d72:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d015      	beq.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8006d80:	4b1b      	ldr	r3, [pc, #108]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d86:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d8e:	4918      	ldr	r1, [pc, #96]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006d90:	4313      	orrs	r3, r2
 8006d92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d9e:	d105      	bne.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006da0:	4b13      	ldr	r3, [pc, #76]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006da2:	68db      	ldr	r3, [r3, #12]
 8006da4:	4a12      	ldr	r2, [pc, #72]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006da6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006daa:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d015      	beq.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006db8:	4b0d      	ldr	r3, [pc, #52]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006dba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006dbe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dc6:	490a      	ldr	r1, [pc, #40]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006dc8:	4313      	orrs	r3, r2
 8006dca:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006dd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006dd6:	d105      	bne.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006dd8:	4b05      	ldr	r3, [pc, #20]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006dda:	68db      	ldr	r3, [r3, #12]
 8006ddc:	4a04      	ldr	r2, [pc, #16]	@ (8006df0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8006dde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006de2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006de4:	7cbb      	ldrb	r3, [r7, #18]
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3718      	adds	r7, #24
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
 8006dee:	bf00      	nop
 8006df0:	40021000 	.word	0x40021000

08006df4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006df4:	b580      	push	{r7, lr}
 8006df6:	b084      	sub	sp, #16
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d101      	bne.n	8006e06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e09d      	b.n	8006f42 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d108      	bne.n	8006e20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	685b      	ldr	r3, [r3, #4]
 8006e12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e16:	d009      	beq.n	8006e2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	61da      	str	r2, [r3, #28]
 8006e1e:	e005      	b.n	8006e2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2200      	movs	r2, #0
 8006e24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d106      	bne.n	8006e4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2200      	movs	r2, #0
 8006e42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f7fc fed2 	bl	8003bf0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2202      	movs	r2, #2
 8006e50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e62:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006e6c:	d902      	bls.n	8006e74 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	60fb      	str	r3, [r7, #12]
 8006e72:	e002      	b.n	8006e7a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006e74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e78:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	68db      	ldr	r3, [r3, #12]
 8006e7e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006e82:	d007      	beq.n	8006e94 <HAL_SPI_Init+0xa0>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	68db      	ldr	r3, [r3, #12]
 8006e88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006e8c:	d002      	beq.n	8006e94 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006ea4:	431a      	orrs	r2, r3
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	691b      	ldr	r3, [r3, #16]
 8006eaa:	f003 0302 	and.w	r3, r3, #2
 8006eae:	431a      	orrs	r2, r3
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	695b      	ldr	r3, [r3, #20]
 8006eb4:	f003 0301 	and.w	r3, r3, #1
 8006eb8:	431a      	orrs	r2, r3
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	699b      	ldr	r3, [r3, #24]
 8006ebe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006ec2:	431a      	orrs	r2, r3
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	69db      	ldr	r3, [r3, #28]
 8006ec8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ecc:	431a      	orrs	r2, r3
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ed6:	ea42 0103 	orr.w	r1, r2, r3
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ede:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	430a      	orrs	r2, r1
 8006ee8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	699b      	ldr	r3, [r3, #24]
 8006eee:	0c1b      	lsrs	r3, r3, #16
 8006ef0:	f003 0204 	and.w	r2, r3, #4
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ef8:	f003 0310 	and.w	r3, r3, #16
 8006efc:	431a      	orrs	r2, r3
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f02:	f003 0308 	and.w	r3, r3, #8
 8006f06:	431a      	orrs	r2, r3
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	68db      	ldr	r3, [r3, #12]
 8006f0c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006f10:	ea42 0103 	orr.w	r1, r2, r3
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	430a      	orrs	r2, r1
 8006f20:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	69da      	ldr	r2, [r3, #28]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006f30:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2200      	movs	r2, #0
 8006f36:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006f40:	2300      	movs	r3, #0
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	3710      	adds	r7, #16
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}

08006f4a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f4a:	b580      	push	{r7, lr}
 8006f4c:	b088      	sub	sp, #32
 8006f4e:	af00      	add	r7, sp, #0
 8006f50:	60f8      	str	r0, [r7, #12]
 8006f52:	60b9      	str	r1, [r7, #8]
 8006f54:	603b      	str	r3, [r7, #0]
 8006f56:	4613      	mov	r3, r2
 8006f58:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f5a:	f7fd fc0f 	bl	800477c <HAL_GetTick>
 8006f5e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006f60:	88fb      	ldrh	r3, [r7, #6]
 8006f62:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f6a:	b2db      	uxtb	r3, r3
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d001      	beq.n	8006f74 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006f70:	2302      	movs	r3, #2
 8006f72:	e15c      	b.n	800722e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d002      	beq.n	8006f80 <HAL_SPI_Transmit+0x36>
 8006f7a:	88fb      	ldrh	r3, [r7, #6]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d101      	bne.n	8006f84 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006f80:	2301      	movs	r3, #1
 8006f82:	e154      	b.n	800722e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d101      	bne.n	8006f92 <HAL_SPI_Transmit+0x48>
 8006f8e:	2302      	movs	r3, #2
 8006f90:	e14d      	b.n	800722e <HAL_SPI_Transmit+0x2e4>
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2201      	movs	r2, #1
 8006f96:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2203      	movs	r2, #3
 8006f9e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	68ba      	ldr	r2, [r7, #8]
 8006fac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	88fa      	ldrh	r2, [r7, #6]
 8006fb2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	88fa      	ldrh	r2, [r7, #6]
 8006fb8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fe4:	d10f      	bne.n	8007006 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ff4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	681a      	ldr	r2, [r3, #0]
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007004:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007010:	2b40      	cmp	r3, #64	@ 0x40
 8007012:	d007      	beq.n	8007024 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	681a      	ldr	r2, [r3, #0]
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007022:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	68db      	ldr	r3, [r3, #12]
 8007028:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800702c:	d952      	bls.n	80070d4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d002      	beq.n	800703c <HAL_SPI_Transmit+0xf2>
 8007036:	8b7b      	ldrh	r3, [r7, #26]
 8007038:	2b01      	cmp	r3, #1
 800703a:	d145      	bne.n	80070c8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007040:	881a      	ldrh	r2, [r3, #0]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800704c:	1c9a      	adds	r2, r3, #2
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007056:	b29b      	uxth	r3, r3
 8007058:	3b01      	subs	r3, #1
 800705a:	b29a      	uxth	r2, r3
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007060:	e032      	b.n	80070c8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	f003 0302 	and.w	r3, r3, #2
 800706c:	2b02      	cmp	r3, #2
 800706e:	d112      	bne.n	8007096 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007074:	881a      	ldrh	r2, [r3, #0]
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007080:	1c9a      	adds	r2, r3, #2
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800708a:	b29b      	uxth	r3, r3
 800708c:	3b01      	subs	r3, #1
 800708e:	b29a      	uxth	r2, r3
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007094:	e018      	b.n	80070c8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007096:	f7fd fb71 	bl	800477c <HAL_GetTick>
 800709a:	4602      	mov	r2, r0
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	683a      	ldr	r2, [r7, #0]
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d803      	bhi.n	80070ae <HAL_SPI_Transmit+0x164>
 80070a6:	683b      	ldr	r3, [r7, #0]
 80070a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ac:	d102      	bne.n	80070b4 <HAL_SPI_Transmit+0x16a>
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d109      	bne.n	80070c8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80070c4:	2303      	movs	r3, #3
 80070c6:	e0b2      	b.n	800722e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d1c7      	bne.n	8007062 <HAL_SPI_Transmit+0x118>
 80070d2:	e083      	b.n	80071dc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	685b      	ldr	r3, [r3, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d002      	beq.n	80070e2 <HAL_SPI_Transmit+0x198>
 80070dc:	8b7b      	ldrh	r3, [r7, #26]
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d177      	bne.n	80071d2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	2b01      	cmp	r3, #1
 80070ea:	d912      	bls.n	8007112 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f0:	881a      	ldrh	r2, [r3, #0]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070fc:	1c9a      	adds	r2, r3, #2
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007106:	b29b      	uxth	r3, r3
 8007108:	3b02      	subs	r3, #2
 800710a:	b29a      	uxth	r2, r3
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007110:	e05f      	b.n	80071d2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	330c      	adds	r3, #12
 800711c:	7812      	ldrb	r2, [r2, #0]
 800711e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007124:	1c5a      	adds	r2, r3, #1
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800712e:	b29b      	uxth	r3, r3
 8007130:	3b01      	subs	r3, #1
 8007132:	b29a      	uxth	r2, r3
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007138:	e04b      	b.n	80071d2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	f003 0302 	and.w	r3, r3, #2
 8007144:	2b02      	cmp	r3, #2
 8007146:	d12b      	bne.n	80071a0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800714c:	b29b      	uxth	r3, r3
 800714e:	2b01      	cmp	r3, #1
 8007150:	d912      	bls.n	8007178 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007156:	881a      	ldrh	r2, [r3, #0]
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007162:	1c9a      	adds	r2, r3, #2
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800716c:	b29b      	uxth	r3, r3
 800716e:	3b02      	subs	r3, #2
 8007170:	b29a      	uxth	r2, r3
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007176:	e02c      	b.n	80071d2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	330c      	adds	r3, #12
 8007182:	7812      	ldrb	r2, [r2, #0]
 8007184:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800718a:	1c5a      	adds	r2, r3, #1
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007194:	b29b      	uxth	r3, r3
 8007196:	3b01      	subs	r3, #1
 8007198:	b29a      	uxth	r2, r3
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800719e:	e018      	b.n	80071d2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071a0:	f7fd faec 	bl	800477c <HAL_GetTick>
 80071a4:	4602      	mov	r2, r0
 80071a6:	69fb      	ldr	r3, [r7, #28]
 80071a8:	1ad3      	subs	r3, r2, r3
 80071aa:	683a      	ldr	r2, [r7, #0]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d803      	bhi.n	80071b8 <HAL_SPI_Transmit+0x26e>
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071b6:	d102      	bne.n	80071be <HAL_SPI_Transmit+0x274>
 80071b8:	683b      	ldr	r3, [r7, #0]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d109      	bne.n	80071d2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2201      	movs	r2, #1
 80071c2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	2200      	movs	r2, #0
 80071ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80071ce:	2303      	movs	r3, #3
 80071d0:	e02d      	b.n	800722e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d1ae      	bne.n	800713a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80071dc:	69fa      	ldr	r2, [r7, #28]
 80071de:	6839      	ldr	r1, [r7, #0]
 80071e0:	68f8      	ldr	r0, [r7, #12]
 80071e2:	f000 fb65 	bl	80078b0 <SPI_EndRxTxTransaction>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d002      	beq.n	80071f2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	2220      	movs	r2, #32
 80071f0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d10a      	bne.n	8007210 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80071fa:	2300      	movs	r3, #0
 80071fc:	617b      	str	r3, [r7, #20]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68db      	ldr	r3, [r3, #12]
 8007204:	617b      	str	r3, [r7, #20]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	689b      	ldr	r3, [r3, #8]
 800720c:	617b      	str	r3, [r7, #20]
 800720e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	2201      	movs	r2, #1
 8007214:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	2200      	movs	r2, #0
 800721c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007224:	2b00      	cmp	r3, #0
 8007226:	d001      	beq.n	800722c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8007228:	2301      	movs	r3, #1
 800722a:	e000      	b.n	800722e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800722c:	2300      	movs	r3, #0
  }
}
 800722e:	4618      	mov	r0, r3
 8007230:	3720      	adds	r7, #32
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}

08007236 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007236:	b580      	push	{r7, lr}
 8007238:	b08a      	sub	sp, #40	@ 0x28
 800723a:	af00      	add	r7, sp, #0
 800723c:	60f8      	str	r0, [r7, #12]
 800723e:	60b9      	str	r1, [r7, #8]
 8007240:	607a      	str	r2, [r7, #4]
 8007242:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007244:	2301      	movs	r3, #1
 8007246:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007248:	f7fd fa98 	bl	800477c <HAL_GetTick>
 800724c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007254:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	685b      	ldr	r3, [r3, #4]
 800725a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800725c:	887b      	ldrh	r3, [r7, #2]
 800725e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007260:	887b      	ldrh	r3, [r7, #2]
 8007262:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007264:	7ffb      	ldrb	r3, [r7, #31]
 8007266:	2b01      	cmp	r3, #1
 8007268:	d00c      	beq.n	8007284 <HAL_SPI_TransmitReceive+0x4e>
 800726a:	69bb      	ldr	r3, [r7, #24]
 800726c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007270:	d106      	bne.n	8007280 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d102      	bne.n	8007280 <HAL_SPI_TransmitReceive+0x4a>
 800727a:	7ffb      	ldrb	r3, [r7, #31]
 800727c:	2b04      	cmp	r3, #4
 800727e:	d001      	beq.n	8007284 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007280:	2302      	movs	r3, #2
 8007282:	e1f3      	b.n	800766c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d005      	beq.n	8007296 <HAL_SPI_TransmitReceive+0x60>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d002      	beq.n	8007296 <HAL_SPI_TransmitReceive+0x60>
 8007290:	887b      	ldrh	r3, [r7, #2]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d101      	bne.n	800729a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e1e8      	b.n	800766c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d101      	bne.n	80072a8 <HAL_SPI_TransmitReceive+0x72>
 80072a4:	2302      	movs	r3, #2
 80072a6:	e1e1      	b.n	800766c <HAL_SPI_TransmitReceive+0x436>
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	2201      	movs	r2, #1
 80072ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	2b04      	cmp	r3, #4
 80072ba:	d003      	beq.n	80072c4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2205      	movs	r2, #5
 80072c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	2200      	movs	r2, #0
 80072c8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	687a      	ldr	r2, [r7, #4]
 80072ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	887a      	ldrh	r2, [r7, #2]
 80072d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	887a      	ldrh	r2, [r7, #2]
 80072dc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	68ba      	ldr	r2, [r7, #8]
 80072e4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	887a      	ldrh	r2, [r7, #2]
 80072ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	887a      	ldrh	r2, [r7, #2]
 80072f0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2200      	movs	r2, #0
 80072f6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	2200      	movs	r2, #0
 80072fc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007306:	d802      	bhi.n	800730e <HAL_SPI_TransmitReceive+0xd8>
 8007308:	8abb      	ldrh	r3, [r7, #20]
 800730a:	2b01      	cmp	r3, #1
 800730c:	d908      	bls.n	8007320 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	685a      	ldr	r2, [r3, #4]
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800731c:	605a      	str	r2, [r3, #4]
 800731e:	e007      	b.n	8007330 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	685a      	ldr	r2, [r3, #4]
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800732e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800733a:	2b40      	cmp	r3, #64	@ 0x40
 800733c:	d007      	beq.n	800734e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800734c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	68db      	ldr	r3, [r3, #12]
 8007352:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007356:	f240 8083 	bls.w	8007460 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d002      	beq.n	8007368 <HAL_SPI_TransmitReceive+0x132>
 8007362:	8afb      	ldrh	r3, [r7, #22]
 8007364:	2b01      	cmp	r3, #1
 8007366:	d16f      	bne.n	8007448 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800736c:	881a      	ldrh	r2, [r3, #0]
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007378:	1c9a      	adds	r2, r3, #2
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007382:	b29b      	uxth	r3, r3
 8007384:	3b01      	subs	r3, #1
 8007386:	b29a      	uxth	r2, r3
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800738c:	e05c      	b.n	8007448 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	689b      	ldr	r3, [r3, #8]
 8007394:	f003 0302 	and.w	r3, r3, #2
 8007398:	2b02      	cmp	r3, #2
 800739a:	d11b      	bne.n	80073d4 <HAL_SPI_TransmitReceive+0x19e>
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d016      	beq.n	80073d4 <HAL_SPI_TransmitReceive+0x19e>
 80073a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d113      	bne.n	80073d4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b0:	881a      	ldrh	r2, [r3, #0]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073bc:	1c9a      	adds	r2, r3, #2
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	3b01      	subs	r3, #1
 80073ca:	b29a      	uxth	r2, r3
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80073d0:	2300      	movs	r3, #0
 80073d2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	689b      	ldr	r3, [r3, #8]
 80073da:	f003 0301 	and.w	r3, r3, #1
 80073de:	2b01      	cmp	r3, #1
 80073e0:	d11c      	bne.n	800741c <HAL_SPI_TransmitReceive+0x1e6>
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80073e8:	b29b      	uxth	r3, r3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d016      	beq.n	800741c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68da      	ldr	r2, [r3, #12]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073f8:	b292      	uxth	r2, r2
 80073fa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007400:	1c9a      	adds	r2, r3, #2
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800740c:	b29b      	uxth	r3, r3
 800740e:	3b01      	subs	r3, #1
 8007410:	b29a      	uxth	r2, r3
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007418:	2301      	movs	r3, #1
 800741a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800741c:	f7fd f9ae 	bl	800477c <HAL_GetTick>
 8007420:	4602      	mov	r2, r0
 8007422:	6a3b      	ldr	r3, [r7, #32]
 8007424:	1ad3      	subs	r3, r2, r3
 8007426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007428:	429a      	cmp	r2, r3
 800742a:	d80d      	bhi.n	8007448 <HAL_SPI_TransmitReceive+0x212>
 800742c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007432:	d009      	beq.n	8007448 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2200      	movs	r2, #0
 8007440:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007444:	2303      	movs	r3, #3
 8007446:	e111      	b.n	800766c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800744c:	b29b      	uxth	r3, r3
 800744e:	2b00      	cmp	r3, #0
 8007450:	d19d      	bne.n	800738e <HAL_SPI_TransmitReceive+0x158>
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007458:	b29b      	uxth	r3, r3
 800745a:	2b00      	cmp	r3, #0
 800745c:	d197      	bne.n	800738e <HAL_SPI_TransmitReceive+0x158>
 800745e:	e0e5      	b.n	800762c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	685b      	ldr	r3, [r3, #4]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d003      	beq.n	8007470 <HAL_SPI_TransmitReceive+0x23a>
 8007468:	8afb      	ldrh	r3, [r7, #22]
 800746a:	2b01      	cmp	r3, #1
 800746c:	f040 80d1 	bne.w	8007612 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007474:	b29b      	uxth	r3, r3
 8007476:	2b01      	cmp	r3, #1
 8007478:	d912      	bls.n	80074a0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800747e:	881a      	ldrh	r2, [r3, #0]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800748a:	1c9a      	adds	r2, r3, #2
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007494:	b29b      	uxth	r3, r3
 8007496:	3b02      	subs	r3, #2
 8007498:	b29a      	uxth	r2, r3
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800749e:	e0b8      	b.n	8007612 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	330c      	adds	r3, #12
 80074aa:	7812      	ldrb	r2, [r2, #0]
 80074ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074b2:	1c5a      	adds	r2, r3, #1
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074bc:	b29b      	uxth	r3, r3
 80074be:	3b01      	subs	r3, #1
 80074c0:	b29a      	uxth	r2, r3
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074c6:	e0a4      	b.n	8007612 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	689b      	ldr	r3, [r3, #8]
 80074ce:	f003 0302 	and.w	r3, r3, #2
 80074d2:	2b02      	cmp	r3, #2
 80074d4:	d134      	bne.n	8007540 <HAL_SPI_TransmitReceive+0x30a>
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074da:	b29b      	uxth	r3, r3
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d02f      	beq.n	8007540 <HAL_SPI_TransmitReceive+0x30a>
 80074e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074e2:	2b01      	cmp	r3, #1
 80074e4:	d12c      	bne.n	8007540 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074ea:	b29b      	uxth	r3, r3
 80074ec:	2b01      	cmp	r3, #1
 80074ee:	d912      	bls.n	8007516 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f4:	881a      	ldrh	r2, [r3, #0]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007500:	1c9a      	adds	r2, r3, #2
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800750a:	b29b      	uxth	r3, r3
 800750c:	3b02      	subs	r3, #2
 800750e:	b29a      	uxth	r2, r3
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007514:	e012      	b.n	800753c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	330c      	adds	r3, #12
 8007520:	7812      	ldrb	r2, [r2, #0]
 8007522:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007528:	1c5a      	adds	r2, r3, #1
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007532:	b29b      	uxth	r3, r3
 8007534:	3b01      	subs	r3, #1
 8007536:	b29a      	uxth	r2, r3
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800753c:	2300      	movs	r3, #0
 800753e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	f003 0301 	and.w	r3, r3, #1
 800754a:	2b01      	cmp	r3, #1
 800754c:	d148      	bne.n	80075e0 <HAL_SPI_TransmitReceive+0x3aa>
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007554:	b29b      	uxth	r3, r3
 8007556:	2b00      	cmp	r3, #0
 8007558:	d042      	beq.n	80075e0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007560:	b29b      	uxth	r3, r3
 8007562:	2b01      	cmp	r3, #1
 8007564:	d923      	bls.n	80075ae <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	68da      	ldr	r2, [r3, #12]
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007570:	b292      	uxth	r2, r2
 8007572:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007578:	1c9a      	adds	r2, r3, #2
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007584:	b29b      	uxth	r3, r3
 8007586:	3b02      	subs	r3, #2
 8007588:	b29a      	uxth	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007596:	b29b      	uxth	r3, r3
 8007598:	2b01      	cmp	r3, #1
 800759a:	d81f      	bhi.n	80075dc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	685a      	ldr	r2, [r3, #4]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80075aa:	605a      	str	r2, [r3, #4]
 80075ac:	e016      	b.n	80075dc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f103 020c 	add.w	r2, r3, #12
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ba:	7812      	ldrb	r2, [r2, #0]
 80075bc:	b2d2      	uxtb	r2, r2
 80075be:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c4:	1c5a      	adds	r2, r3, #1
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	3b01      	subs	r3, #1
 80075d4:	b29a      	uxth	r2, r3
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80075dc:	2301      	movs	r3, #1
 80075de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80075e0:	f7fd f8cc 	bl	800477c <HAL_GetTick>
 80075e4:	4602      	mov	r2, r0
 80075e6:	6a3b      	ldr	r3, [r7, #32]
 80075e8:	1ad3      	subs	r3, r2, r3
 80075ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d803      	bhi.n	80075f8 <HAL_SPI_TransmitReceive+0x3c2>
 80075f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075f6:	d102      	bne.n	80075fe <HAL_SPI_TransmitReceive+0x3c8>
 80075f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d109      	bne.n	8007612 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2201      	movs	r2, #1
 8007602:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2200      	movs	r2, #0
 800760a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e02c      	b.n	800766c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007616:	b29b      	uxth	r3, r3
 8007618:	2b00      	cmp	r3, #0
 800761a:	f47f af55 	bne.w	80074c8 <HAL_SPI_TransmitReceive+0x292>
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007624:	b29b      	uxth	r3, r3
 8007626:	2b00      	cmp	r3, #0
 8007628:	f47f af4e 	bne.w	80074c8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800762c:	6a3a      	ldr	r2, [r7, #32]
 800762e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f000 f93d 	bl	80078b0 <SPI_EndRxTxTransaction>
 8007636:	4603      	mov	r3, r0
 8007638:	2b00      	cmp	r3, #0
 800763a:	d008      	beq.n	800764e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2220      	movs	r2, #32
 8007640:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2200      	movs	r2, #0
 8007646:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e00e      	b.n	800766c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2201      	movs	r2, #1
 8007652:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2200      	movs	r2, #0
 800765a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007662:	2b00      	cmp	r3, #0
 8007664:	d001      	beq.n	800766a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	e000      	b.n	800766c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800766a:	2300      	movs	r3, #0
  }
}
 800766c:	4618      	mov	r0, r3
 800766e:	3728      	adds	r7, #40	@ 0x28
 8007670:	46bd      	mov	sp, r7
 8007672:	bd80      	pop	{r7, pc}

08007674 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b088      	sub	sp, #32
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	603b      	str	r3, [r7, #0]
 8007680:	4613      	mov	r3, r2
 8007682:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007684:	f7fd f87a 	bl	800477c <HAL_GetTick>
 8007688:	4602      	mov	r2, r0
 800768a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800768c:	1a9b      	subs	r3, r3, r2
 800768e:	683a      	ldr	r2, [r7, #0]
 8007690:	4413      	add	r3, r2
 8007692:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007694:	f7fd f872 	bl	800477c <HAL_GetTick>
 8007698:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800769a:	4b39      	ldr	r3, [pc, #228]	@ (8007780 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	015b      	lsls	r3, r3, #5
 80076a0:	0d1b      	lsrs	r3, r3, #20
 80076a2:	69fa      	ldr	r2, [r7, #28]
 80076a4:	fb02 f303 	mul.w	r3, r2, r3
 80076a8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80076aa:	e054      	b.n	8007756 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80076ac:	683b      	ldr	r3, [r7, #0]
 80076ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80076b2:	d050      	beq.n	8007756 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80076b4:	f7fd f862 	bl	800477c <HAL_GetTick>
 80076b8:	4602      	mov	r2, r0
 80076ba:	69bb      	ldr	r3, [r7, #24]
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	69fa      	ldr	r2, [r7, #28]
 80076c0:	429a      	cmp	r2, r3
 80076c2:	d902      	bls.n	80076ca <SPI_WaitFlagStateUntilTimeout+0x56>
 80076c4:	69fb      	ldr	r3, [r7, #28]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d13d      	bne.n	8007746 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	685a      	ldr	r2, [r3, #4]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80076d8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	685b      	ldr	r3, [r3, #4]
 80076de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80076e2:	d111      	bne.n	8007708 <SPI_WaitFlagStateUntilTimeout+0x94>
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	689b      	ldr	r3, [r3, #8]
 80076e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80076ec:	d004      	beq.n	80076f8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80076f6:	d107      	bne.n	8007708 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	681a      	ldr	r2, [r3, #0]
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007706:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800770c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007710:	d10f      	bne.n	8007732 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	681a      	ldr	r2, [r3, #0]
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007720:	601a      	str	r2, [r3, #0]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007730:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	2201      	movs	r2, #1
 8007736:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2200      	movs	r2, #0
 800773e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007742:	2303      	movs	r3, #3
 8007744:	e017      	b.n	8007776 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d101      	bne.n	8007750 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800774c:	2300      	movs	r3, #0
 800774e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	3b01      	subs	r3, #1
 8007754:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	689a      	ldr	r2, [r3, #8]
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	4013      	ands	r3, r2
 8007760:	68ba      	ldr	r2, [r7, #8]
 8007762:	429a      	cmp	r2, r3
 8007764:	bf0c      	ite	eq
 8007766:	2301      	moveq	r3, #1
 8007768:	2300      	movne	r3, #0
 800776a:	b2db      	uxtb	r3, r3
 800776c:	461a      	mov	r2, r3
 800776e:	79fb      	ldrb	r3, [r7, #7]
 8007770:	429a      	cmp	r2, r3
 8007772:	d19b      	bne.n	80076ac <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007774:	2300      	movs	r3, #0
}
 8007776:	4618      	mov	r0, r3
 8007778:	3720      	adds	r7, #32
 800777a:	46bd      	mov	sp, r7
 800777c:	bd80      	pop	{r7, pc}
 800777e:	bf00      	nop
 8007780:	20000008 	.word	0x20000008

08007784 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b08a      	sub	sp, #40	@ 0x28
 8007788:	af00      	add	r7, sp, #0
 800778a:	60f8      	str	r0, [r7, #12]
 800778c:	60b9      	str	r1, [r7, #8]
 800778e:	607a      	str	r2, [r7, #4]
 8007790:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007792:	2300      	movs	r3, #0
 8007794:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007796:	f7fc fff1 	bl	800477c <HAL_GetTick>
 800779a:	4602      	mov	r2, r0
 800779c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800779e:	1a9b      	subs	r3, r3, r2
 80077a0:	683a      	ldr	r2, [r7, #0]
 80077a2:	4413      	add	r3, r2
 80077a4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80077a6:	f7fc ffe9 	bl	800477c <HAL_GetTick>
 80077aa:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	330c      	adds	r3, #12
 80077b2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80077b4:	4b3d      	ldr	r3, [pc, #244]	@ (80078ac <SPI_WaitFifoStateUntilTimeout+0x128>)
 80077b6:	681a      	ldr	r2, [r3, #0]
 80077b8:	4613      	mov	r3, r2
 80077ba:	009b      	lsls	r3, r3, #2
 80077bc:	4413      	add	r3, r2
 80077be:	00da      	lsls	r2, r3, #3
 80077c0:	1ad3      	subs	r3, r2, r3
 80077c2:	0d1b      	lsrs	r3, r3, #20
 80077c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077c6:	fb02 f303 	mul.w	r3, r2, r3
 80077ca:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80077cc:	e060      	b.n	8007890 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80077ce:	68bb      	ldr	r3, [r7, #8]
 80077d0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80077d4:	d107      	bne.n	80077e6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d104      	bne.n	80077e6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80077dc:	69fb      	ldr	r3, [r7, #28]
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80077e4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077ec:	d050      	beq.n	8007890 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80077ee:	f7fc ffc5 	bl	800477c <HAL_GetTick>
 80077f2:	4602      	mov	r2, r0
 80077f4:	6a3b      	ldr	r3, [r7, #32]
 80077f6:	1ad3      	subs	r3, r2, r3
 80077f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077fa:	429a      	cmp	r2, r3
 80077fc:	d902      	bls.n	8007804 <SPI_WaitFifoStateUntilTimeout+0x80>
 80077fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007800:	2b00      	cmp	r3, #0
 8007802:	d13d      	bne.n	8007880 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	685a      	ldr	r2, [r3, #4]
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007812:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800781c:	d111      	bne.n	8007842 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	689b      	ldr	r3, [r3, #8]
 8007822:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007826:	d004      	beq.n	8007832 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007830:	d107      	bne.n	8007842 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007840:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007846:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800784a:	d10f      	bne.n	800786c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800785a:	601a      	str	r2, [r3, #0]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681a      	ldr	r2, [r3, #0]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800786a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	2201      	movs	r2, #1
 8007870:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800787c:	2303      	movs	r3, #3
 800787e:	e010      	b.n	80078a2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007880:	69bb      	ldr	r3, [r7, #24]
 8007882:	2b00      	cmp	r3, #0
 8007884:	d101      	bne.n	800788a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007886:	2300      	movs	r3, #0
 8007888:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800788a:	69bb      	ldr	r3, [r7, #24]
 800788c:	3b01      	subs	r3, #1
 800788e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	689a      	ldr	r2, [r3, #8]
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	4013      	ands	r3, r2
 800789a:	687a      	ldr	r2, [r7, #4]
 800789c:	429a      	cmp	r2, r3
 800789e:	d196      	bne.n	80077ce <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3728      	adds	r7, #40	@ 0x28
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	bf00      	nop
 80078ac:	20000008 	.word	0x20000008

080078b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b086      	sub	sp, #24
 80078b4:	af02      	add	r7, sp, #8
 80078b6:	60f8      	str	r0, [r7, #12]
 80078b8:	60b9      	str	r1, [r7, #8]
 80078ba:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80078c8:	68f8      	ldr	r0, [r7, #12]
 80078ca:	f7ff ff5b 	bl	8007784 <SPI_WaitFifoStateUntilTimeout>
 80078ce:	4603      	mov	r3, r0
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d007      	beq.n	80078e4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078d8:	f043 0220 	orr.w	r2, r3, #32
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80078e0:	2303      	movs	r3, #3
 80078e2:	e027      	b.n	8007934 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	9300      	str	r3, [sp, #0]
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	2200      	movs	r2, #0
 80078ec:	2180      	movs	r1, #128	@ 0x80
 80078ee:	68f8      	ldr	r0, [r7, #12]
 80078f0:	f7ff fec0 	bl	8007674 <SPI_WaitFlagStateUntilTimeout>
 80078f4:	4603      	mov	r3, r0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d007      	beq.n	800790a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078fe:	f043 0220 	orr.w	r2, r3, #32
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007906:	2303      	movs	r3, #3
 8007908:	e014      	b.n	8007934 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	9300      	str	r3, [sp, #0]
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	2200      	movs	r2, #0
 8007912:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007916:	68f8      	ldr	r0, [r7, #12]
 8007918:	f7ff ff34 	bl	8007784 <SPI_WaitFifoStateUntilTimeout>
 800791c:	4603      	mov	r3, r0
 800791e:	2b00      	cmp	r3, #0
 8007920:	d007      	beq.n	8007932 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007926:	f043 0220 	orr.w	r2, r3, #32
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800792e:	2303      	movs	r3, #3
 8007930:	e000      	b.n	8007934 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007932:	2300      	movs	r3, #0
}
 8007934:	4618      	mov	r0, r3
 8007936:	3710      	adds	r7, #16
 8007938:	46bd      	mov	sp, r7
 800793a:	bd80      	pop	{r7, pc}

0800793c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b082      	sub	sp, #8
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d101      	bne.n	800794e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	e049      	b.n	80079e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007954:	b2db      	uxtb	r3, r3
 8007956:	2b00      	cmp	r3, #0
 8007958:	d106      	bne.n	8007968 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	2200      	movs	r2, #0
 800795e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f7fc fb1c 	bl	8003fa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2202      	movs	r2, #2
 800796c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681a      	ldr	r2, [r3, #0]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	3304      	adds	r3, #4
 8007978:	4619      	mov	r1, r3
 800797a:	4610      	mov	r0, r2
 800797c:	f000 fa26 	bl	8007dcc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2201      	movs	r2, #1
 8007984:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2201      	movs	r2, #1
 800798c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2201      	movs	r2, #1
 80079c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2201      	movs	r2, #1
 80079cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2201      	movs	r2, #1
 80079d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	2201      	movs	r2, #1
 80079dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80079e0:	2300      	movs	r3, #0
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	3708      	adds	r7, #8
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
	...

080079ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b085      	sub	sp, #20
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	d001      	beq.n	8007a04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e054      	b.n	8007aae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2202      	movs	r2, #2
 8007a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68da      	ldr	r2, [r3, #12]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f042 0201 	orr.w	r2, r2, #1
 8007a1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a26      	ldr	r2, [pc, #152]	@ (8007abc <HAL_TIM_Base_Start_IT+0xd0>)
 8007a22:	4293      	cmp	r3, r2
 8007a24:	d022      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a2e:	d01d      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	4a22      	ldr	r2, [pc, #136]	@ (8007ac0 <HAL_TIM_Base_Start_IT+0xd4>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d018      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	4a21      	ldr	r2, [pc, #132]	@ (8007ac4 <HAL_TIM_Base_Start_IT+0xd8>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d013      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	4a1f      	ldr	r2, [pc, #124]	@ (8007ac8 <HAL_TIM_Base_Start_IT+0xdc>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d00e      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	4a1e      	ldr	r2, [pc, #120]	@ (8007acc <HAL_TIM_Base_Start_IT+0xe0>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d009      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4a1c      	ldr	r2, [pc, #112]	@ (8007ad0 <HAL_TIM_Base_Start_IT+0xe4>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d004      	beq.n	8007a6c <HAL_TIM_Base_Start_IT+0x80>
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	4a1b      	ldr	r2, [pc, #108]	@ (8007ad4 <HAL_TIM_Base_Start_IT+0xe8>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d115      	bne.n	8007a98 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	689a      	ldr	r2, [r3, #8]
 8007a72:	4b19      	ldr	r3, [pc, #100]	@ (8007ad8 <HAL_TIM_Base_Start_IT+0xec>)
 8007a74:	4013      	ands	r3, r2
 8007a76:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2b06      	cmp	r3, #6
 8007a7c:	d015      	beq.n	8007aaa <HAL_TIM_Base_Start_IT+0xbe>
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a84:	d011      	beq.n	8007aaa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f042 0201 	orr.w	r2, r2, #1
 8007a94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a96:	e008      	b.n	8007aaa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	681a      	ldr	r2, [r3, #0]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f042 0201 	orr.w	r2, r2, #1
 8007aa6:	601a      	str	r2, [r3, #0]
 8007aa8:	e000      	b.n	8007aac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007aaa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007aac:	2300      	movs	r3, #0
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3714      	adds	r7, #20
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	40012c00 	.word	0x40012c00
 8007ac0:	40000400 	.word	0x40000400
 8007ac4:	40000800 	.word	0x40000800
 8007ac8:	40000c00 	.word	0x40000c00
 8007acc:	40013400 	.word	0x40013400
 8007ad0:	40014000 	.word	0x40014000
 8007ad4:	40015000 	.word	0x40015000
 8007ad8:	00010007 	.word	0x00010007

08007adc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007adc:	b580      	push	{r7, lr}
 8007ade:	b084      	sub	sp, #16
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	691b      	ldr	r3, [r3, #16]
 8007af2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007af4:	68bb      	ldr	r3, [r7, #8]
 8007af6:	f003 0302 	and.w	r3, r3, #2
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d020      	beq.n	8007b40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f003 0302 	and.w	r3, r3, #2
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d01b      	beq.n	8007b40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	f06f 0202 	mvn.w	r2, #2
 8007b10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2201      	movs	r2, #1
 8007b16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	699b      	ldr	r3, [r3, #24]
 8007b1e:	f003 0303 	and.w	r3, r3, #3
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d003      	beq.n	8007b2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b26:	6878      	ldr	r0, [r7, #4]
 8007b28:	f000 f931 	bl	8007d8e <HAL_TIM_IC_CaptureCallback>
 8007b2c:	e005      	b.n	8007b3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 f923 	bl	8007d7a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 f934 	bl	8007da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	f003 0304 	and.w	r3, r3, #4
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d020      	beq.n	8007b8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	f003 0304 	and.w	r3, r3, #4
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d01b      	beq.n	8007b8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f06f 0204 	mvn.w	r2, #4
 8007b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2202      	movs	r2, #2
 8007b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	699b      	ldr	r3, [r3, #24]
 8007b6a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d003      	beq.n	8007b7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 f90b 	bl	8007d8e <HAL_TIM_IC_CaptureCallback>
 8007b78:	e005      	b.n	8007b86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 f8fd 	bl	8007d7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f000 f90e 	bl	8007da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b8c:	68bb      	ldr	r3, [r7, #8]
 8007b8e:	f003 0308 	and.w	r3, r3, #8
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d020      	beq.n	8007bd8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	f003 0308 	and.w	r3, r3, #8
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d01b      	beq.n	8007bd8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	f06f 0208 	mvn.w	r2, #8
 8007ba8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	2204      	movs	r2, #4
 8007bae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	69db      	ldr	r3, [r3, #28]
 8007bb6:	f003 0303 	and.w	r3, r3, #3
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d003      	beq.n	8007bc6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f000 f8e5 	bl	8007d8e <HAL_TIM_IC_CaptureCallback>
 8007bc4:	e005      	b.n	8007bd2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f000 f8d7 	bl	8007d7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f000 f8e8 	bl	8007da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	f003 0310 	and.w	r3, r3, #16
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d020      	beq.n	8007c24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f003 0310 	and.w	r3, r3, #16
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d01b      	beq.n	8007c24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f06f 0210 	mvn.w	r2, #16
 8007bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	2208      	movs	r2, #8
 8007bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	69db      	ldr	r3, [r3, #28]
 8007c02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d003      	beq.n	8007c12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 f8bf 	bl	8007d8e <HAL_TIM_IC_CaptureCallback>
 8007c10:	e005      	b.n	8007c1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 f8b1 	bl	8007d7a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 f8c2 	bl	8007da2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	f003 0301 	and.w	r3, r3, #1
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d00c      	beq.n	8007c48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	f003 0301 	and.w	r3, r3, #1
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d007      	beq.n	8007c48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f06f 0201 	mvn.w	r2, #1
 8007c40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f7fa fa64 	bl	8002110 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d104      	bne.n	8007c5c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00c      	beq.n	8007c76 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d007      	beq.n	8007c76 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007c6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 f9ff 	bl	8008074 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007c76:	68bb      	ldr	r3, [r7, #8]
 8007c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00c      	beq.n	8007c9a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d007      	beq.n	8007c9a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007c92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f000 f9f7 	bl	8008088 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d00c      	beq.n	8007cbe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d007      	beq.n	8007cbe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007cb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 f87c 	bl	8007db6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	f003 0320 	and.w	r3, r3, #32
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d00c      	beq.n	8007ce2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	f003 0320 	and.w	r3, r3, #32
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d007      	beq.n	8007ce2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f06f 0220 	mvn.w	r2, #32
 8007cda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f000 f9bf 	bl	8008060 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00c      	beq.n	8007d06 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d007      	beq.n	8007d06 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007cfe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 f9cb 	bl	800809c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d00c      	beq.n	8007d2a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d007      	beq.n	8007d2a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007d22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f000 f9c3 	bl	80080b0 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d00c      	beq.n	8007d4e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d007      	beq.n	8007d4e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007d46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f000 f9bb 	bl	80080c4 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d00c      	beq.n	8007d72 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d007      	beq.n	8007d72 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007d6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 f9b3 	bl	80080d8 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007d72:	bf00      	nop
 8007d74:	3710      	adds	r7, #16
 8007d76:	46bd      	mov	sp, r7
 8007d78:	bd80      	pop	{r7, pc}

08007d7a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d7a:	b480      	push	{r7}
 8007d7c:	b083      	sub	sp, #12
 8007d7e:	af00      	add	r7, sp, #0
 8007d80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d82:	bf00      	nop
 8007d84:	370c      	adds	r7, #12
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr

08007d8e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007d8e:	b480      	push	{r7}
 8007d90:	b083      	sub	sp, #12
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d96:	bf00      	nop
 8007d98:	370c      	adds	r7, #12
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr

08007da2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007da2:	b480      	push	{r7}
 8007da4:	b083      	sub	sp, #12
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007daa:	bf00      	nop
 8007dac:	370c      	adds	r7, #12
 8007dae:	46bd      	mov	sp, r7
 8007db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db4:	4770      	bx	lr

08007db6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007db6:	b480      	push	{r7}
 8007db8:	b083      	sub	sp, #12
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007dbe:	bf00      	nop
 8007dc0:	370c      	adds	r7, #12
 8007dc2:	46bd      	mov	sp, r7
 8007dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc8:	4770      	bx	lr
	...

08007dcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b085      	sub	sp, #20
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a4c      	ldr	r2, [pc, #304]	@ (8007f10 <TIM_Base_SetConfig+0x144>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d017      	beq.n	8007e14 <TIM_Base_SetConfig+0x48>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dea:	d013      	beq.n	8007e14 <TIM_Base_SetConfig+0x48>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	4a49      	ldr	r2, [pc, #292]	@ (8007f14 <TIM_Base_SetConfig+0x148>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d00f      	beq.n	8007e14 <TIM_Base_SetConfig+0x48>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	4a48      	ldr	r2, [pc, #288]	@ (8007f18 <TIM_Base_SetConfig+0x14c>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d00b      	beq.n	8007e14 <TIM_Base_SetConfig+0x48>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	4a47      	ldr	r2, [pc, #284]	@ (8007f1c <TIM_Base_SetConfig+0x150>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d007      	beq.n	8007e14 <TIM_Base_SetConfig+0x48>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a46      	ldr	r2, [pc, #280]	@ (8007f20 <TIM_Base_SetConfig+0x154>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d003      	beq.n	8007e14 <TIM_Base_SetConfig+0x48>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a45      	ldr	r2, [pc, #276]	@ (8007f24 <TIM_Base_SetConfig+0x158>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d108      	bne.n	8007e26 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	685b      	ldr	r3, [r3, #4]
 8007e20:	68fa      	ldr	r2, [r7, #12]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a39      	ldr	r2, [pc, #228]	@ (8007f10 <TIM_Base_SetConfig+0x144>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d023      	beq.n	8007e76 <TIM_Base_SetConfig+0xaa>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e34:	d01f      	beq.n	8007e76 <TIM_Base_SetConfig+0xaa>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	4a36      	ldr	r2, [pc, #216]	@ (8007f14 <TIM_Base_SetConfig+0x148>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d01b      	beq.n	8007e76 <TIM_Base_SetConfig+0xaa>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4a35      	ldr	r2, [pc, #212]	@ (8007f18 <TIM_Base_SetConfig+0x14c>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d017      	beq.n	8007e76 <TIM_Base_SetConfig+0xaa>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	4a34      	ldr	r2, [pc, #208]	@ (8007f1c <TIM_Base_SetConfig+0x150>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d013      	beq.n	8007e76 <TIM_Base_SetConfig+0xaa>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	4a33      	ldr	r2, [pc, #204]	@ (8007f20 <TIM_Base_SetConfig+0x154>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d00f      	beq.n	8007e76 <TIM_Base_SetConfig+0xaa>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	4a33      	ldr	r2, [pc, #204]	@ (8007f28 <TIM_Base_SetConfig+0x15c>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d00b      	beq.n	8007e76 <TIM_Base_SetConfig+0xaa>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	4a32      	ldr	r2, [pc, #200]	@ (8007f2c <TIM_Base_SetConfig+0x160>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d007      	beq.n	8007e76 <TIM_Base_SetConfig+0xaa>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	4a31      	ldr	r2, [pc, #196]	@ (8007f30 <TIM_Base_SetConfig+0x164>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d003      	beq.n	8007e76 <TIM_Base_SetConfig+0xaa>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	4a2c      	ldr	r2, [pc, #176]	@ (8007f24 <TIM_Base_SetConfig+0x158>)
 8007e72:	4293      	cmp	r3, r2
 8007e74:	d108      	bne.n	8007e88 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007e7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	68fa      	ldr	r2, [r7, #12]
 8007e84:	4313      	orrs	r3, r2
 8007e86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007e8e:	683b      	ldr	r3, [r7, #0]
 8007e90:	695b      	ldr	r3, [r3, #20]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	68fa      	ldr	r2, [r7, #12]
 8007e9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e9c:	683b      	ldr	r3, [r7, #0]
 8007e9e:	689a      	ldr	r2, [r3, #8]
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007ea4:	683b      	ldr	r3, [r7, #0]
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	4a18      	ldr	r2, [pc, #96]	@ (8007f10 <TIM_Base_SetConfig+0x144>)
 8007eb0:	4293      	cmp	r3, r2
 8007eb2:	d013      	beq.n	8007edc <TIM_Base_SetConfig+0x110>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	4a1a      	ldr	r2, [pc, #104]	@ (8007f20 <TIM_Base_SetConfig+0x154>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d00f      	beq.n	8007edc <TIM_Base_SetConfig+0x110>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8007f28 <TIM_Base_SetConfig+0x15c>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d00b      	beq.n	8007edc <TIM_Base_SetConfig+0x110>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	4a19      	ldr	r2, [pc, #100]	@ (8007f2c <TIM_Base_SetConfig+0x160>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d007      	beq.n	8007edc <TIM_Base_SetConfig+0x110>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	4a18      	ldr	r2, [pc, #96]	@ (8007f30 <TIM_Base_SetConfig+0x164>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d003      	beq.n	8007edc <TIM_Base_SetConfig+0x110>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	4a13      	ldr	r2, [pc, #76]	@ (8007f24 <TIM_Base_SetConfig+0x158>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d103      	bne.n	8007ee4 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	691a      	ldr	r2, [r3, #16]
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	691b      	ldr	r3, [r3, #16]
 8007eee:	f003 0301 	and.w	r3, r3, #1
 8007ef2:	2b01      	cmp	r3, #1
 8007ef4:	d105      	bne.n	8007f02 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	691b      	ldr	r3, [r3, #16]
 8007efa:	f023 0201 	bic.w	r2, r3, #1
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	611a      	str	r2, [r3, #16]
  }
}
 8007f02:	bf00      	nop
 8007f04:	3714      	adds	r7, #20
 8007f06:	46bd      	mov	sp, r7
 8007f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0c:	4770      	bx	lr
 8007f0e:	bf00      	nop
 8007f10:	40012c00 	.word	0x40012c00
 8007f14:	40000400 	.word	0x40000400
 8007f18:	40000800 	.word	0x40000800
 8007f1c:	40000c00 	.word	0x40000c00
 8007f20:	40013400 	.word	0x40013400
 8007f24:	40015000 	.word	0x40015000
 8007f28:	40014000 	.word	0x40014000
 8007f2c:	40014400 	.word	0x40014400
 8007f30:	40014800 	.word	0x40014800

08007f34 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b085      	sub	sp, #20
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d101      	bne.n	8007f4c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007f48:	2302      	movs	r3, #2
 8007f4a:	e074      	b.n	8008036 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2201      	movs	r2, #1
 8007f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2202      	movs	r2, #2
 8007f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	689b      	ldr	r3, [r3, #8]
 8007f6a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	4a34      	ldr	r2, [pc, #208]	@ (8008044 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007f72:	4293      	cmp	r3, r2
 8007f74:	d009      	beq.n	8007f8a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a33      	ldr	r2, [pc, #204]	@ (8008048 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d004      	beq.n	8007f8a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a31      	ldr	r2, [pc, #196]	@ (800804c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d108      	bne.n	8007f9c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007f90:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	68fa      	ldr	r2, [r7, #12]
 8007f98:	4313      	orrs	r3, r2
 8007f9a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007fa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fa6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	68fa      	ldr	r2, [r7, #12]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	68fa      	ldr	r2, [r7, #12]
 8007fb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a21      	ldr	r2, [pc, #132]	@ (8008044 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d022      	beq.n	800800a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007fcc:	d01d      	beq.n	800800a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	4a1f      	ldr	r2, [pc, #124]	@ (8008050 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d018      	beq.n	800800a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	4a1d      	ldr	r2, [pc, #116]	@ (8008054 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8007fde:	4293      	cmp	r3, r2
 8007fe0:	d013      	beq.n	800800a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a1c      	ldr	r2, [pc, #112]	@ (8008058 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8007fe8:	4293      	cmp	r3, r2
 8007fea:	d00e      	beq.n	800800a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	4a15      	ldr	r2, [pc, #84]	@ (8008048 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d009      	beq.n	800800a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4a18      	ldr	r2, [pc, #96]	@ (800805c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d004      	beq.n	800800a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4a11      	ldr	r2, [pc, #68]	@ (800804c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d10c      	bne.n	8008024 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008010:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	689b      	ldr	r3, [r3, #8]
 8008016:	68ba      	ldr	r2, [r7, #8]
 8008018:	4313      	orrs	r3, r2
 800801a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	68ba      	ldr	r2, [r7, #8]
 8008022:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2200      	movs	r2, #0
 8008030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008034:	2300      	movs	r3, #0
}
 8008036:	4618      	mov	r0, r3
 8008038:	3714      	adds	r7, #20
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop
 8008044:	40012c00 	.word	0x40012c00
 8008048:	40013400 	.word	0x40013400
 800804c:	40015000 	.word	0x40015000
 8008050:	40000400 	.word	0x40000400
 8008054:	40000800 	.word	0x40000800
 8008058:	40000c00 	.word	0x40000c00
 800805c:	40014000 	.word	0x40014000

08008060 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008060:	b480      	push	{r7}
 8008062:	b083      	sub	sp, #12
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008068:	bf00      	nop
 800806a:	370c      	adds	r7, #12
 800806c:	46bd      	mov	sp, r7
 800806e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008072:	4770      	bx	lr

08008074 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800807c:	bf00      	nop
 800807e:	370c      	adds	r7, #12
 8008080:	46bd      	mov	sp, r7
 8008082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008086:	4770      	bx	lr

08008088 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008088:	b480      	push	{r7}
 800808a:	b083      	sub	sp, #12
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008090:	bf00      	nop
 8008092:	370c      	adds	r7, #12
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800809c:	b480      	push	{r7}
 800809e:	b083      	sub	sp, #12
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80080a4:	bf00      	nop
 80080a6:	370c      	adds	r7, #12
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr

080080b0 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80080b8:	bf00      	nop
 80080ba:	370c      	adds	r7, #12
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80080cc:	bf00      	nop
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 80080d8:	b480      	push	{r7}
 80080da:	b083      	sub	sp, #12
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 80080e0:	bf00      	nop
 80080e2:	370c      	adds	r7, #12
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr

080080ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b082      	sub	sp, #8
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d101      	bne.n	80080fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080fa:	2301      	movs	r3, #1
 80080fc:	e042      	b.n	8008184 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008104:	2b00      	cmp	r3, #0
 8008106:	d106      	bne.n	8008116 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2200      	movs	r2, #0
 800810c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008110:	6878      	ldr	r0, [r7, #4]
 8008112:	f7fc f8e7 	bl	80042e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2224      	movs	r2, #36	@ 0x24
 800811a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f022 0201 	bic.w	r2, r2, #1
 800812c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008132:	2b00      	cmp	r3, #0
 8008134:	d002      	beq.n	800813c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f000 fff4 	bl	8009124 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800813c:	6878      	ldr	r0, [r7, #4]
 800813e:	f000 fcf5 	bl	8008b2c <UART_SetConfig>
 8008142:	4603      	mov	r3, r0
 8008144:	2b01      	cmp	r3, #1
 8008146:	d101      	bne.n	800814c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008148:	2301      	movs	r3, #1
 800814a:	e01b      	b.n	8008184 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	685a      	ldr	r2, [r3, #4]
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800815a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	689a      	ldr	r2, [r3, #8]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800816a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	681a      	ldr	r2, [r3, #0]
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f042 0201 	orr.w	r2, r2, #1
 800817a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	f001 f873 	bl	8009268 <UART_CheckIdleState>
 8008182:	4603      	mov	r3, r0
}
 8008184:	4618      	mov	r0, r3
 8008186:	3708      	adds	r7, #8
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}

0800818c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b08a      	sub	sp, #40	@ 0x28
 8008190:	af02      	add	r7, sp, #8
 8008192:	60f8      	str	r0, [r7, #12]
 8008194:	60b9      	str	r1, [r7, #8]
 8008196:	603b      	str	r3, [r7, #0]
 8008198:	4613      	mov	r3, r2
 800819a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081a2:	2b20      	cmp	r3, #32
 80081a4:	d17b      	bne.n	800829e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d002      	beq.n	80081b2 <HAL_UART_Transmit+0x26>
 80081ac:	88fb      	ldrh	r3, [r7, #6]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d101      	bne.n	80081b6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	e074      	b.n	80082a0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	2200      	movs	r2, #0
 80081ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	2221      	movs	r2, #33	@ 0x21
 80081c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081c6:	f7fc fad9 	bl	800477c <HAL_GetTick>
 80081ca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	88fa      	ldrh	r2, [r7, #6]
 80081d0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	88fa      	ldrh	r2, [r7, #6]
 80081d8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	689b      	ldr	r3, [r3, #8]
 80081e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80081e4:	d108      	bne.n	80081f8 <HAL_UART_Transmit+0x6c>
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	691b      	ldr	r3, [r3, #16]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d104      	bne.n	80081f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80081ee:	2300      	movs	r3, #0
 80081f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80081f2:	68bb      	ldr	r3, [r7, #8]
 80081f4:	61bb      	str	r3, [r7, #24]
 80081f6:	e003      	b.n	8008200 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081fc:	2300      	movs	r3, #0
 80081fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008200:	e030      	b.n	8008264 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008202:	683b      	ldr	r3, [r7, #0]
 8008204:	9300      	str	r3, [sp, #0]
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	2200      	movs	r2, #0
 800820a:	2180      	movs	r1, #128	@ 0x80
 800820c:	68f8      	ldr	r0, [r7, #12]
 800820e:	f001 f8d5 	bl	80093bc <UART_WaitOnFlagUntilTimeout>
 8008212:	4603      	mov	r3, r0
 8008214:	2b00      	cmp	r3, #0
 8008216:	d005      	beq.n	8008224 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	2220      	movs	r2, #32
 800821c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008220:	2303      	movs	r3, #3
 8008222:	e03d      	b.n	80082a0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008224:	69fb      	ldr	r3, [r7, #28]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d10b      	bne.n	8008242 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	881b      	ldrh	r3, [r3, #0]
 800822e:	461a      	mov	r2, r3
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008238:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800823a:	69bb      	ldr	r3, [r7, #24]
 800823c:	3302      	adds	r3, #2
 800823e:	61bb      	str	r3, [r7, #24]
 8008240:	e007      	b.n	8008252 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008242:	69fb      	ldr	r3, [r7, #28]
 8008244:	781a      	ldrb	r2, [r3, #0]
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800824c:	69fb      	ldr	r3, [r7, #28]
 800824e:	3301      	adds	r3, #1
 8008250:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008258:	b29b      	uxth	r3, r3
 800825a:	3b01      	subs	r3, #1
 800825c:	b29a      	uxth	r2, r3
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800826a:	b29b      	uxth	r3, r3
 800826c:	2b00      	cmp	r3, #0
 800826e:	d1c8      	bne.n	8008202 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008270:	683b      	ldr	r3, [r7, #0]
 8008272:	9300      	str	r3, [sp, #0]
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	2200      	movs	r2, #0
 8008278:	2140      	movs	r1, #64	@ 0x40
 800827a:	68f8      	ldr	r0, [r7, #12]
 800827c:	f001 f89e 	bl	80093bc <UART_WaitOnFlagUntilTimeout>
 8008280:	4603      	mov	r3, r0
 8008282:	2b00      	cmp	r3, #0
 8008284:	d005      	beq.n	8008292 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2220      	movs	r2, #32
 800828a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800828e:	2303      	movs	r3, #3
 8008290:	e006      	b.n	80082a0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	2220      	movs	r2, #32
 8008296:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800829a:	2300      	movs	r3, #0
 800829c:	e000      	b.n	80082a0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800829e:	2302      	movs	r3, #2
  }
}
 80082a0:	4618      	mov	r0, r3
 80082a2:	3720      	adds	r7, #32
 80082a4:	46bd      	mov	sp, r7
 80082a6:	bd80      	pop	{r7, pc}

080082a8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b091      	sub	sp, #68	@ 0x44
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	4613      	mov	r3, r2
 80082b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082bc:	2b20      	cmp	r3, #32
 80082be:	d178      	bne.n	80083b2 <HAL_UART_Transmit_IT+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d002      	beq.n	80082cc <HAL_UART_Transmit_IT+0x24>
 80082c6:	88fb      	ldrh	r3, [r7, #6]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d101      	bne.n	80082d0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	e071      	b.n	80083b4 <HAL_UART_Transmit_IT+0x10c>
    }

    huart->pTxBuffPtr  = pData;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	68ba      	ldr	r2, [r7, #8]
 80082d4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	88fa      	ldrh	r2, [r7, #6]
 80082da:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	88fa      	ldrh	r2, [r7, #6]
 80082e2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    huart->TxISR       = NULL;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2200      	movs	r2, #0
 80082ea:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	2200      	movs	r2, #0
 80082f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	2221      	movs	r2, #33	@ 0x21
 80082f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008300:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008304:	d12a      	bne.n	800835c <HAL_UART_Transmit_IT+0xb4>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800830e:	d107      	bne.n	8008320 <HAL_UART_Transmit_IT+0x78>
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	691b      	ldr	r3, [r3, #16]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d103      	bne.n	8008320 <HAL_UART_Transmit_IT+0x78>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	4a29      	ldr	r2, [pc, #164]	@ (80083c0 <HAL_UART_Transmit_IT+0x118>)
 800831c:	679a      	str	r2, [r3, #120]	@ 0x78
 800831e:	e002      	b.n	8008326 <HAL_UART_Transmit_IT+0x7e>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	4a28      	ldr	r2, [pc, #160]	@ (80083c4 <HAL_UART_Transmit_IT+0x11c>)
 8008324:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	3308      	adds	r3, #8
 800832c:	62bb      	str	r3, [r7, #40]	@ 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800832e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008330:	e853 3f00 	ldrex	r3, [r3]
 8008334:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008338:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800833c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	3308      	adds	r3, #8
 8008344:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008346:	637a      	str	r2, [r7, #52]	@ 0x34
 8008348:	633b      	str	r3, [r7, #48]	@ 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800834c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800834e:	e841 2300 	strex	r3, r2, [r1]
 8008352:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008356:	2b00      	cmp	r3, #0
 8008358:	d1e5      	bne.n	8008326 <HAL_UART_Transmit_IT+0x7e>
 800835a:	e028      	b.n	80083ae <HAL_UART_Transmit_IT+0x106>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008364:	d107      	bne.n	8008376 <HAL_UART_Transmit_IT+0xce>
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	691b      	ldr	r3, [r3, #16]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d103      	bne.n	8008376 <HAL_UART_Transmit_IT+0xce>
      {
        huart->TxISR = UART_TxISR_16BIT;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	4a15      	ldr	r2, [pc, #84]	@ (80083c8 <HAL_UART_Transmit_IT+0x120>)
 8008372:	679a      	str	r2, [r3, #120]	@ 0x78
 8008374:	e002      	b.n	800837c <HAL_UART_Transmit_IT+0xd4>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	4a14      	ldr	r2, [pc, #80]	@ (80083cc <HAL_UART_Transmit_IT+0x124>)
 800837a:	679a      	str	r2, [r3, #120]	@ 0x78
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	e853 3f00 	ldrex	r3, [r3]
 8008388:	613b      	str	r3, [r7, #16]
   return(result);
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008390:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	461a      	mov	r2, r3
 8008398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800839a:	623b      	str	r3, [r7, #32]
 800839c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800839e:	69f9      	ldr	r1, [r7, #28]
 80083a0:	6a3a      	ldr	r2, [r7, #32]
 80083a2:	e841 2300 	strex	r3, r2, [r1]
 80083a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80083a8:	69bb      	ldr	r3, [r7, #24]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d1e6      	bne.n	800837c <HAL_UART_Transmit_IT+0xd4>
    }

    return HAL_OK;
 80083ae:	2300      	movs	r3, #0
 80083b0:	e000      	b.n	80083b4 <HAL_UART_Transmit_IT+0x10c>
  }
  else
  {
    return HAL_BUSY;
 80083b2:	2302      	movs	r3, #2
  }
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3744      	adds	r7, #68	@ 0x44
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr
 80083c0:	08009a27 	.word	0x08009a27
 80083c4:	08009947 	.word	0x08009947
 80083c8:	08009885 	.word	0x08009885
 80083cc:	080097cd 	.word	0x080097cd

080083d0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b08a      	sub	sp, #40	@ 0x28
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	60b9      	str	r1, [r7, #8]
 80083da:	4613      	mov	r3, r2
 80083dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083e4:	2b20      	cmp	r3, #32
 80083e6:	d137      	bne.n	8008458 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d002      	beq.n	80083f4 <HAL_UART_Receive_IT+0x24>
 80083ee:	88fb      	ldrh	r3, [r7, #6]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d101      	bne.n	80083f8 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80083f4:	2301      	movs	r3, #1
 80083f6:	e030      	b.n	800845a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	2200      	movs	r2, #0
 80083fc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a18      	ldr	r2, [pc, #96]	@ (8008464 <HAL_UART_Receive_IT+0x94>)
 8008404:	4293      	cmp	r3, r2
 8008406:	d01f      	beq.n	8008448 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008412:	2b00      	cmp	r3, #0
 8008414:	d018      	beq.n	8008448 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800841c:	697b      	ldr	r3, [r7, #20]
 800841e:	e853 3f00 	ldrex	r3, [r3]
 8008422:	613b      	str	r3, [r7, #16]
   return(result);
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800842a:	627b      	str	r3, [r7, #36]	@ 0x24
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	461a      	mov	r2, r3
 8008432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008434:	623b      	str	r3, [r7, #32]
 8008436:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008438:	69f9      	ldr	r1, [r7, #28]
 800843a:	6a3a      	ldr	r2, [r7, #32]
 800843c:	e841 2300 	strex	r3, r2, [r1]
 8008440:	61bb      	str	r3, [r7, #24]
   return(result);
 8008442:	69bb      	ldr	r3, [r7, #24]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d1e6      	bne.n	8008416 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008448:	88fb      	ldrh	r3, [r7, #6]
 800844a:	461a      	mov	r2, r3
 800844c:	68b9      	ldr	r1, [r7, #8]
 800844e:	68f8      	ldr	r0, [r7, #12]
 8008450:	f001 f822 	bl	8009498 <UART_Start_Receive_IT>
 8008454:	4603      	mov	r3, r0
 8008456:	e000      	b.n	800845a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008458:	2302      	movs	r3, #2
  }
}
 800845a:	4618      	mov	r0, r3
 800845c:	3728      	adds	r7, #40	@ 0x28
 800845e:	46bd      	mov	sp, r7
 8008460:	bd80      	pop	{r7, pc}
 8008462:	bf00      	nop
 8008464:	40008000 	.word	0x40008000

08008468 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b0ba      	sub	sp, #232	@ 0xe8
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	69db      	ldr	r3, [r3, #28]
 8008476:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800848e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008492:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008496:	4013      	ands	r3, r2
 8008498:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800849c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d11b      	bne.n	80084dc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80084a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084a8:	f003 0320 	and.w	r3, r3, #32
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d015      	beq.n	80084dc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80084b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084b4:	f003 0320 	and.w	r3, r3, #32
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d105      	bne.n	80084c8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80084bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d009      	beq.n	80084dc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	f000 8300 	beq.w	8008ad2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084d6:	6878      	ldr	r0, [r7, #4]
 80084d8:	4798      	blx	r3
      }
      return;
 80084da:	e2fa      	b.n	8008ad2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80084dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	f000 8123 	beq.w	800872c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80084e6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80084ea:	4b8d      	ldr	r3, [pc, #564]	@ (8008720 <HAL_UART_IRQHandler+0x2b8>)
 80084ec:	4013      	ands	r3, r2
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d106      	bne.n	8008500 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80084f2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80084f6:	4b8b      	ldr	r3, [pc, #556]	@ (8008724 <HAL_UART_IRQHandler+0x2bc>)
 80084f8:	4013      	ands	r3, r2
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	f000 8116 	beq.w	800872c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008500:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008504:	f003 0301 	and.w	r3, r3, #1
 8008508:	2b00      	cmp	r3, #0
 800850a:	d011      	beq.n	8008530 <HAL_UART_IRQHandler+0xc8>
 800850c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008510:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008514:	2b00      	cmp	r3, #0
 8008516:	d00b      	beq.n	8008530 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2201      	movs	r2, #1
 800851e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008526:	f043 0201 	orr.w	r2, r3, #1
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008534:	f003 0302 	and.w	r3, r3, #2
 8008538:	2b00      	cmp	r3, #0
 800853a:	d011      	beq.n	8008560 <HAL_UART_IRQHandler+0xf8>
 800853c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008540:	f003 0301 	and.w	r3, r3, #1
 8008544:	2b00      	cmp	r3, #0
 8008546:	d00b      	beq.n	8008560 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	2202      	movs	r2, #2
 800854e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008556:	f043 0204 	orr.w	r2, r3, #4
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008564:	f003 0304 	and.w	r3, r3, #4
 8008568:	2b00      	cmp	r3, #0
 800856a:	d011      	beq.n	8008590 <HAL_UART_IRQHandler+0x128>
 800856c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008570:	f003 0301 	and.w	r3, r3, #1
 8008574:	2b00      	cmp	r3, #0
 8008576:	d00b      	beq.n	8008590 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	2204      	movs	r2, #4
 800857e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008586:	f043 0202 	orr.w	r2, r3, #2
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008590:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008594:	f003 0308 	and.w	r3, r3, #8
 8008598:	2b00      	cmp	r3, #0
 800859a:	d017      	beq.n	80085cc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800859c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085a0:	f003 0320 	and.w	r3, r3, #32
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d105      	bne.n	80085b4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80085a8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80085ac:	4b5c      	ldr	r3, [pc, #368]	@ (8008720 <HAL_UART_IRQHandler+0x2b8>)
 80085ae:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d00b      	beq.n	80085cc <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	2208      	movs	r2, #8
 80085ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085c2:	f043 0208 	orr.w	r2, r3, #8
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80085cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d012      	beq.n	80085fe <HAL_UART_IRQHandler+0x196>
 80085d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085dc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d00c      	beq.n	80085fe <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80085ec:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085f4:	f043 0220 	orr.w	r2, r3, #32
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008604:	2b00      	cmp	r3, #0
 8008606:	f000 8266 	beq.w	8008ad6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800860a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800860e:	f003 0320 	and.w	r3, r3, #32
 8008612:	2b00      	cmp	r3, #0
 8008614:	d013      	beq.n	800863e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008616:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800861a:	f003 0320 	and.w	r3, r3, #32
 800861e:	2b00      	cmp	r3, #0
 8008620:	d105      	bne.n	800862e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008622:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800862a:	2b00      	cmp	r3, #0
 800862c:	d007      	beq.n	800863e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008632:	2b00      	cmp	r3, #0
 8008634:	d003      	beq.n	800863e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008644:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	689b      	ldr	r3, [r3, #8]
 800864e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008652:	2b40      	cmp	r3, #64	@ 0x40
 8008654:	d005      	beq.n	8008662 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008656:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800865a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800865e:	2b00      	cmp	r3, #0
 8008660:	d054      	beq.n	800870c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008662:	6878      	ldr	r0, [r7, #4]
 8008664:	f001 f83a 	bl	80096dc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	689b      	ldr	r3, [r3, #8]
 800866e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008672:	2b40      	cmp	r3, #64	@ 0x40
 8008674:	d146      	bne.n	8008704 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	3308      	adds	r3, #8
 800867c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008680:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008684:	e853 3f00 	ldrex	r3, [r3]
 8008688:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800868c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008690:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008694:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	3308      	adds	r3, #8
 800869e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80086a2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80086a6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086aa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80086ae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80086b2:	e841 2300 	strex	r3, r2, [r1]
 80086b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80086ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d1d9      	bne.n	8008676 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d017      	beq.n	80086fc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086d2:	4a15      	ldr	r2, [pc, #84]	@ (8008728 <HAL_UART_IRQHandler+0x2c0>)
 80086d4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086dc:	4618      	mov	r0, r3
 80086de:	f7fc fa15 	bl	8004b0c <HAL_DMA_Abort_IT>
 80086e2:	4603      	mov	r3, r0
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d019      	beq.n	800871c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80086ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086f0:	687a      	ldr	r2, [r7, #4]
 80086f2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80086f6:	4610      	mov	r0, r2
 80086f8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80086fa:	e00f      	b.n	800871c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f000 f9ff 	bl	8008b00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008702:	e00b      	b.n	800871c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 f9fb 	bl	8008b00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800870a:	e007      	b.n	800871c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800870c:	6878      	ldr	r0, [r7, #4]
 800870e:	f000 f9f7 	bl	8008b00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2200      	movs	r2, #0
 8008716:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800871a:	e1dc      	b.n	8008ad6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800871c:	bf00      	nop
    return;
 800871e:	e1da      	b.n	8008ad6 <HAL_UART_IRQHandler+0x66e>
 8008720:	10000001 	.word	0x10000001
 8008724:	04000120 	.word	0x04000120
 8008728:	080097a9 	.word	0x080097a9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008730:	2b01      	cmp	r3, #1
 8008732:	f040 8170 	bne.w	8008a16 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800873a:	f003 0310 	and.w	r3, r3, #16
 800873e:	2b00      	cmp	r3, #0
 8008740:	f000 8169 	beq.w	8008a16 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008744:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008748:	f003 0310 	and.w	r3, r3, #16
 800874c:	2b00      	cmp	r3, #0
 800874e:	f000 8162 	beq.w	8008a16 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	2210      	movs	r2, #16
 8008758:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	689b      	ldr	r3, [r3, #8]
 8008760:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008764:	2b40      	cmp	r3, #64	@ 0x40
 8008766:	f040 80d8 	bne.w	800891a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008778:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800877c:	2b00      	cmp	r3, #0
 800877e:	f000 80af 	beq.w	80088e0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008788:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800878c:	429a      	cmp	r2, r3
 800878e:	f080 80a7 	bcs.w	80088e0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008798:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f003 0320 	and.w	r3, r3, #32
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	f040 8087 	bne.w	80088be <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80087bc:	e853 3f00 	ldrex	r3, [r3]
 80087c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80087c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80087c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087cc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	461a      	mov	r2, r3
 80087d6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80087da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80087de:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80087e6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80087ea:	e841 2300 	strex	r3, r2, [r1]
 80087ee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80087f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d1da      	bne.n	80087b0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	3308      	adds	r3, #8
 8008800:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008802:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008804:	e853 3f00 	ldrex	r3, [r3]
 8008808:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800880a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800880c:	f023 0301 	bic.w	r3, r3, #1
 8008810:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	3308      	adds	r3, #8
 800881a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800881e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008822:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008824:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008826:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800882a:	e841 2300 	strex	r3, r2, [r1]
 800882e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008830:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008832:	2b00      	cmp	r3, #0
 8008834:	d1e1      	bne.n	80087fa <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	3308      	adds	r3, #8
 800883c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800883e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008840:	e853 3f00 	ldrex	r3, [r3]
 8008844:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008846:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008848:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800884c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	3308      	adds	r3, #8
 8008856:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800885a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800885c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800885e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008860:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008862:	e841 2300 	strex	r3, r2, [r1]
 8008866:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008868:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800886a:	2b00      	cmp	r3, #0
 800886c:	d1e3      	bne.n	8008836 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2220      	movs	r2, #32
 8008872:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	2200      	movs	r2, #0
 800887a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008882:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008884:	e853 3f00 	ldrex	r3, [r3]
 8008888:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800888a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800888c:	f023 0310 	bic.w	r3, r3, #16
 8008890:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	461a      	mov	r2, r3
 800889a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800889e:	65bb      	str	r3, [r7, #88]	@ 0x58
 80088a0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088a2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80088a4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80088a6:	e841 2300 	strex	r3, r2, [r1]
 80088aa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80088ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d1e4      	bne.n	800887c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088b8:	4618      	mov	r0, r3
 80088ba:	f7fc f8ce 	bl	8004a5a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2202      	movs	r2, #2
 80088c2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80088d0:	b29b      	uxth	r3, r3
 80088d2:	1ad3      	subs	r3, r2, r3
 80088d4:	b29b      	uxth	r3, r3
 80088d6:	4619      	mov	r1, r3
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f000 f91b 	bl	8008b14 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80088de:	e0fc      	b.n	8008ada <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80088ea:	429a      	cmp	r2, r3
 80088ec:	f040 80f5 	bne.w	8008ada <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f003 0320 	and.w	r3, r3, #32
 80088fe:	2b20      	cmp	r3, #32
 8008900:	f040 80eb 	bne.w	8008ada <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2202      	movs	r2, #2
 8008908:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008910:	4619      	mov	r1, r3
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f000 f8fe 	bl	8008b14 <HAL_UARTEx_RxEventCallback>
      return;
 8008918:	e0df      	b.n	8008ada <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008926:	b29b      	uxth	r3, r3
 8008928:	1ad3      	subs	r3, r2, r3
 800892a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008934:	b29b      	uxth	r3, r3
 8008936:	2b00      	cmp	r3, #0
 8008938:	f000 80d1 	beq.w	8008ade <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800893c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008940:	2b00      	cmp	r3, #0
 8008942:	f000 80cc 	beq.w	8008ade <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800894e:	e853 3f00 	ldrex	r3, [r3]
 8008952:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008956:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800895a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	461a      	mov	r2, r3
 8008964:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008968:	647b      	str	r3, [r7, #68]	@ 0x44
 800896a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800896e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008970:	e841 2300 	strex	r3, r2, [r1]
 8008974:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008976:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008978:	2b00      	cmp	r3, #0
 800897a:	d1e4      	bne.n	8008946 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	3308      	adds	r3, #8
 8008982:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008986:	e853 3f00 	ldrex	r3, [r3]
 800898a:	623b      	str	r3, [r7, #32]
   return(result);
 800898c:	6a3b      	ldr	r3, [r7, #32]
 800898e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008992:	f023 0301 	bic.w	r3, r3, #1
 8008996:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	3308      	adds	r3, #8
 80089a0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80089a4:	633a      	str	r2, [r7, #48]	@ 0x30
 80089a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089a8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089ac:	e841 2300 	strex	r3, r2, [r1]
 80089b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d1e1      	bne.n	800897c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2220      	movs	r2, #32
 80089bc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2200      	movs	r2, #0
 80089ca:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	e853 3f00 	ldrex	r3, [r3]
 80089d8:	60fb      	str	r3, [r7, #12]
   return(result);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	f023 0310 	bic.w	r3, r3, #16
 80089e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	461a      	mov	r2, r3
 80089ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80089ee:	61fb      	str	r3, [r7, #28]
 80089f0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089f2:	69b9      	ldr	r1, [r7, #24]
 80089f4:	69fa      	ldr	r2, [r7, #28]
 80089f6:	e841 2300 	strex	r3, r2, [r1]
 80089fa:	617b      	str	r3, [r7, #20]
   return(result);
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1e4      	bne.n	80089cc <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	2202      	movs	r2, #2
 8008a06:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008a08:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f000 f880 	bl	8008b14 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008a14:	e063      	b.n	8008ade <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008a16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d00e      	beq.n	8008a40 <HAL_UART_IRQHandler+0x5d8>
 8008a22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d008      	beq.n	8008a40 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008a36:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f001 fdb5 	bl	800a5a8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008a3e:	e051      	b.n	8008ae4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008a40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d014      	beq.n	8008a76 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008a4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d105      	bne.n	8008a64 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008a58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a5c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d008      	beq.n	8008a76 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d03a      	beq.n	8008ae2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008a70:	6878      	ldr	r0, [r7, #4]
 8008a72:	4798      	blx	r3
    }
    return;
 8008a74:	e035      	b.n	8008ae2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008a76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d009      	beq.n	8008a96 <HAL_UART_IRQHandler+0x62e>
 8008a82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d003      	beq.n	8008a96 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8008a8e:	6878      	ldr	r0, [r7, #4]
 8008a90:	f001 f83e 	bl	8009b10 <UART_EndTransmit_IT>
    return;
 8008a94:	e026      	b.n	8008ae4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d009      	beq.n	8008ab6 <HAL_UART_IRQHandler+0x64e>
 8008aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008aa6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d003      	beq.n	8008ab6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008aae:	6878      	ldr	r0, [r7, #4]
 8008ab0:	f001 fd8e 	bl	800a5d0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ab4:	e016      	b.n	8008ae4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d010      	beq.n	8008ae4 <HAL_UART_IRQHandler+0x67c>
 8008ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	da0c      	bge.n	8008ae4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f001 fd76 	bl	800a5bc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ad0:	e008      	b.n	8008ae4 <HAL_UART_IRQHandler+0x67c>
      return;
 8008ad2:	bf00      	nop
 8008ad4:	e006      	b.n	8008ae4 <HAL_UART_IRQHandler+0x67c>
    return;
 8008ad6:	bf00      	nop
 8008ad8:	e004      	b.n	8008ae4 <HAL_UART_IRQHandler+0x67c>
      return;
 8008ada:	bf00      	nop
 8008adc:	e002      	b.n	8008ae4 <HAL_UART_IRQHandler+0x67c>
      return;
 8008ade:	bf00      	nop
 8008ae0:	e000      	b.n	8008ae4 <HAL_UART_IRQHandler+0x67c>
    return;
 8008ae2:	bf00      	nop
  }
}
 8008ae4:	37e8      	adds	r7, #232	@ 0xe8
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop

08008aec <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008af4:	bf00      	nop
 8008af6:	370c      	adds	r7, #12
 8008af8:	46bd      	mov	sp, r7
 8008afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afe:	4770      	bx	lr

08008b00 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008b00:	b480      	push	{r7}
 8008b02:	b083      	sub	sp, #12
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008b08:	bf00      	nop
 8008b0a:	370c      	adds	r7, #12
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr

08008b14 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008b14:	b480      	push	{r7}
 8008b16:	b083      	sub	sp, #12
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	6078      	str	r0, [r7, #4]
 8008b1c:	460b      	mov	r3, r1
 8008b1e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008b20:	bf00      	nop
 8008b22:	370c      	adds	r7, #12
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr

08008b2c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008b2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b30:	b08c      	sub	sp, #48	@ 0x30
 8008b32:	af00      	add	r7, sp, #0
 8008b34:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008b36:	2300      	movs	r3, #0
 8008b38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008b3c:	697b      	ldr	r3, [r7, #20]
 8008b3e:	689a      	ldr	r2, [r3, #8]
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	431a      	orrs	r2, r3
 8008b46:	697b      	ldr	r3, [r7, #20]
 8008b48:	695b      	ldr	r3, [r3, #20]
 8008b4a:	431a      	orrs	r2, r3
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	69db      	ldr	r3, [r3, #28]
 8008b50:	4313      	orrs	r3, r2
 8008b52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008b54:	697b      	ldr	r3, [r7, #20]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	4baa      	ldr	r3, [pc, #680]	@ (8008e04 <UART_SetConfig+0x2d8>)
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	697a      	ldr	r2, [r7, #20]
 8008b60:	6812      	ldr	r2, [r2, #0]
 8008b62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008b64:	430b      	orrs	r3, r1
 8008b66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b68:	697b      	ldr	r3, [r7, #20]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008b72:	697b      	ldr	r3, [r7, #20]
 8008b74:	68da      	ldr	r2, [r3, #12]
 8008b76:	697b      	ldr	r3, [r7, #20]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	430a      	orrs	r2, r1
 8008b7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008b7e:	697b      	ldr	r3, [r7, #20]
 8008b80:	699b      	ldr	r3, [r3, #24]
 8008b82:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008b84:	697b      	ldr	r3, [r7, #20]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	4a9f      	ldr	r2, [pc, #636]	@ (8008e08 <UART_SetConfig+0x2dc>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d004      	beq.n	8008b98 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008b8e:	697b      	ldr	r3, [r7, #20]
 8008b90:	6a1b      	ldr	r3, [r3, #32]
 8008b92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b94:	4313      	orrs	r3, r2
 8008b96:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008ba2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008ba6:	697a      	ldr	r2, [r7, #20]
 8008ba8:	6812      	ldr	r2, [r2, #0]
 8008baa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008bac:	430b      	orrs	r3, r1
 8008bae:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008bb0:	697b      	ldr	r3, [r7, #20]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bb6:	f023 010f 	bic.w	r1, r3, #15
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	430a      	orrs	r2, r1
 8008bc4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a90      	ldr	r2, [pc, #576]	@ (8008e0c <UART_SetConfig+0x2e0>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d125      	bne.n	8008c1c <UART_SetConfig+0xf0>
 8008bd0:	4b8f      	ldr	r3, [pc, #572]	@ (8008e10 <UART_SetConfig+0x2e4>)
 8008bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bd6:	f003 0303 	and.w	r3, r3, #3
 8008bda:	2b03      	cmp	r3, #3
 8008bdc:	d81a      	bhi.n	8008c14 <UART_SetConfig+0xe8>
 8008bde:	a201      	add	r2, pc, #4	@ (adr r2, 8008be4 <UART_SetConfig+0xb8>)
 8008be0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008be4:	08008bf5 	.word	0x08008bf5
 8008be8:	08008c05 	.word	0x08008c05
 8008bec:	08008bfd 	.word	0x08008bfd
 8008bf0:	08008c0d 	.word	0x08008c0d
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008bfa:	e116      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008bfc:	2302      	movs	r3, #2
 8008bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c02:	e112      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008c04:	2304      	movs	r3, #4
 8008c06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c0a:	e10e      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008c0c:	2308      	movs	r3, #8
 8008c0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c12:	e10a      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008c14:	2310      	movs	r3, #16
 8008c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c1a:	e106      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a7c      	ldr	r2, [pc, #496]	@ (8008e14 <UART_SetConfig+0x2e8>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d138      	bne.n	8008c98 <UART_SetConfig+0x16c>
 8008c26:	4b7a      	ldr	r3, [pc, #488]	@ (8008e10 <UART_SetConfig+0x2e4>)
 8008c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c2c:	f003 030c 	and.w	r3, r3, #12
 8008c30:	2b0c      	cmp	r3, #12
 8008c32:	d82d      	bhi.n	8008c90 <UART_SetConfig+0x164>
 8008c34:	a201      	add	r2, pc, #4	@ (adr r2, 8008c3c <UART_SetConfig+0x110>)
 8008c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c3a:	bf00      	nop
 8008c3c:	08008c71 	.word	0x08008c71
 8008c40:	08008c91 	.word	0x08008c91
 8008c44:	08008c91 	.word	0x08008c91
 8008c48:	08008c91 	.word	0x08008c91
 8008c4c:	08008c81 	.word	0x08008c81
 8008c50:	08008c91 	.word	0x08008c91
 8008c54:	08008c91 	.word	0x08008c91
 8008c58:	08008c91 	.word	0x08008c91
 8008c5c:	08008c79 	.word	0x08008c79
 8008c60:	08008c91 	.word	0x08008c91
 8008c64:	08008c91 	.word	0x08008c91
 8008c68:	08008c91 	.word	0x08008c91
 8008c6c:	08008c89 	.word	0x08008c89
 8008c70:	2300      	movs	r3, #0
 8008c72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c76:	e0d8      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008c78:	2302      	movs	r3, #2
 8008c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c7e:	e0d4      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008c80:	2304      	movs	r3, #4
 8008c82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c86:	e0d0      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008c88:	2308      	movs	r3, #8
 8008c8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c8e:	e0cc      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008c90:	2310      	movs	r3, #16
 8008c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008c96:	e0c8      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008c98:	697b      	ldr	r3, [r7, #20]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a5e      	ldr	r2, [pc, #376]	@ (8008e18 <UART_SetConfig+0x2ec>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d125      	bne.n	8008cee <UART_SetConfig+0x1c2>
 8008ca2:	4b5b      	ldr	r3, [pc, #364]	@ (8008e10 <UART_SetConfig+0x2e4>)
 8008ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ca8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008cac:	2b30      	cmp	r3, #48	@ 0x30
 8008cae:	d016      	beq.n	8008cde <UART_SetConfig+0x1b2>
 8008cb0:	2b30      	cmp	r3, #48	@ 0x30
 8008cb2:	d818      	bhi.n	8008ce6 <UART_SetConfig+0x1ba>
 8008cb4:	2b20      	cmp	r3, #32
 8008cb6:	d00a      	beq.n	8008cce <UART_SetConfig+0x1a2>
 8008cb8:	2b20      	cmp	r3, #32
 8008cba:	d814      	bhi.n	8008ce6 <UART_SetConfig+0x1ba>
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d002      	beq.n	8008cc6 <UART_SetConfig+0x19a>
 8008cc0:	2b10      	cmp	r3, #16
 8008cc2:	d008      	beq.n	8008cd6 <UART_SetConfig+0x1aa>
 8008cc4:	e00f      	b.n	8008ce6 <UART_SetConfig+0x1ba>
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ccc:	e0ad      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008cce:	2302      	movs	r3, #2
 8008cd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cd4:	e0a9      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008cd6:	2304      	movs	r3, #4
 8008cd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cdc:	e0a5      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008cde:	2308      	movs	r3, #8
 8008ce0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008ce4:	e0a1      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008ce6:	2310      	movs	r3, #16
 8008ce8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008cec:	e09d      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a4a      	ldr	r2, [pc, #296]	@ (8008e1c <UART_SetConfig+0x2f0>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d125      	bne.n	8008d44 <UART_SetConfig+0x218>
 8008cf8:	4b45      	ldr	r3, [pc, #276]	@ (8008e10 <UART_SetConfig+0x2e4>)
 8008cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cfe:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008d02:	2bc0      	cmp	r3, #192	@ 0xc0
 8008d04:	d016      	beq.n	8008d34 <UART_SetConfig+0x208>
 8008d06:	2bc0      	cmp	r3, #192	@ 0xc0
 8008d08:	d818      	bhi.n	8008d3c <UART_SetConfig+0x210>
 8008d0a:	2b80      	cmp	r3, #128	@ 0x80
 8008d0c:	d00a      	beq.n	8008d24 <UART_SetConfig+0x1f8>
 8008d0e:	2b80      	cmp	r3, #128	@ 0x80
 8008d10:	d814      	bhi.n	8008d3c <UART_SetConfig+0x210>
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d002      	beq.n	8008d1c <UART_SetConfig+0x1f0>
 8008d16:	2b40      	cmp	r3, #64	@ 0x40
 8008d18:	d008      	beq.n	8008d2c <UART_SetConfig+0x200>
 8008d1a:	e00f      	b.n	8008d3c <UART_SetConfig+0x210>
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d22:	e082      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008d24:	2302      	movs	r3, #2
 8008d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d2a:	e07e      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008d2c:	2304      	movs	r3, #4
 8008d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d32:	e07a      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008d34:	2308      	movs	r3, #8
 8008d36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d3a:	e076      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008d3c:	2310      	movs	r3, #16
 8008d3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d42:	e072      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008d44:	697b      	ldr	r3, [r7, #20]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a35      	ldr	r2, [pc, #212]	@ (8008e20 <UART_SetConfig+0x2f4>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d12a      	bne.n	8008da4 <UART_SetConfig+0x278>
 8008d4e:	4b30      	ldr	r3, [pc, #192]	@ (8008e10 <UART_SetConfig+0x2e4>)
 8008d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d58:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d5c:	d01a      	beq.n	8008d94 <UART_SetConfig+0x268>
 8008d5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d62:	d81b      	bhi.n	8008d9c <UART_SetConfig+0x270>
 8008d64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d68:	d00c      	beq.n	8008d84 <UART_SetConfig+0x258>
 8008d6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d6e:	d815      	bhi.n	8008d9c <UART_SetConfig+0x270>
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d003      	beq.n	8008d7c <UART_SetConfig+0x250>
 8008d74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d78:	d008      	beq.n	8008d8c <UART_SetConfig+0x260>
 8008d7a:	e00f      	b.n	8008d9c <UART_SetConfig+0x270>
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d82:	e052      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008d84:	2302      	movs	r3, #2
 8008d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d8a:	e04e      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008d8c:	2304      	movs	r3, #4
 8008d8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d92:	e04a      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008d94:	2308      	movs	r3, #8
 8008d96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008d9a:	e046      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008d9c:	2310      	movs	r3, #16
 8008d9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008da2:	e042      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008da4:	697b      	ldr	r3, [r7, #20]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	4a17      	ldr	r2, [pc, #92]	@ (8008e08 <UART_SetConfig+0x2dc>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d13a      	bne.n	8008e24 <UART_SetConfig+0x2f8>
 8008dae:	4b18      	ldr	r3, [pc, #96]	@ (8008e10 <UART_SetConfig+0x2e4>)
 8008db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008db4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008db8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008dbc:	d01a      	beq.n	8008df4 <UART_SetConfig+0x2c8>
 8008dbe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008dc2:	d81b      	bhi.n	8008dfc <UART_SetConfig+0x2d0>
 8008dc4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008dc8:	d00c      	beq.n	8008de4 <UART_SetConfig+0x2b8>
 8008dca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008dce:	d815      	bhi.n	8008dfc <UART_SetConfig+0x2d0>
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d003      	beq.n	8008ddc <UART_SetConfig+0x2b0>
 8008dd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008dd8:	d008      	beq.n	8008dec <UART_SetConfig+0x2c0>
 8008dda:	e00f      	b.n	8008dfc <UART_SetConfig+0x2d0>
 8008ddc:	2300      	movs	r3, #0
 8008dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008de2:	e022      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008de4:	2302      	movs	r3, #2
 8008de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dea:	e01e      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008dec:	2304      	movs	r3, #4
 8008dee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008df2:	e01a      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008df4:	2308      	movs	r3, #8
 8008df6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008dfa:	e016      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008dfc:	2310      	movs	r3, #16
 8008dfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008e02:	e012      	b.n	8008e2a <UART_SetConfig+0x2fe>
 8008e04:	cfff69f3 	.word	0xcfff69f3
 8008e08:	40008000 	.word	0x40008000
 8008e0c:	40013800 	.word	0x40013800
 8008e10:	40021000 	.word	0x40021000
 8008e14:	40004400 	.word	0x40004400
 8008e18:	40004800 	.word	0x40004800
 8008e1c:	40004c00 	.word	0x40004c00
 8008e20:	40005000 	.word	0x40005000
 8008e24:	2310      	movs	r3, #16
 8008e26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	4aae      	ldr	r2, [pc, #696]	@ (80090e8 <UART_SetConfig+0x5bc>)
 8008e30:	4293      	cmp	r3, r2
 8008e32:	f040 8097 	bne.w	8008f64 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008e36:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008e3a:	2b08      	cmp	r3, #8
 8008e3c:	d823      	bhi.n	8008e86 <UART_SetConfig+0x35a>
 8008e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8008e44 <UART_SetConfig+0x318>)
 8008e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e44:	08008e69 	.word	0x08008e69
 8008e48:	08008e87 	.word	0x08008e87
 8008e4c:	08008e71 	.word	0x08008e71
 8008e50:	08008e87 	.word	0x08008e87
 8008e54:	08008e77 	.word	0x08008e77
 8008e58:	08008e87 	.word	0x08008e87
 8008e5c:	08008e87 	.word	0x08008e87
 8008e60:	08008e87 	.word	0x08008e87
 8008e64:	08008e7f 	.word	0x08008e7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e68:	f7fd fd04 	bl	8006874 <HAL_RCC_GetPCLK1Freq>
 8008e6c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e6e:	e010      	b.n	8008e92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e70:	4b9e      	ldr	r3, [pc, #632]	@ (80090ec <UART_SetConfig+0x5c0>)
 8008e72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e74:	e00d      	b.n	8008e92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e76:	f7fd fc8f 	bl	8006798 <HAL_RCC_GetSysClockFreq>
 8008e7a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008e7c:	e009      	b.n	8008e92 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e82:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008e84:	e005      	b.n	8008e92 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8008e86:	2300      	movs	r3, #0
 8008e88:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008e90:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	f000 8130 	beq.w	80090fa <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008e9a:	697b      	ldr	r3, [r7, #20]
 8008e9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e9e:	4a94      	ldr	r2, [pc, #592]	@ (80090f0 <UART_SetConfig+0x5c4>)
 8008ea0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008eac:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	685a      	ldr	r2, [r3, #4]
 8008eb2:	4613      	mov	r3, r2
 8008eb4:	005b      	lsls	r3, r3, #1
 8008eb6:	4413      	add	r3, r2
 8008eb8:	69ba      	ldr	r2, [r7, #24]
 8008eba:	429a      	cmp	r2, r3
 8008ebc:	d305      	bcc.n	8008eca <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	685b      	ldr	r3, [r3, #4]
 8008ec2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008ec4:	69ba      	ldr	r2, [r7, #24]
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d903      	bls.n	8008ed2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008ed0:	e113      	b.n	80090fa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	60bb      	str	r3, [r7, #8]
 8008ed8:	60fa      	str	r2, [r7, #12]
 8008eda:	697b      	ldr	r3, [r7, #20]
 8008edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ede:	4a84      	ldr	r2, [pc, #528]	@ (80090f0 <UART_SetConfig+0x5c4>)
 8008ee0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ee4:	b29b      	uxth	r3, r3
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	603b      	str	r3, [r7, #0]
 8008eea:	607a      	str	r2, [r7, #4]
 8008eec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ef0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008ef4:	f7f7 fef0 	bl	8000cd8 <__aeabi_uldivmod>
 8008ef8:	4602      	mov	r2, r0
 8008efa:	460b      	mov	r3, r1
 8008efc:	4610      	mov	r0, r2
 8008efe:	4619      	mov	r1, r3
 8008f00:	f04f 0200 	mov.w	r2, #0
 8008f04:	f04f 0300 	mov.w	r3, #0
 8008f08:	020b      	lsls	r3, r1, #8
 8008f0a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008f0e:	0202      	lsls	r2, r0, #8
 8008f10:	6979      	ldr	r1, [r7, #20]
 8008f12:	6849      	ldr	r1, [r1, #4]
 8008f14:	0849      	lsrs	r1, r1, #1
 8008f16:	2000      	movs	r0, #0
 8008f18:	460c      	mov	r4, r1
 8008f1a:	4605      	mov	r5, r0
 8008f1c:	eb12 0804 	adds.w	r8, r2, r4
 8008f20:	eb43 0905 	adc.w	r9, r3, r5
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	685b      	ldr	r3, [r3, #4]
 8008f28:	2200      	movs	r2, #0
 8008f2a:	469a      	mov	sl, r3
 8008f2c:	4693      	mov	fp, r2
 8008f2e:	4652      	mov	r2, sl
 8008f30:	465b      	mov	r3, fp
 8008f32:	4640      	mov	r0, r8
 8008f34:	4649      	mov	r1, r9
 8008f36:	f7f7 fecf 	bl	8000cd8 <__aeabi_uldivmod>
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	4613      	mov	r3, r2
 8008f40:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008f42:	6a3b      	ldr	r3, [r7, #32]
 8008f44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008f48:	d308      	bcc.n	8008f5c <UART_SetConfig+0x430>
 8008f4a:	6a3b      	ldr	r3, [r7, #32]
 8008f4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f50:	d204      	bcs.n	8008f5c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8008f52:	697b      	ldr	r3, [r7, #20]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	6a3a      	ldr	r2, [r7, #32]
 8008f58:	60da      	str	r2, [r3, #12]
 8008f5a:	e0ce      	b.n	80090fa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008f62:	e0ca      	b.n	80090fa <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	69db      	ldr	r3, [r3, #28]
 8008f68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f6c:	d166      	bne.n	800903c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008f6e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008f72:	2b08      	cmp	r3, #8
 8008f74:	d827      	bhi.n	8008fc6 <UART_SetConfig+0x49a>
 8008f76:	a201      	add	r2, pc, #4	@ (adr r2, 8008f7c <UART_SetConfig+0x450>)
 8008f78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f7c:	08008fa1 	.word	0x08008fa1
 8008f80:	08008fa9 	.word	0x08008fa9
 8008f84:	08008fb1 	.word	0x08008fb1
 8008f88:	08008fc7 	.word	0x08008fc7
 8008f8c:	08008fb7 	.word	0x08008fb7
 8008f90:	08008fc7 	.word	0x08008fc7
 8008f94:	08008fc7 	.word	0x08008fc7
 8008f98:	08008fc7 	.word	0x08008fc7
 8008f9c:	08008fbf 	.word	0x08008fbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fa0:	f7fd fc68 	bl	8006874 <HAL_RCC_GetPCLK1Freq>
 8008fa4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fa6:	e014      	b.n	8008fd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fa8:	f7fd fc7a 	bl	80068a0 <HAL_RCC_GetPCLK2Freq>
 8008fac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fae:	e010      	b.n	8008fd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008fb0:	4b4e      	ldr	r3, [pc, #312]	@ (80090ec <UART_SetConfig+0x5c0>)
 8008fb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008fb4:	e00d      	b.n	8008fd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008fb6:	f7fd fbef 	bl	8006798 <HAL_RCC_GetSysClockFreq>
 8008fba:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008fbc:	e009      	b.n	8008fd2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008fbe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008fc2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008fc4:	e005      	b.n	8008fd2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8008fc6:	2300      	movs	r3, #0
 8008fc8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008fca:	2301      	movs	r3, #1
 8008fcc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008fd0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	f000 8090 	beq.w	80090fa <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fde:	4a44      	ldr	r2, [pc, #272]	@ (80090f0 <UART_SetConfig+0x5c4>)
 8008fe0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008fec:	005a      	lsls	r2, r3, #1
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	685b      	ldr	r3, [r3, #4]
 8008ff2:	085b      	lsrs	r3, r3, #1
 8008ff4:	441a      	add	r2, r3
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ffe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009000:	6a3b      	ldr	r3, [r7, #32]
 8009002:	2b0f      	cmp	r3, #15
 8009004:	d916      	bls.n	8009034 <UART_SetConfig+0x508>
 8009006:	6a3b      	ldr	r3, [r7, #32]
 8009008:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800900c:	d212      	bcs.n	8009034 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800900e:	6a3b      	ldr	r3, [r7, #32]
 8009010:	b29b      	uxth	r3, r3
 8009012:	f023 030f 	bic.w	r3, r3, #15
 8009016:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009018:	6a3b      	ldr	r3, [r7, #32]
 800901a:	085b      	lsrs	r3, r3, #1
 800901c:	b29b      	uxth	r3, r3
 800901e:	f003 0307 	and.w	r3, r3, #7
 8009022:	b29a      	uxth	r2, r3
 8009024:	8bfb      	ldrh	r3, [r7, #30]
 8009026:	4313      	orrs	r3, r2
 8009028:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	8bfa      	ldrh	r2, [r7, #30]
 8009030:	60da      	str	r2, [r3, #12]
 8009032:	e062      	b.n	80090fa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009034:	2301      	movs	r3, #1
 8009036:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800903a:	e05e      	b.n	80090fa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800903c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009040:	2b08      	cmp	r3, #8
 8009042:	d828      	bhi.n	8009096 <UART_SetConfig+0x56a>
 8009044:	a201      	add	r2, pc, #4	@ (adr r2, 800904c <UART_SetConfig+0x520>)
 8009046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800904a:	bf00      	nop
 800904c:	08009071 	.word	0x08009071
 8009050:	08009079 	.word	0x08009079
 8009054:	08009081 	.word	0x08009081
 8009058:	08009097 	.word	0x08009097
 800905c:	08009087 	.word	0x08009087
 8009060:	08009097 	.word	0x08009097
 8009064:	08009097 	.word	0x08009097
 8009068:	08009097 	.word	0x08009097
 800906c:	0800908f 	.word	0x0800908f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009070:	f7fd fc00 	bl	8006874 <HAL_RCC_GetPCLK1Freq>
 8009074:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009076:	e014      	b.n	80090a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009078:	f7fd fc12 	bl	80068a0 <HAL_RCC_GetPCLK2Freq>
 800907c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800907e:	e010      	b.n	80090a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009080:	4b1a      	ldr	r3, [pc, #104]	@ (80090ec <UART_SetConfig+0x5c0>)
 8009082:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009084:	e00d      	b.n	80090a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009086:	f7fd fb87 	bl	8006798 <HAL_RCC_GetSysClockFreq>
 800908a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800908c:	e009      	b.n	80090a2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800908e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009092:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009094:	e005      	b.n	80090a2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009096:	2300      	movs	r3, #0
 8009098:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800909a:	2301      	movs	r3, #1
 800909c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80090a0:	bf00      	nop
    }

    if (pclk != 0U)
 80090a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d028      	beq.n	80090fa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090ac:	4a10      	ldr	r2, [pc, #64]	@ (80090f0 <UART_SetConfig+0x5c4>)
 80090ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80090b2:	461a      	mov	r2, r3
 80090b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b6:	fbb3 f2f2 	udiv	r2, r3, r2
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	685b      	ldr	r3, [r3, #4]
 80090be:	085b      	lsrs	r3, r3, #1
 80090c0:	441a      	add	r2, r3
 80090c2:	697b      	ldr	r3, [r7, #20]
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80090ca:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090cc:	6a3b      	ldr	r3, [r7, #32]
 80090ce:	2b0f      	cmp	r3, #15
 80090d0:	d910      	bls.n	80090f4 <UART_SetConfig+0x5c8>
 80090d2:	6a3b      	ldr	r3, [r7, #32]
 80090d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090d8:	d20c      	bcs.n	80090f4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80090da:	6a3b      	ldr	r3, [r7, #32]
 80090dc:	b29a      	uxth	r2, r3
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	60da      	str	r2, [r3, #12]
 80090e4:	e009      	b.n	80090fa <UART_SetConfig+0x5ce>
 80090e6:	bf00      	nop
 80090e8:	40008000 	.word	0x40008000
 80090ec:	00f42400 	.word	0x00f42400
 80090f0:	08013564 	.word	0x08013564
      }
      else
      {
        ret = HAL_ERROR;
 80090f4:	2301      	movs	r3, #1
 80090f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	2201      	movs	r2, #1
 80090fe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	2201      	movs	r2, #1
 8009106:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	2200      	movs	r2, #0
 800910e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	2200      	movs	r2, #0
 8009114:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009116:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800911a:	4618      	mov	r0, r3
 800911c:	3730      	adds	r7, #48	@ 0x30
 800911e:	46bd      	mov	sp, r7
 8009120:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009124 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009124:	b480      	push	{r7}
 8009126:	b083      	sub	sp, #12
 8009128:	af00      	add	r7, sp, #0
 800912a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009130:	f003 0308 	and.w	r3, r3, #8
 8009134:	2b00      	cmp	r3, #0
 8009136:	d00a      	beq.n	800914e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	430a      	orrs	r2, r1
 800914c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009152:	f003 0301 	and.w	r3, r3, #1
 8009156:	2b00      	cmp	r3, #0
 8009158:	d00a      	beq.n	8009170 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	430a      	orrs	r2, r1
 800916e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009174:	f003 0302 	and.w	r3, r3, #2
 8009178:	2b00      	cmp	r3, #0
 800917a:	d00a      	beq.n	8009192 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	430a      	orrs	r2, r1
 8009190:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009196:	f003 0304 	and.w	r3, r3, #4
 800919a:	2b00      	cmp	r3, #0
 800919c:	d00a      	beq.n	80091b4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	430a      	orrs	r2, r1
 80091b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091b8:	f003 0310 	and.w	r3, r3, #16
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d00a      	beq.n	80091d6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	430a      	orrs	r2, r1
 80091d4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091da:	f003 0320 	and.w	r3, r3, #32
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d00a      	beq.n	80091f8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	689b      	ldr	r3, [r3, #8]
 80091e8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	430a      	orrs	r2, r1
 80091f6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009200:	2b00      	cmp	r3, #0
 8009202:	d01a      	beq.n	800923a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	685b      	ldr	r3, [r3, #4]
 800920a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	430a      	orrs	r2, r1
 8009218:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800921e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009222:	d10a      	bne.n	800923a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	685b      	ldr	r3, [r3, #4]
 800922a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	430a      	orrs	r2, r1
 8009238:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800923e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009242:	2b00      	cmp	r3, #0
 8009244:	d00a      	beq.n	800925c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	685b      	ldr	r3, [r3, #4]
 800924c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	430a      	orrs	r2, r1
 800925a:	605a      	str	r2, [r3, #4]
  }
}
 800925c:	bf00      	nop
 800925e:	370c      	adds	r7, #12
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr

08009268 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b098      	sub	sp, #96	@ 0x60
 800926c:	af02      	add	r7, sp, #8
 800926e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009278:	f7fb fa80 	bl	800477c <HAL_GetTick>
 800927c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	f003 0308 	and.w	r3, r3, #8
 8009288:	2b08      	cmp	r3, #8
 800928a:	d12f      	bne.n	80092ec <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800928c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009290:	9300      	str	r3, [sp, #0]
 8009292:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009294:	2200      	movs	r2, #0
 8009296:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f000 f88e 	bl	80093bc <UART_WaitOnFlagUntilTimeout>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d022      	beq.n	80092ec <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ae:	e853 3f00 	ldrex	r3, [r3]
 80092b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80092b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	461a      	mov	r2, r3
 80092c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80092c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80092ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80092cc:	e841 2300 	strex	r3, r2, [r1]
 80092d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80092d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80092d4:	2b00      	cmp	r3, #0
 80092d6:	d1e6      	bne.n	80092a6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	2220      	movs	r2, #32
 80092dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	2200      	movs	r2, #0
 80092e4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80092e8:	2303      	movs	r3, #3
 80092ea:	e063      	b.n	80093b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f003 0304 	and.w	r3, r3, #4
 80092f6:	2b04      	cmp	r3, #4
 80092f8:	d149      	bne.n	800938e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092fa:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80092fe:	9300      	str	r3, [sp, #0]
 8009300:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009302:	2200      	movs	r2, #0
 8009304:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f000 f857 	bl	80093bc <UART_WaitOnFlagUntilTimeout>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d03c      	beq.n	800938e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800931a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800931c:	e853 3f00 	ldrex	r3, [r3]
 8009320:	623b      	str	r3, [r7, #32]
   return(result);
 8009322:	6a3b      	ldr	r3, [r7, #32]
 8009324:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009328:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	461a      	mov	r2, r3
 8009330:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009332:	633b      	str	r3, [r7, #48]	@ 0x30
 8009334:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009336:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009338:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800933a:	e841 2300 	strex	r3, r2, [r1]
 800933e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009342:	2b00      	cmp	r3, #0
 8009344:	d1e6      	bne.n	8009314 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	3308      	adds	r3, #8
 800934c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800934e:	693b      	ldr	r3, [r7, #16]
 8009350:	e853 3f00 	ldrex	r3, [r3]
 8009354:	60fb      	str	r3, [r7, #12]
   return(result);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	f023 0301 	bic.w	r3, r3, #1
 800935c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	3308      	adds	r3, #8
 8009364:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009366:	61fa      	str	r2, [r7, #28]
 8009368:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800936a:	69b9      	ldr	r1, [r7, #24]
 800936c:	69fa      	ldr	r2, [r7, #28]
 800936e:	e841 2300 	strex	r3, r2, [r1]
 8009372:	617b      	str	r3, [r7, #20]
   return(result);
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d1e5      	bne.n	8009346 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	2220      	movs	r2, #32
 800937e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2200      	movs	r2, #0
 8009386:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800938a:	2303      	movs	r3, #3
 800938c:	e012      	b.n	80093b4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	2220      	movs	r2, #32
 8009392:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	2220      	movs	r2, #32
 800939a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2200      	movs	r2, #0
 80093a2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	2200      	movs	r2, #0
 80093a8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	2200      	movs	r2, #0
 80093ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3758      	adds	r7, #88	@ 0x58
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b084      	sub	sp, #16
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	60f8      	str	r0, [r7, #12]
 80093c4:	60b9      	str	r1, [r7, #8]
 80093c6:	603b      	str	r3, [r7, #0]
 80093c8:	4613      	mov	r3, r2
 80093ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093cc:	e04f      	b.n	800946e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093ce:	69bb      	ldr	r3, [r7, #24]
 80093d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093d4:	d04b      	beq.n	800946e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80093d6:	f7fb f9d1 	bl	800477c <HAL_GetTick>
 80093da:	4602      	mov	r2, r0
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	1ad3      	subs	r3, r2, r3
 80093e0:	69ba      	ldr	r2, [r7, #24]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d302      	bcc.n	80093ec <UART_WaitOnFlagUntilTimeout+0x30>
 80093e6:	69bb      	ldr	r3, [r7, #24]
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d101      	bne.n	80093f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80093ec:	2303      	movs	r3, #3
 80093ee:	e04e      	b.n	800948e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f003 0304 	and.w	r3, r3, #4
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d037      	beq.n	800946e <UART_WaitOnFlagUntilTimeout+0xb2>
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	2b80      	cmp	r3, #128	@ 0x80
 8009402:	d034      	beq.n	800946e <UART_WaitOnFlagUntilTimeout+0xb2>
 8009404:	68bb      	ldr	r3, [r7, #8]
 8009406:	2b40      	cmp	r3, #64	@ 0x40
 8009408:	d031      	beq.n	800946e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	69db      	ldr	r3, [r3, #28]
 8009410:	f003 0308 	and.w	r3, r3, #8
 8009414:	2b08      	cmp	r3, #8
 8009416:	d110      	bne.n	800943a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	2208      	movs	r2, #8
 800941e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009420:	68f8      	ldr	r0, [r7, #12]
 8009422:	f000 f95b 	bl	80096dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	2208      	movs	r2, #8
 800942a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	2200      	movs	r2, #0
 8009432:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009436:	2301      	movs	r3, #1
 8009438:	e029      	b.n	800948e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	69db      	ldr	r3, [r3, #28]
 8009440:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009444:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009448:	d111      	bne.n	800946e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009452:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009454:	68f8      	ldr	r0, [r7, #12]
 8009456:	f000 f941 	bl	80096dc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2220      	movs	r2, #32
 800945e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2200      	movs	r2, #0
 8009466:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800946a:	2303      	movs	r3, #3
 800946c:	e00f      	b.n	800948e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	69da      	ldr	r2, [r3, #28]
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	4013      	ands	r3, r2
 8009478:	68ba      	ldr	r2, [r7, #8]
 800947a:	429a      	cmp	r2, r3
 800947c:	bf0c      	ite	eq
 800947e:	2301      	moveq	r3, #1
 8009480:	2300      	movne	r3, #0
 8009482:	b2db      	uxtb	r3, r3
 8009484:	461a      	mov	r2, r3
 8009486:	79fb      	ldrb	r3, [r7, #7]
 8009488:	429a      	cmp	r2, r3
 800948a:	d0a0      	beq.n	80093ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800948c:	2300      	movs	r3, #0
}
 800948e:	4618      	mov	r0, r3
 8009490:	3710      	adds	r7, #16
 8009492:	46bd      	mov	sp, r7
 8009494:	bd80      	pop	{r7, pc}
	...

08009498 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009498:	b480      	push	{r7}
 800949a:	b0a3      	sub	sp, #140	@ 0x8c
 800949c:	af00      	add	r7, sp, #0
 800949e:	60f8      	str	r0, [r7, #12]
 80094a0:	60b9      	str	r1, [r7, #8]
 80094a2:	4613      	mov	r3, r2
 80094a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	68ba      	ldr	r2, [r7, #8]
 80094aa:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	88fa      	ldrh	r2, [r7, #6]
 80094b0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	88fa      	ldrh	r2, [r7, #6]
 80094b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	2200      	movs	r2, #0
 80094c0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	689b      	ldr	r3, [r3, #8]
 80094c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094ca:	d10e      	bne.n	80094ea <UART_Start_Receive_IT+0x52>
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	691b      	ldr	r3, [r3, #16]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d105      	bne.n	80094e0 <UART_Start_Receive_IT+0x48>
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80094da:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80094de:	e02d      	b.n	800953c <UART_Start_Receive_IT+0xa4>
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	22ff      	movs	r2, #255	@ 0xff
 80094e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80094e8:	e028      	b.n	800953c <UART_Start_Receive_IT+0xa4>
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	689b      	ldr	r3, [r3, #8]
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d10d      	bne.n	800950e <UART_Start_Receive_IT+0x76>
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	691b      	ldr	r3, [r3, #16]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d104      	bne.n	8009504 <UART_Start_Receive_IT+0x6c>
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	22ff      	movs	r2, #255	@ 0xff
 80094fe:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009502:	e01b      	b.n	800953c <UART_Start_Receive_IT+0xa4>
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	227f      	movs	r2, #127	@ 0x7f
 8009508:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800950c:	e016      	b.n	800953c <UART_Start_Receive_IT+0xa4>
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009516:	d10d      	bne.n	8009534 <UART_Start_Receive_IT+0x9c>
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	691b      	ldr	r3, [r3, #16]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d104      	bne.n	800952a <UART_Start_Receive_IT+0x92>
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	227f      	movs	r2, #127	@ 0x7f
 8009524:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009528:	e008      	b.n	800953c <UART_Start_Receive_IT+0xa4>
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	223f      	movs	r2, #63	@ 0x3f
 800952e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8009532:	e003      	b.n	800953c <UART_Start_Receive_IT+0xa4>
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	2200      	movs	r2, #0
 8009538:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2200      	movs	r2, #0
 8009540:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2222      	movs	r2, #34	@ 0x22
 8009548:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	3308      	adds	r3, #8
 8009552:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009554:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009556:	e853 3f00 	ldrex	r3, [r3]
 800955a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800955c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800955e:	f043 0301 	orr.w	r3, r3, #1
 8009562:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	3308      	adds	r3, #8
 800956c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009570:	673a      	str	r2, [r7, #112]	@ 0x70
 8009572:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009574:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009576:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009578:	e841 2300 	strex	r3, r2, [r1]
 800957c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800957e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009580:	2b00      	cmp	r3, #0
 8009582:	d1e3      	bne.n	800954c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009588:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800958c:	d14f      	bne.n	800962e <UART_Start_Receive_IT+0x196>
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009594:	88fa      	ldrh	r2, [r7, #6]
 8009596:	429a      	cmp	r2, r3
 8009598:	d349      	bcc.n	800962e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	689b      	ldr	r3, [r3, #8]
 800959e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095a2:	d107      	bne.n	80095b4 <UART_Start_Receive_IT+0x11c>
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	691b      	ldr	r3, [r3, #16]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d103      	bne.n	80095b4 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	4a47      	ldr	r2, [pc, #284]	@ (80096cc <UART_Start_Receive_IT+0x234>)
 80095b0:	675a      	str	r2, [r3, #116]	@ 0x74
 80095b2:	e002      	b.n	80095ba <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	4a46      	ldr	r2, [pc, #280]	@ (80096d0 <UART_Start_Receive_IT+0x238>)
 80095b8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	691b      	ldr	r3, [r3, #16]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d01a      	beq.n	80095f8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80095ca:	e853 3f00 	ldrex	r3, [r3]
 80095ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80095d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80095d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095d6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	461a      	mov	r2, r3
 80095e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80095e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80095e6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80095ea:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80095ec:	e841 2300 	strex	r3, r2, [r1]
 80095f0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80095f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d1e4      	bne.n	80095c2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	3308      	adds	r3, #8
 80095fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009600:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009602:	e853 3f00 	ldrex	r3, [r3]
 8009606:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800960a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800960e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	3308      	adds	r3, #8
 8009616:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009618:	64ba      	str	r2, [r7, #72]	@ 0x48
 800961a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800961c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800961e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009620:	e841 2300 	strex	r3, r2, [r1]
 8009624:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009626:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009628:	2b00      	cmp	r3, #0
 800962a:	d1e5      	bne.n	80095f8 <UART_Start_Receive_IT+0x160>
 800962c:	e046      	b.n	80096bc <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	689b      	ldr	r3, [r3, #8]
 8009632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009636:	d107      	bne.n	8009648 <UART_Start_Receive_IT+0x1b0>
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	691b      	ldr	r3, [r3, #16]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d103      	bne.n	8009648 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	4a24      	ldr	r2, [pc, #144]	@ (80096d4 <UART_Start_Receive_IT+0x23c>)
 8009644:	675a      	str	r2, [r3, #116]	@ 0x74
 8009646:	e002      	b.n	800964e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	4a23      	ldr	r2, [pc, #140]	@ (80096d8 <UART_Start_Receive_IT+0x240>)
 800964c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	691b      	ldr	r3, [r3, #16]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d019      	beq.n	800968a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800965c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800965e:	e853 3f00 	ldrex	r3, [r3]
 8009662:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009666:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800966a:	677b      	str	r3, [r7, #116]	@ 0x74
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	461a      	mov	r2, r3
 8009672:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009674:	637b      	str	r3, [r7, #52]	@ 0x34
 8009676:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009678:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800967a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800967c:	e841 2300 	strex	r3, r2, [r1]
 8009680:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009682:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009684:	2b00      	cmp	r3, #0
 8009686:	d1e6      	bne.n	8009656 <UART_Start_Receive_IT+0x1be>
 8009688:	e018      	b.n	80096bc <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	e853 3f00 	ldrex	r3, [r3]
 8009696:	613b      	str	r3, [r7, #16]
   return(result);
 8009698:	693b      	ldr	r3, [r7, #16]
 800969a:	f043 0320 	orr.w	r3, r3, #32
 800969e:	67bb      	str	r3, [r7, #120]	@ 0x78
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	461a      	mov	r2, r3
 80096a6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80096a8:	623b      	str	r3, [r7, #32]
 80096aa:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ac:	69f9      	ldr	r1, [r7, #28]
 80096ae:	6a3a      	ldr	r2, [r7, #32]
 80096b0:	e841 2300 	strex	r3, r2, [r1]
 80096b4:	61bb      	str	r3, [r7, #24]
   return(result);
 80096b6:	69bb      	ldr	r3, [r7, #24]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d1e6      	bne.n	800968a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 80096bc:	2300      	movs	r3, #0
}
 80096be:	4618      	mov	r0, r3
 80096c0:	378c      	adds	r7, #140	@ 0x8c
 80096c2:	46bd      	mov	sp, r7
 80096c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c8:	4770      	bx	lr
 80096ca:	bf00      	nop
 80096cc:	0800a23d 	.word	0x0800a23d
 80096d0:	08009ed9 	.word	0x08009ed9
 80096d4:	08009d21 	.word	0x08009d21
 80096d8:	08009b69 	.word	0x08009b69

080096dc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096dc:	b480      	push	{r7}
 80096de:	b095      	sub	sp, #84	@ 0x54
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096ec:	e853 3f00 	ldrex	r3, [r3]
 80096f0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80096f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80096f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	461a      	mov	r2, r3
 8009700:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009702:	643b      	str	r3, [r7, #64]	@ 0x40
 8009704:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009706:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009708:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800970a:	e841 2300 	strex	r3, r2, [r1]
 800970e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009712:	2b00      	cmp	r3, #0
 8009714:	d1e6      	bne.n	80096e4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	3308      	adds	r3, #8
 800971c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800971e:	6a3b      	ldr	r3, [r7, #32]
 8009720:	e853 3f00 	ldrex	r3, [r3]
 8009724:	61fb      	str	r3, [r7, #28]
   return(result);
 8009726:	69fb      	ldr	r3, [r7, #28]
 8009728:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800972c:	f023 0301 	bic.w	r3, r3, #1
 8009730:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	3308      	adds	r3, #8
 8009738:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800973a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800973c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800973e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009740:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009742:	e841 2300 	strex	r3, r2, [r1]
 8009746:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800974a:	2b00      	cmp	r3, #0
 800974c:	d1e3      	bne.n	8009716 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009752:	2b01      	cmp	r3, #1
 8009754:	d118      	bne.n	8009788 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	e853 3f00 	ldrex	r3, [r3]
 8009762:	60bb      	str	r3, [r7, #8]
   return(result);
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	f023 0310 	bic.w	r3, r3, #16
 800976a:	647b      	str	r3, [r7, #68]	@ 0x44
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	461a      	mov	r2, r3
 8009772:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009774:	61bb      	str	r3, [r7, #24]
 8009776:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009778:	6979      	ldr	r1, [r7, #20]
 800977a:	69ba      	ldr	r2, [r7, #24]
 800977c:	e841 2300 	strex	r3, r2, [r1]
 8009780:	613b      	str	r3, [r7, #16]
   return(result);
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d1e6      	bne.n	8009756 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2220      	movs	r2, #32
 800978c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2200      	movs	r2, #0
 8009794:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2200      	movs	r2, #0
 800979a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800979c:	bf00      	nop
 800979e:	3754      	adds	r7, #84	@ 0x54
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr

080097a8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b084      	sub	sp, #16
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	2200      	movs	r2, #0
 80097ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80097be:	68f8      	ldr	r0, [r7, #12]
 80097c0:	f7ff f99e 	bl	8008b00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097c4:	bf00      	nop
 80097c6:	3710      	adds	r7, #16
 80097c8:	46bd      	mov	sp, r7
 80097ca:	bd80      	pop	{r7, pc}

080097cc <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80097cc:	b480      	push	{r7}
 80097ce:	b08f      	sub	sp, #60	@ 0x3c
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097da:	2b21      	cmp	r3, #33	@ 0x21
 80097dc:	d14c      	bne.n	8009878 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80097e4:	b29b      	uxth	r3, r3
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d132      	bne.n	8009850 <UART_TxISR_8BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f0:	6a3b      	ldr	r3, [r7, #32]
 80097f2:	e853 3f00 	ldrex	r3, [r3]
 80097f6:	61fb      	str	r3, [r7, #28]
   return(result);
 80097f8:	69fb      	ldr	r3, [r7, #28]
 80097fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80097fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	461a      	mov	r2, r3
 8009806:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009808:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800980a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800980c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800980e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009810:	e841 2300 	strex	r3, r2, [r1]
 8009814:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009818:	2b00      	cmp	r3, #0
 800981a:	d1e6      	bne.n	80097ea <UART_TxISR_8BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	e853 3f00 	ldrex	r3, [r3]
 8009828:	60bb      	str	r3, [r7, #8]
   return(result);
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009830:	633b      	str	r3, [r7, #48]	@ 0x30
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	461a      	mov	r2, r3
 8009838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800983a:	61bb      	str	r3, [r7, #24]
 800983c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800983e:	6979      	ldr	r1, [r7, #20]
 8009840:	69ba      	ldr	r2, [r7, #24]
 8009842:	e841 2300 	strex	r3, r2, [r1]
 8009846:	613b      	str	r3, [r7, #16]
   return(result);
 8009848:	693b      	ldr	r3, [r7, #16]
 800984a:	2b00      	cmp	r3, #0
 800984c:	d1e6      	bne.n	800981c <UART_TxISR_8BIT+0x50>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800984e:	e013      	b.n	8009878 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009854:	781a      	ldrb	r2, [r3, #0]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009860:	1c5a      	adds	r2, r3, #1
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800986c:	b29b      	uxth	r3, r3
 800986e:	3b01      	subs	r3, #1
 8009870:	b29a      	uxth	r2, r3
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 8009878:	bf00      	nop
 800987a:	373c      	adds	r7, #60	@ 0x3c
 800987c:	46bd      	mov	sp, r7
 800987e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009882:	4770      	bx	lr

08009884 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009884:	b480      	push	{r7}
 8009886:	b091      	sub	sp, #68	@ 0x44
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009892:	2b21      	cmp	r3, #33	@ 0x21
 8009894:	d151      	bne.n	800993a <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800989c:	b29b      	uxth	r3, r3
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d132      	bne.n	8009908 <UART_TxISR_16BIT+0x84>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098aa:	e853 3f00 	ldrex	r3, [r3]
 80098ae:	623b      	str	r3, [r7, #32]
   return(result);
 80098b0:	6a3b      	ldr	r3, [r7, #32]
 80098b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	461a      	mov	r2, r3
 80098be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80098c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098c8:	e841 2300 	strex	r3, r2, [r1]
 80098cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d1e6      	bne.n	80098a2 <UART_TxISR_16BIT+0x1e>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	e853 3f00 	ldrex	r3, [r3]
 80098e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	461a      	mov	r2, r3
 80098f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098f2:	61fb      	str	r3, [r7, #28]
 80098f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098f6:	69b9      	ldr	r1, [r7, #24]
 80098f8:	69fa      	ldr	r2, [r7, #28]
 80098fa:	e841 2300 	strex	r3, r2, [r1]
 80098fe:	617b      	str	r3, [r7, #20]
   return(result);
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	2b00      	cmp	r3, #0
 8009904:	d1e6      	bne.n	80098d4 <UART_TxISR_16BIT+0x50>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8009906:	e018      	b.n	800993a <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800990c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800990e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009910:	881b      	ldrh	r3, [r3, #0]
 8009912:	461a      	mov	r2, r3
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800991c:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009922:	1c9a      	adds	r2, r3, #2
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800992e:	b29b      	uxth	r3, r3
 8009930:	3b01      	subs	r3, #1
 8009932:	b29a      	uxth	r2, r3
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
}
 800993a:	bf00      	nop
 800993c:	3744      	adds	r7, #68	@ 0x44
 800993e:	46bd      	mov	sp, r7
 8009940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009944:	4770      	bx	lr

08009946 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009946:	b480      	push	{r7}
 8009948:	b091      	sub	sp, #68	@ 0x44
 800994a:	af00      	add	r7, sp, #0
 800994c:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009954:	2b21      	cmp	r3, #33	@ 0x21
 8009956:	d160      	bne.n	8009a1a <UART_TxISR_8BIT_FIFOEN+0xd4>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800995e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009960:	e057      	b.n	8009a12 <UART_TxISR_8BIT_FIFOEN+0xcc>
    {
      if (huart->TxXferCount == 0U)
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009968:	b29b      	uxth	r3, r3
 800996a:	2b00      	cmp	r3, #0
 800996c:	d133      	bne.n	80099d6 <UART_TxISR_8BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	3308      	adds	r3, #8
 8009974:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009978:	e853 3f00 	ldrex	r3, [r3]
 800997c:	623b      	str	r3, [r7, #32]
   return(result);
 800997e:	6a3b      	ldr	r3, [r7, #32]
 8009980:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009984:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	3308      	adds	r3, #8
 800998c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800998e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009990:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009992:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009994:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009996:	e841 2300 	strex	r3, r2, [r1]
 800999a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800999c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d1e5      	bne.n	800996e <UART_TxISR_8BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099a8:	693b      	ldr	r3, [r7, #16]
 80099aa:	e853 3f00 	ldrex	r3, [r3]
 80099ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80099b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	461a      	mov	r2, r3
 80099be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099c0:	61fb      	str	r3, [r7, #28]
 80099c2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099c4:	69b9      	ldr	r1, [r7, #24]
 80099c6:	69fa      	ldr	r2, [r7, #28]
 80099c8:	e841 2300 	strex	r3, r2, [r1]
 80099cc:	617b      	str	r3, [r7, #20]
   return(result);
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d1e6      	bne.n	80099a2 <UART_TxISR_8BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 80099d4:	e021      	b.n	8009a1a <UART_TxISR_8BIT_FIFOEN+0xd4>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	69db      	ldr	r3, [r3, #28]
 80099dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d013      	beq.n	8009a0c <UART_TxISR_8BIT_FIFOEN+0xc6>
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099e8:	781a      	ldrb	r2, [r3, #0]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80099f4:	1c5a      	adds	r2, r3, #1
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	3b01      	subs	r3, #1
 8009a04:	b29a      	uxth	r2, r3
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009a0c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009a0e:	3b01      	subs	r3, #1
 8009a10:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009a12:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d1a4      	bne.n	8009962 <UART_TxISR_8BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8009a18:	e7ff      	b.n	8009a1a <UART_TxISR_8BIT_FIFOEN+0xd4>
 8009a1a:	bf00      	nop
 8009a1c:	3744      	adds	r7, #68	@ 0x44
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a24:	4770      	bx	lr

08009a26 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009a26:	b480      	push	{r7}
 8009a28:	b091      	sub	sp, #68	@ 0x44
 8009a2a:	af00      	add	r7, sp, #0
 8009a2c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009a34:	2b21      	cmp	r3, #33	@ 0x21
 8009a36:	d165      	bne.n	8009b04 <UART_TxISR_16BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8009a3e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009a40:	e05c      	b.n	8009afc <UART_TxISR_16BIT_FIFOEN+0xd6>
    {
      if (huart->TxXferCount == 0U)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009a48:	b29b      	uxth	r3, r3
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d133      	bne.n	8009ab6 <UART_TxISR_16BIT_FIFOEN+0x90>
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	3308      	adds	r3, #8
 8009a54:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a56:	6a3b      	ldr	r3, [r7, #32]
 8009a58:	e853 3f00 	ldrex	r3, [r3]
 8009a5c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a5e:	69fb      	ldr	r3, [r7, #28]
 8009a60:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8009a64:	637b      	str	r3, [r7, #52]	@ 0x34
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	3308      	adds	r3, #8
 8009a6c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009a6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a70:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a72:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009a74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a76:	e841 2300 	strex	r3, r2, [r1]
 8009a7a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009a7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d1e5      	bne.n	8009a4e <UART_TxISR_16BIT_FIFOEN+0x28>

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	e853 3f00 	ldrex	r3, [r3]
 8009a8e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a90:	68bb      	ldr	r3, [r7, #8]
 8009a92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a96:	633b      	str	r3, [r7, #48]	@ 0x30
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	461a      	mov	r2, r3
 8009a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aa0:	61bb      	str	r3, [r7, #24]
 8009aa2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009aa4:	6979      	ldr	r1, [r7, #20]
 8009aa6:	69ba      	ldr	r2, [r7, #24]
 8009aa8:	e841 2300 	strex	r3, r2, [r1]
 8009aac:	613b      	str	r3, [r7, #16]
   return(result);
 8009aae:	693b      	ldr	r3, [r7, #16]
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d1e6      	bne.n	8009a82 <UART_TxISR_16BIT_FIFOEN+0x5c>

        break; /* force exit loop */
 8009ab4:	e026      	b.n	8009b04 <UART_TxISR_16BIT_FIFOEN+0xde>
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	69db      	ldr	r3, [r3, #28]
 8009abc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d018      	beq.n	8009af6 <UART_TxISR_16BIT_FIFOEN+0xd0>
      {
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ac8:	63bb      	str	r3, [r7, #56]	@ 0x38
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009aca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009acc:	881b      	ldrh	r3, [r3, #0]
 8009ace:	461a      	mov	r2, r3
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ad8:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ade:	1c9a      	adds	r2, r3, #2
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009aea:	b29b      	uxth	r3, r3
 8009aec:	3b01      	subs	r3, #1
 8009aee:	b29a      	uxth	r2, r3
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8009af6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009af8:	3b01      	subs	r3, #1
 8009afa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8009afc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d19f      	bne.n	8009a42 <UART_TxISR_16BIT_FIFOEN+0x1c>
      {
        /* Nothing to do */
      }
    }
  }
}
 8009b02:	e7ff      	b.n	8009b04 <UART_TxISR_16BIT_FIFOEN+0xde>
 8009b04:	bf00      	nop
 8009b06:	3744      	adds	r7, #68	@ 0x44
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b088      	sub	sp, #32
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	e853 3f00 	ldrex	r3, [r3]
 8009b24:	60bb      	str	r3, [r7, #8]
   return(result);
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009b2c:	61fb      	str	r3, [r7, #28]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	461a      	mov	r2, r3
 8009b34:	69fb      	ldr	r3, [r7, #28]
 8009b36:	61bb      	str	r3, [r7, #24]
 8009b38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b3a:	6979      	ldr	r1, [r7, #20]
 8009b3c:	69ba      	ldr	r2, [r7, #24]
 8009b3e:	e841 2300 	strex	r3, r2, [r1]
 8009b42:	613b      	str	r3, [r7, #16]
   return(result);
 8009b44:	693b      	ldr	r3, [r7, #16]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d1e6      	bne.n	8009b18 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2220      	movs	r2, #32
 8009b4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2200      	movs	r2, #0
 8009b56:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f7fe ffc7 	bl	8008aec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009b5e:	bf00      	nop
 8009b60:	3720      	adds	r7, #32
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}
	...

08009b68 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b09c      	sub	sp, #112	@ 0x70
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009b76:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009b80:	2b22      	cmp	r3, #34	@ 0x22
 8009b82:	f040 80be 	bne.w	8009d02 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b8c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009b90:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009b94:	b2d9      	uxtb	r1, r3
 8009b96:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009b9a:	b2da      	uxtb	r2, r3
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009ba0:	400a      	ands	r2, r1
 8009ba2:	b2d2      	uxtb	r2, r2
 8009ba4:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009baa:	1c5a      	adds	r2, r3, #1
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009bb6:	b29b      	uxth	r3, r3
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	b29a      	uxth	r2, r3
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009bc8:	b29b      	uxth	r3, r3
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	f040 80a1 	bne.w	8009d12 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bd6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009bd8:	e853 3f00 	ldrex	r3, [r3]
 8009bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009bde:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009be0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009be4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	461a      	mov	r2, r3
 8009bec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009bee:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009bf0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bf2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009bf4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009bf6:	e841 2300 	strex	r3, r2, [r1]
 8009bfa:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009bfc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d1e6      	bne.n	8009bd0 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	3308      	adds	r3, #8
 8009c08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c0c:	e853 3f00 	ldrex	r3, [r3]
 8009c10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009c12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c14:	f023 0301 	bic.w	r3, r3, #1
 8009c18:	667b      	str	r3, [r7, #100]	@ 0x64
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	3308      	adds	r3, #8
 8009c20:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009c22:	647a      	str	r2, [r7, #68]	@ 0x44
 8009c24:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009c28:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009c2a:	e841 2300 	strex	r3, r2, [r1]
 8009c2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009c30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d1e5      	bne.n	8009c02 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	2220      	movs	r2, #32
 8009c3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	2200      	movs	r2, #0
 8009c42:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	2200      	movs	r2, #0
 8009c48:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a33      	ldr	r2, [pc, #204]	@ (8009d1c <UART_RxISR_8BIT+0x1b4>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d01f      	beq.n	8009c94 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	685b      	ldr	r3, [r3, #4]
 8009c5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d018      	beq.n	8009c94 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c6a:	e853 3f00 	ldrex	r3, [r3]
 8009c6e:	623b      	str	r3, [r7, #32]
   return(result);
 8009c70:	6a3b      	ldr	r3, [r7, #32]
 8009c72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c76:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	461a      	mov	r2, r3
 8009c7e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c80:	633b      	str	r3, [r7, #48]	@ 0x30
 8009c82:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009c86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c88:	e841 2300 	strex	r3, r2, [r1]
 8009c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d1e6      	bne.n	8009c62 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009c98:	2b01      	cmp	r3, #1
 8009c9a:	d12e      	bne.n	8009cfa <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	e853 3f00 	ldrex	r3, [r3]
 8009cae:	60fb      	str	r3, [r7, #12]
   return(result);
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	f023 0310 	bic.w	r3, r3, #16
 8009cb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009cc0:	61fb      	str	r3, [r7, #28]
 8009cc2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc4:	69b9      	ldr	r1, [r7, #24]
 8009cc6:	69fa      	ldr	r2, [r7, #28]
 8009cc8:	e841 2300 	strex	r3, r2, [r1]
 8009ccc:	617b      	str	r3, [r7, #20]
   return(result);
 8009cce:	697b      	ldr	r3, [r7, #20]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d1e6      	bne.n	8009ca2 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	69db      	ldr	r3, [r3, #28]
 8009cda:	f003 0310 	and.w	r3, r3, #16
 8009cde:	2b10      	cmp	r3, #16
 8009ce0:	d103      	bne.n	8009cea <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	2210      	movs	r2, #16
 8009ce8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009cf0:	4619      	mov	r1, r3
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f7fe ff0e 	bl	8008b14 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009cf8:	e00b      	b.n	8009d12 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009cfa:	6878      	ldr	r0, [r7, #4]
 8009cfc:	f7f8 fb06 	bl	800230c <HAL_UART_RxCpltCallback>
}
 8009d00:	e007      	b.n	8009d12 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	699a      	ldr	r2, [r3, #24]
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	f042 0208 	orr.w	r2, r2, #8
 8009d10:	619a      	str	r2, [r3, #24]
}
 8009d12:	bf00      	nop
 8009d14:	3770      	adds	r7, #112	@ 0x70
 8009d16:	46bd      	mov	sp, r7
 8009d18:	bd80      	pop	{r7, pc}
 8009d1a:	bf00      	nop
 8009d1c:	40008000 	.word	0x40008000

08009d20 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009d20:	b580      	push	{r7, lr}
 8009d22:	b09c      	sub	sp, #112	@ 0x70
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009d2e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009d38:	2b22      	cmp	r3, #34	@ 0x22
 8009d3a:	f040 80be 	bne.w	8009eba <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d44:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d4c:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009d4e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009d52:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009d56:	4013      	ands	r3, r2
 8009d58:	b29a      	uxth	r2, r3
 8009d5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009d5c:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009d62:	1c9a      	adds	r2, r3, #2
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d6e:	b29b      	uxth	r3, r3
 8009d70:	3b01      	subs	r3, #1
 8009d72:	b29a      	uxth	r2, r3
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009d80:	b29b      	uxth	r3, r3
 8009d82:	2b00      	cmp	r3, #0
 8009d84:	f040 80a1 	bne.w	8009eca <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009d90:	e853 3f00 	ldrex	r3, [r3]
 8009d94:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009d96:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009d98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d9c:	667b      	str	r3, [r7, #100]	@ 0x64
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	461a      	mov	r2, r3
 8009da4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009da6:	657b      	str	r3, [r7, #84]	@ 0x54
 8009da8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009daa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009dac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009dae:	e841 2300 	strex	r3, r2, [r1]
 8009db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009db4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d1e6      	bne.n	8009d88 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	3308      	adds	r3, #8
 8009dc0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dc4:	e853 3f00 	ldrex	r3, [r3]
 8009dc8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009dca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009dcc:	f023 0301 	bic.w	r3, r3, #1
 8009dd0:	663b      	str	r3, [r7, #96]	@ 0x60
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	3308      	adds	r3, #8
 8009dd8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009dda:	643a      	str	r2, [r7, #64]	@ 0x40
 8009ddc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dde:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009de0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009de2:	e841 2300 	strex	r3, r2, [r1]
 8009de6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d1e5      	bne.n	8009dba <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	2220      	movs	r2, #32
 8009df2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2200      	movs	r2, #0
 8009dfa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	4a33      	ldr	r2, [pc, #204]	@ (8009ed4 <UART_RxISR_16BIT+0x1b4>)
 8009e08:	4293      	cmp	r3, r2
 8009e0a:	d01f      	beq.n	8009e4c <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	685b      	ldr	r3, [r3, #4]
 8009e12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d018      	beq.n	8009e4c <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e20:	6a3b      	ldr	r3, [r7, #32]
 8009e22:	e853 3f00 	ldrex	r3, [r3]
 8009e26:	61fb      	str	r3, [r7, #28]
   return(result);
 8009e28:	69fb      	ldr	r3, [r7, #28]
 8009e2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009e2e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	461a      	mov	r2, r3
 8009e36:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e3a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e40:	e841 2300 	strex	r3, r2, [r1]
 8009e44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d1e6      	bne.n	8009e1a <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e50:	2b01      	cmp	r3, #1
 8009e52:	d12e      	bne.n	8009eb2 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2200      	movs	r2, #0
 8009e58:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	e853 3f00 	ldrex	r3, [r3]
 8009e66:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	f023 0310 	bic.w	r3, r3, #16
 8009e6e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	461a      	mov	r2, r3
 8009e76:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009e78:	61bb      	str	r3, [r7, #24]
 8009e7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e7c:	6979      	ldr	r1, [r7, #20]
 8009e7e:	69ba      	ldr	r2, [r7, #24]
 8009e80:	e841 2300 	strex	r3, r2, [r1]
 8009e84:	613b      	str	r3, [r7, #16]
   return(result);
 8009e86:	693b      	ldr	r3, [r7, #16]
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d1e6      	bne.n	8009e5a <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	69db      	ldr	r3, [r3, #28]
 8009e92:	f003 0310 	and.w	r3, r3, #16
 8009e96:	2b10      	cmp	r3, #16
 8009e98:	d103      	bne.n	8009ea2 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	2210      	movs	r2, #16
 8009ea0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f7fe fe32 	bl	8008b14 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009eb0:	e00b      	b.n	8009eca <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f7f8 fa2a 	bl	800230c <HAL_UART_RxCpltCallback>
}
 8009eb8:	e007      	b.n	8009eca <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	699a      	ldr	r2, [r3, #24]
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f042 0208 	orr.w	r2, r2, #8
 8009ec8:	619a      	str	r2, [r3, #24]
}
 8009eca:	bf00      	nop
 8009ecc:	3770      	adds	r7, #112	@ 0x70
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}
 8009ed2:	bf00      	nop
 8009ed4:	40008000 	.word	0x40008000

08009ed8 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b0ac      	sub	sp, #176	@ 0xb0
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009ee6:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	69db      	ldr	r3, [r3, #28]
 8009ef0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009ef4:	687b      	ldr	r3, [r7, #4]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	689b      	ldr	r3, [r3, #8]
 8009f04:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009f0e:	2b22      	cmp	r3, #34	@ 0x22
 8009f10:	f040 8183 	bne.w	800a21a <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009f1a:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009f1e:	e126      	b.n	800a16e <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f26:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009f2a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009f2e:	b2d9      	uxtb	r1, r3
 8009f30:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009f34:	b2da      	uxtb	r2, r3
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f3a:	400a      	ands	r2, r1
 8009f3c:	b2d2      	uxtb	r2, r2
 8009f3e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f44:	1c5a      	adds	r2, r3, #1
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f50:	b29b      	uxth	r3, r3
 8009f52:	3b01      	subs	r3, #1
 8009f54:	b29a      	uxth	r2, r3
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	69db      	ldr	r3, [r3, #28]
 8009f62:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009f66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f6a:	f003 0307 	and.w	r3, r3, #7
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d053      	beq.n	800a01a <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009f72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009f76:	f003 0301 	and.w	r3, r3, #1
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d011      	beq.n	8009fa2 <UART_RxISR_8BIT_FIFOEN+0xca>
 8009f7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8009f82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d00b      	beq.n	8009fa2 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	2201      	movs	r2, #1
 8009f90:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009f98:	f043 0201 	orr.w	r2, r3, #1
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fa2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fa6:	f003 0302 	and.w	r3, r3, #2
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d011      	beq.n	8009fd2 <UART_RxISR_8BIT_FIFOEN+0xfa>
 8009fae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009fb2:	f003 0301 	and.w	r3, r3, #1
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d00b      	beq.n	8009fd2 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	2202      	movs	r2, #2
 8009fc0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009fc8:	f043 0204 	orr.w	r2, r3, #4
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009fd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009fd6:	f003 0304 	and.w	r3, r3, #4
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d011      	beq.n	800a002 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009fde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009fe2:	f003 0301 	and.w	r3, r3, #1
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d00b      	beq.n	800a002 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	2204      	movs	r2, #4
 8009ff0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ff8:	f043 0202 	orr.w	r2, r3, #2
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d006      	beq.n	800a01a <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a00c:	6878      	ldr	r0, [r7, #4]
 800a00e:	f7fe fd77 	bl	8008b00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2200      	movs	r2, #0
 800a016:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a020:	b29b      	uxth	r3, r3
 800a022:	2b00      	cmp	r3, #0
 800a024:	f040 80a3 	bne.w	800a16e <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a02e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a030:	e853 3f00 	ldrex	r3, [r3]
 800a034:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800a036:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a038:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a03c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	461a      	mov	r2, r3
 800a046:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800a04a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800a04c:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a04e:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800a050:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800a052:	e841 2300 	strex	r3, r2, [r1]
 800a056:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800a058:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d1e4      	bne.n	800a028 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	3308      	adds	r3, #8
 800a064:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a066:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a068:	e853 3f00 	ldrex	r3, [r3]
 800a06c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800a06e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a070:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a074:	f023 0301 	bic.w	r3, r3, #1
 800a078:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	3308      	adds	r3, #8
 800a082:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a086:	66ba      	str	r2, [r7, #104]	@ 0x68
 800a088:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a08a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800a08c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a08e:	e841 2300 	strex	r3, r2, [r1]
 800a092:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800a094:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a096:	2b00      	cmp	r3, #0
 800a098:	d1e1      	bne.n	800a05e <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2220      	movs	r2, #32
 800a09e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a60      	ldr	r2, [pc, #384]	@ (800a234 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d021      	beq.n	800a0fc <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	685b      	ldr	r3, [r3, #4]
 800a0be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d01a      	beq.n	800a0fc <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0ce:	e853 3f00 	ldrex	r3, [r3]
 800a0d2:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a0d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a0d6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a0da:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	461a      	mov	r2, r3
 800a0e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a0e8:	657b      	str	r3, [r7, #84]	@ 0x54
 800a0ea:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ec:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a0ee:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a0f0:	e841 2300 	strex	r3, r2, [r1]
 800a0f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800a0f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d1e4      	bne.n	800a0c6 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a100:	2b01      	cmp	r3, #1
 800a102:	d130      	bne.n	800a166 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2200      	movs	r2, #0
 800a108:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a112:	e853 3f00 	ldrex	r3, [r3]
 800a116:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a118:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a11a:	f023 0310 	bic.w	r3, r3, #16
 800a11e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	461a      	mov	r2, r3
 800a128:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a12c:	643b      	str	r3, [r7, #64]	@ 0x40
 800a12e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a130:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a132:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a134:	e841 2300 	strex	r3, r2, [r1]
 800a138:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a13a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d1e4      	bne.n	800a10a <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	69db      	ldr	r3, [r3, #28]
 800a146:	f003 0310 	and.w	r3, r3, #16
 800a14a:	2b10      	cmp	r3, #16
 800a14c:	d103      	bne.n	800a156 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	2210      	movs	r2, #16
 800a154:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a15c:	4619      	mov	r1, r3
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f7fe fcd8 	bl	8008b14 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a164:	e00e      	b.n	800a184 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f7f8 f8d0 	bl	800230c <HAL_UART_RxCpltCallback>
        break;
 800a16c:	e00a      	b.n	800a184 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a16e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800a172:	2b00      	cmp	r3, #0
 800a174:	d006      	beq.n	800a184 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800a176:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a17a:	f003 0320 	and.w	r3, r3, #32
 800a17e:	2b00      	cmp	r3, #0
 800a180:	f47f aece 	bne.w	8009f20 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a18a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a18e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800a192:	2b00      	cmp	r3, #0
 800a194:	d049      	beq.n	800a22a <UART_RxISR_8BIT_FIFOEN+0x352>
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a19c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800a1a0:	429a      	cmp	r2, r3
 800a1a2:	d242      	bcs.n	800a22a <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	3308      	adds	r3, #8
 800a1aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ac:	6a3b      	ldr	r3, [r7, #32]
 800a1ae:	e853 3f00 	ldrex	r3, [r3]
 800a1b2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a1b4:	69fb      	ldr	r3, [r7, #28]
 800a1b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a1ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	3308      	adds	r3, #8
 800a1c4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800a1c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a1ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a1ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a1d0:	e841 2300 	strex	r3, r2, [r1]
 800a1d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a1d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d1e3      	bne.n	800a1a4 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	4a16      	ldr	r2, [pc, #88]	@ (800a238 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800a1e0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	e853 3f00 	ldrex	r3, [r3]
 800a1ee:	60bb      	str	r3, [r7, #8]
   return(result);
 800a1f0:	68bb      	ldr	r3, [r7, #8]
 800a1f2:	f043 0320 	orr.w	r3, r3, #32
 800a1f6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	461a      	mov	r2, r3
 800a200:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800a204:	61bb      	str	r3, [r7, #24]
 800a206:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a208:	6979      	ldr	r1, [r7, #20]
 800a20a:	69ba      	ldr	r2, [r7, #24]
 800a20c:	e841 2300 	strex	r3, r2, [r1]
 800a210:	613b      	str	r3, [r7, #16]
   return(result);
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d1e4      	bne.n	800a1e2 <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a218:	e007      	b.n	800a22a <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	699a      	ldr	r2, [r3, #24]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	f042 0208 	orr.w	r2, r2, #8
 800a228:	619a      	str	r2, [r3, #24]
}
 800a22a:	bf00      	nop
 800a22c:	37b0      	adds	r7, #176	@ 0xb0
 800a22e:	46bd      	mov	sp, r7
 800a230:	bd80      	pop	{r7, pc}
 800a232:	bf00      	nop
 800a234:	40008000 	.word	0x40008000
 800a238:	08009b69 	.word	0x08009b69

0800a23c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b0ae      	sub	sp, #184	@ 0xb8
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800a24a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	69db      	ldr	r3, [r3, #28]
 800a254:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	689b      	ldr	r3, [r3, #8]
 800a268:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a272:	2b22      	cmp	r3, #34	@ 0x22
 800a274:	f040 8187 	bne.w	800a586 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a27e:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a282:	e12a      	b.n	800a4da <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a28a:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a292:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800a296:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800a29a:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800a29e:	4013      	ands	r3, r2
 800a2a0:	b29a      	uxth	r2, r3
 800a2a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800a2a6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a2ac:	1c9a      	adds	r2, r3, #2
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a2b8:	b29b      	uxth	r3, r3
 800a2ba:	3b01      	subs	r3, #1
 800a2bc:	b29a      	uxth	r2, r3
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	69db      	ldr	r3, [r3, #28]
 800a2ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800a2ce:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a2d2:	f003 0307 	and.w	r3, r3, #7
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d053      	beq.n	800a382 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a2da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a2de:	f003 0301 	and.w	r3, r3, #1
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d011      	beq.n	800a30a <UART_RxISR_16BIT_FIFOEN+0xce>
 800a2e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800a2ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d00b      	beq.n	800a30a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	2201      	movs	r2, #1
 800a2f8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a300:	f043 0201 	orr.w	r2, r3, #1
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a30a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a30e:	f003 0302 	and.w	r3, r3, #2
 800a312:	2b00      	cmp	r3, #0
 800a314:	d011      	beq.n	800a33a <UART_RxISR_16BIT_FIFOEN+0xfe>
 800a316:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a31a:	f003 0301 	and.w	r3, r3, #1
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d00b      	beq.n	800a33a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	2202      	movs	r2, #2
 800a328:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a330:	f043 0204 	orr.w	r2, r3, #4
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a33a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a33e:	f003 0304 	and.w	r3, r3, #4
 800a342:	2b00      	cmp	r3, #0
 800a344:	d011      	beq.n	800a36a <UART_RxISR_16BIT_FIFOEN+0x12e>
 800a346:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800a34a:	f003 0301 	and.w	r3, r3, #1
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d00b      	beq.n	800a36a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	2204      	movs	r2, #4
 800a358:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a360:	f043 0202 	orr.w	r2, r3, #2
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a370:	2b00      	cmp	r3, #0
 800a372:	d006      	beq.n	800a382 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f7fe fbc3 	bl	8008b00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2200      	movs	r2, #0
 800a37e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a388:	b29b      	uxth	r3, r3
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	f040 80a5 	bne.w	800a4da <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a396:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a398:	e853 3f00 	ldrex	r3, [r3]
 800a39c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a39e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a3a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a3a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	461a      	mov	r2, r3
 800a3ae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800a3b2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a3b6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a3ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a3be:	e841 2300 	strex	r3, r2, [r1]
 800a3c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a3c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d1e2      	bne.n	800a390 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	3308      	adds	r3, #8
 800a3d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a3d4:	e853 3f00 	ldrex	r3, [r3]
 800a3d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a3da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a3dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3e0:	f023 0301 	bic.w	r3, r3, #1
 800a3e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	3308      	adds	r3, #8
 800a3ee:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800a3f2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a3f4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3f6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a3f8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a3fa:	e841 2300 	strex	r3, r2, [r1]
 800a3fe:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a400:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a402:	2b00      	cmp	r3, #0
 800a404:	d1e1      	bne.n	800a3ca <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	2220      	movs	r2, #32
 800a40a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2200      	movs	r2, #0
 800a412:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2200      	movs	r2, #0
 800a418:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	4a60      	ldr	r2, [pc, #384]	@ (800a5a0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800a420:	4293      	cmp	r3, r2
 800a422:	d021      	beq.n	800a468 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	685b      	ldr	r3, [r3, #4]
 800a42a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d01a      	beq.n	800a468 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a438:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a43a:	e853 3f00 	ldrex	r3, [r3]
 800a43e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a440:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a442:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a446:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	461a      	mov	r2, r3
 800a450:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800a454:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a456:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a458:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a45a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a45c:	e841 2300 	strex	r3, r2, [r1]
 800a460:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a462:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a464:	2b00      	cmp	r3, #0
 800a466:	d1e4      	bne.n	800a432 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a46c:	2b01      	cmp	r3, #1
 800a46e:	d130      	bne.n	800a4d2 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2200      	movs	r2, #0
 800a474:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a47c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a47e:	e853 3f00 	ldrex	r3, [r3]
 800a482:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a484:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a486:	f023 0310 	bic.w	r3, r3, #16
 800a48a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	461a      	mov	r2, r3
 800a494:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a498:	647b      	str	r3, [r7, #68]	@ 0x44
 800a49a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a49c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a49e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4a0:	e841 2300 	strex	r3, r2, [r1]
 800a4a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a4a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d1e4      	bne.n	800a476 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	69db      	ldr	r3, [r3, #28]
 800a4b2:	f003 0310 	and.w	r3, r3, #16
 800a4b6:	2b10      	cmp	r3, #16
 800a4b8:	d103      	bne.n	800a4c2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	2210      	movs	r2, #16
 800a4c0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a4c8:	4619      	mov	r1, r3
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f7fe fb22 	bl	8008b14 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800a4d0:	e00e      	b.n	800a4f0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f7f7 ff1a 	bl	800230c <HAL_UART_RxCpltCallback>
        break;
 800a4d8:	e00a      	b.n	800a4f0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800a4da:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d006      	beq.n	800a4f0 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800a4e2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800a4e6:	f003 0320 	and.w	r3, r3, #32
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	f47f aeca 	bne.w	800a284 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800a4f6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800a4fa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d049      	beq.n	800a596 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800a508:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800a50c:	429a      	cmp	r2, r3
 800a50e:	d242      	bcs.n	800a596 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	3308      	adds	r3, #8
 800a516:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a51a:	e853 3f00 	ldrex	r3, [r3]
 800a51e:	623b      	str	r3, [r7, #32]
   return(result);
 800a520:	6a3b      	ldr	r3, [r7, #32]
 800a522:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a526:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	3308      	adds	r3, #8
 800a530:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800a534:	633a      	str	r2, [r7, #48]	@ 0x30
 800a536:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a538:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a53a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a53c:	e841 2300 	strex	r3, r2, [r1]
 800a540:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a544:	2b00      	cmp	r3, #0
 800a546:	d1e3      	bne.n	800a510 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	4a16      	ldr	r2, [pc, #88]	@ (800a5a4 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800a54c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	e853 3f00 	ldrex	r3, [r3]
 800a55a:	60fb      	str	r3, [r7, #12]
   return(result);
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	f043 0320 	orr.w	r3, r3, #32
 800a562:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	461a      	mov	r2, r3
 800a56c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a570:	61fb      	str	r3, [r7, #28]
 800a572:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a574:	69b9      	ldr	r1, [r7, #24]
 800a576:	69fa      	ldr	r2, [r7, #28]
 800a578:	e841 2300 	strex	r3, r2, [r1]
 800a57c:	617b      	str	r3, [r7, #20]
   return(result);
 800a57e:	697b      	ldr	r3, [r7, #20]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d1e4      	bne.n	800a54e <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a584:	e007      	b.n	800a596 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	699a      	ldr	r2, [r3, #24]
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	f042 0208 	orr.w	r2, r2, #8
 800a594:	619a      	str	r2, [r3, #24]
}
 800a596:	bf00      	nop
 800a598:	37b8      	adds	r7, #184	@ 0xb8
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	40008000 	.word	0x40008000
 800a5a4:	08009d21 	.word	0x08009d21

0800a5a8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b083      	sub	sp, #12
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a5b0:	bf00      	nop
 800a5b2:	370c      	adds	r7, #12
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr

0800a5bc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a5c4:	bf00      	nop
 800a5c6:	370c      	adds	r7, #12
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr

0800a5d0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b083      	sub	sp, #12
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a5d8:	bf00      	nop
 800a5da:	370c      	adds	r7, #12
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e2:	4770      	bx	lr

0800a5e4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b085      	sub	sp, #20
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a5f2:	2b01      	cmp	r3, #1
 800a5f4:	d101      	bne.n	800a5fa <HAL_UARTEx_DisableFifoMode+0x16>
 800a5f6:	2302      	movs	r3, #2
 800a5f8:	e027      	b.n	800a64a <HAL_UARTEx_DisableFifoMode+0x66>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	2201      	movs	r2, #1
 800a5fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	2224      	movs	r2, #36	@ 0x24
 800a606:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	681a      	ldr	r2, [r3, #0]
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f022 0201 	bic.w	r2, r2, #1
 800a620:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a628:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	2200      	movs	r2, #0
 800a62e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	68fa      	ldr	r2, [r7, #12]
 800a636:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2220      	movs	r2, #32
 800a63c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	2200      	movs	r2, #0
 800a644:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a648:	2300      	movs	r3, #0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	3714      	adds	r7, #20
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr

0800a656 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a656:	b580      	push	{r7, lr}
 800a658:	b084      	sub	sp, #16
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
 800a65e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a666:	2b01      	cmp	r3, #1
 800a668:	d101      	bne.n	800a66e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a66a:	2302      	movs	r3, #2
 800a66c:	e02d      	b.n	800a6ca <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2201      	movs	r2, #1
 800a672:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2224      	movs	r2, #36	@ 0x24
 800a67a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	681a      	ldr	r2, [r3, #0]
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f022 0201 	bic.w	r2, r2, #1
 800a694:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	689b      	ldr	r3, [r3, #8]
 800a69c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	683a      	ldr	r2, [r7, #0]
 800a6a6:	430a      	orrs	r2, r1
 800a6a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a6aa:	6878      	ldr	r0, [r7, #4]
 800a6ac:	f000 f850 	bl	800a750 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	68fa      	ldr	r2, [r7, #12]
 800a6b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	2220      	movs	r2, #32
 800a6bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a6c8:	2300      	movs	r3, #0
}
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	3710      	adds	r7, #16
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}

0800a6d2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a6d2:	b580      	push	{r7, lr}
 800a6d4:	b084      	sub	sp, #16
 800a6d6:	af00      	add	r7, sp, #0
 800a6d8:	6078      	str	r0, [r7, #4]
 800a6da:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a6e2:	2b01      	cmp	r3, #1
 800a6e4:	d101      	bne.n	800a6ea <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a6e6:	2302      	movs	r3, #2
 800a6e8:	e02d      	b.n	800a746 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2201      	movs	r2, #1
 800a6ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2224      	movs	r2, #36	@ 0x24
 800a6f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	681a      	ldr	r2, [r3, #0]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f022 0201 	bic.w	r2, r2, #1
 800a710:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	689b      	ldr	r3, [r3, #8]
 800a718:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	683a      	ldr	r2, [r7, #0]
 800a722:	430a      	orrs	r2, r1
 800a724:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a726:	6878      	ldr	r0, [r7, #4]
 800a728:	f000 f812 	bl	800a750 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	68fa      	ldr	r2, [r7, #12]
 800a732:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	2220      	movs	r2, #32
 800a738:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2200      	movs	r2, #0
 800a740:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a744:	2300      	movs	r3, #0
}
 800a746:	4618      	mov	r0, r3
 800a748:	3710      	adds	r7, #16
 800a74a:	46bd      	mov	sp, r7
 800a74c:	bd80      	pop	{r7, pc}
	...

0800a750 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a750:	b480      	push	{r7}
 800a752:	b085      	sub	sp, #20
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d108      	bne.n	800a772 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2201      	movs	r2, #1
 800a764:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	2201      	movs	r2, #1
 800a76c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a770:	e031      	b.n	800a7d6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a772:	2308      	movs	r3, #8
 800a774:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a776:	2308      	movs	r3, #8
 800a778:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	689b      	ldr	r3, [r3, #8]
 800a780:	0e5b      	lsrs	r3, r3, #25
 800a782:	b2db      	uxtb	r3, r3
 800a784:	f003 0307 	and.w	r3, r3, #7
 800a788:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	689b      	ldr	r3, [r3, #8]
 800a790:	0f5b      	lsrs	r3, r3, #29
 800a792:	b2db      	uxtb	r3, r3
 800a794:	f003 0307 	and.w	r3, r3, #7
 800a798:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a79a:	7bbb      	ldrb	r3, [r7, #14]
 800a79c:	7b3a      	ldrb	r2, [r7, #12]
 800a79e:	4911      	ldr	r1, [pc, #68]	@ (800a7e4 <UARTEx_SetNbDataToProcess+0x94>)
 800a7a0:	5c8a      	ldrb	r2, [r1, r2]
 800a7a2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a7a6:	7b3a      	ldrb	r2, [r7, #12]
 800a7a8:	490f      	ldr	r1, [pc, #60]	@ (800a7e8 <UARTEx_SetNbDataToProcess+0x98>)
 800a7aa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a7ac:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7b0:	b29a      	uxth	r2, r3
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a7b8:	7bfb      	ldrb	r3, [r7, #15]
 800a7ba:	7b7a      	ldrb	r2, [r7, #13]
 800a7bc:	4909      	ldr	r1, [pc, #36]	@ (800a7e4 <UARTEx_SetNbDataToProcess+0x94>)
 800a7be:	5c8a      	ldrb	r2, [r1, r2]
 800a7c0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a7c4:	7b7a      	ldrb	r2, [r7, #13]
 800a7c6:	4908      	ldr	r1, [pc, #32]	@ (800a7e8 <UARTEx_SetNbDataToProcess+0x98>)
 800a7c8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a7ca:	fb93 f3f2 	sdiv	r3, r3, r2
 800a7ce:	b29a      	uxth	r2, r3
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a7d6:	bf00      	nop
 800a7d8:	3714      	adds	r7, #20
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
 800a7e2:	bf00      	nop
 800a7e4:	0801357c 	.word	0x0801357c
 800a7e8:	08013584 	.word	0x08013584

0800a7ec <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a7f0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	4603      	mov	r3, r0
 800a804:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a806:	79fb      	ldrb	r3, [r7, #7]
 800a808:	4a08      	ldr	r2, [pc, #32]	@ (800a82c <disk_status+0x30>)
 800a80a:	009b      	lsls	r3, r3, #2
 800a80c:	4413      	add	r3, r2
 800a80e:	685b      	ldr	r3, [r3, #4]
 800a810:	685b      	ldr	r3, [r3, #4]
 800a812:	79fa      	ldrb	r2, [r7, #7]
 800a814:	4905      	ldr	r1, [pc, #20]	@ (800a82c <disk_status+0x30>)
 800a816:	440a      	add	r2, r1
 800a818:	7a12      	ldrb	r2, [r2, #8]
 800a81a:	4610      	mov	r0, r2
 800a81c:	4798      	blx	r3
 800a81e:	4603      	mov	r3, r0
 800a820:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a822:	7bfb      	ldrb	r3, [r7, #15]
}
 800a824:	4618      	mov	r0, r3
 800a826:	3710      	adds	r7, #16
 800a828:	46bd      	mov	sp, r7
 800a82a:	bd80      	pop	{r7, pc}
 800a82c:	20006ce8 	.word	0x20006ce8

0800a830 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a830:	b580      	push	{r7, lr}
 800a832:	b084      	sub	sp, #16
 800a834:	af00      	add	r7, sp, #0
 800a836:	4603      	mov	r3, r0
 800a838:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a83a:	2300      	movs	r3, #0
 800a83c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a83e:	79fb      	ldrb	r3, [r7, #7]
 800a840:	4a0d      	ldr	r2, [pc, #52]	@ (800a878 <disk_initialize+0x48>)
 800a842:	5cd3      	ldrb	r3, [r2, r3]
 800a844:	2b00      	cmp	r3, #0
 800a846:	d111      	bne.n	800a86c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800a848:	79fb      	ldrb	r3, [r7, #7]
 800a84a:	4a0b      	ldr	r2, [pc, #44]	@ (800a878 <disk_initialize+0x48>)
 800a84c:	2101      	movs	r1, #1
 800a84e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a850:	79fb      	ldrb	r3, [r7, #7]
 800a852:	4a09      	ldr	r2, [pc, #36]	@ (800a878 <disk_initialize+0x48>)
 800a854:	009b      	lsls	r3, r3, #2
 800a856:	4413      	add	r3, r2
 800a858:	685b      	ldr	r3, [r3, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	79fa      	ldrb	r2, [r7, #7]
 800a85e:	4906      	ldr	r1, [pc, #24]	@ (800a878 <disk_initialize+0x48>)
 800a860:	440a      	add	r2, r1
 800a862:	7a12      	ldrb	r2, [r2, #8]
 800a864:	4610      	mov	r0, r2
 800a866:	4798      	blx	r3
 800a868:	4603      	mov	r3, r0
 800a86a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800a86c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a86e:	4618      	mov	r0, r3
 800a870:	3710      	adds	r7, #16
 800a872:	46bd      	mov	sp, r7
 800a874:	bd80      	pop	{r7, pc}
 800a876:	bf00      	nop
 800a878:	20006ce8 	.word	0x20006ce8

0800a87c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a87c:	b590      	push	{r4, r7, lr}
 800a87e:	b087      	sub	sp, #28
 800a880:	af00      	add	r7, sp, #0
 800a882:	60b9      	str	r1, [r7, #8]
 800a884:	607a      	str	r2, [r7, #4]
 800a886:	603b      	str	r3, [r7, #0]
 800a888:	4603      	mov	r3, r0
 800a88a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a88c:	7bfb      	ldrb	r3, [r7, #15]
 800a88e:	4a0a      	ldr	r2, [pc, #40]	@ (800a8b8 <disk_read+0x3c>)
 800a890:	009b      	lsls	r3, r3, #2
 800a892:	4413      	add	r3, r2
 800a894:	685b      	ldr	r3, [r3, #4]
 800a896:	689c      	ldr	r4, [r3, #8]
 800a898:	7bfb      	ldrb	r3, [r7, #15]
 800a89a:	4a07      	ldr	r2, [pc, #28]	@ (800a8b8 <disk_read+0x3c>)
 800a89c:	4413      	add	r3, r2
 800a89e:	7a18      	ldrb	r0, [r3, #8]
 800a8a0:	683b      	ldr	r3, [r7, #0]
 800a8a2:	687a      	ldr	r2, [r7, #4]
 800a8a4:	68b9      	ldr	r1, [r7, #8]
 800a8a6:	47a0      	blx	r4
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	75fb      	strb	r3, [r7, #23]
  return res;
 800a8ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	371c      	adds	r7, #28
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd90      	pop	{r4, r7, pc}
 800a8b6:	bf00      	nop
 800a8b8:	20006ce8 	.word	0x20006ce8

0800a8bc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a8bc:	b590      	push	{r4, r7, lr}
 800a8be:	b087      	sub	sp, #28
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	60b9      	str	r1, [r7, #8]
 800a8c4:	607a      	str	r2, [r7, #4]
 800a8c6:	603b      	str	r3, [r7, #0]
 800a8c8:	4603      	mov	r3, r0
 800a8ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a8cc:	7bfb      	ldrb	r3, [r7, #15]
 800a8ce:	4a0a      	ldr	r2, [pc, #40]	@ (800a8f8 <disk_write+0x3c>)
 800a8d0:	009b      	lsls	r3, r3, #2
 800a8d2:	4413      	add	r3, r2
 800a8d4:	685b      	ldr	r3, [r3, #4]
 800a8d6:	68dc      	ldr	r4, [r3, #12]
 800a8d8:	7bfb      	ldrb	r3, [r7, #15]
 800a8da:	4a07      	ldr	r2, [pc, #28]	@ (800a8f8 <disk_write+0x3c>)
 800a8dc:	4413      	add	r3, r2
 800a8de:	7a18      	ldrb	r0, [r3, #8]
 800a8e0:	683b      	ldr	r3, [r7, #0]
 800a8e2:	687a      	ldr	r2, [r7, #4]
 800a8e4:	68b9      	ldr	r1, [r7, #8]
 800a8e6:	47a0      	blx	r4
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	75fb      	strb	r3, [r7, #23]
  return res;
 800a8ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	371c      	adds	r7, #28
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd90      	pop	{r4, r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	20006ce8 	.word	0x20006ce8

0800a8fc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b084      	sub	sp, #16
 800a900:	af00      	add	r7, sp, #0
 800a902:	4603      	mov	r3, r0
 800a904:	603a      	str	r2, [r7, #0]
 800a906:	71fb      	strb	r3, [r7, #7]
 800a908:	460b      	mov	r3, r1
 800a90a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a90c:	79fb      	ldrb	r3, [r7, #7]
 800a90e:	4a09      	ldr	r2, [pc, #36]	@ (800a934 <disk_ioctl+0x38>)
 800a910:	009b      	lsls	r3, r3, #2
 800a912:	4413      	add	r3, r2
 800a914:	685b      	ldr	r3, [r3, #4]
 800a916:	691b      	ldr	r3, [r3, #16]
 800a918:	79fa      	ldrb	r2, [r7, #7]
 800a91a:	4906      	ldr	r1, [pc, #24]	@ (800a934 <disk_ioctl+0x38>)
 800a91c:	440a      	add	r2, r1
 800a91e:	7a10      	ldrb	r0, [r2, #8]
 800a920:	79b9      	ldrb	r1, [r7, #6]
 800a922:	683a      	ldr	r2, [r7, #0]
 800a924:	4798      	blx	r3
 800a926:	4603      	mov	r3, r0
 800a928:	73fb      	strb	r3, [r7, #15]
  return res;
 800a92a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a92c:	4618      	mov	r0, r3
 800a92e:	3710      	adds	r7, #16
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}
 800a934:	20006ce8 	.word	0x20006ce8

0800a938 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a938:	b480      	push	{r7}
 800a93a:	b085      	sub	sp, #20
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	3301      	adds	r3, #1
 800a944:	781b      	ldrb	r3, [r3, #0]
 800a946:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a948:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800a94c:	021b      	lsls	r3, r3, #8
 800a94e:	b21a      	sxth	r2, r3
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	b21b      	sxth	r3, r3
 800a956:	4313      	orrs	r3, r2
 800a958:	b21b      	sxth	r3, r3
 800a95a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a95c:	89fb      	ldrh	r3, [r7, #14]
}
 800a95e:	4618      	mov	r0, r3
 800a960:	3714      	adds	r7, #20
 800a962:	46bd      	mov	sp, r7
 800a964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a968:	4770      	bx	lr

0800a96a <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a96a:	b480      	push	{r7}
 800a96c:	b085      	sub	sp, #20
 800a96e:	af00      	add	r7, sp, #0
 800a970:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	3303      	adds	r3, #3
 800a976:	781b      	ldrb	r3, [r3, #0]
 800a978:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	021b      	lsls	r3, r3, #8
 800a97e:	687a      	ldr	r2, [r7, #4]
 800a980:	3202      	adds	r2, #2
 800a982:	7812      	ldrb	r2, [r2, #0]
 800a984:	4313      	orrs	r3, r2
 800a986:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	021b      	lsls	r3, r3, #8
 800a98c:	687a      	ldr	r2, [r7, #4]
 800a98e:	3201      	adds	r2, #1
 800a990:	7812      	ldrb	r2, [r2, #0]
 800a992:	4313      	orrs	r3, r2
 800a994:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	021b      	lsls	r3, r3, #8
 800a99a:	687a      	ldr	r2, [r7, #4]
 800a99c:	7812      	ldrb	r2, [r2, #0]
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	60fb      	str	r3, [r7, #12]
	return rv;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
}
 800a9a4:	4618      	mov	r0, r3
 800a9a6:	3714      	adds	r7, #20
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ae:	4770      	bx	lr

0800a9b0 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b083      	sub	sp, #12
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	460b      	mov	r3, r1
 800a9ba:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	1c5a      	adds	r2, r3, #1
 800a9c0:	607a      	str	r2, [r7, #4]
 800a9c2:	887a      	ldrh	r2, [r7, #2]
 800a9c4:	b2d2      	uxtb	r2, r2
 800a9c6:	701a      	strb	r2, [r3, #0]
 800a9c8:	887b      	ldrh	r3, [r7, #2]
 800a9ca:	0a1b      	lsrs	r3, r3, #8
 800a9cc:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	1c5a      	adds	r2, r3, #1
 800a9d2:	607a      	str	r2, [r7, #4]
 800a9d4:	887a      	ldrh	r2, [r7, #2]
 800a9d6:	b2d2      	uxtb	r2, r2
 800a9d8:	701a      	strb	r2, [r3, #0]
}
 800a9da:	bf00      	nop
 800a9dc:	370c      	adds	r7, #12
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e4:	4770      	bx	lr

0800a9e6 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a9e6:	b480      	push	{r7}
 800a9e8:	b083      	sub	sp, #12
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
 800a9ee:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	1c5a      	adds	r2, r3, #1
 800a9f4:	607a      	str	r2, [r7, #4]
 800a9f6:	683a      	ldr	r2, [r7, #0]
 800a9f8:	b2d2      	uxtb	r2, r2
 800a9fa:	701a      	strb	r2, [r3, #0]
 800a9fc:	683b      	ldr	r3, [r7, #0]
 800a9fe:	0a1b      	lsrs	r3, r3, #8
 800aa00:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	1c5a      	adds	r2, r3, #1
 800aa06:	607a      	str	r2, [r7, #4]
 800aa08:	683a      	ldr	r2, [r7, #0]
 800aa0a:	b2d2      	uxtb	r2, r2
 800aa0c:	701a      	strb	r2, [r3, #0]
 800aa0e:	683b      	ldr	r3, [r7, #0]
 800aa10:	0a1b      	lsrs	r3, r3, #8
 800aa12:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	1c5a      	adds	r2, r3, #1
 800aa18:	607a      	str	r2, [r7, #4]
 800aa1a:	683a      	ldr	r2, [r7, #0]
 800aa1c:	b2d2      	uxtb	r2, r2
 800aa1e:	701a      	strb	r2, [r3, #0]
 800aa20:	683b      	ldr	r3, [r7, #0]
 800aa22:	0a1b      	lsrs	r3, r3, #8
 800aa24:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	1c5a      	adds	r2, r3, #1
 800aa2a:	607a      	str	r2, [r7, #4]
 800aa2c:	683a      	ldr	r2, [r7, #0]
 800aa2e:	b2d2      	uxtb	r2, r2
 800aa30:	701a      	strb	r2, [r3, #0]
}
 800aa32:	bf00      	nop
 800aa34:	370c      	adds	r7, #12
 800aa36:	46bd      	mov	sp, r7
 800aa38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3c:	4770      	bx	lr

0800aa3e <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800aa3e:	b480      	push	{r7}
 800aa40:	b087      	sub	sp, #28
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	60f8      	str	r0, [r7, #12]
 800aa46:	60b9      	str	r1, [r7, #8]
 800aa48:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d00d      	beq.n	800aa74 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800aa58:	693a      	ldr	r2, [r7, #16]
 800aa5a:	1c53      	adds	r3, r2, #1
 800aa5c:	613b      	str	r3, [r7, #16]
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	1c59      	adds	r1, r3, #1
 800aa62:	6179      	str	r1, [r7, #20]
 800aa64:	7812      	ldrb	r2, [r2, #0]
 800aa66:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	3b01      	subs	r3, #1
 800aa6c:	607b      	str	r3, [r7, #4]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d1f1      	bne.n	800aa58 <mem_cpy+0x1a>
	}
}
 800aa74:	bf00      	nop
 800aa76:	371c      	adds	r7, #28
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr

0800aa80 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800aa80:	b480      	push	{r7}
 800aa82:	b087      	sub	sp, #28
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	60f8      	str	r0, [r7, #12]
 800aa88:	60b9      	str	r1, [r7, #8]
 800aa8a:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800aa90:	697b      	ldr	r3, [r7, #20]
 800aa92:	1c5a      	adds	r2, r3, #1
 800aa94:	617a      	str	r2, [r7, #20]
 800aa96:	68ba      	ldr	r2, [r7, #8]
 800aa98:	b2d2      	uxtb	r2, r2
 800aa9a:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	3b01      	subs	r3, #1
 800aaa0:	607b      	str	r3, [r7, #4]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d1f3      	bne.n	800aa90 <mem_set+0x10>
}
 800aaa8:	bf00      	nop
 800aaaa:	bf00      	nop
 800aaac:	371c      	adds	r7, #28
 800aaae:	46bd      	mov	sp, r7
 800aab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab4:	4770      	bx	lr

0800aab6 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800aab6:	b480      	push	{r7}
 800aab8:	b089      	sub	sp, #36	@ 0x24
 800aaba:	af00      	add	r7, sp, #0
 800aabc:	60f8      	str	r0, [r7, #12]
 800aabe:	60b9      	str	r1, [r7, #8]
 800aac0:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	61fb      	str	r3, [r7, #28]
 800aac6:	68bb      	ldr	r3, [r7, #8]
 800aac8:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800aaca:	2300      	movs	r3, #0
 800aacc:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800aace:	69fb      	ldr	r3, [r7, #28]
 800aad0:	1c5a      	adds	r2, r3, #1
 800aad2:	61fa      	str	r2, [r7, #28]
 800aad4:	781b      	ldrb	r3, [r3, #0]
 800aad6:	4619      	mov	r1, r3
 800aad8:	69bb      	ldr	r3, [r7, #24]
 800aada:	1c5a      	adds	r2, r3, #1
 800aadc:	61ba      	str	r2, [r7, #24]
 800aade:	781b      	ldrb	r3, [r3, #0]
 800aae0:	1acb      	subs	r3, r1, r3
 800aae2:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	3b01      	subs	r3, #1
 800aae8:	607b      	str	r3, [r7, #4]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d002      	beq.n	800aaf6 <mem_cmp+0x40>
 800aaf0:	697b      	ldr	r3, [r7, #20]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d0eb      	beq.n	800aace <mem_cmp+0x18>

	return r;
 800aaf6:	697b      	ldr	r3, [r7, #20]
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3724      	adds	r7, #36	@ 0x24
 800aafc:	46bd      	mov	sp, r7
 800aafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab02:	4770      	bx	lr

0800ab04 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800ab04:	b480      	push	{r7}
 800ab06:	b083      	sub	sp, #12
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
 800ab0c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ab0e:	e002      	b.n	800ab16 <chk_chr+0x12>
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	3301      	adds	r3, #1
 800ab14:	607b      	str	r3, [r7, #4]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	2b00      	cmp	r3, #0
 800ab1c:	d005      	beq.n	800ab2a <chk_chr+0x26>
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	781b      	ldrb	r3, [r3, #0]
 800ab22:	461a      	mov	r2, r3
 800ab24:	683b      	ldr	r3, [r7, #0]
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d1f2      	bne.n	800ab10 <chk_chr+0xc>
	return *str;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	781b      	ldrb	r3, [r3, #0]
}
 800ab2e:	4618      	mov	r0, r3
 800ab30:	370c      	adds	r7, #12
 800ab32:	46bd      	mov	sp, r7
 800ab34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab38:	4770      	bx	lr
	...

0800ab3c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b085      	sub	sp, #20
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ab46:	2300      	movs	r3, #0
 800ab48:	60bb      	str	r3, [r7, #8]
 800ab4a:	68bb      	ldr	r3, [r7, #8]
 800ab4c:	60fb      	str	r3, [r7, #12]
 800ab4e:	e029      	b.n	800aba4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ab50:	4a27      	ldr	r2, [pc, #156]	@ (800abf0 <chk_lock+0xb4>)
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	011b      	lsls	r3, r3, #4
 800ab56:	4413      	add	r3, r2
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d01d      	beq.n	800ab9a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ab5e:	4a24      	ldr	r2, [pc, #144]	@ (800abf0 <chk_lock+0xb4>)
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	011b      	lsls	r3, r3, #4
 800ab64:	4413      	add	r3, r2
 800ab66:	681a      	ldr	r2, [r3, #0]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	429a      	cmp	r2, r3
 800ab6e:	d116      	bne.n	800ab9e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ab70:	4a1f      	ldr	r2, [pc, #124]	@ (800abf0 <chk_lock+0xb4>)
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	011b      	lsls	r3, r3, #4
 800ab76:	4413      	add	r3, r2
 800ab78:	3304      	adds	r3, #4
 800ab7a:	681a      	ldr	r2, [r3, #0]
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ab80:	429a      	cmp	r2, r3
 800ab82:	d10c      	bne.n	800ab9e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ab84:	4a1a      	ldr	r2, [pc, #104]	@ (800abf0 <chk_lock+0xb4>)
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	011b      	lsls	r3, r3, #4
 800ab8a:	4413      	add	r3, r2
 800ab8c:	3308      	adds	r3, #8
 800ab8e:	681a      	ldr	r2, [r3, #0]
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ab94:	429a      	cmp	r2, r3
 800ab96:	d102      	bne.n	800ab9e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ab98:	e007      	b.n	800abaa <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	3301      	adds	r3, #1
 800aba2:	60fb      	str	r3, [r7, #12]
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	2b01      	cmp	r3, #1
 800aba8:	d9d2      	bls.n	800ab50 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	2b02      	cmp	r3, #2
 800abae:	d109      	bne.n	800abc4 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d102      	bne.n	800abbc <chk_lock+0x80>
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	2b02      	cmp	r3, #2
 800abba:	d101      	bne.n	800abc0 <chk_lock+0x84>
 800abbc:	2300      	movs	r3, #0
 800abbe:	e010      	b.n	800abe2 <chk_lock+0xa6>
 800abc0:	2312      	movs	r3, #18
 800abc2:	e00e      	b.n	800abe2 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800abc4:	683b      	ldr	r3, [r7, #0]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d108      	bne.n	800abdc <chk_lock+0xa0>
 800abca:	4a09      	ldr	r2, [pc, #36]	@ (800abf0 <chk_lock+0xb4>)
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	011b      	lsls	r3, r3, #4
 800abd0:	4413      	add	r3, r2
 800abd2:	330c      	adds	r3, #12
 800abd4:	881b      	ldrh	r3, [r3, #0]
 800abd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800abda:	d101      	bne.n	800abe0 <chk_lock+0xa4>
 800abdc:	2310      	movs	r3, #16
 800abde:	e000      	b.n	800abe2 <chk_lock+0xa6>
 800abe0:	2300      	movs	r3, #0
}
 800abe2:	4618      	mov	r0, r3
 800abe4:	3714      	adds	r7, #20
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr
 800abee:	bf00      	nop
 800abf0:	20006cc8 	.word	0x20006cc8

0800abf4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800abf4:	b480      	push	{r7}
 800abf6:	b083      	sub	sp, #12
 800abf8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800abfa:	2300      	movs	r3, #0
 800abfc:	607b      	str	r3, [r7, #4]
 800abfe:	e002      	b.n	800ac06 <enq_lock+0x12>
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	3301      	adds	r3, #1
 800ac04:	607b      	str	r3, [r7, #4]
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2b01      	cmp	r3, #1
 800ac0a:	d806      	bhi.n	800ac1a <enq_lock+0x26>
 800ac0c:	4a09      	ldr	r2, [pc, #36]	@ (800ac34 <enq_lock+0x40>)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	011b      	lsls	r3, r3, #4
 800ac12:	4413      	add	r3, r2
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d1f2      	bne.n	800ac00 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	2b02      	cmp	r3, #2
 800ac1e:	bf14      	ite	ne
 800ac20:	2301      	movne	r3, #1
 800ac22:	2300      	moveq	r3, #0
 800ac24:	b2db      	uxtb	r3, r3
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	370c      	adds	r7, #12
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac30:	4770      	bx	lr
 800ac32:	bf00      	nop
 800ac34:	20006cc8 	.word	0x20006cc8

0800ac38 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ac38:	b480      	push	{r7}
 800ac3a:	b085      	sub	sp, #20
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
 800ac40:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ac42:	2300      	movs	r3, #0
 800ac44:	60fb      	str	r3, [r7, #12]
 800ac46:	e01f      	b.n	800ac88 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800ac48:	4a41      	ldr	r2, [pc, #260]	@ (800ad50 <inc_lock+0x118>)
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	011b      	lsls	r3, r3, #4
 800ac4e:	4413      	add	r3, r2
 800ac50:	681a      	ldr	r2, [r3, #0]
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	429a      	cmp	r2, r3
 800ac58:	d113      	bne.n	800ac82 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800ac5a:	4a3d      	ldr	r2, [pc, #244]	@ (800ad50 <inc_lock+0x118>)
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	011b      	lsls	r3, r3, #4
 800ac60:	4413      	add	r3, r2
 800ac62:	3304      	adds	r3, #4
 800ac64:	681a      	ldr	r2, [r3, #0]
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800ac6a:	429a      	cmp	r2, r3
 800ac6c:	d109      	bne.n	800ac82 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800ac6e:	4a38      	ldr	r2, [pc, #224]	@ (800ad50 <inc_lock+0x118>)
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	011b      	lsls	r3, r3, #4
 800ac74:	4413      	add	r3, r2
 800ac76:	3308      	adds	r3, #8
 800ac78:	681a      	ldr	r2, [r3, #0]
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800ac7e:	429a      	cmp	r2, r3
 800ac80:	d006      	beq.n	800ac90 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	3301      	adds	r3, #1
 800ac86:	60fb      	str	r3, [r7, #12]
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2b01      	cmp	r3, #1
 800ac8c:	d9dc      	bls.n	800ac48 <inc_lock+0x10>
 800ac8e:	e000      	b.n	800ac92 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800ac90:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	2b02      	cmp	r3, #2
 800ac96:	d132      	bne.n	800acfe <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ac98:	2300      	movs	r3, #0
 800ac9a:	60fb      	str	r3, [r7, #12]
 800ac9c:	e002      	b.n	800aca4 <inc_lock+0x6c>
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	3301      	adds	r3, #1
 800aca2:	60fb      	str	r3, [r7, #12]
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	2b01      	cmp	r3, #1
 800aca8:	d806      	bhi.n	800acb8 <inc_lock+0x80>
 800acaa:	4a29      	ldr	r2, [pc, #164]	@ (800ad50 <inc_lock+0x118>)
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	011b      	lsls	r3, r3, #4
 800acb0:	4413      	add	r3, r2
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d1f2      	bne.n	800ac9e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	2b02      	cmp	r3, #2
 800acbc:	d101      	bne.n	800acc2 <inc_lock+0x8a>
 800acbe:	2300      	movs	r3, #0
 800acc0:	e040      	b.n	800ad44 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681a      	ldr	r2, [r3, #0]
 800acc6:	4922      	ldr	r1, [pc, #136]	@ (800ad50 <inc_lock+0x118>)
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	011b      	lsls	r3, r3, #4
 800accc:	440b      	add	r3, r1
 800acce:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	689a      	ldr	r2, [r3, #8]
 800acd4:	491e      	ldr	r1, [pc, #120]	@ (800ad50 <inc_lock+0x118>)
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	011b      	lsls	r3, r3, #4
 800acda:	440b      	add	r3, r1
 800acdc:	3304      	adds	r3, #4
 800acde:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	695a      	ldr	r2, [r3, #20]
 800ace4:	491a      	ldr	r1, [pc, #104]	@ (800ad50 <inc_lock+0x118>)
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	011b      	lsls	r3, r3, #4
 800acea:	440b      	add	r3, r1
 800acec:	3308      	adds	r3, #8
 800acee:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800acf0:	4a17      	ldr	r2, [pc, #92]	@ (800ad50 <inc_lock+0x118>)
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	011b      	lsls	r3, r3, #4
 800acf6:	4413      	add	r3, r2
 800acf8:	330c      	adds	r3, #12
 800acfa:	2200      	movs	r2, #0
 800acfc:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d009      	beq.n	800ad18 <inc_lock+0xe0>
 800ad04:	4a12      	ldr	r2, [pc, #72]	@ (800ad50 <inc_lock+0x118>)
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	011b      	lsls	r3, r3, #4
 800ad0a:	4413      	add	r3, r2
 800ad0c:	330c      	adds	r3, #12
 800ad0e:	881b      	ldrh	r3, [r3, #0]
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d001      	beq.n	800ad18 <inc_lock+0xe0>
 800ad14:	2300      	movs	r3, #0
 800ad16:	e015      	b.n	800ad44 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d108      	bne.n	800ad30 <inc_lock+0xf8>
 800ad1e:	4a0c      	ldr	r2, [pc, #48]	@ (800ad50 <inc_lock+0x118>)
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	011b      	lsls	r3, r3, #4
 800ad24:	4413      	add	r3, r2
 800ad26:	330c      	adds	r3, #12
 800ad28:	881b      	ldrh	r3, [r3, #0]
 800ad2a:	3301      	adds	r3, #1
 800ad2c:	b29a      	uxth	r2, r3
 800ad2e:	e001      	b.n	800ad34 <inc_lock+0xfc>
 800ad30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ad34:	4906      	ldr	r1, [pc, #24]	@ (800ad50 <inc_lock+0x118>)
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	011b      	lsls	r3, r3, #4
 800ad3a:	440b      	add	r3, r1
 800ad3c:	330c      	adds	r3, #12
 800ad3e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	3301      	adds	r3, #1
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	3714      	adds	r7, #20
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4e:	4770      	bx	lr
 800ad50:	20006cc8 	.word	0x20006cc8

0800ad54 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ad54:	b480      	push	{r7}
 800ad56:	b085      	sub	sp, #20
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	3b01      	subs	r3, #1
 800ad60:	607b      	str	r3, [r7, #4]
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	2b01      	cmp	r3, #1
 800ad66:	d825      	bhi.n	800adb4 <dec_lock+0x60>
		n = Files[i].ctr;
 800ad68:	4a17      	ldr	r2, [pc, #92]	@ (800adc8 <dec_lock+0x74>)
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	011b      	lsls	r3, r3, #4
 800ad6e:	4413      	add	r3, r2
 800ad70:	330c      	adds	r3, #12
 800ad72:	881b      	ldrh	r3, [r3, #0]
 800ad74:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ad76:	89fb      	ldrh	r3, [r7, #14]
 800ad78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad7c:	d101      	bne.n	800ad82 <dec_lock+0x2e>
 800ad7e:	2300      	movs	r3, #0
 800ad80:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800ad82:	89fb      	ldrh	r3, [r7, #14]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d002      	beq.n	800ad8e <dec_lock+0x3a>
 800ad88:	89fb      	ldrh	r3, [r7, #14]
 800ad8a:	3b01      	subs	r3, #1
 800ad8c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ad8e:	4a0e      	ldr	r2, [pc, #56]	@ (800adc8 <dec_lock+0x74>)
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	011b      	lsls	r3, r3, #4
 800ad94:	4413      	add	r3, r2
 800ad96:	330c      	adds	r3, #12
 800ad98:	89fa      	ldrh	r2, [r7, #14]
 800ad9a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ad9c:	89fb      	ldrh	r3, [r7, #14]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d105      	bne.n	800adae <dec_lock+0x5a>
 800ada2:	4a09      	ldr	r2, [pc, #36]	@ (800adc8 <dec_lock+0x74>)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	011b      	lsls	r3, r3, #4
 800ada8:	4413      	add	r3, r2
 800adaa:	2200      	movs	r2, #0
 800adac:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800adae:	2300      	movs	r3, #0
 800adb0:	737b      	strb	r3, [r7, #13]
 800adb2:	e001      	b.n	800adb8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800adb4:	2302      	movs	r3, #2
 800adb6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800adb8:	7b7b      	ldrb	r3, [r7, #13]
}
 800adba:	4618      	mov	r0, r3
 800adbc:	3714      	adds	r7, #20
 800adbe:	46bd      	mov	sp, r7
 800adc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc4:	4770      	bx	lr
 800adc6:	bf00      	nop
 800adc8:	20006cc8 	.word	0x20006cc8

0800adcc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800adcc:	b480      	push	{r7}
 800adce:	b085      	sub	sp, #20
 800add0:	af00      	add	r7, sp, #0
 800add2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800add4:	2300      	movs	r3, #0
 800add6:	60fb      	str	r3, [r7, #12]
 800add8:	e010      	b.n	800adfc <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800adda:	4a0d      	ldr	r2, [pc, #52]	@ (800ae10 <clear_lock+0x44>)
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	011b      	lsls	r3, r3, #4
 800ade0:	4413      	add	r3, r2
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	687a      	ldr	r2, [r7, #4]
 800ade6:	429a      	cmp	r2, r3
 800ade8:	d105      	bne.n	800adf6 <clear_lock+0x2a>
 800adea:	4a09      	ldr	r2, [pc, #36]	@ (800ae10 <clear_lock+0x44>)
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	011b      	lsls	r3, r3, #4
 800adf0:	4413      	add	r3, r2
 800adf2:	2200      	movs	r2, #0
 800adf4:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800adf6:	68fb      	ldr	r3, [r7, #12]
 800adf8:	3301      	adds	r3, #1
 800adfa:	60fb      	str	r3, [r7, #12]
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	d9eb      	bls.n	800adda <clear_lock+0xe>
	}
}
 800ae02:	bf00      	nop
 800ae04:	bf00      	nop
 800ae06:	3714      	adds	r7, #20
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae0e:	4770      	bx	lr
 800ae10:	20006cc8 	.word	0x20006cc8

0800ae14 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800ae14:	b580      	push	{r7, lr}
 800ae16:	b086      	sub	sp, #24
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ae1c:	2300      	movs	r3, #0
 800ae1e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	78db      	ldrb	r3, [r3, #3]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d034      	beq.n	800ae92 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ae2c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	7858      	ldrb	r0, [r3, #1]
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800ae38:	2301      	movs	r3, #1
 800ae3a:	697a      	ldr	r2, [r7, #20]
 800ae3c:	f7ff fd3e 	bl	800a8bc <disk_write>
 800ae40:	4603      	mov	r3, r0
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d002      	beq.n	800ae4c <sync_window+0x38>
			res = FR_DISK_ERR;
 800ae46:	2301      	movs	r3, #1
 800ae48:	73fb      	strb	r3, [r7, #15]
 800ae4a:	e022      	b.n	800ae92 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	2200      	movs	r2, #0
 800ae50:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ae56:	697a      	ldr	r2, [r7, #20]
 800ae58:	1ad2      	subs	r2, r2, r3
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	69db      	ldr	r3, [r3, #28]
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d217      	bcs.n	800ae92 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	789b      	ldrb	r3, [r3, #2]
 800ae66:	613b      	str	r3, [r7, #16]
 800ae68:	e010      	b.n	800ae8c <sync_window+0x78>
					wsect += fs->fsize;
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	69db      	ldr	r3, [r3, #28]
 800ae6e:	697a      	ldr	r2, [r7, #20]
 800ae70:	4413      	add	r3, r2
 800ae72:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	7858      	ldrb	r0, [r3, #1]
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800ae7e:	2301      	movs	r3, #1
 800ae80:	697a      	ldr	r2, [r7, #20]
 800ae82:	f7ff fd1b 	bl	800a8bc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	3b01      	subs	r3, #1
 800ae8a:	613b      	str	r3, [r7, #16]
 800ae8c:	693b      	ldr	r3, [r7, #16]
 800ae8e:	2b01      	cmp	r3, #1
 800ae90:	d8eb      	bhi.n	800ae6a <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800ae92:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3718      	adds	r7, #24
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b084      	sub	sp, #16
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
 800aea4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800aea6:	2300      	movs	r3, #0
 800aea8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aeae:	683a      	ldr	r2, [r7, #0]
 800aeb0:	429a      	cmp	r2, r3
 800aeb2:	d01b      	beq.n	800aeec <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800aeb4:	6878      	ldr	r0, [r7, #4]
 800aeb6:	f7ff ffad 	bl	800ae14 <sync_window>
 800aeba:	4603      	mov	r3, r0
 800aebc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800aebe:	7bfb      	ldrb	r3, [r7, #15]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d113      	bne.n	800aeec <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	7858      	ldrb	r0, [r3, #1]
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800aece:	2301      	movs	r3, #1
 800aed0:	683a      	ldr	r2, [r7, #0]
 800aed2:	f7ff fcd3 	bl	800a87c <disk_read>
 800aed6:	4603      	mov	r3, r0
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d004      	beq.n	800aee6 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800aedc:	f04f 33ff 	mov.w	r3, #4294967295
 800aee0:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800aee2:	2301      	movs	r3, #1
 800aee4:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	683a      	ldr	r2, [r7, #0]
 800aeea:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800aeec:	7bfb      	ldrb	r3, [r7, #15]
}
 800aeee:	4618      	mov	r0, r3
 800aef0:	3710      	adds	r7, #16
 800aef2:	46bd      	mov	sp, r7
 800aef4:	bd80      	pop	{r7, pc}
	...

0800aef8 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b084      	sub	sp, #16
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800af00:	6878      	ldr	r0, [r7, #4]
 800af02:	f7ff ff87 	bl	800ae14 <sync_window>
 800af06:	4603      	mov	r3, r0
 800af08:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800af0a:	7bfb      	ldrb	r3, [r7, #15]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d158      	bne.n	800afc2 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	781b      	ldrb	r3, [r3, #0]
 800af14:	2b03      	cmp	r3, #3
 800af16:	d148      	bne.n	800afaa <sync_fs+0xb2>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	791b      	ldrb	r3, [r3, #4]
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	d144      	bne.n	800afaa <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	3334      	adds	r3, #52	@ 0x34
 800af24:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800af28:	2100      	movs	r1, #0
 800af2a:	4618      	mov	r0, r3
 800af2c:	f7ff fda8 	bl	800aa80 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	3334      	adds	r3, #52	@ 0x34
 800af34:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800af38:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800af3c:	4618      	mov	r0, r3
 800af3e:	f7ff fd37 	bl	800a9b0 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	3334      	adds	r3, #52	@ 0x34
 800af46:	4921      	ldr	r1, [pc, #132]	@ (800afcc <sync_fs+0xd4>)
 800af48:	4618      	mov	r0, r3
 800af4a:	f7ff fd4c 	bl	800a9e6 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	3334      	adds	r3, #52	@ 0x34
 800af52:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800af56:	491e      	ldr	r1, [pc, #120]	@ (800afd0 <sync_fs+0xd8>)
 800af58:	4618      	mov	r0, r3
 800af5a:	f7ff fd44 	bl	800a9e6 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	3334      	adds	r3, #52	@ 0x34
 800af62:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	695b      	ldr	r3, [r3, #20]
 800af6a:	4619      	mov	r1, r3
 800af6c:	4610      	mov	r0, r2
 800af6e:	f7ff fd3a 	bl	800a9e6 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	3334      	adds	r3, #52	@ 0x34
 800af76:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	691b      	ldr	r3, [r3, #16]
 800af7e:	4619      	mov	r1, r3
 800af80:	4610      	mov	r0, r2
 800af82:	f7ff fd30 	bl	800a9e6 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6a1b      	ldr	r3, [r3, #32]
 800af8a:	1c5a      	adds	r2, r3, #1
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	7858      	ldrb	r0, [r3, #1]
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af9e:	2301      	movs	r3, #1
 800afa0:	f7ff fc8c 	bl	800a8bc <disk_write>
			fs->fsi_flag = 0;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	785b      	ldrb	r3, [r3, #1]
 800afae:	2200      	movs	r2, #0
 800afb0:	2100      	movs	r1, #0
 800afb2:	4618      	mov	r0, r3
 800afb4:	f7ff fca2 	bl	800a8fc <disk_ioctl>
 800afb8:	4603      	mov	r3, r0
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d001      	beq.n	800afc2 <sync_fs+0xca>
 800afbe:	2301      	movs	r3, #1
 800afc0:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800afc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800afc4:	4618      	mov	r0, r3
 800afc6:	3710      	adds	r7, #16
 800afc8:	46bd      	mov	sp, r7
 800afca:	bd80      	pop	{r7, pc}
 800afcc:	41615252 	.word	0x41615252
 800afd0:	61417272 	.word	0x61417272

0800afd4 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800afd4:	b480      	push	{r7}
 800afd6:	b083      	sub	sp, #12
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
 800afdc:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	3b02      	subs	r3, #2
 800afe2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	699b      	ldr	r3, [r3, #24]
 800afe8:	3b02      	subs	r3, #2
 800afea:	683a      	ldr	r2, [r7, #0]
 800afec:	429a      	cmp	r2, r3
 800afee:	d301      	bcc.n	800aff4 <clust2sect+0x20>
 800aff0:	2300      	movs	r3, #0
 800aff2:	e008      	b.n	800b006 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	895b      	ldrh	r3, [r3, #10]
 800aff8:	461a      	mov	r2, r3
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	fb03 f202 	mul.w	r2, r3, r2
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b004:	4413      	add	r3, r2
}
 800b006:	4618      	mov	r0, r3
 800b008:	370c      	adds	r7, #12
 800b00a:	46bd      	mov	sp, r7
 800b00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b010:	4770      	bx	lr

0800b012 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b012:	b580      	push	{r7, lr}
 800b014:	b086      	sub	sp, #24
 800b016:	af00      	add	r7, sp, #0
 800b018:	6078      	str	r0, [r7, #4]
 800b01a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	2b01      	cmp	r3, #1
 800b026:	d904      	bls.n	800b032 <get_fat+0x20>
 800b028:	693b      	ldr	r3, [r7, #16]
 800b02a:	699b      	ldr	r3, [r3, #24]
 800b02c:	683a      	ldr	r2, [r7, #0]
 800b02e:	429a      	cmp	r2, r3
 800b030:	d302      	bcc.n	800b038 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b032:	2301      	movs	r3, #1
 800b034:	617b      	str	r3, [r7, #20]
 800b036:	e08e      	b.n	800b156 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b038:	f04f 33ff 	mov.w	r3, #4294967295
 800b03c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	781b      	ldrb	r3, [r3, #0]
 800b042:	2b03      	cmp	r3, #3
 800b044:	d061      	beq.n	800b10a <get_fat+0xf8>
 800b046:	2b03      	cmp	r3, #3
 800b048:	dc7b      	bgt.n	800b142 <get_fat+0x130>
 800b04a:	2b01      	cmp	r3, #1
 800b04c:	d002      	beq.n	800b054 <get_fat+0x42>
 800b04e:	2b02      	cmp	r3, #2
 800b050:	d041      	beq.n	800b0d6 <get_fat+0xc4>
 800b052:	e076      	b.n	800b142 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	60fb      	str	r3, [r7, #12]
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	085b      	lsrs	r3, r3, #1
 800b05c:	68fa      	ldr	r2, [r7, #12]
 800b05e:	4413      	add	r3, r2
 800b060:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	0a5b      	lsrs	r3, r3, #9
 800b06a:	4413      	add	r3, r2
 800b06c:	4619      	mov	r1, r3
 800b06e:	6938      	ldr	r0, [r7, #16]
 800b070:	f7ff ff14 	bl	800ae9c <move_window>
 800b074:	4603      	mov	r3, r0
 800b076:	2b00      	cmp	r3, #0
 800b078:	d166      	bne.n	800b148 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	1c5a      	adds	r2, r3, #1
 800b07e:	60fa      	str	r2, [r7, #12]
 800b080:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b084:	693a      	ldr	r2, [r7, #16]
 800b086:	4413      	add	r3, r2
 800b088:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b08c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	0a5b      	lsrs	r3, r3, #9
 800b096:	4413      	add	r3, r2
 800b098:	4619      	mov	r1, r3
 800b09a:	6938      	ldr	r0, [r7, #16]
 800b09c:	f7ff fefe 	bl	800ae9c <move_window>
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d152      	bne.n	800b14c <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b0ac:	693a      	ldr	r2, [r7, #16]
 800b0ae:	4413      	add	r3, r2
 800b0b0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800b0b4:	021b      	lsls	r3, r3, #8
 800b0b6:	68ba      	ldr	r2, [r7, #8]
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b0bc:	683b      	ldr	r3, [r7, #0]
 800b0be:	f003 0301 	and.w	r3, r3, #1
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d002      	beq.n	800b0cc <get_fat+0xba>
 800b0c6:	68bb      	ldr	r3, [r7, #8]
 800b0c8:	091b      	lsrs	r3, r3, #4
 800b0ca:	e002      	b.n	800b0d2 <get_fat+0xc0>
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b0d2:	617b      	str	r3, [r7, #20]
			break;
 800b0d4:	e03f      	b.n	800b156 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b0d6:	693b      	ldr	r3, [r7, #16]
 800b0d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b0da:	683b      	ldr	r3, [r7, #0]
 800b0dc:	0a1b      	lsrs	r3, r3, #8
 800b0de:	4413      	add	r3, r2
 800b0e0:	4619      	mov	r1, r3
 800b0e2:	6938      	ldr	r0, [r7, #16]
 800b0e4:	f7ff feda 	bl	800ae9c <move_window>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	d130      	bne.n	800b150 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b0f4:	683b      	ldr	r3, [r7, #0]
 800b0f6:	005b      	lsls	r3, r3, #1
 800b0f8:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b0fc:	4413      	add	r3, r2
 800b0fe:	4618      	mov	r0, r3
 800b100:	f7ff fc1a 	bl	800a938 <ld_word>
 800b104:	4603      	mov	r3, r0
 800b106:	617b      	str	r3, [r7, #20]
			break;
 800b108:	e025      	b.n	800b156 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b10a:	693b      	ldr	r3, [r7, #16]
 800b10c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	09db      	lsrs	r3, r3, #7
 800b112:	4413      	add	r3, r2
 800b114:	4619      	mov	r1, r3
 800b116:	6938      	ldr	r0, [r7, #16]
 800b118:	f7ff fec0 	bl	800ae9c <move_window>
 800b11c:	4603      	mov	r3, r0
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d118      	bne.n	800b154 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	009b      	lsls	r3, r3, #2
 800b12c:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b130:	4413      	add	r3, r2
 800b132:	4618      	mov	r0, r3
 800b134:	f7ff fc19 	bl	800a96a <ld_dword>
 800b138:	4603      	mov	r3, r0
 800b13a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b13e:	617b      	str	r3, [r7, #20]
			break;
 800b140:	e009      	b.n	800b156 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b142:	2301      	movs	r3, #1
 800b144:	617b      	str	r3, [r7, #20]
 800b146:	e006      	b.n	800b156 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b148:	bf00      	nop
 800b14a:	e004      	b.n	800b156 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b14c:	bf00      	nop
 800b14e:	e002      	b.n	800b156 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b150:	bf00      	nop
 800b152:	e000      	b.n	800b156 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b154:	bf00      	nop
		}
	}

	return val;
 800b156:	697b      	ldr	r3, [r7, #20]
}
 800b158:	4618      	mov	r0, r3
 800b15a:	3718      	adds	r7, #24
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}

0800b160 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b160:	b590      	push	{r4, r7, lr}
 800b162:	b089      	sub	sp, #36	@ 0x24
 800b164:	af00      	add	r7, sp, #0
 800b166:	60f8      	str	r0, [r7, #12]
 800b168:	60b9      	str	r1, [r7, #8]
 800b16a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b16c:	2302      	movs	r3, #2
 800b16e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	2b01      	cmp	r3, #1
 800b174:	f240 80d9 	bls.w	800b32a <put_fat+0x1ca>
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	699b      	ldr	r3, [r3, #24]
 800b17c:	68ba      	ldr	r2, [r7, #8]
 800b17e:	429a      	cmp	r2, r3
 800b180:	f080 80d3 	bcs.w	800b32a <put_fat+0x1ca>
		switch (fs->fs_type) {
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	781b      	ldrb	r3, [r3, #0]
 800b188:	2b03      	cmp	r3, #3
 800b18a:	f000 8096 	beq.w	800b2ba <put_fat+0x15a>
 800b18e:	2b03      	cmp	r3, #3
 800b190:	f300 80cb 	bgt.w	800b32a <put_fat+0x1ca>
 800b194:	2b01      	cmp	r3, #1
 800b196:	d002      	beq.n	800b19e <put_fat+0x3e>
 800b198:	2b02      	cmp	r3, #2
 800b19a:	d06e      	beq.n	800b27a <put_fat+0x11a>
 800b19c:	e0c5      	b.n	800b32a <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b19e:	68bb      	ldr	r3, [r7, #8]
 800b1a0:	61bb      	str	r3, [r7, #24]
 800b1a2:	69bb      	ldr	r3, [r7, #24]
 800b1a4:	085b      	lsrs	r3, r3, #1
 800b1a6:	69ba      	ldr	r2, [r7, #24]
 800b1a8:	4413      	add	r3, r2
 800b1aa:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b1b0:	69bb      	ldr	r3, [r7, #24]
 800b1b2:	0a5b      	lsrs	r3, r3, #9
 800b1b4:	4413      	add	r3, r2
 800b1b6:	4619      	mov	r1, r3
 800b1b8:	68f8      	ldr	r0, [r7, #12]
 800b1ba:	f7ff fe6f 	bl	800ae9c <move_window>
 800b1be:	4603      	mov	r3, r0
 800b1c0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b1c2:	7ffb      	ldrb	r3, [r7, #31]
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	f040 80a9 	bne.w	800b31c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b1d0:	69bb      	ldr	r3, [r7, #24]
 800b1d2:	1c59      	adds	r1, r3, #1
 800b1d4:	61b9      	str	r1, [r7, #24]
 800b1d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b1da:	4413      	add	r3, r2
 800b1dc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800b1de:	68bb      	ldr	r3, [r7, #8]
 800b1e0:	f003 0301 	and.w	r3, r3, #1
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d00d      	beq.n	800b204 <put_fat+0xa4>
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	781b      	ldrb	r3, [r3, #0]
 800b1ec:	b25b      	sxtb	r3, r3
 800b1ee:	f003 030f 	and.w	r3, r3, #15
 800b1f2:	b25a      	sxtb	r2, r3
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	b25b      	sxtb	r3, r3
 800b1f8:	011b      	lsls	r3, r3, #4
 800b1fa:	b25b      	sxtb	r3, r3
 800b1fc:	4313      	orrs	r3, r2
 800b1fe:	b25b      	sxtb	r3, r3
 800b200:	b2db      	uxtb	r3, r3
 800b202:	e001      	b.n	800b208 <put_fat+0xa8>
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	b2db      	uxtb	r3, r3
 800b208:	697a      	ldr	r2, [r7, #20]
 800b20a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	2201      	movs	r2, #1
 800b210:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b216:	69bb      	ldr	r3, [r7, #24]
 800b218:	0a5b      	lsrs	r3, r3, #9
 800b21a:	4413      	add	r3, r2
 800b21c:	4619      	mov	r1, r3
 800b21e:	68f8      	ldr	r0, [r7, #12]
 800b220:	f7ff fe3c 	bl	800ae9c <move_window>
 800b224:	4603      	mov	r3, r0
 800b226:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b228:	7ffb      	ldrb	r3, [r7, #31]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d178      	bne.n	800b320 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b234:	69bb      	ldr	r3, [r7, #24]
 800b236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b23a:	4413      	add	r3, r2
 800b23c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800b23e:	68bb      	ldr	r3, [r7, #8]
 800b240:	f003 0301 	and.w	r3, r3, #1
 800b244:	2b00      	cmp	r3, #0
 800b246:	d003      	beq.n	800b250 <put_fat+0xf0>
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	091b      	lsrs	r3, r3, #4
 800b24c:	b2db      	uxtb	r3, r3
 800b24e:	e00e      	b.n	800b26e <put_fat+0x10e>
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	781b      	ldrb	r3, [r3, #0]
 800b254:	b25b      	sxtb	r3, r3
 800b256:	f023 030f 	bic.w	r3, r3, #15
 800b25a:	b25a      	sxtb	r2, r3
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	0a1b      	lsrs	r3, r3, #8
 800b260:	b25b      	sxtb	r3, r3
 800b262:	f003 030f 	and.w	r3, r3, #15
 800b266:	b25b      	sxtb	r3, r3
 800b268:	4313      	orrs	r3, r2
 800b26a:	b25b      	sxtb	r3, r3
 800b26c:	b2db      	uxtb	r3, r3
 800b26e:	697a      	ldr	r2, [r7, #20]
 800b270:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800b272:	68fb      	ldr	r3, [r7, #12]
 800b274:	2201      	movs	r2, #1
 800b276:	70da      	strb	r2, [r3, #3]
			break;
 800b278:	e057      	b.n	800b32a <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b27e:	68bb      	ldr	r3, [r7, #8]
 800b280:	0a1b      	lsrs	r3, r3, #8
 800b282:	4413      	add	r3, r2
 800b284:	4619      	mov	r1, r3
 800b286:	68f8      	ldr	r0, [r7, #12]
 800b288:	f7ff fe08 	bl	800ae9c <move_window>
 800b28c:	4603      	mov	r3, r0
 800b28e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b290:	7ffb      	ldrb	r3, [r7, #31]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d146      	bne.n	800b324 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	005b      	lsls	r3, r3, #1
 800b2a0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b2a4:	4413      	add	r3, r2
 800b2a6:	687a      	ldr	r2, [r7, #4]
 800b2a8:	b292      	uxth	r2, r2
 800b2aa:	4611      	mov	r1, r2
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	f7ff fb7f 	bl	800a9b0 <st_word>
			fs->wflag = 1;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	2201      	movs	r2, #1
 800b2b6:	70da      	strb	r2, [r3, #3]
			break;
 800b2b8:	e037      	b.n	800b32a <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	09db      	lsrs	r3, r3, #7
 800b2c2:	4413      	add	r3, r2
 800b2c4:	4619      	mov	r1, r3
 800b2c6:	68f8      	ldr	r0, [r7, #12]
 800b2c8:	f7ff fde8 	bl	800ae9c <move_window>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800b2d0:	7ffb      	ldrb	r3, [r7, #31]
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d128      	bne.n	800b328 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b2e2:	68bb      	ldr	r3, [r7, #8]
 800b2e4:	009b      	lsls	r3, r3, #2
 800b2e6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b2ea:	4413      	add	r3, r2
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	f7ff fb3c 	bl	800a96a <ld_dword>
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800b2f8:	4323      	orrs	r3, r4
 800b2fa:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	009b      	lsls	r3, r3, #2
 800b306:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b30a:	4413      	add	r3, r2
 800b30c:	6879      	ldr	r1, [r7, #4]
 800b30e:	4618      	mov	r0, r3
 800b310:	f7ff fb69 	bl	800a9e6 <st_dword>
			fs->wflag = 1;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	2201      	movs	r2, #1
 800b318:	70da      	strb	r2, [r3, #3]
			break;
 800b31a:	e006      	b.n	800b32a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b31c:	bf00      	nop
 800b31e:	e004      	b.n	800b32a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b320:	bf00      	nop
 800b322:	e002      	b.n	800b32a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b324:	bf00      	nop
 800b326:	e000      	b.n	800b32a <put_fat+0x1ca>
			if (res != FR_OK) break;
 800b328:	bf00      	nop
		}
	}
	return res;
 800b32a:	7ffb      	ldrb	r3, [r7, #31]
}
 800b32c:	4618      	mov	r0, r3
 800b32e:	3724      	adds	r7, #36	@ 0x24
 800b330:	46bd      	mov	sp, r7
 800b332:	bd90      	pop	{r4, r7, pc}

0800b334 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b088      	sub	sp, #32
 800b338:	af00      	add	r7, sp, #0
 800b33a:	60f8      	str	r0, [r7, #12]
 800b33c:	60b9      	str	r1, [r7, #8]
 800b33e:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800b340:	2300      	movs	r3, #0
 800b342:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800b34a:	68bb      	ldr	r3, [r7, #8]
 800b34c:	2b01      	cmp	r3, #1
 800b34e:	d904      	bls.n	800b35a <remove_chain+0x26>
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	699b      	ldr	r3, [r3, #24]
 800b354:	68ba      	ldr	r2, [r7, #8]
 800b356:	429a      	cmp	r2, r3
 800b358:	d301      	bcc.n	800b35e <remove_chain+0x2a>
 800b35a:	2302      	movs	r3, #2
 800b35c:	e04b      	b.n	800b3f6 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d00c      	beq.n	800b37e <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800b364:	f04f 32ff 	mov.w	r2, #4294967295
 800b368:	6879      	ldr	r1, [r7, #4]
 800b36a:	69b8      	ldr	r0, [r7, #24]
 800b36c:	f7ff fef8 	bl	800b160 <put_fat>
 800b370:	4603      	mov	r3, r0
 800b372:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800b374:	7ffb      	ldrb	r3, [r7, #31]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d001      	beq.n	800b37e <remove_chain+0x4a>
 800b37a:	7ffb      	ldrb	r3, [r7, #31]
 800b37c:	e03b      	b.n	800b3f6 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800b37e:	68b9      	ldr	r1, [r7, #8]
 800b380:	68f8      	ldr	r0, [r7, #12]
 800b382:	f7ff fe46 	bl	800b012 <get_fat>
 800b386:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d031      	beq.n	800b3f2 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800b38e:	697b      	ldr	r3, [r7, #20]
 800b390:	2b01      	cmp	r3, #1
 800b392:	d101      	bne.n	800b398 <remove_chain+0x64>
 800b394:	2302      	movs	r3, #2
 800b396:	e02e      	b.n	800b3f6 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800b398:	697b      	ldr	r3, [r7, #20]
 800b39a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b39e:	d101      	bne.n	800b3a4 <remove_chain+0x70>
 800b3a0:	2301      	movs	r3, #1
 800b3a2:	e028      	b.n	800b3f6 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	68b9      	ldr	r1, [r7, #8]
 800b3a8:	69b8      	ldr	r0, [r7, #24]
 800b3aa:	f7ff fed9 	bl	800b160 <put_fat>
 800b3ae:	4603      	mov	r3, r0
 800b3b0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800b3b2:	7ffb      	ldrb	r3, [r7, #31]
 800b3b4:	2b00      	cmp	r3, #0
 800b3b6:	d001      	beq.n	800b3bc <remove_chain+0x88>
 800b3b8:	7ffb      	ldrb	r3, [r7, #31]
 800b3ba:	e01c      	b.n	800b3f6 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800b3bc:	69bb      	ldr	r3, [r7, #24]
 800b3be:	695a      	ldr	r2, [r3, #20]
 800b3c0:	69bb      	ldr	r3, [r7, #24]
 800b3c2:	699b      	ldr	r3, [r3, #24]
 800b3c4:	3b02      	subs	r3, #2
 800b3c6:	429a      	cmp	r2, r3
 800b3c8:	d20b      	bcs.n	800b3e2 <remove_chain+0xae>
			fs->free_clst++;
 800b3ca:	69bb      	ldr	r3, [r7, #24]
 800b3cc:	695b      	ldr	r3, [r3, #20]
 800b3ce:	1c5a      	adds	r2, r3, #1
 800b3d0:	69bb      	ldr	r3, [r7, #24]
 800b3d2:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800b3d4:	69bb      	ldr	r3, [r7, #24]
 800b3d6:	791b      	ldrb	r3, [r3, #4]
 800b3d8:	f043 0301 	orr.w	r3, r3, #1
 800b3dc:	b2da      	uxtb	r2, r3
 800b3de:	69bb      	ldr	r3, [r7, #24]
 800b3e0:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800b3e2:	697b      	ldr	r3, [r7, #20]
 800b3e4:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b3e6:	69bb      	ldr	r3, [r7, #24]
 800b3e8:	699b      	ldr	r3, [r3, #24]
 800b3ea:	68ba      	ldr	r2, [r7, #8]
 800b3ec:	429a      	cmp	r2, r3
 800b3ee:	d3c6      	bcc.n	800b37e <remove_chain+0x4a>
 800b3f0:	e000      	b.n	800b3f4 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800b3f2:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800b3f4:	2300      	movs	r3, #0
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3720      	adds	r7, #32
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}

0800b3fe <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b3fe:	b580      	push	{r7, lr}
 800b400:	b088      	sub	sp, #32
 800b402:	af00      	add	r7, sp, #0
 800b404:	6078      	str	r0, [r7, #4]
 800b406:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	2b00      	cmp	r3, #0
 800b412:	d10d      	bne.n	800b430 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	691b      	ldr	r3, [r3, #16]
 800b418:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b41a:	69bb      	ldr	r3, [r7, #24]
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d004      	beq.n	800b42a <create_chain+0x2c>
 800b420:	693b      	ldr	r3, [r7, #16]
 800b422:	699b      	ldr	r3, [r3, #24]
 800b424:	69ba      	ldr	r2, [r7, #24]
 800b426:	429a      	cmp	r2, r3
 800b428:	d31b      	bcc.n	800b462 <create_chain+0x64>
 800b42a:	2301      	movs	r3, #1
 800b42c:	61bb      	str	r3, [r7, #24]
 800b42e:	e018      	b.n	800b462 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b430:	6839      	ldr	r1, [r7, #0]
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f7ff fded 	bl	800b012 <get_fat>
 800b438:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	2b01      	cmp	r3, #1
 800b43e:	d801      	bhi.n	800b444 <create_chain+0x46>
 800b440:	2301      	movs	r3, #1
 800b442:	e070      	b.n	800b526 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b44a:	d101      	bne.n	800b450 <create_chain+0x52>
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	e06a      	b.n	800b526 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b450:	693b      	ldr	r3, [r7, #16]
 800b452:	699b      	ldr	r3, [r3, #24]
 800b454:	68fa      	ldr	r2, [r7, #12]
 800b456:	429a      	cmp	r2, r3
 800b458:	d201      	bcs.n	800b45e <create_chain+0x60>
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	e063      	b.n	800b526 <create_chain+0x128>
		scl = clst;
 800b45e:	683b      	ldr	r3, [r7, #0]
 800b460:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b462:	69bb      	ldr	r3, [r7, #24]
 800b464:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b466:	69fb      	ldr	r3, [r7, #28]
 800b468:	3301      	adds	r3, #1
 800b46a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	699b      	ldr	r3, [r3, #24]
 800b470:	69fa      	ldr	r2, [r7, #28]
 800b472:	429a      	cmp	r2, r3
 800b474:	d307      	bcc.n	800b486 <create_chain+0x88>
				ncl = 2;
 800b476:	2302      	movs	r3, #2
 800b478:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b47a:	69fa      	ldr	r2, [r7, #28]
 800b47c:	69bb      	ldr	r3, [r7, #24]
 800b47e:	429a      	cmp	r2, r3
 800b480:	d901      	bls.n	800b486 <create_chain+0x88>
 800b482:	2300      	movs	r3, #0
 800b484:	e04f      	b.n	800b526 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b486:	69f9      	ldr	r1, [r7, #28]
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f7ff fdc2 	bl	800b012 <get_fat>
 800b48e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	2b00      	cmp	r3, #0
 800b494:	d00e      	beq.n	800b4b4 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	2b01      	cmp	r3, #1
 800b49a:	d003      	beq.n	800b4a4 <create_chain+0xa6>
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4a2:	d101      	bne.n	800b4a8 <create_chain+0xaa>
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	e03e      	b.n	800b526 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800b4a8:	69fa      	ldr	r2, [r7, #28]
 800b4aa:	69bb      	ldr	r3, [r7, #24]
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	d1da      	bne.n	800b466 <create_chain+0x68>
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	e038      	b.n	800b526 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800b4b4:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b4b6:	f04f 32ff 	mov.w	r2, #4294967295
 800b4ba:	69f9      	ldr	r1, [r7, #28]
 800b4bc:	6938      	ldr	r0, [r7, #16]
 800b4be:	f7ff fe4f 	bl	800b160 <put_fat>
 800b4c2:	4603      	mov	r3, r0
 800b4c4:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b4c6:	7dfb      	ldrb	r3, [r7, #23]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d109      	bne.n	800b4e0 <create_chain+0xe2>
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d006      	beq.n	800b4e0 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b4d2:	69fa      	ldr	r2, [r7, #28]
 800b4d4:	6839      	ldr	r1, [r7, #0]
 800b4d6:	6938      	ldr	r0, [r7, #16]
 800b4d8:	f7ff fe42 	bl	800b160 <put_fat>
 800b4dc:	4603      	mov	r3, r0
 800b4de:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b4e0:	7dfb      	ldrb	r3, [r7, #23]
 800b4e2:	2b00      	cmp	r3, #0
 800b4e4:	d116      	bne.n	800b514 <create_chain+0x116>
		fs->last_clst = ncl;
 800b4e6:	693b      	ldr	r3, [r7, #16]
 800b4e8:	69fa      	ldr	r2, [r7, #28]
 800b4ea:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b4ec:	693b      	ldr	r3, [r7, #16]
 800b4ee:	695a      	ldr	r2, [r3, #20]
 800b4f0:	693b      	ldr	r3, [r7, #16]
 800b4f2:	699b      	ldr	r3, [r3, #24]
 800b4f4:	3b02      	subs	r3, #2
 800b4f6:	429a      	cmp	r2, r3
 800b4f8:	d804      	bhi.n	800b504 <create_chain+0x106>
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	695b      	ldr	r3, [r3, #20]
 800b4fe:	1e5a      	subs	r2, r3, #1
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800b504:	693b      	ldr	r3, [r7, #16]
 800b506:	791b      	ldrb	r3, [r3, #4]
 800b508:	f043 0301 	orr.w	r3, r3, #1
 800b50c:	b2da      	uxtb	r2, r3
 800b50e:	693b      	ldr	r3, [r7, #16]
 800b510:	711a      	strb	r2, [r3, #4]
 800b512:	e007      	b.n	800b524 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b514:	7dfb      	ldrb	r3, [r7, #23]
 800b516:	2b01      	cmp	r3, #1
 800b518:	d102      	bne.n	800b520 <create_chain+0x122>
 800b51a:	f04f 33ff 	mov.w	r3, #4294967295
 800b51e:	e000      	b.n	800b522 <create_chain+0x124>
 800b520:	2301      	movs	r3, #1
 800b522:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b524:	69fb      	ldr	r3, [r7, #28]
}
 800b526:	4618      	mov	r0, r3
 800b528:	3720      	adds	r7, #32
 800b52a:	46bd      	mov	sp, r7
 800b52c:	bd80      	pop	{r7, pc}

0800b52e <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b52e:	b480      	push	{r7}
 800b530:	b087      	sub	sp, #28
 800b532:	af00      	add	r7, sp, #0
 800b534:	6078      	str	r0, [r7, #4]
 800b536:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b542:	3304      	adds	r3, #4
 800b544:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	0a5b      	lsrs	r3, r3, #9
 800b54a:	68fa      	ldr	r2, [r7, #12]
 800b54c:	8952      	ldrh	r2, [r2, #10]
 800b54e:	fbb3 f3f2 	udiv	r3, r3, r2
 800b552:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b554:	693b      	ldr	r3, [r7, #16]
 800b556:	1d1a      	adds	r2, r3, #4
 800b558:	613a      	str	r2, [r7, #16]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b55e:	68bb      	ldr	r3, [r7, #8]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d101      	bne.n	800b568 <clmt_clust+0x3a>
 800b564:	2300      	movs	r3, #0
 800b566:	e010      	b.n	800b58a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800b568:	697a      	ldr	r2, [r7, #20]
 800b56a:	68bb      	ldr	r3, [r7, #8]
 800b56c:	429a      	cmp	r2, r3
 800b56e:	d307      	bcc.n	800b580 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800b570:	697a      	ldr	r2, [r7, #20]
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	1ad3      	subs	r3, r2, r3
 800b576:	617b      	str	r3, [r7, #20]
 800b578:	693b      	ldr	r3, [r7, #16]
 800b57a:	3304      	adds	r3, #4
 800b57c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b57e:	e7e9      	b.n	800b554 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800b580:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b582:	693b      	ldr	r3, [r7, #16]
 800b584:	681a      	ldr	r2, [r3, #0]
 800b586:	697b      	ldr	r3, [r7, #20]
 800b588:	4413      	add	r3, r2
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	371c      	adds	r7, #28
 800b58e:	46bd      	mov	sp, r7
 800b590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b594:	4770      	bx	lr

0800b596 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b596:	b580      	push	{r7, lr}
 800b598:	b086      	sub	sp, #24
 800b59a:	af00      	add	r7, sp, #0
 800b59c:	6078      	str	r0, [r7, #4]
 800b59e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b5ac:	d204      	bcs.n	800b5b8 <dir_sdi+0x22>
 800b5ae:	683b      	ldr	r3, [r7, #0]
 800b5b0:	f003 031f 	and.w	r3, r3, #31
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d001      	beq.n	800b5bc <dir_sdi+0x26>
		return FR_INT_ERR;
 800b5b8:	2302      	movs	r3, #2
 800b5ba:	e063      	b.n	800b684 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	683a      	ldr	r2, [r7, #0]
 800b5c0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	689b      	ldr	r3, [r3, #8]
 800b5c6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b5c8:	697b      	ldr	r3, [r7, #20]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d106      	bne.n	800b5dc <dir_sdi+0x46>
 800b5ce:	693b      	ldr	r3, [r7, #16]
 800b5d0:	781b      	ldrb	r3, [r3, #0]
 800b5d2:	2b02      	cmp	r3, #2
 800b5d4:	d902      	bls.n	800b5dc <dir_sdi+0x46>
		clst = fs->dirbase;
 800b5d6:	693b      	ldr	r3, [r7, #16]
 800b5d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b5da:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d10c      	bne.n	800b5fc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b5e2:	683b      	ldr	r3, [r7, #0]
 800b5e4:	095b      	lsrs	r3, r3, #5
 800b5e6:	693a      	ldr	r2, [r7, #16]
 800b5e8:	8912      	ldrh	r2, [r2, #8]
 800b5ea:	4293      	cmp	r3, r2
 800b5ec:	d301      	bcc.n	800b5f2 <dir_sdi+0x5c>
 800b5ee:	2302      	movs	r3, #2
 800b5f0:	e048      	b.n	800b684 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	61da      	str	r2, [r3, #28]
 800b5fa:	e029      	b.n	800b650 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b5fc:	693b      	ldr	r3, [r7, #16]
 800b5fe:	895b      	ldrh	r3, [r3, #10]
 800b600:	025b      	lsls	r3, r3, #9
 800b602:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b604:	e019      	b.n	800b63a <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	6979      	ldr	r1, [r7, #20]
 800b60a:	4618      	mov	r0, r3
 800b60c:	f7ff fd01 	bl	800b012 <get_fat>
 800b610:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b612:	697b      	ldr	r3, [r7, #20]
 800b614:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b618:	d101      	bne.n	800b61e <dir_sdi+0x88>
 800b61a:	2301      	movs	r3, #1
 800b61c:	e032      	b.n	800b684 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b61e:	697b      	ldr	r3, [r7, #20]
 800b620:	2b01      	cmp	r3, #1
 800b622:	d904      	bls.n	800b62e <dir_sdi+0x98>
 800b624:	693b      	ldr	r3, [r7, #16]
 800b626:	699b      	ldr	r3, [r3, #24]
 800b628:	697a      	ldr	r2, [r7, #20]
 800b62a:	429a      	cmp	r2, r3
 800b62c:	d301      	bcc.n	800b632 <dir_sdi+0x9c>
 800b62e:	2302      	movs	r3, #2
 800b630:	e028      	b.n	800b684 <dir_sdi+0xee>
			ofs -= csz;
 800b632:	683a      	ldr	r2, [r7, #0]
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	1ad3      	subs	r3, r2, r3
 800b638:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b63a:	683a      	ldr	r2, [r7, #0]
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	429a      	cmp	r2, r3
 800b640:	d2e1      	bcs.n	800b606 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800b642:	6979      	ldr	r1, [r7, #20]
 800b644:	6938      	ldr	r0, [r7, #16]
 800b646:	f7ff fcc5 	bl	800afd4 <clust2sect>
 800b64a:	4602      	mov	r2, r0
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	697a      	ldr	r2, [r7, #20]
 800b654:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	69db      	ldr	r3, [r3, #28]
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d101      	bne.n	800b662 <dir_sdi+0xcc>
 800b65e:	2302      	movs	r3, #2
 800b660:	e010      	b.n	800b684 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	69da      	ldr	r2, [r3, #28]
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	0a5b      	lsrs	r3, r3, #9
 800b66a:	441a      	add	r2, r3
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b670:	693b      	ldr	r3, [r7, #16]
 800b672:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b67c:	441a      	add	r2, r3
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b682:	2300      	movs	r3, #0
}
 800b684:	4618      	mov	r0, r3
 800b686:	3718      	adds	r7, #24
 800b688:	46bd      	mov	sp, r7
 800b68a:	bd80      	pop	{r7, pc}

0800b68c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b68c:	b580      	push	{r7, lr}
 800b68e:	b086      	sub	sp, #24
 800b690:	af00      	add	r7, sp, #0
 800b692:	6078      	str	r0, [r7, #4]
 800b694:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	695b      	ldr	r3, [r3, #20]
 800b6a0:	3320      	adds	r3, #32
 800b6a2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	69db      	ldr	r3, [r3, #28]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d003      	beq.n	800b6b4 <dir_next+0x28>
 800b6ac:	68bb      	ldr	r3, [r7, #8]
 800b6ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b6b2:	d301      	bcc.n	800b6b8 <dir_next+0x2c>
 800b6b4:	2304      	movs	r3, #4
 800b6b6:	e0aa      	b.n	800b80e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	f040 8098 	bne.w	800b7f4 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	69db      	ldr	r3, [r3, #28]
 800b6c8:	1c5a      	adds	r2, r3, #1
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	699b      	ldr	r3, [r3, #24]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d10b      	bne.n	800b6ee <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	095b      	lsrs	r3, r3, #5
 800b6da:	68fa      	ldr	r2, [r7, #12]
 800b6dc:	8912      	ldrh	r2, [r2, #8]
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	f0c0 8088 	bcc.w	800b7f4 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	61da      	str	r2, [r3, #28]
 800b6ea:	2304      	movs	r3, #4
 800b6ec:	e08f      	b.n	800b80e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b6ee:	68bb      	ldr	r3, [r7, #8]
 800b6f0:	0a5b      	lsrs	r3, r3, #9
 800b6f2:	68fa      	ldr	r2, [r7, #12]
 800b6f4:	8952      	ldrh	r2, [r2, #10]
 800b6f6:	3a01      	subs	r2, #1
 800b6f8:	4013      	ands	r3, r2
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d17a      	bne.n	800b7f4 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b6fe:	687a      	ldr	r2, [r7, #4]
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	699b      	ldr	r3, [r3, #24]
 800b704:	4619      	mov	r1, r3
 800b706:	4610      	mov	r0, r2
 800b708:	f7ff fc83 	bl	800b012 <get_fat>
 800b70c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b70e:	697b      	ldr	r3, [r7, #20]
 800b710:	2b01      	cmp	r3, #1
 800b712:	d801      	bhi.n	800b718 <dir_next+0x8c>
 800b714:	2302      	movs	r3, #2
 800b716:	e07a      	b.n	800b80e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b71e:	d101      	bne.n	800b724 <dir_next+0x98>
 800b720:	2301      	movs	r3, #1
 800b722:	e074      	b.n	800b80e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	699b      	ldr	r3, [r3, #24]
 800b728:	697a      	ldr	r2, [r7, #20]
 800b72a:	429a      	cmp	r2, r3
 800b72c:	d358      	bcc.n	800b7e0 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b72e:	683b      	ldr	r3, [r7, #0]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d104      	bne.n	800b73e <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2200      	movs	r2, #0
 800b738:	61da      	str	r2, [r3, #28]
 800b73a:	2304      	movs	r3, #4
 800b73c:	e067      	b.n	800b80e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b73e:	687a      	ldr	r2, [r7, #4]
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	699b      	ldr	r3, [r3, #24]
 800b744:	4619      	mov	r1, r3
 800b746:	4610      	mov	r0, r2
 800b748:	f7ff fe59 	bl	800b3fe <create_chain>
 800b74c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b74e:	697b      	ldr	r3, [r7, #20]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d101      	bne.n	800b758 <dir_next+0xcc>
 800b754:	2307      	movs	r3, #7
 800b756:	e05a      	b.n	800b80e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b758:	697b      	ldr	r3, [r7, #20]
 800b75a:	2b01      	cmp	r3, #1
 800b75c:	d101      	bne.n	800b762 <dir_next+0xd6>
 800b75e:	2302      	movs	r3, #2
 800b760:	e055      	b.n	800b80e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b768:	d101      	bne.n	800b76e <dir_next+0xe2>
 800b76a:	2301      	movs	r3, #1
 800b76c:	e04f      	b.n	800b80e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b76e:	68f8      	ldr	r0, [r7, #12]
 800b770:	f7ff fb50 	bl	800ae14 <sync_window>
 800b774:	4603      	mov	r3, r0
 800b776:	2b00      	cmp	r3, #0
 800b778:	d001      	beq.n	800b77e <dir_next+0xf2>
 800b77a:	2301      	movs	r3, #1
 800b77c:	e047      	b.n	800b80e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	3334      	adds	r3, #52	@ 0x34
 800b782:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b786:	2100      	movs	r1, #0
 800b788:	4618      	mov	r0, r3
 800b78a:	f7ff f979 	bl	800aa80 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b78e:	2300      	movs	r3, #0
 800b790:	613b      	str	r3, [r7, #16]
 800b792:	6979      	ldr	r1, [r7, #20]
 800b794:	68f8      	ldr	r0, [r7, #12]
 800b796:	f7ff fc1d 	bl	800afd4 <clust2sect>
 800b79a:	4602      	mov	r2, r0
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	631a      	str	r2, [r3, #48]	@ 0x30
 800b7a0:	e012      	b.n	800b7c8 <dir_next+0x13c>
						fs->wflag = 1;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b7a8:	68f8      	ldr	r0, [r7, #12]
 800b7aa:	f7ff fb33 	bl	800ae14 <sync_window>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	2b00      	cmp	r3, #0
 800b7b2:	d001      	beq.n	800b7b8 <dir_next+0x12c>
 800b7b4:	2301      	movs	r3, #1
 800b7b6:	e02a      	b.n	800b80e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b7b8:	693b      	ldr	r3, [r7, #16]
 800b7ba:	3301      	adds	r3, #1
 800b7bc:	613b      	str	r3, [r7, #16]
 800b7be:	68fb      	ldr	r3, [r7, #12]
 800b7c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b7c2:	1c5a      	adds	r2, r3, #1
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	631a      	str	r2, [r3, #48]	@ 0x30
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	895b      	ldrh	r3, [r3, #10]
 800b7cc:	461a      	mov	r2, r3
 800b7ce:	693b      	ldr	r3, [r7, #16]
 800b7d0:	4293      	cmp	r3, r2
 800b7d2:	d3e6      	bcc.n	800b7a2 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800b7d8:	693b      	ldr	r3, [r7, #16]
 800b7da:	1ad2      	subs	r2, r2, r3
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	697a      	ldr	r2, [r7, #20]
 800b7e4:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b7e6:	6979      	ldr	r1, [r7, #20]
 800b7e8:	68f8      	ldr	r0, [r7, #12]
 800b7ea:	f7ff fbf3 	bl	800afd4 <clust2sect>
 800b7ee:	4602      	mov	r2, r0
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	68ba      	ldr	r2, [r7, #8]
 800b7f8:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800b800:	68bb      	ldr	r3, [r7, #8]
 800b802:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b806:	441a      	add	r2, r3
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b80c:	2300      	movs	r3, #0
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3718      	adds	r7, #24
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}

0800b816 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b816:	b580      	push	{r7, lr}
 800b818:	b086      	sub	sp, #24
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	6078      	str	r0, [r7, #4]
 800b81e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	681b      	ldr	r3, [r3, #0]
 800b824:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b826:	2100      	movs	r1, #0
 800b828:	6878      	ldr	r0, [r7, #4]
 800b82a:	f7ff feb4 	bl	800b596 <dir_sdi>
 800b82e:	4603      	mov	r3, r0
 800b830:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b832:	7dfb      	ldrb	r3, [r7, #23]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d12b      	bne.n	800b890 <dir_alloc+0x7a>
		n = 0;
 800b838:	2300      	movs	r3, #0
 800b83a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	69db      	ldr	r3, [r3, #28]
 800b840:	4619      	mov	r1, r3
 800b842:	68f8      	ldr	r0, [r7, #12]
 800b844:	f7ff fb2a 	bl	800ae9c <move_window>
 800b848:	4603      	mov	r3, r0
 800b84a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b84c:	7dfb      	ldrb	r3, [r7, #23]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d11d      	bne.n	800b88e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	6a1b      	ldr	r3, [r3, #32]
 800b856:	781b      	ldrb	r3, [r3, #0]
 800b858:	2be5      	cmp	r3, #229	@ 0xe5
 800b85a:	d004      	beq.n	800b866 <dir_alloc+0x50>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6a1b      	ldr	r3, [r3, #32]
 800b860:	781b      	ldrb	r3, [r3, #0]
 800b862:	2b00      	cmp	r3, #0
 800b864:	d107      	bne.n	800b876 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b866:	693b      	ldr	r3, [r7, #16]
 800b868:	3301      	adds	r3, #1
 800b86a:	613b      	str	r3, [r7, #16]
 800b86c:	693a      	ldr	r2, [r7, #16]
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	429a      	cmp	r2, r3
 800b872:	d102      	bne.n	800b87a <dir_alloc+0x64>
 800b874:	e00c      	b.n	800b890 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b876:	2300      	movs	r3, #0
 800b878:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b87a:	2101      	movs	r1, #1
 800b87c:	6878      	ldr	r0, [r7, #4]
 800b87e:	f7ff ff05 	bl	800b68c <dir_next>
 800b882:	4603      	mov	r3, r0
 800b884:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b886:	7dfb      	ldrb	r3, [r7, #23]
 800b888:	2b00      	cmp	r3, #0
 800b88a:	d0d7      	beq.n	800b83c <dir_alloc+0x26>
 800b88c:	e000      	b.n	800b890 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b88e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b890:	7dfb      	ldrb	r3, [r7, #23]
 800b892:	2b04      	cmp	r3, #4
 800b894:	d101      	bne.n	800b89a <dir_alloc+0x84>
 800b896:	2307      	movs	r3, #7
 800b898:	75fb      	strb	r3, [r7, #23]
	return res;
 800b89a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3718      	adds	r7, #24
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}

0800b8a4 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b084      	sub	sp, #16
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	6078      	str	r0, [r7, #4]
 800b8ac:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b8ae:	683b      	ldr	r3, [r7, #0]
 800b8b0:	331a      	adds	r3, #26
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	f7ff f840 	bl	800a938 <ld_word>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	781b      	ldrb	r3, [r3, #0]
 800b8c0:	2b03      	cmp	r3, #3
 800b8c2:	d109      	bne.n	800b8d8 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	3314      	adds	r3, #20
 800b8c8:	4618      	mov	r0, r3
 800b8ca:	f7ff f835 	bl	800a938 <ld_word>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	041b      	lsls	r3, r3, #16
 800b8d2:	68fa      	ldr	r2, [r7, #12]
 800b8d4:	4313      	orrs	r3, r2
 800b8d6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b8d8:	68fb      	ldr	r3, [r7, #12]
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3710      	adds	r7, #16
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}

0800b8e2 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b8e2:	b580      	push	{r7, lr}
 800b8e4:	b084      	sub	sp, #16
 800b8e6:	af00      	add	r7, sp, #0
 800b8e8:	60f8      	str	r0, [r7, #12]
 800b8ea:	60b9      	str	r1, [r7, #8]
 800b8ec:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b8ee:	68bb      	ldr	r3, [r7, #8]
 800b8f0:	331a      	adds	r3, #26
 800b8f2:	687a      	ldr	r2, [r7, #4]
 800b8f4:	b292      	uxth	r2, r2
 800b8f6:	4611      	mov	r1, r2
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	f7ff f859 	bl	800a9b0 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	781b      	ldrb	r3, [r3, #0]
 800b902:	2b03      	cmp	r3, #3
 800b904:	d109      	bne.n	800b91a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	f103 0214 	add.w	r2, r3, #20
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	0c1b      	lsrs	r3, r3, #16
 800b910:	b29b      	uxth	r3, r3
 800b912:	4619      	mov	r1, r3
 800b914:	4610      	mov	r0, r2
 800b916:	f7ff f84b 	bl	800a9b0 <st_word>
	}
}
 800b91a:	bf00      	nop
 800b91c:	3710      	adds	r7, #16
 800b91e:	46bd      	mov	sp, r7
 800b920:	bd80      	pop	{r7, pc}
	...

0800b924 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800b924:	b590      	push	{r4, r7, lr}
 800b926:	b087      	sub	sp, #28
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
 800b92c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	331a      	adds	r3, #26
 800b932:	4618      	mov	r0, r3
 800b934:	f7ff f800 	bl	800a938 <ld_word>
 800b938:	4603      	mov	r3, r0
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d001      	beq.n	800b942 <cmp_lfn+0x1e>
 800b93e:	2300      	movs	r3, #0
 800b940:	e059      	b.n	800b9f6 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800b942:	683b      	ldr	r3, [r7, #0]
 800b944:	781b      	ldrb	r3, [r3, #0]
 800b946:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b94a:	1e5a      	subs	r2, r3, #1
 800b94c:	4613      	mov	r3, r2
 800b94e:	005b      	lsls	r3, r3, #1
 800b950:	4413      	add	r3, r2
 800b952:	009b      	lsls	r3, r3, #2
 800b954:	4413      	add	r3, r2
 800b956:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b958:	2301      	movs	r3, #1
 800b95a:	81fb      	strh	r3, [r7, #14]
 800b95c:	2300      	movs	r3, #0
 800b95e:	613b      	str	r3, [r7, #16]
 800b960:	e033      	b.n	800b9ca <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800b962:	4a27      	ldr	r2, [pc, #156]	@ (800ba00 <cmp_lfn+0xdc>)
 800b964:	693b      	ldr	r3, [r7, #16]
 800b966:	4413      	add	r3, r2
 800b968:	781b      	ldrb	r3, [r3, #0]
 800b96a:	461a      	mov	r2, r3
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	4413      	add	r3, r2
 800b970:	4618      	mov	r0, r3
 800b972:	f7fe ffe1 	bl	800a938 <ld_word>
 800b976:	4603      	mov	r3, r0
 800b978:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800b97a:	89fb      	ldrh	r3, [r7, #14]
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d01a      	beq.n	800b9b6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800b980:	697b      	ldr	r3, [r7, #20]
 800b982:	2bfe      	cmp	r3, #254	@ 0xfe
 800b984:	d812      	bhi.n	800b9ac <cmp_lfn+0x88>
 800b986:	89bb      	ldrh	r3, [r7, #12]
 800b988:	4618      	mov	r0, r3
 800b98a:	f001 ff0b 	bl	800d7a4 <ff_wtoupper>
 800b98e:	4603      	mov	r3, r0
 800b990:	461c      	mov	r4, r3
 800b992:	697b      	ldr	r3, [r7, #20]
 800b994:	1c5a      	adds	r2, r3, #1
 800b996:	617a      	str	r2, [r7, #20]
 800b998:	005b      	lsls	r3, r3, #1
 800b99a:	687a      	ldr	r2, [r7, #4]
 800b99c:	4413      	add	r3, r2
 800b99e:	881b      	ldrh	r3, [r3, #0]
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f001 feff 	bl	800d7a4 <ff_wtoupper>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	429c      	cmp	r4, r3
 800b9aa:	d001      	beq.n	800b9b0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	e022      	b.n	800b9f6 <cmp_lfn+0xd2>
			}
			wc = uc;
 800b9b0:	89bb      	ldrh	r3, [r7, #12]
 800b9b2:	81fb      	strh	r3, [r7, #14]
 800b9b4:	e006      	b.n	800b9c4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800b9b6:	89bb      	ldrh	r3, [r7, #12]
 800b9b8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b9bc:	4293      	cmp	r3, r2
 800b9be:	d001      	beq.n	800b9c4 <cmp_lfn+0xa0>
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	e018      	b.n	800b9f6 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b9c4:	693b      	ldr	r3, [r7, #16]
 800b9c6:	3301      	adds	r3, #1
 800b9c8:	613b      	str	r3, [r7, #16]
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	2b0c      	cmp	r3, #12
 800b9ce:	d9c8      	bls.n	800b962 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	781b      	ldrb	r3, [r3, #0]
 800b9d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d00b      	beq.n	800b9f4 <cmp_lfn+0xd0>
 800b9dc:	89fb      	ldrh	r3, [r7, #14]
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d008      	beq.n	800b9f4 <cmp_lfn+0xd0>
 800b9e2:	697b      	ldr	r3, [r7, #20]
 800b9e4:	005b      	lsls	r3, r3, #1
 800b9e6:	687a      	ldr	r2, [r7, #4]
 800b9e8:	4413      	add	r3, r2
 800b9ea:	881b      	ldrh	r3, [r3, #0]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	d001      	beq.n	800b9f4 <cmp_lfn+0xd0>
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	e000      	b.n	800b9f6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800b9f4:	2301      	movs	r3, #1
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	371c      	adds	r7, #28
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd90      	pop	{r4, r7, pc}
 800b9fe:	bf00      	nop
 800ba00:	0801360c 	.word	0x0801360c

0800ba04 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b088      	sub	sp, #32
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	60f8      	str	r0, [r7, #12]
 800ba0c:	60b9      	str	r1, [r7, #8]
 800ba0e:	4611      	mov	r1, r2
 800ba10:	461a      	mov	r2, r3
 800ba12:	460b      	mov	r3, r1
 800ba14:	71fb      	strb	r3, [r7, #7]
 800ba16:	4613      	mov	r3, r2
 800ba18:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800ba1a:	68bb      	ldr	r3, [r7, #8]
 800ba1c:	330d      	adds	r3, #13
 800ba1e:	79ba      	ldrb	r2, [r7, #6]
 800ba20:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800ba22:	68bb      	ldr	r3, [r7, #8]
 800ba24:	330b      	adds	r3, #11
 800ba26:	220f      	movs	r2, #15
 800ba28:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800ba2a:	68bb      	ldr	r3, [r7, #8]
 800ba2c:	330c      	adds	r3, #12
 800ba2e:	2200      	movs	r2, #0
 800ba30:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	331a      	adds	r3, #26
 800ba36:	2100      	movs	r1, #0
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f7fe ffb9 	bl	800a9b0 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800ba3e:	79fb      	ldrb	r3, [r7, #7]
 800ba40:	1e5a      	subs	r2, r3, #1
 800ba42:	4613      	mov	r3, r2
 800ba44:	005b      	lsls	r3, r3, #1
 800ba46:	4413      	add	r3, r2
 800ba48:	009b      	lsls	r3, r3, #2
 800ba4a:	4413      	add	r3, r2
 800ba4c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800ba4e:	2300      	movs	r3, #0
 800ba50:	82fb      	strh	r3, [r7, #22]
 800ba52:	2300      	movs	r3, #0
 800ba54:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800ba56:	8afb      	ldrh	r3, [r7, #22]
 800ba58:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ba5c:	4293      	cmp	r3, r2
 800ba5e:	d007      	beq.n	800ba70 <put_lfn+0x6c>
 800ba60:	69fb      	ldr	r3, [r7, #28]
 800ba62:	1c5a      	adds	r2, r3, #1
 800ba64:	61fa      	str	r2, [r7, #28]
 800ba66:	005b      	lsls	r3, r3, #1
 800ba68:	68fa      	ldr	r2, [r7, #12]
 800ba6a:	4413      	add	r3, r2
 800ba6c:	881b      	ldrh	r3, [r3, #0]
 800ba6e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800ba70:	4a17      	ldr	r2, [pc, #92]	@ (800bad0 <put_lfn+0xcc>)
 800ba72:	69bb      	ldr	r3, [r7, #24]
 800ba74:	4413      	add	r3, r2
 800ba76:	781b      	ldrb	r3, [r3, #0]
 800ba78:	461a      	mov	r2, r3
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	4413      	add	r3, r2
 800ba7e:	8afa      	ldrh	r2, [r7, #22]
 800ba80:	4611      	mov	r1, r2
 800ba82:	4618      	mov	r0, r3
 800ba84:	f7fe ff94 	bl	800a9b0 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800ba88:	8afb      	ldrh	r3, [r7, #22]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d102      	bne.n	800ba94 <put_lfn+0x90>
 800ba8e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ba92:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800ba94:	69bb      	ldr	r3, [r7, #24]
 800ba96:	3301      	adds	r3, #1
 800ba98:	61bb      	str	r3, [r7, #24]
 800ba9a:	69bb      	ldr	r3, [r7, #24]
 800ba9c:	2b0c      	cmp	r3, #12
 800ba9e:	d9da      	bls.n	800ba56 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800baa0:	8afb      	ldrh	r3, [r7, #22]
 800baa2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800baa6:	4293      	cmp	r3, r2
 800baa8:	d006      	beq.n	800bab8 <put_lfn+0xb4>
 800baaa:	69fb      	ldr	r3, [r7, #28]
 800baac:	005b      	lsls	r3, r3, #1
 800baae:	68fa      	ldr	r2, [r7, #12]
 800bab0:	4413      	add	r3, r2
 800bab2:	881b      	ldrh	r3, [r3, #0]
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d103      	bne.n	800bac0 <put_lfn+0xbc>
 800bab8:	79fb      	ldrb	r3, [r7, #7]
 800baba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800babe:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800bac0:	68bb      	ldr	r3, [r7, #8]
 800bac2:	79fa      	ldrb	r2, [r7, #7]
 800bac4:	701a      	strb	r2, [r3, #0]
}
 800bac6:	bf00      	nop
 800bac8:	3720      	adds	r7, #32
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}
 800bace:	bf00      	nop
 800bad0:	0801360c 	.word	0x0801360c

0800bad4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b08c      	sub	sp, #48	@ 0x30
 800bad8:	af00      	add	r7, sp, #0
 800bada:	60f8      	str	r0, [r7, #12]
 800badc:	60b9      	str	r1, [r7, #8]
 800bade:	607a      	str	r2, [r7, #4]
 800bae0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800bae2:	220b      	movs	r2, #11
 800bae4:	68b9      	ldr	r1, [r7, #8]
 800bae6:	68f8      	ldr	r0, [r7, #12]
 800bae8:	f7fe ffa9 	bl	800aa3e <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800baec:	683b      	ldr	r3, [r7, #0]
 800baee:	2b05      	cmp	r3, #5
 800baf0:	d92b      	bls.n	800bb4a <gen_numname+0x76>
		sr = seq;
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800baf6:	e022      	b.n	800bb3e <gen_numname+0x6a>
			wc = *lfn++;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	1c9a      	adds	r2, r3, #2
 800bafc:	607a      	str	r2, [r7, #4]
 800bafe:	881b      	ldrh	r3, [r3, #0]
 800bb00:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800bb02:	2300      	movs	r3, #0
 800bb04:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb06:	e017      	b.n	800bb38 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800bb08:	69fb      	ldr	r3, [r7, #28]
 800bb0a:	005a      	lsls	r2, r3, #1
 800bb0c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bb0e:	f003 0301 	and.w	r3, r3, #1
 800bb12:	4413      	add	r3, r2
 800bb14:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800bb16:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800bb18:	085b      	lsrs	r3, r3, #1
 800bb1a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800bb1c:	69fb      	ldr	r3, [r7, #28]
 800bb1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d005      	beq.n	800bb32 <gen_numname+0x5e>
 800bb26:	69fb      	ldr	r3, [r7, #28]
 800bb28:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800bb2c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800bb30:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800bb32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb34:	3301      	adds	r3, #1
 800bb36:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bb38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb3a:	2b0f      	cmp	r3, #15
 800bb3c:	d9e4      	bls.n	800bb08 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	881b      	ldrh	r3, [r3, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d1d8      	bne.n	800baf8 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800bb46:	69fb      	ldr	r3, [r7, #28]
 800bb48:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800bb4a:	2307      	movs	r3, #7
 800bb4c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	b2db      	uxtb	r3, r3
 800bb52:	f003 030f 	and.w	r3, r3, #15
 800bb56:	b2db      	uxtb	r3, r3
 800bb58:	3330      	adds	r3, #48	@ 0x30
 800bb5a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800bb5e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bb62:	2b39      	cmp	r3, #57	@ 0x39
 800bb64:	d904      	bls.n	800bb70 <gen_numname+0x9c>
 800bb66:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bb6a:	3307      	adds	r3, #7
 800bb6c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800bb70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb72:	1e5a      	subs	r2, r3, #1
 800bb74:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bb76:	3330      	adds	r3, #48	@ 0x30
 800bb78:	443b      	add	r3, r7
 800bb7a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800bb7e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	091b      	lsrs	r3, r3, #4
 800bb86:	603b      	str	r3, [r7, #0]
	} while (seq);
 800bb88:	683b      	ldr	r3, [r7, #0]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d1df      	bne.n	800bb4e <gen_numname+0x7a>
	ns[i] = '~';
 800bb8e:	f107 0214 	add.w	r2, r7, #20
 800bb92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bb94:	4413      	add	r3, r2
 800bb96:	227e      	movs	r2, #126	@ 0x7e
 800bb98:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bb9e:	e002      	b.n	800bba6 <gen_numname+0xd2>
 800bba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bba2:	3301      	adds	r3, #1
 800bba4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bba8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	d205      	bcs.n	800bbba <gen_numname+0xe6>
 800bbae:	68fa      	ldr	r2, [r7, #12]
 800bbb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbb2:	4413      	add	r3, r2
 800bbb4:	781b      	ldrb	r3, [r3, #0]
 800bbb6:	2b20      	cmp	r3, #32
 800bbb8:	d1f2      	bne.n	800bba0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800bbba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbbc:	2b07      	cmp	r3, #7
 800bbbe:	d807      	bhi.n	800bbd0 <gen_numname+0xfc>
 800bbc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbc2:	1c5a      	adds	r2, r3, #1
 800bbc4:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bbc6:	3330      	adds	r3, #48	@ 0x30
 800bbc8:	443b      	add	r3, r7
 800bbca:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800bbce:	e000      	b.n	800bbd2 <gen_numname+0xfe>
 800bbd0:	2120      	movs	r1, #32
 800bbd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbd4:	1c5a      	adds	r2, r3, #1
 800bbd6:	627a      	str	r2, [r7, #36]	@ 0x24
 800bbd8:	68fa      	ldr	r2, [r7, #12]
 800bbda:	4413      	add	r3, r2
 800bbdc:	460a      	mov	r2, r1
 800bbde:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800bbe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bbe2:	2b07      	cmp	r3, #7
 800bbe4:	d9e9      	bls.n	800bbba <gen_numname+0xe6>
}
 800bbe6:	bf00      	nop
 800bbe8:	bf00      	nop
 800bbea:	3730      	adds	r7, #48	@ 0x30
 800bbec:	46bd      	mov	sp, r7
 800bbee:	bd80      	pop	{r7, pc}

0800bbf0 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b085      	sub	sp, #20
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800bbfc:	230b      	movs	r3, #11
 800bbfe:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800bc00:	7bfb      	ldrb	r3, [r7, #15]
 800bc02:	b2da      	uxtb	r2, r3
 800bc04:	0852      	lsrs	r2, r2, #1
 800bc06:	01db      	lsls	r3, r3, #7
 800bc08:	4313      	orrs	r3, r2
 800bc0a:	b2da      	uxtb	r2, r3
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	1c59      	adds	r1, r3, #1
 800bc10:	6079      	str	r1, [r7, #4]
 800bc12:	781b      	ldrb	r3, [r3, #0]
 800bc14:	4413      	add	r3, r2
 800bc16:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	3b01      	subs	r3, #1
 800bc1c:	60bb      	str	r3, [r7, #8]
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d1ed      	bne.n	800bc00 <sum_sfn+0x10>
	return sum;
 800bc24:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc26:	4618      	mov	r0, r3
 800bc28:	3714      	adds	r7, #20
 800bc2a:	46bd      	mov	sp, r7
 800bc2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc30:	4770      	bx	lr

0800bc32 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800bc32:	b580      	push	{r7, lr}
 800bc34:	b086      	sub	sp, #24
 800bc36:	af00      	add	r7, sp, #0
 800bc38:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800bc40:	2100      	movs	r1, #0
 800bc42:	6878      	ldr	r0, [r7, #4]
 800bc44:	f7ff fca7 	bl	800b596 <dir_sdi>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800bc4c:	7dfb      	ldrb	r3, [r7, #23]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d001      	beq.n	800bc56 <dir_find+0x24>
 800bc52:	7dfb      	ldrb	r3, [r7, #23]
 800bc54:	e0a9      	b.n	800bdaa <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bc56:	23ff      	movs	r3, #255	@ 0xff
 800bc58:	753b      	strb	r3, [r7, #20]
 800bc5a:	7d3b      	ldrb	r3, [r7, #20]
 800bc5c:	757b      	strb	r3, [r7, #21]
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	f04f 32ff 	mov.w	r2, #4294967295
 800bc64:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	69db      	ldr	r3, [r3, #28]
 800bc6a:	4619      	mov	r1, r3
 800bc6c:	6938      	ldr	r0, [r7, #16]
 800bc6e:	f7ff f915 	bl	800ae9c <move_window>
 800bc72:	4603      	mov	r3, r0
 800bc74:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bc76:	7dfb      	ldrb	r3, [r7, #23]
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	f040 8090 	bne.w	800bd9e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6a1b      	ldr	r3, [r3, #32]
 800bc82:	781b      	ldrb	r3, [r3, #0]
 800bc84:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800bc86:	7dbb      	ldrb	r3, [r7, #22]
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d102      	bne.n	800bc92 <dir_find+0x60>
 800bc8c:	2304      	movs	r3, #4
 800bc8e:	75fb      	strb	r3, [r7, #23]
 800bc90:	e08a      	b.n	800bda8 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6a1b      	ldr	r3, [r3, #32]
 800bc96:	330b      	adds	r3, #11
 800bc98:	781b      	ldrb	r3, [r3, #0]
 800bc9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800bc9e:	73fb      	strb	r3, [r7, #15]
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	7bfa      	ldrb	r2, [r7, #15]
 800bca4:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800bca6:	7dbb      	ldrb	r3, [r7, #22]
 800bca8:	2be5      	cmp	r3, #229	@ 0xe5
 800bcaa:	d007      	beq.n	800bcbc <dir_find+0x8a>
 800bcac:	7bfb      	ldrb	r3, [r7, #15]
 800bcae:	f003 0308 	and.w	r3, r3, #8
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d009      	beq.n	800bcca <dir_find+0x98>
 800bcb6:	7bfb      	ldrb	r3, [r7, #15]
 800bcb8:	2b0f      	cmp	r3, #15
 800bcba:	d006      	beq.n	800bcca <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bcbc:	23ff      	movs	r3, #255	@ 0xff
 800bcbe:	757b      	strb	r3, [r7, #21]
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f04f 32ff 	mov.w	r2, #4294967295
 800bcc6:	631a      	str	r2, [r3, #48]	@ 0x30
 800bcc8:	e05e      	b.n	800bd88 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800bcca:	7bfb      	ldrb	r3, [r7, #15]
 800bccc:	2b0f      	cmp	r3, #15
 800bcce:	d136      	bne.n	800bd3e <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bcd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d154      	bne.n	800bd88 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800bcde:	7dbb      	ldrb	r3, [r7, #22]
 800bce0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d00d      	beq.n	800bd04 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6a1b      	ldr	r3, [r3, #32]
 800bcec:	7b5b      	ldrb	r3, [r3, #13]
 800bcee:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800bcf0:	7dbb      	ldrb	r3, [r7, #22]
 800bcf2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bcf6:	75bb      	strb	r3, [r7, #22]
 800bcf8:	7dbb      	ldrb	r3, [r7, #22]
 800bcfa:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	695a      	ldr	r2, [r3, #20]
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800bd04:	7dba      	ldrb	r2, [r7, #22]
 800bd06:	7d7b      	ldrb	r3, [r7, #21]
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	d115      	bne.n	800bd38 <dir_find+0x106>
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	6a1b      	ldr	r3, [r3, #32]
 800bd10:	330d      	adds	r3, #13
 800bd12:	781b      	ldrb	r3, [r3, #0]
 800bd14:	7d3a      	ldrb	r2, [r7, #20]
 800bd16:	429a      	cmp	r2, r3
 800bd18:	d10e      	bne.n	800bd38 <dir_find+0x106>
 800bd1a:	693b      	ldr	r3, [r7, #16]
 800bd1c:	68da      	ldr	r2, [r3, #12]
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	6a1b      	ldr	r3, [r3, #32]
 800bd22:	4619      	mov	r1, r3
 800bd24:	4610      	mov	r0, r2
 800bd26:	f7ff fdfd 	bl	800b924 <cmp_lfn>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d003      	beq.n	800bd38 <dir_find+0x106>
 800bd30:	7d7b      	ldrb	r3, [r7, #21]
 800bd32:	3b01      	subs	r3, #1
 800bd34:	b2db      	uxtb	r3, r3
 800bd36:	e000      	b.n	800bd3a <dir_find+0x108>
 800bd38:	23ff      	movs	r3, #255	@ 0xff
 800bd3a:	757b      	strb	r3, [r7, #21]
 800bd3c:	e024      	b.n	800bd88 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bd3e:	7d7b      	ldrb	r3, [r7, #21]
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d109      	bne.n	800bd58 <dir_find+0x126>
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	6a1b      	ldr	r3, [r3, #32]
 800bd48:	4618      	mov	r0, r3
 800bd4a:	f7ff ff51 	bl	800bbf0 <sum_sfn>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	461a      	mov	r2, r3
 800bd52:	7d3b      	ldrb	r3, [r7, #20]
 800bd54:	4293      	cmp	r3, r2
 800bd56:	d024      	beq.n	800bda2 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bd5e:	f003 0301 	and.w	r3, r3, #1
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d10a      	bne.n	800bd7c <dir_find+0x14a>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6a18      	ldr	r0, [r3, #32]
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	3324      	adds	r3, #36	@ 0x24
 800bd6e:	220b      	movs	r2, #11
 800bd70:	4619      	mov	r1, r3
 800bd72:	f7fe fea0 	bl	800aab6 <mem_cmp>
 800bd76:	4603      	mov	r3, r0
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d014      	beq.n	800bda6 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800bd7c:	23ff      	movs	r3, #255	@ 0xff
 800bd7e:	757b      	strb	r3, [r7, #21]
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	f04f 32ff 	mov.w	r2, #4294967295
 800bd86:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800bd88:	2100      	movs	r1, #0
 800bd8a:	6878      	ldr	r0, [r7, #4]
 800bd8c:	f7ff fc7e 	bl	800b68c <dir_next>
 800bd90:	4603      	mov	r3, r0
 800bd92:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800bd94:	7dfb      	ldrb	r3, [r7, #23]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	f43f af65 	beq.w	800bc66 <dir_find+0x34>
 800bd9c:	e004      	b.n	800bda8 <dir_find+0x176>
		if (res != FR_OK) break;
 800bd9e:	bf00      	nop
 800bda0:	e002      	b.n	800bda8 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800bda2:	bf00      	nop
 800bda4:	e000      	b.n	800bda8 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800bda6:	bf00      	nop

	return res;
 800bda8:	7dfb      	ldrb	r3, [r7, #23]
}
 800bdaa:	4618      	mov	r0, r3
 800bdac:	3718      	adds	r7, #24
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}
	...

0800bdb4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b08c      	sub	sp, #48	@ 0x30
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800bdc8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d001      	beq.n	800bdd4 <dir_register+0x20>
 800bdd0:	2306      	movs	r3, #6
 800bdd2:	e0e0      	b.n	800bf96 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	627b      	str	r3, [r7, #36]	@ 0x24
 800bdd8:	e002      	b.n	800bde0 <dir_register+0x2c>
 800bdda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bddc:	3301      	adds	r3, #1
 800bdde:	627b      	str	r3, [r7, #36]	@ 0x24
 800bde0:	69fb      	ldr	r3, [r7, #28]
 800bde2:	68da      	ldr	r2, [r3, #12]
 800bde4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde6:	005b      	lsls	r3, r3, #1
 800bde8:	4413      	add	r3, r2
 800bdea:	881b      	ldrh	r3, [r3, #0]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d1f4      	bne.n	800bdda <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800bdf6:	f107 030c 	add.w	r3, r7, #12
 800bdfa:	220c      	movs	r2, #12
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f7fe fe1e 	bl	800aa3e <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800be02:	7dfb      	ldrb	r3, [r7, #23]
 800be04:	f003 0301 	and.w	r3, r3, #1
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d032      	beq.n	800be72 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2240      	movs	r2, #64	@ 0x40
 800be10:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800be14:	2301      	movs	r3, #1
 800be16:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be18:	e016      	b.n	800be48 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800be20:	69fb      	ldr	r3, [r7, #28]
 800be22:	68da      	ldr	r2, [r3, #12]
 800be24:	f107 010c 	add.w	r1, r7, #12
 800be28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be2a:	f7ff fe53 	bl	800bad4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800be2e:	6878      	ldr	r0, [r7, #4]
 800be30:	f7ff feff 	bl	800bc32 <dir_find>
 800be34:	4603      	mov	r3, r0
 800be36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800be3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d106      	bne.n	800be50 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800be42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be44:	3301      	adds	r3, #1
 800be46:	62bb      	str	r3, [r7, #40]	@ 0x28
 800be48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be4a:	2b63      	cmp	r3, #99	@ 0x63
 800be4c:	d9e5      	bls.n	800be1a <dir_register+0x66>
 800be4e:	e000      	b.n	800be52 <dir_register+0x9e>
			if (res != FR_OK) break;
 800be50:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800be52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be54:	2b64      	cmp	r3, #100	@ 0x64
 800be56:	d101      	bne.n	800be5c <dir_register+0xa8>
 800be58:	2307      	movs	r3, #7
 800be5a:	e09c      	b.n	800bf96 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800be5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800be60:	2b04      	cmp	r3, #4
 800be62:	d002      	beq.n	800be6a <dir_register+0xb6>
 800be64:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800be68:	e095      	b.n	800bf96 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800be6a:	7dfa      	ldrb	r2, [r7, #23]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800be72:	7dfb      	ldrb	r3, [r7, #23]
 800be74:	f003 0302 	and.w	r3, r3, #2
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d007      	beq.n	800be8c <dir_register+0xd8>
 800be7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be7e:	330c      	adds	r3, #12
 800be80:	4a47      	ldr	r2, [pc, #284]	@ (800bfa0 <dir_register+0x1ec>)
 800be82:	fba2 2303 	umull	r2, r3, r2, r3
 800be86:	089b      	lsrs	r3, r3, #2
 800be88:	3301      	adds	r3, #1
 800be8a:	e000      	b.n	800be8e <dir_register+0xda>
 800be8c:	2301      	movs	r3, #1
 800be8e:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800be90:	6a39      	ldr	r1, [r7, #32]
 800be92:	6878      	ldr	r0, [r7, #4]
 800be94:	f7ff fcbf 	bl	800b816 <dir_alloc>
 800be98:	4603      	mov	r3, r0
 800be9a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800be9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d148      	bne.n	800bf38 <dir_register+0x184>
 800bea6:	6a3b      	ldr	r3, [r7, #32]
 800bea8:	3b01      	subs	r3, #1
 800beaa:	623b      	str	r3, [r7, #32]
 800beac:	6a3b      	ldr	r3, [r7, #32]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d042      	beq.n	800bf38 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	695a      	ldr	r2, [r3, #20]
 800beb6:	6a3b      	ldr	r3, [r7, #32]
 800beb8:	015b      	lsls	r3, r3, #5
 800beba:	1ad3      	subs	r3, r2, r3
 800bebc:	4619      	mov	r1, r3
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f7ff fb69 	bl	800b596 <dir_sdi>
 800bec4:	4603      	mov	r3, r0
 800bec6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800beca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d132      	bne.n	800bf38 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	3324      	adds	r3, #36	@ 0x24
 800bed6:	4618      	mov	r0, r3
 800bed8:	f7ff fe8a 	bl	800bbf0 <sum_sfn>
 800bedc:	4603      	mov	r3, r0
 800bede:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	69db      	ldr	r3, [r3, #28]
 800bee4:	4619      	mov	r1, r3
 800bee6:	69f8      	ldr	r0, [r7, #28]
 800bee8:	f7fe ffd8 	bl	800ae9c <move_window>
 800beec:	4603      	mov	r3, r0
 800beee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800bef2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d11d      	bne.n	800bf36 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800befa:	69fb      	ldr	r3, [r7, #28]
 800befc:	68d8      	ldr	r0, [r3, #12]
 800befe:	687b      	ldr	r3, [r7, #4]
 800bf00:	6a19      	ldr	r1, [r3, #32]
 800bf02:	6a3b      	ldr	r3, [r7, #32]
 800bf04:	b2da      	uxtb	r2, r3
 800bf06:	7efb      	ldrb	r3, [r7, #27]
 800bf08:	f7ff fd7c 	bl	800ba04 <put_lfn>
				fs->wflag = 1;
 800bf0c:	69fb      	ldr	r3, [r7, #28]
 800bf0e:	2201      	movs	r2, #1
 800bf10:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800bf12:	2100      	movs	r1, #0
 800bf14:	6878      	ldr	r0, [r7, #4]
 800bf16:	f7ff fbb9 	bl	800b68c <dir_next>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800bf20:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d107      	bne.n	800bf38 <dir_register+0x184>
 800bf28:	6a3b      	ldr	r3, [r7, #32]
 800bf2a:	3b01      	subs	r3, #1
 800bf2c:	623b      	str	r3, [r7, #32]
 800bf2e:	6a3b      	ldr	r3, [r7, #32]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d1d5      	bne.n	800bee0 <dir_register+0x12c>
 800bf34:	e000      	b.n	800bf38 <dir_register+0x184>
				if (res != FR_OK) break;
 800bf36:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800bf38:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d128      	bne.n	800bf92 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	69db      	ldr	r3, [r3, #28]
 800bf44:	4619      	mov	r1, r3
 800bf46:	69f8      	ldr	r0, [r7, #28]
 800bf48:	f7fe ffa8 	bl	800ae9c <move_window>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800bf52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d11b      	bne.n	800bf92 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	6a1b      	ldr	r3, [r3, #32]
 800bf5e:	2220      	movs	r2, #32
 800bf60:	2100      	movs	r1, #0
 800bf62:	4618      	mov	r0, r3
 800bf64:	f7fe fd8c 	bl	800aa80 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	6a18      	ldr	r0, [r3, #32]
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	3324      	adds	r3, #36	@ 0x24
 800bf70:	220b      	movs	r2, #11
 800bf72:	4619      	mov	r1, r3
 800bf74:	f7fe fd63 	bl	800aa3e <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	6a1b      	ldr	r3, [r3, #32]
 800bf82:	330c      	adds	r3, #12
 800bf84:	f002 0218 	and.w	r2, r2, #24
 800bf88:	b2d2      	uxtb	r2, r2
 800bf8a:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800bf8c:	69fb      	ldr	r3, [r7, #28]
 800bf8e:	2201      	movs	r2, #1
 800bf90:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800bf92:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800bf96:	4618      	mov	r0, r3
 800bf98:	3730      	adds	r7, #48	@ 0x30
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}
 800bf9e:	bf00      	nop
 800bfa0:	4ec4ec4f 	.word	0x4ec4ec4f

0800bfa4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b08a      	sub	sp, #40	@ 0x28
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
 800bfac:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800bfae:	683b      	ldr	r3, [r7, #0]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	613b      	str	r3, [r7, #16]
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	68db      	ldr	r3, [r3, #12]
 800bfba:	60fb      	str	r3, [r7, #12]
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	617b      	str	r3, [r7, #20]
 800bfc0:	697b      	ldr	r3, [r7, #20]
 800bfc2:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800bfc4:	69bb      	ldr	r3, [r7, #24]
 800bfc6:	1c5a      	adds	r2, r3, #1
 800bfc8:	61ba      	str	r2, [r7, #24]
 800bfca:	693a      	ldr	r2, [r7, #16]
 800bfcc:	4413      	add	r3, r2
 800bfce:	781b      	ldrb	r3, [r3, #0]
 800bfd0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800bfd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bfd4:	2b1f      	cmp	r3, #31
 800bfd6:	d940      	bls.n	800c05a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800bfd8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bfda:	2b2f      	cmp	r3, #47	@ 0x2f
 800bfdc:	d006      	beq.n	800bfec <create_name+0x48>
 800bfde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800bfe0:	2b5c      	cmp	r3, #92	@ 0x5c
 800bfe2:	d110      	bne.n	800c006 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800bfe4:	e002      	b.n	800bfec <create_name+0x48>
 800bfe6:	69bb      	ldr	r3, [r7, #24]
 800bfe8:	3301      	adds	r3, #1
 800bfea:	61bb      	str	r3, [r7, #24]
 800bfec:	693a      	ldr	r2, [r7, #16]
 800bfee:	69bb      	ldr	r3, [r7, #24]
 800bff0:	4413      	add	r3, r2
 800bff2:	781b      	ldrb	r3, [r3, #0]
 800bff4:	2b2f      	cmp	r3, #47	@ 0x2f
 800bff6:	d0f6      	beq.n	800bfe6 <create_name+0x42>
 800bff8:	693a      	ldr	r2, [r7, #16]
 800bffa:	69bb      	ldr	r3, [r7, #24]
 800bffc:	4413      	add	r3, r2
 800bffe:	781b      	ldrb	r3, [r3, #0]
 800c000:	2b5c      	cmp	r3, #92	@ 0x5c
 800c002:	d0f0      	beq.n	800bfe6 <create_name+0x42>
			break;
 800c004:	e02a      	b.n	800c05c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800c006:	697b      	ldr	r3, [r7, #20]
 800c008:	2bfe      	cmp	r3, #254	@ 0xfe
 800c00a:	d901      	bls.n	800c010 <create_name+0x6c>
 800c00c:	2306      	movs	r3, #6
 800c00e:	e17d      	b.n	800c30c <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800c010:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c012:	b2db      	uxtb	r3, r3
 800c014:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800c016:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c018:	2101      	movs	r1, #1
 800c01a:	4618      	mov	r0, r3
 800c01c:	f001 fb86 	bl	800d72c <ff_convert>
 800c020:	4603      	mov	r3, r0
 800c022:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800c024:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c026:	2b00      	cmp	r3, #0
 800c028:	d101      	bne.n	800c02e <create_name+0x8a>
 800c02a:	2306      	movs	r3, #6
 800c02c:	e16e      	b.n	800c30c <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800c02e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c030:	2b7f      	cmp	r3, #127	@ 0x7f
 800c032:	d809      	bhi.n	800c048 <create_name+0xa4>
 800c034:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c036:	4619      	mov	r1, r3
 800c038:	488d      	ldr	r0, [pc, #564]	@ (800c270 <create_name+0x2cc>)
 800c03a:	f7fe fd63 	bl	800ab04 <chk_chr>
 800c03e:	4603      	mov	r3, r0
 800c040:	2b00      	cmp	r3, #0
 800c042:	d001      	beq.n	800c048 <create_name+0xa4>
 800c044:	2306      	movs	r3, #6
 800c046:	e161      	b.n	800c30c <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	1c5a      	adds	r2, r3, #1
 800c04c:	617a      	str	r2, [r7, #20]
 800c04e:	005b      	lsls	r3, r3, #1
 800c050:	68fa      	ldr	r2, [r7, #12]
 800c052:	4413      	add	r3, r2
 800c054:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c056:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c058:	e7b4      	b.n	800bfc4 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c05a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c05c:	693a      	ldr	r2, [r7, #16]
 800c05e:	69bb      	ldr	r3, [r7, #24]
 800c060:	441a      	add	r2, r3
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c066:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c068:	2b1f      	cmp	r3, #31
 800c06a:	d801      	bhi.n	800c070 <create_name+0xcc>
 800c06c:	2304      	movs	r3, #4
 800c06e:	e000      	b.n	800c072 <create_name+0xce>
 800c070:	2300      	movs	r3, #0
 800c072:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c076:	e011      	b.n	800c09c <create_name+0xf8>
		w = lfn[di - 1];
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c07e:	3b01      	subs	r3, #1
 800c080:	005b      	lsls	r3, r3, #1
 800c082:	68fa      	ldr	r2, [r7, #12]
 800c084:	4413      	add	r3, r2
 800c086:	881b      	ldrh	r3, [r3, #0]
 800c088:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800c08a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c08c:	2b20      	cmp	r3, #32
 800c08e:	d002      	beq.n	800c096 <create_name+0xf2>
 800c090:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c092:	2b2e      	cmp	r3, #46	@ 0x2e
 800c094:	d106      	bne.n	800c0a4 <create_name+0x100>
		di--;
 800c096:	697b      	ldr	r3, [r7, #20]
 800c098:	3b01      	subs	r3, #1
 800c09a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c09c:	697b      	ldr	r3, [r7, #20]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d1ea      	bne.n	800c078 <create_name+0xd4>
 800c0a2:	e000      	b.n	800c0a6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800c0a4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800c0a6:	697b      	ldr	r3, [r7, #20]
 800c0a8:	005b      	lsls	r3, r3, #1
 800c0aa:	68fa      	ldr	r2, [r7, #12]
 800c0ac:	4413      	add	r3, r2
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c0b2:	697b      	ldr	r3, [r7, #20]
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d101      	bne.n	800c0bc <create_name+0x118>
 800c0b8:	2306      	movs	r3, #6
 800c0ba:	e127      	b.n	800c30c <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	3324      	adds	r3, #36	@ 0x24
 800c0c0:	220b      	movs	r2, #11
 800c0c2:	2120      	movs	r1, #32
 800c0c4:	4618      	mov	r0, r3
 800c0c6:	f7fe fcdb 	bl	800aa80 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	61bb      	str	r3, [r7, #24]
 800c0ce:	e002      	b.n	800c0d6 <create_name+0x132>
 800c0d0:	69bb      	ldr	r3, [r7, #24]
 800c0d2:	3301      	adds	r3, #1
 800c0d4:	61bb      	str	r3, [r7, #24]
 800c0d6:	69bb      	ldr	r3, [r7, #24]
 800c0d8:	005b      	lsls	r3, r3, #1
 800c0da:	68fa      	ldr	r2, [r7, #12]
 800c0dc:	4413      	add	r3, r2
 800c0de:	881b      	ldrh	r3, [r3, #0]
 800c0e0:	2b20      	cmp	r3, #32
 800c0e2:	d0f5      	beq.n	800c0d0 <create_name+0x12c>
 800c0e4:	69bb      	ldr	r3, [r7, #24]
 800c0e6:	005b      	lsls	r3, r3, #1
 800c0e8:	68fa      	ldr	r2, [r7, #12]
 800c0ea:	4413      	add	r3, r2
 800c0ec:	881b      	ldrh	r3, [r3, #0]
 800c0ee:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0f0:	d0ee      	beq.n	800c0d0 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c0f2:	69bb      	ldr	r3, [r7, #24]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d009      	beq.n	800c10c <create_name+0x168>
 800c0f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c0fc:	f043 0303 	orr.w	r3, r3, #3
 800c100:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c104:	e002      	b.n	800c10c <create_name+0x168>
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	3b01      	subs	r3, #1
 800c10a:	617b      	str	r3, [r7, #20]
 800c10c:	697b      	ldr	r3, [r7, #20]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d009      	beq.n	800c126 <create_name+0x182>
 800c112:	697b      	ldr	r3, [r7, #20]
 800c114:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c118:	3b01      	subs	r3, #1
 800c11a:	005b      	lsls	r3, r3, #1
 800c11c:	68fa      	ldr	r2, [r7, #12]
 800c11e:	4413      	add	r3, r2
 800c120:	881b      	ldrh	r3, [r3, #0]
 800c122:	2b2e      	cmp	r3, #46	@ 0x2e
 800c124:	d1ef      	bne.n	800c106 <create_name+0x162>

	i = b = 0; ni = 8;
 800c126:	2300      	movs	r3, #0
 800c128:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c12c:	2300      	movs	r3, #0
 800c12e:	623b      	str	r3, [r7, #32]
 800c130:	2308      	movs	r3, #8
 800c132:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c134:	69bb      	ldr	r3, [r7, #24]
 800c136:	1c5a      	adds	r2, r3, #1
 800c138:	61ba      	str	r2, [r7, #24]
 800c13a:	005b      	lsls	r3, r3, #1
 800c13c:	68fa      	ldr	r2, [r7, #12]
 800c13e:	4413      	add	r3, r2
 800c140:	881b      	ldrh	r3, [r3, #0]
 800c142:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800c144:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c146:	2b00      	cmp	r3, #0
 800c148:	f000 8090 	beq.w	800c26c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800c14c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c14e:	2b20      	cmp	r3, #32
 800c150:	d006      	beq.n	800c160 <create_name+0x1bc>
 800c152:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c154:	2b2e      	cmp	r3, #46	@ 0x2e
 800c156:	d10a      	bne.n	800c16e <create_name+0x1ca>
 800c158:	69ba      	ldr	r2, [r7, #24]
 800c15a:	697b      	ldr	r3, [r7, #20]
 800c15c:	429a      	cmp	r2, r3
 800c15e:	d006      	beq.n	800c16e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800c160:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c164:	f043 0303 	orr.w	r3, r3, #3
 800c168:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c16c:	e07d      	b.n	800c26a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800c16e:	6a3a      	ldr	r2, [r7, #32]
 800c170:	69fb      	ldr	r3, [r7, #28]
 800c172:	429a      	cmp	r2, r3
 800c174:	d203      	bcs.n	800c17e <create_name+0x1da>
 800c176:	69ba      	ldr	r2, [r7, #24]
 800c178:	697b      	ldr	r3, [r7, #20]
 800c17a:	429a      	cmp	r2, r3
 800c17c:	d123      	bne.n	800c1c6 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800c17e:	69fb      	ldr	r3, [r7, #28]
 800c180:	2b0b      	cmp	r3, #11
 800c182:	d106      	bne.n	800c192 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800c184:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c188:	f043 0303 	orr.w	r3, r3, #3
 800c18c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c190:	e075      	b.n	800c27e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800c192:	69ba      	ldr	r2, [r7, #24]
 800c194:	697b      	ldr	r3, [r7, #20]
 800c196:	429a      	cmp	r2, r3
 800c198:	d005      	beq.n	800c1a6 <create_name+0x202>
 800c19a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c19e:	f043 0303 	orr.w	r3, r3, #3
 800c1a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800c1a6:	69ba      	ldr	r2, [r7, #24]
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	429a      	cmp	r2, r3
 800c1ac:	d866      	bhi.n	800c27c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800c1ae:	697b      	ldr	r3, [r7, #20]
 800c1b0:	61bb      	str	r3, [r7, #24]
 800c1b2:	2308      	movs	r3, #8
 800c1b4:	623b      	str	r3, [r7, #32]
 800c1b6:	230b      	movs	r3, #11
 800c1b8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800c1ba:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c1be:	009b      	lsls	r3, r3, #2
 800c1c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c1c4:	e051      	b.n	800c26a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800c1c6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1c8:	2b7f      	cmp	r3, #127	@ 0x7f
 800c1ca:	d914      	bls.n	800c1f6 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800c1cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1ce:	2100      	movs	r1, #0
 800c1d0:	4618      	mov	r0, r3
 800c1d2:	f001 faab 	bl	800d72c <ff_convert>
 800c1d6:	4603      	mov	r3, r0
 800c1d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800c1da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d004      	beq.n	800c1ea <create_name+0x246>
 800c1e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1e2:	3b80      	subs	r3, #128	@ 0x80
 800c1e4:	4a23      	ldr	r2, [pc, #140]	@ (800c274 <create_name+0x2d0>)
 800c1e6:	5cd3      	ldrb	r3, [r2, r3]
 800c1e8:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800c1ea:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c1ee:	f043 0302 	orr.w	r3, r3, #2
 800c1f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800c1f6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1f8:	2b00      	cmp	r3, #0
 800c1fa:	d007      	beq.n	800c20c <create_name+0x268>
 800c1fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c1fe:	4619      	mov	r1, r3
 800c200:	481d      	ldr	r0, [pc, #116]	@ (800c278 <create_name+0x2d4>)
 800c202:	f7fe fc7f 	bl	800ab04 <chk_chr>
 800c206:	4603      	mov	r3, r0
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d008      	beq.n	800c21e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800c20c:	235f      	movs	r3, #95	@ 0x5f
 800c20e:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800c210:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c214:	f043 0303 	orr.w	r3, r3, #3
 800c218:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c21c:	e01b      	b.n	800c256 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800c21e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c220:	2b40      	cmp	r3, #64	@ 0x40
 800c222:	d909      	bls.n	800c238 <create_name+0x294>
 800c224:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c226:	2b5a      	cmp	r3, #90	@ 0x5a
 800c228:	d806      	bhi.n	800c238 <create_name+0x294>
					b |= 2;
 800c22a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c22e:	f043 0302 	orr.w	r3, r3, #2
 800c232:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c236:	e00e      	b.n	800c256 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800c238:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c23a:	2b60      	cmp	r3, #96	@ 0x60
 800c23c:	d90b      	bls.n	800c256 <create_name+0x2b2>
 800c23e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c240:	2b7a      	cmp	r3, #122	@ 0x7a
 800c242:	d808      	bhi.n	800c256 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800c244:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c248:	f043 0301 	orr.w	r3, r3, #1
 800c24c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c250:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c252:	3b20      	subs	r3, #32
 800c254:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800c256:	6a3b      	ldr	r3, [r7, #32]
 800c258:	1c5a      	adds	r2, r3, #1
 800c25a:	623a      	str	r2, [r7, #32]
 800c25c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c25e:	b2d1      	uxtb	r1, r2
 800c260:	687a      	ldr	r2, [r7, #4]
 800c262:	4413      	add	r3, r2
 800c264:	460a      	mov	r2, r1
 800c266:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800c26a:	e763      	b.n	800c134 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800c26c:	bf00      	nop
 800c26e:	e006      	b.n	800c27e <create_name+0x2da>
 800c270:	080134e4 	.word	0x080134e4
 800c274:	0801358c 	.word	0x0801358c
 800c278:	080134f0 	.word	0x080134f0
			if (si > di) break;			/* No extension */
 800c27c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800c284:	2be5      	cmp	r3, #229	@ 0xe5
 800c286:	d103      	bne.n	800c290 <create_name+0x2ec>
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	2205      	movs	r2, #5
 800c28c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800c290:	69fb      	ldr	r3, [r7, #28]
 800c292:	2b08      	cmp	r3, #8
 800c294:	d104      	bne.n	800c2a0 <create_name+0x2fc>
 800c296:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c29a:	009b      	lsls	r3, r3, #2
 800c29c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800c2a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c2a4:	f003 030c 	and.w	r3, r3, #12
 800c2a8:	2b0c      	cmp	r3, #12
 800c2aa:	d005      	beq.n	800c2b8 <create_name+0x314>
 800c2ac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c2b0:	f003 0303 	and.w	r3, r3, #3
 800c2b4:	2b03      	cmp	r3, #3
 800c2b6:	d105      	bne.n	800c2c4 <create_name+0x320>
 800c2b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2bc:	f043 0302 	orr.w	r3, r3, #2
 800c2c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800c2c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2c8:	f003 0302 	and.w	r3, r3, #2
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d117      	bne.n	800c300 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800c2d0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c2d4:	f003 0303 	and.w	r3, r3, #3
 800c2d8:	2b01      	cmp	r3, #1
 800c2da:	d105      	bne.n	800c2e8 <create_name+0x344>
 800c2dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2e0:	f043 0310 	orr.w	r3, r3, #16
 800c2e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800c2e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c2ec:	f003 030c 	and.w	r3, r3, #12
 800c2f0:	2b04      	cmp	r3, #4
 800c2f2:	d105      	bne.n	800c300 <create_name+0x35c>
 800c2f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c2f8:	f043 0308 	orr.w	r3, r3, #8
 800c2fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c306:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800c30a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800c30c:	4618      	mov	r0, r3
 800c30e:	3728      	adds	r7, #40	@ 0x28
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}

0800c314 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c314:	b580      	push	{r7, lr}
 800c316:	b086      	sub	sp, #24
 800c318:	af00      	add	r7, sp, #0
 800c31a:	6078      	str	r0, [r7, #4]
 800c31c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c322:	693b      	ldr	r3, [r7, #16]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c328:	e002      	b.n	800c330 <follow_path+0x1c>
 800c32a:	683b      	ldr	r3, [r7, #0]
 800c32c:	3301      	adds	r3, #1
 800c32e:	603b      	str	r3, [r7, #0]
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	781b      	ldrb	r3, [r3, #0]
 800c334:	2b2f      	cmp	r3, #47	@ 0x2f
 800c336:	d0f8      	beq.n	800c32a <follow_path+0x16>
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	781b      	ldrb	r3, [r3, #0]
 800c33c:	2b5c      	cmp	r3, #92	@ 0x5c
 800c33e:	d0f4      	beq.n	800c32a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c340:	693b      	ldr	r3, [r7, #16]
 800c342:	2200      	movs	r2, #0
 800c344:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	781b      	ldrb	r3, [r3, #0]
 800c34a:	2b1f      	cmp	r3, #31
 800c34c:	d80a      	bhi.n	800c364 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	2280      	movs	r2, #128	@ 0x80
 800c352:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c356:	2100      	movs	r1, #0
 800c358:	6878      	ldr	r0, [r7, #4]
 800c35a:	f7ff f91c 	bl	800b596 <dir_sdi>
 800c35e:	4603      	mov	r3, r0
 800c360:	75fb      	strb	r3, [r7, #23]
 800c362:	e043      	b.n	800c3ec <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c364:	463b      	mov	r3, r7
 800c366:	4619      	mov	r1, r3
 800c368:	6878      	ldr	r0, [r7, #4]
 800c36a:	f7ff fe1b 	bl	800bfa4 <create_name>
 800c36e:	4603      	mov	r3, r0
 800c370:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c372:	7dfb      	ldrb	r3, [r7, #23]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d134      	bne.n	800c3e2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c378:	6878      	ldr	r0, [r7, #4]
 800c37a:	f7ff fc5a 	bl	800bc32 <dir_find>
 800c37e:	4603      	mov	r3, r0
 800c380:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c388:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c38a:	7dfb      	ldrb	r3, [r7, #23]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d00a      	beq.n	800c3a6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c390:	7dfb      	ldrb	r3, [r7, #23]
 800c392:	2b04      	cmp	r3, #4
 800c394:	d127      	bne.n	800c3e6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c396:	7afb      	ldrb	r3, [r7, #11]
 800c398:	f003 0304 	and.w	r3, r3, #4
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d122      	bne.n	800c3e6 <follow_path+0xd2>
 800c3a0:	2305      	movs	r3, #5
 800c3a2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c3a4:	e01f      	b.n	800c3e6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c3a6:	7afb      	ldrb	r3, [r7, #11]
 800c3a8:	f003 0304 	and.w	r3, r3, #4
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d11c      	bne.n	800c3ea <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c3b0:	693b      	ldr	r3, [r7, #16]
 800c3b2:	799b      	ldrb	r3, [r3, #6]
 800c3b4:	f003 0310 	and.w	r3, r3, #16
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d102      	bne.n	800c3c2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c3bc:	2305      	movs	r3, #5
 800c3be:	75fb      	strb	r3, [r7, #23]
 800c3c0:	e014      	b.n	800c3ec <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	695b      	ldr	r3, [r3, #20]
 800c3cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c3d0:	4413      	add	r3, r2
 800c3d2:	4619      	mov	r1, r3
 800c3d4:	68f8      	ldr	r0, [r7, #12]
 800c3d6:	f7ff fa65 	bl	800b8a4 <ld_clust>
 800c3da:	4602      	mov	r2, r0
 800c3dc:	693b      	ldr	r3, [r7, #16]
 800c3de:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c3e0:	e7c0      	b.n	800c364 <follow_path+0x50>
			if (res != FR_OK) break;
 800c3e2:	bf00      	nop
 800c3e4:	e002      	b.n	800c3ec <follow_path+0xd8>
				break;
 800c3e6:	bf00      	nop
 800c3e8:	e000      	b.n	800c3ec <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c3ea:	bf00      	nop
			}
		}
	}

	return res;
 800c3ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3ee:	4618      	mov	r0, r3
 800c3f0:	3718      	adds	r7, #24
 800c3f2:	46bd      	mov	sp, r7
 800c3f4:	bd80      	pop	{r7, pc}

0800c3f6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c3f6:	b480      	push	{r7}
 800c3f8:	b087      	sub	sp, #28
 800c3fa:	af00      	add	r7, sp, #0
 800c3fc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c3fe:	f04f 33ff 	mov.w	r3, #4294967295
 800c402:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	681b      	ldr	r3, [r3, #0]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d031      	beq.n	800c470 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c40c:	687b      	ldr	r3, [r7, #4]
 800c40e:	681b      	ldr	r3, [r3, #0]
 800c410:	617b      	str	r3, [r7, #20]
 800c412:	e002      	b.n	800c41a <get_ldnumber+0x24>
 800c414:	697b      	ldr	r3, [r7, #20]
 800c416:	3301      	adds	r3, #1
 800c418:	617b      	str	r3, [r7, #20]
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	781b      	ldrb	r3, [r3, #0]
 800c41e:	2b1f      	cmp	r3, #31
 800c420:	d903      	bls.n	800c42a <get_ldnumber+0x34>
 800c422:	697b      	ldr	r3, [r7, #20]
 800c424:	781b      	ldrb	r3, [r3, #0]
 800c426:	2b3a      	cmp	r3, #58	@ 0x3a
 800c428:	d1f4      	bne.n	800c414 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c42a:	697b      	ldr	r3, [r7, #20]
 800c42c:	781b      	ldrb	r3, [r3, #0]
 800c42e:	2b3a      	cmp	r3, #58	@ 0x3a
 800c430:	d11c      	bne.n	800c46c <get_ldnumber+0x76>
			tp = *path;
 800c432:	687b      	ldr	r3, [r7, #4]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	1c5a      	adds	r2, r3, #1
 800c43c:	60fa      	str	r2, [r7, #12]
 800c43e:	781b      	ldrb	r3, [r3, #0]
 800c440:	3b30      	subs	r3, #48	@ 0x30
 800c442:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	2b09      	cmp	r3, #9
 800c448:	d80e      	bhi.n	800c468 <get_ldnumber+0x72>
 800c44a:	68fa      	ldr	r2, [r7, #12]
 800c44c:	697b      	ldr	r3, [r7, #20]
 800c44e:	429a      	cmp	r2, r3
 800c450:	d10a      	bne.n	800c468 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	2b00      	cmp	r3, #0
 800c456:	d107      	bne.n	800c468 <get_ldnumber+0x72>
					vol = (int)i;
 800c458:	68bb      	ldr	r3, [r7, #8]
 800c45a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c45c:	697b      	ldr	r3, [r7, #20]
 800c45e:	3301      	adds	r3, #1
 800c460:	617b      	str	r3, [r7, #20]
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	697a      	ldr	r2, [r7, #20]
 800c466:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c468:	693b      	ldr	r3, [r7, #16]
 800c46a:	e002      	b.n	800c472 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c46c:	2300      	movs	r3, #0
 800c46e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c470:	693b      	ldr	r3, [r7, #16]
}
 800c472:	4618      	mov	r0, r3
 800c474:	371c      	adds	r7, #28
 800c476:	46bd      	mov	sp, r7
 800c478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47c:	4770      	bx	lr
	...

0800c480 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c480:	b580      	push	{r7, lr}
 800c482:	b082      	sub	sp, #8
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
 800c488:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	2200      	movs	r2, #0
 800c48e:	70da      	strb	r2, [r3, #3]
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	f04f 32ff 	mov.w	r2, #4294967295
 800c496:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c498:	6839      	ldr	r1, [r7, #0]
 800c49a:	6878      	ldr	r0, [r7, #4]
 800c49c:	f7fe fcfe 	bl	800ae9c <move_window>
 800c4a0:	4603      	mov	r3, r0
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d001      	beq.n	800c4aa <check_fs+0x2a>
 800c4a6:	2304      	movs	r3, #4
 800c4a8:	e038      	b.n	800c51c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	3334      	adds	r3, #52	@ 0x34
 800c4ae:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	f7fe fa40 	bl	800a938 <ld_word>
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	461a      	mov	r2, r3
 800c4bc:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c4c0:	429a      	cmp	r2, r3
 800c4c2:	d001      	beq.n	800c4c8 <check_fs+0x48>
 800c4c4:	2303      	movs	r3, #3
 800c4c6:	e029      	b.n	800c51c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c4ce:	2be9      	cmp	r3, #233	@ 0xe9
 800c4d0:	d009      	beq.n	800c4e6 <check_fs+0x66>
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800c4d8:	2beb      	cmp	r3, #235	@ 0xeb
 800c4da:	d11e      	bne.n	800c51a <check_fs+0x9a>
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800c4e2:	2b90      	cmp	r3, #144	@ 0x90
 800c4e4:	d119      	bne.n	800c51a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	3334      	adds	r3, #52	@ 0x34
 800c4ea:	3336      	adds	r3, #54	@ 0x36
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f7fe fa3c 	bl	800a96a <ld_dword>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c4f8:	4a0a      	ldr	r2, [pc, #40]	@ (800c524 <check_fs+0xa4>)
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	d101      	bne.n	800c502 <check_fs+0x82>
 800c4fe:	2300      	movs	r3, #0
 800c500:	e00c      	b.n	800c51c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	3334      	adds	r3, #52	@ 0x34
 800c506:	3352      	adds	r3, #82	@ 0x52
 800c508:	4618      	mov	r0, r3
 800c50a:	f7fe fa2e 	bl	800a96a <ld_dword>
 800c50e:	4603      	mov	r3, r0
 800c510:	4a05      	ldr	r2, [pc, #20]	@ (800c528 <check_fs+0xa8>)
 800c512:	4293      	cmp	r3, r2
 800c514:	d101      	bne.n	800c51a <check_fs+0x9a>
 800c516:	2300      	movs	r3, #0
 800c518:	e000      	b.n	800c51c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c51a:	2302      	movs	r3, #2
}
 800c51c:	4618      	mov	r0, r3
 800c51e:	3708      	adds	r7, #8
 800c520:	46bd      	mov	sp, r7
 800c522:	bd80      	pop	{r7, pc}
 800c524:	00544146 	.word	0x00544146
 800c528:	33544146 	.word	0x33544146

0800c52c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b096      	sub	sp, #88	@ 0x58
 800c530:	af00      	add	r7, sp, #0
 800c532:	60f8      	str	r0, [r7, #12]
 800c534:	60b9      	str	r1, [r7, #8]
 800c536:	4613      	mov	r3, r2
 800c538:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c53a:	68bb      	ldr	r3, [r7, #8]
 800c53c:	2200      	movs	r2, #0
 800c53e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c540:	68f8      	ldr	r0, [r7, #12]
 800c542:	f7ff ff58 	bl	800c3f6 <get_ldnumber>
 800c546:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	da01      	bge.n	800c552 <find_volume+0x26>
 800c54e:	230b      	movs	r3, #11
 800c550:	e22d      	b.n	800c9ae <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c552:	4aa1      	ldr	r2, [pc, #644]	@ (800c7d8 <find_volume+0x2ac>)
 800c554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c55a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c55c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d101      	bne.n	800c566 <find_volume+0x3a>
 800c562:	230c      	movs	r3, #12
 800c564:	e223      	b.n	800c9ae <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c56a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c56c:	79fb      	ldrb	r3, [r7, #7]
 800c56e:	f023 0301 	bic.w	r3, r3, #1
 800c572:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c574:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c576:	781b      	ldrb	r3, [r3, #0]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d01a      	beq.n	800c5b2 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c57c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c57e:	785b      	ldrb	r3, [r3, #1]
 800c580:	4618      	mov	r0, r3
 800c582:	f7fe f93b 	bl	800a7fc <disk_status>
 800c586:	4603      	mov	r3, r0
 800c588:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c58c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c590:	f003 0301 	and.w	r3, r3, #1
 800c594:	2b00      	cmp	r3, #0
 800c596:	d10c      	bne.n	800c5b2 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c598:	79fb      	ldrb	r3, [r7, #7]
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d007      	beq.n	800c5ae <find_volume+0x82>
 800c59e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c5a2:	f003 0304 	and.w	r3, r3, #4
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d001      	beq.n	800c5ae <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c5aa:	230a      	movs	r3, #10
 800c5ac:	e1ff      	b.n	800c9ae <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	e1fd      	b.n	800c9ae <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c5b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c5b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5ba:	b2da      	uxtb	r2, r3
 800c5bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5be:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c5c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5c2:	785b      	ldrb	r3, [r3, #1]
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	f7fe f933 	bl	800a830 <disk_initialize>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c5d0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c5d4:	f003 0301 	and.w	r3, r3, #1
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d001      	beq.n	800c5e0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c5dc:	2303      	movs	r3, #3
 800c5de:	e1e6      	b.n	800c9ae <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c5e0:	79fb      	ldrb	r3, [r7, #7]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d007      	beq.n	800c5f6 <find_volume+0xca>
 800c5e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c5ea:	f003 0304 	and.w	r3, r3, #4
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d001      	beq.n	800c5f6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c5f2:	230a      	movs	r3, #10
 800c5f4:	e1db      	b.n	800c9ae <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c5f6:	2300      	movs	r3, #0
 800c5f8:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c5fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c5fc:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c5fe:	f7ff ff3f 	bl	800c480 <check_fs>
 800c602:	4603      	mov	r3, r0
 800c604:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c608:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c60c:	2b02      	cmp	r3, #2
 800c60e:	d149      	bne.n	800c6a4 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c610:	2300      	movs	r3, #0
 800c612:	643b      	str	r3, [r7, #64]	@ 0x40
 800c614:	e01e      	b.n	800c654 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c616:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c618:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800c61c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c61e:	011b      	lsls	r3, r3, #4
 800c620:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c624:	4413      	add	r3, r2
 800c626:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c628:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c62a:	3304      	adds	r3, #4
 800c62c:	781b      	ldrb	r3, [r3, #0]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d006      	beq.n	800c640 <find_volume+0x114>
 800c632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c634:	3308      	adds	r3, #8
 800c636:	4618      	mov	r0, r3
 800c638:	f7fe f997 	bl	800a96a <ld_dword>
 800c63c:	4602      	mov	r2, r0
 800c63e:	e000      	b.n	800c642 <find_volume+0x116>
 800c640:	2200      	movs	r2, #0
 800c642:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c644:	009b      	lsls	r3, r3, #2
 800c646:	3358      	adds	r3, #88	@ 0x58
 800c648:	443b      	add	r3, r7
 800c64a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c64e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c650:	3301      	adds	r3, #1
 800c652:	643b      	str	r3, [r7, #64]	@ 0x40
 800c654:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c656:	2b03      	cmp	r3, #3
 800c658:	d9dd      	bls.n	800c616 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c65a:	2300      	movs	r3, #0
 800c65c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c65e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c660:	2b00      	cmp	r3, #0
 800c662:	d002      	beq.n	800c66a <find_volume+0x13e>
 800c664:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c666:	3b01      	subs	r3, #1
 800c668:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c66a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c66c:	009b      	lsls	r3, r3, #2
 800c66e:	3358      	adds	r3, #88	@ 0x58
 800c670:	443b      	add	r3, r7
 800c672:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c676:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c678:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d005      	beq.n	800c68a <find_volume+0x15e>
 800c67e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c680:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c682:	f7ff fefd 	bl	800c480 <check_fs>
 800c686:	4603      	mov	r3, r0
 800c688:	e000      	b.n	800c68c <find_volume+0x160>
 800c68a:	2303      	movs	r3, #3
 800c68c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c690:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c694:	2b01      	cmp	r3, #1
 800c696:	d905      	bls.n	800c6a4 <find_volume+0x178>
 800c698:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c69a:	3301      	adds	r3, #1
 800c69c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c69e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6a0:	2b03      	cmp	r3, #3
 800c6a2:	d9e2      	bls.n	800c66a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c6a4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c6a8:	2b04      	cmp	r3, #4
 800c6aa:	d101      	bne.n	800c6b0 <find_volume+0x184>
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	e17e      	b.n	800c9ae <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c6b0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c6b4:	2b01      	cmp	r3, #1
 800c6b6:	d901      	bls.n	800c6bc <find_volume+0x190>
 800c6b8:	230d      	movs	r3, #13
 800c6ba:	e178      	b.n	800c9ae <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c6bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6be:	3334      	adds	r3, #52	@ 0x34
 800c6c0:	330b      	adds	r3, #11
 800c6c2:	4618      	mov	r0, r3
 800c6c4:	f7fe f938 	bl	800a938 <ld_word>
 800c6c8:	4603      	mov	r3, r0
 800c6ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c6ce:	d001      	beq.n	800c6d4 <find_volume+0x1a8>
 800c6d0:	230d      	movs	r3, #13
 800c6d2:	e16c      	b.n	800c9ae <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c6d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6d6:	3334      	adds	r3, #52	@ 0x34
 800c6d8:	3316      	adds	r3, #22
 800c6da:	4618      	mov	r0, r3
 800c6dc:	f7fe f92c 	bl	800a938 <ld_word>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c6e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d106      	bne.n	800c6f8 <find_volume+0x1cc>
 800c6ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6ec:	3334      	adds	r3, #52	@ 0x34
 800c6ee:	3324      	adds	r3, #36	@ 0x24
 800c6f0:	4618      	mov	r0, r3
 800c6f2:	f7fe f93a 	bl	800a96a <ld_dword>
 800c6f6:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c6f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c6fc:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c6fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c700:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800c704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c706:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c70a:	789b      	ldrb	r3, [r3, #2]
 800c70c:	2b01      	cmp	r3, #1
 800c70e:	d005      	beq.n	800c71c <find_volume+0x1f0>
 800c710:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c712:	789b      	ldrb	r3, [r3, #2]
 800c714:	2b02      	cmp	r3, #2
 800c716:	d001      	beq.n	800c71c <find_volume+0x1f0>
 800c718:	230d      	movs	r3, #13
 800c71a:	e148      	b.n	800c9ae <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c71c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c71e:	789b      	ldrb	r3, [r3, #2]
 800c720:	461a      	mov	r2, r3
 800c722:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c724:	fb02 f303 	mul.w	r3, r2, r3
 800c728:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c72a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c72c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800c730:	461a      	mov	r2, r3
 800c732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c734:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c736:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c738:	895b      	ldrh	r3, [r3, #10]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d008      	beq.n	800c750 <find_volume+0x224>
 800c73e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c740:	895b      	ldrh	r3, [r3, #10]
 800c742:	461a      	mov	r2, r3
 800c744:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c746:	895b      	ldrh	r3, [r3, #10]
 800c748:	3b01      	subs	r3, #1
 800c74a:	4013      	ands	r3, r2
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d001      	beq.n	800c754 <find_volume+0x228>
 800c750:	230d      	movs	r3, #13
 800c752:	e12c      	b.n	800c9ae <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c756:	3334      	adds	r3, #52	@ 0x34
 800c758:	3311      	adds	r3, #17
 800c75a:	4618      	mov	r0, r3
 800c75c:	f7fe f8ec 	bl	800a938 <ld_word>
 800c760:	4603      	mov	r3, r0
 800c762:	461a      	mov	r2, r3
 800c764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c766:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c768:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c76a:	891b      	ldrh	r3, [r3, #8]
 800c76c:	f003 030f 	and.w	r3, r3, #15
 800c770:	b29b      	uxth	r3, r3
 800c772:	2b00      	cmp	r3, #0
 800c774:	d001      	beq.n	800c77a <find_volume+0x24e>
 800c776:	230d      	movs	r3, #13
 800c778:	e119      	b.n	800c9ae <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c77a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c77c:	3334      	adds	r3, #52	@ 0x34
 800c77e:	3313      	adds	r3, #19
 800c780:	4618      	mov	r0, r3
 800c782:	f7fe f8d9 	bl	800a938 <ld_word>
 800c786:	4603      	mov	r3, r0
 800c788:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c78a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d106      	bne.n	800c79e <find_volume+0x272>
 800c790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c792:	3334      	adds	r3, #52	@ 0x34
 800c794:	3320      	adds	r3, #32
 800c796:	4618      	mov	r0, r3
 800c798:	f7fe f8e7 	bl	800a96a <ld_dword>
 800c79c:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c79e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7a0:	3334      	adds	r3, #52	@ 0x34
 800c7a2:	330e      	adds	r3, #14
 800c7a4:	4618      	mov	r0, r3
 800c7a6:	f7fe f8c7 	bl	800a938 <ld_word>
 800c7aa:	4603      	mov	r3, r0
 800c7ac:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c7ae:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d101      	bne.n	800c7b8 <find_volume+0x28c>
 800c7b4:	230d      	movs	r3, #13
 800c7b6:	e0fa      	b.n	800c9ae <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c7b8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c7ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7bc:	4413      	add	r3, r2
 800c7be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c7c0:	8912      	ldrh	r2, [r2, #8]
 800c7c2:	0912      	lsrs	r2, r2, #4
 800c7c4:	b292      	uxth	r2, r2
 800c7c6:	4413      	add	r3, r2
 800c7c8:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c7ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c7cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7ce:	429a      	cmp	r2, r3
 800c7d0:	d204      	bcs.n	800c7dc <find_volume+0x2b0>
 800c7d2:	230d      	movs	r3, #13
 800c7d4:	e0eb      	b.n	800c9ae <find_volume+0x482>
 800c7d6:	bf00      	nop
 800c7d8:	20006cc0 	.word	0x20006cc0
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c7dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c7de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7e0:	1ad3      	subs	r3, r2, r3
 800c7e2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c7e4:	8952      	ldrh	r2, [r2, #10]
 800c7e6:	fbb3 f3f2 	udiv	r3, r3, r2
 800c7ea:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7ee:	2b00      	cmp	r3, #0
 800c7f0:	d101      	bne.n	800c7f6 <find_volume+0x2ca>
 800c7f2:	230d      	movs	r3, #13
 800c7f4:	e0db      	b.n	800c9ae <find_volume+0x482>
		fmt = FS_FAT32;
 800c7f6:	2303      	movs	r3, #3
 800c7f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c7fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7fe:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c802:	4293      	cmp	r3, r2
 800c804:	d802      	bhi.n	800c80c <find_volume+0x2e0>
 800c806:	2302      	movs	r3, #2
 800c808:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c80c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c80e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c812:	4293      	cmp	r3, r2
 800c814:	d802      	bhi.n	800c81c <find_volume+0x2f0>
 800c816:	2301      	movs	r3, #1
 800c818:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c81c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c81e:	1c9a      	adds	r2, r3, #2
 800c820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c822:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800c824:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c826:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c828:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c82a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c82c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c82e:	441a      	add	r2, r3
 800c830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c832:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800c834:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c838:	441a      	add	r2, r3
 800c83a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c83c:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800c83e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c842:	2b03      	cmp	r3, #3
 800c844:	d11e      	bne.n	800c884 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c846:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c848:	3334      	adds	r3, #52	@ 0x34
 800c84a:	332a      	adds	r3, #42	@ 0x2a
 800c84c:	4618      	mov	r0, r3
 800c84e:	f7fe f873 	bl	800a938 <ld_word>
 800c852:	4603      	mov	r3, r0
 800c854:	2b00      	cmp	r3, #0
 800c856:	d001      	beq.n	800c85c <find_volume+0x330>
 800c858:	230d      	movs	r3, #13
 800c85a:	e0a8      	b.n	800c9ae <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c85c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c85e:	891b      	ldrh	r3, [r3, #8]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d001      	beq.n	800c868 <find_volume+0x33c>
 800c864:	230d      	movs	r3, #13
 800c866:	e0a2      	b.n	800c9ae <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c868:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c86a:	3334      	adds	r3, #52	@ 0x34
 800c86c:	332c      	adds	r3, #44	@ 0x2c
 800c86e:	4618      	mov	r0, r3
 800c870:	f7fe f87b 	bl	800a96a <ld_dword>
 800c874:	4602      	mov	r2, r0
 800c876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c878:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c87a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c87c:	699b      	ldr	r3, [r3, #24]
 800c87e:	009b      	lsls	r3, r3, #2
 800c880:	647b      	str	r3, [r7, #68]	@ 0x44
 800c882:	e01f      	b.n	800c8c4 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c886:	891b      	ldrh	r3, [r3, #8]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d101      	bne.n	800c890 <find_volume+0x364>
 800c88c:	230d      	movs	r3, #13
 800c88e:	e08e      	b.n	800c9ae <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c890:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c892:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c894:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c896:	441a      	add	r2, r3
 800c898:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c89a:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c89c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c8a0:	2b02      	cmp	r3, #2
 800c8a2:	d103      	bne.n	800c8ac <find_volume+0x380>
 800c8a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8a6:	699b      	ldr	r3, [r3, #24]
 800c8a8:	005b      	lsls	r3, r3, #1
 800c8aa:	e00a      	b.n	800c8c2 <find_volume+0x396>
 800c8ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ae:	699a      	ldr	r2, [r3, #24]
 800c8b0:	4613      	mov	r3, r2
 800c8b2:	005b      	lsls	r3, r3, #1
 800c8b4:	4413      	add	r3, r2
 800c8b6:	085a      	lsrs	r2, r3, #1
 800c8b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ba:	699b      	ldr	r3, [r3, #24]
 800c8bc:	f003 0301 	and.w	r3, r3, #1
 800c8c0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c8c2:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c8c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8c6:	69da      	ldr	r2, [r3, #28]
 800c8c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8ca:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c8ce:	0a5b      	lsrs	r3, r3, #9
 800c8d0:	429a      	cmp	r2, r3
 800c8d2:	d201      	bcs.n	800c8d8 <find_volume+0x3ac>
 800c8d4:	230d      	movs	r3, #13
 800c8d6:	e06a      	b.n	800c9ae <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c8d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8da:	f04f 32ff 	mov.w	r2, #4294967295
 800c8de:	615a      	str	r2, [r3, #20]
 800c8e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8e2:	695a      	ldr	r2, [r3, #20]
 800c8e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8e6:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800c8e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8ea:	2280      	movs	r2, #128	@ 0x80
 800c8ec:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c8ee:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c8f2:	2b03      	cmp	r3, #3
 800c8f4:	d149      	bne.n	800c98a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c8f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8f8:	3334      	adds	r3, #52	@ 0x34
 800c8fa:	3330      	adds	r3, #48	@ 0x30
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f7fe f81b 	bl	800a938 <ld_word>
 800c902:	4603      	mov	r3, r0
 800c904:	2b01      	cmp	r3, #1
 800c906:	d140      	bne.n	800c98a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c90a:	3301      	adds	r3, #1
 800c90c:	4619      	mov	r1, r3
 800c90e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c910:	f7fe fac4 	bl	800ae9c <move_window>
 800c914:	4603      	mov	r3, r0
 800c916:	2b00      	cmp	r3, #0
 800c918:	d137      	bne.n	800c98a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800c91a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c91c:	2200      	movs	r2, #0
 800c91e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c920:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c922:	3334      	adds	r3, #52	@ 0x34
 800c924:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c928:	4618      	mov	r0, r3
 800c92a:	f7fe f805 	bl	800a938 <ld_word>
 800c92e:	4603      	mov	r3, r0
 800c930:	461a      	mov	r2, r3
 800c932:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c936:	429a      	cmp	r2, r3
 800c938:	d127      	bne.n	800c98a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800c93a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c93c:	3334      	adds	r3, #52	@ 0x34
 800c93e:	4618      	mov	r0, r3
 800c940:	f7fe f813 	bl	800a96a <ld_dword>
 800c944:	4603      	mov	r3, r0
 800c946:	4a1c      	ldr	r2, [pc, #112]	@ (800c9b8 <find_volume+0x48c>)
 800c948:	4293      	cmp	r3, r2
 800c94a:	d11e      	bne.n	800c98a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800c94c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c94e:	3334      	adds	r3, #52	@ 0x34
 800c950:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800c954:	4618      	mov	r0, r3
 800c956:	f7fe f808 	bl	800a96a <ld_dword>
 800c95a:	4603      	mov	r3, r0
 800c95c:	4a17      	ldr	r2, [pc, #92]	@ (800c9bc <find_volume+0x490>)
 800c95e:	4293      	cmp	r3, r2
 800c960:	d113      	bne.n	800c98a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800c962:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c964:	3334      	adds	r3, #52	@ 0x34
 800c966:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800c96a:	4618      	mov	r0, r3
 800c96c:	f7fd fffd 	bl	800a96a <ld_dword>
 800c970:	4602      	mov	r2, r0
 800c972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c974:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800c976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c978:	3334      	adds	r3, #52	@ 0x34
 800c97a:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800c97e:	4618      	mov	r0, r3
 800c980:	f7fd fff3 	bl	800a96a <ld_dword>
 800c984:	4602      	mov	r2, r0
 800c986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c988:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800c98a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c98c:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800c990:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800c992:	4b0b      	ldr	r3, [pc, #44]	@ (800c9c0 <find_volume+0x494>)
 800c994:	881b      	ldrh	r3, [r3, #0]
 800c996:	3301      	adds	r3, #1
 800c998:	b29a      	uxth	r2, r3
 800c99a:	4b09      	ldr	r3, [pc, #36]	@ (800c9c0 <find_volume+0x494>)
 800c99c:	801a      	strh	r2, [r3, #0]
 800c99e:	4b08      	ldr	r3, [pc, #32]	@ (800c9c0 <find_volume+0x494>)
 800c9a0:	881a      	ldrh	r2, [r3, #0]
 800c9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9a4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800c9a6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c9a8:	f7fe fa10 	bl	800adcc <clear_lock>
#endif
	return FR_OK;
 800c9ac:	2300      	movs	r3, #0
}
 800c9ae:	4618      	mov	r0, r3
 800c9b0:	3758      	adds	r7, #88	@ 0x58
 800c9b2:	46bd      	mov	sp, r7
 800c9b4:	bd80      	pop	{r7, pc}
 800c9b6:	bf00      	nop
 800c9b8:	41615252 	.word	0x41615252
 800c9bc:	61417272 	.word	0x61417272
 800c9c0:	20006cc4 	.word	0x20006cc4

0800c9c4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b084      	sub	sp, #16
 800c9c8:	af00      	add	r7, sp, #0
 800c9ca:	6078      	str	r0, [r7, #4]
 800c9cc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800c9ce:	2309      	movs	r3, #9
 800c9d0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d01c      	beq.n	800ca12 <validate+0x4e>
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d018      	beq.n	800ca12 <validate+0x4e>
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	781b      	ldrb	r3, [r3, #0]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d013      	beq.n	800ca12 <validate+0x4e>
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	889a      	ldrh	r2, [r3, #4]
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	88db      	ldrh	r3, [r3, #6]
 800c9f4:	429a      	cmp	r2, r3
 800c9f6:	d10c      	bne.n	800ca12 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	785b      	ldrb	r3, [r3, #1]
 800c9fe:	4618      	mov	r0, r3
 800ca00:	f7fd fefc 	bl	800a7fc <disk_status>
 800ca04:	4603      	mov	r3, r0
 800ca06:	f003 0301 	and.w	r3, r3, #1
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d101      	bne.n	800ca12 <validate+0x4e>
			res = FR_OK;
 800ca0e:	2300      	movs	r3, #0
 800ca10:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800ca12:	7bfb      	ldrb	r3, [r7, #15]
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d102      	bne.n	800ca1e <validate+0x5a>
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	e000      	b.n	800ca20 <validate+0x5c>
 800ca1e:	2300      	movs	r3, #0
 800ca20:	683a      	ldr	r2, [r7, #0]
 800ca22:	6013      	str	r3, [r2, #0]
	return res;
 800ca24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca26:	4618      	mov	r0, r3
 800ca28:	3710      	adds	r7, #16
 800ca2a:	46bd      	mov	sp, r7
 800ca2c:	bd80      	pop	{r7, pc}
	...

0800ca30 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800ca30:	b580      	push	{r7, lr}
 800ca32:	b088      	sub	sp, #32
 800ca34:	af00      	add	r7, sp, #0
 800ca36:	60f8      	str	r0, [r7, #12]
 800ca38:	60b9      	str	r1, [r7, #8]
 800ca3a:	4613      	mov	r3, r2
 800ca3c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800ca3e:	68bb      	ldr	r3, [r7, #8]
 800ca40:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800ca42:	f107 0310 	add.w	r3, r7, #16
 800ca46:	4618      	mov	r0, r3
 800ca48:	f7ff fcd5 	bl	800c3f6 <get_ldnumber>
 800ca4c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800ca4e:	69fb      	ldr	r3, [r7, #28]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	da01      	bge.n	800ca58 <f_mount+0x28>
 800ca54:	230b      	movs	r3, #11
 800ca56:	e02b      	b.n	800cab0 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800ca58:	4a17      	ldr	r2, [pc, #92]	@ (800cab8 <f_mount+0x88>)
 800ca5a:	69fb      	ldr	r3, [r7, #28]
 800ca5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ca60:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800ca62:	69bb      	ldr	r3, [r7, #24]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d005      	beq.n	800ca74 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800ca68:	69b8      	ldr	r0, [r7, #24]
 800ca6a:	f7fe f9af 	bl	800adcc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800ca6e:	69bb      	ldr	r3, [r7, #24]
 800ca70:	2200      	movs	r2, #0
 800ca72:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	d002      	beq.n	800ca80 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800ca7a:	68fb      	ldr	r3, [r7, #12]
 800ca7c:	2200      	movs	r2, #0
 800ca7e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800ca80:	68fa      	ldr	r2, [r7, #12]
 800ca82:	490d      	ldr	r1, [pc, #52]	@ (800cab8 <f_mount+0x88>)
 800ca84:	69fb      	ldr	r3, [r7, #28]
 800ca86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d002      	beq.n	800ca96 <f_mount+0x66>
 800ca90:	79fb      	ldrb	r3, [r7, #7]
 800ca92:	2b01      	cmp	r3, #1
 800ca94:	d001      	beq.n	800ca9a <f_mount+0x6a>
 800ca96:	2300      	movs	r3, #0
 800ca98:	e00a      	b.n	800cab0 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800ca9a:	f107 010c 	add.w	r1, r7, #12
 800ca9e:	f107 0308 	add.w	r3, r7, #8
 800caa2:	2200      	movs	r2, #0
 800caa4:	4618      	mov	r0, r3
 800caa6:	f7ff fd41 	bl	800c52c <find_volume>
 800caaa:	4603      	mov	r3, r0
 800caac:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800caae:	7dfb      	ldrb	r3, [r7, #23]
}
 800cab0:	4618      	mov	r0, r3
 800cab2:	3720      	adds	r7, #32
 800cab4:	46bd      	mov	sp, r7
 800cab6:	bd80      	pop	{r7, pc}
 800cab8:	20006cc0 	.word	0x20006cc0

0800cabc <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800cabc:	b580      	push	{r7, lr}
 800cabe:	b09a      	sub	sp, #104	@ 0x68
 800cac0:	af00      	add	r7, sp, #0
 800cac2:	60f8      	str	r0, [r7, #12]
 800cac4:	60b9      	str	r1, [r7, #8]
 800cac6:	4613      	mov	r3, r2
 800cac8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800caca:	68fb      	ldr	r3, [r7, #12]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d101      	bne.n	800cad4 <f_open+0x18>
 800cad0:	2309      	movs	r3, #9
 800cad2:	e1b9      	b.n	800ce48 <f_open+0x38c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800cad4:	79fb      	ldrb	r3, [r7, #7]
 800cad6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cada:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800cadc:	79fa      	ldrb	r2, [r7, #7]
 800cade:	f107 0110 	add.w	r1, r7, #16
 800cae2:	f107 0308 	add.w	r3, r7, #8
 800cae6:	4618      	mov	r0, r3
 800cae8:	f7ff fd20 	bl	800c52c <find_volume>
 800caec:	4603      	mov	r3, r0
 800caee:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800caf2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	f040 819d 	bne.w	800ce36 <f_open+0x37a>
		dj.obj.fs = fs;
 800cafc:	693b      	ldr	r3, [r7, #16]
 800cafe:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800cb00:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800cb04:	f000 fed8 	bl	800d8b8 <ff_memalloc>
 800cb08:	65b8      	str	r0, [r7, #88]	@ 0x58
 800cb0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d101      	bne.n	800cb14 <f_open+0x58>
 800cb10:	2311      	movs	r3, #17
 800cb12:	e199      	b.n	800ce48 <f_open+0x38c>
 800cb14:	693b      	ldr	r3, [r7, #16]
 800cb16:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cb18:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800cb1a:	68ba      	ldr	r2, [r7, #8]
 800cb1c:	f107 0314 	add.w	r3, r7, #20
 800cb20:	4611      	mov	r1, r2
 800cb22:	4618      	mov	r0, r3
 800cb24:	f7ff fbf6 	bl	800c314 <follow_path>
 800cb28:	4603      	mov	r3, r0
 800cb2a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800cb2e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d118      	bne.n	800cb68 <f_open+0xac>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800cb36:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cb3a:	b25b      	sxtb	r3, r3
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	da03      	bge.n	800cb48 <f_open+0x8c>
				res = FR_INVALID_NAME;
 800cb40:	2306      	movs	r3, #6
 800cb42:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800cb46:	e00f      	b.n	800cb68 <f_open+0xac>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cb48:	79fb      	ldrb	r3, [r7, #7]
 800cb4a:	2b01      	cmp	r3, #1
 800cb4c:	bf8c      	ite	hi
 800cb4e:	2301      	movhi	r3, #1
 800cb50:	2300      	movls	r3, #0
 800cb52:	b2db      	uxtb	r3, r3
 800cb54:	461a      	mov	r2, r3
 800cb56:	f107 0314 	add.w	r3, r7, #20
 800cb5a:	4611      	mov	r1, r2
 800cb5c:	4618      	mov	r0, r3
 800cb5e:	f7fd ffed 	bl	800ab3c <chk_lock>
 800cb62:	4603      	mov	r3, r0
 800cb64:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800cb68:	79fb      	ldrb	r3, [r7, #7]
 800cb6a:	f003 031c 	and.w	r3, r3, #28
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d07f      	beq.n	800cc72 <f_open+0x1b6>
			if (res != FR_OK) {					/* No file, create new */
 800cb72:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cb76:	2b00      	cmp	r3, #0
 800cb78:	d017      	beq.n	800cbaa <f_open+0xee>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800cb7a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cb7e:	2b04      	cmp	r3, #4
 800cb80:	d10e      	bne.n	800cba0 <f_open+0xe4>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800cb82:	f7fe f837 	bl	800abf4 <enq_lock>
 800cb86:	4603      	mov	r3, r0
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d006      	beq.n	800cb9a <f_open+0xde>
 800cb8c:	f107 0314 	add.w	r3, r7, #20
 800cb90:	4618      	mov	r0, r3
 800cb92:	f7ff f90f 	bl	800bdb4 <dir_register>
 800cb96:	4603      	mov	r3, r0
 800cb98:	e000      	b.n	800cb9c <f_open+0xe0>
 800cb9a:	2312      	movs	r3, #18
 800cb9c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cba0:	79fb      	ldrb	r3, [r7, #7]
 800cba2:	f043 0308 	orr.w	r3, r3, #8
 800cba6:	71fb      	strb	r3, [r7, #7]
 800cba8:	e010      	b.n	800cbcc <f_open+0x110>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cbaa:	7ebb      	ldrb	r3, [r7, #26]
 800cbac:	f003 0311 	and.w	r3, r3, #17
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d003      	beq.n	800cbbc <f_open+0x100>
					res = FR_DENIED;
 800cbb4:	2307      	movs	r3, #7
 800cbb6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800cbba:	e007      	b.n	800cbcc <f_open+0x110>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cbbc:	79fb      	ldrb	r3, [r7, #7]
 800cbbe:	f003 0304 	and.w	r3, r3, #4
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d002      	beq.n	800cbcc <f_open+0x110>
 800cbc6:	2308      	movs	r3, #8
 800cbc8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800cbcc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d168      	bne.n	800cca6 <f_open+0x1ea>
 800cbd4:	79fb      	ldrb	r3, [r7, #7]
 800cbd6:	f003 0308 	and.w	r3, r3, #8
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d063      	beq.n	800cca6 <f_open+0x1ea>
				dw = GET_FATTIME();
 800cbde:	f7fd fe05 	bl	800a7ec <get_fattime>
 800cbe2:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800cbe4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbe6:	330e      	adds	r3, #14
 800cbe8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cbea:	4618      	mov	r0, r3
 800cbec:	f7fd fefb 	bl	800a9e6 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800cbf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbf2:	3316      	adds	r3, #22
 800cbf4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cbf6:	4618      	mov	r0, r3
 800cbf8:	f7fd fef5 	bl	800a9e6 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800cbfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbfe:	330b      	adds	r3, #11
 800cc00:	2220      	movs	r2, #32
 800cc02:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cc08:	4611      	mov	r1, r2
 800cc0a:	4618      	mov	r0, r3
 800cc0c:	f7fe fe4a 	bl	800b8a4 <ld_clust>
 800cc10:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800cc12:	693b      	ldr	r3, [r7, #16]
 800cc14:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800cc16:	2200      	movs	r2, #0
 800cc18:	4618      	mov	r0, r3
 800cc1a:	f7fe fe62 	bl	800b8e2 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800cc1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc20:	331c      	adds	r3, #28
 800cc22:	2100      	movs	r1, #0
 800cc24:	4618      	mov	r0, r3
 800cc26:	f7fd fede 	bl	800a9e6 <st_dword>
					fs->wflag = 1;
 800cc2a:	693b      	ldr	r3, [r7, #16]
 800cc2c:	2201      	movs	r2, #1
 800cc2e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800cc30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d037      	beq.n	800cca6 <f_open+0x1ea>
						dw = fs->winsect;
 800cc36:	693b      	ldr	r3, [r7, #16]
 800cc38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cc3a:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800cc3c:	f107 0314 	add.w	r3, r7, #20
 800cc40:	2200      	movs	r2, #0
 800cc42:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cc44:	4618      	mov	r0, r3
 800cc46:	f7fe fb75 	bl	800b334 <remove_chain>
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800cc50:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d126      	bne.n	800cca6 <f_open+0x1ea>
							res = move_window(fs, dw);
 800cc58:	693b      	ldr	r3, [r7, #16]
 800cc5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	f7fe f91d 	bl	800ae9c <move_window>
 800cc62:	4603      	mov	r3, r0
 800cc64:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800cc68:	693b      	ldr	r3, [r7, #16]
 800cc6a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cc6c:	3a01      	subs	r2, #1
 800cc6e:	611a      	str	r2, [r3, #16]
 800cc70:	e019      	b.n	800cca6 <f_open+0x1ea>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800cc72:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d115      	bne.n	800cca6 <f_open+0x1ea>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800cc7a:	7ebb      	ldrb	r3, [r7, #26]
 800cc7c:	f003 0310 	and.w	r3, r3, #16
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d003      	beq.n	800cc8c <f_open+0x1d0>
					res = FR_NO_FILE;
 800cc84:	2304      	movs	r3, #4
 800cc86:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800cc8a:	e00c      	b.n	800cca6 <f_open+0x1ea>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800cc8c:	79fb      	ldrb	r3, [r7, #7]
 800cc8e:	f003 0302 	and.w	r3, r3, #2
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d007      	beq.n	800cca6 <f_open+0x1ea>
 800cc96:	7ebb      	ldrb	r3, [r7, #26]
 800cc98:	f003 0301 	and.w	r3, r3, #1
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d002      	beq.n	800cca6 <f_open+0x1ea>
						res = FR_DENIED;
 800cca0:	2307      	movs	r3, #7
 800cca2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800cca6:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d126      	bne.n	800ccfc <f_open+0x240>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ccae:	79fb      	ldrb	r3, [r7, #7]
 800ccb0:	f003 0308 	and.w	r3, r3, #8
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d003      	beq.n	800ccc0 <f_open+0x204>
				mode |= FA_MODIFIED;
 800ccb8:	79fb      	ldrb	r3, [r7, #7]
 800ccba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ccbe:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800ccc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ccce:	79fb      	ldrb	r3, [r7, #7]
 800ccd0:	2b01      	cmp	r3, #1
 800ccd2:	bf8c      	ite	hi
 800ccd4:	2301      	movhi	r3, #1
 800ccd6:	2300      	movls	r3, #0
 800ccd8:	b2db      	uxtb	r3, r3
 800ccda:	461a      	mov	r2, r3
 800ccdc:	f107 0314 	add.w	r3, r7, #20
 800cce0:	4611      	mov	r1, r2
 800cce2:	4618      	mov	r0, r3
 800cce4:	f7fd ffa8 	bl	800ac38 <inc_lock>
 800cce8:	4602      	mov	r2, r0
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ccee:	68fb      	ldr	r3, [r7, #12]
 800ccf0:	691b      	ldr	r3, [r3, #16]
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d102      	bne.n	800ccfc <f_open+0x240>
 800ccf6:	2302      	movs	r3, #2
 800ccf8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ccfc:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	f040 8095 	bne.w	800ce30 <f_open+0x374>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800cd06:	693b      	ldr	r3, [r7, #16]
 800cd08:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cd0a:	4611      	mov	r1, r2
 800cd0c:	4618      	mov	r0, r3
 800cd0e:	f7fe fdc9 	bl	800b8a4 <ld_clust>
 800cd12:	4602      	mov	r2, r0
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800cd18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd1a:	331c      	adds	r3, #28
 800cd1c:	4618      	mov	r0, r3
 800cd1e:	f7fd fe24 	bl	800a96a <ld_dword>
 800cd22:	4602      	mov	r2, r0
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800cd2e:	693a      	ldr	r2, [r7, #16]
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800cd34:	693b      	ldr	r3, [r7, #16]
 800cd36:	88da      	ldrh	r2, [r3, #6]
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	79fa      	ldrb	r2, [r7, #7]
 800cd40:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	2200      	movs	r2, #0
 800cd46:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	2200      	movs	r2, #0
 800cd52:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	3330      	adds	r3, #48	@ 0x30
 800cd58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cd5c:	2100      	movs	r1, #0
 800cd5e:	4618      	mov	r0, r3
 800cd60:	f7fd fe8e 	bl	800aa80 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800cd64:	79fb      	ldrb	r3, [r7, #7]
 800cd66:	f003 0320 	and.w	r3, r3, #32
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d060      	beq.n	800ce30 <f_open+0x374>
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	68db      	ldr	r3, [r3, #12]
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d05c      	beq.n	800ce30 <f_open+0x374>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	68da      	ldr	r2, [r3, #12]
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800cd7e:	693b      	ldr	r3, [r7, #16]
 800cd80:	895b      	ldrh	r3, [r3, #10]
 800cd82:	025b      	lsls	r3, r3, #9
 800cd84:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	689b      	ldr	r3, [r3, #8]
 800cd8a:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	68db      	ldr	r3, [r3, #12]
 800cd90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cd92:	e016      	b.n	800cdc2 <f_open+0x306>
					clst = get_fat(&fp->obj, clst);
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800cd98:	4618      	mov	r0, r3
 800cd9a:	f7fe f93a 	bl	800b012 <get_fat>
 800cd9e:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800cda0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cda2:	2b01      	cmp	r3, #1
 800cda4:	d802      	bhi.n	800cdac <f_open+0x2f0>
 800cda6:	2302      	movs	r3, #2
 800cda8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800cdac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cdae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdb2:	d102      	bne.n	800cdba <f_open+0x2fe>
 800cdb4:	2301      	movs	r3, #1
 800cdb6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800cdba:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cdbc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdbe:	1ad3      	subs	r3, r2, r3
 800cdc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cdc2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d103      	bne.n	800cdd2 <f_open+0x316>
 800cdca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cdcc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cdce:	429a      	cmp	r2, r3
 800cdd0:	d8e0      	bhi.n	800cd94 <f_open+0x2d8>
				}
				fp->clust = clst;
 800cdd2:	68fb      	ldr	r3, [r7, #12]
 800cdd4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cdd6:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800cdd8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d127      	bne.n	800ce30 <f_open+0x374>
 800cde0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cde2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cde6:	2b00      	cmp	r3, #0
 800cde8:	d022      	beq.n	800ce30 <f_open+0x374>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800cdea:	693b      	ldr	r3, [r7, #16]
 800cdec:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800cdee:	4618      	mov	r0, r3
 800cdf0:	f7fe f8f0 	bl	800afd4 <clust2sect>
 800cdf4:	64b8      	str	r0, [r7, #72]	@ 0x48
 800cdf6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d103      	bne.n	800ce04 <f_open+0x348>
						res = FR_INT_ERR;
 800cdfc:	2302      	movs	r3, #2
 800cdfe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800ce02:	e015      	b.n	800ce30 <f_open+0x374>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800ce04:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce06:	0a5a      	lsrs	r2, r3, #9
 800ce08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce0a:	441a      	add	r2, r3
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ce10:	693b      	ldr	r3, [r7, #16]
 800ce12:	7858      	ldrb	r0, [r3, #1]
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	6a1a      	ldr	r2, [r3, #32]
 800ce1e:	2301      	movs	r3, #1
 800ce20:	f7fd fd2c 	bl	800a87c <disk_read>
 800ce24:	4603      	mov	r3, r0
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d002      	beq.n	800ce30 <f_open+0x374>
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800ce30:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ce32:	f000 fd4d 	bl	800d8d0 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800ce36:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d002      	beq.n	800ce44 <f_open+0x388>
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	2200      	movs	r2, #0
 800ce42:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800ce44:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	3768      	adds	r7, #104	@ 0x68
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}

0800ce50 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b08e      	sub	sp, #56	@ 0x38
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	60f8      	str	r0, [r7, #12]
 800ce58:	60b9      	str	r1, [r7, #8]
 800ce5a:	607a      	str	r2, [r7, #4]
 800ce5c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800ce5e:	68bb      	ldr	r3, [r7, #8]
 800ce60:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	2200      	movs	r2, #0
 800ce66:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	f107 0214 	add.w	r2, r7, #20
 800ce6e:	4611      	mov	r1, r2
 800ce70:	4618      	mov	r0, r3
 800ce72:	f7ff fda7 	bl	800c9c4 <validate>
 800ce76:	4603      	mov	r3, r0
 800ce78:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ce7c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d107      	bne.n	800ce94 <f_read+0x44>
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	7d5b      	ldrb	r3, [r3, #21]
 800ce88:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ce8c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d002      	beq.n	800ce9a <f_read+0x4a>
 800ce94:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ce98:	e115      	b.n	800d0c6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	7d1b      	ldrb	r3, [r3, #20]
 800ce9e:	f003 0301 	and.w	r3, r3, #1
 800cea2:	2b00      	cmp	r3, #0
 800cea4:	d101      	bne.n	800ceaa <f_read+0x5a>
 800cea6:	2307      	movs	r3, #7
 800cea8:	e10d      	b.n	800d0c6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	68da      	ldr	r2, [r3, #12]
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	699b      	ldr	r3, [r3, #24]
 800ceb2:	1ad3      	subs	r3, r2, r3
 800ceb4:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800ceb6:	687a      	ldr	r2, [r7, #4]
 800ceb8:	6a3b      	ldr	r3, [r7, #32]
 800ceba:	429a      	cmp	r2, r3
 800cebc:	f240 80fe 	bls.w	800d0bc <f_read+0x26c>
 800cec0:	6a3b      	ldr	r3, [r7, #32]
 800cec2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800cec4:	e0fa      	b.n	800d0bc <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800cec6:	68fb      	ldr	r3, [r7, #12]
 800cec8:	699b      	ldr	r3, [r3, #24]
 800ceca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cece:	2b00      	cmp	r3, #0
 800ced0:	f040 80c6 	bne.w	800d060 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	699b      	ldr	r3, [r3, #24]
 800ced8:	0a5b      	lsrs	r3, r3, #9
 800ceda:	697a      	ldr	r2, [r7, #20]
 800cedc:	8952      	ldrh	r2, [r2, #10]
 800cede:	3a01      	subs	r2, #1
 800cee0:	4013      	ands	r3, r2
 800cee2:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800cee4:	69fb      	ldr	r3, [r7, #28]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d12f      	bne.n	800cf4a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800ceea:	68fb      	ldr	r3, [r7, #12]
 800ceec:	699b      	ldr	r3, [r3, #24]
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	d103      	bne.n	800cefa <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	689b      	ldr	r3, [r3, #8]
 800cef6:	633b      	str	r3, [r7, #48]	@ 0x30
 800cef8:	e013      	b.n	800cf22 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d007      	beq.n	800cf12 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cf02:	68fb      	ldr	r3, [r7, #12]
 800cf04:	699b      	ldr	r3, [r3, #24]
 800cf06:	4619      	mov	r1, r3
 800cf08:	68f8      	ldr	r0, [r7, #12]
 800cf0a:	f7fe fb10 	bl	800b52e <clmt_clust>
 800cf0e:	6338      	str	r0, [r7, #48]	@ 0x30
 800cf10:	e007      	b.n	800cf22 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800cf12:	68fa      	ldr	r2, [r7, #12]
 800cf14:	68fb      	ldr	r3, [r7, #12]
 800cf16:	69db      	ldr	r3, [r3, #28]
 800cf18:	4619      	mov	r1, r3
 800cf1a:	4610      	mov	r0, r2
 800cf1c:	f7fe f879 	bl	800b012 <get_fat>
 800cf20:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800cf22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf24:	2b01      	cmp	r3, #1
 800cf26:	d804      	bhi.n	800cf32 <f_read+0xe2>
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	2202      	movs	r2, #2
 800cf2c:	755a      	strb	r2, [r3, #21]
 800cf2e:	2302      	movs	r3, #2
 800cf30:	e0c9      	b.n	800d0c6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cf32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf38:	d104      	bne.n	800cf44 <f_read+0xf4>
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	2201      	movs	r2, #1
 800cf3e:	755a      	strb	r2, [r3, #21]
 800cf40:	2301      	movs	r3, #1
 800cf42:	e0c0      	b.n	800d0c6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf48:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800cf4a:	697a      	ldr	r2, [r7, #20]
 800cf4c:	68fb      	ldr	r3, [r7, #12]
 800cf4e:	69db      	ldr	r3, [r3, #28]
 800cf50:	4619      	mov	r1, r3
 800cf52:	4610      	mov	r0, r2
 800cf54:	f7fe f83e 	bl	800afd4 <clust2sect>
 800cf58:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800cf5a:	69bb      	ldr	r3, [r7, #24]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d104      	bne.n	800cf6a <f_read+0x11a>
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	2202      	movs	r2, #2
 800cf64:	755a      	strb	r2, [r3, #21]
 800cf66:	2302      	movs	r3, #2
 800cf68:	e0ad      	b.n	800d0c6 <f_read+0x276>
			sect += csect;
 800cf6a:	69ba      	ldr	r2, [r7, #24]
 800cf6c:	69fb      	ldr	r3, [r7, #28]
 800cf6e:	4413      	add	r3, r2
 800cf70:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	0a5b      	lsrs	r3, r3, #9
 800cf76:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800cf78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d039      	beq.n	800cff2 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800cf7e:	69fa      	ldr	r2, [r7, #28]
 800cf80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf82:	4413      	add	r3, r2
 800cf84:	697a      	ldr	r2, [r7, #20]
 800cf86:	8952      	ldrh	r2, [r2, #10]
 800cf88:	4293      	cmp	r3, r2
 800cf8a:	d905      	bls.n	800cf98 <f_read+0x148>
					cc = fs->csize - csect;
 800cf8c:	697b      	ldr	r3, [r7, #20]
 800cf8e:	895b      	ldrh	r3, [r3, #10]
 800cf90:	461a      	mov	r2, r3
 800cf92:	69fb      	ldr	r3, [r7, #28]
 800cf94:	1ad3      	subs	r3, r2, r3
 800cf96:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cf98:	697b      	ldr	r3, [r7, #20]
 800cf9a:	7858      	ldrb	r0, [r3, #1]
 800cf9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf9e:	69ba      	ldr	r2, [r7, #24]
 800cfa0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800cfa2:	f7fd fc6b 	bl	800a87c <disk_read>
 800cfa6:	4603      	mov	r3, r0
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d004      	beq.n	800cfb6 <f_read+0x166>
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	2201      	movs	r2, #1
 800cfb0:	755a      	strb	r2, [r3, #21]
 800cfb2:	2301      	movs	r3, #1
 800cfb4:	e087      	b.n	800d0c6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	7d1b      	ldrb	r3, [r3, #20]
 800cfba:	b25b      	sxtb	r3, r3
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	da14      	bge.n	800cfea <f_read+0x19a>
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	6a1a      	ldr	r2, [r3, #32]
 800cfc4:	69bb      	ldr	r3, [r7, #24]
 800cfc6:	1ad3      	subs	r3, r2, r3
 800cfc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cfca:	429a      	cmp	r2, r3
 800cfcc:	d90d      	bls.n	800cfea <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	6a1a      	ldr	r2, [r3, #32]
 800cfd2:	69bb      	ldr	r3, [r7, #24]
 800cfd4:	1ad3      	subs	r3, r2, r3
 800cfd6:	025b      	lsls	r3, r3, #9
 800cfd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cfda:	18d0      	adds	r0, r2, r3
 800cfdc:	68fb      	ldr	r3, [r7, #12]
 800cfde:	3330      	adds	r3, #48	@ 0x30
 800cfe0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cfe4:	4619      	mov	r1, r3
 800cfe6:	f7fd fd2a 	bl	800aa3e <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800cfea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cfec:	025b      	lsls	r3, r3, #9
 800cfee:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800cff0:	e050      	b.n	800d094 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	6a1b      	ldr	r3, [r3, #32]
 800cff6:	69ba      	ldr	r2, [r7, #24]
 800cff8:	429a      	cmp	r2, r3
 800cffa:	d02e      	beq.n	800d05a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	7d1b      	ldrb	r3, [r3, #20]
 800d000:	b25b      	sxtb	r3, r3
 800d002:	2b00      	cmp	r3, #0
 800d004:	da18      	bge.n	800d038 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d006:	697b      	ldr	r3, [r7, #20]
 800d008:	7858      	ldrb	r0, [r3, #1]
 800d00a:	68fb      	ldr	r3, [r7, #12]
 800d00c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	6a1a      	ldr	r2, [r3, #32]
 800d014:	2301      	movs	r3, #1
 800d016:	f7fd fc51 	bl	800a8bc <disk_write>
 800d01a:	4603      	mov	r3, r0
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d004      	beq.n	800d02a <f_read+0x1da>
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	2201      	movs	r2, #1
 800d024:	755a      	strb	r2, [r3, #21]
 800d026:	2301      	movs	r3, #1
 800d028:	e04d      	b.n	800d0c6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	7d1b      	ldrb	r3, [r3, #20]
 800d02e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d032:	b2da      	uxtb	r2, r3
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d038:	697b      	ldr	r3, [r7, #20]
 800d03a:	7858      	ldrb	r0, [r3, #1]
 800d03c:	68fb      	ldr	r3, [r7, #12]
 800d03e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d042:	2301      	movs	r3, #1
 800d044:	69ba      	ldr	r2, [r7, #24]
 800d046:	f7fd fc19 	bl	800a87c <disk_read>
 800d04a:	4603      	mov	r3, r0
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d004      	beq.n	800d05a <f_read+0x20a>
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	2201      	movs	r2, #1
 800d054:	755a      	strb	r2, [r3, #21]
 800d056:	2301      	movs	r3, #1
 800d058:	e035      	b.n	800d0c6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	69ba      	ldr	r2, [r7, #24]
 800d05e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	699b      	ldr	r3, [r3, #24]
 800d064:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d068:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d06c:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800d06e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	429a      	cmp	r2, r3
 800d074:	d901      	bls.n	800d07a <f_read+0x22a>
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	699b      	ldr	r3, [r3, #24]
 800d084:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d088:	4413      	add	r3, r2
 800d08a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d08c:	4619      	mov	r1, r3
 800d08e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d090:	f7fd fcd5 	bl	800aa3e <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800d094:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d098:	4413      	add	r3, r2
 800d09a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	699a      	ldr	r2, [r3, #24]
 800d0a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0a2:	441a      	add	r2, r3
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	619a      	str	r2, [r3, #24]
 800d0a8:	683b      	ldr	r3, [r7, #0]
 800d0aa:	681a      	ldr	r2, [r3, #0]
 800d0ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0ae:	441a      	add	r2, r3
 800d0b0:	683b      	ldr	r3, [r7, #0]
 800d0b2:	601a      	str	r2, [r3, #0]
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d0b8:	1ad3      	subs	r3, r2, r3
 800d0ba:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	f47f af01 	bne.w	800cec6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800d0c4:	2300      	movs	r3, #0
}
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	3738      	adds	r7, #56	@ 0x38
 800d0ca:	46bd      	mov	sp, r7
 800d0cc:	bd80      	pop	{r7, pc}

0800d0ce <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d0ce:	b580      	push	{r7, lr}
 800d0d0:	b08c      	sub	sp, #48	@ 0x30
 800d0d2:	af00      	add	r7, sp, #0
 800d0d4:	60f8      	str	r0, [r7, #12]
 800d0d6:	60b9      	str	r1, [r7, #8]
 800d0d8:	607a      	str	r2, [r7, #4]
 800d0da:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d0dc:	68bb      	ldr	r3, [r7, #8]
 800d0de:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d0e0:	683b      	ldr	r3, [r7, #0]
 800d0e2:	2200      	movs	r2, #0
 800d0e4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	f107 0210 	add.w	r2, r7, #16
 800d0ec:	4611      	mov	r1, r2
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f7ff fc68 	bl	800c9c4 <validate>
 800d0f4:	4603      	mov	r3, r0
 800d0f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d0fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d107      	bne.n	800d112 <f_write+0x44>
 800d102:	68fb      	ldr	r3, [r7, #12]
 800d104:	7d5b      	ldrb	r3, [r3, #21]
 800d106:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800d10a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d002      	beq.n	800d118 <f_write+0x4a>
 800d112:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d116:	e14b      	b.n	800d3b0 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	7d1b      	ldrb	r3, [r3, #20]
 800d11c:	f003 0302 	and.w	r3, r3, #2
 800d120:	2b00      	cmp	r3, #0
 800d122:	d101      	bne.n	800d128 <f_write+0x5a>
 800d124:	2307      	movs	r3, #7
 800d126:	e143      	b.n	800d3b0 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d128:	68fb      	ldr	r3, [r7, #12]
 800d12a:	699a      	ldr	r2, [r3, #24]
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	441a      	add	r2, r3
 800d130:	68fb      	ldr	r3, [r7, #12]
 800d132:	699b      	ldr	r3, [r3, #24]
 800d134:	429a      	cmp	r2, r3
 800d136:	f080 812d 	bcs.w	800d394 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	699b      	ldr	r3, [r3, #24]
 800d13e:	43db      	mvns	r3, r3
 800d140:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d142:	e127      	b.n	800d394 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d144:	68fb      	ldr	r3, [r7, #12]
 800d146:	699b      	ldr	r3, [r3, #24]
 800d148:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	f040 80e3 	bne.w	800d318 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	699b      	ldr	r3, [r3, #24]
 800d156:	0a5b      	lsrs	r3, r3, #9
 800d158:	693a      	ldr	r2, [r7, #16]
 800d15a:	8952      	ldrh	r2, [r2, #10]
 800d15c:	3a01      	subs	r2, #1
 800d15e:	4013      	ands	r3, r2
 800d160:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d162:	69bb      	ldr	r3, [r7, #24]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d143      	bne.n	800d1f0 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	699b      	ldr	r3, [r3, #24]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d10c      	bne.n	800d18a <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	689b      	ldr	r3, [r3, #8]
 800d174:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d11a      	bne.n	800d1b2 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	2100      	movs	r1, #0
 800d180:	4618      	mov	r0, r3
 800d182:	f7fe f93c 	bl	800b3fe <create_chain>
 800d186:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d188:	e013      	b.n	800d1b2 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d18a:	68fb      	ldr	r3, [r7, #12]
 800d18c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d007      	beq.n	800d1a2 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d192:	68fb      	ldr	r3, [r7, #12]
 800d194:	699b      	ldr	r3, [r3, #24]
 800d196:	4619      	mov	r1, r3
 800d198:	68f8      	ldr	r0, [r7, #12]
 800d19a:	f7fe f9c8 	bl	800b52e <clmt_clust>
 800d19e:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d1a0:	e007      	b.n	800d1b2 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d1a2:	68fa      	ldr	r2, [r7, #12]
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	69db      	ldr	r3, [r3, #28]
 800d1a8:	4619      	mov	r1, r3
 800d1aa:	4610      	mov	r0, r2
 800d1ac:	f7fe f927 	bl	800b3fe <create_chain>
 800d1b0:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d1b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	f000 80f2 	beq.w	800d39e <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d1ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1bc:	2b01      	cmp	r3, #1
 800d1be:	d104      	bne.n	800d1ca <f_write+0xfc>
 800d1c0:	68fb      	ldr	r3, [r7, #12]
 800d1c2:	2202      	movs	r2, #2
 800d1c4:	755a      	strb	r2, [r3, #21]
 800d1c6:	2302      	movs	r3, #2
 800d1c8:	e0f2      	b.n	800d3b0 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d1cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1d0:	d104      	bne.n	800d1dc <f_write+0x10e>
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	2201      	movs	r2, #1
 800d1d6:	755a      	strb	r2, [r3, #21]
 800d1d8:	2301      	movs	r3, #1
 800d1da:	e0e9      	b.n	800d3b0 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d1e0:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	689b      	ldr	r3, [r3, #8]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d102      	bne.n	800d1f0 <f_write+0x122>
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d1ee:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	7d1b      	ldrb	r3, [r3, #20]
 800d1f4:	b25b      	sxtb	r3, r3
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	da18      	bge.n	800d22c <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d1fa:	693b      	ldr	r3, [r7, #16]
 800d1fc:	7858      	ldrb	r0, [r3, #1]
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d204:	68fb      	ldr	r3, [r7, #12]
 800d206:	6a1a      	ldr	r2, [r3, #32]
 800d208:	2301      	movs	r3, #1
 800d20a:	f7fd fb57 	bl	800a8bc <disk_write>
 800d20e:	4603      	mov	r3, r0
 800d210:	2b00      	cmp	r3, #0
 800d212:	d004      	beq.n	800d21e <f_write+0x150>
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	2201      	movs	r2, #1
 800d218:	755a      	strb	r2, [r3, #21]
 800d21a:	2301      	movs	r3, #1
 800d21c:	e0c8      	b.n	800d3b0 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	7d1b      	ldrb	r3, [r3, #20]
 800d222:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d226:	b2da      	uxtb	r2, r3
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d22c:	693a      	ldr	r2, [r7, #16]
 800d22e:	68fb      	ldr	r3, [r7, #12]
 800d230:	69db      	ldr	r3, [r3, #28]
 800d232:	4619      	mov	r1, r3
 800d234:	4610      	mov	r0, r2
 800d236:	f7fd fecd 	bl	800afd4 <clust2sect>
 800d23a:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d23c:	697b      	ldr	r3, [r7, #20]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d104      	bne.n	800d24c <f_write+0x17e>
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	2202      	movs	r2, #2
 800d246:	755a      	strb	r2, [r3, #21]
 800d248:	2302      	movs	r3, #2
 800d24a:	e0b1      	b.n	800d3b0 <f_write+0x2e2>
			sect += csect;
 800d24c:	697a      	ldr	r2, [r7, #20]
 800d24e:	69bb      	ldr	r3, [r7, #24]
 800d250:	4413      	add	r3, r2
 800d252:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	0a5b      	lsrs	r3, r3, #9
 800d258:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d25a:	6a3b      	ldr	r3, [r7, #32]
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d03c      	beq.n	800d2da <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d260:	69ba      	ldr	r2, [r7, #24]
 800d262:	6a3b      	ldr	r3, [r7, #32]
 800d264:	4413      	add	r3, r2
 800d266:	693a      	ldr	r2, [r7, #16]
 800d268:	8952      	ldrh	r2, [r2, #10]
 800d26a:	4293      	cmp	r3, r2
 800d26c:	d905      	bls.n	800d27a <f_write+0x1ac>
					cc = fs->csize - csect;
 800d26e:	693b      	ldr	r3, [r7, #16]
 800d270:	895b      	ldrh	r3, [r3, #10]
 800d272:	461a      	mov	r2, r3
 800d274:	69bb      	ldr	r3, [r7, #24]
 800d276:	1ad3      	subs	r3, r2, r3
 800d278:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d27a:	693b      	ldr	r3, [r7, #16]
 800d27c:	7858      	ldrb	r0, [r3, #1]
 800d27e:	6a3b      	ldr	r3, [r7, #32]
 800d280:	697a      	ldr	r2, [r7, #20]
 800d282:	69f9      	ldr	r1, [r7, #28]
 800d284:	f7fd fb1a 	bl	800a8bc <disk_write>
 800d288:	4603      	mov	r3, r0
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d004      	beq.n	800d298 <f_write+0x1ca>
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	2201      	movs	r2, #1
 800d292:	755a      	strb	r2, [r3, #21]
 800d294:	2301      	movs	r3, #1
 800d296:	e08b      	b.n	800d3b0 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	6a1a      	ldr	r2, [r3, #32]
 800d29c:	697b      	ldr	r3, [r7, #20]
 800d29e:	1ad3      	subs	r3, r2, r3
 800d2a0:	6a3a      	ldr	r2, [r7, #32]
 800d2a2:	429a      	cmp	r2, r3
 800d2a4:	d915      	bls.n	800d2d2 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	6a1a      	ldr	r2, [r3, #32]
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	1ad3      	subs	r3, r2, r3
 800d2b4:	025b      	lsls	r3, r3, #9
 800d2b6:	69fa      	ldr	r2, [r7, #28]
 800d2b8:	4413      	add	r3, r2
 800d2ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d2be:	4619      	mov	r1, r3
 800d2c0:	f7fd fbbd 	bl	800aa3e <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	7d1b      	ldrb	r3, [r3, #20]
 800d2c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d2cc:	b2da      	uxtb	r2, r3
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800d2d2:	6a3b      	ldr	r3, [r7, #32]
 800d2d4:	025b      	lsls	r3, r3, #9
 800d2d6:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800d2d8:	e03f      	b.n	800d35a <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	6a1b      	ldr	r3, [r3, #32]
 800d2de:	697a      	ldr	r2, [r7, #20]
 800d2e0:	429a      	cmp	r2, r3
 800d2e2:	d016      	beq.n	800d312 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	699a      	ldr	r2, [r3, #24]
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800d2ec:	429a      	cmp	r2, r3
 800d2ee:	d210      	bcs.n	800d312 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800d2f0:	693b      	ldr	r3, [r7, #16]
 800d2f2:	7858      	ldrb	r0, [r3, #1]
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d2fa:	2301      	movs	r3, #1
 800d2fc:	697a      	ldr	r2, [r7, #20]
 800d2fe:	f7fd fabd 	bl	800a87c <disk_read>
 800d302:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800d304:	2b00      	cmp	r3, #0
 800d306:	d004      	beq.n	800d312 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	2201      	movs	r2, #1
 800d30c:	755a      	strb	r2, [r3, #21]
 800d30e:	2301      	movs	r3, #1
 800d310:	e04e      	b.n	800d3b0 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	697a      	ldr	r2, [r7, #20]
 800d316:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	699b      	ldr	r3, [r3, #24]
 800d31c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d320:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d324:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800d326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	429a      	cmp	r2, r3
 800d32c:	d901      	bls.n	800d332 <f_write+0x264>
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	699b      	ldr	r3, [r3, #24]
 800d33c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d340:	4413      	add	r3, r2
 800d342:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d344:	69f9      	ldr	r1, [r7, #28]
 800d346:	4618      	mov	r0, r3
 800d348:	f7fd fb79 	bl	800aa3e <mem_cpy>
		fp->flag |= FA_DIRTY;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	7d1b      	ldrb	r3, [r3, #20]
 800d350:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d354:	b2da      	uxtb	r2, r3
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800d35a:	69fa      	ldr	r2, [r7, #28]
 800d35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d35e:	4413      	add	r3, r2
 800d360:	61fb      	str	r3, [r7, #28]
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	699a      	ldr	r2, [r3, #24]
 800d366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d368:	441a      	add	r2, r3
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	619a      	str	r2, [r3, #24]
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	68da      	ldr	r2, [r3, #12]
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	699b      	ldr	r3, [r3, #24]
 800d376:	429a      	cmp	r2, r3
 800d378:	bf38      	it	cc
 800d37a:	461a      	movcc	r2, r3
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	60da      	str	r2, [r3, #12]
 800d380:	683b      	ldr	r3, [r7, #0]
 800d382:	681a      	ldr	r2, [r3, #0]
 800d384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d386:	441a      	add	r2, r3
 800d388:	683b      	ldr	r3, [r7, #0]
 800d38a:	601a      	str	r2, [r3, #0]
 800d38c:	687a      	ldr	r2, [r7, #4]
 800d38e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d390:	1ad3      	subs	r3, r2, r3
 800d392:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2b00      	cmp	r3, #0
 800d398:	f47f aed4 	bne.w	800d144 <f_write+0x76>
 800d39c:	e000      	b.n	800d3a0 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d39e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	7d1b      	ldrb	r3, [r3, #20]
 800d3a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3a8:	b2da      	uxtb	r2, r3
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800d3ae:	2300      	movs	r3, #0
}
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	3730      	adds	r7, #48	@ 0x30
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	bd80      	pop	{r7, pc}

0800d3b8 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b086      	sub	sp, #24
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	f107 0208 	add.w	r2, r7, #8
 800d3c6:	4611      	mov	r1, r2
 800d3c8:	4618      	mov	r0, r3
 800d3ca:	f7ff fafb 	bl	800c9c4 <validate>
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d3d2:	7dfb      	ldrb	r3, [r7, #23]
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d168      	bne.n	800d4aa <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	7d1b      	ldrb	r3, [r3, #20]
 800d3dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d062      	beq.n	800d4aa <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	7d1b      	ldrb	r3, [r3, #20]
 800d3e8:	b25b      	sxtb	r3, r3
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	da15      	bge.n	800d41a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	7858      	ldrb	r0, [r3, #1]
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	6a1a      	ldr	r2, [r3, #32]
 800d3fc:	2301      	movs	r3, #1
 800d3fe:	f7fd fa5d 	bl	800a8bc <disk_write>
 800d402:	4603      	mov	r3, r0
 800d404:	2b00      	cmp	r3, #0
 800d406:	d001      	beq.n	800d40c <f_sync+0x54>
 800d408:	2301      	movs	r3, #1
 800d40a:	e04f      	b.n	800d4ac <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	7d1b      	ldrb	r3, [r3, #20]
 800d410:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d414:	b2da      	uxtb	r2, r3
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d41a:	f7fd f9e7 	bl	800a7ec <get_fattime>
 800d41e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d420:	68ba      	ldr	r2, [r7, #8]
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d426:	4619      	mov	r1, r3
 800d428:	4610      	mov	r0, r2
 800d42a:	f7fd fd37 	bl	800ae9c <move_window>
 800d42e:	4603      	mov	r3, r0
 800d430:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d432:	7dfb      	ldrb	r3, [r7, #23]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d138      	bne.n	800d4aa <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d43c:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	330b      	adds	r3, #11
 800d442:	781a      	ldrb	r2, [r3, #0]
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	330b      	adds	r3, #11
 800d448:	f042 0220 	orr.w	r2, r2, #32
 800d44c:	b2d2      	uxtb	r2, r2
 800d44e:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	6818      	ldr	r0, [r3, #0]
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	689b      	ldr	r3, [r3, #8]
 800d458:	461a      	mov	r2, r3
 800d45a:	68f9      	ldr	r1, [r7, #12]
 800d45c:	f7fe fa41 	bl	800b8e2 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d460:	68fb      	ldr	r3, [r7, #12]
 800d462:	f103 021c 	add.w	r2, r3, #28
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	68db      	ldr	r3, [r3, #12]
 800d46a:	4619      	mov	r1, r3
 800d46c:	4610      	mov	r0, r2
 800d46e:	f7fd faba 	bl	800a9e6 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	3316      	adds	r3, #22
 800d476:	6939      	ldr	r1, [r7, #16]
 800d478:	4618      	mov	r0, r3
 800d47a:	f7fd fab4 	bl	800a9e6 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	3312      	adds	r3, #18
 800d482:	2100      	movs	r1, #0
 800d484:	4618      	mov	r0, r3
 800d486:	f7fd fa93 	bl	800a9b0 <st_word>
					fs->wflag = 1;
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	2201      	movs	r2, #1
 800d48e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	4618      	mov	r0, r3
 800d494:	f7fd fd30 	bl	800aef8 <sync_fs>
 800d498:	4603      	mov	r3, r0
 800d49a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	7d1b      	ldrb	r3, [r3, #20]
 800d4a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d4a4:	b2da      	uxtb	r2, r3
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d4aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	3718      	adds	r7, #24
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	bd80      	pop	{r7, pc}

0800d4b4 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b084      	sub	sp, #16
 800d4b8:	af00      	add	r7, sp, #0
 800d4ba:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	f7ff ff7b 	bl	800d3b8 <f_sync>
 800d4c2:	4603      	mov	r3, r0
 800d4c4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d4c6:	7bfb      	ldrb	r3, [r7, #15]
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	d118      	bne.n	800d4fe <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	f107 0208 	add.w	r2, r7, #8
 800d4d2:	4611      	mov	r1, r2
 800d4d4:	4618      	mov	r0, r3
 800d4d6:	f7ff fa75 	bl	800c9c4 <validate>
 800d4da:	4603      	mov	r3, r0
 800d4dc:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d4de:	7bfb      	ldrb	r3, [r7, #15]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d10c      	bne.n	800d4fe <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	691b      	ldr	r3, [r3, #16]
 800d4e8:	4618      	mov	r0, r3
 800d4ea:	f7fd fc33 	bl	800ad54 <dec_lock>
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d4f2:	7bfb      	ldrb	r3, [r7, #15]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d102      	bne.n	800d4fe <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	2200      	movs	r2, #0
 800d4fc:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d4fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800d500:	4618      	mov	r0, r3
 800d502:	3710      	adds	r7, #16
 800d504:	46bd      	mov	sp, r7
 800d506:	bd80      	pop	{r7, pc}

0800d508 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800d508:	b580      	push	{r7, lr}
 800d50a:	b092      	sub	sp, #72	@ 0x48
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	60f8      	str	r0, [r7, #12]
 800d510:	60b9      	str	r1, [r7, #8]
 800d512:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800d514:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800d518:	f107 030c 	add.w	r3, r7, #12
 800d51c:	2200      	movs	r2, #0
 800d51e:	4618      	mov	r0, r3
 800d520:	f7ff f804 	bl	800c52c <find_volume>
 800d524:	4603      	mov	r3, r0
 800d526:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800d52a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d52e:	2b00      	cmp	r3, #0
 800d530:	f040 8099 	bne.w	800d666 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800d534:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800d53a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d53c:	695a      	ldr	r2, [r3, #20]
 800d53e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d540:	699b      	ldr	r3, [r3, #24]
 800d542:	3b02      	subs	r3, #2
 800d544:	429a      	cmp	r2, r3
 800d546:	d804      	bhi.n	800d552 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800d548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d54a:	695a      	ldr	r2, [r3, #20]
 800d54c:	68bb      	ldr	r3, [r7, #8]
 800d54e:	601a      	str	r2, [r3, #0]
 800d550:	e089      	b.n	800d666 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800d552:	2300      	movs	r3, #0
 800d554:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800d556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d558:	781b      	ldrb	r3, [r3, #0]
 800d55a:	2b01      	cmp	r3, #1
 800d55c:	d128      	bne.n	800d5b0 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800d55e:	2302      	movs	r3, #2
 800d560:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d564:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800d566:	f107 0314 	add.w	r3, r7, #20
 800d56a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d56c:	4618      	mov	r0, r3
 800d56e:	f7fd fd50 	bl	800b012 <get_fat>
 800d572:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800d574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d57a:	d103      	bne.n	800d584 <f_getfree+0x7c>
 800d57c:	2301      	movs	r3, #1
 800d57e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d582:	e063      	b.n	800d64c <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800d584:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d586:	2b01      	cmp	r3, #1
 800d588:	d103      	bne.n	800d592 <f_getfree+0x8a>
 800d58a:	2302      	movs	r3, #2
 800d58c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d590:	e05c      	b.n	800d64c <f_getfree+0x144>
					if (stat == 0) nfree++;
 800d592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d594:	2b00      	cmp	r3, #0
 800d596:	d102      	bne.n	800d59e <f_getfree+0x96>
 800d598:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d59a:	3301      	adds	r3, #1
 800d59c:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 800d59e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5a0:	3301      	adds	r3, #1
 800d5a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d5a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5a6:	699b      	ldr	r3, [r3, #24]
 800d5a8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d5aa:	429a      	cmp	r2, r3
 800d5ac:	d3db      	bcc.n	800d566 <f_getfree+0x5e>
 800d5ae:	e04d      	b.n	800d64c <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800d5b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5b2:	699b      	ldr	r3, [r3, #24]
 800d5b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d5b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5ba:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800d5bc:	2300      	movs	r3, #0
 800d5be:	637b      	str	r3, [r7, #52]	@ 0x34
 800d5c0:	2300      	movs	r3, #0
 800d5c2:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800d5c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5c6:	2b00      	cmp	r3, #0
 800d5c8:	d113      	bne.n	800d5f2 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800d5ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d5cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d5ce:	1c5a      	adds	r2, r3, #1
 800d5d0:	63ba      	str	r2, [r7, #56]	@ 0x38
 800d5d2:	4619      	mov	r1, r3
 800d5d4:	f7fd fc62 	bl	800ae9c <move_window>
 800d5d8:	4603      	mov	r3, r0
 800d5da:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800d5de:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d131      	bne.n	800d64a <f_getfree+0x142>
							p = fs->win;
 800d5e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5e8:	3334      	adds	r3, #52	@ 0x34
 800d5ea:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800d5ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d5f0:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800d5f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d5f4:	781b      	ldrb	r3, [r3, #0]
 800d5f6:	2b02      	cmp	r3, #2
 800d5f8:	d10f      	bne.n	800d61a <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800d5fa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d5fc:	f7fd f99c 	bl	800a938 <ld_word>
 800d600:	4603      	mov	r3, r0
 800d602:	2b00      	cmp	r3, #0
 800d604:	d102      	bne.n	800d60c <f_getfree+0x104>
 800d606:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d608:	3301      	adds	r3, #1
 800d60a:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800d60c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d60e:	3302      	adds	r3, #2
 800d610:	633b      	str	r3, [r7, #48]	@ 0x30
 800d612:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d614:	3b02      	subs	r3, #2
 800d616:	637b      	str	r3, [r7, #52]	@ 0x34
 800d618:	e010      	b.n	800d63c <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800d61a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d61c:	f7fd f9a5 	bl	800a96a <ld_dword>
 800d620:	4603      	mov	r3, r0
 800d622:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800d626:	2b00      	cmp	r3, #0
 800d628:	d102      	bne.n	800d630 <f_getfree+0x128>
 800d62a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d62c:	3301      	adds	r3, #1
 800d62e:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800d630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d632:	3304      	adds	r3, #4
 800d634:	633b      	str	r3, [r7, #48]	@ 0x30
 800d636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d638:	3b04      	subs	r3, #4
 800d63a:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800d63c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d63e:	3b01      	subs	r3, #1
 800d640:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d642:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d644:	2b00      	cmp	r3, #0
 800d646:	d1bd      	bne.n	800d5c4 <f_getfree+0xbc>
 800d648:	e000      	b.n	800d64c <f_getfree+0x144>
							if (res != FR_OK) break;
 800d64a:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800d64c:	68bb      	ldr	r3, [r7, #8]
 800d64e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d650:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800d652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d654:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d656:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800d658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d65a:	791a      	ldrb	r2, [r3, #4]
 800d65c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d65e:	f042 0201 	orr.w	r2, r2, #1
 800d662:	b2d2      	uxtb	r2, r2
 800d664:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800d666:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800d66a:	4618      	mov	r0, r3
 800d66c:	3748      	adds	r7, #72	@ 0x48
 800d66e:	46bd      	mov	sp, r7
 800d670:	bd80      	pop	{r7, pc}
	...

0800d674 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d674:	b480      	push	{r7}
 800d676:	b087      	sub	sp, #28
 800d678:	af00      	add	r7, sp, #0
 800d67a:	60f8      	str	r0, [r7, #12]
 800d67c:	60b9      	str	r1, [r7, #8]
 800d67e:	4613      	mov	r3, r2
 800d680:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d682:	2301      	movs	r3, #1
 800d684:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d686:	2300      	movs	r3, #0
 800d688:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d68a:	4b1f      	ldr	r3, [pc, #124]	@ (800d708 <FATFS_LinkDriverEx+0x94>)
 800d68c:	7a5b      	ldrb	r3, [r3, #9]
 800d68e:	b2db      	uxtb	r3, r3
 800d690:	2b00      	cmp	r3, #0
 800d692:	d131      	bne.n	800d6f8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d694:	4b1c      	ldr	r3, [pc, #112]	@ (800d708 <FATFS_LinkDriverEx+0x94>)
 800d696:	7a5b      	ldrb	r3, [r3, #9]
 800d698:	b2db      	uxtb	r3, r3
 800d69a:	461a      	mov	r2, r3
 800d69c:	4b1a      	ldr	r3, [pc, #104]	@ (800d708 <FATFS_LinkDriverEx+0x94>)
 800d69e:	2100      	movs	r1, #0
 800d6a0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d6a2:	4b19      	ldr	r3, [pc, #100]	@ (800d708 <FATFS_LinkDriverEx+0x94>)
 800d6a4:	7a5b      	ldrb	r3, [r3, #9]
 800d6a6:	b2db      	uxtb	r3, r3
 800d6a8:	4a17      	ldr	r2, [pc, #92]	@ (800d708 <FATFS_LinkDriverEx+0x94>)
 800d6aa:	009b      	lsls	r3, r3, #2
 800d6ac:	4413      	add	r3, r2
 800d6ae:	68fa      	ldr	r2, [r7, #12]
 800d6b0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d6b2:	4b15      	ldr	r3, [pc, #84]	@ (800d708 <FATFS_LinkDriverEx+0x94>)
 800d6b4:	7a5b      	ldrb	r3, [r3, #9]
 800d6b6:	b2db      	uxtb	r3, r3
 800d6b8:	461a      	mov	r2, r3
 800d6ba:	4b13      	ldr	r3, [pc, #76]	@ (800d708 <FATFS_LinkDriverEx+0x94>)
 800d6bc:	4413      	add	r3, r2
 800d6be:	79fa      	ldrb	r2, [r7, #7]
 800d6c0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d6c2:	4b11      	ldr	r3, [pc, #68]	@ (800d708 <FATFS_LinkDriverEx+0x94>)
 800d6c4:	7a5b      	ldrb	r3, [r3, #9]
 800d6c6:	b2db      	uxtb	r3, r3
 800d6c8:	1c5a      	adds	r2, r3, #1
 800d6ca:	b2d1      	uxtb	r1, r2
 800d6cc:	4a0e      	ldr	r2, [pc, #56]	@ (800d708 <FATFS_LinkDriverEx+0x94>)
 800d6ce:	7251      	strb	r1, [r2, #9]
 800d6d0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d6d2:	7dbb      	ldrb	r3, [r7, #22]
 800d6d4:	3330      	adds	r3, #48	@ 0x30
 800d6d6:	b2da      	uxtb	r2, r3
 800d6d8:	68bb      	ldr	r3, [r7, #8]
 800d6da:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d6dc:	68bb      	ldr	r3, [r7, #8]
 800d6de:	3301      	adds	r3, #1
 800d6e0:	223a      	movs	r2, #58	@ 0x3a
 800d6e2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	3302      	adds	r3, #2
 800d6e8:	222f      	movs	r2, #47	@ 0x2f
 800d6ea:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d6ec:	68bb      	ldr	r3, [r7, #8]
 800d6ee:	3303      	adds	r3, #3
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d6f4:	2300      	movs	r3, #0
 800d6f6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d6f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	371c      	adds	r7, #28
 800d6fe:	46bd      	mov	sp, r7
 800d700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d704:	4770      	bx	lr
 800d706:	bf00      	nop
 800d708:	20006ce8 	.word	0x20006ce8

0800d70c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b082      	sub	sp, #8
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
 800d714:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d716:	2200      	movs	r2, #0
 800d718:	6839      	ldr	r1, [r7, #0]
 800d71a:	6878      	ldr	r0, [r7, #4]
 800d71c:	f7ff ffaa 	bl	800d674 <FATFS_LinkDriverEx>
 800d720:	4603      	mov	r3, r0
}
 800d722:	4618      	mov	r0, r3
 800d724:	3708      	adds	r7, #8
 800d726:	46bd      	mov	sp, r7
 800d728:	bd80      	pop	{r7, pc}
	...

0800d72c <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800d72c:	b480      	push	{r7}
 800d72e:	b085      	sub	sp, #20
 800d730:	af00      	add	r7, sp, #0
 800d732:	4603      	mov	r3, r0
 800d734:	6039      	str	r1, [r7, #0]
 800d736:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800d738:	88fb      	ldrh	r3, [r7, #6]
 800d73a:	2b7f      	cmp	r3, #127	@ 0x7f
 800d73c:	d802      	bhi.n	800d744 <ff_convert+0x18>
		c = chr;
 800d73e:	88fb      	ldrh	r3, [r7, #6]
 800d740:	81fb      	strh	r3, [r7, #14]
 800d742:	e025      	b.n	800d790 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	2b00      	cmp	r3, #0
 800d748:	d00b      	beq.n	800d762 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800d74a:	88fb      	ldrh	r3, [r7, #6]
 800d74c:	2bff      	cmp	r3, #255	@ 0xff
 800d74e:	d805      	bhi.n	800d75c <ff_convert+0x30>
 800d750:	88fb      	ldrh	r3, [r7, #6]
 800d752:	3b80      	subs	r3, #128	@ 0x80
 800d754:	4a12      	ldr	r2, [pc, #72]	@ (800d7a0 <ff_convert+0x74>)
 800d756:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d75a:	e000      	b.n	800d75e <ff_convert+0x32>
 800d75c:	2300      	movs	r3, #0
 800d75e:	81fb      	strh	r3, [r7, #14]
 800d760:	e016      	b.n	800d790 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800d762:	2300      	movs	r3, #0
 800d764:	81fb      	strh	r3, [r7, #14]
 800d766:	e009      	b.n	800d77c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800d768:	89fb      	ldrh	r3, [r7, #14]
 800d76a:	4a0d      	ldr	r2, [pc, #52]	@ (800d7a0 <ff_convert+0x74>)
 800d76c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d770:	88fa      	ldrh	r2, [r7, #6]
 800d772:	429a      	cmp	r2, r3
 800d774:	d006      	beq.n	800d784 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800d776:	89fb      	ldrh	r3, [r7, #14]
 800d778:	3301      	adds	r3, #1
 800d77a:	81fb      	strh	r3, [r7, #14]
 800d77c:	89fb      	ldrh	r3, [r7, #14]
 800d77e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d780:	d9f2      	bls.n	800d768 <ff_convert+0x3c>
 800d782:	e000      	b.n	800d786 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800d784:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800d786:	89fb      	ldrh	r3, [r7, #14]
 800d788:	3380      	adds	r3, #128	@ 0x80
 800d78a:	b29b      	uxth	r3, r3
 800d78c:	b2db      	uxtb	r3, r3
 800d78e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800d790:	89fb      	ldrh	r3, [r7, #14]
}
 800d792:	4618      	mov	r0, r3
 800d794:	3714      	adds	r7, #20
 800d796:	46bd      	mov	sp, r7
 800d798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d79c:	4770      	bx	lr
 800d79e:	bf00      	nop
 800d7a0:	0801361c 	.word	0x0801361c

0800d7a4 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800d7a4:	b480      	push	{r7}
 800d7a6:	b087      	sub	sp, #28
 800d7a8:	af00      	add	r7, sp, #0
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800d7ae:	88fb      	ldrh	r3, [r7, #6]
 800d7b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d7b4:	d201      	bcs.n	800d7ba <ff_wtoupper+0x16>
 800d7b6:	4b3e      	ldr	r3, [pc, #248]	@ (800d8b0 <ff_wtoupper+0x10c>)
 800d7b8:	e000      	b.n	800d7bc <ff_wtoupper+0x18>
 800d7ba:	4b3e      	ldr	r3, [pc, #248]	@ (800d8b4 <ff_wtoupper+0x110>)
 800d7bc:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800d7be:	697b      	ldr	r3, [r7, #20]
 800d7c0:	1c9a      	adds	r2, r3, #2
 800d7c2:	617a      	str	r2, [r7, #20]
 800d7c4:	881b      	ldrh	r3, [r3, #0]
 800d7c6:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800d7c8:	8a7b      	ldrh	r3, [r7, #18]
 800d7ca:	2b00      	cmp	r3, #0
 800d7cc:	d068      	beq.n	800d8a0 <ff_wtoupper+0xfc>
 800d7ce:	88fa      	ldrh	r2, [r7, #6]
 800d7d0:	8a7b      	ldrh	r3, [r7, #18]
 800d7d2:	429a      	cmp	r2, r3
 800d7d4:	d364      	bcc.n	800d8a0 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800d7d6:	697b      	ldr	r3, [r7, #20]
 800d7d8:	1c9a      	adds	r2, r3, #2
 800d7da:	617a      	str	r2, [r7, #20]
 800d7dc:	881b      	ldrh	r3, [r3, #0]
 800d7de:	823b      	strh	r3, [r7, #16]
 800d7e0:	8a3b      	ldrh	r3, [r7, #16]
 800d7e2:	0a1b      	lsrs	r3, r3, #8
 800d7e4:	81fb      	strh	r3, [r7, #14]
 800d7e6:	8a3b      	ldrh	r3, [r7, #16]
 800d7e8:	b2db      	uxtb	r3, r3
 800d7ea:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800d7ec:	88fa      	ldrh	r2, [r7, #6]
 800d7ee:	8a79      	ldrh	r1, [r7, #18]
 800d7f0:	8a3b      	ldrh	r3, [r7, #16]
 800d7f2:	440b      	add	r3, r1
 800d7f4:	429a      	cmp	r2, r3
 800d7f6:	da49      	bge.n	800d88c <ff_wtoupper+0xe8>
			switch (cmd) {
 800d7f8:	89fb      	ldrh	r3, [r7, #14]
 800d7fa:	2b08      	cmp	r3, #8
 800d7fc:	d84f      	bhi.n	800d89e <ff_wtoupper+0xfa>
 800d7fe:	a201      	add	r2, pc, #4	@ (adr r2, 800d804 <ff_wtoupper+0x60>)
 800d800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d804:	0800d829 	.word	0x0800d829
 800d808:	0800d83b 	.word	0x0800d83b
 800d80c:	0800d851 	.word	0x0800d851
 800d810:	0800d859 	.word	0x0800d859
 800d814:	0800d861 	.word	0x0800d861
 800d818:	0800d869 	.word	0x0800d869
 800d81c:	0800d871 	.word	0x0800d871
 800d820:	0800d879 	.word	0x0800d879
 800d824:	0800d881 	.word	0x0800d881
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800d828:	88fa      	ldrh	r2, [r7, #6]
 800d82a:	8a7b      	ldrh	r3, [r7, #18]
 800d82c:	1ad3      	subs	r3, r2, r3
 800d82e:	005b      	lsls	r3, r3, #1
 800d830:	697a      	ldr	r2, [r7, #20]
 800d832:	4413      	add	r3, r2
 800d834:	881b      	ldrh	r3, [r3, #0]
 800d836:	80fb      	strh	r3, [r7, #6]
 800d838:	e027      	b.n	800d88a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800d83a:	88fa      	ldrh	r2, [r7, #6]
 800d83c:	8a7b      	ldrh	r3, [r7, #18]
 800d83e:	1ad3      	subs	r3, r2, r3
 800d840:	b29b      	uxth	r3, r3
 800d842:	f003 0301 	and.w	r3, r3, #1
 800d846:	b29b      	uxth	r3, r3
 800d848:	88fa      	ldrh	r2, [r7, #6]
 800d84a:	1ad3      	subs	r3, r2, r3
 800d84c:	80fb      	strh	r3, [r7, #6]
 800d84e:	e01c      	b.n	800d88a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800d850:	88fb      	ldrh	r3, [r7, #6]
 800d852:	3b10      	subs	r3, #16
 800d854:	80fb      	strh	r3, [r7, #6]
 800d856:	e018      	b.n	800d88a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800d858:	88fb      	ldrh	r3, [r7, #6]
 800d85a:	3b20      	subs	r3, #32
 800d85c:	80fb      	strh	r3, [r7, #6]
 800d85e:	e014      	b.n	800d88a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800d860:	88fb      	ldrh	r3, [r7, #6]
 800d862:	3b30      	subs	r3, #48	@ 0x30
 800d864:	80fb      	strh	r3, [r7, #6]
 800d866:	e010      	b.n	800d88a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800d868:	88fb      	ldrh	r3, [r7, #6]
 800d86a:	3b1a      	subs	r3, #26
 800d86c:	80fb      	strh	r3, [r7, #6]
 800d86e:	e00c      	b.n	800d88a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800d870:	88fb      	ldrh	r3, [r7, #6]
 800d872:	3308      	adds	r3, #8
 800d874:	80fb      	strh	r3, [r7, #6]
 800d876:	e008      	b.n	800d88a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800d878:	88fb      	ldrh	r3, [r7, #6]
 800d87a:	3b50      	subs	r3, #80	@ 0x50
 800d87c:	80fb      	strh	r3, [r7, #6]
 800d87e:	e004      	b.n	800d88a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800d880:	88fb      	ldrh	r3, [r7, #6]
 800d882:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800d886:	80fb      	strh	r3, [r7, #6]
 800d888:	bf00      	nop
			}
			break;
 800d88a:	e008      	b.n	800d89e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800d88c:	89fb      	ldrh	r3, [r7, #14]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d195      	bne.n	800d7be <ff_wtoupper+0x1a>
 800d892:	8a3b      	ldrh	r3, [r7, #16]
 800d894:	005b      	lsls	r3, r3, #1
 800d896:	697a      	ldr	r2, [r7, #20]
 800d898:	4413      	add	r3, r2
 800d89a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800d89c:	e78f      	b.n	800d7be <ff_wtoupper+0x1a>
			break;
 800d89e:	bf00      	nop
	}

	return chr;
 800d8a0:	88fb      	ldrh	r3, [r7, #6]
}
 800d8a2:	4618      	mov	r0, r3
 800d8a4:	371c      	adds	r7, #28
 800d8a6:	46bd      	mov	sp, r7
 800d8a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ac:	4770      	bx	lr
 800d8ae:	bf00      	nop
 800d8b0:	0801371c 	.word	0x0801371c
 800d8b4:	08013910 	.word	0x08013910

0800d8b8 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	b082      	sub	sp, #8
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800d8c0:	6878      	ldr	r0, [r7, #4]
 800d8c2:	f000 f811 	bl	800d8e8 <malloc>
 800d8c6:	4603      	mov	r3, r0
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	3708      	adds	r7, #8
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	bd80      	pop	{r7, pc}

0800d8d0 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800d8d0:	b580      	push	{r7, lr}
 800d8d2:	b082      	sub	sp, #8
 800d8d4:	af00      	add	r7, sp, #0
 800d8d6:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800d8d8:	6878      	ldr	r0, [r7, #4]
 800d8da:	f000 f80d 	bl	800d8f8 <free>
}
 800d8de:	bf00      	nop
 800d8e0:	3708      	adds	r7, #8
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	bd80      	pop	{r7, pc}
	...

0800d8e8 <malloc>:
 800d8e8:	4b02      	ldr	r3, [pc, #8]	@ (800d8f4 <malloc+0xc>)
 800d8ea:	4601      	mov	r1, r0
 800d8ec:	6818      	ldr	r0, [r3, #0]
 800d8ee:	f000 b82d 	b.w	800d94c <_malloc_r>
 800d8f2:	bf00      	nop
 800d8f4:	20000020 	.word	0x20000020

0800d8f8 <free>:
 800d8f8:	4b02      	ldr	r3, [pc, #8]	@ (800d904 <free+0xc>)
 800d8fa:	4601      	mov	r1, r0
 800d8fc:	6818      	ldr	r0, [r3, #0]
 800d8fe:	f002 b95b 	b.w	800fbb8 <_free_r>
 800d902:	bf00      	nop
 800d904:	20000020 	.word	0x20000020

0800d908 <sbrk_aligned>:
 800d908:	b570      	push	{r4, r5, r6, lr}
 800d90a:	4e0f      	ldr	r6, [pc, #60]	@ (800d948 <sbrk_aligned+0x40>)
 800d90c:	460c      	mov	r4, r1
 800d90e:	6831      	ldr	r1, [r6, #0]
 800d910:	4605      	mov	r5, r0
 800d912:	b911      	cbnz	r1, 800d91a <sbrk_aligned+0x12>
 800d914:	f001 fa68 	bl	800ede8 <_sbrk_r>
 800d918:	6030      	str	r0, [r6, #0]
 800d91a:	4621      	mov	r1, r4
 800d91c:	4628      	mov	r0, r5
 800d91e:	f001 fa63 	bl	800ede8 <_sbrk_r>
 800d922:	1c43      	adds	r3, r0, #1
 800d924:	d103      	bne.n	800d92e <sbrk_aligned+0x26>
 800d926:	f04f 34ff 	mov.w	r4, #4294967295
 800d92a:	4620      	mov	r0, r4
 800d92c:	bd70      	pop	{r4, r5, r6, pc}
 800d92e:	1cc4      	adds	r4, r0, #3
 800d930:	f024 0403 	bic.w	r4, r4, #3
 800d934:	42a0      	cmp	r0, r4
 800d936:	d0f8      	beq.n	800d92a <sbrk_aligned+0x22>
 800d938:	1a21      	subs	r1, r4, r0
 800d93a:	4628      	mov	r0, r5
 800d93c:	f001 fa54 	bl	800ede8 <_sbrk_r>
 800d940:	3001      	adds	r0, #1
 800d942:	d1f2      	bne.n	800d92a <sbrk_aligned+0x22>
 800d944:	e7ef      	b.n	800d926 <sbrk_aligned+0x1e>
 800d946:	bf00      	nop
 800d948:	20006cf4 	.word	0x20006cf4

0800d94c <_malloc_r>:
 800d94c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d950:	1ccd      	adds	r5, r1, #3
 800d952:	f025 0503 	bic.w	r5, r5, #3
 800d956:	3508      	adds	r5, #8
 800d958:	2d0c      	cmp	r5, #12
 800d95a:	bf38      	it	cc
 800d95c:	250c      	movcc	r5, #12
 800d95e:	2d00      	cmp	r5, #0
 800d960:	4606      	mov	r6, r0
 800d962:	db01      	blt.n	800d968 <_malloc_r+0x1c>
 800d964:	42a9      	cmp	r1, r5
 800d966:	d904      	bls.n	800d972 <_malloc_r+0x26>
 800d968:	230c      	movs	r3, #12
 800d96a:	6033      	str	r3, [r6, #0]
 800d96c:	2000      	movs	r0, #0
 800d96e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d972:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800da48 <_malloc_r+0xfc>
 800d976:	f000 f869 	bl	800da4c <__malloc_lock>
 800d97a:	f8d8 3000 	ldr.w	r3, [r8]
 800d97e:	461c      	mov	r4, r3
 800d980:	bb44      	cbnz	r4, 800d9d4 <_malloc_r+0x88>
 800d982:	4629      	mov	r1, r5
 800d984:	4630      	mov	r0, r6
 800d986:	f7ff ffbf 	bl	800d908 <sbrk_aligned>
 800d98a:	1c43      	adds	r3, r0, #1
 800d98c:	4604      	mov	r4, r0
 800d98e:	d158      	bne.n	800da42 <_malloc_r+0xf6>
 800d990:	f8d8 4000 	ldr.w	r4, [r8]
 800d994:	4627      	mov	r7, r4
 800d996:	2f00      	cmp	r7, #0
 800d998:	d143      	bne.n	800da22 <_malloc_r+0xd6>
 800d99a:	2c00      	cmp	r4, #0
 800d99c:	d04b      	beq.n	800da36 <_malloc_r+0xea>
 800d99e:	6823      	ldr	r3, [r4, #0]
 800d9a0:	4639      	mov	r1, r7
 800d9a2:	4630      	mov	r0, r6
 800d9a4:	eb04 0903 	add.w	r9, r4, r3
 800d9a8:	f001 fa1e 	bl	800ede8 <_sbrk_r>
 800d9ac:	4581      	cmp	r9, r0
 800d9ae:	d142      	bne.n	800da36 <_malloc_r+0xea>
 800d9b0:	6821      	ldr	r1, [r4, #0]
 800d9b2:	1a6d      	subs	r5, r5, r1
 800d9b4:	4629      	mov	r1, r5
 800d9b6:	4630      	mov	r0, r6
 800d9b8:	f7ff ffa6 	bl	800d908 <sbrk_aligned>
 800d9bc:	3001      	adds	r0, #1
 800d9be:	d03a      	beq.n	800da36 <_malloc_r+0xea>
 800d9c0:	6823      	ldr	r3, [r4, #0]
 800d9c2:	442b      	add	r3, r5
 800d9c4:	6023      	str	r3, [r4, #0]
 800d9c6:	f8d8 3000 	ldr.w	r3, [r8]
 800d9ca:	685a      	ldr	r2, [r3, #4]
 800d9cc:	bb62      	cbnz	r2, 800da28 <_malloc_r+0xdc>
 800d9ce:	f8c8 7000 	str.w	r7, [r8]
 800d9d2:	e00f      	b.n	800d9f4 <_malloc_r+0xa8>
 800d9d4:	6822      	ldr	r2, [r4, #0]
 800d9d6:	1b52      	subs	r2, r2, r5
 800d9d8:	d420      	bmi.n	800da1c <_malloc_r+0xd0>
 800d9da:	2a0b      	cmp	r2, #11
 800d9dc:	d917      	bls.n	800da0e <_malloc_r+0xc2>
 800d9de:	1961      	adds	r1, r4, r5
 800d9e0:	42a3      	cmp	r3, r4
 800d9e2:	6025      	str	r5, [r4, #0]
 800d9e4:	bf18      	it	ne
 800d9e6:	6059      	strne	r1, [r3, #4]
 800d9e8:	6863      	ldr	r3, [r4, #4]
 800d9ea:	bf08      	it	eq
 800d9ec:	f8c8 1000 	streq.w	r1, [r8]
 800d9f0:	5162      	str	r2, [r4, r5]
 800d9f2:	604b      	str	r3, [r1, #4]
 800d9f4:	4630      	mov	r0, r6
 800d9f6:	f000 f82f 	bl	800da58 <__malloc_unlock>
 800d9fa:	f104 000b 	add.w	r0, r4, #11
 800d9fe:	1d23      	adds	r3, r4, #4
 800da00:	f020 0007 	bic.w	r0, r0, #7
 800da04:	1ac2      	subs	r2, r0, r3
 800da06:	bf1c      	itt	ne
 800da08:	1a1b      	subne	r3, r3, r0
 800da0a:	50a3      	strne	r3, [r4, r2]
 800da0c:	e7af      	b.n	800d96e <_malloc_r+0x22>
 800da0e:	6862      	ldr	r2, [r4, #4]
 800da10:	42a3      	cmp	r3, r4
 800da12:	bf0c      	ite	eq
 800da14:	f8c8 2000 	streq.w	r2, [r8]
 800da18:	605a      	strne	r2, [r3, #4]
 800da1a:	e7eb      	b.n	800d9f4 <_malloc_r+0xa8>
 800da1c:	4623      	mov	r3, r4
 800da1e:	6864      	ldr	r4, [r4, #4]
 800da20:	e7ae      	b.n	800d980 <_malloc_r+0x34>
 800da22:	463c      	mov	r4, r7
 800da24:	687f      	ldr	r7, [r7, #4]
 800da26:	e7b6      	b.n	800d996 <_malloc_r+0x4a>
 800da28:	461a      	mov	r2, r3
 800da2a:	685b      	ldr	r3, [r3, #4]
 800da2c:	42a3      	cmp	r3, r4
 800da2e:	d1fb      	bne.n	800da28 <_malloc_r+0xdc>
 800da30:	2300      	movs	r3, #0
 800da32:	6053      	str	r3, [r2, #4]
 800da34:	e7de      	b.n	800d9f4 <_malloc_r+0xa8>
 800da36:	230c      	movs	r3, #12
 800da38:	6033      	str	r3, [r6, #0]
 800da3a:	4630      	mov	r0, r6
 800da3c:	f000 f80c 	bl	800da58 <__malloc_unlock>
 800da40:	e794      	b.n	800d96c <_malloc_r+0x20>
 800da42:	6005      	str	r5, [r0, #0]
 800da44:	e7d6      	b.n	800d9f4 <_malloc_r+0xa8>
 800da46:	bf00      	nop
 800da48:	20006cf8 	.word	0x20006cf8

0800da4c <__malloc_lock>:
 800da4c:	4801      	ldr	r0, [pc, #4]	@ (800da54 <__malloc_lock+0x8>)
 800da4e:	f001 ba18 	b.w	800ee82 <__retarget_lock_acquire_recursive>
 800da52:	bf00      	nop
 800da54:	20006e3c 	.word	0x20006e3c

0800da58 <__malloc_unlock>:
 800da58:	4801      	ldr	r0, [pc, #4]	@ (800da60 <__malloc_unlock+0x8>)
 800da5a:	f001 ba13 	b.w	800ee84 <__retarget_lock_release_recursive>
 800da5e:	bf00      	nop
 800da60:	20006e3c 	.word	0x20006e3c

0800da64 <_strtol_l.isra.0>:
 800da64:	2b24      	cmp	r3, #36	@ 0x24
 800da66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800da6a:	4686      	mov	lr, r0
 800da6c:	4690      	mov	r8, r2
 800da6e:	d801      	bhi.n	800da74 <_strtol_l.isra.0+0x10>
 800da70:	2b01      	cmp	r3, #1
 800da72:	d106      	bne.n	800da82 <_strtol_l.isra.0+0x1e>
 800da74:	f001 f9da 	bl	800ee2c <__errno>
 800da78:	2316      	movs	r3, #22
 800da7a:	6003      	str	r3, [r0, #0]
 800da7c:	2000      	movs	r0, #0
 800da7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da82:	4834      	ldr	r0, [pc, #208]	@ (800db54 <_strtol_l.isra.0+0xf0>)
 800da84:	460d      	mov	r5, r1
 800da86:	462a      	mov	r2, r5
 800da88:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da8c:	5d06      	ldrb	r6, [r0, r4]
 800da8e:	f016 0608 	ands.w	r6, r6, #8
 800da92:	d1f8      	bne.n	800da86 <_strtol_l.isra.0+0x22>
 800da94:	2c2d      	cmp	r4, #45	@ 0x2d
 800da96:	d110      	bne.n	800daba <_strtol_l.isra.0+0x56>
 800da98:	782c      	ldrb	r4, [r5, #0]
 800da9a:	2601      	movs	r6, #1
 800da9c:	1c95      	adds	r5, r2, #2
 800da9e:	f033 0210 	bics.w	r2, r3, #16
 800daa2:	d115      	bne.n	800dad0 <_strtol_l.isra.0+0x6c>
 800daa4:	2c30      	cmp	r4, #48	@ 0x30
 800daa6:	d10d      	bne.n	800dac4 <_strtol_l.isra.0+0x60>
 800daa8:	782a      	ldrb	r2, [r5, #0]
 800daaa:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800daae:	2a58      	cmp	r2, #88	@ 0x58
 800dab0:	d108      	bne.n	800dac4 <_strtol_l.isra.0+0x60>
 800dab2:	786c      	ldrb	r4, [r5, #1]
 800dab4:	3502      	adds	r5, #2
 800dab6:	2310      	movs	r3, #16
 800dab8:	e00a      	b.n	800dad0 <_strtol_l.isra.0+0x6c>
 800daba:	2c2b      	cmp	r4, #43	@ 0x2b
 800dabc:	bf04      	itt	eq
 800dabe:	782c      	ldrbeq	r4, [r5, #0]
 800dac0:	1c95      	addeq	r5, r2, #2
 800dac2:	e7ec      	b.n	800da9e <_strtol_l.isra.0+0x3a>
 800dac4:	2b00      	cmp	r3, #0
 800dac6:	d1f6      	bne.n	800dab6 <_strtol_l.isra.0+0x52>
 800dac8:	2c30      	cmp	r4, #48	@ 0x30
 800daca:	bf14      	ite	ne
 800dacc:	230a      	movne	r3, #10
 800dace:	2308      	moveq	r3, #8
 800dad0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800dad4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800dad8:	2200      	movs	r2, #0
 800dada:	fbbc f9f3 	udiv	r9, ip, r3
 800dade:	4610      	mov	r0, r2
 800dae0:	fb03 ca19 	mls	sl, r3, r9, ip
 800dae4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800dae8:	2f09      	cmp	r7, #9
 800daea:	d80f      	bhi.n	800db0c <_strtol_l.isra.0+0xa8>
 800daec:	463c      	mov	r4, r7
 800daee:	42a3      	cmp	r3, r4
 800daf0:	dd1b      	ble.n	800db2a <_strtol_l.isra.0+0xc6>
 800daf2:	1c57      	adds	r7, r2, #1
 800daf4:	d007      	beq.n	800db06 <_strtol_l.isra.0+0xa2>
 800daf6:	4581      	cmp	r9, r0
 800daf8:	d314      	bcc.n	800db24 <_strtol_l.isra.0+0xc0>
 800dafa:	d101      	bne.n	800db00 <_strtol_l.isra.0+0x9c>
 800dafc:	45a2      	cmp	sl, r4
 800dafe:	db11      	blt.n	800db24 <_strtol_l.isra.0+0xc0>
 800db00:	fb00 4003 	mla	r0, r0, r3, r4
 800db04:	2201      	movs	r2, #1
 800db06:	f815 4b01 	ldrb.w	r4, [r5], #1
 800db0a:	e7eb      	b.n	800dae4 <_strtol_l.isra.0+0x80>
 800db0c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800db10:	2f19      	cmp	r7, #25
 800db12:	d801      	bhi.n	800db18 <_strtol_l.isra.0+0xb4>
 800db14:	3c37      	subs	r4, #55	@ 0x37
 800db16:	e7ea      	b.n	800daee <_strtol_l.isra.0+0x8a>
 800db18:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800db1c:	2f19      	cmp	r7, #25
 800db1e:	d804      	bhi.n	800db2a <_strtol_l.isra.0+0xc6>
 800db20:	3c57      	subs	r4, #87	@ 0x57
 800db22:	e7e4      	b.n	800daee <_strtol_l.isra.0+0x8a>
 800db24:	f04f 32ff 	mov.w	r2, #4294967295
 800db28:	e7ed      	b.n	800db06 <_strtol_l.isra.0+0xa2>
 800db2a:	1c53      	adds	r3, r2, #1
 800db2c:	d108      	bne.n	800db40 <_strtol_l.isra.0+0xdc>
 800db2e:	2322      	movs	r3, #34	@ 0x22
 800db30:	f8ce 3000 	str.w	r3, [lr]
 800db34:	4660      	mov	r0, ip
 800db36:	f1b8 0f00 	cmp.w	r8, #0
 800db3a:	d0a0      	beq.n	800da7e <_strtol_l.isra.0+0x1a>
 800db3c:	1e69      	subs	r1, r5, #1
 800db3e:	e006      	b.n	800db4e <_strtol_l.isra.0+0xea>
 800db40:	b106      	cbz	r6, 800db44 <_strtol_l.isra.0+0xe0>
 800db42:	4240      	negs	r0, r0
 800db44:	f1b8 0f00 	cmp.w	r8, #0
 800db48:	d099      	beq.n	800da7e <_strtol_l.isra.0+0x1a>
 800db4a:	2a00      	cmp	r2, #0
 800db4c:	d1f6      	bne.n	800db3c <_strtol_l.isra.0+0xd8>
 800db4e:	f8c8 1000 	str.w	r1, [r8]
 800db52:	e794      	b.n	800da7e <_strtol_l.isra.0+0x1a>
 800db54:	080139cd 	.word	0x080139cd

0800db58 <_strtol_r>:
 800db58:	f7ff bf84 	b.w	800da64 <_strtol_l.isra.0>

0800db5c <__cvt>:
 800db5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db60:	ec57 6b10 	vmov	r6, r7, d0
 800db64:	2f00      	cmp	r7, #0
 800db66:	460c      	mov	r4, r1
 800db68:	4619      	mov	r1, r3
 800db6a:	463b      	mov	r3, r7
 800db6c:	bfbb      	ittet	lt
 800db6e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800db72:	461f      	movlt	r7, r3
 800db74:	2300      	movge	r3, #0
 800db76:	232d      	movlt	r3, #45	@ 0x2d
 800db78:	700b      	strb	r3, [r1, #0]
 800db7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800db7c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800db80:	4691      	mov	r9, r2
 800db82:	f023 0820 	bic.w	r8, r3, #32
 800db86:	bfbc      	itt	lt
 800db88:	4632      	movlt	r2, r6
 800db8a:	4616      	movlt	r6, r2
 800db8c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800db90:	d005      	beq.n	800db9e <__cvt+0x42>
 800db92:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800db96:	d100      	bne.n	800db9a <__cvt+0x3e>
 800db98:	3401      	adds	r4, #1
 800db9a:	2102      	movs	r1, #2
 800db9c:	e000      	b.n	800dba0 <__cvt+0x44>
 800db9e:	2103      	movs	r1, #3
 800dba0:	ab03      	add	r3, sp, #12
 800dba2:	9301      	str	r3, [sp, #4]
 800dba4:	ab02      	add	r3, sp, #8
 800dba6:	9300      	str	r3, [sp, #0]
 800dba8:	ec47 6b10 	vmov	d0, r6, r7
 800dbac:	4653      	mov	r3, sl
 800dbae:	4622      	mov	r2, r4
 800dbb0:	f001 fa32 	bl	800f018 <_dtoa_r>
 800dbb4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800dbb8:	4605      	mov	r5, r0
 800dbba:	d119      	bne.n	800dbf0 <__cvt+0x94>
 800dbbc:	f019 0f01 	tst.w	r9, #1
 800dbc0:	d00e      	beq.n	800dbe0 <__cvt+0x84>
 800dbc2:	eb00 0904 	add.w	r9, r0, r4
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	2300      	movs	r3, #0
 800dbca:	4630      	mov	r0, r6
 800dbcc:	4639      	mov	r1, r7
 800dbce:	f7f2 ffa3 	bl	8000b18 <__aeabi_dcmpeq>
 800dbd2:	b108      	cbz	r0, 800dbd8 <__cvt+0x7c>
 800dbd4:	f8cd 900c 	str.w	r9, [sp, #12]
 800dbd8:	2230      	movs	r2, #48	@ 0x30
 800dbda:	9b03      	ldr	r3, [sp, #12]
 800dbdc:	454b      	cmp	r3, r9
 800dbde:	d31e      	bcc.n	800dc1e <__cvt+0xc2>
 800dbe0:	9b03      	ldr	r3, [sp, #12]
 800dbe2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dbe4:	1b5b      	subs	r3, r3, r5
 800dbe6:	4628      	mov	r0, r5
 800dbe8:	6013      	str	r3, [r2, #0]
 800dbea:	b004      	add	sp, #16
 800dbec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbf0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800dbf4:	eb00 0904 	add.w	r9, r0, r4
 800dbf8:	d1e5      	bne.n	800dbc6 <__cvt+0x6a>
 800dbfa:	7803      	ldrb	r3, [r0, #0]
 800dbfc:	2b30      	cmp	r3, #48	@ 0x30
 800dbfe:	d10a      	bne.n	800dc16 <__cvt+0xba>
 800dc00:	2200      	movs	r2, #0
 800dc02:	2300      	movs	r3, #0
 800dc04:	4630      	mov	r0, r6
 800dc06:	4639      	mov	r1, r7
 800dc08:	f7f2 ff86 	bl	8000b18 <__aeabi_dcmpeq>
 800dc0c:	b918      	cbnz	r0, 800dc16 <__cvt+0xba>
 800dc0e:	f1c4 0401 	rsb	r4, r4, #1
 800dc12:	f8ca 4000 	str.w	r4, [sl]
 800dc16:	f8da 3000 	ldr.w	r3, [sl]
 800dc1a:	4499      	add	r9, r3
 800dc1c:	e7d3      	b.n	800dbc6 <__cvt+0x6a>
 800dc1e:	1c59      	adds	r1, r3, #1
 800dc20:	9103      	str	r1, [sp, #12]
 800dc22:	701a      	strb	r2, [r3, #0]
 800dc24:	e7d9      	b.n	800dbda <__cvt+0x7e>

0800dc26 <__exponent>:
 800dc26:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc28:	2900      	cmp	r1, #0
 800dc2a:	bfba      	itte	lt
 800dc2c:	4249      	neglt	r1, r1
 800dc2e:	232d      	movlt	r3, #45	@ 0x2d
 800dc30:	232b      	movge	r3, #43	@ 0x2b
 800dc32:	2909      	cmp	r1, #9
 800dc34:	7002      	strb	r2, [r0, #0]
 800dc36:	7043      	strb	r3, [r0, #1]
 800dc38:	dd29      	ble.n	800dc8e <__exponent+0x68>
 800dc3a:	f10d 0307 	add.w	r3, sp, #7
 800dc3e:	461d      	mov	r5, r3
 800dc40:	270a      	movs	r7, #10
 800dc42:	461a      	mov	r2, r3
 800dc44:	fbb1 f6f7 	udiv	r6, r1, r7
 800dc48:	fb07 1416 	mls	r4, r7, r6, r1
 800dc4c:	3430      	adds	r4, #48	@ 0x30
 800dc4e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800dc52:	460c      	mov	r4, r1
 800dc54:	2c63      	cmp	r4, #99	@ 0x63
 800dc56:	f103 33ff 	add.w	r3, r3, #4294967295
 800dc5a:	4631      	mov	r1, r6
 800dc5c:	dcf1      	bgt.n	800dc42 <__exponent+0x1c>
 800dc5e:	3130      	adds	r1, #48	@ 0x30
 800dc60:	1e94      	subs	r4, r2, #2
 800dc62:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dc66:	1c41      	adds	r1, r0, #1
 800dc68:	4623      	mov	r3, r4
 800dc6a:	42ab      	cmp	r3, r5
 800dc6c:	d30a      	bcc.n	800dc84 <__exponent+0x5e>
 800dc6e:	f10d 0309 	add.w	r3, sp, #9
 800dc72:	1a9b      	subs	r3, r3, r2
 800dc74:	42ac      	cmp	r4, r5
 800dc76:	bf88      	it	hi
 800dc78:	2300      	movhi	r3, #0
 800dc7a:	3302      	adds	r3, #2
 800dc7c:	4403      	add	r3, r0
 800dc7e:	1a18      	subs	r0, r3, r0
 800dc80:	b003      	add	sp, #12
 800dc82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc84:	f813 6b01 	ldrb.w	r6, [r3], #1
 800dc88:	f801 6f01 	strb.w	r6, [r1, #1]!
 800dc8c:	e7ed      	b.n	800dc6a <__exponent+0x44>
 800dc8e:	2330      	movs	r3, #48	@ 0x30
 800dc90:	3130      	adds	r1, #48	@ 0x30
 800dc92:	7083      	strb	r3, [r0, #2]
 800dc94:	70c1      	strb	r1, [r0, #3]
 800dc96:	1d03      	adds	r3, r0, #4
 800dc98:	e7f1      	b.n	800dc7e <__exponent+0x58>
	...

0800dc9c <_printf_float>:
 800dc9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dca0:	b08d      	sub	sp, #52	@ 0x34
 800dca2:	460c      	mov	r4, r1
 800dca4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dca8:	4616      	mov	r6, r2
 800dcaa:	461f      	mov	r7, r3
 800dcac:	4605      	mov	r5, r0
 800dcae:	f001 f863 	bl	800ed78 <_localeconv_r>
 800dcb2:	6803      	ldr	r3, [r0, #0]
 800dcb4:	9304      	str	r3, [sp, #16]
 800dcb6:	4618      	mov	r0, r3
 800dcb8:	f7f2 fb02 	bl	80002c0 <strlen>
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	930a      	str	r3, [sp, #40]	@ 0x28
 800dcc0:	f8d8 3000 	ldr.w	r3, [r8]
 800dcc4:	9005      	str	r0, [sp, #20]
 800dcc6:	3307      	adds	r3, #7
 800dcc8:	f023 0307 	bic.w	r3, r3, #7
 800dccc:	f103 0208 	add.w	r2, r3, #8
 800dcd0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800dcd4:	f8d4 b000 	ldr.w	fp, [r4]
 800dcd8:	f8c8 2000 	str.w	r2, [r8]
 800dcdc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800dce0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800dce4:	9307      	str	r3, [sp, #28]
 800dce6:	f8cd 8018 	str.w	r8, [sp, #24]
 800dcea:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800dcee:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dcf2:	4b9c      	ldr	r3, [pc, #624]	@ (800df64 <_printf_float+0x2c8>)
 800dcf4:	f04f 32ff 	mov.w	r2, #4294967295
 800dcf8:	f7f2 ff40 	bl	8000b7c <__aeabi_dcmpun>
 800dcfc:	bb70      	cbnz	r0, 800dd5c <_printf_float+0xc0>
 800dcfe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd02:	4b98      	ldr	r3, [pc, #608]	@ (800df64 <_printf_float+0x2c8>)
 800dd04:	f04f 32ff 	mov.w	r2, #4294967295
 800dd08:	f7f2 ff1a 	bl	8000b40 <__aeabi_dcmple>
 800dd0c:	bb30      	cbnz	r0, 800dd5c <_printf_float+0xc0>
 800dd0e:	2200      	movs	r2, #0
 800dd10:	2300      	movs	r3, #0
 800dd12:	4640      	mov	r0, r8
 800dd14:	4649      	mov	r1, r9
 800dd16:	f7f2 ff09 	bl	8000b2c <__aeabi_dcmplt>
 800dd1a:	b110      	cbz	r0, 800dd22 <_printf_float+0x86>
 800dd1c:	232d      	movs	r3, #45	@ 0x2d
 800dd1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd22:	4a91      	ldr	r2, [pc, #580]	@ (800df68 <_printf_float+0x2cc>)
 800dd24:	4b91      	ldr	r3, [pc, #580]	@ (800df6c <_printf_float+0x2d0>)
 800dd26:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dd2a:	bf8c      	ite	hi
 800dd2c:	4690      	movhi	r8, r2
 800dd2e:	4698      	movls	r8, r3
 800dd30:	2303      	movs	r3, #3
 800dd32:	6123      	str	r3, [r4, #16]
 800dd34:	f02b 0304 	bic.w	r3, fp, #4
 800dd38:	6023      	str	r3, [r4, #0]
 800dd3a:	f04f 0900 	mov.w	r9, #0
 800dd3e:	9700      	str	r7, [sp, #0]
 800dd40:	4633      	mov	r3, r6
 800dd42:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dd44:	4621      	mov	r1, r4
 800dd46:	4628      	mov	r0, r5
 800dd48:	f000 f9d2 	bl	800e0f0 <_printf_common>
 800dd4c:	3001      	adds	r0, #1
 800dd4e:	f040 808d 	bne.w	800de6c <_printf_float+0x1d0>
 800dd52:	f04f 30ff 	mov.w	r0, #4294967295
 800dd56:	b00d      	add	sp, #52	@ 0x34
 800dd58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd5c:	4642      	mov	r2, r8
 800dd5e:	464b      	mov	r3, r9
 800dd60:	4640      	mov	r0, r8
 800dd62:	4649      	mov	r1, r9
 800dd64:	f7f2 ff0a 	bl	8000b7c <__aeabi_dcmpun>
 800dd68:	b140      	cbz	r0, 800dd7c <_printf_float+0xe0>
 800dd6a:	464b      	mov	r3, r9
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	bfbc      	itt	lt
 800dd70:	232d      	movlt	r3, #45	@ 0x2d
 800dd72:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dd76:	4a7e      	ldr	r2, [pc, #504]	@ (800df70 <_printf_float+0x2d4>)
 800dd78:	4b7e      	ldr	r3, [pc, #504]	@ (800df74 <_printf_float+0x2d8>)
 800dd7a:	e7d4      	b.n	800dd26 <_printf_float+0x8a>
 800dd7c:	6863      	ldr	r3, [r4, #4]
 800dd7e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800dd82:	9206      	str	r2, [sp, #24]
 800dd84:	1c5a      	adds	r2, r3, #1
 800dd86:	d13b      	bne.n	800de00 <_printf_float+0x164>
 800dd88:	2306      	movs	r3, #6
 800dd8a:	6063      	str	r3, [r4, #4]
 800dd8c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800dd90:	2300      	movs	r3, #0
 800dd92:	6022      	str	r2, [r4, #0]
 800dd94:	9303      	str	r3, [sp, #12]
 800dd96:	ab0a      	add	r3, sp, #40	@ 0x28
 800dd98:	e9cd a301 	strd	sl, r3, [sp, #4]
 800dd9c:	ab09      	add	r3, sp, #36	@ 0x24
 800dd9e:	9300      	str	r3, [sp, #0]
 800dda0:	6861      	ldr	r1, [r4, #4]
 800dda2:	ec49 8b10 	vmov	d0, r8, r9
 800dda6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ddaa:	4628      	mov	r0, r5
 800ddac:	f7ff fed6 	bl	800db5c <__cvt>
 800ddb0:	9b06      	ldr	r3, [sp, #24]
 800ddb2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ddb4:	2b47      	cmp	r3, #71	@ 0x47
 800ddb6:	4680      	mov	r8, r0
 800ddb8:	d129      	bne.n	800de0e <_printf_float+0x172>
 800ddba:	1cc8      	adds	r0, r1, #3
 800ddbc:	db02      	blt.n	800ddc4 <_printf_float+0x128>
 800ddbe:	6863      	ldr	r3, [r4, #4]
 800ddc0:	4299      	cmp	r1, r3
 800ddc2:	dd41      	ble.n	800de48 <_printf_float+0x1ac>
 800ddc4:	f1aa 0a02 	sub.w	sl, sl, #2
 800ddc8:	fa5f fa8a 	uxtb.w	sl, sl
 800ddcc:	3901      	subs	r1, #1
 800ddce:	4652      	mov	r2, sl
 800ddd0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ddd4:	9109      	str	r1, [sp, #36]	@ 0x24
 800ddd6:	f7ff ff26 	bl	800dc26 <__exponent>
 800ddda:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dddc:	1813      	adds	r3, r2, r0
 800ddde:	2a01      	cmp	r2, #1
 800dde0:	4681      	mov	r9, r0
 800dde2:	6123      	str	r3, [r4, #16]
 800dde4:	dc02      	bgt.n	800ddec <_printf_float+0x150>
 800dde6:	6822      	ldr	r2, [r4, #0]
 800dde8:	07d2      	lsls	r2, r2, #31
 800ddea:	d501      	bpl.n	800ddf0 <_printf_float+0x154>
 800ddec:	3301      	adds	r3, #1
 800ddee:	6123      	str	r3, [r4, #16]
 800ddf0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d0a2      	beq.n	800dd3e <_printf_float+0xa2>
 800ddf8:	232d      	movs	r3, #45	@ 0x2d
 800ddfa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ddfe:	e79e      	b.n	800dd3e <_printf_float+0xa2>
 800de00:	9a06      	ldr	r2, [sp, #24]
 800de02:	2a47      	cmp	r2, #71	@ 0x47
 800de04:	d1c2      	bne.n	800dd8c <_printf_float+0xf0>
 800de06:	2b00      	cmp	r3, #0
 800de08:	d1c0      	bne.n	800dd8c <_printf_float+0xf0>
 800de0a:	2301      	movs	r3, #1
 800de0c:	e7bd      	b.n	800dd8a <_printf_float+0xee>
 800de0e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800de12:	d9db      	bls.n	800ddcc <_printf_float+0x130>
 800de14:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800de18:	d118      	bne.n	800de4c <_printf_float+0x1b0>
 800de1a:	2900      	cmp	r1, #0
 800de1c:	6863      	ldr	r3, [r4, #4]
 800de1e:	dd0b      	ble.n	800de38 <_printf_float+0x19c>
 800de20:	6121      	str	r1, [r4, #16]
 800de22:	b913      	cbnz	r3, 800de2a <_printf_float+0x18e>
 800de24:	6822      	ldr	r2, [r4, #0]
 800de26:	07d0      	lsls	r0, r2, #31
 800de28:	d502      	bpl.n	800de30 <_printf_float+0x194>
 800de2a:	3301      	adds	r3, #1
 800de2c:	440b      	add	r3, r1
 800de2e:	6123      	str	r3, [r4, #16]
 800de30:	65a1      	str	r1, [r4, #88]	@ 0x58
 800de32:	f04f 0900 	mov.w	r9, #0
 800de36:	e7db      	b.n	800ddf0 <_printf_float+0x154>
 800de38:	b913      	cbnz	r3, 800de40 <_printf_float+0x1a4>
 800de3a:	6822      	ldr	r2, [r4, #0]
 800de3c:	07d2      	lsls	r2, r2, #31
 800de3e:	d501      	bpl.n	800de44 <_printf_float+0x1a8>
 800de40:	3302      	adds	r3, #2
 800de42:	e7f4      	b.n	800de2e <_printf_float+0x192>
 800de44:	2301      	movs	r3, #1
 800de46:	e7f2      	b.n	800de2e <_printf_float+0x192>
 800de48:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800de4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de4e:	4299      	cmp	r1, r3
 800de50:	db05      	blt.n	800de5e <_printf_float+0x1c2>
 800de52:	6823      	ldr	r3, [r4, #0]
 800de54:	6121      	str	r1, [r4, #16]
 800de56:	07d8      	lsls	r0, r3, #31
 800de58:	d5ea      	bpl.n	800de30 <_printf_float+0x194>
 800de5a:	1c4b      	adds	r3, r1, #1
 800de5c:	e7e7      	b.n	800de2e <_printf_float+0x192>
 800de5e:	2900      	cmp	r1, #0
 800de60:	bfd4      	ite	le
 800de62:	f1c1 0202 	rsble	r2, r1, #2
 800de66:	2201      	movgt	r2, #1
 800de68:	4413      	add	r3, r2
 800de6a:	e7e0      	b.n	800de2e <_printf_float+0x192>
 800de6c:	6823      	ldr	r3, [r4, #0]
 800de6e:	055a      	lsls	r2, r3, #21
 800de70:	d407      	bmi.n	800de82 <_printf_float+0x1e6>
 800de72:	6923      	ldr	r3, [r4, #16]
 800de74:	4642      	mov	r2, r8
 800de76:	4631      	mov	r1, r6
 800de78:	4628      	mov	r0, r5
 800de7a:	47b8      	blx	r7
 800de7c:	3001      	adds	r0, #1
 800de7e:	d12b      	bne.n	800ded8 <_printf_float+0x23c>
 800de80:	e767      	b.n	800dd52 <_printf_float+0xb6>
 800de82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800de86:	f240 80dd 	bls.w	800e044 <_printf_float+0x3a8>
 800de8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800de8e:	2200      	movs	r2, #0
 800de90:	2300      	movs	r3, #0
 800de92:	f7f2 fe41 	bl	8000b18 <__aeabi_dcmpeq>
 800de96:	2800      	cmp	r0, #0
 800de98:	d033      	beq.n	800df02 <_printf_float+0x266>
 800de9a:	4a37      	ldr	r2, [pc, #220]	@ (800df78 <_printf_float+0x2dc>)
 800de9c:	2301      	movs	r3, #1
 800de9e:	4631      	mov	r1, r6
 800dea0:	4628      	mov	r0, r5
 800dea2:	47b8      	blx	r7
 800dea4:	3001      	adds	r0, #1
 800dea6:	f43f af54 	beq.w	800dd52 <_printf_float+0xb6>
 800deaa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800deae:	4543      	cmp	r3, r8
 800deb0:	db02      	blt.n	800deb8 <_printf_float+0x21c>
 800deb2:	6823      	ldr	r3, [r4, #0]
 800deb4:	07d8      	lsls	r0, r3, #31
 800deb6:	d50f      	bpl.n	800ded8 <_printf_float+0x23c>
 800deb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800debc:	4631      	mov	r1, r6
 800debe:	4628      	mov	r0, r5
 800dec0:	47b8      	blx	r7
 800dec2:	3001      	adds	r0, #1
 800dec4:	f43f af45 	beq.w	800dd52 <_printf_float+0xb6>
 800dec8:	f04f 0900 	mov.w	r9, #0
 800decc:	f108 38ff 	add.w	r8, r8, #4294967295
 800ded0:	f104 0a1a 	add.w	sl, r4, #26
 800ded4:	45c8      	cmp	r8, r9
 800ded6:	dc09      	bgt.n	800deec <_printf_float+0x250>
 800ded8:	6823      	ldr	r3, [r4, #0]
 800deda:	079b      	lsls	r3, r3, #30
 800dedc:	f100 8103 	bmi.w	800e0e6 <_printf_float+0x44a>
 800dee0:	68e0      	ldr	r0, [r4, #12]
 800dee2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dee4:	4298      	cmp	r0, r3
 800dee6:	bfb8      	it	lt
 800dee8:	4618      	movlt	r0, r3
 800deea:	e734      	b.n	800dd56 <_printf_float+0xba>
 800deec:	2301      	movs	r3, #1
 800deee:	4652      	mov	r2, sl
 800def0:	4631      	mov	r1, r6
 800def2:	4628      	mov	r0, r5
 800def4:	47b8      	blx	r7
 800def6:	3001      	adds	r0, #1
 800def8:	f43f af2b 	beq.w	800dd52 <_printf_float+0xb6>
 800defc:	f109 0901 	add.w	r9, r9, #1
 800df00:	e7e8      	b.n	800ded4 <_printf_float+0x238>
 800df02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df04:	2b00      	cmp	r3, #0
 800df06:	dc39      	bgt.n	800df7c <_printf_float+0x2e0>
 800df08:	4a1b      	ldr	r2, [pc, #108]	@ (800df78 <_printf_float+0x2dc>)
 800df0a:	2301      	movs	r3, #1
 800df0c:	4631      	mov	r1, r6
 800df0e:	4628      	mov	r0, r5
 800df10:	47b8      	blx	r7
 800df12:	3001      	adds	r0, #1
 800df14:	f43f af1d 	beq.w	800dd52 <_printf_float+0xb6>
 800df18:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800df1c:	ea59 0303 	orrs.w	r3, r9, r3
 800df20:	d102      	bne.n	800df28 <_printf_float+0x28c>
 800df22:	6823      	ldr	r3, [r4, #0]
 800df24:	07d9      	lsls	r1, r3, #31
 800df26:	d5d7      	bpl.n	800ded8 <_printf_float+0x23c>
 800df28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800df2c:	4631      	mov	r1, r6
 800df2e:	4628      	mov	r0, r5
 800df30:	47b8      	blx	r7
 800df32:	3001      	adds	r0, #1
 800df34:	f43f af0d 	beq.w	800dd52 <_printf_float+0xb6>
 800df38:	f04f 0a00 	mov.w	sl, #0
 800df3c:	f104 0b1a 	add.w	fp, r4, #26
 800df40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df42:	425b      	negs	r3, r3
 800df44:	4553      	cmp	r3, sl
 800df46:	dc01      	bgt.n	800df4c <_printf_float+0x2b0>
 800df48:	464b      	mov	r3, r9
 800df4a:	e793      	b.n	800de74 <_printf_float+0x1d8>
 800df4c:	2301      	movs	r3, #1
 800df4e:	465a      	mov	r2, fp
 800df50:	4631      	mov	r1, r6
 800df52:	4628      	mov	r0, r5
 800df54:	47b8      	blx	r7
 800df56:	3001      	adds	r0, #1
 800df58:	f43f aefb 	beq.w	800dd52 <_printf_float+0xb6>
 800df5c:	f10a 0a01 	add.w	sl, sl, #1
 800df60:	e7ee      	b.n	800df40 <_printf_float+0x2a4>
 800df62:	bf00      	nop
 800df64:	7fefffff 	.word	0x7fefffff
 800df68:	08013ad1 	.word	0x08013ad1
 800df6c:	08013acd 	.word	0x08013acd
 800df70:	08013ad9 	.word	0x08013ad9
 800df74:	08013ad5 	.word	0x08013ad5
 800df78:	08013c4f 	.word	0x08013c4f
 800df7c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800df7e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800df82:	4553      	cmp	r3, sl
 800df84:	bfa8      	it	ge
 800df86:	4653      	movge	r3, sl
 800df88:	2b00      	cmp	r3, #0
 800df8a:	4699      	mov	r9, r3
 800df8c:	dc36      	bgt.n	800dffc <_printf_float+0x360>
 800df8e:	f04f 0b00 	mov.w	fp, #0
 800df92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df96:	f104 021a 	add.w	r2, r4, #26
 800df9a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800df9c:	9306      	str	r3, [sp, #24]
 800df9e:	eba3 0309 	sub.w	r3, r3, r9
 800dfa2:	455b      	cmp	r3, fp
 800dfa4:	dc31      	bgt.n	800e00a <_printf_float+0x36e>
 800dfa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfa8:	459a      	cmp	sl, r3
 800dfaa:	dc3a      	bgt.n	800e022 <_printf_float+0x386>
 800dfac:	6823      	ldr	r3, [r4, #0]
 800dfae:	07da      	lsls	r2, r3, #31
 800dfb0:	d437      	bmi.n	800e022 <_printf_float+0x386>
 800dfb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfb4:	ebaa 0903 	sub.w	r9, sl, r3
 800dfb8:	9b06      	ldr	r3, [sp, #24]
 800dfba:	ebaa 0303 	sub.w	r3, sl, r3
 800dfbe:	4599      	cmp	r9, r3
 800dfc0:	bfa8      	it	ge
 800dfc2:	4699      	movge	r9, r3
 800dfc4:	f1b9 0f00 	cmp.w	r9, #0
 800dfc8:	dc33      	bgt.n	800e032 <_printf_float+0x396>
 800dfca:	f04f 0800 	mov.w	r8, #0
 800dfce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfd2:	f104 0b1a 	add.w	fp, r4, #26
 800dfd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dfd8:	ebaa 0303 	sub.w	r3, sl, r3
 800dfdc:	eba3 0309 	sub.w	r3, r3, r9
 800dfe0:	4543      	cmp	r3, r8
 800dfe2:	f77f af79 	ble.w	800ded8 <_printf_float+0x23c>
 800dfe6:	2301      	movs	r3, #1
 800dfe8:	465a      	mov	r2, fp
 800dfea:	4631      	mov	r1, r6
 800dfec:	4628      	mov	r0, r5
 800dfee:	47b8      	blx	r7
 800dff0:	3001      	adds	r0, #1
 800dff2:	f43f aeae 	beq.w	800dd52 <_printf_float+0xb6>
 800dff6:	f108 0801 	add.w	r8, r8, #1
 800dffa:	e7ec      	b.n	800dfd6 <_printf_float+0x33a>
 800dffc:	4642      	mov	r2, r8
 800dffe:	4631      	mov	r1, r6
 800e000:	4628      	mov	r0, r5
 800e002:	47b8      	blx	r7
 800e004:	3001      	adds	r0, #1
 800e006:	d1c2      	bne.n	800df8e <_printf_float+0x2f2>
 800e008:	e6a3      	b.n	800dd52 <_printf_float+0xb6>
 800e00a:	2301      	movs	r3, #1
 800e00c:	4631      	mov	r1, r6
 800e00e:	4628      	mov	r0, r5
 800e010:	9206      	str	r2, [sp, #24]
 800e012:	47b8      	blx	r7
 800e014:	3001      	adds	r0, #1
 800e016:	f43f ae9c 	beq.w	800dd52 <_printf_float+0xb6>
 800e01a:	9a06      	ldr	r2, [sp, #24]
 800e01c:	f10b 0b01 	add.w	fp, fp, #1
 800e020:	e7bb      	b.n	800df9a <_printf_float+0x2fe>
 800e022:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e026:	4631      	mov	r1, r6
 800e028:	4628      	mov	r0, r5
 800e02a:	47b8      	blx	r7
 800e02c:	3001      	adds	r0, #1
 800e02e:	d1c0      	bne.n	800dfb2 <_printf_float+0x316>
 800e030:	e68f      	b.n	800dd52 <_printf_float+0xb6>
 800e032:	9a06      	ldr	r2, [sp, #24]
 800e034:	464b      	mov	r3, r9
 800e036:	4442      	add	r2, r8
 800e038:	4631      	mov	r1, r6
 800e03a:	4628      	mov	r0, r5
 800e03c:	47b8      	blx	r7
 800e03e:	3001      	adds	r0, #1
 800e040:	d1c3      	bne.n	800dfca <_printf_float+0x32e>
 800e042:	e686      	b.n	800dd52 <_printf_float+0xb6>
 800e044:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800e048:	f1ba 0f01 	cmp.w	sl, #1
 800e04c:	dc01      	bgt.n	800e052 <_printf_float+0x3b6>
 800e04e:	07db      	lsls	r3, r3, #31
 800e050:	d536      	bpl.n	800e0c0 <_printf_float+0x424>
 800e052:	2301      	movs	r3, #1
 800e054:	4642      	mov	r2, r8
 800e056:	4631      	mov	r1, r6
 800e058:	4628      	mov	r0, r5
 800e05a:	47b8      	blx	r7
 800e05c:	3001      	adds	r0, #1
 800e05e:	f43f ae78 	beq.w	800dd52 <_printf_float+0xb6>
 800e062:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e066:	4631      	mov	r1, r6
 800e068:	4628      	mov	r0, r5
 800e06a:	47b8      	blx	r7
 800e06c:	3001      	adds	r0, #1
 800e06e:	f43f ae70 	beq.w	800dd52 <_printf_float+0xb6>
 800e072:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800e076:	2200      	movs	r2, #0
 800e078:	2300      	movs	r3, #0
 800e07a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e07e:	f7f2 fd4b 	bl	8000b18 <__aeabi_dcmpeq>
 800e082:	b9c0      	cbnz	r0, 800e0b6 <_printf_float+0x41a>
 800e084:	4653      	mov	r3, sl
 800e086:	f108 0201 	add.w	r2, r8, #1
 800e08a:	4631      	mov	r1, r6
 800e08c:	4628      	mov	r0, r5
 800e08e:	47b8      	blx	r7
 800e090:	3001      	adds	r0, #1
 800e092:	d10c      	bne.n	800e0ae <_printf_float+0x412>
 800e094:	e65d      	b.n	800dd52 <_printf_float+0xb6>
 800e096:	2301      	movs	r3, #1
 800e098:	465a      	mov	r2, fp
 800e09a:	4631      	mov	r1, r6
 800e09c:	4628      	mov	r0, r5
 800e09e:	47b8      	blx	r7
 800e0a0:	3001      	adds	r0, #1
 800e0a2:	f43f ae56 	beq.w	800dd52 <_printf_float+0xb6>
 800e0a6:	f108 0801 	add.w	r8, r8, #1
 800e0aa:	45d0      	cmp	r8, sl
 800e0ac:	dbf3      	blt.n	800e096 <_printf_float+0x3fa>
 800e0ae:	464b      	mov	r3, r9
 800e0b0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e0b4:	e6df      	b.n	800de76 <_printf_float+0x1da>
 800e0b6:	f04f 0800 	mov.w	r8, #0
 800e0ba:	f104 0b1a 	add.w	fp, r4, #26
 800e0be:	e7f4      	b.n	800e0aa <_printf_float+0x40e>
 800e0c0:	2301      	movs	r3, #1
 800e0c2:	4642      	mov	r2, r8
 800e0c4:	e7e1      	b.n	800e08a <_printf_float+0x3ee>
 800e0c6:	2301      	movs	r3, #1
 800e0c8:	464a      	mov	r2, r9
 800e0ca:	4631      	mov	r1, r6
 800e0cc:	4628      	mov	r0, r5
 800e0ce:	47b8      	blx	r7
 800e0d0:	3001      	adds	r0, #1
 800e0d2:	f43f ae3e 	beq.w	800dd52 <_printf_float+0xb6>
 800e0d6:	f108 0801 	add.w	r8, r8, #1
 800e0da:	68e3      	ldr	r3, [r4, #12]
 800e0dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e0de:	1a5b      	subs	r3, r3, r1
 800e0e0:	4543      	cmp	r3, r8
 800e0e2:	dcf0      	bgt.n	800e0c6 <_printf_float+0x42a>
 800e0e4:	e6fc      	b.n	800dee0 <_printf_float+0x244>
 800e0e6:	f04f 0800 	mov.w	r8, #0
 800e0ea:	f104 0919 	add.w	r9, r4, #25
 800e0ee:	e7f4      	b.n	800e0da <_printf_float+0x43e>

0800e0f0 <_printf_common>:
 800e0f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0f4:	4616      	mov	r6, r2
 800e0f6:	4698      	mov	r8, r3
 800e0f8:	688a      	ldr	r2, [r1, #8]
 800e0fa:	690b      	ldr	r3, [r1, #16]
 800e0fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e100:	4293      	cmp	r3, r2
 800e102:	bfb8      	it	lt
 800e104:	4613      	movlt	r3, r2
 800e106:	6033      	str	r3, [r6, #0]
 800e108:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e10c:	4607      	mov	r7, r0
 800e10e:	460c      	mov	r4, r1
 800e110:	b10a      	cbz	r2, 800e116 <_printf_common+0x26>
 800e112:	3301      	adds	r3, #1
 800e114:	6033      	str	r3, [r6, #0]
 800e116:	6823      	ldr	r3, [r4, #0]
 800e118:	0699      	lsls	r1, r3, #26
 800e11a:	bf42      	ittt	mi
 800e11c:	6833      	ldrmi	r3, [r6, #0]
 800e11e:	3302      	addmi	r3, #2
 800e120:	6033      	strmi	r3, [r6, #0]
 800e122:	6825      	ldr	r5, [r4, #0]
 800e124:	f015 0506 	ands.w	r5, r5, #6
 800e128:	d106      	bne.n	800e138 <_printf_common+0x48>
 800e12a:	f104 0a19 	add.w	sl, r4, #25
 800e12e:	68e3      	ldr	r3, [r4, #12]
 800e130:	6832      	ldr	r2, [r6, #0]
 800e132:	1a9b      	subs	r3, r3, r2
 800e134:	42ab      	cmp	r3, r5
 800e136:	dc26      	bgt.n	800e186 <_printf_common+0x96>
 800e138:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e13c:	6822      	ldr	r2, [r4, #0]
 800e13e:	3b00      	subs	r3, #0
 800e140:	bf18      	it	ne
 800e142:	2301      	movne	r3, #1
 800e144:	0692      	lsls	r2, r2, #26
 800e146:	d42b      	bmi.n	800e1a0 <_printf_common+0xb0>
 800e148:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e14c:	4641      	mov	r1, r8
 800e14e:	4638      	mov	r0, r7
 800e150:	47c8      	blx	r9
 800e152:	3001      	adds	r0, #1
 800e154:	d01e      	beq.n	800e194 <_printf_common+0xa4>
 800e156:	6823      	ldr	r3, [r4, #0]
 800e158:	6922      	ldr	r2, [r4, #16]
 800e15a:	f003 0306 	and.w	r3, r3, #6
 800e15e:	2b04      	cmp	r3, #4
 800e160:	bf02      	ittt	eq
 800e162:	68e5      	ldreq	r5, [r4, #12]
 800e164:	6833      	ldreq	r3, [r6, #0]
 800e166:	1aed      	subeq	r5, r5, r3
 800e168:	68a3      	ldr	r3, [r4, #8]
 800e16a:	bf0c      	ite	eq
 800e16c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e170:	2500      	movne	r5, #0
 800e172:	4293      	cmp	r3, r2
 800e174:	bfc4      	itt	gt
 800e176:	1a9b      	subgt	r3, r3, r2
 800e178:	18ed      	addgt	r5, r5, r3
 800e17a:	2600      	movs	r6, #0
 800e17c:	341a      	adds	r4, #26
 800e17e:	42b5      	cmp	r5, r6
 800e180:	d11a      	bne.n	800e1b8 <_printf_common+0xc8>
 800e182:	2000      	movs	r0, #0
 800e184:	e008      	b.n	800e198 <_printf_common+0xa8>
 800e186:	2301      	movs	r3, #1
 800e188:	4652      	mov	r2, sl
 800e18a:	4641      	mov	r1, r8
 800e18c:	4638      	mov	r0, r7
 800e18e:	47c8      	blx	r9
 800e190:	3001      	adds	r0, #1
 800e192:	d103      	bne.n	800e19c <_printf_common+0xac>
 800e194:	f04f 30ff 	mov.w	r0, #4294967295
 800e198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e19c:	3501      	adds	r5, #1
 800e19e:	e7c6      	b.n	800e12e <_printf_common+0x3e>
 800e1a0:	18e1      	adds	r1, r4, r3
 800e1a2:	1c5a      	adds	r2, r3, #1
 800e1a4:	2030      	movs	r0, #48	@ 0x30
 800e1a6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e1aa:	4422      	add	r2, r4
 800e1ac:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e1b0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e1b4:	3302      	adds	r3, #2
 800e1b6:	e7c7      	b.n	800e148 <_printf_common+0x58>
 800e1b8:	2301      	movs	r3, #1
 800e1ba:	4622      	mov	r2, r4
 800e1bc:	4641      	mov	r1, r8
 800e1be:	4638      	mov	r0, r7
 800e1c0:	47c8      	blx	r9
 800e1c2:	3001      	adds	r0, #1
 800e1c4:	d0e6      	beq.n	800e194 <_printf_common+0xa4>
 800e1c6:	3601      	adds	r6, #1
 800e1c8:	e7d9      	b.n	800e17e <_printf_common+0x8e>
	...

0800e1cc <_printf_i>:
 800e1cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e1d0:	7e0f      	ldrb	r7, [r1, #24]
 800e1d2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e1d4:	2f78      	cmp	r7, #120	@ 0x78
 800e1d6:	4691      	mov	r9, r2
 800e1d8:	4680      	mov	r8, r0
 800e1da:	460c      	mov	r4, r1
 800e1dc:	469a      	mov	sl, r3
 800e1de:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e1e2:	d807      	bhi.n	800e1f4 <_printf_i+0x28>
 800e1e4:	2f62      	cmp	r7, #98	@ 0x62
 800e1e6:	d80a      	bhi.n	800e1fe <_printf_i+0x32>
 800e1e8:	2f00      	cmp	r7, #0
 800e1ea:	f000 80d1 	beq.w	800e390 <_printf_i+0x1c4>
 800e1ee:	2f58      	cmp	r7, #88	@ 0x58
 800e1f0:	f000 80b8 	beq.w	800e364 <_printf_i+0x198>
 800e1f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e1f8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e1fc:	e03a      	b.n	800e274 <_printf_i+0xa8>
 800e1fe:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e202:	2b15      	cmp	r3, #21
 800e204:	d8f6      	bhi.n	800e1f4 <_printf_i+0x28>
 800e206:	a101      	add	r1, pc, #4	@ (adr r1, 800e20c <_printf_i+0x40>)
 800e208:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e20c:	0800e265 	.word	0x0800e265
 800e210:	0800e279 	.word	0x0800e279
 800e214:	0800e1f5 	.word	0x0800e1f5
 800e218:	0800e1f5 	.word	0x0800e1f5
 800e21c:	0800e1f5 	.word	0x0800e1f5
 800e220:	0800e1f5 	.word	0x0800e1f5
 800e224:	0800e279 	.word	0x0800e279
 800e228:	0800e1f5 	.word	0x0800e1f5
 800e22c:	0800e1f5 	.word	0x0800e1f5
 800e230:	0800e1f5 	.word	0x0800e1f5
 800e234:	0800e1f5 	.word	0x0800e1f5
 800e238:	0800e377 	.word	0x0800e377
 800e23c:	0800e2a3 	.word	0x0800e2a3
 800e240:	0800e331 	.word	0x0800e331
 800e244:	0800e1f5 	.word	0x0800e1f5
 800e248:	0800e1f5 	.word	0x0800e1f5
 800e24c:	0800e399 	.word	0x0800e399
 800e250:	0800e1f5 	.word	0x0800e1f5
 800e254:	0800e2a3 	.word	0x0800e2a3
 800e258:	0800e1f5 	.word	0x0800e1f5
 800e25c:	0800e1f5 	.word	0x0800e1f5
 800e260:	0800e339 	.word	0x0800e339
 800e264:	6833      	ldr	r3, [r6, #0]
 800e266:	1d1a      	adds	r2, r3, #4
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	6032      	str	r2, [r6, #0]
 800e26c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e270:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e274:	2301      	movs	r3, #1
 800e276:	e09c      	b.n	800e3b2 <_printf_i+0x1e6>
 800e278:	6833      	ldr	r3, [r6, #0]
 800e27a:	6820      	ldr	r0, [r4, #0]
 800e27c:	1d19      	adds	r1, r3, #4
 800e27e:	6031      	str	r1, [r6, #0]
 800e280:	0606      	lsls	r6, r0, #24
 800e282:	d501      	bpl.n	800e288 <_printf_i+0xbc>
 800e284:	681d      	ldr	r5, [r3, #0]
 800e286:	e003      	b.n	800e290 <_printf_i+0xc4>
 800e288:	0645      	lsls	r5, r0, #25
 800e28a:	d5fb      	bpl.n	800e284 <_printf_i+0xb8>
 800e28c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e290:	2d00      	cmp	r5, #0
 800e292:	da03      	bge.n	800e29c <_printf_i+0xd0>
 800e294:	232d      	movs	r3, #45	@ 0x2d
 800e296:	426d      	negs	r5, r5
 800e298:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e29c:	4858      	ldr	r0, [pc, #352]	@ (800e400 <_printf_i+0x234>)
 800e29e:	230a      	movs	r3, #10
 800e2a0:	e011      	b.n	800e2c6 <_printf_i+0xfa>
 800e2a2:	6821      	ldr	r1, [r4, #0]
 800e2a4:	6833      	ldr	r3, [r6, #0]
 800e2a6:	0608      	lsls	r0, r1, #24
 800e2a8:	f853 5b04 	ldr.w	r5, [r3], #4
 800e2ac:	d402      	bmi.n	800e2b4 <_printf_i+0xe8>
 800e2ae:	0649      	lsls	r1, r1, #25
 800e2b0:	bf48      	it	mi
 800e2b2:	b2ad      	uxthmi	r5, r5
 800e2b4:	2f6f      	cmp	r7, #111	@ 0x6f
 800e2b6:	4852      	ldr	r0, [pc, #328]	@ (800e400 <_printf_i+0x234>)
 800e2b8:	6033      	str	r3, [r6, #0]
 800e2ba:	bf14      	ite	ne
 800e2bc:	230a      	movne	r3, #10
 800e2be:	2308      	moveq	r3, #8
 800e2c0:	2100      	movs	r1, #0
 800e2c2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e2c6:	6866      	ldr	r6, [r4, #4]
 800e2c8:	60a6      	str	r6, [r4, #8]
 800e2ca:	2e00      	cmp	r6, #0
 800e2cc:	db05      	blt.n	800e2da <_printf_i+0x10e>
 800e2ce:	6821      	ldr	r1, [r4, #0]
 800e2d0:	432e      	orrs	r6, r5
 800e2d2:	f021 0104 	bic.w	r1, r1, #4
 800e2d6:	6021      	str	r1, [r4, #0]
 800e2d8:	d04b      	beq.n	800e372 <_printf_i+0x1a6>
 800e2da:	4616      	mov	r6, r2
 800e2dc:	fbb5 f1f3 	udiv	r1, r5, r3
 800e2e0:	fb03 5711 	mls	r7, r3, r1, r5
 800e2e4:	5dc7      	ldrb	r7, [r0, r7]
 800e2e6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e2ea:	462f      	mov	r7, r5
 800e2ec:	42bb      	cmp	r3, r7
 800e2ee:	460d      	mov	r5, r1
 800e2f0:	d9f4      	bls.n	800e2dc <_printf_i+0x110>
 800e2f2:	2b08      	cmp	r3, #8
 800e2f4:	d10b      	bne.n	800e30e <_printf_i+0x142>
 800e2f6:	6823      	ldr	r3, [r4, #0]
 800e2f8:	07df      	lsls	r7, r3, #31
 800e2fa:	d508      	bpl.n	800e30e <_printf_i+0x142>
 800e2fc:	6923      	ldr	r3, [r4, #16]
 800e2fe:	6861      	ldr	r1, [r4, #4]
 800e300:	4299      	cmp	r1, r3
 800e302:	bfde      	ittt	le
 800e304:	2330      	movle	r3, #48	@ 0x30
 800e306:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e30a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800e30e:	1b92      	subs	r2, r2, r6
 800e310:	6122      	str	r2, [r4, #16]
 800e312:	f8cd a000 	str.w	sl, [sp]
 800e316:	464b      	mov	r3, r9
 800e318:	aa03      	add	r2, sp, #12
 800e31a:	4621      	mov	r1, r4
 800e31c:	4640      	mov	r0, r8
 800e31e:	f7ff fee7 	bl	800e0f0 <_printf_common>
 800e322:	3001      	adds	r0, #1
 800e324:	d14a      	bne.n	800e3bc <_printf_i+0x1f0>
 800e326:	f04f 30ff 	mov.w	r0, #4294967295
 800e32a:	b004      	add	sp, #16
 800e32c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e330:	6823      	ldr	r3, [r4, #0]
 800e332:	f043 0320 	orr.w	r3, r3, #32
 800e336:	6023      	str	r3, [r4, #0]
 800e338:	4832      	ldr	r0, [pc, #200]	@ (800e404 <_printf_i+0x238>)
 800e33a:	2778      	movs	r7, #120	@ 0x78
 800e33c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e340:	6823      	ldr	r3, [r4, #0]
 800e342:	6831      	ldr	r1, [r6, #0]
 800e344:	061f      	lsls	r7, r3, #24
 800e346:	f851 5b04 	ldr.w	r5, [r1], #4
 800e34a:	d402      	bmi.n	800e352 <_printf_i+0x186>
 800e34c:	065f      	lsls	r7, r3, #25
 800e34e:	bf48      	it	mi
 800e350:	b2ad      	uxthmi	r5, r5
 800e352:	6031      	str	r1, [r6, #0]
 800e354:	07d9      	lsls	r1, r3, #31
 800e356:	bf44      	itt	mi
 800e358:	f043 0320 	orrmi.w	r3, r3, #32
 800e35c:	6023      	strmi	r3, [r4, #0]
 800e35e:	b11d      	cbz	r5, 800e368 <_printf_i+0x19c>
 800e360:	2310      	movs	r3, #16
 800e362:	e7ad      	b.n	800e2c0 <_printf_i+0xf4>
 800e364:	4826      	ldr	r0, [pc, #152]	@ (800e400 <_printf_i+0x234>)
 800e366:	e7e9      	b.n	800e33c <_printf_i+0x170>
 800e368:	6823      	ldr	r3, [r4, #0]
 800e36a:	f023 0320 	bic.w	r3, r3, #32
 800e36e:	6023      	str	r3, [r4, #0]
 800e370:	e7f6      	b.n	800e360 <_printf_i+0x194>
 800e372:	4616      	mov	r6, r2
 800e374:	e7bd      	b.n	800e2f2 <_printf_i+0x126>
 800e376:	6833      	ldr	r3, [r6, #0]
 800e378:	6825      	ldr	r5, [r4, #0]
 800e37a:	6961      	ldr	r1, [r4, #20]
 800e37c:	1d18      	adds	r0, r3, #4
 800e37e:	6030      	str	r0, [r6, #0]
 800e380:	062e      	lsls	r6, r5, #24
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	d501      	bpl.n	800e38a <_printf_i+0x1be>
 800e386:	6019      	str	r1, [r3, #0]
 800e388:	e002      	b.n	800e390 <_printf_i+0x1c4>
 800e38a:	0668      	lsls	r0, r5, #25
 800e38c:	d5fb      	bpl.n	800e386 <_printf_i+0x1ba>
 800e38e:	8019      	strh	r1, [r3, #0]
 800e390:	2300      	movs	r3, #0
 800e392:	6123      	str	r3, [r4, #16]
 800e394:	4616      	mov	r6, r2
 800e396:	e7bc      	b.n	800e312 <_printf_i+0x146>
 800e398:	6833      	ldr	r3, [r6, #0]
 800e39a:	1d1a      	adds	r2, r3, #4
 800e39c:	6032      	str	r2, [r6, #0]
 800e39e:	681e      	ldr	r6, [r3, #0]
 800e3a0:	6862      	ldr	r2, [r4, #4]
 800e3a2:	2100      	movs	r1, #0
 800e3a4:	4630      	mov	r0, r6
 800e3a6:	f7f1 ff3b 	bl	8000220 <memchr>
 800e3aa:	b108      	cbz	r0, 800e3b0 <_printf_i+0x1e4>
 800e3ac:	1b80      	subs	r0, r0, r6
 800e3ae:	6060      	str	r0, [r4, #4]
 800e3b0:	6863      	ldr	r3, [r4, #4]
 800e3b2:	6123      	str	r3, [r4, #16]
 800e3b4:	2300      	movs	r3, #0
 800e3b6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e3ba:	e7aa      	b.n	800e312 <_printf_i+0x146>
 800e3bc:	6923      	ldr	r3, [r4, #16]
 800e3be:	4632      	mov	r2, r6
 800e3c0:	4649      	mov	r1, r9
 800e3c2:	4640      	mov	r0, r8
 800e3c4:	47d0      	blx	sl
 800e3c6:	3001      	adds	r0, #1
 800e3c8:	d0ad      	beq.n	800e326 <_printf_i+0x15a>
 800e3ca:	6823      	ldr	r3, [r4, #0]
 800e3cc:	079b      	lsls	r3, r3, #30
 800e3ce:	d413      	bmi.n	800e3f8 <_printf_i+0x22c>
 800e3d0:	68e0      	ldr	r0, [r4, #12]
 800e3d2:	9b03      	ldr	r3, [sp, #12]
 800e3d4:	4298      	cmp	r0, r3
 800e3d6:	bfb8      	it	lt
 800e3d8:	4618      	movlt	r0, r3
 800e3da:	e7a6      	b.n	800e32a <_printf_i+0x15e>
 800e3dc:	2301      	movs	r3, #1
 800e3de:	4632      	mov	r2, r6
 800e3e0:	4649      	mov	r1, r9
 800e3e2:	4640      	mov	r0, r8
 800e3e4:	47d0      	blx	sl
 800e3e6:	3001      	adds	r0, #1
 800e3e8:	d09d      	beq.n	800e326 <_printf_i+0x15a>
 800e3ea:	3501      	adds	r5, #1
 800e3ec:	68e3      	ldr	r3, [r4, #12]
 800e3ee:	9903      	ldr	r1, [sp, #12]
 800e3f0:	1a5b      	subs	r3, r3, r1
 800e3f2:	42ab      	cmp	r3, r5
 800e3f4:	dcf2      	bgt.n	800e3dc <_printf_i+0x210>
 800e3f6:	e7eb      	b.n	800e3d0 <_printf_i+0x204>
 800e3f8:	2500      	movs	r5, #0
 800e3fa:	f104 0619 	add.w	r6, r4, #25
 800e3fe:	e7f5      	b.n	800e3ec <_printf_i+0x220>
 800e400:	08013add 	.word	0x08013add
 800e404:	08013aee 	.word	0x08013aee

0800e408 <_scanf_float>:
 800e408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e40c:	b087      	sub	sp, #28
 800e40e:	4691      	mov	r9, r2
 800e410:	9303      	str	r3, [sp, #12]
 800e412:	688b      	ldr	r3, [r1, #8]
 800e414:	1e5a      	subs	r2, r3, #1
 800e416:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e41a:	bf81      	itttt	hi
 800e41c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e420:	eb03 0b05 	addhi.w	fp, r3, r5
 800e424:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e428:	608b      	strhi	r3, [r1, #8]
 800e42a:	680b      	ldr	r3, [r1, #0]
 800e42c:	460a      	mov	r2, r1
 800e42e:	f04f 0500 	mov.w	r5, #0
 800e432:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e436:	f842 3b1c 	str.w	r3, [r2], #28
 800e43a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e43e:	4680      	mov	r8, r0
 800e440:	460c      	mov	r4, r1
 800e442:	bf98      	it	ls
 800e444:	f04f 0b00 	movls.w	fp, #0
 800e448:	9201      	str	r2, [sp, #4]
 800e44a:	4616      	mov	r6, r2
 800e44c:	46aa      	mov	sl, r5
 800e44e:	462f      	mov	r7, r5
 800e450:	9502      	str	r5, [sp, #8]
 800e452:	68a2      	ldr	r2, [r4, #8]
 800e454:	b15a      	cbz	r2, 800e46e <_scanf_float+0x66>
 800e456:	f8d9 3000 	ldr.w	r3, [r9]
 800e45a:	781b      	ldrb	r3, [r3, #0]
 800e45c:	2b4e      	cmp	r3, #78	@ 0x4e
 800e45e:	d863      	bhi.n	800e528 <_scanf_float+0x120>
 800e460:	2b40      	cmp	r3, #64	@ 0x40
 800e462:	d83b      	bhi.n	800e4dc <_scanf_float+0xd4>
 800e464:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e468:	b2c8      	uxtb	r0, r1
 800e46a:	280e      	cmp	r0, #14
 800e46c:	d939      	bls.n	800e4e2 <_scanf_float+0xda>
 800e46e:	b11f      	cbz	r7, 800e478 <_scanf_float+0x70>
 800e470:	6823      	ldr	r3, [r4, #0]
 800e472:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e476:	6023      	str	r3, [r4, #0]
 800e478:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e47c:	f1ba 0f01 	cmp.w	sl, #1
 800e480:	f200 8114 	bhi.w	800e6ac <_scanf_float+0x2a4>
 800e484:	9b01      	ldr	r3, [sp, #4]
 800e486:	429e      	cmp	r6, r3
 800e488:	f200 8105 	bhi.w	800e696 <_scanf_float+0x28e>
 800e48c:	2001      	movs	r0, #1
 800e48e:	b007      	add	sp, #28
 800e490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e494:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e498:	2a0d      	cmp	r2, #13
 800e49a:	d8e8      	bhi.n	800e46e <_scanf_float+0x66>
 800e49c:	a101      	add	r1, pc, #4	@ (adr r1, 800e4a4 <_scanf_float+0x9c>)
 800e49e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e4a2:	bf00      	nop
 800e4a4:	0800e5ed 	.word	0x0800e5ed
 800e4a8:	0800e46f 	.word	0x0800e46f
 800e4ac:	0800e46f 	.word	0x0800e46f
 800e4b0:	0800e46f 	.word	0x0800e46f
 800e4b4:	0800e649 	.word	0x0800e649
 800e4b8:	0800e623 	.word	0x0800e623
 800e4bc:	0800e46f 	.word	0x0800e46f
 800e4c0:	0800e46f 	.word	0x0800e46f
 800e4c4:	0800e5fb 	.word	0x0800e5fb
 800e4c8:	0800e46f 	.word	0x0800e46f
 800e4cc:	0800e46f 	.word	0x0800e46f
 800e4d0:	0800e46f 	.word	0x0800e46f
 800e4d4:	0800e46f 	.word	0x0800e46f
 800e4d8:	0800e5b7 	.word	0x0800e5b7
 800e4dc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e4e0:	e7da      	b.n	800e498 <_scanf_float+0x90>
 800e4e2:	290e      	cmp	r1, #14
 800e4e4:	d8c3      	bhi.n	800e46e <_scanf_float+0x66>
 800e4e6:	a001      	add	r0, pc, #4	@ (adr r0, 800e4ec <_scanf_float+0xe4>)
 800e4e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e4ec:	0800e5a7 	.word	0x0800e5a7
 800e4f0:	0800e46f 	.word	0x0800e46f
 800e4f4:	0800e5a7 	.word	0x0800e5a7
 800e4f8:	0800e637 	.word	0x0800e637
 800e4fc:	0800e46f 	.word	0x0800e46f
 800e500:	0800e549 	.word	0x0800e549
 800e504:	0800e58d 	.word	0x0800e58d
 800e508:	0800e58d 	.word	0x0800e58d
 800e50c:	0800e58d 	.word	0x0800e58d
 800e510:	0800e58d 	.word	0x0800e58d
 800e514:	0800e58d 	.word	0x0800e58d
 800e518:	0800e58d 	.word	0x0800e58d
 800e51c:	0800e58d 	.word	0x0800e58d
 800e520:	0800e58d 	.word	0x0800e58d
 800e524:	0800e58d 	.word	0x0800e58d
 800e528:	2b6e      	cmp	r3, #110	@ 0x6e
 800e52a:	d809      	bhi.n	800e540 <_scanf_float+0x138>
 800e52c:	2b60      	cmp	r3, #96	@ 0x60
 800e52e:	d8b1      	bhi.n	800e494 <_scanf_float+0x8c>
 800e530:	2b54      	cmp	r3, #84	@ 0x54
 800e532:	d07b      	beq.n	800e62c <_scanf_float+0x224>
 800e534:	2b59      	cmp	r3, #89	@ 0x59
 800e536:	d19a      	bne.n	800e46e <_scanf_float+0x66>
 800e538:	2d07      	cmp	r5, #7
 800e53a:	d198      	bne.n	800e46e <_scanf_float+0x66>
 800e53c:	2508      	movs	r5, #8
 800e53e:	e02f      	b.n	800e5a0 <_scanf_float+0x198>
 800e540:	2b74      	cmp	r3, #116	@ 0x74
 800e542:	d073      	beq.n	800e62c <_scanf_float+0x224>
 800e544:	2b79      	cmp	r3, #121	@ 0x79
 800e546:	e7f6      	b.n	800e536 <_scanf_float+0x12e>
 800e548:	6821      	ldr	r1, [r4, #0]
 800e54a:	05c8      	lsls	r0, r1, #23
 800e54c:	d51e      	bpl.n	800e58c <_scanf_float+0x184>
 800e54e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e552:	6021      	str	r1, [r4, #0]
 800e554:	3701      	adds	r7, #1
 800e556:	f1bb 0f00 	cmp.w	fp, #0
 800e55a:	d003      	beq.n	800e564 <_scanf_float+0x15c>
 800e55c:	3201      	adds	r2, #1
 800e55e:	f10b 3bff 	add.w	fp, fp, #4294967295
 800e562:	60a2      	str	r2, [r4, #8]
 800e564:	68a3      	ldr	r3, [r4, #8]
 800e566:	3b01      	subs	r3, #1
 800e568:	60a3      	str	r3, [r4, #8]
 800e56a:	6923      	ldr	r3, [r4, #16]
 800e56c:	3301      	adds	r3, #1
 800e56e:	6123      	str	r3, [r4, #16]
 800e570:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e574:	3b01      	subs	r3, #1
 800e576:	2b00      	cmp	r3, #0
 800e578:	f8c9 3004 	str.w	r3, [r9, #4]
 800e57c:	f340 8082 	ble.w	800e684 <_scanf_float+0x27c>
 800e580:	f8d9 3000 	ldr.w	r3, [r9]
 800e584:	3301      	adds	r3, #1
 800e586:	f8c9 3000 	str.w	r3, [r9]
 800e58a:	e762      	b.n	800e452 <_scanf_float+0x4a>
 800e58c:	eb1a 0105 	adds.w	r1, sl, r5
 800e590:	f47f af6d 	bne.w	800e46e <_scanf_float+0x66>
 800e594:	6822      	ldr	r2, [r4, #0]
 800e596:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e59a:	6022      	str	r2, [r4, #0]
 800e59c:	460d      	mov	r5, r1
 800e59e:	468a      	mov	sl, r1
 800e5a0:	f806 3b01 	strb.w	r3, [r6], #1
 800e5a4:	e7de      	b.n	800e564 <_scanf_float+0x15c>
 800e5a6:	6822      	ldr	r2, [r4, #0]
 800e5a8:	0610      	lsls	r0, r2, #24
 800e5aa:	f57f af60 	bpl.w	800e46e <_scanf_float+0x66>
 800e5ae:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e5b2:	6022      	str	r2, [r4, #0]
 800e5b4:	e7f4      	b.n	800e5a0 <_scanf_float+0x198>
 800e5b6:	f1ba 0f00 	cmp.w	sl, #0
 800e5ba:	d10c      	bne.n	800e5d6 <_scanf_float+0x1ce>
 800e5bc:	b977      	cbnz	r7, 800e5dc <_scanf_float+0x1d4>
 800e5be:	6822      	ldr	r2, [r4, #0]
 800e5c0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e5c4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e5c8:	d108      	bne.n	800e5dc <_scanf_float+0x1d4>
 800e5ca:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e5ce:	6022      	str	r2, [r4, #0]
 800e5d0:	f04f 0a01 	mov.w	sl, #1
 800e5d4:	e7e4      	b.n	800e5a0 <_scanf_float+0x198>
 800e5d6:	f1ba 0f02 	cmp.w	sl, #2
 800e5da:	d050      	beq.n	800e67e <_scanf_float+0x276>
 800e5dc:	2d01      	cmp	r5, #1
 800e5de:	d002      	beq.n	800e5e6 <_scanf_float+0x1de>
 800e5e0:	2d04      	cmp	r5, #4
 800e5e2:	f47f af44 	bne.w	800e46e <_scanf_float+0x66>
 800e5e6:	3501      	adds	r5, #1
 800e5e8:	b2ed      	uxtb	r5, r5
 800e5ea:	e7d9      	b.n	800e5a0 <_scanf_float+0x198>
 800e5ec:	f1ba 0f01 	cmp.w	sl, #1
 800e5f0:	f47f af3d 	bne.w	800e46e <_scanf_float+0x66>
 800e5f4:	f04f 0a02 	mov.w	sl, #2
 800e5f8:	e7d2      	b.n	800e5a0 <_scanf_float+0x198>
 800e5fa:	b975      	cbnz	r5, 800e61a <_scanf_float+0x212>
 800e5fc:	2f00      	cmp	r7, #0
 800e5fe:	f47f af37 	bne.w	800e470 <_scanf_float+0x68>
 800e602:	6822      	ldr	r2, [r4, #0]
 800e604:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e608:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e60c:	f040 8103 	bne.w	800e816 <_scanf_float+0x40e>
 800e610:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e614:	6022      	str	r2, [r4, #0]
 800e616:	2501      	movs	r5, #1
 800e618:	e7c2      	b.n	800e5a0 <_scanf_float+0x198>
 800e61a:	2d03      	cmp	r5, #3
 800e61c:	d0e3      	beq.n	800e5e6 <_scanf_float+0x1de>
 800e61e:	2d05      	cmp	r5, #5
 800e620:	e7df      	b.n	800e5e2 <_scanf_float+0x1da>
 800e622:	2d02      	cmp	r5, #2
 800e624:	f47f af23 	bne.w	800e46e <_scanf_float+0x66>
 800e628:	2503      	movs	r5, #3
 800e62a:	e7b9      	b.n	800e5a0 <_scanf_float+0x198>
 800e62c:	2d06      	cmp	r5, #6
 800e62e:	f47f af1e 	bne.w	800e46e <_scanf_float+0x66>
 800e632:	2507      	movs	r5, #7
 800e634:	e7b4      	b.n	800e5a0 <_scanf_float+0x198>
 800e636:	6822      	ldr	r2, [r4, #0]
 800e638:	0591      	lsls	r1, r2, #22
 800e63a:	f57f af18 	bpl.w	800e46e <_scanf_float+0x66>
 800e63e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e642:	6022      	str	r2, [r4, #0]
 800e644:	9702      	str	r7, [sp, #8]
 800e646:	e7ab      	b.n	800e5a0 <_scanf_float+0x198>
 800e648:	6822      	ldr	r2, [r4, #0]
 800e64a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e64e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e652:	d005      	beq.n	800e660 <_scanf_float+0x258>
 800e654:	0550      	lsls	r0, r2, #21
 800e656:	f57f af0a 	bpl.w	800e46e <_scanf_float+0x66>
 800e65a:	2f00      	cmp	r7, #0
 800e65c:	f000 80db 	beq.w	800e816 <_scanf_float+0x40e>
 800e660:	0591      	lsls	r1, r2, #22
 800e662:	bf58      	it	pl
 800e664:	9902      	ldrpl	r1, [sp, #8]
 800e666:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e66a:	bf58      	it	pl
 800e66c:	1a79      	subpl	r1, r7, r1
 800e66e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e672:	bf58      	it	pl
 800e674:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e678:	6022      	str	r2, [r4, #0]
 800e67a:	2700      	movs	r7, #0
 800e67c:	e790      	b.n	800e5a0 <_scanf_float+0x198>
 800e67e:	f04f 0a03 	mov.w	sl, #3
 800e682:	e78d      	b.n	800e5a0 <_scanf_float+0x198>
 800e684:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e688:	4649      	mov	r1, r9
 800e68a:	4640      	mov	r0, r8
 800e68c:	4798      	blx	r3
 800e68e:	2800      	cmp	r0, #0
 800e690:	f43f aedf 	beq.w	800e452 <_scanf_float+0x4a>
 800e694:	e6eb      	b.n	800e46e <_scanf_float+0x66>
 800e696:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e69a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e69e:	464a      	mov	r2, r9
 800e6a0:	4640      	mov	r0, r8
 800e6a2:	4798      	blx	r3
 800e6a4:	6923      	ldr	r3, [r4, #16]
 800e6a6:	3b01      	subs	r3, #1
 800e6a8:	6123      	str	r3, [r4, #16]
 800e6aa:	e6eb      	b.n	800e484 <_scanf_float+0x7c>
 800e6ac:	1e6b      	subs	r3, r5, #1
 800e6ae:	2b06      	cmp	r3, #6
 800e6b0:	d824      	bhi.n	800e6fc <_scanf_float+0x2f4>
 800e6b2:	2d02      	cmp	r5, #2
 800e6b4:	d836      	bhi.n	800e724 <_scanf_float+0x31c>
 800e6b6:	9b01      	ldr	r3, [sp, #4]
 800e6b8:	429e      	cmp	r6, r3
 800e6ba:	f67f aee7 	bls.w	800e48c <_scanf_float+0x84>
 800e6be:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e6c2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e6c6:	464a      	mov	r2, r9
 800e6c8:	4640      	mov	r0, r8
 800e6ca:	4798      	blx	r3
 800e6cc:	6923      	ldr	r3, [r4, #16]
 800e6ce:	3b01      	subs	r3, #1
 800e6d0:	6123      	str	r3, [r4, #16]
 800e6d2:	e7f0      	b.n	800e6b6 <_scanf_float+0x2ae>
 800e6d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e6d8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e6dc:	464a      	mov	r2, r9
 800e6de:	4640      	mov	r0, r8
 800e6e0:	4798      	blx	r3
 800e6e2:	6923      	ldr	r3, [r4, #16]
 800e6e4:	3b01      	subs	r3, #1
 800e6e6:	6123      	str	r3, [r4, #16]
 800e6e8:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e6ec:	fa5f fa8a 	uxtb.w	sl, sl
 800e6f0:	f1ba 0f02 	cmp.w	sl, #2
 800e6f4:	d1ee      	bne.n	800e6d4 <_scanf_float+0x2cc>
 800e6f6:	3d03      	subs	r5, #3
 800e6f8:	b2ed      	uxtb	r5, r5
 800e6fa:	1b76      	subs	r6, r6, r5
 800e6fc:	6823      	ldr	r3, [r4, #0]
 800e6fe:	05da      	lsls	r2, r3, #23
 800e700:	d530      	bpl.n	800e764 <_scanf_float+0x35c>
 800e702:	055b      	lsls	r3, r3, #21
 800e704:	d511      	bpl.n	800e72a <_scanf_float+0x322>
 800e706:	9b01      	ldr	r3, [sp, #4]
 800e708:	429e      	cmp	r6, r3
 800e70a:	f67f aebf 	bls.w	800e48c <_scanf_float+0x84>
 800e70e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e712:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e716:	464a      	mov	r2, r9
 800e718:	4640      	mov	r0, r8
 800e71a:	4798      	blx	r3
 800e71c:	6923      	ldr	r3, [r4, #16]
 800e71e:	3b01      	subs	r3, #1
 800e720:	6123      	str	r3, [r4, #16]
 800e722:	e7f0      	b.n	800e706 <_scanf_float+0x2fe>
 800e724:	46aa      	mov	sl, r5
 800e726:	46b3      	mov	fp, r6
 800e728:	e7de      	b.n	800e6e8 <_scanf_float+0x2e0>
 800e72a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e72e:	6923      	ldr	r3, [r4, #16]
 800e730:	2965      	cmp	r1, #101	@ 0x65
 800e732:	f103 33ff 	add.w	r3, r3, #4294967295
 800e736:	f106 35ff 	add.w	r5, r6, #4294967295
 800e73a:	6123      	str	r3, [r4, #16]
 800e73c:	d00c      	beq.n	800e758 <_scanf_float+0x350>
 800e73e:	2945      	cmp	r1, #69	@ 0x45
 800e740:	d00a      	beq.n	800e758 <_scanf_float+0x350>
 800e742:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e746:	464a      	mov	r2, r9
 800e748:	4640      	mov	r0, r8
 800e74a:	4798      	blx	r3
 800e74c:	6923      	ldr	r3, [r4, #16]
 800e74e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e752:	3b01      	subs	r3, #1
 800e754:	1eb5      	subs	r5, r6, #2
 800e756:	6123      	str	r3, [r4, #16]
 800e758:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e75c:	464a      	mov	r2, r9
 800e75e:	4640      	mov	r0, r8
 800e760:	4798      	blx	r3
 800e762:	462e      	mov	r6, r5
 800e764:	6822      	ldr	r2, [r4, #0]
 800e766:	f012 0210 	ands.w	r2, r2, #16
 800e76a:	d001      	beq.n	800e770 <_scanf_float+0x368>
 800e76c:	2000      	movs	r0, #0
 800e76e:	e68e      	b.n	800e48e <_scanf_float+0x86>
 800e770:	7032      	strb	r2, [r6, #0]
 800e772:	6823      	ldr	r3, [r4, #0]
 800e774:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e778:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e77c:	d125      	bne.n	800e7ca <_scanf_float+0x3c2>
 800e77e:	9b02      	ldr	r3, [sp, #8]
 800e780:	429f      	cmp	r7, r3
 800e782:	d00a      	beq.n	800e79a <_scanf_float+0x392>
 800e784:	1bda      	subs	r2, r3, r7
 800e786:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e78a:	429e      	cmp	r6, r3
 800e78c:	bf28      	it	cs
 800e78e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e792:	4922      	ldr	r1, [pc, #136]	@ (800e81c <_scanf_float+0x414>)
 800e794:	4630      	mov	r0, r6
 800e796:	f000 f9ad 	bl	800eaf4 <siprintf>
 800e79a:	9901      	ldr	r1, [sp, #4]
 800e79c:	2200      	movs	r2, #0
 800e79e:	4640      	mov	r0, r8
 800e7a0:	f002 fd02 	bl	80111a8 <_strtod_r>
 800e7a4:	9b03      	ldr	r3, [sp, #12]
 800e7a6:	6821      	ldr	r1, [r4, #0]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	f011 0f02 	tst.w	r1, #2
 800e7ae:	ec57 6b10 	vmov	r6, r7, d0
 800e7b2:	f103 0204 	add.w	r2, r3, #4
 800e7b6:	d015      	beq.n	800e7e4 <_scanf_float+0x3dc>
 800e7b8:	9903      	ldr	r1, [sp, #12]
 800e7ba:	600a      	str	r2, [r1, #0]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	e9c3 6700 	strd	r6, r7, [r3]
 800e7c2:	68e3      	ldr	r3, [r4, #12]
 800e7c4:	3301      	adds	r3, #1
 800e7c6:	60e3      	str	r3, [r4, #12]
 800e7c8:	e7d0      	b.n	800e76c <_scanf_float+0x364>
 800e7ca:	9b04      	ldr	r3, [sp, #16]
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d0e4      	beq.n	800e79a <_scanf_float+0x392>
 800e7d0:	9905      	ldr	r1, [sp, #20]
 800e7d2:	230a      	movs	r3, #10
 800e7d4:	3101      	adds	r1, #1
 800e7d6:	4640      	mov	r0, r8
 800e7d8:	f7ff f9be 	bl	800db58 <_strtol_r>
 800e7dc:	9b04      	ldr	r3, [sp, #16]
 800e7de:	9e05      	ldr	r6, [sp, #20]
 800e7e0:	1ac2      	subs	r2, r0, r3
 800e7e2:	e7d0      	b.n	800e786 <_scanf_float+0x37e>
 800e7e4:	f011 0f04 	tst.w	r1, #4
 800e7e8:	9903      	ldr	r1, [sp, #12]
 800e7ea:	600a      	str	r2, [r1, #0]
 800e7ec:	d1e6      	bne.n	800e7bc <_scanf_float+0x3b4>
 800e7ee:	681d      	ldr	r5, [r3, #0]
 800e7f0:	4632      	mov	r2, r6
 800e7f2:	463b      	mov	r3, r7
 800e7f4:	4630      	mov	r0, r6
 800e7f6:	4639      	mov	r1, r7
 800e7f8:	f7f2 f9c0 	bl	8000b7c <__aeabi_dcmpun>
 800e7fc:	b128      	cbz	r0, 800e80a <_scanf_float+0x402>
 800e7fe:	4808      	ldr	r0, [pc, #32]	@ (800e820 <_scanf_float+0x418>)
 800e800:	f000 fb50 	bl	800eea4 <nanf>
 800e804:	ed85 0a00 	vstr	s0, [r5]
 800e808:	e7db      	b.n	800e7c2 <_scanf_float+0x3ba>
 800e80a:	4630      	mov	r0, r6
 800e80c:	4639      	mov	r1, r7
 800e80e:	f7f2 fa13 	bl	8000c38 <__aeabi_d2f>
 800e812:	6028      	str	r0, [r5, #0]
 800e814:	e7d5      	b.n	800e7c2 <_scanf_float+0x3ba>
 800e816:	2700      	movs	r7, #0
 800e818:	e62e      	b.n	800e478 <_scanf_float+0x70>
 800e81a:	bf00      	nop
 800e81c:	08013aff 	.word	0x08013aff
 800e820:	08013b3f 	.word	0x08013b3f

0800e824 <std>:
 800e824:	2300      	movs	r3, #0
 800e826:	b510      	push	{r4, lr}
 800e828:	4604      	mov	r4, r0
 800e82a:	e9c0 3300 	strd	r3, r3, [r0]
 800e82e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e832:	6083      	str	r3, [r0, #8]
 800e834:	8181      	strh	r1, [r0, #12]
 800e836:	6643      	str	r3, [r0, #100]	@ 0x64
 800e838:	81c2      	strh	r2, [r0, #14]
 800e83a:	6183      	str	r3, [r0, #24]
 800e83c:	4619      	mov	r1, r3
 800e83e:	2208      	movs	r2, #8
 800e840:	305c      	adds	r0, #92	@ 0x5c
 800e842:	f000 fa7f 	bl	800ed44 <memset>
 800e846:	4b0d      	ldr	r3, [pc, #52]	@ (800e87c <std+0x58>)
 800e848:	6263      	str	r3, [r4, #36]	@ 0x24
 800e84a:	4b0d      	ldr	r3, [pc, #52]	@ (800e880 <std+0x5c>)
 800e84c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e84e:	4b0d      	ldr	r3, [pc, #52]	@ (800e884 <std+0x60>)
 800e850:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e852:	4b0d      	ldr	r3, [pc, #52]	@ (800e888 <std+0x64>)
 800e854:	6323      	str	r3, [r4, #48]	@ 0x30
 800e856:	4b0d      	ldr	r3, [pc, #52]	@ (800e88c <std+0x68>)
 800e858:	6224      	str	r4, [r4, #32]
 800e85a:	429c      	cmp	r4, r3
 800e85c:	d006      	beq.n	800e86c <std+0x48>
 800e85e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e862:	4294      	cmp	r4, r2
 800e864:	d002      	beq.n	800e86c <std+0x48>
 800e866:	33d0      	adds	r3, #208	@ 0xd0
 800e868:	429c      	cmp	r4, r3
 800e86a:	d105      	bne.n	800e878 <std+0x54>
 800e86c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e874:	f000 bb04 	b.w	800ee80 <__retarget_lock_init_recursive>
 800e878:	bd10      	pop	{r4, pc}
 800e87a:	bf00      	nop
 800e87c:	0800eb91 	.word	0x0800eb91
 800e880:	0800ebb7 	.word	0x0800ebb7
 800e884:	0800ebef 	.word	0x0800ebef
 800e888:	0800ec13 	.word	0x0800ec13
 800e88c:	20006cfc 	.word	0x20006cfc

0800e890 <stdio_exit_handler>:
 800e890:	4a02      	ldr	r2, [pc, #8]	@ (800e89c <stdio_exit_handler+0xc>)
 800e892:	4903      	ldr	r1, [pc, #12]	@ (800e8a0 <stdio_exit_handler+0x10>)
 800e894:	4803      	ldr	r0, [pc, #12]	@ (800e8a4 <stdio_exit_handler+0x14>)
 800e896:	f000 b869 	b.w	800e96c <_fwalk_sglue>
 800e89a:	bf00      	nop
 800e89c:	20000014 	.word	0x20000014
 800e8a0:	08011e2d 	.word	0x08011e2d
 800e8a4:	20000024 	.word	0x20000024

0800e8a8 <cleanup_stdio>:
 800e8a8:	6841      	ldr	r1, [r0, #4]
 800e8aa:	4b0c      	ldr	r3, [pc, #48]	@ (800e8dc <cleanup_stdio+0x34>)
 800e8ac:	4299      	cmp	r1, r3
 800e8ae:	b510      	push	{r4, lr}
 800e8b0:	4604      	mov	r4, r0
 800e8b2:	d001      	beq.n	800e8b8 <cleanup_stdio+0x10>
 800e8b4:	f003 faba 	bl	8011e2c <_fflush_r>
 800e8b8:	68a1      	ldr	r1, [r4, #8]
 800e8ba:	4b09      	ldr	r3, [pc, #36]	@ (800e8e0 <cleanup_stdio+0x38>)
 800e8bc:	4299      	cmp	r1, r3
 800e8be:	d002      	beq.n	800e8c6 <cleanup_stdio+0x1e>
 800e8c0:	4620      	mov	r0, r4
 800e8c2:	f003 fab3 	bl	8011e2c <_fflush_r>
 800e8c6:	68e1      	ldr	r1, [r4, #12]
 800e8c8:	4b06      	ldr	r3, [pc, #24]	@ (800e8e4 <cleanup_stdio+0x3c>)
 800e8ca:	4299      	cmp	r1, r3
 800e8cc:	d004      	beq.n	800e8d8 <cleanup_stdio+0x30>
 800e8ce:	4620      	mov	r0, r4
 800e8d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8d4:	f003 baaa 	b.w	8011e2c <_fflush_r>
 800e8d8:	bd10      	pop	{r4, pc}
 800e8da:	bf00      	nop
 800e8dc:	20006cfc 	.word	0x20006cfc
 800e8e0:	20006d64 	.word	0x20006d64
 800e8e4:	20006dcc 	.word	0x20006dcc

0800e8e8 <global_stdio_init.part.0>:
 800e8e8:	b510      	push	{r4, lr}
 800e8ea:	4b0b      	ldr	r3, [pc, #44]	@ (800e918 <global_stdio_init.part.0+0x30>)
 800e8ec:	4c0b      	ldr	r4, [pc, #44]	@ (800e91c <global_stdio_init.part.0+0x34>)
 800e8ee:	4a0c      	ldr	r2, [pc, #48]	@ (800e920 <global_stdio_init.part.0+0x38>)
 800e8f0:	601a      	str	r2, [r3, #0]
 800e8f2:	4620      	mov	r0, r4
 800e8f4:	2200      	movs	r2, #0
 800e8f6:	2104      	movs	r1, #4
 800e8f8:	f7ff ff94 	bl	800e824 <std>
 800e8fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e900:	2201      	movs	r2, #1
 800e902:	2109      	movs	r1, #9
 800e904:	f7ff ff8e 	bl	800e824 <std>
 800e908:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e90c:	2202      	movs	r2, #2
 800e90e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e912:	2112      	movs	r1, #18
 800e914:	f7ff bf86 	b.w	800e824 <std>
 800e918:	20006e34 	.word	0x20006e34
 800e91c:	20006cfc 	.word	0x20006cfc
 800e920:	0800e891 	.word	0x0800e891

0800e924 <__sfp_lock_acquire>:
 800e924:	4801      	ldr	r0, [pc, #4]	@ (800e92c <__sfp_lock_acquire+0x8>)
 800e926:	f000 baac 	b.w	800ee82 <__retarget_lock_acquire_recursive>
 800e92a:	bf00      	nop
 800e92c:	20006e3d 	.word	0x20006e3d

0800e930 <__sfp_lock_release>:
 800e930:	4801      	ldr	r0, [pc, #4]	@ (800e938 <__sfp_lock_release+0x8>)
 800e932:	f000 baa7 	b.w	800ee84 <__retarget_lock_release_recursive>
 800e936:	bf00      	nop
 800e938:	20006e3d 	.word	0x20006e3d

0800e93c <__sinit>:
 800e93c:	b510      	push	{r4, lr}
 800e93e:	4604      	mov	r4, r0
 800e940:	f7ff fff0 	bl	800e924 <__sfp_lock_acquire>
 800e944:	6a23      	ldr	r3, [r4, #32]
 800e946:	b11b      	cbz	r3, 800e950 <__sinit+0x14>
 800e948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e94c:	f7ff bff0 	b.w	800e930 <__sfp_lock_release>
 800e950:	4b04      	ldr	r3, [pc, #16]	@ (800e964 <__sinit+0x28>)
 800e952:	6223      	str	r3, [r4, #32]
 800e954:	4b04      	ldr	r3, [pc, #16]	@ (800e968 <__sinit+0x2c>)
 800e956:	681b      	ldr	r3, [r3, #0]
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d1f5      	bne.n	800e948 <__sinit+0xc>
 800e95c:	f7ff ffc4 	bl	800e8e8 <global_stdio_init.part.0>
 800e960:	e7f2      	b.n	800e948 <__sinit+0xc>
 800e962:	bf00      	nop
 800e964:	0800e8a9 	.word	0x0800e8a9
 800e968:	20006e34 	.word	0x20006e34

0800e96c <_fwalk_sglue>:
 800e96c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e970:	4607      	mov	r7, r0
 800e972:	4688      	mov	r8, r1
 800e974:	4614      	mov	r4, r2
 800e976:	2600      	movs	r6, #0
 800e978:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e97c:	f1b9 0901 	subs.w	r9, r9, #1
 800e980:	d505      	bpl.n	800e98e <_fwalk_sglue+0x22>
 800e982:	6824      	ldr	r4, [r4, #0]
 800e984:	2c00      	cmp	r4, #0
 800e986:	d1f7      	bne.n	800e978 <_fwalk_sglue+0xc>
 800e988:	4630      	mov	r0, r6
 800e98a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e98e:	89ab      	ldrh	r3, [r5, #12]
 800e990:	2b01      	cmp	r3, #1
 800e992:	d907      	bls.n	800e9a4 <_fwalk_sglue+0x38>
 800e994:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e998:	3301      	adds	r3, #1
 800e99a:	d003      	beq.n	800e9a4 <_fwalk_sglue+0x38>
 800e99c:	4629      	mov	r1, r5
 800e99e:	4638      	mov	r0, r7
 800e9a0:	47c0      	blx	r8
 800e9a2:	4306      	orrs	r6, r0
 800e9a4:	3568      	adds	r5, #104	@ 0x68
 800e9a6:	e7e9      	b.n	800e97c <_fwalk_sglue+0x10>

0800e9a8 <iprintf>:
 800e9a8:	b40f      	push	{r0, r1, r2, r3}
 800e9aa:	b507      	push	{r0, r1, r2, lr}
 800e9ac:	4906      	ldr	r1, [pc, #24]	@ (800e9c8 <iprintf+0x20>)
 800e9ae:	ab04      	add	r3, sp, #16
 800e9b0:	6808      	ldr	r0, [r1, #0]
 800e9b2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9b6:	6881      	ldr	r1, [r0, #8]
 800e9b8:	9301      	str	r3, [sp, #4]
 800e9ba:	f002 ff4d 	bl	8011858 <_vfiprintf_r>
 800e9be:	b003      	add	sp, #12
 800e9c0:	f85d eb04 	ldr.w	lr, [sp], #4
 800e9c4:	b004      	add	sp, #16
 800e9c6:	4770      	bx	lr
 800e9c8:	20000020 	.word	0x20000020

0800e9cc <_puts_r>:
 800e9cc:	6a03      	ldr	r3, [r0, #32]
 800e9ce:	b570      	push	{r4, r5, r6, lr}
 800e9d0:	6884      	ldr	r4, [r0, #8]
 800e9d2:	4605      	mov	r5, r0
 800e9d4:	460e      	mov	r6, r1
 800e9d6:	b90b      	cbnz	r3, 800e9dc <_puts_r+0x10>
 800e9d8:	f7ff ffb0 	bl	800e93c <__sinit>
 800e9dc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e9de:	07db      	lsls	r3, r3, #31
 800e9e0:	d405      	bmi.n	800e9ee <_puts_r+0x22>
 800e9e2:	89a3      	ldrh	r3, [r4, #12]
 800e9e4:	0598      	lsls	r0, r3, #22
 800e9e6:	d402      	bmi.n	800e9ee <_puts_r+0x22>
 800e9e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e9ea:	f000 fa4a 	bl	800ee82 <__retarget_lock_acquire_recursive>
 800e9ee:	89a3      	ldrh	r3, [r4, #12]
 800e9f0:	0719      	lsls	r1, r3, #28
 800e9f2:	d502      	bpl.n	800e9fa <_puts_r+0x2e>
 800e9f4:	6923      	ldr	r3, [r4, #16]
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d135      	bne.n	800ea66 <_puts_r+0x9a>
 800e9fa:	4621      	mov	r1, r4
 800e9fc:	4628      	mov	r0, r5
 800e9fe:	f000 f94b 	bl	800ec98 <__swsetup_r>
 800ea02:	b380      	cbz	r0, 800ea66 <_puts_r+0x9a>
 800ea04:	f04f 35ff 	mov.w	r5, #4294967295
 800ea08:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea0a:	07da      	lsls	r2, r3, #31
 800ea0c:	d405      	bmi.n	800ea1a <_puts_r+0x4e>
 800ea0e:	89a3      	ldrh	r3, [r4, #12]
 800ea10:	059b      	lsls	r3, r3, #22
 800ea12:	d402      	bmi.n	800ea1a <_puts_r+0x4e>
 800ea14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ea16:	f000 fa35 	bl	800ee84 <__retarget_lock_release_recursive>
 800ea1a:	4628      	mov	r0, r5
 800ea1c:	bd70      	pop	{r4, r5, r6, pc}
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	da04      	bge.n	800ea2c <_puts_r+0x60>
 800ea22:	69a2      	ldr	r2, [r4, #24]
 800ea24:	429a      	cmp	r2, r3
 800ea26:	dc17      	bgt.n	800ea58 <_puts_r+0x8c>
 800ea28:	290a      	cmp	r1, #10
 800ea2a:	d015      	beq.n	800ea58 <_puts_r+0x8c>
 800ea2c:	6823      	ldr	r3, [r4, #0]
 800ea2e:	1c5a      	adds	r2, r3, #1
 800ea30:	6022      	str	r2, [r4, #0]
 800ea32:	7019      	strb	r1, [r3, #0]
 800ea34:	68a3      	ldr	r3, [r4, #8]
 800ea36:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800ea3a:	3b01      	subs	r3, #1
 800ea3c:	60a3      	str	r3, [r4, #8]
 800ea3e:	2900      	cmp	r1, #0
 800ea40:	d1ed      	bne.n	800ea1e <_puts_r+0x52>
 800ea42:	2b00      	cmp	r3, #0
 800ea44:	da11      	bge.n	800ea6a <_puts_r+0x9e>
 800ea46:	4622      	mov	r2, r4
 800ea48:	210a      	movs	r1, #10
 800ea4a:	4628      	mov	r0, r5
 800ea4c:	f000 f8e5 	bl	800ec1a <__swbuf_r>
 800ea50:	3001      	adds	r0, #1
 800ea52:	d0d7      	beq.n	800ea04 <_puts_r+0x38>
 800ea54:	250a      	movs	r5, #10
 800ea56:	e7d7      	b.n	800ea08 <_puts_r+0x3c>
 800ea58:	4622      	mov	r2, r4
 800ea5a:	4628      	mov	r0, r5
 800ea5c:	f000 f8dd 	bl	800ec1a <__swbuf_r>
 800ea60:	3001      	adds	r0, #1
 800ea62:	d1e7      	bne.n	800ea34 <_puts_r+0x68>
 800ea64:	e7ce      	b.n	800ea04 <_puts_r+0x38>
 800ea66:	3e01      	subs	r6, #1
 800ea68:	e7e4      	b.n	800ea34 <_puts_r+0x68>
 800ea6a:	6823      	ldr	r3, [r4, #0]
 800ea6c:	1c5a      	adds	r2, r3, #1
 800ea6e:	6022      	str	r2, [r4, #0]
 800ea70:	220a      	movs	r2, #10
 800ea72:	701a      	strb	r2, [r3, #0]
 800ea74:	e7ee      	b.n	800ea54 <_puts_r+0x88>
	...

0800ea78 <puts>:
 800ea78:	4b02      	ldr	r3, [pc, #8]	@ (800ea84 <puts+0xc>)
 800ea7a:	4601      	mov	r1, r0
 800ea7c:	6818      	ldr	r0, [r3, #0]
 800ea7e:	f7ff bfa5 	b.w	800e9cc <_puts_r>
 800ea82:	bf00      	nop
 800ea84:	20000020 	.word	0x20000020

0800ea88 <sniprintf>:
 800ea88:	b40c      	push	{r2, r3}
 800ea8a:	b530      	push	{r4, r5, lr}
 800ea8c:	4b18      	ldr	r3, [pc, #96]	@ (800eaf0 <sniprintf+0x68>)
 800ea8e:	1e0c      	subs	r4, r1, #0
 800ea90:	681d      	ldr	r5, [r3, #0]
 800ea92:	b09d      	sub	sp, #116	@ 0x74
 800ea94:	da08      	bge.n	800eaa8 <sniprintf+0x20>
 800ea96:	238b      	movs	r3, #139	@ 0x8b
 800ea98:	602b      	str	r3, [r5, #0]
 800ea9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ea9e:	b01d      	add	sp, #116	@ 0x74
 800eaa0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800eaa4:	b002      	add	sp, #8
 800eaa6:	4770      	bx	lr
 800eaa8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800eaac:	f8ad 3014 	strh.w	r3, [sp, #20]
 800eab0:	f04f 0300 	mov.w	r3, #0
 800eab4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800eab6:	bf14      	ite	ne
 800eab8:	f104 33ff 	addne.w	r3, r4, #4294967295
 800eabc:	4623      	moveq	r3, r4
 800eabe:	9304      	str	r3, [sp, #16]
 800eac0:	9307      	str	r3, [sp, #28]
 800eac2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800eac6:	9002      	str	r0, [sp, #8]
 800eac8:	9006      	str	r0, [sp, #24]
 800eaca:	f8ad 3016 	strh.w	r3, [sp, #22]
 800eace:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ead0:	ab21      	add	r3, sp, #132	@ 0x84
 800ead2:	a902      	add	r1, sp, #8
 800ead4:	4628      	mov	r0, r5
 800ead6:	9301      	str	r3, [sp, #4]
 800ead8:	f002 fbc8 	bl	801126c <_svfiprintf_r>
 800eadc:	1c43      	adds	r3, r0, #1
 800eade:	bfbc      	itt	lt
 800eae0:	238b      	movlt	r3, #139	@ 0x8b
 800eae2:	602b      	strlt	r3, [r5, #0]
 800eae4:	2c00      	cmp	r4, #0
 800eae6:	d0da      	beq.n	800ea9e <sniprintf+0x16>
 800eae8:	9b02      	ldr	r3, [sp, #8]
 800eaea:	2200      	movs	r2, #0
 800eaec:	701a      	strb	r2, [r3, #0]
 800eaee:	e7d6      	b.n	800ea9e <sniprintf+0x16>
 800eaf0:	20000020 	.word	0x20000020

0800eaf4 <siprintf>:
 800eaf4:	b40e      	push	{r1, r2, r3}
 800eaf6:	b510      	push	{r4, lr}
 800eaf8:	b09d      	sub	sp, #116	@ 0x74
 800eafa:	ab1f      	add	r3, sp, #124	@ 0x7c
 800eafc:	9002      	str	r0, [sp, #8]
 800eafe:	9006      	str	r0, [sp, #24]
 800eb00:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800eb04:	480a      	ldr	r0, [pc, #40]	@ (800eb30 <siprintf+0x3c>)
 800eb06:	9107      	str	r1, [sp, #28]
 800eb08:	9104      	str	r1, [sp, #16]
 800eb0a:	490a      	ldr	r1, [pc, #40]	@ (800eb34 <siprintf+0x40>)
 800eb0c:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb10:	9105      	str	r1, [sp, #20]
 800eb12:	2400      	movs	r4, #0
 800eb14:	a902      	add	r1, sp, #8
 800eb16:	6800      	ldr	r0, [r0, #0]
 800eb18:	9301      	str	r3, [sp, #4]
 800eb1a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800eb1c:	f002 fba6 	bl	801126c <_svfiprintf_r>
 800eb20:	9b02      	ldr	r3, [sp, #8]
 800eb22:	701c      	strb	r4, [r3, #0]
 800eb24:	b01d      	add	sp, #116	@ 0x74
 800eb26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb2a:	b003      	add	sp, #12
 800eb2c:	4770      	bx	lr
 800eb2e:	bf00      	nop
 800eb30:	20000020 	.word	0x20000020
 800eb34:	ffff0208 	.word	0xffff0208

0800eb38 <siscanf>:
 800eb38:	b40e      	push	{r1, r2, r3}
 800eb3a:	b570      	push	{r4, r5, r6, lr}
 800eb3c:	b09d      	sub	sp, #116	@ 0x74
 800eb3e:	ac21      	add	r4, sp, #132	@ 0x84
 800eb40:	2500      	movs	r5, #0
 800eb42:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800eb46:	f854 6b04 	ldr.w	r6, [r4], #4
 800eb4a:	f8ad 2014 	strh.w	r2, [sp, #20]
 800eb4e:	951b      	str	r5, [sp, #108]	@ 0x6c
 800eb50:	9002      	str	r0, [sp, #8]
 800eb52:	9006      	str	r0, [sp, #24]
 800eb54:	f7f1 fbb4 	bl	80002c0 <strlen>
 800eb58:	4b0b      	ldr	r3, [pc, #44]	@ (800eb88 <siscanf+0x50>)
 800eb5a:	9003      	str	r0, [sp, #12]
 800eb5c:	9007      	str	r0, [sp, #28]
 800eb5e:	480b      	ldr	r0, [pc, #44]	@ (800eb8c <siscanf+0x54>)
 800eb60:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eb62:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800eb66:	f8ad 3016 	strh.w	r3, [sp, #22]
 800eb6a:	4632      	mov	r2, r6
 800eb6c:	4623      	mov	r3, r4
 800eb6e:	a902      	add	r1, sp, #8
 800eb70:	6800      	ldr	r0, [r0, #0]
 800eb72:	950f      	str	r5, [sp, #60]	@ 0x3c
 800eb74:	9514      	str	r5, [sp, #80]	@ 0x50
 800eb76:	9401      	str	r4, [sp, #4]
 800eb78:	f002 fcce 	bl	8011518 <__ssvfiscanf_r>
 800eb7c:	b01d      	add	sp, #116	@ 0x74
 800eb7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800eb82:	b003      	add	sp, #12
 800eb84:	4770      	bx	lr
 800eb86:	bf00      	nop
 800eb88:	0800ebb3 	.word	0x0800ebb3
 800eb8c:	20000020 	.word	0x20000020

0800eb90 <__sread>:
 800eb90:	b510      	push	{r4, lr}
 800eb92:	460c      	mov	r4, r1
 800eb94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb98:	f000 f914 	bl	800edc4 <_read_r>
 800eb9c:	2800      	cmp	r0, #0
 800eb9e:	bfab      	itete	ge
 800eba0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800eba2:	89a3      	ldrhlt	r3, [r4, #12]
 800eba4:	181b      	addge	r3, r3, r0
 800eba6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ebaa:	bfac      	ite	ge
 800ebac:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ebae:	81a3      	strhlt	r3, [r4, #12]
 800ebb0:	bd10      	pop	{r4, pc}

0800ebb2 <__seofread>:
 800ebb2:	2000      	movs	r0, #0
 800ebb4:	4770      	bx	lr

0800ebb6 <__swrite>:
 800ebb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ebba:	461f      	mov	r7, r3
 800ebbc:	898b      	ldrh	r3, [r1, #12]
 800ebbe:	05db      	lsls	r3, r3, #23
 800ebc0:	4605      	mov	r5, r0
 800ebc2:	460c      	mov	r4, r1
 800ebc4:	4616      	mov	r6, r2
 800ebc6:	d505      	bpl.n	800ebd4 <__swrite+0x1e>
 800ebc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebcc:	2302      	movs	r3, #2
 800ebce:	2200      	movs	r2, #0
 800ebd0:	f000 f8e6 	bl	800eda0 <_lseek_r>
 800ebd4:	89a3      	ldrh	r3, [r4, #12]
 800ebd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ebda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ebde:	81a3      	strh	r3, [r4, #12]
 800ebe0:	4632      	mov	r2, r6
 800ebe2:	463b      	mov	r3, r7
 800ebe4:	4628      	mov	r0, r5
 800ebe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ebea:	f000 b90d 	b.w	800ee08 <_write_r>

0800ebee <__sseek>:
 800ebee:	b510      	push	{r4, lr}
 800ebf0:	460c      	mov	r4, r1
 800ebf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebf6:	f000 f8d3 	bl	800eda0 <_lseek_r>
 800ebfa:	1c43      	adds	r3, r0, #1
 800ebfc:	89a3      	ldrh	r3, [r4, #12]
 800ebfe:	bf15      	itete	ne
 800ec00:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ec02:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ec06:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ec0a:	81a3      	strheq	r3, [r4, #12]
 800ec0c:	bf18      	it	ne
 800ec0e:	81a3      	strhne	r3, [r4, #12]
 800ec10:	bd10      	pop	{r4, pc}

0800ec12 <__sclose>:
 800ec12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec16:	f000 b8b3 	b.w	800ed80 <_close_r>

0800ec1a <__swbuf_r>:
 800ec1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec1c:	460e      	mov	r6, r1
 800ec1e:	4614      	mov	r4, r2
 800ec20:	4605      	mov	r5, r0
 800ec22:	b118      	cbz	r0, 800ec2c <__swbuf_r+0x12>
 800ec24:	6a03      	ldr	r3, [r0, #32]
 800ec26:	b90b      	cbnz	r3, 800ec2c <__swbuf_r+0x12>
 800ec28:	f7ff fe88 	bl	800e93c <__sinit>
 800ec2c:	69a3      	ldr	r3, [r4, #24]
 800ec2e:	60a3      	str	r3, [r4, #8]
 800ec30:	89a3      	ldrh	r3, [r4, #12]
 800ec32:	071a      	lsls	r2, r3, #28
 800ec34:	d501      	bpl.n	800ec3a <__swbuf_r+0x20>
 800ec36:	6923      	ldr	r3, [r4, #16]
 800ec38:	b943      	cbnz	r3, 800ec4c <__swbuf_r+0x32>
 800ec3a:	4621      	mov	r1, r4
 800ec3c:	4628      	mov	r0, r5
 800ec3e:	f000 f82b 	bl	800ec98 <__swsetup_r>
 800ec42:	b118      	cbz	r0, 800ec4c <__swbuf_r+0x32>
 800ec44:	f04f 37ff 	mov.w	r7, #4294967295
 800ec48:	4638      	mov	r0, r7
 800ec4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec4c:	6823      	ldr	r3, [r4, #0]
 800ec4e:	6922      	ldr	r2, [r4, #16]
 800ec50:	1a98      	subs	r0, r3, r2
 800ec52:	6963      	ldr	r3, [r4, #20]
 800ec54:	b2f6      	uxtb	r6, r6
 800ec56:	4283      	cmp	r3, r0
 800ec58:	4637      	mov	r7, r6
 800ec5a:	dc05      	bgt.n	800ec68 <__swbuf_r+0x4e>
 800ec5c:	4621      	mov	r1, r4
 800ec5e:	4628      	mov	r0, r5
 800ec60:	f003 f8e4 	bl	8011e2c <_fflush_r>
 800ec64:	2800      	cmp	r0, #0
 800ec66:	d1ed      	bne.n	800ec44 <__swbuf_r+0x2a>
 800ec68:	68a3      	ldr	r3, [r4, #8]
 800ec6a:	3b01      	subs	r3, #1
 800ec6c:	60a3      	str	r3, [r4, #8]
 800ec6e:	6823      	ldr	r3, [r4, #0]
 800ec70:	1c5a      	adds	r2, r3, #1
 800ec72:	6022      	str	r2, [r4, #0]
 800ec74:	701e      	strb	r6, [r3, #0]
 800ec76:	6962      	ldr	r2, [r4, #20]
 800ec78:	1c43      	adds	r3, r0, #1
 800ec7a:	429a      	cmp	r2, r3
 800ec7c:	d004      	beq.n	800ec88 <__swbuf_r+0x6e>
 800ec7e:	89a3      	ldrh	r3, [r4, #12]
 800ec80:	07db      	lsls	r3, r3, #31
 800ec82:	d5e1      	bpl.n	800ec48 <__swbuf_r+0x2e>
 800ec84:	2e0a      	cmp	r6, #10
 800ec86:	d1df      	bne.n	800ec48 <__swbuf_r+0x2e>
 800ec88:	4621      	mov	r1, r4
 800ec8a:	4628      	mov	r0, r5
 800ec8c:	f003 f8ce 	bl	8011e2c <_fflush_r>
 800ec90:	2800      	cmp	r0, #0
 800ec92:	d0d9      	beq.n	800ec48 <__swbuf_r+0x2e>
 800ec94:	e7d6      	b.n	800ec44 <__swbuf_r+0x2a>
	...

0800ec98 <__swsetup_r>:
 800ec98:	b538      	push	{r3, r4, r5, lr}
 800ec9a:	4b29      	ldr	r3, [pc, #164]	@ (800ed40 <__swsetup_r+0xa8>)
 800ec9c:	4605      	mov	r5, r0
 800ec9e:	6818      	ldr	r0, [r3, #0]
 800eca0:	460c      	mov	r4, r1
 800eca2:	b118      	cbz	r0, 800ecac <__swsetup_r+0x14>
 800eca4:	6a03      	ldr	r3, [r0, #32]
 800eca6:	b90b      	cbnz	r3, 800ecac <__swsetup_r+0x14>
 800eca8:	f7ff fe48 	bl	800e93c <__sinit>
 800ecac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecb0:	0719      	lsls	r1, r3, #28
 800ecb2:	d422      	bmi.n	800ecfa <__swsetup_r+0x62>
 800ecb4:	06da      	lsls	r2, r3, #27
 800ecb6:	d407      	bmi.n	800ecc8 <__swsetup_r+0x30>
 800ecb8:	2209      	movs	r2, #9
 800ecba:	602a      	str	r2, [r5, #0]
 800ecbc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ecc0:	81a3      	strh	r3, [r4, #12]
 800ecc2:	f04f 30ff 	mov.w	r0, #4294967295
 800ecc6:	e033      	b.n	800ed30 <__swsetup_r+0x98>
 800ecc8:	0758      	lsls	r0, r3, #29
 800ecca:	d512      	bpl.n	800ecf2 <__swsetup_r+0x5a>
 800eccc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ecce:	b141      	cbz	r1, 800ece2 <__swsetup_r+0x4a>
 800ecd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ecd4:	4299      	cmp	r1, r3
 800ecd6:	d002      	beq.n	800ecde <__swsetup_r+0x46>
 800ecd8:	4628      	mov	r0, r5
 800ecda:	f000 ff6d 	bl	800fbb8 <_free_r>
 800ecde:	2300      	movs	r3, #0
 800ece0:	6363      	str	r3, [r4, #52]	@ 0x34
 800ece2:	89a3      	ldrh	r3, [r4, #12]
 800ece4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ece8:	81a3      	strh	r3, [r4, #12]
 800ecea:	2300      	movs	r3, #0
 800ecec:	6063      	str	r3, [r4, #4]
 800ecee:	6923      	ldr	r3, [r4, #16]
 800ecf0:	6023      	str	r3, [r4, #0]
 800ecf2:	89a3      	ldrh	r3, [r4, #12]
 800ecf4:	f043 0308 	orr.w	r3, r3, #8
 800ecf8:	81a3      	strh	r3, [r4, #12]
 800ecfa:	6923      	ldr	r3, [r4, #16]
 800ecfc:	b94b      	cbnz	r3, 800ed12 <__swsetup_r+0x7a>
 800ecfe:	89a3      	ldrh	r3, [r4, #12]
 800ed00:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ed04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed08:	d003      	beq.n	800ed12 <__swsetup_r+0x7a>
 800ed0a:	4621      	mov	r1, r4
 800ed0c:	4628      	mov	r0, r5
 800ed0e:	f003 f8ed 	bl	8011eec <__smakebuf_r>
 800ed12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed16:	f013 0201 	ands.w	r2, r3, #1
 800ed1a:	d00a      	beq.n	800ed32 <__swsetup_r+0x9a>
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	60a2      	str	r2, [r4, #8]
 800ed20:	6962      	ldr	r2, [r4, #20]
 800ed22:	4252      	negs	r2, r2
 800ed24:	61a2      	str	r2, [r4, #24]
 800ed26:	6922      	ldr	r2, [r4, #16]
 800ed28:	b942      	cbnz	r2, 800ed3c <__swsetup_r+0xa4>
 800ed2a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ed2e:	d1c5      	bne.n	800ecbc <__swsetup_r+0x24>
 800ed30:	bd38      	pop	{r3, r4, r5, pc}
 800ed32:	0799      	lsls	r1, r3, #30
 800ed34:	bf58      	it	pl
 800ed36:	6962      	ldrpl	r2, [r4, #20]
 800ed38:	60a2      	str	r2, [r4, #8]
 800ed3a:	e7f4      	b.n	800ed26 <__swsetup_r+0x8e>
 800ed3c:	2000      	movs	r0, #0
 800ed3e:	e7f7      	b.n	800ed30 <__swsetup_r+0x98>
 800ed40:	20000020 	.word	0x20000020

0800ed44 <memset>:
 800ed44:	4402      	add	r2, r0
 800ed46:	4603      	mov	r3, r0
 800ed48:	4293      	cmp	r3, r2
 800ed4a:	d100      	bne.n	800ed4e <memset+0xa>
 800ed4c:	4770      	bx	lr
 800ed4e:	f803 1b01 	strb.w	r1, [r3], #1
 800ed52:	e7f9      	b.n	800ed48 <memset+0x4>

0800ed54 <strncmp>:
 800ed54:	b510      	push	{r4, lr}
 800ed56:	b16a      	cbz	r2, 800ed74 <strncmp+0x20>
 800ed58:	3901      	subs	r1, #1
 800ed5a:	1884      	adds	r4, r0, r2
 800ed5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed60:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ed64:	429a      	cmp	r2, r3
 800ed66:	d103      	bne.n	800ed70 <strncmp+0x1c>
 800ed68:	42a0      	cmp	r0, r4
 800ed6a:	d001      	beq.n	800ed70 <strncmp+0x1c>
 800ed6c:	2a00      	cmp	r2, #0
 800ed6e:	d1f5      	bne.n	800ed5c <strncmp+0x8>
 800ed70:	1ad0      	subs	r0, r2, r3
 800ed72:	bd10      	pop	{r4, pc}
 800ed74:	4610      	mov	r0, r2
 800ed76:	e7fc      	b.n	800ed72 <strncmp+0x1e>

0800ed78 <_localeconv_r>:
 800ed78:	4800      	ldr	r0, [pc, #0]	@ (800ed7c <_localeconv_r+0x4>)
 800ed7a:	4770      	bx	lr
 800ed7c:	20000160 	.word	0x20000160

0800ed80 <_close_r>:
 800ed80:	b538      	push	{r3, r4, r5, lr}
 800ed82:	4d06      	ldr	r5, [pc, #24]	@ (800ed9c <_close_r+0x1c>)
 800ed84:	2300      	movs	r3, #0
 800ed86:	4604      	mov	r4, r0
 800ed88:	4608      	mov	r0, r1
 800ed8a:	602b      	str	r3, [r5, #0]
 800ed8c:	f7f5 f856 	bl	8003e3c <_close>
 800ed90:	1c43      	adds	r3, r0, #1
 800ed92:	d102      	bne.n	800ed9a <_close_r+0x1a>
 800ed94:	682b      	ldr	r3, [r5, #0]
 800ed96:	b103      	cbz	r3, 800ed9a <_close_r+0x1a>
 800ed98:	6023      	str	r3, [r4, #0]
 800ed9a:	bd38      	pop	{r3, r4, r5, pc}
 800ed9c:	20006e38 	.word	0x20006e38

0800eda0 <_lseek_r>:
 800eda0:	b538      	push	{r3, r4, r5, lr}
 800eda2:	4d07      	ldr	r5, [pc, #28]	@ (800edc0 <_lseek_r+0x20>)
 800eda4:	4604      	mov	r4, r0
 800eda6:	4608      	mov	r0, r1
 800eda8:	4611      	mov	r1, r2
 800edaa:	2200      	movs	r2, #0
 800edac:	602a      	str	r2, [r5, #0]
 800edae:	461a      	mov	r2, r3
 800edb0:	f7f5 f86b 	bl	8003e8a <_lseek>
 800edb4:	1c43      	adds	r3, r0, #1
 800edb6:	d102      	bne.n	800edbe <_lseek_r+0x1e>
 800edb8:	682b      	ldr	r3, [r5, #0]
 800edba:	b103      	cbz	r3, 800edbe <_lseek_r+0x1e>
 800edbc:	6023      	str	r3, [r4, #0]
 800edbe:	bd38      	pop	{r3, r4, r5, pc}
 800edc0:	20006e38 	.word	0x20006e38

0800edc4 <_read_r>:
 800edc4:	b538      	push	{r3, r4, r5, lr}
 800edc6:	4d07      	ldr	r5, [pc, #28]	@ (800ede4 <_read_r+0x20>)
 800edc8:	4604      	mov	r4, r0
 800edca:	4608      	mov	r0, r1
 800edcc:	4611      	mov	r1, r2
 800edce:	2200      	movs	r2, #0
 800edd0:	602a      	str	r2, [r5, #0]
 800edd2:	461a      	mov	r2, r3
 800edd4:	f7f5 f815 	bl	8003e02 <_read>
 800edd8:	1c43      	adds	r3, r0, #1
 800edda:	d102      	bne.n	800ede2 <_read_r+0x1e>
 800eddc:	682b      	ldr	r3, [r5, #0]
 800edde:	b103      	cbz	r3, 800ede2 <_read_r+0x1e>
 800ede0:	6023      	str	r3, [r4, #0]
 800ede2:	bd38      	pop	{r3, r4, r5, pc}
 800ede4:	20006e38 	.word	0x20006e38

0800ede8 <_sbrk_r>:
 800ede8:	b538      	push	{r3, r4, r5, lr}
 800edea:	4d06      	ldr	r5, [pc, #24]	@ (800ee04 <_sbrk_r+0x1c>)
 800edec:	2300      	movs	r3, #0
 800edee:	4604      	mov	r4, r0
 800edf0:	4608      	mov	r0, r1
 800edf2:	602b      	str	r3, [r5, #0]
 800edf4:	f7f5 f856 	bl	8003ea4 <_sbrk>
 800edf8:	1c43      	adds	r3, r0, #1
 800edfa:	d102      	bne.n	800ee02 <_sbrk_r+0x1a>
 800edfc:	682b      	ldr	r3, [r5, #0]
 800edfe:	b103      	cbz	r3, 800ee02 <_sbrk_r+0x1a>
 800ee00:	6023      	str	r3, [r4, #0]
 800ee02:	bd38      	pop	{r3, r4, r5, pc}
 800ee04:	20006e38 	.word	0x20006e38

0800ee08 <_write_r>:
 800ee08:	b538      	push	{r3, r4, r5, lr}
 800ee0a:	4d07      	ldr	r5, [pc, #28]	@ (800ee28 <_write_r+0x20>)
 800ee0c:	4604      	mov	r4, r0
 800ee0e:	4608      	mov	r0, r1
 800ee10:	4611      	mov	r1, r2
 800ee12:	2200      	movs	r2, #0
 800ee14:	602a      	str	r2, [r5, #0]
 800ee16:	461a      	mov	r2, r3
 800ee18:	f7f2 fee6 	bl	8001be8 <_write>
 800ee1c:	1c43      	adds	r3, r0, #1
 800ee1e:	d102      	bne.n	800ee26 <_write_r+0x1e>
 800ee20:	682b      	ldr	r3, [r5, #0]
 800ee22:	b103      	cbz	r3, 800ee26 <_write_r+0x1e>
 800ee24:	6023      	str	r3, [r4, #0]
 800ee26:	bd38      	pop	{r3, r4, r5, pc}
 800ee28:	20006e38 	.word	0x20006e38

0800ee2c <__errno>:
 800ee2c:	4b01      	ldr	r3, [pc, #4]	@ (800ee34 <__errno+0x8>)
 800ee2e:	6818      	ldr	r0, [r3, #0]
 800ee30:	4770      	bx	lr
 800ee32:	bf00      	nop
 800ee34:	20000020 	.word	0x20000020

0800ee38 <__libc_init_array>:
 800ee38:	b570      	push	{r4, r5, r6, lr}
 800ee3a:	4d0d      	ldr	r5, [pc, #52]	@ (800ee70 <__libc_init_array+0x38>)
 800ee3c:	4c0d      	ldr	r4, [pc, #52]	@ (800ee74 <__libc_init_array+0x3c>)
 800ee3e:	1b64      	subs	r4, r4, r5
 800ee40:	10a4      	asrs	r4, r4, #2
 800ee42:	2600      	movs	r6, #0
 800ee44:	42a6      	cmp	r6, r4
 800ee46:	d109      	bne.n	800ee5c <__libc_init_array+0x24>
 800ee48:	4d0b      	ldr	r5, [pc, #44]	@ (800ee78 <__libc_init_array+0x40>)
 800ee4a:	4c0c      	ldr	r4, [pc, #48]	@ (800ee7c <__libc_init_array+0x44>)
 800ee4c:	f004 f850 	bl	8012ef0 <_init>
 800ee50:	1b64      	subs	r4, r4, r5
 800ee52:	10a4      	asrs	r4, r4, #2
 800ee54:	2600      	movs	r6, #0
 800ee56:	42a6      	cmp	r6, r4
 800ee58:	d105      	bne.n	800ee66 <__libc_init_array+0x2e>
 800ee5a:	bd70      	pop	{r4, r5, r6, pc}
 800ee5c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee60:	4798      	blx	r3
 800ee62:	3601      	adds	r6, #1
 800ee64:	e7ee      	b.n	800ee44 <__libc_init_array+0xc>
 800ee66:	f855 3b04 	ldr.w	r3, [r5], #4
 800ee6a:	4798      	blx	r3
 800ee6c:	3601      	adds	r6, #1
 800ee6e:	e7f2      	b.n	800ee56 <__libc_init_array+0x1e>
 800ee70:	08013e48 	.word	0x08013e48
 800ee74:	08013e48 	.word	0x08013e48
 800ee78:	08013e48 	.word	0x08013e48
 800ee7c:	08013e4c 	.word	0x08013e4c

0800ee80 <__retarget_lock_init_recursive>:
 800ee80:	4770      	bx	lr

0800ee82 <__retarget_lock_acquire_recursive>:
 800ee82:	4770      	bx	lr

0800ee84 <__retarget_lock_release_recursive>:
 800ee84:	4770      	bx	lr

0800ee86 <memcpy>:
 800ee86:	440a      	add	r2, r1
 800ee88:	4291      	cmp	r1, r2
 800ee8a:	f100 33ff 	add.w	r3, r0, #4294967295
 800ee8e:	d100      	bne.n	800ee92 <memcpy+0xc>
 800ee90:	4770      	bx	lr
 800ee92:	b510      	push	{r4, lr}
 800ee94:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee98:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ee9c:	4291      	cmp	r1, r2
 800ee9e:	d1f9      	bne.n	800ee94 <memcpy+0xe>
 800eea0:	bd10      	pop	{r4, pc}
	...

0800eea4 <nanf>:
 800eea4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800eeac <nanf+0x8>
 800eea8:	4770      	bx	lr
 800eeaa:	bf00      	nop
 800eeac:	7fc00000 	.word	0x7fc00000

0800eeb0 <copysignf>:
 800eeb0:	ee10 2a10 	vmov	r2, s0
 800eeb4:	ee10 3a90 	vmov	r3, s1
 800eeb8:	f362 031e 	bfi	r3, r2, #0, #31
 800eebc:	ee00 3a90 	vmov	s1, r3
 800eec0:	eeb0 0a60 	vmov.f32	s0, s1
 800eec4:	4770      	bx	lr
	...

0800eec8 <__assert_func>:
 800eec8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eeca:	4614      	mov	r4, r2
 800eecc:	461a      	mov	r2, r3
 800eece:	4b09      	ldr	r3, [pc, #36]	@ (800eef4 <__assert_func+0x2c>)
 800eed0:	681b      	ldr	r3, [r3, #0]
 800eed2:	4605      	mov	r5, r0
 800eed4:	68d8      	ldr	r0, [r3, #12]
 800eed6:	b14c      	cbz	r4, 800eeec <__assert_func+0x24>
 800eed8:	4b07      	ldr	r3, [pc, #28]	@ (800eef8 <__assert_func+0x30>)
 800eeda:	9100      	str	r1, [sp, #0]
 800eedc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eee0:	4906      	ldr	r1, [pc, #24]	@ (800eefc <__assert_func+0x34>)
 800eee2:	462b      	mov	r3, r5
 800eee4:	f002 ffca 	bl	8011e7c <fiprintf>
 800eee8:	f003 f8f6 	bl	80120d8 <abort>
 800eeec:	4b04      	ldr	r3, [pc, #16]	@ (800ef00 <__assert_func+0x38>)
 800eeee:	461c      	mov	r4, r3
 800eef0:	e7f3      	b.n	800eeda <__assert_func+0x12>
 800eef2:	bf00      	nop
 800eef4:	20000020 	.word	0x20000020
 800eef8:	08013b04 	.word	0x08013b04
 800eefc:	08013b11 	.word	0x08013b11
 800ef00:	08013b3f 	.word	0x08013b3f

0800ef04 <quorem>:
 800ef04:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef08:	6903      	ldr	r3, [r0, #16]
 800ef0a:	690c      	ldr	r4, [r1, #16]
 800ef0c:	42a3      	cmp	r3, r4
 800ef0e:	4607      	mov	r7, r0
 800ef10:	db7e      	blt.n	800f010 <quorem+0x10c>
 800ef12:	3c01      	subs	r4, #1
 800ef14:	f101 0814 	add.w	r8, r1, #20
 800ef18:	00a3      	lsls	r3, r4, #2
 800ef1a:	f100 0514 	add.w	r5, r0, #20
 800ef1e:	9300      	str	r3, [sp, #0]
 800ef20:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ef24:	9301      	str	r3, [sp, #4]
 800ef26:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ef2a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ef2e:	3301      	adds	r3, #1
 800ef30:	429a      	cmp	r2, r3
 800ef32:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ef36:	fbb2 f6f3 	udiv	r6, r2, r3
 800ef3a:	d32e      	bcc.n	800ef9a <quorem+0x96>
 800ef3c:	f04f 0a00 	mov.w	sl, #0
 800ef40:	46c4      	mov	ip, r8
 800ef42:	46ae      	mov	lr, r5
 800ef44:	46d3      	mov	fp, sl
 800ef46:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ef4a:	b298      	uxth	r0, r3
 800ef4c:	fb06 a000 	mla	r0, r6, r0, sl
 800ef50:	0c02      	lsrs	r2, r0, #16
 800ef52:	0c1b      	lsrs	r3, r3, #16
 800ef54:	fb06 2303 	mla	r3, r6, r3, r2
 800ef58:	f8de 2000 	ldr.w	r2, [lr]
 800ef5c:	b280      	uxth	r0, r0
 800ef5e:	b292      	uxth	r2, r2
 800ef60:	1a12      	subs	r2, r2, r0
 800ef62:	445a      	add	r2, fp
 800ef64:	f8de 0000 	ldr.w	r0, [lr]
 800ef68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ef6c:	b29b      	uxth	r3, r3
 800ef6e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ef72:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ef76:	b292      	uxth	r2, r2
 800ef78:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ef7c:	45e1      	cmp	r9, ip
 800ef7e:	f84e 2b04 	str.w	r2, [lr], #4
 800ef82:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ef86:	d2de      	bcs.n	800ef46 <quorem+0x42>
 800ef88:	9b00      	ldr	r3, [sp, #0]
 800ef8a:	58eb      	ldr	r3, [r5, r3]
 800ef8c:	b92b      	cbnz	r3, 800ef9a <quorem+0x96>
 800ef8e:	9b01      	ldr	r3, [sp, #4]
 800ef90:	3b04      	subs	r3, #4
 800ef92:	429d      	cmp	r5, r3
 800ef94:	461a      	mov	r2, r3
 800ef96:	d32f      	bcc.n	800eff8 <quorem+0xf4>
 800ef98:	613c      	str	r4, [r7, #16]
 800ef9a:	4638      	mov	r0, r7
 800ef9c:	f001 f912 	bl	80101c4 <__mcmp>
 800efa0:	2800      	cmp	r0, #0
 800efa2:	db25      	blt.n	800eff0 <quorem+0xec>
 800efa4:	4629      	mov	r1, r5
 800efa6:	2000      	movs	r0, #0
 800efa8:	f858 2b04 	ldr.w	r2, [r8], #4
 800efac:	f8d1 c000 	ldr.w	ip, [r1]
 800efb0:	fa1f fe82 	uxth.w	lr, r2
 800efb4:	fa1f f38c 	uxth.w	r3, ip
 800efb8:	eba3 030e 	sub.w	r3, r3, lr
 800efbc:	4403      	add	r3, r0
 800efbe:	0c12      	lsrs	r2, r2, #16
 800efc0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800efc4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800efc8:	b29b      	uxth	r3, r3
 800efca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800efce:	45c1      	cmp	r9, r8
 800efd0:	f841 3b04 	str.w	r3, [r1], #4
 800efd4:	ea4f 4022 	mov.w	r0, r2, asr #16
 800efd8:	d2e6      	bcs.n	800efa8 <quorem+0xa4>
 800efda:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800efde:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800efe2:	b922      	cbnz	r2, 800efee <quorem+0xea>
 800efe4:	3b04      	subs	r3, #4
 800efe6:	429d      	cmp	r5, r3
 800efe8:	461a      	mov	r2, r3
 800efea:	d30b      	bcc.n	800f004 <quorem+0x100>
 800efec:	613c      	str	r4, [r7, #16]
 800efee:	3601      	adds	r6, #1
 800eff0:	4630      	mov	r0, r6
 800eff2:	b003      	add	sp, #12
 800eff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eff8:	6812      	ldr	r2, [r2, #0]
 800effa:	3b04      	subs	r3, #4
 800effc:	2a00      	cmp	r2, #0
 800effe:	d1cb      	bne.n	800ef98 <quorem+0x94>
 800f000:	3c01      	subs	r4, #1
 800f002:	e7c6      	b.n	800ef92 <quorem+0x8e>
 800f004:	6812      	ldr	r2, [r2, #0]
 800f006:	3b04      	subs	r3, #4
 800f008:	2a00      	cmp	r2, #0
 800f00a:	d1ef      	bne.n	800efec <quorem+0xe8>
 800f00c:	3c01      	subs	r4, #1
 800f00e:	e7ea      	b.n	800efe6 <quorem+0xe2>
 800f010:	2000      	movs	r0, #0
 800f012:	e7ee      	b.n	800eff2 <quorem+0xee>
 800f014:	0000      	movs	r0, r0
	...

0800f018 <_dtoa_r>:
 800f018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f01c:	69c7      	ldr	r7, [r0, #28]
 800f01e:	b097      	sub	sp, #92	@ 0x5c
 800f020:	ed8d 0b04 	vstr	d0, [sp, #16]
 800f024:	ec55 4b10 	vmov	r4, r5, d0
 800f028:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800f02a:	9107      	str	r1, [sp, #28]
 800f02c:	4681      	mov	r9, r0
 800f02e:	920c      	str	r2, [sp, #48]	@ 0x30
 800f030:	9311      	str	r3, [sp, #68]	@ 0x44
 800f032:	b97f      	cbnz	r7, 800f054 <_dtoa_r+0x3c>
 800f034:	2010      	movs	r0, #16
 800f036:	f7fe fc57 	bl	800d8e8 <malloc>
 800f03a:	4602      	mov	r2, r0
 800f03c:	f8c9 001c 	str.w	r0, [r9, #28]
 800f040:	b920      	cbnz	r0, 800f04c <_dtoa_r+0x34>
 800f042:	4ba9      	ldr	r3, [pc, #676]	@ (800f2e8 <_dtoa_r+0x2d0>)
 800f044:	21ef      	movs	r1, #239	@ 0xef
 800f046:	48a9      	ldr	r0, [pc, #676]	@ (800f2ec <_dtoa_r+0x2d4>)
 800f048:	f7ff ff3e 	bl	800eec8 <__assert_func>
 800f04c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800f050:	6007      	str	r7, [r0, #0]
 800f052:	60c7      	str	r7, [r0, #12]
 800f054:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f058:	6819      	ldr	r1, [r3, #0]
 800f05a:	b159      	cbz	r1, 800f074 <_dtoa_r+0x5c>
 800f05c:	685a      	ldr	r2, [r3, #4]
 800f05e:	604a      	str	r2, [r1, #4]
 800f060:	2301      	movs	r3, #1
 800f062:	4093      	lsls	r3, r2
 800f064:	608b      	str	r3, [r1, #8]
 800f066:	4648      	mov	r0, r9
 800f068:	f000 fe30 	bl	800fccc <_Bfree>
 800f06c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f070:	2200      	movs	r2, #0
 800f072:	601a      	str	r2, [r3, #0]
 800f074:	1e2b      	subs	r3, r5, #0
 800f076:	bfb9      	ittee	lt
 800f078:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800f07c:	9305      	strlt	r3, [sp, #20]
 800f07e:	2300      	movge	r3, #0
 800f080:	6033      	strge	r3, [r6, #0]
 800f082:	9f05      	ldr	r7, [sp, #20]
 800f084:	4b9a      	ldr	r3, [pc, #616]	@ (800f2f0 <_dtoa_r+0x2d8>)
 800f086:	bfbc      	itt	lt
 800f088:	2201      	movlt	r2, #1
 800f08a:	6032      	strlt	r2, [r6, #0]
 800f08c:	43bb      	bics	r3, r7
 800f08e:	d112      	bne.n	800f0b6 <_dtoa_r+0x9e>
 800f090:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f092:	f242 730f 	movw	r3, #9999	@ 0x270f
 800f096:	6013      	str	r3, [r2, #0]
 800f098:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800f09c:	4323      	orrs	r3, r4
 800f09e:	f000 855a 	beq.w	800fb56 <_dtoa_r+0xb3e>
 800f0a2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f0a4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f304 <_dtoa_r+0x2ec>
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	f000 855c 	beq.w	800fb66 <_dtoa_r+0xb4e>
 800f0ae:	f10a 0303 	add.w	r3, sl, #3
 800f0b2:	f000 bd56 	b.w	800fb62 <_dtoa_r+0xb4a>
 800f0b6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f0ba:	2200      	movs	r2, #0
 800f0bc:	ec51 0b17 	vmov	r0, r1, d7
 800f0c0:	2300      	movs	r3, #0
 800f0c2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800f0c6:	f7f1 fd27 	bl	8000b18 <__aeabi_dcmpeq>
 800f0ca:	4680      	mov	r8, r0
 800f0cc:	b158      	cbz	r0, 800f0e6 <_dtoa_r+0xce>
 800f0ce:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800f0d0:	2301      	movs	r3, #1
 800f0d2:	6013      	str	r3, [r2, #0]
 800f0d4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f0d6:	b113      	cbz	r3, 800f0de <_dtoa_r+0xc6>
 800f0d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f0da:	4b86      	ldr	r3, [pc, #536]	@ (800f2f4 <_dtoa_r+0x2dc>)
 800f0dc:	6013      	str	r3, [r2, #0]
 800f0de:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f308 <_dtoa_r+0x2f0>
 800f0e2:	f000 bd40 	b.w	800fb66 <_dtoa_r+0xb4e>
 800f0e6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800f0ea:	aa14      	add	r2, sp, #80	@ 0x50
 800f0ec:	a915      	add	r1, sp, #84	@ 0x54
 800f0ee:	4648      	mov	r0, r9
 800f0f0:	f001 f988 	bl	8010404 <__d2b>
 800f0f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800f0f8:	9002      	str	r0, [sp, #8]
 800f0fa:	2e00      	cmp	r6, #0
 800f0fc:	d078      	beq.n	800f1f0 <_dtoa_r+0x1d8>
 800f0fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f100:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800f104:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f108:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f10c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800f110:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800f114:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800f118:	4619      	mov	r1, r3
 800f11a:	2200      	movs	r2, #0
 800f11c:	4b76      	ldr	r3, [pc, #472]	@ (800f2f8 <_dtoa_r+0x2e0>)
 800f11e:	f7f1 f8db 	bl	80002d8 <__aeabi_dsub>
 800f122:	a36b      	add	r3, pc, #428	@ (adr r3, 800f2d0 <_dtoa_r+0x2b8>)
 800f124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f128:	f7f1 fa8e 	bl	8000648 <__aeabi_dmul>
 800f12c:	a36a      	add	r3, pc, #424	@ (adr r3, 800f2d8 <_dtoa_r+0x2c0>)
 800f12e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f132:	f7f1 f8d3 	bl	80002dc <__adddf3>
 800f136:	4604      	mov	r4, r0
 800f138:	4630      	mov	r0, r6
 800f13a:	460d      	mov	r5, r1
 800f13c:	f7f1 fa1a 	bl	8000574 <__aeabi_i2d>
 800f140:	a367      	add	r3, pc, #412	@ (adr r3, 800f2e0 <_dtoa_r+0x2c8>)
 800f142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f146:	f7f1 fa7f 	bl	8000648 <__aeabi_dmul>
 800f14a:	4602      	mov	r2, r0
 800f14c:	460b      	mov	r3, r1
 800f14e:	4620      	mov	r0, r4
 800f150:	4629      	mov	r1, r5
 800f152:	f7f1 f8c3 	bl	80002dc <__adddf3>
 800f156:	4604      	mov	r4, r0
 800f158:	460d      	mov	r5, r1
 800f15a:	f7f1 fd25 	bl	8000ba8 <__aeabi_d2iz>
 800f15e:	2200      	movs	r2, #0
 800f160:	4607      	mov	r7, r0
 800f162:	2300      	movs	r3, #0
 800f164:	4620      	mov	r0, r4
 800f166:	4629      	mov	r1, r5
 800f168:	f7f1 fce0 	bl	8000b2c <__aeabi_dcmplt>
 800f16c:	b140      	cbz	r0, 800f180 <_dtoa_r+0x168>
 800f16e:	4638      	mov	r0, r7
 800f170:	f7f1 fa00 	bl	8000574 <__aeabi_i2d>
 800f174:	4622      	mov	r2, r4
 800f176:	462b      	mov	r3, r5
 800f178:	f7f1 fcce 	bl	8000b18 <__aeabi_dcmpeq>
 800f17c:	b900      	cbnz	r0, 800f180 <_dtoa_r+0x168>
 800f17e:	3f01      	subs	r7, #1
 800f180:	2f16      	cmp	r7, #22
 800f182:	d852      	bhi.n	800f22a <_dtoa_r+0x212>
 800f184:	4b5d      	ldr	r3, [pc, #372]	@ (800f2fc <_dtoa_r+0x2e4>)
 800f186:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f192:	f7f1 fccb 	bl	8000b2c <__aeabi_dcmplt>
 800f196:	2800      	cmp	r0, #0
 800f198:	d049      	beq.n	800f22e <_dtoa_r+0x216>
 800f19a:	3f01      	subs	r7, #1
 800f19c:	2300      	movs	r3, #0
 800f19e:	9310      	str	r3, [sp, #64]	@ 0x40
 800f1a0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f1a2:	1b9b      	subs	r3, r3, r6
 800f1a4:	1e5a      	subs	r2, r3, #1
 800f1a6:	bf45      	ittet	mi
 800f1a8:	f1c3 0301 	rsbmi	r3, r3, #1
 800f1ac:	9300      	strmi	r3, [sp, #0]
 800f1ae:	2300      	movpl	r3, #0
 800f1b0:	2300      	movmi	r3, #0
 800f1b2:	9206      	str	r2, [sp, #24]
 800f1b4:	bf54      	ite	pl
 800f1b6:	9300      	strpl	r3, [sp, #0]
 800f1b8:	9306      	strmi	r3, [sp, #24]
 800f1ba:	2f00      	cmp	r7, #0
 800f1bc:	db39      	blt.n	800f232 <_dtoa_r+0x21a>
 800f1be:	9b06      	ldr	r3, [sp, #24]
 800f1c0:	970d      	str	r7, [sp, #52]	@ 0x34
 800f1c2:	443b      	add	r3, r7
 800f1c4:	9306      	str	r3, [sp, #24]
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	9308      	str	r3, [sp, #32]
 800f1ca:	9b07      	ldr	r3, [sp, #28]
 800f1cc:	2b09      	cmp	r3, #9
 800f1ce:	d863      	bhi.n	800f298 <_dtoa_r+0x280>
 800f1d0:	2b05      	cmp	r3, #5
 800f1d2:	bfc4      	itt	gt
 800f1d4:	3b04      	subgt	r3, #4
 800f1d6:	9307      	strgt	r3, [sp, #28]
 800f1d8:	9b07      	ldr	r3, [sp, #28]
 800f1da:	f1a3 0302 	sub.w	r3, r3, #2
 800f1de:	bfcc      	ite	gt
 800f1e0:	2400      	movgt	r4, #0
 800f1e2:	2401      	movle	r4, #1
 800f1e4:	2b03      	cmp	r3, #3
 800f1e6:	d863      	bhi.n	800f2b0 <_dtoa_r+0x298>
 800f1e8:	e8df f003 	tbb	[pc, r3]
 800f1ec:	2b375452 	.word	0x2b375452
 800f1f0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800f1f4:	441e      	add	r6, r3
 800f1f6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800f1fa:	2b20      	cmp	r3, #32
 800f1fc:	bfc1      	itttt	gt
 800f1fe:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800f202:	409f      	lslgt	r7, r3
 800f204:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800f208:	fa24 f303 	lsrgt.w	r3, r4, r3
 800f20c:	bfd6      	itet	le
 800f20e:	f1c3 0320 	rsble	r3, r3, #32
 800f212:	ea47 0003 	orrgt.w	r0, r7, r3
 800f216:	fa04 f003 	lslle.w	r0, r4, r3
 800f21a:	f7f1 f99b 	bl	8000554 <__aeabi_ui2d>
 800f21e:	2201      	movs	r2, #1
 800f220:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800f224:	3e01      	subs	r6, #1
 800f226:	9212      	str	r2, [sp, #72]	@ 0x48
 800f228:	e776      	b.n	800f118 <_dtoa_r+0x100>
 800f22a:	2301      	movs	r3, #1
 800f22c:	e7b7      	b.n	800f19e <_dtoa_r+0x186>
 800f22e:	9010      	str	r0, [sp, #64]	@ 0x40
 800f230:	e7b6      	b.n	800f1a0 <_dtoa_r+0x188>
 800f232:	9b00      	ldr	r3, [sp, #0]
 800f234:	1bdb      	subs	r3, r3, r7
 800f236:	9300      	str	r3, [sp, #0]
 800f238:	427b      	negs	r3, r7
 800f23a:	9308      	str	r3, [sp, #32]
 800f23c:	2300      	movs	r3, #0
 800f23e:	930d      	str	r3, [sp, #52]	@ 0x34
 800f240:	e7c3      	b.n	800f1ca <_dtoa_r+0x1b2>
 800f242:	2301      	movs	r3, #1
 800f244:	9309      	str	r3, [sp, #36]	@ 0x24
 800f246:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f248:	eb07 0b03 	add.w	fp, r7, r3
 800f24c:	f10b 0301 	add.w	r3, fp, #1
 800f250:	2b01      	cmp	r3, #1
 800f252:	9303      	str	r3, [sp, #12]
 800f254:	bfb8      	it	lt
 800f256:	2301      	movlt	r3, #1
 800f258:	e006      	b.n	800f268 <_dtoa_r+0x250>
 800f25a:	2301      	movs	r3, #1
 800f25c:	9309      	str	r3, [sp, #36]	@ 0x24
 800f25e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f260:	2b00      	cmp	r3, #0
 800f262:	dd28      	ble.n	800f2b6 <_dtoa_r+0x29e>
 800f264:	469b      	mov	fp, r3
 800f266:	9303      	str	r3, [sp, #12]
 800f268:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800f26c:	2100      	movs	r1, #0
 800f26e:	2204      	movs	r2, #4
 800f270:	f102 0514 	add.w	r5, r2, #20
 800f274:	429d      	cmp	r5, r3
 800f276:	d926      	bls.n	800f2c6 <_dtoa_r+0x2ae>
 800f278:	6041      	str	r1, [r0, #4]
 800f27a:	4648      	mov	r0, r9
 800f27c:	f000 fce6 	bl	800fc4c <_Balloc>
 800f280:	4682      	mov	sl, r0
 800f282:	2800      	cmp	r0, #0
 800f284:	d142      	bne.n	800f30c <_dtoa_r+0x2f4>
 800f286:	4b1e      	ldr	r3, [pc, #120]	@ (800f300 <_dtoa_r+0x2e8>)
 800f288:	4602      	mov	r2, r0
 800f28a:	f240 11af 	movw	r1, #431	@ 0x1af
 800f28e:	e6da      	b.n	800f046 <_dtoa_r+0x2e>
 800f290:	2300      	movs	r3, #0
 800f292:	e7e3      	b.n	800f25c <_dtoa_r+0x244>
 800f294:	2300      	movs	r3, #0
 800f296:	e7d5      	b.n	800f244 <_dtoa_r+0x22c>
 800f298:	2401      	movs	r4, #1
 800f29a:	2300      	movs	r3, #0
 800f29c:	9307      	str	r3, [sp, #28]
 800f29e:	9409      	str	r4, [sp, #36]	@ 0x24
 800f2a0:	f04f 3bff 	mov.w	fp, #4294967295
 800f2a4:	2200      	movs	r2, #0
 800f2a6:	f8cd b00c 	str.w	fp, [sp, #12]
 800f2aa:	2312      	movs	r3, #18
 800f2ac:	920c      	str	r2, [sp, #48]	@ 0x30
 800f2ae:	e7db      	b.n	800f268 <_dtoa_r+0x250>
 800f2b0:	2301      	movs	r3, #1
 800f2b2:	9309      	str	r3, [sp, #36]	@ 0x24
 800f2b4:	e7f4      	b.n	800f2a0 <_dtoa_r+0x288>
 800f2b6:	f04f 0b01 	mov.w	fp, #1
 800f2ba:	f8cd b00c 	str.w	fp, [sp, #12]
 800f2be:	465b      	mov	r3, fp
 800f2c0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f2c4:	e7d0      	b.n	800f268 <_dtoa_r+0x250>
 800f2c6:	3101      	adds	r1, #1
 800f2c8:	0052      	lsls	r2, r2, #1
 800f2ca:	e7d1      	b.n	800f270 <_dtoa_r+0x258>
 800f2cc:	f3af 8000 	nop.w
 800f2d0:	636f4361 	.word	0x636f4361
 800f2d4:	3fd287a7 	.word	0x3fd287a7
 800f2d8:	8b60c8b3 	.word	0x8b60c8b3
 800f2dc:	3fc68a28 	.word	0x3fc68a28
 800f2e0:	509f79fb 	.word	0x509f79fb
 800f2e4:	3fd34413 	.word	0x3fd34413
 800f2e8:	08013b4d 	.word	0x08013b4d
 800f2ec:	08013b64 	.word	0x08013b64
 800f2f0:	7ff00000 	.word	0x7ff00000
 800f2f4:	08013c50 	.word	0x08013c50
 800f2f8:	3ff80000 	.word	0x3ff80000
 800f2fc:	08013cf0 	.word	0x08013cf0
 800f300:	08013bbc 	.word	0x08013bbc
 800f304:	08013b49 	.word	0x08013b49
 800f308:	08013c4f 	.word	0x08013c4f
 800f30c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f310:	6018      	str	r0, [r3, #0]
 800f312:	9b03      	ldr	r3, [sp, #12]
 800f314:	2b0e      	cmp	r3, #14
 800f316:	f200 80a1 	bhi.w	800f45c <_dtoa_r+0x444>
 800f31a:	2c00      	cmp	r4, #0
 800f31c:	f000 809e 	beq.w	800f45c <_dtoa_r+0x444>
 800f320:	2f00      	cmp	r7, #0
 800f322:	dd33      	ble.n	800f38c <_dtoa_r+0x374>
 800f324:	4b9c      	ldr	r3, [pc, #624]	@ (800f598 <_dtoa_r+0x580>)
 800f326:	f007 020f 	and.w	r2, r7, #15
 800f32a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f32e:	ed93 7b00 	vldr	d7, [r3]
 800f332:	05f8      	lsls	r0, r7, #23
 800f334:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f338:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f33c:	d516      	bpl.n	800f36c <_dtoa_r+0x354>
 800f33e:	4b97      	ldr	r3, [pc, #604]	@ (800f59c <_dtoa_r+0x584>)
 800f340:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f344:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f348:	f7f1 faa8 	bl	800089c <__aeabi_ddiv>
 800f34c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f350:	f004 040f 	and.w	r4, r4, #15
 800f354:	2603      	movs	r6, #3
 800f356:	4d91      	ldr	r5, [pc, #580]	@ (800f59c <_dtoa_r+0x584>)
 800f358:	b954      	cbnz	r4, 800f370 <_dtoa_r+0x358>
 800f35a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f35e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f362:	f7f1 fa9b 	bl	800089c <__aeabi_ddiv>
 800f366:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f36a:	e028      	b.n	800f3be <_dtoa_r+0x3a6>
 800f36c:	2602      	movs	r6, #2
 800f36e:	e7f2      	b.n	800f356 <_dtoa_r+0x33e>
 800f370:	07e1      	lsls	r1, r4, #31
 800f372:	d508      	bpl.n	800f386 <_dtoa_r+0x36e>
 800f374:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f378:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f37c:	f7f1 f964 	bl	8000648 <__aeabi_dmul>
 800f380:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f384:	3601      	adds	r6, #1
 800f386:	1064      	asrs	r4, r4, #1
 800f388:	3508      	adds	r5, #8
 800f38a:	e7e5      	b.n	800f358 <_dtoa_r+0x340>
 800f38c:	f000 80af 	beq.w	800f4ee <_dtoa_r+0x4d6>
 800f390:	427c      	negs	r4, r7
 800f392:	4b81      	ldr	r3, [pc, #516]	@ (800f598 <_dtoa_r+0x580>)
 800f394:	4d81      	ldr	r5, [pc, #516]	@ (800f59c <_dtoa_r+0x584>)
 800f396:	f004 020f 	and.w	r2, r4, #15
 800f39a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f3a6:	f7f1 f94f 	bl	8000648 <__aeabi_dmul>
 800f3aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f3ae:	1124      	asrs	r4, r4, #4
 800f3b0:	2300      	movs	r3, #0
 800f3b2:	2602      	movs	r6, #2
 800f3b4:	2c00      	cmp	r4, #0
 800f3b6:	f040 808f 	bne.w	800f4d8 <_dtoa_r+0x4c0>
 800f3ba:	2b00      	cmp	r3, #0
 800f3bc:	d1d3      	bne.n	800f366 <_dtoa_r+0x34e>
 800f3be:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f3c0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	f000 8094 	beq.w	800f4f2 <_dtoa_r+0x4da>
 800f3ca:	4b75      	ldr	r3, [pc, #468]	@ (800f5a0 <_dtoa_r+0x588>)
 800f3cc:	2200      	movs	r2, #0
 800f3ce:	4620      	mov	r0, r4
 800f3d0:	4629      	mov	r1, r5
 800f3d2:	f7f1 fbab 	bl	8000b2c <__aeabi_dcmplt>
 800f3d6:	2800      	cmp	r0, #0
 800f3d8:	f000 808b 	beq.w	800f4f2 <_dtoa_r+0x4da>
 800f3dc:	9b03      	ldr	r3, [sp, #12]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	f000 8087 	beq.w	800f4f2 <_dtoa_r+0x4da>
 800f3e4:	f1bb 0f00 	cmp.w	fp, #0
 800f3e8:	dd34      	ble.n	800f454 <_dtoa_r+0x43c>
 800f3ea:	4620      	mov	r0, r4
 800f3ec:	4b6d      	ldr	r3, [pc, #436]	@ (800f5a4 <_dtoa_r+0x58c>)
 800f3ee:	2200      	movs	r2, #0
 800f3f0:	4629      	mov	r1, r5
 800f3f2:	f7f1 f929 	bl	8000648 <__aeabi_dmul>
 800f3f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f3fa:	f107 38ff 	add.w	r8, r7, #4294967295
 800f3fe:	3601      	adds	r6, #1
 800f400:	465c      	mov	r4, fp
 800f402:	4630      	mov	r0, r6
 800f404:	f7f1 f8b6 	bl	8000574 <__aeabi_i2d>
 800f408:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f40c:	f7f1 f91c 	bl	8000648 <__aeabi_dmul>
 800f410:	4b65      	ldr	r3, [pc, #404]	@ (800f5a8 <_dtoa_r+0x590>)
 800f412:	2200      	movs	r2, #0
 800f414:	f7f0 ff62 	bl	80002dc <__adddf3>
 800f418:	4605      	mov	r5, r0
 800f41a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f41e:	2c00      	cmp	r4, #0
 800f420:	d16a      	bne.n	800f4f8 <_dtoa_r+0x4e0>
 800f422:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f426:	4b61      	ldr	r3, [pc, #388]	@ (800f5ac <_dtoa_r+0x594>)
 800f428:	2200      	movs	r2, #0
 800f42a:	f7f0 ff55 	bl	80002d8 <__aeabi_dsub>
 800f42e:	4602      	mov	r2, r0
 800f430:	460b      	mov	r3, r1
 800f432:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f436:	462a      	mov	r2, r5
 800f438:	4633      	mov	r3, r6
 800f43a:	f7f1 fb95 	bl	8000b68 <__aeabi_dcmpgt>
 800f43e:	2800      	cmp	r0, #0
 800f440:	f040 8298 	bne.w	800f974 <_dtoa_r+0x95c>
 800f444:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f448:	462a      	mov	r2, r5
 800f44a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f44e:	f7f1 fb6d 	bl	8000b2c <__aeabi_dcmplt>
 800f452:	bb38      	cbnz	r0, 800f4a4 <_dtoa_r+0x48c>
 800f454:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f458:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f45c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f45e:	2b00      	cmp	r3, #0
 800f460:	f2c0 8157 	blt.w	800f712 <_dtoa_r+0x6fa>
 800f464:	2f0e      	cmp	r7, #14
 800f466:	f300 8154 	bgt.w	800f712 <_dtoa_r+0x6fa>
 800f46a:	4b4b      	ldr	r3, [pc, #300]	@ (800f598 <_dtoa_r+0x580>)
 800f46c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f470:	ed93 7b00 	vldr	d7, [r3]
 800f474:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f476:	2b00      	cmp	r3, #0
 800f478:	ed8d 7b00 	vstr	d7, [sp]
 800f47c:	f280 80e5 	bge.w	800f64a <_dtoa_r+0x632>
 800f480:	9b03      	ldr	r3, [sp, #12]
 800f482:	2b00      	cmp	r3, #0
 800f484:	f300 80e1 	bgt.w	800f64a <_dtoa_r+0x632>
 800f488:	d10c      	bne.n	800f4a4 <_dtoa_r+0x48c>
 800f48a:	4b48      	ldr	r3, [pc, #288]	@ (800f5ac <_dtoa_r+0x594>)
 800f48c:	2200      	movs	r2, #0
 800f48e:	ec51 0b17 	vmov	r0, r1, d7
 800f492:	f7f1 f8d9 	bl	8000648 <__aeabi_dmul>
 800f496:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f49a:	f7f1 fb5b 	bl	8000b54 <__aeabi_dcmpge>
 800f49e:	2800      	cmp	r0, #0
 800f4a0:	f000 8266 	beq.w	800f970 <_dtoa_r+0x958>
 800f4a4:	2400      	movs	r4, #0
 800f4a6:	4625      	mov	r5, r4
 800f4a8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f4aa:	4656      	mov	r6, sl
 800f4ac:	ea6f 0803 	mvn.w	r8, r3
 800f4b0:	2700      	movs	r7, #0
 800f4b2:	4621      	mov	r1, r4
 800f4b4:	4648      	mov	r0, r9
 800f4b6:	f000 fc09 	bl	800fccc <_Bfree>
 800f4ba:	2d00      	cmp	r5, #0
 800f4bc:	f000 80bd 	beq.w	800f63a <_dtoa_r+0x622>
 800f4c0:	b12f      	cbz	r7, 800f4ce <_dtoa_r+0x4b6>
 800f4c2:	42af      	cmp	r7, r5
 800f4c4:	d003      	beq.n	800f4ce <_dtoa_r+0x4b6>
 800f4c6:	4639      	mov	r1, r7
 800f4c8:	4648      	mov	r0, r9
 800f4ca:	f000 fbff 	bl	800fccc <_Bfree>
 800f4ce:	4629      	mov	r1, r5
 800f4d0:	4648      	mov	r0, r9
 800f4d2:	f000 fbfb 	bl	800fccc <_Bfree>
 800f4d6:	e0b0      	b.n	800f63a <_dtoa_r+0x622>
 800f4d8:	07e2      	lsls	r2, r4, #31
 800f4da:	d505      	bpl.n	800f4e8 <_dtoa_r+0x4d0>
 800f4dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f4e0:	f7f1 f8b2 	bl	8000648 <__aeabi_dmul>
 800f4e4:	3601      	adds	r6, #1
 800f4e6:	2301      	movs	r3, #1
 800f4e8:	1064      	asrs	r4, r4, #1
 800f4ea:	3508      	adds	r5, #8
 800f4ec:	e762      	b.n	800f3b4 <_dtoa_r+0x39c>
 800f4ee:	2602      	movs	r6, #2
 800f4f0:	e765      	b.n	800f3be <_dtoa_r+0x3a6>
 800f4f2:	9c03      	ldr	r4, [sp, #12]
 800f4f4:	46b8      	mov	r8, r7
 800f4f6:	e784      	b.n	800f402 <_dtoa_r+0x3ea>
 800f4f8:	4b27      	ldr	r3, [pc, #156]	@ (800f598 <_dtoa_r+0x580>)
 800f4fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f4fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f500:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f504:	4454      	add	r4, sl
 800f506:	2900      	cmp	r1, #0
 800f508:	d054      	beq.n	800f5b4 <_dtoa_r+0x59c>
 800f50a:	4929      	ldr	r1, [pc, #164]	@ (800f5b0 <_dtoa_r+0x598>)
 800f50c:	2000      	movs	r0, #0
 800f50e:	f7f1 f9c5 	bl	800089c <__aeabi_ddiv>
 800f512:	4633      	mov	r3, r6
 800f514:	462a      	mov	r2, r5
 800f516:	f7f0 fedf 	bl	80002d8 <__aeabi_dsub>
 800f51a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f51e:	4656      	mov	r6, sl
 800f520:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f524:	f7f1 fb40 	bl	8000ba8 <__aeabi_d2iz>
 800f528:	4605      	mov	r5, r0
 800f52a:	f7f1 f823 	bl	8000574 <__aeabi_i2d>
 800f52e:	4602      	mov	r2, r0
 800f530:	460b      	mov	r3, r1
 800f532:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f536:	f7f0 fecf 	bl	80002d8 <__aeabi_dsub>
 800f53a:	3530      	adds	r5, #48	@ 0x30
 800f53c:	4602      	mov	r2, r0
 800f53e:	460b      	mov	r3, r1
 800f540:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f544:	f806 5b01 	strb.w	r5, [r6], #1
 800f548:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f54c:	f7f1 faee 	bl	8000b2c <__aeabi_dcmplt>
 800f550:	2800      	cmp	r0, #0
 800f552:	d172      	bne.n	800f63a <_dtoa_r+0x622>
 800f554:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f558:	4911      	ldr	r1, [pc, #68]	@ (800f5a0 <_dtoa_r+0x588>)
 800f55a:	2000      	movs	r0, #0
 800f55c:	f7f0 febc 	bl	80002d8 <__aeabi_dsub>
 800f560:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f564:	f7f1 fae2 	bl	8000b2c <__aeabi_dcmplt>
 800f568:	2800      	cmp	r0, #0
 800f56a:	f040 80b4 	bne.w	800f6d6 <_dtoa_r+0x6be>
 800f56e:	42a6      	cmp	r6, r4
 800f570:	f43f af70 	beq.w	800f454 <_dtoa_r+0x43c>
 800f574:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f578:	4b0a      	ldr	r3, [pc, #40]	@ (800f5a4 <_dtoa_r+0x58c>)
 800f57a:	2200      	movs	r2, #0
 800f57c:	f7f1 f864 	bl	8000648 <__aeabi_dmul>
 800f580:	4b08      	ldr	r3, [pc, #32]	@ (800f5a4 <_dtoa_r+0x58c>)
 800f582:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f586:	2200      	movs	r2, #0
 800f588:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f58c:	f7f1 f85c 	bl	8000648 <__aeabi_dmul>
 800f590:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f594:	e7c4      	b.n	800f520 <_dtoa_r+0x508>
 800f596:	bf00      	nop
 800f598:	08013cf0 	.word	0x08013cf0
 800f59c:	08013cc8 	.word	0x08013cc8
 800f5a0:	3ff00000 	.word	0x3ff00000
 800f5a4:	40240000 	.word	0x40240000
 800f5a8:	401c0000 	.word	0x401c0000
 800f5ac:	40140000 	.word	0x40140000
 800f5b0:	3fe00000 	.word	0x3fe00000
 800f5b4:	4631      	mov	r1, r6
 800f5b6:	4628      	mov	r0, r5
 800f5b8:	f7f1 f846 	bl	8000648 <__aeabi_dmul>
 800f5bc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f5c0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f5c2:	4656      	mov	r6, sl
 800f5c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f5c8:	f7f1 faee 	bl	8000ba8 <__aeabi_d2iz>
 800f5cc:	4605      	mov	r5, r0
 800f5ce:	f7f0 ffd1 	bl	8000574 <__aeabi_i2d>
 800f5d2:	4602      	mov	r2, r0
 800f5d4:	460b      	mov	r3, r1
 800f5d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f5da:	f7f0 fe7d 	bl	80002d8 <__aeabi_dsub>
 800f5de:	3530      	adds	r5, #48	@ 0x30
 800f5e0:	f806 5b01 	strb.w	r5, [r6], #1
 800f5e4:	4602      	mov	r2, r0
 800f5e6:	460b      	mov	r3, r1
 800f5e8:	42a6      	cmp	r6, r4
 800f5ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f5ee:	f04f 0200 	mov.w	r2, #0
 800f5f2:	d124      	bne.n	800f63e <_dtoa_r+0x626>
 800f5f4:	4baf      	ldr	r3, [pc, #700]	@ (800f8b4 <_dtoa_r+0x89c>)
 800f5f6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f5fa:	f7f0 fe6f 	bl	80002dc <__adddf3>
 800f5fe:	4602      	mov	r2, r0
 800f600:	460b      	mov	r3, r1
 800f602:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f606:	f7f1 faaf 	bl	8000b68 <__aeabi_dcmpgt>
 800f60a:	2800      	cmp	r0, #0
 800f60c:	d163      	bne.n	800f6d6 <_dtoa_r+0x6be>
 800f60e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f612:	49a8      	ldr	r1, [pc, #672]	@ (800f8b4 <_dtoa_r+0x89c>)
 800f614:	2000      	movs	r0, #0
 800f616:	f7f0 fe5f 	bl	80002d8 <__aeabi_dsub>
 800f61a:	4602      	mov	r2, r0
 800f61c:	460b      	mov	r3, r1
 800f61e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f622:	f7f1 fa83 	bl	8000b2c <__aeabi_dcmplt>
 800f626:	2800      	cmp	r0, #0
 800f628:	f43f af14 	beq.w	800f454 <_dtoa_r+0x43c>
 800f62c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f62e:	1e73      	subs	r3, r6, #1
 800f630:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f632:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f636:	2b30      	cmp	r3, #48	@ 0x30
 800f638:	d0f8      	beq.n	800f62c <_dtoa_r+0x614>
 800f63a:	4647      	mov	r7, r8
 800f63c:	e03b      	b.n	800f6b6 <_dtoa_r+0x69e>
 800f63e:	4b9e      	ldr	r3, [pc, #632]	@ (800f8b8 <_dtoa_r+0x8a0>)
 800f640:	f7f1 f802 	bl	8000648 <__aeabi_dmul>
 800f644:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f648:	e7bc      	b.n	800f5c4 <_dtoa_r+0x5ac>
 800f64a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f64e:	4656      	mov	r6, sl
 800f650:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f654:	4620      	mov	r0, r4
 800f656:	4629      	mov	r1, r5
 800f658:	f7f1 f920 	bl	800089c <__aeabi_ddiv>
 800f65c:	f7f1 faa4 	bl	8000ba8 <__aeabi_d2iz>
 800f660:	4680      	mov	r8, r0
 800f662:	f7f0 ff87 	bl	8000574 <__aeabi_i2d>
 800f666:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f66a:	f7f0 ffed 	bl	8000648 <__aeabi_dmul>
 800f66e:	4602      	mov	r2, r0
 800f670:	460b      	mov	r3, r1
 800f672:	4620      	mov	r0, r4
 800f674:	4629      	mov	r1, r5
 800f676:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f67a:	f7f0 fe2d 	bl	80002d8 <__aeabi_dsub>
 800f67e:	f806 4b01 	strb.w	r4, [r6], #1
 800f682:	9d03      	ldr	r5, [sp, #12]
 800f684:	eba6 040a 	sub.w	r4, r6, sl
 800f688:	42a5      	cmp	r5, r4
 800f68a:	4602      	mov	r2, r0
 800f68c:	460b      	mov	r3, r1
 800f68e:	d133      	bne.n	800f6f8 <_dtoa_r+0x6e0>
 800f690:	f7f0 fe24 	bl	80002dc <__adddf3>
 800f694:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f698:	4604      	mov	r4, r0
 800f69a:	460d      	mov	r5, r1
 800f69c:	f7f1 fa64 	bl	8000b68 <__aeabi_dcmpgt>
 800f6a0:	b9c0      	cbnz	r0, 800f6d4 <_dtoa_r+0x6bc>
 800f6a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f6a6:	4620      	mov	r0, r4
 800f6a8:	4629      	mov	r1, r5
 800f6aa:	f7f1 fa35 	bl	8000b18 <__aeabi_dcmpeq>
 800f6ae:	b110      	cbz	r0, 800f6b6 <_dtoa_r+0x69e>
 800f6b0:	f018 0f01 	tst.w	r8, #1
 800f6b4:	d10e      	bne.n	800f6d4 <_dtoa_r+0x6bc>
 800f6b6:	9902      	ldr	r1, [sp, #8]
 800f6b8:	4648      	mov	r0, r9
 800f6ba:	f000 fb07 	bl	800fccc <_Bfree>
 800f6be:	2300      	movs	r3, #0
 800f6c0:	7033      	strb	r3, [r6, #0]
 800f6c2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f6c4:	3701      	adds	r7, #1
 800f6c6:	601f      	str	r7, [r3, #0]
 800f6c8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	f000 824b 	beq.w	800fb66 <_dtoa_r+0xb4e>
 800f6d0:	601e      	str	r6, [r3, #0]
 800f6d2:	e248      	b.n	800fb66 <_dtoa_r+0xb4e>
 800f6d4:	46b8      	mov	r8, r7
 800f6d6:	4633      	mov	r3, r6
 800f6d8:	461e      	mov	r6, r3
 800f6da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f6de:	2a39      	cmp	r2, #57	@ 0x39
 800f6e0:	d106      	bne.n	800f6f0 <_dtoa_r+0x6d8>
 800f6e2:	459a      	cmp	sl, r3
 800f6e4:	d1f8      	bne.n	800f6d8 <_dtoa_r+0x6c0>
 800f6e6:	2230      	movs	r2, #48	@ 0x30
 800f6e8:	f108 0801 	add.w	r8, r8, #1
 800f6ec:	f88a 2000 	strb.w	r2, [sl]
 800f6f0:	781a      	ldrb	r2, [r3, #0]
 800f6f2:	3201      	adds	r2, #1
 800f6f4:	701a      	strb	r2, [r3, #0]
 800f6f6:	e7a0      	b.n	800f63a <_dtoa_r+0x622>
 800f6f8:	4b6f      	ldr	r3, [pc, #444]	@ (800f8b8 <_dtoa_r+0x8a0>)
 800f6fa:	2200      	movs	r2, #0
 800f6fc:	f7f0 ffa4 	bl	8000648 <__aeabi_dmul>
 800f700:	2200      	movs	r2, #0
 800f702:	2300      	movs	r3, #0
 800f704:	4604      	mov	r4, r0
 800f706:	460d      	mov	r5, r1
 800f708:	f7f1 fa06 	bl	8000b18 <__aeabi_dcmpeq>
 800f70c:	2800      	cmp	r0, #0
 800f70e:	d09f      	beq.n	800f650 <_dtoa_r+0x638>
 800f710:	e7d1      	b.n	800f6b6 <_dtoa_r+0x69e>
 800f712:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f714:	2a00      	cmp	r2, #0
 800f716:	f000 80ea 	beq.w	800f8ee <_dtoa_r+0x8d6>
 800f71a:	9a07      	ldr	r2, [sp, #28]
 800f71c:	2a01      	cmp	r2, #1
 800f71e:	f300 80cd 	bgt.w	800f8bc <_dtoa_r+0x8a4>
 800f722:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f724:	2a00      	cmp	r2, #0
 800f726:	f000 80c1 	beq.w	800f8ac <_dtoa_r+0x894>
 800f72a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f72e:	9c08      	ldr	r4, [sp, #32]
 800f730:	9e00      	ldr	r6, [sp, #0]
 800f732:	9a00      	ldr	r2, [sp, #0]
 800f734:	441a      	add	r2, r3
 800f736:	9200      	str	r2, [sp, #0]
 800f738:	9a06      	ldr	r2, [sp, #24]
 800f73a:	2101      	movs	r1, #1
 800f73c:	441a      	add	r2, r3
 800f73e:	4648      	mov	r0, r9
 800f740:	9206      	str	r2, [sp, #24]
 800f742:	f000 fbc1 	bl	800fec8 <__i2b>
 800f746:	4605      	mov	r5, r0
 800f748:	b166      	cbz	r6, 800f764 <_dtoa_r+0x74c>
 800f74a:	9b06      	ldr	r3, [sp, #24]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	dd09      	ble.n	800f764 <_dtoa_r+0x74c>
 800f750:	42b3      	cmp	r3, r6
 800f752:	9a00      	ldr	r2, [sp, #0]
 800f754:	bfa8      	it	ge
 800f756:	4633      	movge	r3, r6
 800f758:	1ad2      	subs	r2, r2, r3
 800f75a:	9200      	str	r2, [sp, #0]
 800f75c:	9a06      	ldr	r2, [sp, #24]
 800f75e:	1af6      	subs	r6, r6, r3
 800f760:	1ad3      	subs	r3, r2, r3
 800f762:	9306      	str	r3, [sp, #24]
 800f764:	9b08      	ldr	r3, [sp, #32]
 800f766:	b30b      	cbz	r3, 800f7ac <_dtoa_r+0x794>
 800f768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	f000 80c6 	beq.w	800f8fc <_dtoa_r+0x8e4>
 800f770:	2c00      	cmp	r4, #0
 800f772:	f000 80c0 	beq.w	800f8f6 <_dtoa_r+0x8de>
 800f776:	4629      	mov	r1, r5
 800f778:	4622      	mov	r2, r4
 800f77a:	4648      	mov	r0, r9
 800f77c:	f000 fc5c 	bl	8010038 <__pow5mult>
 800f780:	9a02      	ldr	r2, [sp, #8]
 800f782:	4601      	mov	r1, r0
 800f784:	4605      	mov	r5, r0
 800f786:	4648      	mov	r0, r9
 800f788:	f000 fbb4 	bl	800fef4 <__multiply>
 800f78c:	9902      	ldr	r1, [sp, #8]
 800f78e:	4680      	mov	r8, r0
 800f790:	4648      	mov	r0, r9
 800f792:	f000 fa9b 	bl	800fccc <_Bfree>
 800f796:	9b08      	ldr	r3, [sp, #32]
 800f798:	1b1b      	subs	r3, r3, r4
 800f79a:	9308      	str	r3, [sp, #32]
 800f79c:	f000 80b1 	beq.w	800f902 <_dtoa_r+0x8ea>
 800f7a0:	9a08      	ldr	r2, [sp, #32]
 800f7a2:	4641      	mov	r1, r8
 800f7a4:	4648      	mov	r0, r9
 800f7a6:	f000 fc47 	bl	8010038 <__pow5mult>
 800f7aa:	9002      	str	r0, [sp, #8]
 800f7ac:	2101      	movs	r1, #1
 800f7ae:	4648      	mov	r0, r9
 800f7b0:	f000 fb8a 	bl	800fec8 <__i2b>
 800f7b4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f7b6:	4604      	mov	r4, r0
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	f000 81d8 	beq.w	800fb6e <_dtoa_r+0xb56>
 800f7be:	461a      	mov	r2, r3
 800f7c0:	4601      	mov	r1, r0
 800f7c2:	4648      	mov	r0, r9
 800f7c4:	f000 fc38 	bl	8010038 <__pow5mult>
 800f7c8:	9b07      	ldr	r3, [sp, #28]
 800f7ca:	2b01      	cmp	r3, #1
 800f7cc:	4604      	mov	r4, r0
 800f7ce:	f300 809f 	bgt.w	800f910 <_dtoa_r+0x8f8>
 800f7d2:	9b04      	ldr	r3, [sp, #16]
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	f040 8097 	bne.w	800f908 <_dtoa_r+0x8f0>
 800f7da:	9b05      	ldr	r3, [sp, #20]
 800f7dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	f040 8093 	bne.w	800f90c <_dtoa_r+0x8f4>
 800f7e6:	9b05      	ldr	r3, [sp, #20]
 800f7e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f7ec:	0d1b      	lsrs	r3, r3, #20
 800f7ee:	051b      	lsls	r3, r3, #20
 800f7f0:	b133      	cbz	r3, 800f800 <_dtoa_r+0x7e8>
 800f7f2:	9b00      	ldr	r3, [sp, #0]
 800f7f4:	3301      	adds	r3, #1
 800f7f6:	9300      	str	r3, [sp, #0]
 800f7f8:	9b06      	ldr	r3, [sp, #24]
 800f7fa:	3301      	adds	r3, #1
 800f7fc:	9306      	str	r3, [sp, #24]
 800f7fe:	2301      	movs	r3, #1
 800f800:	9308      	str	r3, [sp, #32]
 800f802:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f804:	2b00      	cmp	r3, #0
 800f806:	f000 81b8 	beq.w	800fb7a <_dtoa_r+0xb62>
 800f80a:	6923      	ldr	r3, [r4, #16]
 800f80c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f810:	6918      	ldr	r0, [r3, #16]
 800f812:	f000 fb0d 	bl	800fe30 <__hi0bits>
 800f816:	f1c0 0020 	rsb	r0, r0, #32
 800f81a:	9b06      	ldr	r3, [sp, #24]
 800f81c:	4418      	add	r0, r3
 800f81e:	f010 001f 	ands.w	r0, r0, #31
 800f822:	f000 8082 	beq.w	800f92a <_dtoa_r+0x912>
 800f826:	f1c0 0320 	rsb	r3, r0, #32
 800f82a:	2b04      	cmp	r3, #4
 800f82c:	dd73      	ble.n	800f916 <_dtoa_r+0x8fe>
 800f82e:	9b00      	ldr	r3, [sp, #0]
 800f830:	f1c0 001c 	rsb	r0, r0, #28
 800f834:	4403      	add	r3, r0
 800f836:	9300      	str	r3, [sp, #0]
 800f838:	9b06      	ldr	r3, [sp, #24]
 800f83a:	4403      	add	r3, r0
 800f83c:	4406      	add	r6, r0
 800f83e:	9306      	str	r3, [sp, #24]
 800f840:	9b00      	ldr	r3, [sp, #0]
 800f842:	2b00      	cmp	r3, #0
 800f844:	dd05      	ble.n	800f852 <_dtoa_r+0x83a>
 800f846:	9902      	ldr	r1, [sp, #8]
 800f848:	461a      	mov	r2, r3
 800f84a:	4648      	mov	r0, r9
 800f84c:	f000 fc4e 	bl	80100ec <__lshift>
 800f850:	9002      	str	r0, [sp, #8]
 800f852:	9b06      	ldr	r3, [sp, #24]
 800f854:	2b00      	cmp	r3, #0
 800f856:	dd05      	ble.n	800f864 <_dtoa_r+0x84c>
 800f858:	4621      	mov	r1, r4
 800f85a:	461a      	mov	r2, r3
 800f85c:	4648      	mov	r0, r9
 800f85e:	f000 fc45 	bl	80100ec <__lshift>
 800f862:	4604      	mov	r4, r0
 800f864:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f866:	2b00      	cmp	r3, #0
 800f868:	d061      	beq.n	800f92e <_dtoa_r+0x916>
 800f86a:	9802      	ldr	r0, [sp, #8]
 800f86c:	4621      	mov	r1, r4
 800f86e:	f000 fca9 	bl	80101c4 <__mcmp>
 800f872:	2800      	cmp	r0, #0
 800f874:	da5b      	bge.n	800f92e <_dtoa_r+0x916>
 800f876:	2300      	movs	r3, #0
 800f878:	9902      	ldr	r1, [sp, #8]
 800f87a:	220a      	movs	r2, #10
 800f87c:	4648      	mov	r0, r9
 800f87e:	f000 fa47 	bl	800fd10 <__multadd>
 800f882:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f884:	9002      	str	r0, [sp, #8]
 800f886:	f107 38ff 	add.w	r8, r7, #4294967295
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	f000 8177 	beq.w	800fb7e <_dtoa_r+0xb66>
 800f890:	4629      	mov	r1, r5
 800f892:	2300      	movs	r3, #0
 800f894:	220a      	movs	r2, #10
 800f896:	4648      	mov	r0, r9
 800f898:	f000 fa3a 	bl	800fd10 <__multadd>
 800f89c:	f1bb 0f00 	cmp.w	fp, #0
 800f8a0:	4605      	mov	r5, r0
 800f8a2:	dc6f      	bgt.n	800f984 <_dtoa_r+0x96c>
 800f8a4:	9b07      	ldr	r3, [sp, #28]
 800f8a6:	2b02      	cmp	r3, #2
 800f8a8:	dc49      	bgt.n	800f93e <_dtoa_r+0x926>
 800f8aa:	e06b      	b.n	800f984 <_dtoa_r+0x96c>
 800f8ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f8ae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f8b2:	e73c      	b.n	800f72e <_dtoa_r+0x716>
 800f8b4:	3fe00000 	.word	0x3fe00000
 800f8b8:	40240000 	.word	0x40240000
 800f8bc:	9b03      	ldr	r3, [sp, #12]
 800f8be:	1e5c      	subs	r4, r3, #1
 800f8c0:	9b08      	ldr	r3, [sp, #32]
 800f8c2:	42a3      	cmp	r3, r4
 800f8c4:	db09      	blt.n	800f8da <_dtoa_r+0x8c2>
 800f8c6:	1b1c      	subs	r4, r3, r4
 800f8c8:	9b03      	ldr	r3, [sp, #12]
 800f8ca:	2b00      	cmp	r3, #0
 800f8cc:	f6bf af30 	bge.w	800f730 <_dtoa_r+0x718>
 800f8d0:	9b00      	ldr	r3, [sp, #0]
 800f8d2:	9a03      	ldr	r2, [sp, #12]
 800f8d4:	1a9e      	subs	r6, r3, r2
 800f8d6:	2300      	movs	r3, #0
 800f8d8:	e72b      	b.n	800f732 <_dtoa_r+0x71a>
 800f8da:	9b08      	ldr	r3, [sp, #32]
 800f8dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f8de:	9408      	str	r4, [sp, #32]
 800f8e0:	1ae3      	subs	r3, r4, r3
 800f8e2:	441a      	add	r2, r3
 800f8e4:	9e00      	ldr	r6, [sp, #0]
 800f8e6:	9b03      	ldr	r3, [sp, #12]
 800f8e8:	920d      	str	r2, [sp, #52]	@ 0x34
 800f8ea:	2400      	movs	r4, #0
 800f8ec:	e721      	b.n	800f732 <_dtoa_r+0x71a>
 800f8ee:	9c08      	ldr	r4, [sp, #32]
 800f8f0:	9e00      	ldr	r6, [sp, #0]
 800f8f2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f8f4:	e728      	b.n	800f748 <_dtoa_r+0x730>
 800f8f6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f8fa:	e751      	b.n	800f7a0 <_dtoa_r+0x788>
 800f8fc:	9a08      	ldr	r2, [sp, #32]
 800f8fe:	9902      	ldr	r1, [sp, #8]
 800f900:	e750      	b.n	800f7a4 <_dtoa_r+0x78c>
 800f902:	f8cd 8008 	str.w	r8, [sp, #8]
 800f906:	e751      	b.n	800f7ac <_dtoa_r+0x794>
 800f908:	2300      	movs	r3, #0
 800f90a:	e779      	b.n	800f800 <_dtoa_r+0x7e8>
 800f90c:	9b04      	ldr	r3, [sp, #16]
 800f90e:	e777      	b.n	800f800 <_dtoa_r+0x7e8>
 800f910:	2300      	movs	r3, #0
 800f912:	9308      	str	r3, [sp, #32]
 800f914:	e779      	b.n	800f80a <_dtoa_r+0x7f2>
 800f916:	d093      	beq.n	800f840 <_dtoa_r+0x828>
 800f918:	9a00      	ldr	r2, [sp, #0]
 800f91a:	331c      	adds	r3, #28
 800f91c:	441a      	add	r2, r3
 800f91e:	9200      	str	r2, [sp, #0]
 800f920:	9a06      	ldr	r2, [sp, #24]
 800f922:	441a      	add	r2, r3
 800f924:	441e      	add	r6, r3
 800f926:	9206      	str	r2, [sp, #24]
 800f928:	e78a      	b.n	800f840 <_dtoa_r+0x828>
 800f92a:	4603      	mov	r3, r0
 800f92c:	e7f4      	b.n	800f918 <_dtoa_r+0x900>
 800f92e:	9b03      	ldr	r3, [sp, #12]
 800f930:	2b00      	cmp	r3, #0
 800f932:	46b8      	mov	r8, r7
 800f934:	dc20      	bgt.n	800f978 <_dtoa_r+0x960>
 800f936:	469b      	mov	fp, r3
 800f938:	9b07      	ldr	r3, [sp, #28]
 800f93a:	2b02      	cmp	r3, #2
 800f93c:	dd1e      	ble.n	800f97c <_dtoa_r+0x964>
 800f93e:	f1bb 0f00 	cmp.w	fp, #0
 800f942:	f47f adb1 	bne.w	800f4a8 <_dtoa_r+0x490>
 800f946:	4621      	mov	r1, r4
 800f948:	465b      	mov	r3, fp
 800f94a:	2205      	movs	r2, #5
 800f94c:	4648      	mov	r0, r9
 800f94e:	f000 f9df 	bl	800fd10 <__multadd>
 800f952:	4601      	mov	r1, r0
 800f954:	4604      	mov	r4, r0
 800f956:	9802      	ldr	r0, [sp, #8]
 800f958:	f000 fc34 	bl	80101c4 <__mcmp>
 800f95c:	2800      	cmp	r0, #0
 800f95e:	f77f ada3 	ble.w	800f4a8 <_dtoa_r+0x490>
 800f962:	4656      	mov	r6, sl
 800f964:	2331      	movs	r3, #49	@ 0x31
 800f966:	f806 3b01 	strb.w	r3, [r6], #1
 800f96a:	f108 0801 	add.w	r8, r8, #1
 800f96e:	e59f      	b.n	800f4b0 <_dtoa_r+0x498>
 800f970:	9c03      	ldr	r4, [sp, #12]
 800f972:	46b8      	mov	r8, r7
 800f974:	4625      	mov	r5, r4
 800f976:	e7f4      	b.n	800f962 <_dtoa_r+0x94a>
 800f978:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f97c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f97e:	2b00      	cmp	r3, #0
 800f980:	f000 8101 	beq.w	800fb86 <_dtoa_r+0xb6e>
 800f984:	2e00      	cmp	r6, #0
 800f986:	dd05      	ble.n	800f994 <_dtoa_r+0x97c>
 800f988:	4629      	mov	r1, r5
 800f98a:	4632      	mov	r2, r6
 800f98c:	4648      	mov	r0, r9
 800f98e:	f000 fbad 	bl	80100ec <__lshift>
 800f992:	4605      	mov	r5, r0
 800f994:	9b08      	ldr	r3, [sp, #32]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d05c      	beq.n	800fa54 <_dtoa_r+0xa3c>
 800f99a:	6869      	ldr	r1, [r5, #4]
 800f99c:	4648      	mov	r0, r9
 800f99e:	f000 f955 	bl	800fc4c <_Balloc>
 800f9a2:	4606      	mov	r6, r0
 800f9a4:	b928      	cbnz	r0, 800f9b2 <_dtoa_r+0x99a>
 800f9a6:	4b82      	ldr	r3, [pc, #520]	@ (800fbb0 <_dtoa_r+0xb98>)
 800f9a8:	4602      	mov	r2, r0
 800f9aa:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f9ae:	f7ff bb4a 	b.w	800f046 <_dtoa_r+0x2e>
 800f9b2:	692a      	ldr	r2, [r5, #16]
 800f9b4:	3202      	adds	r2, #2
 800f9b6:	0092      	lsls	r2, r2, #2
 800f9b8:	f105 010c 	add.w	r1, r5, #12
 800f9bc:	300c      	adds	r0, #12
 800f9be:	f7ff fa62 	bl	800ee86 <memcpy>
 800f9c2:	2201      	movs	r2, #1
 800f9c4:	4631      	mov	r1, r6
 800f9c6:	4648      	mov	r0, r9
 800f9c8:	f000 fb90 	bl	80100ec <__lshift>
 800f9cc:	f10a 0301 	add.w	r3, sl, #1
 800f9d0:	9300      	str	r3, [sp, #0]
 800f9d2:	eb0a 030b 	add.w	r3, sl, fp
 800f9d6:	9308      	str	r3, [sp, #32]
 800f9d8:	9b04      	ldr	r3, [sp, #16]
 800f9da:	f003 0301 	and.w	r3, r3, #1
 800f9de:	462f      	mov	r7, r5
 800f9e0:	9306      	str	r3, [sp, #24]
 800f9e2:	4605      	mov	r5, r0
 800f9e4:	9b00      	ldr	r3, [sp, #0]
 800f9e6:	9802      	ldr	r0, [sp, #8]
 800f9e8:	4621      	mov	r1, r4
 800f9ea:	f103 3bff 	add.w	fp, r3, #4294967295
 800f9ee:	f7ff fa89 	bl	800ef04 <quorem>
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	3330      	adds	r3, #48	@ 0x30
 800f9f6:	9003      	str	r0, [sp, #12]
 800f9f8:	4639      	mov	r1, r7
 800f9fa:	9802      	ldr	r0, [sp, #8]
 800f9fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800f9fe:	f000 fbe1 	bl	80101c4 <__mcmp>
 800fa02:	462a      	mov	r2, r5
 800fa04:	9004      	str	r0, [sp, #16]
 800fa06:	4621      	mov	r1, r4
 800fa08:	4648      	mov	r0, r9
 800fa0a:	f000 fbf7 	bl	80101fc <__mdiff>
 800fa0e:	68c2      	ldr	r2, [r0, #12]
 800fa10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa12:	4606      	mov	r6, r0
 800fa14:	bb02      	cbnz	r2, 800fa58 <_dtoa_r+0xa40>
 800fa16:	4601      	mov	r1, r0
 800fa18:	9802      	ldr	r0, [sp, #8]
 800fa1a:	f000 fbd3 	bl	80101c4 <__mcmp>
 800fa1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa20:	4602      	mov	r2, r0
 800fa22:	4631      	mov	r1, r6
 800fa24:	4648      	mov	r0, r9
 800fa26:	920c      	str	r2, [sp, #48]	@ 0x30
 800fa28:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa2a:	f000 f94f 	bl	800fccc <_Bfree>
 800fa2e:	9b07      	ldr	r3, [sp, #28]
 800fa30:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800fa32:	9e00      	ldr	r6, [sp, #0]
 800fa34:	ea42 0103 	orr.w	r1, r2, r3
 800fa38:	9b06      	ldr	r3, [sp, #24]
 800fa3a:	4319      	orrs	r1, r3
 800fa3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fa3e:	d10d      	bne.n	800fa5c <_dtoa_r+0xa44>
 800fa40:	2b39      	cmp	r3, #57	@ 0x39
 800fa42:	d027      	beq.n	800fa94 <_dtoa_r+0xa7c>
 800fa44:	9a04      	ldr	r2, [sp, #16]
 800fa46:	2a00      	cmp	r2, #0
 800fa48:	dd01      	ble.n	800fa4e <_dtoa_r+0xa36>
 800fa4a:	9b03      	ldr	r3, [sp, #12]
 800fa4c:	3331      	adds	r3, #49	@ 0x31
 800fa4e:	f88b 3000 	strb.w	r3, [fp]
 800fa52:	e52e      	b.n	800f4b2 <_dtoa_r+0x49a>
 800fa54:	4628      	mov	r0, r5
 800fa56:	e7b9      	b.n	800f9cc <_dtoa_r+0x9b4>
 800fa58:	2201      	movs	r2, #1
 800fa5a:	e7e2      	b.n	800fa22 <_dtoa_r+0xa0a>
 800fa5c:	9904      	ldr	r1, [sp, #16]
 800fa5e:	2900      	cmp	r1, #0
 800fa60:	db04      	blt.n	800fa6c <_dtoa_r+0xa54>
 800fa62:	9807      	ldr	r0, [sp, #28]
 800fa64:	4301      	orrs	r1, r0
 800fa66:	9806      	ldr	r0, [sp, #24]
 800fa68:	4301      	orrs	r1, r0
 800fa6a:	d120      	bne.n	800faae <_dtoa_r+0xa96>
 800fa6c:	2a00      	cmp	r2, #0
 800fa6e:	ddee      	ble.n	800fa4e <_dtoa_r+0xa36>
 800fa70:	9902      	ldr	r1, [sp, #8]
 800fa72:	9300      	str	r3, [sp, #0]
 800fa74:	2201      	movs	r2, #1
 800fa76:	4648      	mov	r0, r9
 800fa78:	f000 fb38 	bl	80100ec <__lshift>
 800fa7c:	4621      	mov	r1, r4
 800fa7e:	9002      	str	r0, [sp, #8]
 800fa80:	f000 fba0 	bl	80101c4 <__mcmp>
 800fa84:	2800      	cmp	r0, #0
 800fa86:	9b00      	ldr	r3, [sp, #0]
 800fa88:	dc02      	bgt.n	800fa90 <_dtoa_r+0xa78>
 800fa8a:	d1e0      	bne.n	800fa4e <_dtoa_r+0xa36>
 800fa8c:	07da      	lsls	r2, r3, #31
 800fa8e:	d5de      	bpl.n	800fa4e <_dtoa_r+0xa36>
 800fa90:	2b39      	cmp	r3, #57	@ 0x39
 800fa92:	d1da      	bne.n	800fa4a <_dtoa_r+0xa32>
 800fa94:	2339      	movs	r3, #57	@ 0x39
 800fa96:	f88b 3000 	strb.w	r3, [fp]
 800fa9a:	4633      	mov	r3, r6
 800fa9c:	461e      	mov	r6, r3
 800fa9e:	3b01      	subs	r3, #1
 800faa0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800faa4:	2a39      	cmp	r2, #57	@ 0x39
 800faa6:	d04e      	beq.n	800fb46 <_dtoa_r+0xb2e>
 800faa8:	3201      	adds	r2, #1
 800faaa:	701a      	strb	r2, [r3, #0]
 800faac:	e501      	b.n	800f4b2 <_dtoa_r+0x49a>
 800faae:	2a00      	cmp	r2, #0
 800fab0:	dd03      	ble.n	800faba <_dtoa_r+0xaa2>
 800fab2:	2b39      	cmp	r3, #57	@ 0x39
 800fab4:	d0ee      	beq.n	800fa94 <_dtoa_r+0xa7c>
 800fab6:	3301      	adds	r3, #1
 800fab8:	e7c9      	b.n	800fa4e <_dtoa_r+0xa36>
 800faba:	9a00      	ldr	r2, [sp, #0]
 800fabc:	9908      	ldr	r1, [sp, #32]
 800fabe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800fac2:	428a      	cmp	r2, r1
 800fac4:	d028      	beq.n	800fb18 <_dtoa_r+0xb00>
 800fac6:	9902      	ldr	r1, [sp, #8]
 800fac8:	2300      	movs	r3, #0
 800faca:	220a      	movs	r2, #10
 800facc:	4648      	mov	r0, r9
 800face:	f000 f91f 	bl	800fd10 <__multadd>
 800fad2:	42af      	cmp	r7, r5
 800fad4:	9002      	str	r0, [sp, #8]
 800fad6:	f04f 0300 	mov.w	r3, #0
 800fada:	f04f 020a 	mov.w	r2, #10
 800fade:	4639      	mov	r1, r7
 800fae0:	4648      	mov	r0, r9
 800fae2:	d107      	bne.n	800faf4 <_dtoa_r+0xadc>
 800fae4:	f000 f914 	bl	800fd10 <__multadd>
 800fae8:	4607      	mov	r7, r0
 800faea:	4605      	mov	r5, r0
 800faec:	9b00      	ldr	r3, [sp, #0]
 800faee:	3301      	adds	r3, #1
 800faf0:	9300      	str	r3, [sp, #0]
 800faf2:	e777      	b.n	800f9e4 <_dtoa_r+0x9cc>
 800faf4:	f000 f90c 	bl	800fd10 <__multadd>
 800faf8:	4629      	mov	r1, r5
 800fafa:	4607      	mov	r7, r0
 800fafc:	2300      	movs	r3, #0
 800fafe:	220a      	movs	r2, #10
 800fb00:	4648      	mov	r0, r9
 800fb02:	f000 f905 	bl	800fd10 <__multadd>
 800fb06:	4605      	mov	r5, r0
 800fb08:	e7f0      	b.n	800faec <_dtoa_r+0xad4>
 800fb0a:	f1bb 0f00 	cmp.w	fp, #0
 800fb0e:	bfcc      	ite	gt
 800fb10:	465e      	movgt	r6, fp
 800fb12:	2601      	movle	r6, #1
 800fb14:	4456      	add	r6, sl
 800fb16:	2700      	movs	r7, #0
 800fb18:	9902      	ldr	r1, [sp, #8]
 800fb1a:	9300      	str	r3, [sp, #0]
 800fb1c:	2201      	movs	r2, #1
 800fb1e:	4648      	mov	r0, r9
 800fb20:	f000 fae4 	bl	80100ec <__lshift>
 800fb24:	4621      	mov	r1, r4
 800fb26:	9002      	str	r0, [sp, #8]
 800fb28:	f000 fb4c 	bl	80101c4 <__mcmp>
 800fb2c:	2800      	cmp	r0, #0
 800fb2e:	dcb4      	bgt.n	800fa9a <_dtoa_r+0xa82>
 800fb30:	d102      	bne.n	800fb38 <_dtoa_r+0xb20>
 800fb32:	9b00      	ldr	r3, [sp, #0]
 800fb34:	07db      	lsls	r3, r3, #31
 800fb36:	d4b0      	bmi.n	800fa9a <_dtoa_r+0xa82>
 800fb38:	4633      	mov	r3, r6
 800fb3a:	461e      	mov	r6, r3
 800fb3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fb40:	2a30      	cmp	r2, #48	@ 0x30
 800fb42:	d0fa      	beq.n	800fb3a <_dtoa_r+0xb22>
 800fb44:	e4b5      	b.n	800f4b2 <_dtoa_r+0x49a>
 800fb46:	459a      	cmp	sl, r3
 800fb48:	d1a8      	bne.n	800fa9c <_dtoa_r+0xa84>
 800fb4a:	2331      	movs	r3, #49	@ 0x31
 800fb4c:	f108 0801 	add.w	r8, r8, #1
 800fb50:	f88a 3000 	strb.w	r3, [sl]
 800fb54:	e4ad      	b.n	800f4b2 <_dtoa_r+0x49a>
 800fb56:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fb58:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800fbb4 <_dtoa_r+0xb9c>
 800fb5c:	b11b      	cbz	r3, 800fb66 <_dtoa_r+0xb4e>
 800fb5e:	f10a 0308 	add.w	r3, sl, #8
 800fb62:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800fb64:	6013      	str	r3, [r2, #0]
 800fb66:	4650      	mov	r0, sl
 800fb68:	b017      	add	sp, #92	@ 0x5c
 800fb6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb6e:	9b07      	ldr	r3, [sp, #28]
 800fb70:	2b01      	cmp	r3, #1
 800fb72:	f77f ae2e 	ble.w	800f7d2 <_dtoa_r+0x7ba>
 800fb76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fb78:	9308      	str	r3, [sp, #32]
 800fb7a:	2001      	movs	r0, #1
 800fb7c:	e64d      	b.n	800f81a <_dtoa_r+0x802>
 800fb7e:	f1bb 0f00 	cmp.w	fp, #0
 800fb82:	f77f aed9 	ble.w	800f938 <_dtoa_r+0x920>
 800fb86:	4656      	mov	r6, sl
 800fb88:	9802      	ldr	r0, [sp, #8]
 800fb8a:	4621      	mov	r1, r4
 800fb8c:	f7ff f9ba 	bl	800ef04 <quorem>
 800fb90:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800fb94:	f806 3b01 	strb.w	r3, [r6], #1
 800fb98:	eba6 020a 	sub.w	r2, r6, sl
 800fb9c:	4593      	cmp	fp, r2
 800fb9e:	ddb4      	ble.n	800fb0a <_dtoa_r+0xaf2>
 800fba0:	9902      	ldr	r1, [sp, #8]
 800fba2:	2300      	movs	r3, #0
 800fba4:	220a      	movs	r2, #10
 800fba6:	4648      	mov	r0, r9
 800fba8:	f000 f8b2 	bl	800fd10 <__multadd>
 800fbac:	9002      	str	r0, [sp, #8]
 800fbae:	e7eb      	b.n	800fb88 <_dtoa_r+0xb70>
 800fbb0:	08013bbc 	.word	0x08013bbc
 800fbb4:	08013b40 	.word	0x08013b40

0800fbb8 <_free_r>:
 800fbb8:	b538      	push	{r3, r4, r5, lr}
 800fbba:	4605      	mov	r5, r0
 800fbbc:	2900      	cmp	r1, #0
 800fbbe:	d041      	beq.n	800fc44 <_free_r+0x8c>
 800fbc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fbc4:	1f0c      	subs	r4, r1, #4
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	bfb8      	it	lt
 800fbca:	18e4      	addlt	r4, r4, r3
 800fbcc:	f7fd ff3e 	bl	800da4c <__malloc_lock>
 800fbd0:	4a1d      	ldr	r2, [pc, #116]	@ (800fc48 <_free_r+0x90>)
 800fbd2:	6813      	ldr	r3, [r2, #0]
 800fbd4:	b933      	cbnz	r3, 800fbe4 <_free_r+0x2c>
 800fbd6:	6063      	str	r3, [r4, #4]
 800fbd8:	6014      	str	r4, [r2, #0]
 800fbda:	4628      	mov	r0, r5
 800fbdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800fbe0:	f7fd bf3a 	b.w	800da58 <__malloc_unlock>
 800fbe4:	42a3      	cmp	r3, r4
 800fbe6:	d908      	bls.n	800fbfa <_free_r+0x42>
 800fbe8:	6820      	ldr	r0, [r4, #0]
 800fbea:	1821      	adds	r1, r4, r0
 800fbec:	428b      	cmp	r3, r1
 800fbee:	bf01      	itttt	eq
 800fbf0:	6819      	ldreq	r1, [r3, #0]
 800fbf2:	685b      	ldreq	r3, [r3, #4]
 800fbf4:	1809      	addeq	r1, r1, r0
 800fbf6:	6021      	streq	r1, [r4, #0]
 800fbf8:	e7ed      	b.n	800fbd6 <_free_r+0x1e>
 800fbfa:	461a      	mov	r2, r3
 800fbfc:	685b      	ldr	r3, [r3, #4]
 800fbfe:	b10b      	cbz	r3, 800fc04 <_free_r+0x4c>
 800fc00:	42a3      	cmp	r3, r4
 800fc02:	d9fa      	bls.n	800fbfa <_free_r+0x42>
 800fc04:	6811      	ldr	r1, [r2, #0]
 800fc06:	1850      	adds	r0, r2, r1
 800fc08:	42a0      	cmp	r0, r4
 800fc0a:	d10b      	bne.n	800fc24 <_free_r+0x6c>
 800fc0c:	6820      	ldr	r0, [r4, #0]
 800fc0e:	4401      	add	r1, r0
 800fc10:	1850      	adds	r0, r2, r1
 800fc12:	4283      	cmp	r3, r0
 800fc14:	6011      	str	r1, [r2, #0]
 800fc16:	d1e0      	bne.n	800fbda <_free_r+0x22>
 800fc18:	6818      	ldr	r0, [r3, #0]
 800fc1a:	685b      	ldr	r3, [r3, #4]
 800fc1c:	6053      	str	r3, [r2, #4]
 800fc1e:	4408      	add	r0, r1
 800fc20:	6010      	str	r0, [r2, #0]
 800fc22:	e7da      	b.n	800fbda <_free_r+0x22>
 800fc24:	d902      	bls.n	800fc2c <_free_r+0x74>
 800fc26:	230c      	movs	r3, #12
 800fc28:	602b      	str	r3, [r5, #0]
 800fc2a:	e7d6      	b.n	800fbda <_free_r+0x22>
 800fc2c:	6820      	ldr	r0, [r4, #0]
 800fc2e:	1821      	adds	r1, r4, r0
 800fc30:	428b      	cmp	r3, r1
 800fc32:	bf04      	itt	eq
 800fc34:	6819      	ldreq	r1, [r3, #0]
 800fc36:	685b      	ldreq	r3, [r3, #4]
 800fc38:	6063      	str	r3, [r4, #4]
 800fc3a:	bf04      	itt	eq
 800fc3c:	1809      	addeq	r1, r1, r0
 800fc3e:	6021      	streq	r1, [r4, #0]
 800fc40:	6054      	str	r4, [r2, #4]
 800fc42:	e7ca      	b.n	800fbda <_free_r+0x22>
 800fc44:	bd38      	pop	{r3, r4, r5, pc}
 800fc46:	bf00      	nop
 800fc48:	20006cf8 	.word	0x20006cf8

0800fc4c <_Balloc>:
 800fc4c:	b570      	push	{r4, r5, r6, lr}
 800fc4e:	69c6      	ldr	r6, [r0, #28]
 800fc50:	4604      	mov	r4, r0
 800fc52:	460d      	mov	r5, r1
 800fc54:	b976      	cbnz	r6, 800fc74 <_Balloc+0x28>
 800fc56:	2010      	movs	r0, #16
 800fc58:	f7fd fe46 	bl	800d8e8 <malloc>
 800fc5c:	4602      	mov	r2, r0
 800fc5e:	61e0      	str	r0, [r4, #28]
 800fc60:	b920      	cbnz	r0, 800fc6c <_Balloc+0x20>
 800fc62:	4b18      	ldr	r3, [pc, #96]	@ (800fcc4 <_Balloc+0x78>)
 800fc64:	4818      	ldr	r0, [pc, #96]	@ (800fcc8 <_Balloc+0x7c>)
 800fc66:	216b      	movs	r1, #107	@ 0x6b
 800fc68:	f7ff f92e 	bl	800eec8 <__assert_func>
 800fc6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fc70:	6006      	str	r6, [r0, #0]
 800fc72:	60c6      	str	r6, [r0, #12]
 800fc74:	69e6      	ldr	r6, [r4, #28]
 800fc76:	68f3      	ldr	r3, [r6, #12]
 800fc78:	b183      	cbz	r3, 800fc9c <_Balloc+0x50>
 800fc7a:	69e3      	ldr	r3, [r4, #28]
 800fc7c:	68db      	ldr	r3, [r3, #12]
 800fc7e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fc82:	b9b8      	cbnz	r0, 800fcb4 <_Balloc+0x68>
 800fc84:	2101      	movs	r1, #1
 800fc86:	fa01 f605 	lsl.w	r6, r1, r5
 800fc8a:	1d72      	adds	r2, r6, #5
 800fc8c:	0092      	lsls	r2, r2, #2
 800fc8e:	4620      	mov	r0, r4
 800fc90:	f002 fa29 	bl	80120e6 <_calloc_r>
 800fc94:	b160      	cbz	r0, 800fcb0 <_Balloc+0x64>
 800fc96:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800fc9a:	e00e      	b.n	800fcba <_Balloc+0x6e>
 800fc9c:	2221      	movs	r2, #33	@ 0x21
 800fc9e:	2104      	movs	r1, #4
 800fca0:	4620      	mov	r0, r4
 800fca2:	f002 fa20 	bl	80120e6 <_calloc_r>
 800fca6:	69e3      	ldr	r3, [r4, #28]
 800fca8:	60f0      	str	r0, [r6, #12]
 800fcaa:	68db      	ldr	r3, [r3, #12]
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d1e4      	bne.n	800fc7a <_Balloc+0x2e>
 800fcb0:	2000      	movs	r0, #0
 800fcb2:	bd70      	pop	{r4, r5, r6, pc}
 800fcb4:	6802      	ldr	r2, [r0, #0]
 800fcb6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fcba:	2300      	movs	r3, #0
 800fcbc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fcc0:	e7f7      	b.n	800fcb2 <_Balloc+0x66>
 800fcc2:	bf00      	nop
 800fcc4:	08013b4d 	.word	0x08013b4d
 800fcc8:	08013bcd 	.word	0x08013bcd

0800fccc <_Bfree>:
 800fccc:	b570      	push	{r4, r5, r6, lr}
 800fcce:	69c6      	ldr	r6, [r0, #28]
 800fcd0:	4605      	mov	r5, r0
 800fcd2:	460c      	mov	r4, r1
 800fcd4:	b976      	cbnz	r6, 800fcf4 <_Bfree+0x28>
 800fcd6:	2010      	movs	r0, #16
 800fcd8:	f7fd fe06 	bl	800d8e8 <malloc>
 800fcdc:	4602      	mov	r2, r0
 800fcde:	61e8      	str	r0, [r5, #28]
 800fce0:	b920      	cbnz	r0, 800fcec <_Bfree+0x20>
 800fce2:	4b09      	ldr	r3, [pc, #36]	@ (800fd08 <_Bfree+0x3c>)
 800fce4:	4809      	ldr	r0, [pc, #36]	@ (800fd0c <_Bfree+0x40>)
 800fce6:	218f      	movs	r1, #143	@ 0x8f
 800fce8:	f7ff f8ee 	bl	800eec8 <__assert_func>
 800fcec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fcf0:	6006      	str	r6, [r0, #0]
 800fcf2:	60c6      	str	r6, [r0, #12]
 800fcf4:	b13c      	cbz	r4, 800fd06 <_Bfree+0x3a>
 800fcf6:	69eb      	ldr	r3, [r5, #28]
 800fcf8:	6862      	ldr	r2, [r4, #4]
 800fcfa:	68db      	ldr	r3, [r3, #12]
 800fcfc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fd00:	6021      	str	r1, [r4, #0]
 800fd02:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fd06:	bd70      	pop	{r4, r5, r6, pc}
 800fd08:	08013b4d 	.word	0x08013b4d
 800fd0c:	08013bcd 	.word	0x08013bcd

0800fd10 <__multadd>:
 800fd10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd14:	690d      	ldr	r5, [r1, #16]
 800fd16:	4607      	mov	r7, r0
 800fd18:	460c      	mov	r4, r1
 800fd1a:	461e      	mov	r6, r3
 800fd1c:	f101 0c14 	add.w	ip, r1, #20
 800fd20:	2000      	movs	r0, #0
 800fd22:	f8dc 3000 	ldr.w	r3, [ip]
 800fd26:	b299      	uxth	r1, r3
 800fd28:	fb02 6101 	mla	r1, r2, r1, r6
 800fd2c:	0c1e      	lsrs	r6, r3, #16
 800fd2e:	0c0b      	lsrs	r3, r1, #16
 800fd30:	fb02 3306 	mla	r3, r2, r6, r3
 800fd34:	b289      	uxth	r1, r1
 800fd36:	3001      	adds	r0, #1
 800fd38:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fd3c:	4285      	cmp	r5, r0
 800fd3e:	f84c 1b04 	str.w	r1, [ip], #4
 800fd42:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fd46:	dcec      	bgt.n	800fd22 <__multadd+0x12>
 800fd48:	b30e      	cbz	r6, 800fd8e <__multadd+0x7e>
 800fd4a:	68a3      	ldr	r3, [r4, #8]
 800fd4c:	42ab      	cmp	r3, r5
 800fd4e:	dc19      	bgt.n	800fd84 <__multadd+0x74>
 800fd50:	6861      	ldr	r1, [r4, #4]
 800fd52:	4638      	mov	r0, r7
 800fd54:	3101      	adds	r1, #1
 800fd56:	f7ff ff79 	bl	800fc4c <_Balloc>
 800fd5a:	4680      	mov	r8, r0
 800fd5c:	b928      	cbnz	r0, 800fd6a <__multadd+0x5a>
 800fd5e:	4602      	mov	r2, r0
 800fd60:	4b0c      	ldr	r3, [pc, #48]	@ (800fd94 <__multadd+0x84>)
 800fd62:	480d      	ldr	r0, [pc, #52]	@ (800fd98 <__multadd+0x88>)
 800fd64:	21ba      	movs	r1, #186	@ 0xba
 800fd66:	f7ff f8af 	bl	800eec8 <__assert_func>
 800fd6a:	6922      	ldr	r2, [r4, #16]
 800fd6c:	3202      	adds	r2, #2
 800fd6e:	f104 010c 	add.w	r1, r4, #12
 800fd72:	0092      	lsls	r2, r2, #2
 800fd74:	300c      	adds	r0, #12
 800fd76:	f7ff f886 	bl	800ee86 <memcpy>
 800fd7a:	4621      	mov	r1, r4
 800fd7c:	4638      	mov	r0, r7
 800fd7e:	f7ff ffa5 	bl	800fccc <_Bfree>
 800fd82:	4644      	mov	r4, r8
 800fd84:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fd88:	3501      	adds	r5, #1
 800fd8a:	615e      	str	r6, [r3, #20]
 800fd8c:	6125      	str	r5, [r4, #16]
 800fd8e:	4620      	mov	r0, r4
 800fd90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd94:	08013bbc 	.word	0x08013bbc
 800fd98:	08013bcd 	.word	0x08013bcd

0800fd9c <__s2b>:
 800fd9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fda0:	460c      	mov	r4, r1
 800fda2:	4615      	mov	r5, r2
 800fda4:	461f      	mov	r7, r3
 800fda6:	2209      	movs	r2, #9
 800fda8:	3308      	adds	r3, #8
 800fdaa:	4606      	mov	r6, r0
 800fdac:	fb93 f3f2 	sdiv	r3, r3, r2
 800fdb0:	2100      	movs	r1, #0
 800fdb2:	2201      	movs	r2, #1
 800fdb4:	429a      	cmp	r2, r3
 800fdb6:	db09      	blt.n	800fdcc <__s2b+0x30>
 800fdb8:	4630      	mov	r0, r6
 800fdba:	f7ff ff47 	bl	800fc4c <_Balloc>
 800fdbe:	b940      	cbnz	r0, 800fdd2 <__s2b+0x36>
 800fdc0:	4602      	mov	r2, r0
 800fdc2:	4b19      	ldr	r3, [pc, #100]	@ (800fe28 <__s2b+0x8c>)
 800fdc4:	4819      	ldr	r0, [pc, #100]	@ (800fe2c <__s2b+0x90>)
 800fdc6:	21d3      	movs	r1, #211	@ 0xd3
 800fdc8:	f7ff f87e 	bl	800eec8 <__assert_func>
 800fdcc:	0052      	lsls	r2, r2, #1
 800fdce:	3101      	adds	r1, #1
 800fdd0:	e7f0      	b.n	800fdb4 <__s2b+0x18>
 800fdd2:	9b08      	ldr	r3, [sp, #32]
 800fdd4:	6143      	str	r3, [r0, #20]
 800fdd6:	2d09      	cmp	r5, #9
 800fdd8:	f04f 0301 	mov.w	r3, #1
 800fddc:	6103      	str	r3, [r0, #16]
 800fdde:	dd16      	ble.n	800fe0e <__s2b+0x72>
 800fde0:	f104 0909 	add.w	r9, r4, #9
 800fde4:	46c8      	mov	r8, r9
 800fde6:	442c      	add	r4, r5
 800fde8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fdec:	4601      	mov	r1, r0
 800fdee:	3b30      	subs	r3, #48	@ 0x30
 800fdf0:	220a      	movs	r2, #10
 800fdf2:	4630      	mov	r0, r6
 800fdf4:	f7ff ff8c 	bl	800fd10 <__multadd>
 800fdf8:	45a0      	cmp	r8, r4
 800fdfa:	d1f5      	bne.n	800fde8 <__s2b+0x4c>
 800fdfc:	f1a5 0408 	sub.w	r4, r5, #8
 800fe00:	444c      	add	r4, r9
 800fe02:	1b2d      	subs	r5, r5, r4
 800fe04:	1963      	adds	r3, r4, r5
 800fe06:	42bb      	cmp	r3, r7
 800fe08:	db04      	blt.n	800fe14 <__s2b+0x78>
 800fe0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fe0e:	340a      	adds	r4, #10
 800fe10:	2509      	movs	r5, #9
 800fe12:	e7f6      	b.n	800fe02 <__s2b+0x66>
 800fe14:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fe18:	4601      	mov	r1, r0
 800fe1a:	3b30      	subs	r3, #48	@ 0x30
 800fe1c:	220a      	movs	r2, #10
 800fe1e:	4630      	mov	r0, r6
 800fe20:	f7ff ff76 	bl	800fd10 <__multadd>
 800fe24:	e7ee      	b.n	800fe04 <__s2b+0x68>
 800fe26:	bf00      	nop
 800fe28:	08013bbc 	.word	0x08013bbc
 800fe2c:	08013bcd 	.word	0x08013bcd

0800fe30 <__hi0bits>:
 800fe30:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fe34:	4603      	mov	r3, r0
 800fe36:	bf36      	itet	cc
 800fe38:	0403      	lslcc	r3, r0, #16
 800fe3a:	2000      	movcs	r0, #0
 800fe3c:	2010      	movcc	r0, #16
 800fe3e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fe42:	bf3c      	itt	cc
 800fe44:	021b      	lslcc	r3, r3, #8
 800fe46:	3008      	addcc	r0, #8
 800fe48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fe4c:	bf3c      	itt	cc
 800fe4e:	011b      	lslcc	r3, r3, #4
 800fe50:	3004      	addcc	r0, #4
 800fe52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fe56:	bf3c      	itt	cc
 800fe58:	009b      	lslcc	r3, r3, #2
 800fe5a:	3002      	addcc	r0, #2
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	db05      	blt.n	800fe6c <__hi0bits+0x3c>
 800fe60:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fe64:	f100 0001 	add.w	r0, r0, #1
 800fe68:	bf08      	it	eq
 800fe6a:	2020      	moveq	r0, #32
 800fe6c:	4770      	bx	lr

0800fe6e <__lo0bits>:
 800fe6e:	6803      	ldr	r3, [r0, #0]
 800fe70:	4602      	mov	r2, r0
 800fe72:	f013 0007 	ands.w	r0, r3, #7
 800fe76:	d00b      	beq.n	800fe90 <__lo0bits+0x22>
 800fe78:	07d9      	lsls	r1, r3, #31
 800fe7a:	d421      	bmi.n	800fec0 <__lo0bits+0x52>
 800fe7c:	0798      	lsls	r0, r3, #30
 800fe7e:	bf49      	itett	mi
 800fe80:	085b      	lsrmi	r3, r3, #1
 800fe82:	089b      	lsrpl	r3, r3, #2
 800fe84:	2001      	movmi	r0, #1
 800fe86:	6013      	strmi	r3, [r2, #0]
 800fe88:	bf5c      	itt	pl
 800fe8a:	6013      	strpl	r3, [r2, #0]
 800fe8c:	2002      	movpl	r0, #2
 800fe8e:	4770      	bx	lr
 800fe90:	b299      	uxth	r1, r3
 800fe92:	b909      	cbnz	r1, 800fe98 <__lo0bits+0x2a>
 800fe94:	0c1b      	lsrs	r3, r3, #16
 800fe96:	2010      	movs	r0, #16
 800fe98:	b2d9      	uxtb	r1, r3
 800fe9a:	b909      	cbnz	r1, 800fea0 <__lo0bits+0x32>
 800fe9c:	3008      	adds	r0, #8
 800fe9e:	0a1b      	lsrs	r3, r3, #8
 800fea0:	0719      	lsls	r1, r3, #28
 800fea2:	bf04      	itt	eq
 800fea4:	091b      	lsreq	r3, r3, #4
 800fea6:	3004      	addeq	r0, #4
 800fea8:	0799      	lsls	r1, r3, #30
 800feaa:	bf04      	itt	eq
 800feac:	089b      	lsreq	r3, r3, #2
 800feae:	3002      	addeq	r0, #2
 800feb0:	07d9      	lsls	r1, r3, #31
 800feb2:	d403      	bmi.n	800febc <__lo0bits+0x4e>
 800feb4:	085b      	lsrs	r3, r3, #1
 800feb6:	f100 0001 	add.w	r0, r0, #1
 800feba:	d003      	beq.n	800fec4 <__lo0bits+0x56>
 800febc:	6013      	str	r3, [r2, #0]
 800febe:	4770      	bx	lr
 800fec0:	2000      	movs	r0, #0
 800fec2:	4770      	bx	lr
 800fec4:	2020      	movs	r0, #32
 800fec6:	4770      	bx	lr

0800fec8 <__i2b>:
 800fec8:	b510      	push	{r4, lr}
 800feca:	460c      	mov	r4, r1
 800fecc:	2101      	movs	r1, #1
 800fece:	f7ff febd 	bl	800fc4c <_Balloc>
 800fed2:	4602      	mov	r2, r0
 800fed4:	b928      	cbnz	r0, 800fee2 <__i2b+0x1a>
 800fed6:	4b05      	ldr	r3, [pc, #20]	@ (800feec <__i2b+0x24>)
 800fed8:	4805      	ldr	r0, [pc, #20]	@ (800fef0 <__i2b+0x28>)
 800feda:	f240 1145 	movw	r1, #325	@ 0x145
 800fede:	f7fe fff3 	bl	800eec8 <__assert_func>
 800fee2:	2301      	movs	r3, #1
 800fee4:	6144      	str	r4, [r0, #20]
 800fee6:	6103      	str	r3, [r0, #16]
 800fee8:	bd10      	pop	{r4, pc}
 800feea:	bf00      	nop
 800feec:	08013bbc 	.word	0x08013bbc
 800fef0:	08013bcd 	.word	0x08013bcd

0800fef4 <__multiply>:
 800fef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fef8:	4617      	mov	r7, r2
 800fefa:	690a      	ldr	r2, [r1, #16]
 800fefc:	693b      	ldr	r3, [r7, #16]
 800fefe:	429a      	cmp	r2, r3
 800ff00:	bfa8      	it	ge
 800ff02:	463b      	movge	r3, r7
 800ff04:	4689      	mov	r9, r1
 800ff06:	bfa4      	itt	ge
 800ff08:	460f      	movge	r7, r1
 800ff0a:	4699      	movge	r9, r3
 800ff0c:	693d      	ldr	r5, [r7, #16]
 800ff0e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800ff12:	68bb      	ldr	r3, [r7, #8]
 800ff14:	6879      	ldr	r1, [r7, #4]
 800ff16:	eb05 060a 	add.w	r6, r5, sl
 800ff1a:	42b3      	cmp	r3, r6
 800ff1c:	b085      	sub	sp, #20
 800ff1e:	bfb8      	it	lt
 800ff20:	3101      	addlt	r1, #1
 800ff22:	f7ff fe93 	bl	800fc4c <_Balloc>
 800ff26:	b930      	cbnz	r0, 800ff36 <__multiply+0x42>
 800ff28:	4602      	mov	r2, r0
 800ff2a:	4b41      	ldr	r3, [pc, #260]	@ (8010030 <__multiply+0x13c>)
 800ff2c:	4841      	ldr	r0, [pc, #260]	@ (8010034 <__multiply+0x140>)
 800ff2e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ff32:	f7fe ffc9 	bl	800eec8 <__assert_func>
 800ff36:	f100 0414 	add.w	r4, r0, #20
 800ff3a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ff3e:	4623      	mov	r3, r4
 800ff40:	2200      	movs	r2, #0
 800ff42:	4573      	cmp	r3, lr
 800ff44:	d320      	bcc.n	800ff88 <__multiply+0x94>
 800ff46:	f107 0814 	add.w	r8, r7, #20
 800ff4a:	f109 0114 	add.w	r1, r9, #20
 800ff4e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ff52:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ff56:	9302      	str	r3, [sp, #8]
 800ff58:	1beb      	subs	r3, r5, r7
 800ff5a:	3b15      	subs	r3, #21
 800ff5c:	f023 0303 	bic.w	r3, r3, #3
 800ff60:	3304      	adds	r3, #4
 800ff62:	3715      	adds	r7, #21
 800ff64:	42bd      	cmp	r5, r7
 800ff66:	bf38      	it	cc
 800ff68:	2304      	movcc	r3, #4
 800ff6a:	9301      	str	r3, [sp, #4]
 800ff6c:	9b02      	ldr	r3, [sp, #8]
 800ff6e:	9103      	str	r1, [sp, #12]
 800ff70:	428b      	cmp	r3, r1
 800ff72:	d80c      	bhi.n	800ff8e <__multiply+0x9a>
 800ff74:	2e00      	cmp	r6, #0
 800ff76:	dd03      	ble.n	800ff80 <__multiply+0x8c>
 800ff78:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d055      	beq.n	801002c <__multiply+0x138>
 800ff80:	6106      	str	r6, [r0, #16]
 800ff82:	b005      	add	sp, #20
 800ff84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff88:	f843 2b04 	str.w	r2, [r3], #4
 800ff8c:	e7d9      	b.n	800ff42 <__multiply+0x4e>
 800ff8e:	f8b1 a000 	ldrh.w	sl, [r1]
 800ff92:	f1ba 0f00 	cmp.w	sl, #0
 800ff96:	d01f      	beq.n	800ffd8 <__multiply+0xe4>
 800ff98:	46c4      	mov	ip, r8
 800ff9a:	46a1      	mov	r9, r4
 800ff9c:	2700      	movs	r7, #0
 800ff9e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ffa2:	f8d9 3000 	ldr.w	r3, [r9]
 800ffa6:	fa1f fb82 	uxth.w	fp, r2
 800ffaa:	b29b      	uxth	r3, r3
 800ffac:	fb0a 330b 	mla	r3, sl, fp, r3
 800ffb0:	443b      	add	r3, r7
 800ffb2:	f8d9 7000 	ldr.w	r7, [r9]
 800ffb6:	0c12      	lsrs	r2, r2, #16
 800ffb8:	0c3f      	lsrs	r7, r7, #16
 800ffba:	fb0a 7202 	mla	r2, sl, r2, r7
 800ffbe:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ffc2:	b29b      	uxth	r3, r3
 800ffc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ffc8:	4565      	cmp	r5, ip
 800ffca:	f849 3b04 	str.w	r3, [r9], #4
 800ffce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ffd2:	d8e4      	bhi.n	800ff9e <__multiply+0xaa>
 800ffd4:	9b01      	ldr	r3, [sp, #4]
 800ffd6:	50e7      	str	r7, [r4, r3]
 800ffd8:	9b03      	ldr	r3, [sp, #12]
 800ffda:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ffde:	3104      	adds	r1, #4
 800ffe0:	f1b9 0f00 	cmp.w	r9, #0
 800ffe4:	d020      	beq.n	8010028 <__multiply+0x134>
 800ffe6:	6823      	ldr	r3, [r4, #0]
 800ffe8:	4647      	mov	r7, r8
 800ffea:	46a4      	mov	ip, r4
 800ffec:	f04f 0a00 	mov.w	sl, #0
 800fff0:	f8b7 b000 	ldrh.w	fp, [r7]
 800fff4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fff8:	fb09 220b 	mla	r2, r9, fp, r2
 800fffc:	4452      	add	r2, sl
 800fffe:	b29b      	uxth	r3, r3
 8010000:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010004:	f84c 3b04 	str.w	r3, [ip], #4
 8010008:	f857 3b04 	ldr.w	r3, [r7], #4
 801000c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010010:	f8bc 3000 	ldrh.w	r3, [ip]
 8010014:	fb09 330a 	mla	r3, r9, sl, r3
 8010018:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801001c:	42bd      	cmp	r5, r7
 801001e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010022:	d8e5      	bhi.n	800fff0 <__multiply+0xfc>
 8010024:	9a01      	ldr	r2, [sp, #4]
 8010026:	50a3      	str	r3, [r4, r2]
 8010028:	3404      	adds	r4, #4
 801002a:	e79f      	b.n	800ff6c <__multiply+0x78>
 801002c:	3e01      	subs	r6, #1
 801002e:	e7a1      	b.n	800ff74 <__multiply+0x80>
 8010030:	08013bbc 	.word	0x08013bbc
 8010034:	08013bcd 	.word	0x08013bcd

08010038 <__pow5mult>:
 8010038:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801003c:	4615      	mov	r5, r2
 801003e:	f012 0203 	ands.w	r2, r2, #3
 8010042:	4607      	mov	r7, r0
 8010044:	460e      	mov	r6, r1
 8010046:	d007      	beq.n	8010058 <__pow5mult+0x20>
 8010048:	4c25      	ldr	r4, [pc, #148]	@ (80100e0 <__pow5mult+0xa8>)
 801004a:	3a01      	subs	r2, #1
 801004c:	2300      	movs	r3, #0
 801004e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010052:	f7ff fe5d 	bl	800fd10 <__multadd>
 8010056:	4606      	mov	r6, r0
 8010058:	10ad      	asrs	r5, r5, #2
 801005a:	d03d      	beq.n	80100d8 <__pow5mult+0xa0>
 801005c:	69fc      	ldr	r4, [r7, #28]
 801005e:	b97c      	cbnz	r4, 8010080 <__pow5mult+0x48>
 8010060:	2010      	movs	r0, #16
 8010062:	f7fd fc41 	bl	800d8e8 <malloc>
 8010066:	4602      	mov	r2, r0
 8010068:	61f8      	str	r0, [r7, #28]
 801006a:	b928      	cbnz	r0, 8010078 <__pow5mult+0x40>
 801006c:	4b1d      	ldr	r3, [pc, #116]	@ (80100e4 <__pow5mult+0xac>)
 801006e:	481e      	ldr	r0, [pc, #120]	@ (80100e8 <__pow5mult+0xb0>)
 8010070:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010074:	f7fe ff28 	bl	800eec8 <__assert_func>
 8010078:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801007c:	6004      	str	r4, [r0, #0]
 801007e:	60c4      	str	r4, [r0, #12]
 8010080:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010084:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010088:	b94c      	cbnz	r4, 801009e <__pow5mult+0x66>
 801008a:	f240 2171 	movw	r1, #625	@ 0x271
 801008e:	4638      	mov	r0, r7
 8010090:	f7ff ff1a 	bl	800fec8 <__i2b>
 8010094:	2300      	movs	r3, #0
 8010096:	f8c8 0008 	str.w	r0, [r8, #8]
 801009a:	4604      	mov	r4, r0
 801009c:	6003      	str	r3, [r0, #0]
 801009e:	f04f 0900 	mov.w	r9, #0
 80100a2:	07eb      	lsls	r3, r5, #31
 80100a4:	d50a      	bpl.n	80100bc <__pow5mult+0x84>
 80100a6:	4631      	mov	r1, r6
 80100a8:	4622      	mov	r2, r4
 80100aa:	4638      	mov	r0, r7
 80100ac:	f7ff ff22 	bl	800fef4 <__multiply>
 80100b0:	4631      	mov	r1, r6
 80100b2:	4680      	mov	r8, r0
 80100b4:	4638      	mov	r0, r7
 80100b6:	f7ff fe09 	bl	800fccc <_Bfree>
 80100ba:	4646      	mov	r6, r8
 80100bc:	106d      	asrs	r5, r5, #1
 80100be:	d00b      	beq.n	80100d8 <__pow5mult+0xa0>
 80100c0:	6820      	ldr	r0, [r4, #0]
 80100c2:	b938      	cbnz	r0, 80100d4 <__pow5mult+0x9c>
 80100c4:	4622      	mov	r2, r4
 80100c6:	4621      	mov	r1, r4
 80100c8:	4638      	mov	r0, r7
 80100ca:	f7ff ff13 	bl	800fef4 <__multiply>
 80100ce:	6020      	str	r0, [r4, #0]
 80100d0:	f8c0 9000 	str.w	r9, [r0]
 80100d4:	4604      	mov	r4, r0
 80100d6:	e7e4      	b.n	80100a2 <__pow5mult+0x6a>
 80100d8:	4630      	mov	r0, r6
 80100da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80100de:	bf00      	nop
 80100e0:	08013cbc 	.word	0x08013cbc
 80100e4:	08013b4d 	.word	0x08013b4d
 80100e8:	08013bcd 	.word	0x08013bcd

080100ec <__lshift>:
 80100ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100f0:	460c      	mov	r4, r1
 80100f2:	6849      	ldr	r1, [r1, #4]
 80100f4:	6923      	ldr	r3, [r4, #16]
 80100f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80100fa:	68a3      	ldr	r3, [r4, #8]
 80100fc:	4607      	mov	r7, r0
 80100fe:	4691      	mov	r9, r2
 8010100:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010104:	f108 0601 	add.w	r6, r8, #1
 8010108:	42b3      	cmp	r3, r6
 801010a:	db0b      	blt.n	8010124 <__lshift+0x38>
 801010c:	4638      	mov	r0, r7
 801010e:	f7ff fd9d 	bl	800fc4c <_Balloc>
 8010112:	4605      	mov	r5, r0
 8010114:	b948      	cbnz	r0, 801012a <__lshift+0x3e>
 8010116:	4602      	mov	r2, r0
 8010118:	4b28      	ldr	r3, [pc, #160]	@ (80101bc <__lshift+0xd0>)
 801011a:	4829      	ldr	r0, [pc, #164]	@ (80101c0 <__lshift+0xd4>)
 801011c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010120:	f7fe fed2 	bl	800eec8 <__assert_func>
 8010124:	3101      	adds	r1, #1
 8010126:	005b      	lsls	r3, r3, #1
 8010128:	e7ee      	b.n	8010108 <__lshift+0x1c>
 801012a:	2300      	movs	r3, #0
 801012c:	f100 0114 	add.w	r1, r0, #20
 8010130:	f100 0210 	add.w	r2, r0, #16
 8010134:	4618      	mov	r0, r3
 8010136:	4553      	cmp	r3, sl
 8010138:	db33      	blt.n	80101a2 <__lshift+0xb6>
 801013a:	6920      	ldr	r0, [r4, #16]
 801013c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010140:	f104 0314 	add.w	r3, r4, #20
 8010144:	f019 091f 	ands.w	r9, r9, #31
 8010148:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801014c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010150:	d02b      	beq.n	80101aa <__lshift+0xbe>
 8010152:	f1c9 0e20 	rsb	lr, r9, #32
 8010156:	468a      	mov	sl, r1
 8010158:	2200      	movs	r2, #0
 801015a:	6818      	ldr	r0, [r3, #0]
 801015c:	fa00 f009 	lsl.w	r0, r0, r9
 8010160:	4310      	orrs	r0, r2
 8010162:	f84a 0b04 	str.w	r0, [sl], #4
 8010166:	f853 2b04 	ldr.w	r2, [r3], #4
 801016a:	459c      	cmp	ip, r3
 801016c:	fa22 f20e 	lsr.w	r2, r2, lr
 8010170:	d8f3      	bhi.n	801015a <__lshift+0x6e>
 8010172:	ebac 0304 	sub.w	r3, ip, r4
 8010176:	3b15      	subs	r3, #21
 8010178:	f023 0303 	bic.w	r3, r3, #3
 801017c:	3304      	adds	r3, #4
 801017e:	f104 0015 	add.w	r0, r4, #21
 8010182:	4560      	cmp	r0, ip
 8010184:	bf88      	it	hi
 8010186:	2304      	movhi	r3, #4
 8010188:	50ca      	str	r2, [r1, r3]
 801018a:	b10a      	cbz	r2, 8010190 <__lshift+0xa4>
 801018c:	f108 0602 	add.w	r6, r8, #2
 8010190:	3e01      	subs	r6, #1
 8010192:	4638      	mov	r0, r7
 8010194:	612e      	str	r6, [r5, #16]
 8010196:	4621      	mov	r1, r4
 8010198:	f7ff fd98 	bl	800fccc <_Bfree>
 801019c:	4628      	mov	r0, r5
 801019e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80101a2:	f842 0f04 	str.w	r0, [r2, #4]!
 80101a6:	3301      	adds	r3, #1
 80101a8:	e7c5      	b.n	8010136 <__lshift+0x4a>
 80101aa:	3904      	subs	r1, #4
 80101ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80101b0:	f841 2f04 	str.w	r2, [r1, #4]!
 80101b4:	459c      	cmp	ip, r3
 80101b6:	d8f9      	bhi.n	80101ac <__lshift+0xc0>
 80101b8:	e7ea      	b.n	8010190 <__lshift+0xa4>
 80101ba:	bf00      	nop
 80101bc:	08013bbc 	.word	0x08013bbc
 80101c0:	08013bcd 	.word	0x08013bcd

080101c4 <__mcmp>:
 80101c4:	690a      	ldr	r2, [r1, #16]
 80101c6:	4603      	mov	r3, r0
 80101c8:	6900      	ldr	r0, [r0, #16]
 80101ca:	1a80      	subs	r0, r0, r2
 80101cc:	b530      	push	{r4, r5, lr}
 80101ce:	d10e      	bne.n	80101ee <__mcmp+0x2a>
 80101d0:	3314      	adds	r3, #20
 80101d2:	3114      	adds	r1, #20
 80101d4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80101d8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80101dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80101e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80101e4:	4295      	cmp	r5, r2
 80101e6:	d003      	beq.n	80101f0 <__mcmp+0x2c>
 80101e8:	d205      	bcs.n	80101f6 <__mcmp+0x32>
 80101ea:	f04f 30ff 	mov.w	r0, #4294967295
 80101ee:	bd30      	pop	{r4, r5, pc}
 80101f0:	42a3      	cmp	r3, r4
 80101f2:	d3f3      	bcc.n	80101dc <__mcmp+0x18>
 80101f4:	e7fb      	b.n	80101ee <__mcmp+0x2a>
 80101f6:	2001      	movs	r0, #1
 80101f8:	e7f9      	b.n	80101ee <__mcmp+0x2a>
	...

080101fc <__mdiff>:
 80101fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010200:	4689      	mov	r9, r1
 8010202:	4606      	mov	r6, r0
 8010204:	4611      	mov	r1, r2
 8010206:	4648      	mov	r0, r9
 8010208:	4614      	mov	r4, r2
 801020a:	f7ff ffdb 	bl	80101c4 <__mcmp>
 801020e:	1e05      	subs	r5, r0, #0
 8010210:	d112      	bne.n	8010238 <__mdiff+0x3c>
 8010212:	4629      	mov	r1, r5
 8010214:	4630      	mov	r0, r6
 8010216:	f7ff fd19 	bl	800fc4c <_Balloc>
 801021a:	4602      	mov	r2, r0
 801021c:	b928      	cbnz	r0, 801022a <__mdiff+0x2e>
 801021e:	4b3f      	ldr	r3, [pc, #252]	@ (801031c <__mdiff+0x120>)
 8010220:	f240 2137 	movw	r1, #567	@ 0x237
 8010224:	483e      	ldr	r0, [pc, #248]	@ (8010320 <__mdiff+0x124>)
 8010226:	f7fe fe4f 	bl	800eec8 <__assert_func>
 801022a:	2301      	movs	r3, #1
 801022c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010230:	4610      	mov	r0, r2
 8010232:	b003      	add	sp, #12
 8010234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010238:	bfbc      	itt	lt
 801023a:	464b      	movlt	r3, r9
 801023c:	46a1      	movlt	r9, r4
 801023e:	4630      	mov	r0, r6
 8010240:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010244:	bfba      	itte	lt
 8010246:	461c      	movlt	r4, r3
 8010248:	2501      	movlt	r5, #1
 801024a:	2500      	movge	r5, #0
 801024c:	f7ff fcfe 	bl	800fc4c <_Balloc>
 8010250:	4602      	mov	r2, r0
 8010252:	b918      	cbnz	r0, 801025c <__mdiff+0x60>
 8010254:	4b31      	ldr	r3, [pc, #196]	@ (801031c <__mdiff+0x120>)
 8010256:	f240 2145 	movw	r1, #581	@ 0x245
 801025a:	e7e3      	b.n	8010224 <__mdiff+0x28>
 801025c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010260:	6926      	ldr	r6, [r4, #16]
 8010262:	60c5      	str	r5, [r0, #12]
 8010264:	f109 0310 	add.w	r3, r9, #16
 8010268:	f109 0514 	add.w	r5, r9, #20
 801026c:	f104 0e14 	add.w	lr, r4, #20
 8010270:	f100 0b14 	add.w	fp, r0, #20
 8010274:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010278:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801027c:	9301      	str	r3, [sp, #4]
 801027e:	46d9      	mov	r9, fp
 8010280:	f04f 0c00 	mov.w	ip, #0
 8010284:	9b01      	ldr	r3, [sp, #4]
 8010286:	f85e 0b04 	ldr.w	r0, [lr], #4
 801028a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801028e:	9301      	str	r3, [sp, #4]
 8010290:	fa1f f38a 	uxth.w	r3, sl
 8010294:	4619      	mov	r1, r3
 8010296:	b283      	uxth	r3, r0
 8010298:	1acb      	subs	r3, r1, r3
 801029a:	0c00      	lsrs	r0, r0, #16
 801029c:	4463      	add	r3, ip
 801029e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80102a2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80102a6:	b29b      	uxth	r3, r3
 80102a8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80102ac:	4576      	cmp	r6, lr
 80102ae:	f849 3b04 	str.w	r3, [r9], #4
 80102b2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80102b6:	d8e5      	bhi.n	8010284 <__mdiff+0x88>
 80102b8:	1b33      	subs	r3, r6, r4
 80102ba:	3b15      	subs	r3, #21
 80102bc:	f023 0303 	bic.w	r3, r3, #3
 80102c0:	3415      	adds	r4, #21
 80102c2:	3304      	adds	r3, #4
 80102c4:	42a6      	cmp	r6, r4
 80102c6:	bf38      	it	cc
 80102c8:	2304      	movcc	r3, #4
 80102ca:	441d      	add	r5, r3
 80102cc:	445b      	add	r3, fp
 80102ce:	461e      	mov	r6, r3
 80102d0:	462c      	mov	r4, r5
 80102d2:	4544      	cmp	r4, r8
 80102d4:	d30e      	bcc.n	80102f4 <__mdiff+0xf8>
 80102d6:	f108 0103 	add.w	r1, r8, #3
 80102da:	1b49      	subs	r1, r1, r5
 80102dc:	f021 0103 	bic.w	r1, r1, #3
 80102e0:	3d03      	subs	r5, #3
 80102e2:	45a8      	cmp	r8, r5
 80102e4:	bf38      	it	cc
 80102e6:	2100      	movcc	r1, #0
 80102e8:	440b      	add	r3, r1
 80102ea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80102ee:	b191      	cbz	r1, 8010316 <__mdiff+0x11a>
 80102f0:	6117      	str	r7, [r2, #16]
 80102f2:	e79d      	b.n	8010230 <__mdiff+0x34>
 80102f4:	f854 1b04 	ldr.w	r1, [r4], #4
 80102f8:	46e6      	mov	lr, ip
 80102fa:	0c08      	lsrs	r0, r1, #16
 80102fc:	fa1c fc81 	uxtah	ip, ip, r1
 8010300:	4471      	add	r1, lr
 8010302:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010306:	b289      	uxth	r1, r1
 8010308:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801030c:	f846 1b04 	str.w	r1, [r6], #4
 8010310:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010314:	e7dd      	b.n	80102d2 <__mdiff+0xd6>
 8010316:	3f01      	subs	r7, #1
 8010318:	e7e7      	b.n	80102ea <__mdiff+0xee>
 801031a:	bf00      	nop
 801031c:	08013bbc 	.word	0x08013bbc
 8010320:	08013bcd 	.word	0x08013bcd

08010324 <__ulp>:
 8010324:	b082      	sub	sp, #8
 8010326:	ed8d 0b00 	vstr	d0, [sp]
 801032a:	9a01      	ldr	r2, [sp, #4]
 801032c:	4b0f      	ldr	r3, [pc, #60]	@ (801036c <__ulp+0x48>)
 801032e:	4013      	ands	r3, r2
 8010330:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010334:	2b00      	cmp	r3, #0
 8010336:	dc08      	bgt.n	801034a <__ulp+0x26>
 8010338:	425b      	negs	r3, r3
 801033a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801033e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010342:	da04      	bge.n	801034e <__ulp+0x2a>
 8010344:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010348:	4113      	asrs	r3, r2
 801034a:	2200      	movs	r2, #0
 801034c:	e008      	b.n	8010360 <__ulp+0x3c>
 801034e:	f1a2 0314 	sub.w	r3, r2, #20
 8010352:	2b1e      	cmp	r3, #30
 8010354:	bfda      	itte	le
 8010356:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801035a:	40da      	lsrle	r2, r3
 801035c:	2201      	movgt	r2, #1
 801035e:	2300      	movs	r3, #0
 8010360:	4619      	mov	r1, r3
 8010362:	4610      	mov	r0, r2
 8010364:	ec41 0b10 	vmov	d0, r0, r1
 8010368:	b002      	add	sp, #8
 801036a:	4770      	bx	lr
 801036c:	7ff00000 	.word	0x7ff00000

08010370 <__b2d>:
 8010370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010374:	6906      	ldr	r6, [r0, #16]
 8010376:	f100 0814 	add.w	r8, r0, #20
 801037a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801037e:	1f37      	subs	r7, r6, #4
 8010380:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010384:	4610      	mov	r0, r2
 8010386:	f7ff fd53 	bl	800fe30 <__hi0bits>
 801038a:	f1c0 0320 	rsb	r3, r0, #32
 801038e:	280a      	cmp	r0, #10
 8010390:	600b      	str	r3, [r1, #0]
 8010392:	491b      	ldr	r1, [pc, #108]	@ (8010400 <__b2d+0x90>)
 8010394:	dc15      	bgt.n	80103c2 <__b2d+0x52>
 8010396:	f1c0 0c0b 	rsb	ip, r0, #11
 801039a:	fa22 f30c 	lsr.w	r3, r2, ip
 801039e:	45b8      	cmp	r8, r7
 80103a0:	ea43 0501 	orr.w	r5, r3, r1
 80103a4:	bf34      	ite	cc
 80103a6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80103aa:	2300      	movcs	r3, #0
 80103ac:	3015      	adds	r0, #21
 80103ae:	fa02 f000 	lsl.w	r0, r2, r0
 80103b2:	fa23 f30c 	lsr.w	r3, r3, ip
 80103b6:	4303      	orrs	r3, r0
 80103b8:	461c      	mov	r4, r3
 80103ba:	ec45 4b10 	vmov	d0, r4, r5
 80103be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80103c2:	45b8      	cmp	r8, r7
 80103c4:	bf3a      	itte	cc
 80103c6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80103ca:	f1a6 0708 	subcc.w	r7, r6, #8
 80103ce:	2300      	movcs	r3, #0
 80103d0:	380b      	subs	r0, #11
 80103d2:	d012      	beq.n	80103fa <__b2d+0x8a>
 80103d4:	f1c0 0120 	rsb	r1, r0, #32
 80103d8:	fa23 f401 	lsr.w	r4, r3, r1
 80103dc:	4082      	lsls	r2, r0
 80103de:	4322      	orrs	r2, r4
 80103e0:	4547      	cmp	r7, r8
 80103e2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80103e6:	bf8c      	ite	hi
 80103e8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80103ec:	2200      	movls	r2, #0
 80103ee:	4083      	lsls	r3, r0
 80103f0:	40ca      	lsrs	r2, r1
 80103f2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80103f6:	4313      	orrs	r3, r2
 80103f8:	e7de      	b.n	80103b8 <__b2d+0x48>
 80103fa:	ea42 0501 	orr.w	r5, r2, r1
 80103fe:	e7db      	b.n	80103b8 <__b2d+0x48>
 8010400:	3ff00000 	.word	0x3ff00000

08010404 <__d2b>:
 8010404:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010408:	460f      	mov	r7, r1
 801040a:	2101      	movs	r1, #1
 801040c:	ec59 8b10 	vmov	r8, r9, d0
 8010410:	4616      	mov	r6, r2
 8010412:	f7ff fc1b 	bl	800fc4c <_Balloc>
 8010416:	4604      	mov	r4, r0
 8010418:	b930      	cbnz	r0, 8010428 <__d2b+0x24>
 801041a:	4602      	mov	r2, r0
 801041c:	4b23      	ldr	r3, [pc, #140]	@ (80104ac <__d2b+0xa8>)
 801041e:	4824      	ldr	r0, [pc, #144]	@ (80104b0 <__d2b+0xac>)
 8010420:	f240 310f 	movw	r1, #783	@ 0x30f
 8010424:	f7fe fd50 	bl	800eec8 <__assert_func>
 8010428:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801042c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010430:	b10d      	cbz	r5, 8010436 <__d2b+0x32>
 8010432:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010436:	9301      	str	r3, [sp, #4]
 8010438:	f1b8 0300 	subs.w	r3, r8, #0
 801043c:	d023      	beq.n	8010486 <__d2b+0x82>
 801043e:	4668      	mov	r0, sp
 8010440:	9300      	str	r3, [sp, #0]
 8010442:	f7ff fd14 	bl	800fe6e <__lo0bits>
 8010446:	e9dd 1200 	ldrd	r1, r2, [sp]
 801044a:	b1d0      	cbz	r0, 8010482 <__d2b+0x7e>
 801044c:	f1c0 0320 	rsb	r3, r0, #32
 8010450:	fa02 f303 	lsl.w	r3, r2, r3
 8010454:	430b      	orrs	r3, r1
 8010456:	40c2      	lsrs	r2, r0
 8010458:	6163      	str	r3, [r4, #20]
 801045a:	9201      	str	r2, [sp, #4]
 801045c:	9b01      	ldr	r3, [sp, #4]
 801045e:	61a3      	str	r3, [r4, #24]
 8010460:	2b00      	cmp	r3, #0
 8010462:	bf0c      	ite	eq
 8010464:	2201      	moveq	r2, #1
 8010466:	2202      	movne	r2, #2
 8010468:	6122      	str	r2, [r4, #16]
 801046a:	b1a5      	cbz	r5, 8010496 <__d2b+0x92>
 801046c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010470:	4405      	add	r5, r0
 8010472:	603d      	str	r5, [r7, #0]
 8010474:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010478:	6030      	str	r0, [r6, #0]
 801047a:	4620      	mov	r0, r4
 801047c:	b003      	add	sp, #12
 801047e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010482:	6161      	str	r1, [r4, #20]
 8010484:	e7ea      	b.n	801045c <__d2b+0x58>
 8010486:	a801      	add	r0, sp, #4
 8010488:	f7ff fcf1 	bl	800fe6e <__lo0bits>
 801048c:	9b01      	ldr	r3, [sp, #4]
 801048e:	6163      	str	r3, [r4, #20]
 8010490:	3020      	adds	r0, #32
 8010492:	2201      	movs	r2, #1
 8010494:	e7e8      	b.n	8010468 <__d2b+0x64>
 8010496:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801049a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801049e:	6038      	str	r0, [r7, #0]
 80104a0:	6918      	ldr	r0, [r3, #16]
 80104a2:	f7ff fcc5 	bl	800fe30 <__hi0bits>
 80104a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80104aa:	e7e5      	b.n	8010478 <__d2b+0x74>
 80104ac:	08013bbc 	.word	0x08013bbc
 80104b0:	08013bcd 	.word	0x08013bcd

080104b4 <__ratio>:
 80104b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104b8:	b085      	sub	sp, #20
 80104ba:	e9cd 1000 	strd	r1, r0, [sp]
 80104be:	a902      	add	r1, sp, #8
 80104c0:	f7ff ff56 	bl	8010370 <__b2d>
 80104c4:	9800      	ldr	r0, [sp, #0]
 80104c6:	a903      	add	r1, sp, #12
 80104c8:	ec55 4b10 	vmov	r4, r5, d0
 80104cc:	f7ff ff50 	bl	8010370 <__b2d>
 80104d0:	9b01      	ldr	r3, [sp, #4]
 80104d2:	6919      	ldr	r1, [r3, #16]
 80104d4:	9b00      	ldr	r3, [sp, #0]
 80104d6:	691b      	ldr	r3, [r3, #16]
 80104d8:	1ac9      	subs	r1, r1, r3
 80104da:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80104de:	1a9b      	subs	r3, r3, r2
 80104e0:	ec5b ab10 	vmov	sl, fp, d0
 80104e4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80104e8:	2b00      	cmp	r3, #0
 80104ea:	bfce      	itee	gt
 80104ec:	462a      	movgt	r2, r5
 80104ee:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80104f2:	465a      	movle	r2, fp
 80104f4:	462f      	mov	r7, r5
 80104f6:	46d9      	mov	r9, fp
 80104f8:	bfcc      	ite	gt
 80104fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80104fe:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8010502:	464b      	mov	r3, r9
 8010504:	4652      	mov	r2, sl
 8010506:	4620      	mov	r0, r4
 8010508:	4639      	mov	r1, r7
 801050a:	f7f0 f9c7 	bl	800089c <__aeabi_ddiv>
 801050e:	ec41 0b10 	vmov	d0, r0, r1
 8010512:	b005      	add	sp, #20
 8010514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010518 <__copybits>:
 8010518:	3901      	subs	r1, #1
 801051a:	b570      	push	{r4, r5, r6, lr}
 801051c:	1149      	asrs	r1, r1, #5
 801051e:	6914      	ldr	r4, [r2, #16]
 8010520:	3101      	adds	r1, #1
 8010522:	f102 0314 	add.w	r3, r2, #20
 8010526:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801052a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801052e:	1f05      	subs	r5, r0, #4
 8010530:	42a3      	cmp	r3, r4
 8010532:	d30c      	bcc.n	801054e <__copybits+0x36>
 8010534:	1aa3      	subs	r3, r4, r2
 8010536:	3b11      	subs	r3, #17
 8010538:	f023 0303 	bic.w	r3, r3, #3
 801053c:	3211      	adds	r2, #17
 801053e:	42a2      	cmp	r2, r4
 8010540:	bf88      	it	hi
 8010542:	2300      	movhi	r3, #0
 8010544:	4418      	add	r0, r3
 8010546:	2300      	movs	r3, #0
 8010548:	4288      	cmp	r0, r1
 801054a:	d305      	bcc.n	8010558 <__copybits+0x40>
 801054c:	bd70      	pop	{r4, r5, r6, pc}
 801054e:	f853 6b04 	ldr.w	r6, [r3], #4
 8010552:	f845 6f04 	str.w	r6, [r5, #4]!
 8010556:	e7eb      	b.n	8010530 <__copybits+0x18>
 8010558:	f840 3b04 	str.w	r3, [r0], #4
 801055c:	e7f4      	b.n	8010548 <__copybits+0x30>

0801055e <__any_on>:
 801055e:	f100 0214 	add.w	r2, r0, #20
 8010562:	6900      	ldr	r0, [r0, #16]
 8010564:	114b      	asrs	r3, r1, #5
 8010566:	4298      	cmp	r0, r3
 8010568:	b510      	push	{r4, lr}
 801056a:	db11      	blt.n	8010590 <__any_on+0x32>
 801056c:	dd0a      	ble.n	8010584 <__any_on+0x26>
 801056e:	f011 011f 	ands.w	r1, r1, #31
 8010572:	d007      	beq.n	8010584 <__any_on+0x26>
 8010574:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010578:	fa24 f001 	lsr.w	r0, r4, r1
 801057c:	fa00 f101 	lsl.w	r1, r0, r1
 8010580:	428c      	cmp	r4, r1
 8010582:	d10b      	bne.n	801059c <__any_on+0x3e>
 8010584:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010588:	4293      	cmp	r3, r2
 801058a:	d803      	bhi.n	8010594 <__any_on+0x36>
 801058c:	2000      	movs	r0, #0
 801058e:	bd10      	pop	{r4, pc}
 8010590:	4603      	mov	r3, r0
 8010592:	e7f7      	b.n	8010584 <__any_on+0x26>
 8010594:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010598:	2900      	cmp	r1, #0
 801059a:	d0f5      	beq.n	8010588 <__any_on+0x2a>
 801059c:	2001      	movs	r0, #1
 801059e:	e7f6      	b.n	801058e <__any_on+0x30>

080105a0 <sulp>:
 80105a0:	b570      	push	{r4, r5, r6, lr}
 80105a2:	4604      	mov	r4, r0
 80105a4:	460d      	mov	r5, r1
 80105a6:	ec45 4b10 	vmov	d0, r4, r5
 80105aa:	4616      	mov	r6, r2
 80105ac:	f7ff feba 	bl	8010324 <__ulp>
 80105b0:	ec51 0b10 	vmov	r0, r1, d0
 80105b4:	b17e      	cbz	r6, 80105d6 <sulp+0x36>
 80105b6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80105ba:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80105be:	2b00      	cmp	r3, #0
 80105c0:	dd09      	ble.n	80105d6 <sulp+0x36>
 80105c2:	051b      	lsls	r3, r3, #20
 80105c4:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80105c8:	2400      	movs	r4, #0
 80105ca:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80105ce:	4622      	mov	r2, r4
 80105d0:	462b      	mov	r3, r5
 80105d2:	f7f0 f839 	bl	8000648 <__aeabi_dmul>
 80105d6:	ec41 0b10 	vmov	d0, r0, r1
 80105da:	bd70      	pop	{r4, r5, r6, pc}
 80105dc:	0000      	movs	r0, r0
	...

080105e0 <_strtod_l>:
 80105e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105e4:	b09f      	sub	sp, #124	@ 0x7c
 80105e6:	460c      	mov	r4, r1
 80105e8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80105ea:	2200      	movs	r2, #0
 80105ec:	921a      	str	r2, [sp, #104]	@ 0x68
 80105ee:	9005      	str	r0, [sp, #20]
 80105f0:	f04f 0a00 	mov.w	sl, #0
 80105f4:	f04f 0b00 	mov.w	fp, #0
 80105f8:	460a      	mov	r2, r1
 80105fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80105fc:	7811      	ldrb	r1, [r2, #0]
 80105fe:	292b      	cmp	r1, #43	@ 0x2b
 8010600:	d04a      	beq.n	8010698 <_strtod_l+0xb8>
 8010602:	d838      	bhi.n	8010676 <_strtod_l+0x96>
 8010604:	290d      	cmp	r1, #13
 8010606:	d832      	bhi.n	801066e <_strtod_l+0x8e>
 8010608:	2908      	cmp	r1, #8
 801060a:	d832      	bhi.n	8010672 <_strtod_l+0x92>
 801060c:	2900      	cmp	r1, #0
 801060e:	d03b      	beq.n	8010688 <_strtod_l+0xa8>
 8010610:	2200      	movs	r2, #0
 8010612:	920e      	str	r2, [sp, #56]	@ 0x38
 8010614:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8010616:	782a      	ldrb	r2, [r5, #0]
 8010618:	2a30      	cmp	r2, #48	@ 0x30
 801061a:	f040 80b2 	bne.w	8010782 <_strtod_l+0x1a2>
 801061e:	786a      	ldrb	r2, [r5, #1]
 8010620:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010624:	2a58      	cmp	r2, #88	@ 0x58
 8010626:	d16e      	bne.n	8010706 <_strtod_l+0x126>
 8010628:	9302      	str	r3, [sp, #8]
 801062a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801062c:	9301      	str	r3, [sp, #4]
 801062e:	ab1a      	add	r3, sp, #104	@ 0x68
 8010630:	9300      	str	r3, [sp, #0]
 8010632:	4a8f      	ldr	r2, [pc, #572]	@ (8010870 <_strtod_l+0x290>)
 8010634:	9805      	ldr	r0, [sp, #20]
 8010636:	ab1b      	add	r3, sp, #108	@ 0x6c
 8010638:	a919      	add	r1, sp, #100	@ 0x64
 801063a:	f001 fdcf 	bl	80121dc <__gethex>
 801063e:	f010 060f 	ands.w	r6, r0, #15
 8010642:	4604      	mov	r4, r0
 8010644:	d005      	beq.n	8010652 <_strtod_l+0x72>
 8010646:	2e06      	cmp	r6, #6
 8010648:	d128      	bne.n	801069c <_strtod_l+0xbc>
 801064a:	3501      	adds	r5, #1
 801064c:	2300      	movs	r3, #0
 801064e:	9519      	str	r5, [sp, #100]	@ 0x64
 8010650:	930e      	str	r3, [sp, #56]	@ 0x38
 8010652:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010654:	2b00      	cmp	r3, #0
 8010656:	f040 858e 	bne.w	8011176 <_strtod_l+0xb96>
 801065a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801065c:	b1cb      	cbz	r3, 8010692 <_strtod_l+0xb2>
 801065e:	4652      	mov	r2, sl
 8010660:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8010664:	ec43 2b10 	vmov	d0, r2, r3
 8010668:	b01f      	add	sp, #124	@ 0x7c
 801066a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801066e:	2920      	cmp	r1, #32
 8010670:	d1ce      	bne.n	8010610 <_strtod_l+0x30>
 8010672:	3201      	adds	r2, #1
 8010674:	e7c1      	b.n	80105fa <_strtod_l+0x1a>
 8010676:	292d      	cmp	r1, #45	@ 0x2d
 8010678:	d1ca      	bne.n	8010610 <_strtod_l+0x30>
 801067a:	2101      	movs	r1, #1
 801067c:	910e      	str	r1, [sp, #56]	@ 0x38
 801067e:	1c51      	adds	r1, r2, #1
 8010680:	9119      	str	r1, [sp, #100]	@ 0x64
 8010682:	7852      	ldrb	r2, [r2, #1]
 8010684:	2a00      	cmp	r2, #0
 8010686:	d1c5      	bne.n	8010614 <_strtod_l+0x34>
 8010688:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801068a:	9419      	str	r4, [sp, #100]	@ 0x64
 801068c:	2b00      	cmp	r3, #0
 801068e:	f040 8570 	bne.w	8011172 <_strtod_l+0xb92>
 8010692:	4652      	mov	r2, sl
 8010694:	465b      	mov	r3, fp
 8010696:	e7e5      	b.n	8010664 <_strtod_l+0x84>
 8010698:	2100      	movs	r1, #0
 801069a:	e7ef      	b.n	801067c <_strtod_l+0x9c>
 801069c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801069e:	b13a      	cbz	r2, 80106b0 <_strtod_l+0xd0>
 80106a0:	2135      	movs	r1, #53	@ 0x35
 80106a2:	a81c      	add	r0, sp, #112	@ 0x70
 80106a4:	f7ff ff38 	bl	8010518 <__copybits>
 80106a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80106aa:	9805      	ldr	r0, [sp, #20]
 80106ac:	f7ff fb0e 	bl	800fccc <_Bfree>
 80106b0:	3e01      	subs	r6, #1
 80106b2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80106b4:	2e04      	cmp	r6, #4
 80106b6:	d806      	bhi.n	80106c6 <_strtod_l+0xe6>
 80106b8:	e8df f006 	tbb	[pc, r6]
 80106bc:	201d0314 	.word	0x201d0314
 80106c0:	14          	.byte	0x14
 80106c1:	00          	.byte	0x00
 80106c2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80106c6:	05e1      	lsls	r1, r4, #23
 80106c8:	bf48      	it	mi
 80106ca:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80106ce:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80106d2:	0d1b      	lsrs	r3, r3, #20
 80106d4:	051b      	lsls	r3, r3, #20
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d1bb      	bne.n	8010652 <_strtod_l+0x72>
 80106da:	f7fe fba7 	bl	800ee2c <__errno>
 80106de:	2322      	movs	r3, #34	@ 0x22
 80106e0:	6003      	str	r3, [r0, #0]
 80106e2:	e7b6      	b.n	8010652 <_strtod_l+0x72>
 80106e4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80106e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80106ec:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80106f0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80106f4:	e7e7      	b.n	80106c6 <_strtod_l+0xe6>
 80106f6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010878 <_strtod_l+0x298>
 80106fa:	e7e4      	b.n	80106c6 <_strtod_l+0xe6>
 80106fc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010700:	f04f 3aff 	mov.w	sl, #4294967295
 8010704:	e7df      	b.n	80106c6 <_strtod_l+0xe6>
 8010706:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010708:	1c5a      	adds	r2, r3, #1
 801070a:	9219      	str	r2, [sp, #100]	@ 0x64
 801070c:	785b      	ldrb	r3, [r3, #1]
 801070e:	2b30      	cmp	r3, #48	@ 0x30
 8010710:	d0f9      	beq.n	8010706 <_strtod_l+0x126>
 8010712:	2b00      	cmp	r3, #0
 8010714:	d09d      	beq.n	8010652 <_strtod_l+0x72>
 8010716:	2301      	movs	r3, #1
 8010718:	2700      	movs	r7, #0
 801071a:	9308      	str	r3, [sp, #32]
 801071c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801071e:	930c      	str	r3, [sp, #48]	@ 0x30
 8010720:	970b      	str	r7, [sp, #44]	@ 0x2c
 8010722:	46b9      	mov	r9, r7
 8010724:	220a      	movs	r2, #10
 8010726:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8010728:	7805      	ldrb	r5, [r0, #0]
 801072a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801072e:	b2d9      	uxtb	r1, r3
 8010730:	2909      	cmp	r1, #9
 8010732:	d928      	bls.n	8010786 <_strtod_l+0x1a6>
 8010734:	494f      	ldr	r1, [pc, #316]	@ (8010874 <_strtod_l+0x294>)
 8010736:	2201      	movs	r2, #1
 8010738:	f7fe fb0c 	bl	800ed54 <strncmp>
 801073c:	2800      	cmp	r0, #0
 801073e:	d032      	beq.n	80107a6 <_strtod_l+0x1c6>
 8010740:	2000      	movs	r0, #0
 8010742:	462a      	mov	r2, r5
 8010744:	900a      	str	r0, [sp, #40]	@ 0x28
 8010746:	464d      	mov	r5, r9
 8010748:	4603      	mov	r3, r0
 801074a:	2a65      	cmp	r2, #101	@ 0x65
 801074c:	d001      	beq.n	8010752 <_strtod_l+0x172>
 801074e:	2a45      	cmp	r2, #69	@ 0x45
 8010750:	d114      	bne.n	801077c <_strtod_l+0x19c>
 8010752:	b91d      	cbnz	r5, 801075c <_strtod_l+0x17c>
 8010754:	9a08      	ldr	r2, [sp, #32]
 8010756:	4302      	orrs	r2, r0
 8010758:	d096      	beq.n	8010688 <_strtod_l+0xa8>
 801075a:	2500      	movs	r5, #0
 801075c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801075e:	1c62      	adds	r2, r4, #1
 8010760:	9219      	str	r2, [sp, #100]	@ 0x64
 8010762:	7862      	ldrb	r2, [r4, #1]
 8010764:	2a2b      	cmp	r2, #43	@ 0x2b
 8010766:	d07a      	beq.n	801085e <_strtod_l+0x27e>
 8010768:	2a2d      	cmp	r2, #45	@ 0x2d
 801076a:	d07e      	beq.n	801086a <_strtod_l+0x28a>
 801076c:	f04f 0c00 	mov.w	ip, #0
 8010770:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8010774:	2909      	cmp	r1, #9
 8010776:	f240 8085 	bls.w	8010884 <_strtod_l+0x2a4>
 801077a:	9419      	str	r4, [sp, #100]	@ 0x64
 801077c:	f04f 0800 	mov.w	r8, #0
 8010780:	e0a5      	b.n	80108ce <_strtod_l+0x2ee>
 8010782:	2300      	movs	r3, #0
 8010784:	e7c8      	b.n	8010718 <_strtod_l+0x138>
 8010786:	f1b9 0f08 	cmp.w	r9, #8
 801078a:	bfd8      	it	le
 801078c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 801078e:	f100 0001 	add.w	r0, r0, #1
 8010792:	bfda      	itte	le
 8010794:	fb02 3301 	mlale	r3, r2, r1, r3
 8010798:	930b      	strle	r3, [sp, #44]	@ 0x2c
 801079a:	fb02 3707 	mlagt	r7, r2, r7, r3
 801079e:	f109 0901 	add.w	r9, r9, #1
 80107a2:	9019      	str	r0, [sp, #100]	@ 0x64
 80107a4:	e7bf      	b.n	8010726 <_strtod_l+0x146>
 80107a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80107a8:	1c5a      	adds	r2, r3, #1
 80107aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80107ac:	785a      	ldrb	r2, [r3, #1]
 80107ae:	f1b9 0f00 	cmp.w	r9, #0
 80107b2:	d03b      	beq.n	801082c <_strtod_l+0x24c>
 80107b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80107b6:	464d      	mov	r5, r9
 80107b8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80107bc:	2b09      	cmp	r3, #9
 80107be:	d912      	bls.n	80107e6 <_strtod_l+0x206>
 80107c0:	2301      	movs	r3, #1
 80107c2:	e7c2      	b.n	801074a <_strtod_l+0x16a>
 80107c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80107c6:	1c5a      	adds	r2, r3, #1
 80107c8:	9219      	str	r2, [sp, #100]	@ 0x64
 80107ca:	785a      	ldrb	r2, [r3, #1]
 80107cc:	3001      	adds	r0, #1
 80107ce:	2a30      	cmp	r2, #48	@ 0x30
 80107d0:	d0f8      	beq.n	80107c4 <_strtod_l+0x1e4>
 80107d2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80107d6:	2b08      	cmp	r3, #8
 80107d8:	f200 84d2 	bhi.w	8011180 <_strtod_l+0xba0>
 80107dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80107de:	900a      	str	r0, [sp, #40]	@ 0x28
 80107e0:	2000      	movs	r0, #0
 80107e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80107e4:	4605      	mov	r5, r0
 80107e6:	3a30      	subs	r2, #48	@ 0x30
 80107e8:	f100 0301 	add.w	r3, r0, #1
 80107ec:	d018      	beq.n	8010820 <_strtod_l+0x240>
 80107ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80107f0:	4419      	add	r1, r3
 80107f2:	910a      	str	r1, [sp, #40]	@ 0x28
 80107f4:	462e      	mov	r6, r5
 80107f6:	f04f 0e0a 	mov.w	lr, #10
 80107fa:	1c71      	adds	r1, r6, #1
 80107fc:	eba1 0c05 	sub.w	ip, r1, r5
 8010800:	4563      	cmp	r3, ip
 8010802:	dc15      	bgt.n	8010830 <_strtod_l+0x250>
 8010804:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8010808:	182b      	adds	r3, r5, r0
 801080a:	2b08      	cmp	r3, #8
 801080c:	f105 0501 	add.w	r5, r5, #1
 8010810:	4405      	add	r5, r0
 8010812:	dc1a      	bgt.n	801084a <_strtod_l+0x26a>
 8010814:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010816:	230a      	movs	r3, #10
 8010818:	fb03 2301 	mla	r3, r3, r1, r2
 801081c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801081e:	2300      	movs	r3, #0
 8010820:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010822:	1c51      	adds	r1, r2, #1
 8010824:	9119      	str	r1, [sp, #100]	@ 0x64
 8010826:	7852      	ldrb	r2, [r2, #1]
 8010828:	4618      	mov	r0, r3
 801082a:	e7c5      	b.n	80107b8 <_strtod_l+0x1d8>
 801082c:	4648      	mov	r0, r9
 801082e:	e7ce      	b.n	80107ce <_strtod_l+0x1ee>
 8010830:	2e08      	cmp	r6, #8
 8010832:	dc05      	bgt.n	8010840 <_strtod_l+0x260>
 8010834:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010836:	fb0e f606 	mul.w	r6, lr, r6
 801083a:	960b      	str	r6, [sp, #44]	@ 0x2c
 801083c:	460e      	mov	r6, r1
 801083e:	e7dc      	b.n	80107fa <_strtod_l+0x21a>
 8010840:	2910      	cmp	r1, #16
 8010842:	bfd8      	it	le
 8010844:	fb0e f707 	mulle.w	r7, lr, r7
 8010848:	e7f8      	b.n	801083c <_strtod_l+0x25c>
 801084a:	2b0f      	cmp	r3, #15
 801084c:	bfdc      	itt	le
 801084e:	230a      	movle	r3, #10
 8010850:	fb03 2707 	mlale	r7, r3, r7, r2
 8010854:	e7e3      	b.n	801081e <_strtod_l+0x23e>
 8010856:	2300      	movs	r3, #0
 8010858:	930a      	str	r3, [sp, #40]	@ 0x28
 801085a:	2301      	movs	r3, #1
 801085c:	e77a      	b.n	8010754 <_strtod_l+0x174>
 801085e:	f04f 0c00 	mov.w	ip, #0
 8010862:	1ca2      	adds	r2, r4, #2
 8010864:	9219      	str	r2, [sp, #100]	@ 0x64
 8010866:	78a2      	ldrb	r2, [r4, #2]
 8010868:	e782      	b.n	8010770 <_strtod_l+0x190>
 801086a:	f04f 0c01 	mov.w	ip, #1
 801086e:	e7f8      	b.n	8010862 <_strtod_l+0x282>
 8010870:	08013dcc 	.word	0x08013dcc
 8010874:	08013c26 	.word	0x08013c26
 8010878:	7ff00000 	.word	0x7ff00000
 801087c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801087e:	1c51      	adds	r1, r2, #1
 8010880:	9119      	str	r1, [sp, #100]	@ 0x64
 8010882:	7852      	ldrb	r2, [r2, #1]
 8010884:	2a30      	cmp	r2, #48	@ 0x30
 8010886:	d0f9      	beq.n	801087c <_strtod_l+0x29c>
 8010888:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801088c:	2908      	cmp	r1, #8
 801088e:	f63f af75 	bhi.w	801077c <_strtod_l+0x19c>
 8010892:	3a30      	subs	r2, #48	@ 0x30
 8010894:	9209      	str	r2, [sp, #36]	@ 0x24
 8010896:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010898:	920f      	str	r2, [sp, #60]	@ 0x3c
 801089a:	f04f 080a 	mov.w	r8, #10
 801089e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80108a0:	1c56      	adds	r6, r2, #1
 80108a2:	9619      	str	r6, [sp, #100]	@ 0x64
 80108a4:	7852      	ldrb	r2, [r2, #1]
 80108a6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80108aa:	f1be 0f09 	cmp.w	lr, #9
 80108ae:	d939      	bls.n	8010924 <_strtod_l+0x344>
 80108b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80108b2:	1a76      	subs	r6, r6, r1
 80108b4:	2e08      	cmp	r6, #8
 80108b6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80108ba:	dc03      	bgt.n	80108c4 <_strtod_l+0x2e4>
 80108bc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80108be:	4588      	cmp	r8, r1
 80108c0:	bfa8      	it	ge
 80108c2:	4688      	movge	r8, r1
 80108c4:	f1bc 0f00 	cmp.w	ip, #0
 80108c8:	d001      	beq.n	80108ce <_strtod_l+0x2ee>
 80108ca:	f1c8 0800 	rsb	r8, r8, #0
 80108ce:	2d00      	cmp	r5, #0
 80108d0:	d14e      	bne.n	8010970 <_strtod_l+0x390>
 80108d2:	9908      	ldr	r1, [sp, #32]
 80108d4:	4308      	orrs	r0, r1
 80108d6:	f47f aebc 	bne.w	8010652 <_strtod_l+0x72>
 80108da:	2b00      	cmp	r3, #0
 80108dc:	f47f aed4 	bne.w	8010688 <_strtod_l+0xa8>
 80108e0:	2a69      	cmp	r2, #105	@ 0x69
 80108e2:	d028      	beq.n	8010936 <_strtod_l+0x356>
 80108e4:	dc25      	bgt.n	8010932 <_strtod_l+0x352>
 80108e6:	2a49      	cmp	r2, #73	@ 0x49
 80108e8:	d025      	beq.n	8010936 <_strtod_l+0x356>
 80108ea:	2a4e      	cmp	r2, #78	@ 0x4e
 80108ec:	f47f aecc 	bne.w	8010688 <_strtod_l+0xa8>
 80108f0:	499a      	ldr	r1, [pc, #616]	@ (8010b5c <_strtod_l+0x57c>)
 80108f2:	a819      	add	r0, sp, #100	@ 0x64
 80108f4:	f001 fe94 	bl	8012620 <__match>
 80108f8:	2800      	cmp	r0, #0
 80108fa:	f43f aec5 	beq.w	8010688 <_strtod_l+0xa8>
 80108fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010900:	781b      	ldrb	r3, [r3, #0]
 8010902:	2b28      	cmp	r3, #40	@ 0x28
 8010904:	d12e      	bne.n	8010964 <_strtod_l+0x384>
 8010906:	4996      	ldr	r1, [pc, #600]	@ (8010b60 <_strtod_l+0x580>)
 8010908:	aa1c      	add	r2, sp, #112	@ 0x70
 801090a:	a819      	add	r0, sp, #100	@ 0x64
 801090c:	f001 fe9c 	bl	8012648 <__hexnan>
 8010910:	2805      	cmp	r0, #5
 8010912:	d127      	bne.n	8010964 <_strtod_l+0x384>
 8010914:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010916:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801091a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801091e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010922:	e696      	b.n	8010652 <_strtod_l+0x72>
 8010924:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010926:	fb08 2101 	mla	r1, r8, r1, r2
 801092a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801092e:	9209      	str	r2, [sp, #36]	@ 0x24
 8010930:	e7b5      	b.n	801089e <_strtod_l+0x2be>
 8010932:	2a6e      	cmp	r2, #110	@ 0x6e
 8010934:	e7da      	b.n	80108ec <_strtod_l+0x30c>
 8010936:	498b      	ldr	r1, [pc, #556]	@ (8010b64 <_strtod_l+0x584>)
 8010938:	a819      	add	r0, sp, #100	@ 0x64
 801093a:	f001 fe71 	bl	8012620 <__match>
 801093e:	2800      	cmp	r0, #0
 8010940:	f43f aea2 	beq.w	8010688 <_strtod_l+0xa8>
 8010944:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010946:	4988      	ldr	r1, [pc, #544]	@ (8010b68 <_strtod_l+0x588>)
 8010948:	3b01      	subs	r3, #1
 801094a:	a819      	add	r0, sp, #100	@ 0x64
 801094c:	9319      	str	r3, [sp, #100]	@ 0x64
 801094e:	f001 fe67 	bl	8012620 <__match>
 8010952:	b910      	cbnz	r0, 801095a <_strtod_l+0x37a>
 8010954:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010956:	3301      	adds	r3, #1
 8010958:	9319      	str	r3, [sp, #100]	@ 0x64
 801095a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8010b78 <_strtod_l+0x598>
 801095e:	f04f 0a00 	mov.w	sl, #0
 8010962:	e676      	b.n	8010652 <_strtod_l+0x72>
 8010964:	4881      	ldr	r0, [pc, #516]	@ (8010b6c <_strtod_l+0x58c>)
 8010966:	f001 fbaf 	bl	80120c8 <nan>
 801096a:	ec5b ab10 	vmov	sl, fp, d0
 801096e:	e670      	b.n	8010652 <_strtod_l+0x72>
 8010970:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010972:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8010974:	eba8 0303 	sub.w	r3, r8, r3
 8010978:	f1b9 0f00 	cmp.w	r9, #0
 801097c:	bf08      	it	eq
 801097e:	46a9      	moveq	r9, r5
 8010980:	2d10      	cmp	r5, #16
 8010982:	9309      	str	r3, [sp, #36]	@ 0x24
 8010984:	462c      	mov	r4, r5
 8010986:	bfa8      	it	ge
 8010988:	2410      	movge	r4, #16
 801098a:	f7ef fde3 	bl	8000554 <__aeabi_ui2d>
 801098e:	2d09      	cmp	r5, #9
 8010990:	4682      	mov	sl, r0
 8010992:	468b      	mov	fp, r1
 8010994:	dc13      	bgt.n	80109be <_strtod_l+0x3de>
 8010996:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010998:	2b00      	cmp	r3, #0
 801099a:	f43f ae5a 	beq.w	8010652 <_strtod_l+0x72>
 801099e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109a0:	dd78      	ble.n	8010a94 <_strtod_l+0x4b4>
 80109a2:	2b16      	cmp	r3, #22
 80109a4:	dc5f      	bgt.n	8010a66 <_strtod_l+0x486>
 80109a6:	4972      	ldr	r1, [pc, #456]	@ (8010b70 <_strtod_l+0x590>)
 80109a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80109ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80109b0:	4652      	mov	r2, sl
 80109b2:	465b      	mov	r3, fp
 80109b4:	f7ef fe48 	bl	8000648 <__aeabi_dmul>
 80109b8:	4682      	mov	sl, r0
 80109ba:	468b      	mov	fp, r1
 80109bc:	e649      	b.n	8010652 <_strtod_l+0x72>
 80109be:	4b6c      	ldr	r3, [pc, #432]	@ (8010b70 <_strtod_l+0x590>)
 80109c0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80109c4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80109c8:	f7ef fe3e 	bl	8000648 <__aeabi_dmul>
 80109cc:	4682      	mov	sl, r0
 80109ce:	4638      	mov	r0, r7
 80109d0:	468b      	mov	fp, r1
 80109d2:	f7ef fdbf 	bl	8000554 <__aeabi_ui2d>
 80109d6:	4602      	mov	r2, r0
 80109d8:	460b      	mov	r3, r1
 80109da:	4650      	mov	r0, sl
 80109dc:	4659      	mov	r1, fp
 80109de:	f7ef fc7d 	bl	80002dc <__adddf3>
 80109e2:	2d0f      	cmp	r5, #15
 80109e4:	4682      	mov	sl, r0
 80109e6:	468b      	mov	fp, r1
 80109e8:	ddd5      	ble.n	8010996 <_strtod_l+0x3b6>
 80109ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80109ec:	1b2c      	subs	r4, r5, r4
 80109ee:	441c      	add	r4, r3
 80109f0:	2c00      	cmp	r4, #0
 80109f2:	f340 8093 	ble.w	8010b1c <_strtod_l+0x53c>
 80109f6:	f014 030f 	ands.w	r3, r4, #15
 80109fa:	d00a      	beq.n	8010a12 <_strtod_l+0x432>
 80109fc:	495c      	ldr	r1, [pc, #368]	@ (8010b70 <_strtod_l+0x590>)
 80109fe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010a02:	4652      	mov	r2, sl
 8010a04:	465b      	mov	r3, fp
 8010a06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a0a:	f7ef fe1d 	bl	8000648 <__aeabi_dmul>
 8010a0e:	4682      	mov	sl, r0
 8010a10:	468b      	mov	fp, r1
 8010a12:	f034 040f 	bics.w	r4, r4, #15
 8010a16:	d073      	beq.n	8010b00 <_strtod_l+0x520>
 8010a18:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8010a1c:	dd49      	ble.n	8010ab2 <_strtod_l+0x4d2>
 8010a1e:	2400      	movs	r4, #0
 8010a20:	46a0      	mov	r8, r4
 8010a22:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010a24:	46a1      	mov	r9, r4
 8010a26:	9a05      	ldr	r2, [sp, #20]
 8010a28:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8010b78 <_strtod_l+0x598>
 8010a2c:	2322      	movs	r3, #34	@ 0x22
 8010a2e:	6013      	str	r3, [r2, #0]
 8010a30:	f04f 0a00 	mov.w	sl, #0
 8010a34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	f43f ae0b 	beq.w	8010652 <_strtod_l+0x72>
 8010a3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010a3e:	9805      	ldr	r0, [sp, #20]
 8010a40:	f7ff f944 	bl	800fccc <_Bfree>
 8010a44:	9805      	ldr	r0, [sp, #20]
 8010a46:	4649      	mov	r1, r9
 8010a48:	f7ff f940 	bl	800fccc <_Bfree>
 8010a4c:	9805      	ldr	r0, [sp, #20]
 8010a4e:	4641      	mov	r1, r8
 8010a50:	f7ff f93c 	bl	800fccc <_Bfree>
 8010a54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010a56:	9805      	ldr	r0, [sp, #20]
 8010a58:	f7ff f938 	bl	800fccc <_Bfree>
 8010a5c:	9805      	ldr	r0, [sp, #20]
 8010a5e:	4621      	mov	r1, r4
 8010a60:	f7ff f934 	bl	800fccc <_Bfree>
 8010a64:	e5f5      	b.n	8010652 <_strtod_l+0x72>
 8010a66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010a68:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8010a6c:	4293      	cmp	r3, r2
 8010a6e:	dbbc      	blt.n	80109ea <_strtod_l+0x40a>
 8010a70:	4c3f      	ldr	r4, [pc, #252]	@ (8010b70 <_strtod_l+0x590>)
 8010a72:	f1c5 050f 	rsb	r5, r5, #15
 8010a76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8010a7a:	4652      	mov	r2, sl
 8010a7c:	465b      	mov	r3, fp
 8010a7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010a82:	f7ef fde1 	bl	8000648 <__aeabi_dmul>
 8010a86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010a88:	1b5d      	subs	r5, r3, r5
 8010a8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8010a8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010a92:	e78f      	b.n	80109b4 <_strtod_l+0x3d4>
 8010a94:	3316      	adds	r3, #22
 8010a96:	dba8      	blt.n	80109ea <_strtod_l+0x40a>
 8010a98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010a9a:	eba3 0808 	sub.w	r8, r3, r8
 8010a9e:	4b34      	ldr	r3, [pc, #208]	@ (8010b70 <_strtod_l+0x590>)
 8010aa0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8010aa4:	e9d8 2300 	ldrd	r2, r3, [r8]
 8010aa8:	4650      	mov	r0, sl
 8010aaa:	4659      	mov	r1, fp
 8010aac:	f7ef fef6 	bl	800089c <__aeabi_ddiv>
 8010ab0:	e782      	b.n	80109b8 <_strtod_l+0x3d8>
 8010ab2:	2300      	movs	r3, #0
 8010ab4:	4f2f      	ldr	r7, [pc, #188]	@ (8010b74 <_strtod_l+0x594>)
 8010ab6:	1124      	asrs	r4, r4, #4
 8010ab8:	4650      	mov	r0, sl
 8010aba:	4659      	mov	r1, fp
 8010abc:	461e      	mov	r6, r3
 8010abe:	2c01      	cmp	r4, #1
 8010ac0:	dc21      	bgt.n	8010b06 <_strtod_l+0x526>
 8010ac2:	b10b      	cbz	r3, 8010ac8 <_strtod_l+0x4e8>
 8010ac4:	4682      	mov	sl, r0
 8010ac6:	468b      	mov	fp, r1
 8010ac8:	492a      	ldr	r1, [pc, #168]	@ (8010b74 <_strtod_l+0x594>)
 8010aca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8010ace:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8010ad2:	4652      	mov	r2, sl
 8010ad4:	465b      	mov	r3, fp
 8010ad6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ada:	f7ef fdb5 	bl	8000648 <__aeabi_dmul>
 8010ade:	4b26      	ldr	r3, [pc, #152]	@ (8010b78 <_strtod_l+0x598>)
 8010ae0:	460a      	mov	r2, r1
 8010ae2:	400b      	ands	r3, r1
 8010ae4:	4925      	ldr	r1, [pc, #148]	@ (8010b7c <_strtod_l+0x59c>)
 8010ae6:	428b      	cmp	r3, r1
 8010ae8:	4682      	mov	sl, r0
 8010aea:	d898      	bhi.n	8010a1e <_strtod_l+0x43e>
 8010aec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8010af0:	428b      	cmp	r3, r1
 8010af2:	bf86      	itte	hi
 8010af4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8010b80 <_strtod_l+0x5a0>
 8010af8:	f04f 3aff 	movhi.w	sl, #4294967295
 8010afc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8010b00:	2300      	movs	r3, #0
 8010b02:	9308      	str	r3, [sp, #32]
 8010b04:	e076      	b.n	8010bf4 <_strtod_l+0x614>
 8010b06:	07e2      	lsls	r2, r4, #31
 8010b08:	d504      	bpl.n	8010b14 <_strtod_l+0x534>
 8010b0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010b0e:	f7ef fd9b 	bl	8000648 <__aeabi_dmul>
 8010b12:	2301      	movs	r3, #1
 8010b14:	3601      	adds	r6, #1
 8010b16:	1064      	asrs	r4, r4, #1
 8010b18:	3708      	adds	r7, #8
 8010b1a:	e7d0      	b.n	8010abe <_strtod_l+0x4de>
 8010b1c:	d0f0      	beq.n	8010b00 <_strtod_l+0x520>
 8010b1e:	4264      	negs	r4, r4
 8010b20:	f014 020f 	ands.w	r2, r4, #15
 8010b24:	d00a      	beq.n	8010b3c <_strtod_l+0x55c>
 8010b26:	4b12      	ldr	r3, [pc, #72]	@ (8010b70 <_strtod_l+0x590>)
 8010b28:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010b2c:	4650      	mov	r0, sl
 8010b2e:	4659      	mov	r1, fp
 8010b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b34:	f7ef feb2 	bl	800089c <__aeabi_ddiv>
 8010b38:	4682      	mov	sl, r0
 8010b3a:	468b      	mov	fp, r1
 8010b3c:	1124      	asrs	r4, r4, #4
 8010b3e:	d0df      	beq.n	8010b00 <_strtod_l+0x520>
 8010b40:	2c1f      	cmp	r4, #31
 8010b42:	dd1f      	ble.n	8010b84 <_strtod_l+0x5a4>
 8010b44:	2400      	movs	r4, #0
 8010b46:	46a0      	mov	r8, r4
 8010b48:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010b4a:	46a1      	mov	r9, r4
 8010b4c:	9a05      	ldr	r2, [sp, #20]
 8010b4e:	2322      	movs	r3, #34	@ 0x22
 8010b50:	f04f 0a00 	mov.w	sl, #0
 8010b54:	f04f 0b00 	mov.w	fp, #0
 8010b58:	6013      	str	r3, [r2, #0]
 8010b5a:	e76b      	b.n	8010a34 <_strtod_l+0x454>
 8010b5c:	08013ada 	.word	0x08013ada
 8010b60:	08013db8 	.word	0x08013db8
 8010b64:	08013ad2 	.word	0x08013ad2
 8010b68:	08013b43 	.word	0x08013b43
 8010b6c:	08013b3f 	.word	0x08013b3f
 8010b70:	08013cf0 	.word	0x08013cf0
 8010b74:	08013cc8 	.word	0x08013cc8
 8010b78:	7ff00000 	.word	0x7ff00000
 8010b7c:	7ca00000 	.word	0x7ca00000
 8010b80:	7fefffff 	.word	0x7fefffff
 8010b84:	f014 0310 	ands.w	r3, r4, #16
 8010b88:	bf18      	it	ne
 8010b8a:	236a      	movne	r3, #106	@ 0x6a
 8010b8c:	4ea9      	ldr	r6, [pc, #676]	@ (8010e34 <_strtod_l+0x854>)
 8010b8e:	9308      	str	r3, [sp, #32]
 8010b90:	4650      	mov	r0, sl
 8010b92:	4659      	mov	r1, fp
 8010b94:	2300      	movs	r3, #0
 8010b96:	07e7      	lsls	r7, r4, #31
 8010b98:	d504      	bpl.n	8010ba4 <_strtod_l+0x5c4>
 8010b9a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8010b9e:	f7ef fd53 	bl	8000648 <__aeabi_dmul>
 8010ba2:	2301      	movs	r3, #1
 8010ba4:	1064      	asrs	r4, r4, #1
 8010ba6:	f106 0608 	add.w	r6, r6, #8
 8010baa:	d1f4      	bne.n	8010b96 <_strtod_l+0x5b6>
 8010bac:	b10b      	cbz	r3, 8010bb2 <_strtod_l+0x5d2>
 8010bae:	4682      	mov	sl, r0
 8010bb0:	468b      	mov	fp, r1
 8010bb2:	9b08      	ldr	r3, [sp, #32]
 8010bb4:	b1b3      	cbz	r3, 8010be4 <_strtod_l+0x604>
 8010bb6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8010bba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	4659      	mov	r1, fp
 8010bc2:	dd0f      	ble.n	8010be4 <_strtod_l+0x604>
 8010bc4:	2b1f      	cmp	r3, #31
 8010bc6:	dd56      	ble.n	8010c76 <_strtod_l+0x696>
 8010bc8:	2b34      	cmp	r3, #52	@ 0x34
 8010bca:	bfde      	ittt	le
 8010bcc:	f04f 33ff 	movle.w	r3, #4294967295
 8010bd0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8010bd4:	4093      	lslle	r3, r2
 8010bd6:	f04f 0a00 	mov.w	sl, #0
 8010bda:	bfcc      	ite	gt
 8010bdc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010be0:	ea03 0b01 	andle.w	fp, r3, r1
 8010be4:	2200      	movs	r2, #0
 8010be6:	2300      	movs	r3, #0
 8010be8:	4650      	mov	r0, sl
 8010bea:	4659      	mov	r1, fp
 8010bec:	f7ef ff94 	bl	8000b18 <__aeabi_dcmpeq>
 8010bf0:	2800      	cmp	r0, #0
 8010bf2:	d1a7      	bne.n	8010b44 <_strtod_l+0x564>
 8010bf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010bf6:	9300      	str	r3, [sp, #0]
 8010bf8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010bfa:	9805      	ldr	r0, [sp, #20]
 8010bfc:	462b      	mov	r3, r5
 8010bfe:	464a      	mov	r2, r9
 8010c00:	f7ff f8cc 	bl	800fd9c <__s2b>
 8010c04:	900b      	str	r0, [sp, #44]	@ 0x2c
 8010c06:	2800      	cmp	r0, #0
 8010c08:	f43f af09 	beq.w	8010a1e <_strtod_l+0x43e>
 8010c0c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010c0e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010c10:	2a00      	cmp	r2, #0
 8010c12:	eba3 0308 	sub.w	r3, r3, r8
 8010c16:	bfa8      	it	ge
 8010c18:	2300      	movge	r3, #0
 8010c1a:	9312      	str	r3, [sp, #72]	@ 0x48
 8010c1c:	2400      	movs	r4, #0
 8010c1e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010c22:	9316      	str	r3, [sp, #88]	@ 0x58
 8010c24:	46a0      	mov	r8, r4
 8010c26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010c28:	9805      	ldr	r0, [sp, #20]
 8010c2a:	6859      	ldr	r1, [r3, #4]
 8010c2c:	f7ff f80e 	bl	800fc4c <_Balloc>
 8010c30:	4681      	mov	r9, r0
 8010c32:	2800      	cmp	r0, #0
 8010c34:	f43f aef7 	beq.w	8010a26 <_strtod_l+0x446>
 8010c38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010c3a:	691a      	ldr	r2, [r3, #16]
 8010c3c:	3202      	adds	r2, #2
 8010c3e:	f103 010c 	add.w	r1, r3, #12
 8010c42:	0092      	lsls	r2, r2, #2
 8010c44:	300c      	adds	r0, #12
 8010c46:	f7fe f91e 	bl	800ee86 <memcpy>
 8010c4a:	ec4b ab10 	vmov	d0, sl, fp
 8010c4e:	9805      	ldr	r0, [sp, #20]
 8010c50:	aa1c      	add	r2, sp, #112	@ 0x70
 8010c52:	a91b      	add	r1, sp, #108	@ 0x6c
 8010c54:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8010c58:	f7ff fbd4 	bl	8010404 <__d2b>
 8010c5c:	901a      	str	r0, [sp, #104]	@ 0x68
 8010c5e:	2800      	cmp	r0, #0
 8010c60:	f43f aee1 	beq.w	8010a26 <_strtod_l+0x446>
 8010c64:	9805      	ldr	r0, [sp, #20]
 8010c66:	2101      	movs	r1, #1
 8010c68:	f7ff f92e 	bl	800fec8 <__i2b>
 8010c6c:	4680      	mov	r8, r0
 8010c6e:	b948      	cbnz	r0, 8010c84 <_strtod_l+0x6a4>
 8010c70:	f04f 0800 	mov.w	r8, #0
 8010c74:	e6d7      	b.n	8010a26 <_strtod_l+0x446>
 8010c76:	f04f 32ff 	mov.w	r2, #4294967295
 8010c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8010c7e:	ea03 0a0a 	and.w	sl, r3, sl
 8010c82:	e7af      	b.n	8010be4 <_strtod_l+0x604>
 8010c84:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8010c86:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8010c88:	2d00      	cmp	r5, #0
 8010c8a:	bfab      	itete	ge
 8010c8c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8010c8e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8010c90:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8010c92:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8010c94:	bfac      	ite	ge
 8010c96:	18ef      	addge	r7, r5, r3
 8010c98:	1b5e      	sublt	r6, r3, r5
 8010c9a:	9b08      	ldr	r3, [sp, #32]
 8010c9c:	1aed      	subs	r5, r5, r3
 8010c9e:	4415      	add	r5, r2
 8010ca0:	4b65      	ldr	r3, [pc, #404]	@ (8010e38 <_strtod_l+0x858>)
 8010ca2:	3d01      	subs	r5, #1
 8010ca4:	429d      	cmp	r5, r3
 8010ca6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8010caa:	da50      	bge.n	8010d4e <_strtod_l+0x76e>
 8010cac:	1b5b      	subs	r3, r3, r5
 8010cae:	2b1f      	cmp	r3, #31
 8010cb0:	eba2 0203 	sub.w	r2, r2, r3
 8010cb4:	f04f 0101 	mov.w	r1, #1
 8010cb8:	dc3d      	bgt.n	8010d36 <_strtod_l+0x756>
 8010cba:	fa01 f303 	lsl.w	r3, r1, r3
 8010cbe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	9310      	str	r3, [sp, #64]	@ 0x40
 8010cc4:	18bd      	adds	r5, r7, r2
 8010cc6:	9b08      	ldr	r3, [sp, #32]
 8010cc8:	42af      	cmp	r7, r5
 8010cca:	4416      	add	r6, r2
 8010ccc:	441e      	add	r6, r3
 8010cce:	463b      	mov	r3, r7
 8010cd0:	bfa8      	it	ge
 8010cd2:	462b      	movge	r3, r5
 8010cd4:	42b3      	cmp	r3, r6
 8010cd6:	bfa8      	it	ge
 8010cd8:	4633      	movge	r3, r6
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	bfc2      	ittt	gt
 8010cde:	1aed      	subgt	r5, r5, r3
 8010ce0:	1af6      	subgt	r6, r6, r3
 8010ce2:	1aff      	subgt	r7, r7, r3
 8010ce4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8010ce6:	2b00      	cmp	r3, #0
 8010ce8:	dd16      	ble.n	8010d18 <_strtod_l+0x738>
 8010cea:	4641      	mov	r1, r8
 8010cec:	9805      	ldr	r0, [sp, #20]
 8010cee:	461a      	mov	r2, r3
 8010cf0:	f7ff f9a2 	bl	8010038 <__pow5mult>
 8010cf4:	4680      	mov	r8, r0
 8010cf6:	2800      	cmp	r0, #0
 8010cf8:	d0ba      	beq.n	8010c70 <_strtod_l+0x690>
 8010cfa:	4601      	mov	r1, r0
 8010cfc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010cfe:	9805      	ldr	r0, [sp, #20]
 8010d00:	f7ff f8f8 	bl	800fef4 <__multiply>
 8010d04:	900a      	str	r0, [sp, #40]	@ 0x28
 8010d06:	2800      	cmp	r0, #0
 8010d08:	f43f ae8d 	beq.w	8010a26 <_strtod_l+0x446>
 8010d0c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010d0e:	9805      	ldr	r0, [sp, #20]
 8010d10:	f7fe ffdc 	bl	800fccc <_Bfree>
 8010d14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010d16:	931a      	str	r3, [sp, #104]	@ 0x68
 8010d18:	2d00      	cmp	r5, #0
 8010d1a:	dc1d      	bgt.n	8010d58 <_strtod_l+0x778>
 8010d1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	dd23      	ble.n	8010d6a <_strtod_l+0x78a>
 8010d22:	4649      	mov	r1, r9
 8010d24:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8010d26:	9805      	ldr	r0, [sp, #20]
 8010d28:	f7ff f986 	bl	8010038 <__pow5mult>
 8010d2c:	4681      	mov	r9, r0
 8010d2e:	b9e0      	cbnz	r0, 8010d6a <_strtod_l+0x78a>
 8010d30:	f04f 0900 	mov.w	r9, #0
 8010d34:	e677      	b.n	8010a26 <_strtod_l+0x446>
 8010d36:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8010d3a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8010d3e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8010d42:	35e2      	adds	r5, #226	@ 0xe2
 8010d44:	fa01 f305 	lsl.w	r3, r1, r5
 8010d48:	9310      	str	r3, [sp, #64]	@ 0x40
 8010d4a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8010d4c:	e7ba      	b.n	8010cc4 <_strtod_l+0x6e4>
 8010d4e:	2300      	movs	r3, #0
 8010d50:	9310      	str	r3, [sp, #64]	@ 0x40
 8010d52:	2301      	movs	r3, #1
 8010d54:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010d56:	e7b5      	b.n	8010cc4 <_strtod_l+0x6e4>
 8010d58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010d5a:	9805      	ldr	r0, [sp, #20]
 8010d5c:	462a      	mov	r2, r5
 8010d5e:	f7ff f9c5 	bl	80100ec <__lshift>
 8010d62:	901a      	str	r0, [sp, #104]	@ 0x68
 8010d64:	2800      	cmp	r0, #0
 8010d66:	d1d9      	bne.n	8010d1c <_strtod_l+0x73c>
 8010d68:	e65d      	b.n	8010a26 <_strtod_l+0x446>
 8010d6a:	2e00      	cmp	r6, #0
 8010d6c:	dd07      	ble.n	8010d7e <_strtod_l+0x79e>
 8010d6e:	4649      	mov	r1, r9
 8010d70:	9805      	ldr	r0, [sp, #20]
 8010d72:	4632      	mov	r2, r6
 8010d74:	f7ff f9ba 	bl	80100ec <__lshift>
 8010d78:	4681      	mov	r9, r0
 8010d7a:	2800      	cmp	r0, #0
 8010d7c:	d0d8      	beq.n	8010d30 <_strtod_l+0x750>
 8010d7e:	2f00      	cmp	r7, #0
 8010d80:	dd08      	ble.n	8010d94 <_strtod_l+0x7b4>
 8010d82:	4641      	mov	r1, r8
 8010d84:	9805      	ldr	r0, [sp, #20]
 8010d86:	463a      	mov	r2, r7
 8010d88:	f7ff f9b0 	bl	80100ec <__lshift>
 8010d8c:	4680      	mov	r8, r0
 8010d8e:	2800      	cmp	r0, #0
 8010d90:	f43f ae49 	beq.w	8010a26 <_strtod_l+0x446>
 8010d94:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010d96:	9805      	ldr	r0, [sp, #20]
 8010d98:	464a      	mov	r2, r9
 8010d9a:	f7ff fa2f 	bl	80101fc <__mdiff>
 8010d9e:	4604      	mov	r4, r0
 8010da0:	2800      	cmp	r0, #0
 8010da2:	f43f ae40 	beq.w	8010a26 <_strtod_l+0x446>
 8010da6:	68c3      	ldr	r3, [r0, #12]
 8010da8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010daa:	2300      	movs	r3, #0
 8010dac:	60c3      	str	r3, [r0, #12]
 8010dae:	4641      	mov	r1, r8
 8010db0:	f7ff fa08 	bl	80101c4 <__mcmp>
 8010db4:	2800      	cmp	r0, #0
 8010db6:	da45      	bge.n	8010e44 <_strtod_l+0x864>
 8010db8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010dba:	ea53 030a 	orrs.w	r3, r3, sl
 8010dbe:	d16b      	bne.n	8010e98 <_strtod_l+0x8b8>
 8010dc0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010dc4:	2b00      	cmp	r3, #0
 8010dc6:	d167      	bne.n	8010e98 <_strtod_l+0x8b8>
 8010dc8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010dcc:	0d1b      	lsrs	r3, r3, #20
 8010dce:	051b      	lsls	r3, r3, #20
 8010dd0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010dd4:	d960      	bls.n	8010e98 <_strtod_l+0x8b8>
 8010dd6:	6963      	ldr	r3, [r4, #20]
 8010dd8:	b913      	cbnz	r3, 8010de0 <_strtod_l+0x800>
 8010dda:	6923      	ldr	r3, [r4, #16]
 8010ddc:	2b01      	cmp	r3, #1
 8010dde:	dd5b      	ble.n	8010e98 <_strtod_l+0x8b8>
 8010de0:	4621      	mov	r1, r4
 8010de2:	2201      	movs	r2, #1
 8010de4:	9805      	ldr	r0, [sp, #20]
 8010de6:	f7ff f981 	bl	80100ec <__lshift>
 8010dea:	4641      	mov	r1, r8
 8010dec:	4604      	mov	r4, r0
 8010dee:	f7ff f9e9 	bl	80101c4 <__mcmp>
 8010df2:	2800      	cmp	r0, #0
 8010df4:	dd50      	ble.n	8010e98 <_strtod_l+0x8b8>
 8010df6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010dfa:	9a08      	ldr	r2, [sp, #32]
 8010dfc:	0d1b      	lsrs	r3, r3, #20
 8010dfe:	051b      	lsls	r3, r3, #20
 8010e00:	2a00      	cmp	r2, #0
 8010e02:	d06a      	beq.n	8010eda <_strtod_l+0x8fa>
 8010e04:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010e08:	d867      	bhi.n	8010eda <_strtod_l+0x8fa>
 8010e0a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8010e0e:	f67f ae9d 	bls.w	8010b4c <_strtod_l+0x56c>
 8010e12:	4b0a      	ldr	r3, [pc, #40]	@ (8010e3c <_strtod_l+0x85c>)
 8010e14:	4650      	mov	r0, sl
 8010e16:	4659      	mov	r1, fp
 8010e18:	2200      	movs	r2, #0
 8010e1a:	f7ef fc15 	bl	8000648 <__aeabi_dmul>
 8010e1e:	4b08      	ldr	r3, [pc, #32]	@ (8010e40 <_strtod_l+0x860>)
 8010e20:	400b      	ands	r3, r1
 8010e22:	4682      	mov	sl, r0
 8010e24:	468b      	mov	fp, r1
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	f47f ae08 	bne.w	8010a3c <_strtod_l+0x45c>
 8010e2c:	9a05      	ldr	r2, [sp, #20]
 8010e2e:	2322      	movs	r3, #34	@ 0x22
 8010e30:	6013      	str	r3, [r2, #0]
 8010e32:	e603      	b.n	8010a3c <_strtod_l+0x45c>
 8010e34:	08013de0 	.word	0x08013de0
 8010e38:	fffffc02 	.word	0xfffffc02
 8010e3c:	39500000 	.word	0x39500000
 8010e40:	7ff00000 	.word	0x7ff00000
 8010e44:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8010e48:	d165      	bne.n	8010f16 <_strtod_l+0x936>
 8010e4a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010e4c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010e50:	b35a      	cbz	r2, 8010eaa <_strtod_l+0x8ca>
 8010e52:	4a9f      	ldr	r2, [pc, #636]	@ (80110d0 <_strtod_l+0xaf0>)
 8010e54:	4293      	cmp	r3, r2
 8010e56:	d12b      	bne.n	8010eb0 <_strtod_l+0x8d0>
 8010e58:	9b08      	ldr	r3, [sp, #32]
 8010e5a:	4651      	mov	r1, sl
 8010e5c:	b303      	cbz	r3, 8010ea0 <_strtod_l+0x8c0>
 8010e5e:	4b9d      	ldr	r3, [pc, #628]	@ (80110d4 <_strtod_l+0xaf4>)
 8010e60:	465a      	mov	r2, fp
 8010e62:	4013      	ands	r3, r2
 8010e64:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010e68:	f04f 32ff 	mov.w	r2, #4294967295
 8010e6c:	d81b      	bhi.n	8010ea6 <_strtod_l+0x8c6>
 8010e6e:	0d1b      	lsrs	r3, r3, #20
 8010e70:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010e74:	fa02 f303 	lsl.w	r3, r2, r3
 8010e78:	4299      	cmp	r1, r3
 8010e7a:	d119      	bne.n	8010eb0 <_strtod_l+0x8d0>
 8010e7c:	4b96      	ldr	r3, [pc, #600]	@ (80110d8 <_strtod_l+0xaf8>)
 8010e7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010e80:	429a      	cmp	r2, r3
 8010e82:	d102      	bne.n	8010e8a <_strtod_l+0x8aa>
 8010e84:	3101      	adds	r1, #1
 8010e86:	f43f adce 	beq.w	8010a26 <_strtod_l+0x446>
 8010e8a:	4b92      	ldr	r3, [pc, #584]	@ (80110d4 <_strtod_l+0xaf4>)
 8010e8c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010e8e:	401a      	ands	r2, r3
 8010e90:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8010e94:	f04f 0a00 	mov.w	sl, #0
 8010e98:	9b08      	ldr	r3, [sp, #32]
 8010e9a:	2b00      	cmp	r3, #0
 8010e9c:	d1b9      	bne.n	8010e12 <_strtod_l+0x832>
 8010e9e:	e5cd      	b.n	8010a3c <_strtod_l+0x45c>
 8010ea0:	f04f 33ff 	mov.w	r3, #4294967295
 8010ea4:	e7e8      	b.n	8010e78 <_strtod_l+0x898>
 8010ea6:	4613      	mov	r3, r2
 8010ea8:	e7e6      	b.n	8010e78 <_strtod_l+0x898>
 8010eaa:	ea53 030a 	orrs.w	r3, r3, sl
 8010eae:	d0a2      	beq.n	8010df6 <_strtod_l+0x816>
 8010eb0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010eb2:	b1db      	cbz	r3, 8010eec <_strtod_l+0x90c>
 8010eb4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010eb6:	4213      	tst	r3, r2
 8010eb8:	d0ee      	beq.n	8010e98 <_strtod_l+0x8b8>
 8010eba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010ebc:	9a08      	ldr	r2, [sp, #32]
 8010ebe:	4650      	mov	r0, sl
 8010ec0:	4659      	mov	r1, fp
 8010ec2:	b1bb      	cbz	r3, 8010ef4 <_strtod_l+0x914>
 8010ec4:	f7ff fb6c 	bl	80105a0 <sulp>
 8010ec8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010ecc:	ec53 2b10 	vmov	r2, r3, d0
 8010ed0:	f7ef fa04 	bl	80002dc <__adddf3>
 8010ed4:	4682      	mov	sl, r0
 8010ed6:	468b      	mov	fp, r1
 8010ed8:	e7de      	b.n	8010e98 <_strtod_l+0x8b8>
 8010eda:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010ede:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010ee2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010ee6:	f04f 3aff 	mov.w	sl, #4294967295
 8010eea:	e7d5      	b.n	8010e98 <_strtod_l+0x8b8>
 8010eec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8010eee:	ea13 0f0a 	tst.w	r3, sl
 8010ef2:	e7e1      	b.n	8010eb8 <_strtod_l+0x8d8>
 8010ef4:	f7ff fb54 	bl	80105a0 <sulp>
 8010ef8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8010efc:	ec53 2b10 	vmov	r2, r3, d0
 8010f00:	f7ef f9ea 	bl	80002d8 <__aeabi_dsub>
 8010f04:	2200      	movs	r2, #0
 8010f06:	2300      	movs	r3, #0
 8010f08:	4682      	mov	sl, r0
 8010f0a:	468b      	mov	fp, r1
 8010f0c:	f7ef fe04 	bl	8000b18 <__aeabi_dcmpeq>
 8010f10:	2800      	cmp	r0, #0
 8010f12:	d0c1      	beq.n	8010e98 <_strtod_l+0x8b8>
 8010f14:	e61a      	b.n	8010b4c <_strtod_l+0x56c>
 8010f16:	4641      	mov	r1, r8
 8010f18:	4620      	mov	r0, r4
 8010f1a:	f7ff facb 	bl	80104b4 <__ratio>
 8010f1e:	ec57 6b10 	vmov	r6, r7, d0
 8010f22:	2200      	movs	r2, #0
 8010f24:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8010f28:	4630      	mov	r0, r6
 8010f2a:	4639      	mov	r1, r7
 8010f2c:	f7ef fe08 	bl	8000b40 <__aeabi_dcmple>
 8010f30:	2800      	cmp	r0, #0
 8010f32:	d06f      	beq.n	8011014 <_strtod_l+0xa34>
 8010f34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d17a      	bne.n	8011030 <_strtod_l+0xa50>
 8010f3a:	f1ba 0f00 	cmp.w	sl, #0
 8010f3e:	d158      	bne.n	8010ff2 <_strtod_l+0xa12>
 8010f40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010f42:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010f46:	2b00      	cmp	r3, #0
 8010f48:	d15a      	bne.n	8011000 <_strtod_l+0xa20>
 8010f4a:	4b64      	ldr	r3, [pc, #400]	@ (80110dc <_strtod_l+0xafc>)
 8010f4c:	2200      	movs	r2, #0
 8010f4e:	4630      	mov	r0, r6
 8010f50:	4639      	mov	r1, r7
 8010f52:	f7ef fdeb 	bl	8000b2c <__aeabi_dcmplt>
 8010f56:	2800      	cmp	r0, #0
 8010f58:	d159      	bne.n	801100e <_strtod_l+0xa2e>
 8010f5a:	4630      	mov	r0, r6
 8010f5c:	4639      	mov	r1, r7
 8010f5e:	4b60      	ldr	r3, [pc, #384]	@ (80110e0 <_strtod_l+0xb00>)
 8010f60:	2200      	movs	r2, #0
 8010f62:	f7ef fb71 	bl	8000648 <__aeabi_dmul>
 8010f66:	4606      	mov	r6, r0
 8010f68:	460f      	mov	r7, r1
 8010f6a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8010f6e:	9606      	str	r6, [sp, #24]
 8010f70:	9307      	str	r3, [sp, #28]
 8010f72:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010f76:	4d57      	ldr	r5, [pc, #348]	@ (80110d4 <_strtod_l+0xaf4>)
 8010f78:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8010f7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010f7e:	401d      	ands	r5, r3
 8010f80:	4b58      	ldr	r3, [pc, #352]	@ (80110e4 <_strtod_l+0xb04>)
 8010f82:	429d      	cmp	r5, r3
 8010f84:	f040 80b2 	bne.w	80110ec <_strtod_l+0xb0c>
 8010f88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010f8a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8010f8e:	ec4b ab10 	vmov	d0, sl, fp
 8010f92:	f7ff f9c7 	bl	8010324 <__ulp>
 8010f96:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010f9a:	ec51 0b10 	vmov	r0, r1, d0
 8010f9e:	f7ef fb53 	bl	8000648 <__aeabi_dmul>
 8010fa2:	4652      	mov	r2, sl
 8010fa4:	465b      	mov	r3, fp
 8010fa6:	f7ef f999 	bl	80002dc <__adddf3>
 8010faa:	460b      	mov	r3, r1
 8010fac:	4949      	ldr	r1, [pc, #292]	@ (80110d4 <_strtod_l+0xaf4>)
 8010fae:	4a4e      	ldr	r2, [pc, #312]	@ (80110e8 <_strtod_l+0xb08>)
 8010fb0:	4019      	ands	r1, r3
 8010fb2:	4291      	cmp	r1, r2
 8010fb4:	4682      	mov	sl, r0
 8010fb6:	d942      	bls.n	801103e <_strtod_l+0xa5e>
 8010fb8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010fba:	4b47      	ldr	r3, [pc, #284]	@ (80110d8 <_strtod_l+0xaf8>)
 8010fbc:	429a      	cmp	r2, r3
 8010fbe:	d103      	bne.n	8010fc8 <_strtod_l+0x9e8>
 8010fc0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010fc2:	3301      	adds	r3, #1
 8010fc4:	f43f ad2f 	beq.w	8010a26 <_strtod_l+0x446>
 8010fc8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80110d8 <_strtod_l+0xaf8>
 8010fcc:	f04f 3aff 	mov.w	sl, #4294967295
 8010fd0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010fd2:	9805      	ldr	r0, [sp, #20]
 8010fd4:	f7fe fe7a 	bl	800fccc <_Bfree>
 8010fd8:	9805      	ldr	r0, [sp, #20]
 8010fda:	4649      	mov	r1, r9
 8010fdc:	f7fe fe76 	bl	800fccc <_Bfree>
 8010fe0:	9805      	ldr	r0, [sp, #20]
 8010fe2:	4641      	mov	r1, r8
 8010fe4:	f7fe fe72 	bl	800fccc <_Bfree>
 8010fe8:	9805      	ldr	r0, [sp, #20]
 8010fea:	4621      	mov	r1, r4
 8010fec:	f7fe fe6e 	bl	800fccc <_Bfree>
 8010ff0:	e619      	b.n	8010c26 <_strtod_l+0x646>
 8010ff2:	f1ba 0f01 	cmp.w	sl, #1
 8010ff6:	d103      	bne.n	8011000 <_strtod_l+0xa20>
 8010ff8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	f43f ada6 	beq.w	8010b4c <_strtod_l+0x56c>
 8011000:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80110b0 <_strtod_l+0xad0>
 8011004:	4f35      	ldr	r7, [pc, #212]	@ (80110dc <_strtod_l+0xafc>)
 8011006:	ed8d 7b06 	vstr	d7, [sp, #24]
 801100a:	2600      	movs	r6, #0
 801100c:	e7b1      	b.n	8010f72 <_strtod_l+0x992>
 801100e:	4f34      	ldr	r7, [pc, #208]	@ (80110e0 <_strtod_l+0xb00>)
 8011010:	2600      	movs	r6, #0
 8011012:	e7aa      	b.n	8010f6a <_strtod_l+0x98a>
 8011014:	4b32      	ldr	r3, [pc, #200]	@ (80110e0 <_strtod_l+0xb00>)
 8011016:	4630      	mov	r0, r6
 8011018:	4639      	mov	r1, r7
 801101a:	2200      	movs	r2, #0
 801101c:	f7ef fb14 	bl	8000648 <__aeabi_dmul>
 8011020:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011022:	4606      	mov	r6, r0
 8011024:	460f      	mov	r7, r1
 8011026:	2b00      	cmp	r3, #0
 8011028:	d09f      	beq.n	8010f6a <_strtod_l+0x98a>
 801102a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801102e:	e7a0      	b.n	8010f72 <_strtod_l+0x992>
 8011030:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80110b8 <_strtod_l+0xad8>
 8011034:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011038:	ec57 6b17 	vmov	r6, r7, d7
 801103c:	e799      	b.n	8010f72 <_strtod_l+0x992>
 801103e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8011042:	9b08      	ldr	r3, [sp, #32]
 8011044:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8011048:	2b00      	cmp	r3, #0
 801104a:	d1c1      	bne.n	8010fd0 <_strtod_l+0x9f0>
 801104c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011050:	0d1b      	lsrs	r3, r3, #20
 8011052:	051b      	lsls	r3, r3, #20
 8011054:	429d      	cmp	r5, r3
 8011056:	d1bb      	bne.n	8010fd0 <_strtod_l+0x9f0>
 8011058:	4630      	mov	r0, r6
 801105a:	4639      	mov	r1, r7
 801105c:	f7ef fe54 	bl	8000d08 <__aeabi_d2lz>
 8011060:	f7ef fac4 	bl	80005ec <__aeabi_l2d>
 8011064:	4602      	mov	r2, r0
 8011066:	460b      	mov	r3, r1
 8011068:	4630      	mov	r0, r6
 801106a:	4639      	mov	r1, r7
 801106c:	f7ef f934 	bl	80002d8 <__aeabi_dsub>
 8011070:	460b      	mov	r3, r1
 8011072:	4602      	mov	r2, r0
 8011074:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8011078:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801107c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801107e:	ea46 060a 	orr.w	r6, r6, sl
 8011082:	431e      	orrs	r6, r3
 8011084:	d06f      	beq.n	8011166 <_strtod_l+0xb86>
 8011086:	a30e      	add	r3, pc, #56	@ (adr r3, 80110c0 <_strtod_l+0xae0>)
 8011088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801108c:	f7ef fd4e 	bl	8000b2c <__aeabi_dcmplt>
 8011090:	2800      	cmp	r0, #0
 8011092:	f47f acd3 	bne.w	8010a3c <_strtod_l+0x45c>
 8011096:	a30c      	add	r3, pc, #48	@ (adr r3, 80110c8 <_strtod_l+0xae8>)
 8011098:	e9d3 2300 	ldrd	r2, r3, [r3]
 801109c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80110a0:	f7ef fd62 	bl	8000b68 <__aeabi_dcmpgt>
 80110a4:	2800      	cmp	r0, #0
 80110a6:	d093      	beq.n	8010fd0 <_strtod_l+0x9f0>
 80110a8:	e4c8      	b.n	8010a3c <_strtod_l+0x45c>
 80110aa:	bf00      	nop
 80110ac:	f3af 8000 	nop.w
 80110b0:	00000000 	.word	0x00000000
 80110b4:	bff00000 	.word	0xbff00000
 80110b8:	00000000 	.word	0x00000000
 80110bc:	3ff00000 	.word	0x3ff00000
 80110c0:	94a03595 	.word	0x94a03595
 80110c4:	3fdfffff 	.word	0x3fdfffff
 80110c8:	35afe535 	.word	0x35afe535
 80110cc:	3fe00000 	.word	0x3fe00000
 80110d0:	000fffff 	.word	0x000fffff
 80110d4:	7ff00000 	.word	0x7ff00000
 80110d8:	7fefffff 	.word	0x7fefffff
 80110dc:	3ff00000 	.word	0x3ff00000
 80110e0:	3fe00000 	.word	0x3fe00000
 80110e4:	7fe00000 	.word	0x7fe00000
 80110e8:	7c9fffff 	.word	0x7c9fffff
 80110ec:	9b08      	ldr	r3, [sp, #32]
 80110ee:	b323      	cbz	r3, 801113a <_strtod_l+0xb5a>
 80110f0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80110f4:	d821      	bhi.n	801113a <_strtod_l+0xb5a>
 80110f6:	a328      	add	r3, pc, #160	@ (adr r3, 8011198 <_strtod_l+0xbb8>)
 80110f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110fc:	4630      	mov	r0, r6
 80110fe:	4639      	mov	r1, r7
 8011100:	f7ef fd1e 	bl	8000b40 <__aeabi_dcmple>
 8011104:	b1a0      	cbz	r0, 8011130 <_strtod_l+0xb50>
 8011106:	4639      	mov	r1, r7
 8011108:	4630      	mov	r0, r6
 801110a:	f7ef fd75 	bl	8000bf8 <__aeabi_d2uiz>
 801110e:	2801      	cmp	r0, #1
 8011110:	bf38      	it	cc
 8011112:	2001      	movcc	r0, #1
 8011114:	f7ef fa1e 	bl	8000554 <__aeabi_ui2d>
 8011118:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801111a:	4606      	mov	r6, r0
 801111c:	460f      	mov	r7, r1
 801111e:	b9fb      	cbnz	r3, 8011160 <_strtod_l+0xb80>
 8011120:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011124:	9014      	str	r0, [sp, #80]	@ 0x50
 8011126:	9315      	str	r3, [sp, #84]	@ 0x54
 8011128:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801112c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011130:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011132:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8011136:	1b5b      	subs	r3, r3, r5
 8011138:	9311      	str	r3, [sp, #68]	@ 0x44
 801113a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801113e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8011142:	f7ff f8ef 	bl	8010324 <__ulp>
 8011146:	4650      	mov	r0, sl
 8011148:	ec53 2b10 	vmov	r2, r3, d0
 801114c:	4659      	mov	r1, fp
 801114e:	f7ef fa7b 	bl	8000648 <__aeabi_dmul>
 8011152:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8011156:	f7ef f8c1 	bl	80002dc <__adddf3>
 801115a:	4682      	mov	sl, r0
 801115c:	468b      	mov	fp, r1
 801115e:	e770      	b.n	8011042 <_strtod_l+0xa62>
 8011160:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8011164:	e7e0      	b.n	8011128 <_strtod_l+0xb48>
 8011166:	a30e      	add	r3, pc, #56	@ (adr r3, 80111a0 <_strtod_l+0xbc0>)
 8011168:	e9d3 2300 	ldrd	r2, r3, [r3]
 801116c:	f7ef fcde 	bl	8000b2c <__aeabi_dcmplt>
 8011170:	e798      	b.n	80110a4 <_strtod_l+0xac4>
 8011172:	2300      	movs	r3, #0
 8011174:	930e      	str	r3, [sp, #56]	@ 0x38
 8011176:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8011178:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801117a:	6013      	str	r3, [r2, #0]
 801117c:	f7ff ba6d 	b.w	801065a <_strtod_l+0x7a>
 8011180:	2a65      	cmp	r2, #101	@ 0x65
 8011182:	f43f ab68 	beq.w	8010856 <_strtod_l+0x276>
 8011186:	2a45      	cmp	r2, #69	@ 0x45
 8011188:	f43f ab65 	beq.w	8010856 <_strtod_l+0x276>
 801118c:	2301      	movs	r3, #1
 801118e:	f7ff bba0 	b.w	80108d2 <_strtod_l+0x2f2>
 8011192:	bf00      	nop
 8011194:	f3af 8000 	nop.w
 8011198:	ffc00000 	.word	0xffc00000
 801119c:	41dfffff 	.word	0x41dfffff
 80111a0:	94a03595 	.word	0x94a03595
 80111a4:	3fcfffff 	.word	0x3fcfffff

080111a8 <_strtod_r>:
 80111a8:	4b01      	ldr	r3, [pc, #4]	@ (80111b0 <_strtod_r+0x8>)
 80111aa:	f7ff ba19 	b.w	80105e0 <_strtod_l>
 80111ae:	bf00      	nop
 80111b0:	20000070 	.word	0x20000070

080111b4 <__ssputs_r>:
 80111b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80111b8:	688e      	ldr	r6, [r1, #8]
 80111ba:	461f      	mov	r7, r3
 80111bc:	42be      	cmp	r6, r7
 80111be:	680b      	ldr	r3, [r1, #0]
 80111c0:	4682      	mov	sl, r0
 80111c2:	460c      	mov	r4, r1
 80111c4:	4690      	mov	r8, r2
 80111c6:	d82d      	bhi.n	8011224 <__ssputs_r+0x70>
 80111c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80111cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80111d0:	d026      	beq.n	8011220 <__ssputs_r+0x6c>
 80111d2:	6965      	ldr	r5, [r4, #20]
 80111d4:	6909      	ldr	r1, [r1, #16]
 80111d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80111da:	eba3 0901 	sub.w	r9, r3, r1
 80111de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80111e2:	1c7b      	adds	r3, r7, #1
 80111e4:	444b      	add	r3, r9
 80111e6:	106d      	asrs	r5, r5, #1
 80111e8:	429d      	cmp	r5, r3
 80111ea:	bf38      	it	cc
 80111ec:	461d      	movcc	r5, r3
 80111ee:	0553      	lsls	r3, r2, #21
 80111f0:	d527      	bpl.n	8011242 <__ssputs_r+0x8e>
 80111f2:	4629      	mov	r1, r5
 80111f4:	f7fc fbaa 	bl	800d94c <_malloc_r>
 80111f8:	4606      	mov	r6, r0
 80111fa:	b360      	cbz	r0, 8011256 <__ssputs_r+0xa2>
 80111fc:	6921      	ldr	r1, [r4, #16]
 80111fe:	464a      	mov	r2, r9
 8011200:	f7fd fe41 	bl	800ee86 <memcpy>
 8011204:	89a3      	ldrh	r3, [r4, #12]
 8011206:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801120a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801120e:	81a3      	strh	r3, [r4, #12]
 8011210:	6126      	str	r6, [r4, #16]
 8011212:	6165      	str	r5, [r4, #20]
 8011214:	444e      	add	r6, r9
 8011216:	eba5 0509 	sub.w	r5, r5, r9
 801121a:	6026      	str	r6, [r4, #0]
 801121c:	60a5      	str	r5, [r4, #8]
 801121e:	463e      	mov	r6, r7
 8011220:	42be      	cmp	r6, r7
 8011222:	d900      	bls.n	8011226 <__ssputs_r+0x72>
 8011224:	463e      	mov	r6, r7
 8011226:	6820      	ldr	r0, [r4, #0]
 8011228:	4632      	mov	r2, r6
 801122a:	4641      	mov	r1, r8
 801122c:	f000 ff0d 	bl	801204a <memmove>
 8011230:	68a3      	ldr	r3, [r4, #8]
 8011232:	1b9b      	subs	r3, r3, r6
 8011234:	60a3      	str	r3, [r4, #8]
 8011236:	6823      	ldr	r3, [r4, #0]
 8011238:	4433      	add	r3, r6
 801123a:	6023      	str	r3, [r4, #0]
 801123c:	2000      	movs	r0, #0
 801123e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011242:	462a      	mov	r2, r5
 8011244:	f001 faad 	bl	80127a2 <_realloc_r>
 8011248:	4606      	mov	r6, r0
 801124a:	2800      	cmp	r0, #0
 801124c:	d1e0      	bne.n	8011210 <__ssputs_r+0x5c>
 801124e:	6921      	ldr	r1, [r4, #16]
 8011250:	4650      	mov	r0, sl
 8011252:	f7fe fcb1 	bl	800fbb8 <_free_r>
 8011256:	230c      	movs	r3, #12
 8011258:	f8ca 3000 	str.w	r3, [sl]
 801125c:	89a3      	ldrh	r3, [r4, #12]
 801125e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011262:	81a3      	strh	r3, [r4, #12]
 8011264:	f04f 30ff 	mov.w	r0, #4294967295
 8011268:	e7e9      	b.n	801123e <__ssputs_r+0x8a>
	...

0801126c <_svfiprintf_r>:
 801126c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011270:	4698      	mov	r8, r3
 8011272:	898b      	ldrh	r3, [r1, #12]
 8011274:	061b      	lsls	r3, r3, #24
 8011276:	b09d      	sub	sp, #116	@ 0x74
 8011278:	4607      	mov	r7, r0
 801127a:	460d      	mov	r5, r1
 801127c:	4614      	mov	r4, r2
 801127e:	d510      	bpl.n	80112a2 <_svfiprintf_r+0x36>
 8011280:	690b      	ldr	r3, [r1, #16]
 8011282:	b973      	cbnz	r3, 80112a2 <_svfiprintf_r+0x36>
 8011284:	2140      	movs	r1, #64	@ 0x40
 8011286:	f7fc fb61 	bl	800d94c <_malloc_r>
 801128a:	6028      	str	r0, [r5, #0]
 801128c:	6128      	str	r0, [r5, #16]
 801128e:	b930      	cbnz	r0, 801129e <_svfiprintf_r+0x32>
 8011290:	230c      	movs	r3, #12
 8011292:	603b      	str	r3, [r7, #0]
 8011294:	f04f 30ff 	mov.w	r0, #4294967295
 8011298:	b01d      	add	sp, #116	@ 0x74
 801129a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801129e:	2340      	movs	r3, #64	@ 0x40
 80112a0:	616b      	str	r3, [r5, #20]
 80112a2:	2300      	movs	r3, #0
 80112a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80112a6:	2320      	movs	r3, #32
 80112a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80112ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80112b0:	2330      	movs	r3, #48	@ 0x30
 80112b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011450 <_svfiprintf_r+0x1e4>
 80112b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80112ba:	f04f 0901 	mov.w	r9, #1
 80112be:	4623      	mov	r3, r4
 80112c0:	469a      	mov	sl, r3
 80112c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80112c6:	b10a      	cbz	r2, 80112cc <_svfiprintf_r+0x60>
 80112c8:	2a25      	cmp	r2, #37	@ 0x25
 80112ca:	d1f9      	bne.n	80112c0 <_svfiprintf_r+0x54>
 80112cc:	ebba 0b04 	subs.w	fp, sl, r4
 80112d0:	d00b      	beq.n	80112ea <_svfiprintf_r+0x7e>
 80112d2:	465b      	mov	r3, fp
 80112d4:	4622      	mov	r2, r4
 80112d6:	4629      	mov	r1, r5
 80112d8:	4638      	mov	r0, r7
 80112da:	f7ff ff6b 	bl	80111b4 <__ssputs_r>
 80112de:	3001      	adds	r0, #1
 80112e0:	f000 80a7 	beq.w	8011432 <_svfiprintf_r+0x1c6>
 80112e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80112e6:	445a      	add	r2, fp
 80112e8:	9209      	str	r2, [sp, #36]	@ 0x24
 80112ea:	f89a 3000 	ldrb.w	r3, [sl]
 80112ee:	2b00      	cmp	r3, #0
 80112f0:	f000 809f 	beq.w	8011432 <_svfiprintf_r+0x1c6>
 80112f4:	2300      	movs	r3, #0
 80112f6:	f04f 32ff 	mov.w	r2, #4294967295
 80112fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80112fe:	f10a 0a01 	add.w	sl, sl, #1
 8011302:	9304      	str	r3, [sp, #16]
 8011304:	9307      	str	r3, [sp, #28]
 8011306:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801130a:	931a      	str	r3, [sp, #104]	@ 0x68
 801130c:	4654      	mov	r4, sl
 801130e:	2205      	movs	r2, #5
 8011310:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011314:	484e      	ldr	r0, [pc, #312]	@ (8011450 <_svfiprintf_r+0x1e4>)
 8011316:	f7ee ff83 	bl	8000220 <memchr>
 801131a:	9a04      	ldr	r2, [sp, #16]
 801131c:	b9d8      	cbnz	r0, 8011356 <_svfiprintf_r+0xea>
 801131e:	06d0      	lsls	r0, r2, #27
 8011320:	bf44      	itt	mi
 8011322:	2320      	movmi	r3, #32
 8011324:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011328:	0711      	lsls	r1, r2, #28
 801132a:	bf44      	itt	mi
 801132c:	232b      	movmi	r3, #43	@ 0x2b
 801132e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011332:	f89a 3000 	ldrb.w	r3, [sl]
 8011336:	2b2a      	cmp	r3, #42	@ 0x2a
 8011338:	d015      	beq.n	8011366 <_svfiprintf_r+0xfa>
 801133a:	9a07      	ldr	r2, [sp, #28]
 801133c:	4654      	mov	r4, sl
 801133e:	2000      	movs	r0, #0
 8011340:	f04f 0c0a 	mov.w	ip, #10
 8011344:	4621      	mov	r1, r4
 8011346:	f811 3b01 	ldrb.w	r3, [r1], #1
 801134a:	3b30      	subs	r3, #48	@ 0x30
 801134c:	2b09      	cmp	r3, #9
 801134e:	d94b      	bls.n	80113e8 <_svfiprintf_r+0x17c>
 8011350:	b1b0      	cbz	r0, 8011380 <_svfiprintf_r+0x114>
 8011352:	9207      	str	r2, [sp, #28]
 8011354:	e014      	b.n	8011380 <_svfiprintf_r+0x114>
 8011356:	eba0 0308 	sub.w	r3, r0, r8
 801135a:	fa09 f303 	lsl.w	r3, r9, r3
 801135e:	4313      	orrs	r3, r2
 8011360:	9304      	str	r3, [sp, #16]
 8011362:	46a2      	mov	sl, r4
 8011364:	e7d2      	b.n	801130c <_svfiprintf_r+0xa0>
 8011366:	9b03      	ldr	r3, [sp, #12]
 8011368:	1d19      	adds	r1, r3, #4
 801136a:	681b      	ldr	r3, [r3, #0]
 801136c:	9103      	str	r1, [sp, #12]
 801136e:	2b00      	cmp	r3, #0
 8011370:	bfbb      	ittet	lt
 8011372:	425b      	neglt	r3, r3
 8011374:	f042 0202 	orrlt.w	r2, r2, #2
 8011378:	9307      	strge	r3, [sp, #28]
 801137a:	9307      	strlt	r3, [sp, #28]
 801137c:	bfb8      	it	lt
 801137e:	9204      	strlt	r2, [sp, #16]
 8011380:	7823      	ldrb	r3, [r4, #0]
 8011382:	2b2e      	cmp	r3, #46	@ 0x2e
 8011384:	d10a      	bne.n	801139c <_svfiprintf_r+0x130>
 8011386:	7863      	ldrb	r3, [r4, #1]
 8011388:	2b2a      	cmp	r3, #42	@ 0x2a
 801138a:	d132      	bne.n	80113f2 <_svfiprintf_r+0x186>
 801138c:	9b03      	ldr	r3, [sp, #12]
 801138e:	1d1a      	adds	r2, r3, #4
 8011390:	681b      	ldr	r3, [r3, #0]
 8011392:	9203      	str	r2, [sp, #12]
 8011394:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011398:	3402      	adds	r4, #2
 801139a:	9305      	str	r3, [sp, #20]
 801139c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011460 <_svfiprintf_r+0x1f4>
 80113a0:	7821      	ldrb	r1, [r4, #0]
 80113a2:	2203      	movs	r2, #3
 80113a4:	4650      	mov	r0, sl
 80113a6:	f7ee ff3b 	bl	8000220 <memchr>
 80113aa:	b138      	cbz	r0, 80113bc <_svfiprintf_r+0x150>
 80113ac:	9b04      	ldr	r3, [sp, #16]
 80113ae:	eba0 000a 	sub.w	r0, r0, sl
 80113b2:	2240      	movs	r2, #64	@ 0x40
 80113b4:	4082      	lsls	r2, r0
 80113b6:	4313      	orrs	r3, r2
 80113b8:	3401      	adds	r4, #1
 80113ba:	9304      	str	r3, [sp, #16]
 80113bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80113c0:	4824      	ldr	r0, [pc, #144]	@ (8011454 <_svfiprintf_r+0x1e8>)
 80113c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80113c6:	2206      	movs	r2, #6
 80113c8:	f7ee ff2a 	bl	8000220 <memchr>
 80113cc:	2800      	cmp	r0, #0
 80113ce:	d036      	beq.n	801143e <_svfiprintf_r+0x1d2>
 80113d0:	4b21      	ldr	r3, [pc, #132]	@ (8011458 <_svfiprintf_r+0x1ec>)
 80113d2:	bb1b      	cbnz	r3, 801141c <_svfiprintf_r+0x1b0>
 80113d4:	9b03      	ldr	r3, [sp, #12]
 80113d6:	3307      	adds	r3, #7
 80113d8:	f023 0307 	bic.w	r3, r3, #7
 80113dc:	3308      	adds	r3, #8
 80113de:	9303      	str	r3, [sp, #12]
 80113e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113e2:	4433      	add	r3, r6
 80113e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80113e6:	e76a      	b.n	80112be <_svfiprintf_r+0x52>
 80113e8:	fb0c 3202 	mla	r2, ip, r2, r3
 80113ec:	460c      	mov	r4, r1
 80113ee:	2001      	movs	r0, #1
 80113f0:	e7a8      	b.n	8011344 <_svfiprintf_r+0xd8>
 80113f2:	2300      	movs	r3, #0
 80113f4:	3401      	adds	r4, #1
 80113f6:	9305      	str	r3, [sp, #20]
 80113f8:	4619      	mov	r1, r3
 80113fa:	f04f 0c0a 	mov.w	ip, #10
 80113fe:	4620      	mov	r0, r4
 8011400:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011404:	3a30      	subs	r2, #48	@ 0x30
 8011406:	2a09      	cmp	r2, #9
 8011408:	d903      	bls.n	8011412 <_svfiprintf_r+0x1a6>
 801140a:	2b00      	cmp	r3, #0
 801140c:	d0c6      	beq.n	801139c <_svfiprintf_r+0x130>
 801140e:	9105      	str	r1, [sp, #20]
 8011410:	e7c4      	b.n	801139c <_svfiprintf_r+0x130>
 8011412:	fb0c 2101 	mla	r1, ip, r1, r2
 8011416:	4604      	mov	r4, r0
 8011418:	2301      	movs	r3, #1
 801141a:	e7f0      	b.n	80113fe <_svfiprintf_r+0x192>
 801141c:	ab03      	add	r3, sp, #12
 801141e:	9300      	str	r3, [sp, #0]
 8011420:	462a      	mov	r2, r5
 8011422:	4b0e      	ldr	r3, [pc, #56]	@ (801145c <_svfiprintf_r+0x1f0>)
 8011424:	a904      	add	r1, sp, #16
 8011426:	4638      	mov	r0, r7
 8011428:	f7fc fc38 	bl	800dc9c <_printf_float>
 801142c:	1c42      	adds	r2, r0, #1
 801142e:	4606      	mov	r6, r0
 8011430:	d1d6      	bne.n	80113e0 <_svfiprintf_r+0x174>
 8011432:	89ab      	ldrh	r3, [r5, #12]
 8011434:	065b      	lsls	r3, r3, #25
 8011436:	f53f af2d 	bmi.w	8011294 <_svfiprintf_r+0x28>
 801143a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801143c:	e72c      	b.n	8011298 <_svfiprintf_r+0x2c>
 801143e:	ab03      	add	r3, sp, #12
 8011440:	9300      	str	r3, [sp, #0]
 8011442:	462a      	mov	r2, r5
 8011444:	4b05      	ldr	r3, [pc, #20]	@ (801145c <_svfiprintf_r+0x1f0>)
 8011446:	a904      	add	r1, sp, #16
 8011448:	4638      	mov	r0, r7
 801144a:	f7fc febf 	bl	800e1cc <_printf_i>
 801144e:	e7ed      	b.n	801142c <_svfiprintf_r+0x1c0>
 8011450:	08013c28 	.word	0x08013c28
 8011454:	08013c32 	.word	0x08013c32
 8011458:	0800dc9d 	.word	0x0800dc9d
 801145c:	080111b5 	.word	0x080111b5
 8011460:	08013c2e 	.word	0x08013c2e

08011464 <_sungetc_r>:
 8011464:	b538      	push	{r3, r4, r5, lr}
 8011466:	1c4b      	adds	r3, r1, #1
 8011468:	4614      	mov	r4, r2
 801146a:	d103      	bne.n	8011474 <_sungetc_r+0x10>
 801146c:	f04f 35ff 	mov.w	r5, #4294967295
 8011470:	4628      	mov	r0, r5
 8011472:	bd38      	pop	{r3, r4, r5, pc}
 8011474:	8993      	ldrh	r3, [r2, #12]
 8011476:	f023 0320 	bic.w	r3, r3, #32
 801147a:	8193      	strh	r3, [r2, #12]
 801147c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801147e:	6852      	ldr	r2, [r2, #4]
 8011480:	b2cd      	uxtb	r5, r1
 8011482:	b18b      	cbz	r3, 80114a8 <_sungetc_r+0x44>
 8011484:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8011486:	4293      	cmp	r3, r2
 8011488:	dd08      	ble.n	801149c <_sungetc_r+0x38>
 801148a:	6823      	ldr	r3, [r4, #0]
 801148c:	1e5a      	subs	r2, r3, #1
 801148e:	6022      	str	r2, [r4, #0]
 8011490:	f803 5c01 	strb.w	r5, [r3, #-1]
 8011494:	6863      	ldr	r3, [r4, #4]
 8011496:	3301      	adds	r3, #1
 8011498:	6063      	str	r3, [r4, #4]
 801149a:	e7e9      	b.n	8011470 <_sungetc_r+0xc>
 801149c:	4621      	mov	r1, r4
 801149e:	f000 fd9a 	bl	8011fd6 <__submore>
 80114a2:	2800      	cmp	r0, #0
 80114a4:	d0f1      	beq.n	801148a <_sungetc_r+0x26>
 80114a6:	e7e1      	b.n	801146c <_sungetc_r+0x8>
 80114a8:	6921      	ldr	r1, [r4, #16]
 80114aa:	6823      	ldr	r3, [r4, #0]
 80114ac:	b151      	cbz	r1, 80114c4 <_sungetc_r+0x60>
 80114ae:	4299      	cmp	r1, r3
 80114b0:	d208      	bcs.n	80114c4 <_sungetc_r+0x60>
 80114b2:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80114b6:	42a9      	cmp	r1, r5
 80114b8:	d104      	bne.n	80114c4 <_sungetc_r+0x60>
 80114ba:	3b01      	subs	r3, #1
 80114bc:	3201      	adds	r2, #1
 80114be:	6023      	str	r3, [r4, #0]
 80114c0:	6062      	str	r2, [r4, #4]
 80114c2:	e7d5      	b.n	8011470 <_sungetc_r+0xc>
 80114c4:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80114c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80114cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80114ce:	2303      	movs	r3, #3
 80114d0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80114d2:	4623      	mov	r3, r4
 80114d4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80114d8:	6023      	str	r3, [r4, #0]
 80114da:	2301      	movs	r3, #1
 80114dc:	e7dc      	b.n	8011498 <_sungetc_r+0x34>

080114de <__ssrefill_r>:
 80114de:	b510      	push	{r4, lr}
 80114e0:	460c      	mov	r4, r1
 80114e2:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80114e4:	b169      	cbz	r1, 8011502 <__ssrefill_r+0x24>
 80114e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80114ea:	4299      	cmp	r1, r3
 80114ec:	d001      	beq.n	80114f2 <__ssrefill_r+0x14>
 80114ee:	f7fe fb63 	bl	800fbb8 <_free_r>
 80114f2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80114f4:	6063      	str	r3, [r4, #4]
 80114f6:	2000      	movs	r0, #0
 80114f8:	6360      	str	r0, [r4, #52]	@ 0x34
 80114fa:	b113      	cbz	r3, 8011502 <__ssrefill_r+0x24>
 80114fc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80114fe:	6023      	str	r3, [r4, #0]
 8011500:	bd10      	pop	{r4, pc}
 8011502:	6923      	ldr	r3, [r4, #16]
 8011504:	6023      	str	r3, [r4, #0]
 8011506:	2300      	movs	r3, #0
 8011508:	6063      	str	r3, [r4, #4]
 801150a:	89a3      	ldrh	r3, [r4, #12]
 801150c:	f043 0320 	orr.w	r3, r3, #32
 8011510:	81a3      	strh	r3, [r4, #12]
 8011512:	f04f 30ff 	mov.w	r0, #4294967295
 8011516:	e7f3      	b.n	8011500 <__ssrefill_r+0x22>

08011518 <__ssvfiscanf_r>:
 8011518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801151c:	460c      	mov	r4, r1
 801151e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8011522:	2100      	movs	r1, #0
 8011524:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8011528:	49a6      	ldr	r1, [pc, #664]	@ (80117c4 <__ssvfiscanf_r+0x2ac>)
 801152a:	91a0      	str	r1, [sp, #640]	@ 0x280
 801152c:	f10d 0804 	add.w	r8, sp, #4
 8011530:	49a5      	ldr	r1, [pc, #660]	@ (80117c8 <__ssvfiscanf_r+0x2b0>)
 8011532:	4fa6      	ldr	r7, [pc, #664]	@ (80117cc <__ssvfiscanf_r+0x2b4>)
 8011534:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8011538:	4606      	mov	r6, r0
 801153a:	91a1      	str	r1, [sp, #644]	@ 0x284
 801153c:	9300      	str	r3, [sp, #0]
 801153e:	f892 9000 	ldrb.w	r9, [r2]
 8011542:	f1b9 0f00 	cmp.w	r9, #0
 8011546:	f000 8158 	beq.w	80117fa <__ssvfiscanf_r+0x2e2>
 801154a:	f817 3009 	ldrb.w	r3, [r7, r9]
 801154e:	f013 0308 	ands.w	r3, r3, #8
 8011552:	f102 0501 	add.w	r5, r2, #1
 8011556:	d019      	beq.n	801158c <__ssvfiscanf_r+0x74>
 8011558:	6863      	ldr	r3, [r4, #4]
 801155a:	2b00      	cmp	r3, #0
 801155c:	dd0f      	ble.n	801157e <__ssvfiscanf_r+0x66>
 801155e:	6823      	ldr	r3, [r4, #0]
 8011560:	781a      	ldrb	r2, [r3, #0]
 8011562:	5cba      	ldrb	r2, [r7, r2]
 8011564:	0712      	lsls	r2, r2, #28
 8011566:	d401      	bmi.n	801156c <__ssvfiscanf_r+0x54>
 8011568:	462a      	mov	r2, r5
 801156a:	e7e8      	b.n	801153e <__ssvfiscanf_r+0x26>
 801156c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801156e:	3201      	adds	r2, #1
 8011570:	9245      	str	r2, [sp, #276]	@ 0x114
 8011572:	6862      	ldr	r2, [r4, #4]
 8011574:	3301      	adds	r3, #1
 8011576:	3a01      	subs	r2, #1
 8011578:	6062      	str	r2, [r4, #4]
 801157a:	6023      	str	r3, [r4, #0]
 801157c:	e7ec      	b.n	8011558 <__ssvfiscanf_r+0x40>
 801157e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011580:	4621      	mov	r1, r4
 8011582:	4630      	mov	r0, r6
 8011584:	4798      	blx	r3
 8011586:	2800      	cmp	r0, #0
 8011588:	d0e9      	beq.n	801155e <__ssvfiscanf_r+0x46>
 801158a:	e7ed      	b.n	8011568 <__ssvfiscanf_r+0x50>
 801158c:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8011590:	f040 8085 	bne.w	801169e <__ssvfiscanf_r+0x186>
 8011594:	9341      	str	r3, [sp, #260]	@ 0x104
 8011596:	9343      	str	r3, [sp, #268]	@ 0x10c
 8011598:	7853      	ldrb	r3, [r2, #1]
 801159a:	2b2a      	cmp	r3, #42	@ 0x2a
 801159c:	bf02      	ittt	eq
 801159e:	2310      	moveq	r3, #16
 80115a0:	1c95      	addeq	r5, r2, #2
 80115a2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80115a4:	220a      	movs	r2, #10
 80115a6:	46aa      	mov	sl, r5
 80115a8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80115ac:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80115b0:	2b09      	cmp	r3, #9
 80115b2:	d91e      	bls.n	80115f2 <__ssvfiscanf_r+0xda>
 80115b4:	f8df b218 	ldr.w	fp, [pc, #536]	@ 80117d0 <__ssvfiscanf_r+0x2b8>
 80115b8:	2203      	movs	r2, #3
 80115ba:	4658      	mov	r0, fp
 80115bc:	f7ee fe30 	bl	8000220 <memchr>
 80115c0:	b138      	cbz	r0, 80115d2 <__ssvfiscanf_r+0xba>
 80115c2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80115c4:	eba0 000b 	sub.w	r0, r0, fp
 80115c8:	2301      	movs	r3, #1
 80115ca:	4083      	lsls	r3, r0
 80115cc:	4313      	orrs	r3, r2
 80115ce:	9341      	str	r3, [sp, #260]	@ 0x104
 80115d0:	4655      	mov	r5, sl
 80115d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80115d6:	2b78      	cmp	r3, #120	@ 0x78
 80115d8:	d806      	bhi.n	80115e8 <__ssvfiscanf_r+0xd0>
 80115da:	2b57      	cmp	r3, #87	@ 0x57
 80115dc:	d810      	bhi.n	8011600 <__ssvfiscanf_r+0xe8>
 80115de:	2b25      	cmp	r3, #37	@ 0x25
 80115e0:	d05d      	beq.n	801169e <__ssvfiscanf_r+0x186>
 80115e2:	d857      	bhi.n	8011694 <__ssvfiscanf_r+0x17c>
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d075      	beq.n	80116d4 <__ssvfiscanf_r+0x1bc>
 80115e8:	2303      	movs	r3, #3
 80115ea:	9347      	str	r3, [sp, #284]	@ 0x11c
 80115ec:	230a      	movs	r3, #10
 80115ee:	9342      	str	r3, [sp, #264]	@ 0x108
 80115f0:	e088      	b.n	8011704 <__ssvfiscanf_r+0x1ec>
 80115f2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80115f4:	fb02 1103 	mla	r1, r2, r3, r1
 80115f8:	3930      	subs	r1, #48	@ 0x30
 80115fa:	9143      	str	r1, [sp, #268]	@ 0x10c
 80115fc:	4655      	mov	r5, sl
 80115fe:	e7d2      	b.n	80115a6 <__ssvfiscanf_r+0x8e>
 8011600:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8011604:	2a20      	cmp	r2, #32
 8011606:	d8ef      	bhi.n	80115e8 <__ssvfiscanf_r+0xd0>
 8011608:	a101      	add	r1, pc, #4	@ (adr r1, 8011610 <__ssvfiscanf_r+0xf8>)
 801160a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801160e:	bf00      	nop
 8011610:	080116e3 	.word	0x080116e3
 8011614:	080115e9 	.word	0x080115e9
 8011618:	080115e9 	.word	0x080115e9
 801161c:	0801173d 	.word	0x0801173d
 8011620:	080115e9 	.word	0x080115e9
 8011624:	080115e9 	.word	0x080115e9
 8011628:	080115e9 	.word	0x080115e9
 801162c:	080115e9 	.word	0x080115e9
 8011630:	080115e9 	.word	0x080115e9
 8011634:	080115e9 	.word	0x080115e9
 8011638:	080115e9 	.word	0x080115e9
 801163c:	08011753 	.word	0x08011753
 8011640:	08011739 	.word	0x08011739
 8011644:	0801169b 	.word	0x0801169b
 8011648:	0801169b 	.word	0x0801169b
 801164c:	0801169b 	.word	0x0801169b
 8011650:	080115e9 	.word	0x080115e9
 8011654:	080116f5 	.word	0x080116f5
 8011658:	080115e9 	.word	0x080115e9
 801165c:	080115e9 	.word	0x080115e9
 8011660:	080115e9 	.word	0x080115e9
 8011664:	080115e9 	.word	0x080115e9
 8011668:	08011763 	.word	0x08011763
 801166c:	080116fd 	.word	0x080116fd
 8011670:	080116db 	.word	0x080116db
 8011674:	080115e9 	.word	0x080115e9
 8011678:	080115e9 	.word	0x080115e9
 801167c:	0801175f 	.word	0x0801175f
 8011680:	080115e9 	.word	0x080115e9
 8011684:	08011739 	.word	0x08011739
 8011688:	080115e9 	.word	0x080115e9
 801168c:	080115e9 	.word	0x080115e9
 8011690:	080116e3 	.word	0x080116e3
 8011694:	3b45      	subs	r3, #69	@ 0x45
 8011696:	2b02      	cmp	r3, #2
 8011698:	d8a6      	bhi.n	80115e8 <__ssvfiscanf_r+0xd0>
 801169a:	2305      	movs	r3, #5
 801169c:	e031      	b.n	8011702 <__ssvfiscanf_r+0x1ea>
 801169e:	6863      	ldr	r3, [r4, #4]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	dd0d      	ble.n	80116c0 <__ssvfiscanf_r+0x1a8>
 80116a4:	6823      	ldr	r3, [r4, #0]
 80116a6:	781a      	ldrb	r2, [r3, #0]
 80116a8:	454a      	cmp	r2, r9
 80116aa:	f040 80a6 	bne.w	80117fa <__ssvfiscanf_r+0x2e2>
 80116ae:	3301      	adds	r3, #1
 80116b0:	6862      	ldr	r2, [r4, #4]
 80116b2:	6023      	str	r3, [r4, #0]
 80116b4:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80116b6:	3a01      	subs	r2, #1
 80116b8:	3301      	adds	r3, #1
 80116ba:	6062      	str	r2, [r4, #4]
 80116bc:	9345      	str	r3, [sp, #276]	@ 0x114
 80116be:	e753      	b.n	8011568 <__ssvfiscanf_r+0x50>
 80116c0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80116c2:	4621      	mov	r1, r4
 80116c4:	4630      	mov	r0, r6
 80116c6:	4798      	blx	r3
 80116c8:	2800      	cmp	r0, #0
 80116ca:	d0eb      	beq.n	80116a4 <__ssvfiscanf_r+0x18c>
 80116cc:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80116ce:	2800      	cmp	r0, #0
 80116d0:	f040 808b 	bne.w	80117ea <__ssvfiscanf_r+0x2d2>
 80116d4:	f04f 30ff 	mov.w	r0, #4294967295
 80116d8:	e08b      	b.n	80117f2 <__ssvfiscanf_r+0x2da>
 80116da:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80116dc:	f042 0220 	orr.w	r2, r2, #32
 80116e0:	9241      	str	r2, [sp, #260]	@ 0x104
 80116e2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80116e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80116e8:	9241      	str	r2, [sp, #260]	@ 0x104
 80116ea:	2210      	movs	r2, #16
 80116ec:	2b6e      	cmp	r3, #110	@ 0x6e
 80116ee:	9242      	str	r2, [sp, #264]	@ 0x108
 80116f0:	d902      	bls.n	80116f8 <__ssvfiscanf_r+0x1e0>
 80116f2:	e005      	b.n	8011700 <__ssvfiscanf_r+0x1e8>
 80116f4:	2300      	movs	r3, #0
 80116f6:	9342      	str	r3, [sp, #264]	@ 0x108
 80116f8:	2303      	movs	r3, #3
 80116fa:	e002      	b.n	8011702 <__ssvfiscanf_r+0x1ea>
 80116fc:	2308      	movs	r3, #8
 80116fe:	9342      	str	r3, [sp, #264]	@ 0x108
 8011700:	2304      	movs	r3, #4
 8011702:	9347      	str	r3, [sp, #284]	@ 0x11c
 8011704:	6863      	ldr	r3, [r4, #4]
 8011706:	2b00      	cmp	r3, #0
 8011708:	dd39      	ble.n	801177e <__ssvfiscanf_r+0x266>
 801170a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801170c:	0659      	lsls	r1, r3, #25
 801170e:	d404      	bmi.n	801171a <__ssvfiscanf_r+0x202>
 8011710:	6823      	ldr	r3, [r4, #0]
 8011712:	781a      	ldrb	r2, [r3, #0]
 8011714:	5cba      	ldrb	r2, [r7, r2]
 8011716:	0712      	lsls	r2, r2, #28
 8011718:	d438      	bmi.n	801178c <__ssvfiscanf_r+0x274>
 801171a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801171c:	2b02      	cmp	r3, #2
 801171e:	dc47      	bgt.n	80117b0 <__ssvfiscanf_r+0x298>
 8011720:	466b      	mov	r3, sp
 8011722:	4622      	mov	r2, r4
 8011724:	a941      	add	r1, sp, #260	@ 0x104
 8011726:	4630      	mov	r0, r6
 8011728:	f000 f9ae 	bl	8011a88 <_scanf_chars>
 801172c:	2801      	cmp	r0, #1
 801172e:	d064      	beq.n	80117fa <__ssvfiscanf_r+0x2e2>
 8011730:	2802      	cmp	r0, #2
 8011732:	f47f af19 	bne.w	8011568 <__ssvfiscanf_r+0x50>
 8011736:	e7c9      	b.n	80116cc <__ssvfiscanf_r+0x1b4>
 8011738:	220a      	movs	r2, #10
 801173a:	e7d7      	b.n	80116ec <__ssvfiscanf_r+0x1d4>
 801173c:	4629      	mov	r1, r5
 801173e:	4640      	mov	r0, r8
 8011740:	f000 fc10 	bl	8011f64 <__sccl>
 8011744:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801174a:	9341      	str	r3, [sp, #260]	@ 0x104
 801174c:	4605      	mov	r5, r0
 801174e:	2301      	movs	r3, #1
 8011750:	e7d7      	b.n	8011702 <__ssvfiscanf_r+0x1ea>
 8011752:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8011754:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011758:	9341      	str	r3, [sp, #260]	@ 0x104
 801175a:	2300      	movs	r3, #0
 801175c:	e7d1      	b.n	8011702 <__ssvfiscanf_r+0x1ea>
 801175e:	2302      	movs	r3, #2
 8011760:	e7cf      	b.n	8011702 <__ssvfiscanf_r+0x1ea>
 8011762:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8011764:	06c3      	lsls	r3, r0, #27
 8011766:	f53f aeff 	bmi.w	8011568 <__ssvfiscanf_r+0x50>
 801176a:	9b00      	ldr	r3, [sp, #0]
 801176c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801176e:	1d19      	adds	r1, r3, #4
 8011770:	9100      	str	r1, [sp, #0]
 8011772:	681b      	ldr	r3, [r3, #0]
 8011774:	07c0      	lsls	r0, r0, #31
 8011776:	bf4c      	ite	mi
 8011778:	801a      	strhmi	r2, [r3, #0]
 801177a:	601a      	strpl	r2, [r3, #0]
 801177c:	e6f4      	b.n	8011568 <__ssvfiscanf_r+0x50>
 801177e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011780:	4621      	mov	r1, r4
 8011782:	4630      	mov	r0, r6
 8011784:	4798      	blx	r3
 8011786:	2800      	cmp	r0, #0
 8011788:	d0bf      	beq.n	801170a <__ssvfiscanf_r+0x1f2>
 801178a:	e79f      	b.n	80116cc <__ssvfiscanf_r+0x1b4>
 801178c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801178e:	3201      	adds	r2, #1
 8011790:	9245      	str	r2, [sp, #276]	@ 0x114
 8011792:	6862      	ldr	r2, [r4, #4]
 8011794:	3a01      	subs	r2, #1
 8011796:	2a00      	cmp	r2, #0
 8011798:	6062      	str	r2, [r4, #4]
 801179a:	dd02      	ble.n	80117a2 <__ssvfiscanf_r+0x28a>
 801179c:	3301      	adds	r3, #1
 801179e:	6023      	str	r3, [r4, #0]
 80117a0:	e7b6      	b.n	8011710 <__ssvfiscanf_r+0x1f8>
 80117a2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80117a4:	4621      	mov	r1, r4
 80117a6:	4630      	mov	r0, r6
 80117a8:	4798      	blx	r3
 80117aa:	2800      	cmp	r0, #0
 80117ac:	d0b0      	beq.n	8011710 <__ssvfiscanf_r+0x1f8>
 80117ae:	e78d      	b.n	80116cc <__ssvfiscanf_r+0x1b4>
 80117b0:	2b04      	cmp	r3, #4
 80117b2:	dc0f      	bgt.n	80117d4 <__ssvfiscanf_r+0x2bc>
 80117b4:	466b      	mov	r3, sp
 80117b6:	4622      	mov	r2, r4
 80117b8:	a941      	add	r1, sp, #260	@ 0x104
 80117ba:	4630      	mov	r0, r6
 80117bc:	f000 f9be 	bl	8011b3c <_scanf_i>
 80117c0:	e7b4      	b.n	801172c <__ssvfiscanf_r+0x214>
 80117c2:	bf00      	nop
 80117c4:	08011465 	.word	0x08011465
 80117c8:	080114df 	.word	0x080114df
 80117cc:	080139cd 	.word	0x080139cd
 80117d0:	08013c2e 	.word	0x08013c2e
 80117d4:	4b0a      	ldr	r3, [pc, #40]	@ (8011800 <__ssvfiscanf_r+0x2e8>)
 80117d6:	2b00      	cmp	r3, #0
 80117d8:	f43f aec6 	beq.w	8011568 <__ssvfiscanf_r+0x50>
 80117dc:	466b      	mov	r3, sp
 80117de:	4622      	mov	r2, r4
 80117e0:	a941      	add	r1, sp, #260	@ 0x104
 80117e2:	4630      	mov	r0, r6
 80117e4:	f7fc fe10 	bl	800e408 <_scanf_float>
 80117e8:	e7a0      	b.n	801172c <__ssvfiscanf_r+0x214>
 80117ea:	89a3      	ldrh	r3, [r4, #12]
 80117ec:	065b      	lsls	r3, r3, #25
 80117ee:	f53f af71 	bmi.w	80116d4 <__ssvfiscanf_r+0x1bc>
 80117f2:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 80117f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117fa:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80117fc:	e7f9      	b.n	80117f2 <__ssvfiscanf_r+0x2da>
 80117fe:	bf00      	nop
 8011800:	0800e409 	.word	0x0800e409

08011804 <__sfputc_r>:
 8011804:	6893      	ldr	r3, [r2, #8]
 8011806:	3b01      	subs	r3, #1
 8011808:	2b00      	cmp	r3, #0
 801180a:	b410      	push	{r4}
 801180c:	6093      	str	r3, [r2, #8]
 801180e:	da08      	bge.n	8011822 <__sfputc_r+0x1e>
 8011810:	6994      	ldr	r4, [r2, #24]
 8011812:	42a3      	cmp	r3, r4
 8011814:	db01      	blt.n	801181a <__sfputc_r+0x16>
 8011816:	290a      	cmp	r1, #10
 8011818:	d103      	bne.n	8011822 <__sfputc_r+0x1e>
 801181a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801181e:	f7fd b9fc 	b.w	800ec1a <__swbuf_r>
 8011822:	6813      	ldr	r3, [r2, #0]
 8011824:	1c58      	adds	r0, r3, #1
 8011826:	6010      	str	r0, [r2, #0]
 8011828:	7019      	strb	r1, [r3, #0]
 801182a:	4608      	mov	r0, r1
 801182c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011830:	4770      	bx	lr

08011832 <__sfputs_r>:
 8011832:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011834:	4606      	mov	r6, r0
 8011836:	460f      	mov	r7, r1
 8011838:	4614      	mov	r4, r2
 801183a:	18d5      	adds	r5, r2, r3
 801183c:	42ac      	cmp	r4, r5
 801183e:	d101      	bne.n	8011844 <__sfputs_r+0x12>
 8011840:	2000      	movs	r0, #0
 8011842:	e007      	b.n	8011854 <__sfputs_r+0x22>
 8011844:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011848:	463a      	mov	r2, r7
 801184a:	4630      	mov	r0, r6
 801184c:	f7ff ffda 	bl	8011804 <__sfputc_r>
 8011850:	1c43      	adds	r3, r0, #1
 8011852:	d1f3      	bne.n	801183c <__sfputs_r+0xa>
 8011854:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011858 <_vfiprintf_r>:
 8011858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801185c:	460d      	mov	r5, r1
 801185e:	b09d      	sub	sp, #116	@ 0x74
 8011860:	4614      	mov	r4, r2
 8011862:	4698      	mov	r8, r3
 8011864:	4606      	mov	r6, r0
 8011866:	b118      	cbz	r0, 8011870 <_vfiprintf_r+0x18>
 8011868:	6a03      	ldr	r3, [r0, #32]
 801186a:	b90b      	cbnz	r3, 8011870 <_vfiprintf_r+0x18>
 801186c:	f7fd f866 	bl	800e93c <__sinit>
 8011870:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011872:	07d9      	lsls	r1, r3, #31
 8011874:	d405      	bmi.n	8011882 <_vfiprintf_r+0x2a>
 8011876:	89ab      	ldrh	r3, [r5, #12]
 8011878:	059a      	lsls	r2, r3, #22
 801187a:	d402      	bmi.n	8011882 <_vfiprintf_r+0x2a>
 801187c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801187e:	f7fd fb00 	bl	800ee82 <__retarget_lock_acquire_recursive>
 8011882:	89ab      	ldrh	r3, [r5, #12]
 8011884:	071b      	lsls	r3, r3, #28
 8011886:	d501      	bpl.n	801188c <_vfiprintf_r+0x34>
 8011888:	692b      	ldr	r3, [r5, #16]
 801188a:	b99b      	cbnz	r3, 80118b4 <_vfiprintf_r+0x5c>
 801188c:	4629      	mov	r1, r5
 801188e:	4630      	mov	r0, r6
 8011890:	f7fd fa02 	bl	800ec98 <__swsetup_r>
 8011894:	b170      	cbz	r0, 80118b4 <_vfiprintf_r+0x5c>
 8011896:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011898:	07dc      	lsls	r4, r3, #31
 801189a:	d504      	bpl.n	80118a6 <_vfiprintf_r+0x4e>
 801189c:	f04f 30ff 	mov.w	r0, #4294967295
 80118a0:	b01d      	add	sp, #116	@ 0x74
 80118a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118a6:	89ab      	ldrh	r3, [r5, #12]
 80118a8:	0598      	lsls	r0, r3, #22
 80118aa:	d4f7      	bmi.n	801189c <_vfiprintf_r+0x44>
 80118ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80118ae:	f7fd fae9 	bl	800ee84 <__retarget_lock_release_recursive>
 80118b2:	e7f3      	b.n	801189c <_vfiprintf_r+0x44>
 80118b4:	2300      	movs	r3, #0
 80118b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80118b8:	2320      	movs	r3, #32
 80118ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80118be:	f8cd 800c 	str.w	r8, [sp, #12]
 80118c2:	2330      	movs	r3, #48	@ 0x30
 80118c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011a74 <_vfiprintf_r+0x21c>
 80118c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80118cc:	f04f 0901 	mov.w	r9, #1
 80118d0:	4623      	mov	r3, r4
 80118d2:	469a      	mov	sl, r3
 80118d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80118d8:	b10a      	cbz	r2, 80118de <_vfiprintf_r+0x86>
 80118da:	2a25      	cmp	r2, #37	@ 0x25
 80118dc:	d1f9      	bne.n	80118d2 <_vfiprintf_r+0x7a>
 80118de:	ebba 0b04 	subs.w	fp, sl, r4
 80118e2:	d00b      	beq.n	80118fc <_vfiprintf_r+0xa4>
 80118e4:	465b      	mov	r3, fp
 80118e6:	4622      	mov	r2, r4
 80118e8:	4629      	mov	r1, r5
 80118ea:	4630      	mov	r0, r6
 80118ec:	f7ff ffa1 	bl	8011832 <__sfputs_r>
 80118f0:	3001      	adds	r0, #1
 80118f2:	f000 80a7 	beq.w	8011a44 <_vfiprintf_r+0x1ec>
 80118f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80118f8:	445a      	add	r2, fp
 80118fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80118fc:	f89a 3000 	ldrb.w	r3, [sl]
 8011900:	2b00      	cmp	r3, #0
 8011902:	f000 809f 	beq.w	8011a44 <_vfiprintf_r+0x1ec>
 8011906:	2300      	movs	r3, #0
 8011908:	f04f 32ff 	mov.w	r2, #4294967295
 801190c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011910:	f10a 0a01 	add.w	sl, sl, #1
 8011914:	9304      	str	r3, [sp, #16]
 8011916:	9307      	str	r3, [sp, #28]
 8011918:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801191c:	931a      	str	r3, [sp, #104]	@ 0x68
 801191e:	4654      	mov	r4, sl
 8011920:	2205      	movs	r2, #5
 8011922:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011926:	4853      	ldr	r0, [pc, #332]	@ (8011a74 <_vfiprintf_r+0x21c>)
 8011928:	f7ee fc7a 	bl	8000220 <memchr>
 801192c:	9a04      	ldr	r2, [sp, #16]
 801192e:	b9d8      	cbnz	r0, 8011968 <_vfiprintf_r+0x110>
 8011930:	06d1      	lsls	r1, r2, #27
 8011932:	bf44      	itt	mi
 8011934:	2320      	movmi	r3, #32
 8011936:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801193a:	0713      	lsls	r3, r2, #28
 801193c:	bf44      	itt	mi
 801193e:	232b      	movmi	r3, #43	@ 0x2b
 8011940:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011944:	f89a 3000 	ldrb.w	r3, [sl]
 8011948:	2b2a      	cmp	r3, #42	@ 0x2a
 801194a:	d015      	beq.n	8011978 <_vfiprintf_r+0x120>
 801194c:	9a07      	ldr	r2, [sp, #28]
 801194e:	4654      	mov	r4, sl
 8011950:	2000      	movs	r0, #0
 8011952:	f04f 0c0a 	mov.w	ip, #10
 8011956:	4621      	mov	r1, r4
 8011958:	f811 3b01 	ldrb.w	r3, [r1], #1
 801195c:	3b30      	subs	r3, #48	@ 0x30
 801195e:	2b09      	cmp	r3, #9
 8011960:	d94b      	bls.n	80119fa <_vfiprintf_r+0x1a2>
 8011962:	b1b0      	cbz	r0, 8011992 <_vfiprintf_r+0x13a>
 8011964:	9207      	str	r2, [sp, #28]
 8011966:	e014      	b.n	8011992 <_vfiprintf_r+0x13a>
 8011968:	eba0 0308 	sub.w	r3, r0, r8
 801196c:	fa09 f303 	lsl.w	r3, r9, r3
 8011970:	4313      	orrs	r3, r2
 8011972:	9304      	str	r3, [sp, #16]
 8011974:	46a2      	mov	sl, r4
 8011976:	e7d2      	b.n	801191e <_vfiprintf_r+0xc6>
 8011978:	9b03      	ldr	r3, [sp, #12]
 801197a:	1d19      	adds	r1, r3, #4
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	9103      	str	r1, [sp, #12]
 8011980:	2b00      	cmp	r3, #0
 8011982:	bfbb      	ittet	lt
 8011984:	425b      	neglt	r3, r3
 8011986:	f042 0202 	orrlt.w	r2, r2, #2
 801198a:	9307      	strge	r3, [sp, #28]
 801198c:	9307      	strlt	r3, [sp, #28]
 801198e:	bfb8      	it	lt
 8011990:	9204      	strlt	r2, [sp, #16]
 8011992:	7823      	ldrb	r3, [r4, #0]
 8011994:	2b2e      	cmp	r3, #46	@ 0x2e
 8011996:	d10a      	bne.n	80119ae <_vfiprintf_r+0x156>
 8011998:	7863      	ldrb	r3, [r4, #1]
 801199a:	2b2a      	cmp	r3, #42	@ 0x2a
 801199c:	d132      	bne.n	8011a04 <_vfiprintf_r+0x1ac>
 801199e:	9b03      	ldr	r3, [sp, #12]
 80119a0:	1d1a      	adds	r2, r3, #4
 80119a2:	681b      	ldr	r3, [r3, #0]
 80119a4:	9203      	str	r2, [sp, #12]
 80119a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80119aa:	3402      	adds	r4, #2
 80119ac:	9305      	str	r3, [sp, #20]
 80119ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011a84 <_vfiprintf_r+0x22c>
 80119b2:	7821      	ldrb	r1, [r4, #0]
 80119b4:	2203      	movs	r2, #3
 80119b6:	4650      	mov	r0, sl
 80119b8:	f7ee fc32 	bl	8000220 <memchr>
 80119bc:	b138      	cbz	r0, 80119ce <_vfiprintf_r+0x176>
 80119be:	9b04      	ldr	r3, [sp, #16]
 80119c0:	eba0 000a 	sub.w	r0, r0, sl
 80119c4:	2240      	movs	r2, #64	@ 0x40
 80119c6:	4082      	lsls	r2, r0
 80119c8:	4313      	orrs	r3, r2
 80119ca:	3401      	adds	r4, #1
 80119cc:	9304      	str	r3, [sp, #16]
 80119ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119d2:	4829      	ldr	r0, [pc, #164]	@ (8011a78 <_vfiprintf_r+0x220>)
 80119d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80119d8:	2206      	movs	r2, #6
 80119da:	f7ee fc21 	bl	8000220 <memchr>
 80119de:	2800      	cmp	r0, #0
 80119e0:	d03f      	beq.n	8011a62 <_vfiprintf_r+0x20a>
 80119e2:	4b26      	ldr	r3, [pc, #152]	@ (8011a7c <_vfiprintf_r+0x224>)
 80119e4:	bb1b      	cbnz	r3, 8011a2e <_vfiprintf_r+0x1d6>
 80119e6:	9b03      	ldr	r3, [sp, #12]
 80119e8:	3307      	adds	r3, #7
 80119ea:	f023 0307 	bic.w	r3, r3, #7
 80119ee:	3308      	adds	r3, #8
 80119f0:	9303      	str	r3, [sp, #12]
 80119f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119f4:	443b      	add	r3, r7
 80119f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80119f8:	e76a      	b.n	80118d0 <_vfiprintf_r+0x78>
 80119fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80119fe:	460c      	mov	r4, r1
 8011a00:	2001      	movs	r0, #1
 8011a02:	e7a8      	b.n	8011956 <_vfiprintf_r+0xfe>
 8011a04:	2300      	movs	r3, #0
 8011a06:	3401      	adds	r4, #1
 8011a08:	9305      	str	r3, [sp, #20]
 8011a0a:	4619      	mov	r1, r3
 8011a0c:	f04f 0c0a 	mov.w	ip, #10
 8011a10:	4620      	mov	r0, r4
 8011a12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011a16:	3a30      	subs	r2, #48	@ 0x30
 8011a18:	2a09      	cmp	r2, #9
 8011a1a:	d903      	bls.n	8011a24 <_vfiprintf_r+0x1cc>
 8011a1c:	2b00      	cmp	r3, #0
 8011a1e:	d0c6      	beq.n	80119ae <_vfiprintf_r+0x156>
 8011a20:	9105      	str	r1, [sp, #20]
 8011a22:	e7c4      	b.n	80119ae <_vfiprintf_r+0x156>
 8011a24:	fb0c 2101 	mla	r1, ip, r1, r2
 8011a28:	4604      	mov	r4, r0
 8011a2a:	2301      	movs	r3, #1
 8011a2c:	e7f0      	b.n	8011a10 <_vfiprintf_r+0x1b8>
 8011a2e:	ab03      	add	r3, sp, #12
 8011a30:	9300      	str	r3, [sp, #0]
 8011a32:	462a      	mov	r2, r5
 8011a34:	4b12      	ldr	r3, [pc, #72]	@ (8011a80 <_vfiprintf_r+0x228>)
 8011a36:	a904      	add	r1, sp, #16
 8011a38:	4630      	mov	r0, r6
 8011a3a:	f7fc f92f 	bl	800dc9c <_printf_float>
 8011a3e:	4607      	mov	r7, r0
 8011a40:	1c78      	adds	r0, r7, #1
 8011a42:	d1d6      	bne.n	80119f2 <_vfiprintf_r+0x19a>
 8011a44:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011a46:	07d9      	lsls	r1, r3, #31
 8011a48:	d405      	bmi.n	8011a56 <_vfiprintf_r+0x1fe>
 8011a4a:	89ab      	ldrh	r3, [r5, #12]
 8011a4c:	059a      	lsls	r2, r3, #22
 8011a4e:	d402      	bmi.n	8011a56 <_vfiprintf_r+0x1fe>
 8011a50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011a52:	f7fd fa17 	bl	800ee84 <__retarget_lock_release_recursive>
 8011a56:	89ab      	ldrh	r3, [r5, #12]
 8011a58:	065b      	lsls	r3, r3, #25
 8011a5a:	f53f af1f 	bmi.w	801189c <_vfiprintf_r+0x44>
 8011a5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011a60:	e71e      	b.n	80118a0 <_vfiprintf_r+0x48>
 8011a62:	ab03      	add	r3, sp, #12
 8011a64:	9300      	str	r3, [sp, #0]
 8011a66:	462a      	mov	r2, r5
 8011a68:	4b05      	ldr	r3, [pc, #20]	@ (8011a80 <_vfiprintf_r+0x228>)
 8011a6a:	a904      	add	r1, sp, #16
 8011a6c:	4630      	mov	r0, r6
 8011a6e:	f7fc fbad 	bl	800e1cc <_printf_i>
 8011a72:	e7e4      	b.n	8011a3e <_vfiprintf_r+0x1e6>
 8011a74:	08013c28 	.word	0x08013c28
 8011a78:	08013c32 	.word	0x08013c32
 8011a7c:	0800dc9d 	.word	0x0800dc9d
 8011a80:	08011833 	.word	0x08011833
 8011a84:	08013c2e 	.word	0x08013c2e

08011a88 <_scanf_chars>:
 8011a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011a8c:	4615      	mov	r5, r2
 8011a8e:	688a      	ldr	r2, [r1, #8]
 8011a90:	4680      	mov	r8, r0
 8011a92:	460c      	mov	r4, r1
 8011a94:	b932      	cbnz	r2, 8011aa4 <_scanf_chars+0x1c>
 8011a96:	698a      	ldr	r2, [r1, #24]
 8011a98:	2a00      	cmp	r2, #0
 8011a9a:	bf14      	ite	ne
 8011a9c:	f04f 32ff 	movne.w	r2, #4294967295
 8011aa0:	2201      	moveq	r2, #1
 8011aa2:	608a      	str	r2, [r1, #8]
 8011aa4:	6822      	ldr	r2, [r4, #0]
 8011aa6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8011b38 <_scanf_chars+0xb0>
 8011aaa:	06d1      	lsls	r1, r2, #27
 8011aac:	bf5f      	itttt	pl
 8011aae:	681a      	ldrpl	r2, [r3, #0]
 8011ab0:	1d11      	addpl	r1, r2, #4
 8011ab2:	6019      	strpl	r1, [r3, #0]
 8011ab4:	6816      	ldrpl	r6, [r2, #0]
 8011ab6:	2700      	movs	r7, #0
 8011ab8:	69a0      	ldr	r0, [r4, #24]
 8011aba:	b188      	cbz	r0, 8011ae0 <_scanf_chars+0x58>
 8011abc:	2801      	cmp	r0, #1
 8011abe:	d107      	bne.n	8011ad0 <_scanf_chars+0x48>
 8011ac0:	682b      	ldr	r3, [r5, #0]
 8011ac2:	781a      	ldrb	r2, [r3, #0]
 8011ac4:	6963      	ldr	r3, [r4, #20]
 8011ac6:	5c9b      	ldrb	r3, [r3, r2]
 8011ac8:	b953      	cbnz	r3, 8011ae0 <_scanf_chars+0x58>
 8011aca:	2f00      	cmp	r7, #0
 8011acc:	d031      	beq.n	8011b32 <_scanf_chars+0xaa>
 8011ace:	e022      	b.n	8011b16 <_scanf_chars+0x8e>
 8011ad0:	2802      	cmp	r0, #2
 8011ad2:	d120      	bne.n	8011b16 <_scanf_chars+0x8e>
 8011ad4:	682b      	ldr	r3, [r5, #0]
 8011ad6:	781b      	ldrb	r3, [r3, #0]
 8011ad8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8011adc:	071b      	lsls	r3, r3, #28
 8011ade:	d41a      	bmi.n	8011b16 <_scanf_chars+0x8e>
 8011ae0:	6823      	ldr	r3, [r4, #0]
 8011ae2:	06da      	lsls	r2, r3, #27
 8011ae4:	bf5e      	ittt	pl
 8011ae6:	682b      	ldrpl	r3, [r5, #0]
 8011ae8:	781b      	ldrbpl	r3, [r3, #0]
 8011aea:	f806 3b01 	strbpl.w	r3, [r6], #1
 8011aee:	682a      	ldr	r2, [r5, #0]
 8011af0:	686b      	ldr	r3, [r5, #4]
 8011af2:	3201      	adds	r2, #1
 8011af4:	602a      	str	r2, [r5, #0]
 8011af6:	68a2      	ldr	r2, [r4, #8]
 8011af8:	3b01      	subs	r3, #1
 8011afa:	3a01      	subs	r2, #1
 8011afc:	606b      	str	r3, [r5, #4]
 8011afe:	3701      	adds	r7, #1
 8011b00:	60a2      	str	r2, [r4, #8]
 8011b02:	b142      	cbz	r2, 8011b16 <_scanf_chars+0x8e>
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	dcd7      	bgt.n	8011ab8 <_scanf_chars+0x30>
 8011b08:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011b0c:	4629      	mov	r1, r5
 8011b0e:	4640      	mov	r0, r8
 8011b10:	4798      	blx	r3
 8011b12:	2800      	cmp	r0, #0
 8011b14:	d0d0      	beq.n	8011ab8 <_scanf_chars+0x30>
 8011b16:	6823      	ldr	r3, [r4, #0]
 8011b18:	f013 0310 	ands.w	r3, r3, #16
 8011b1c:	d105      	bne.n	8011b2a <_scanf_chars+0xa2>
 8011b1e:	68e2      	ldr	r2, [r4, #12]
 8011b20:	3201      	adds	r2, #1
 8011b22:	60e2      	str	r2, [r4, #12]
 8011b24:	69a2      	ldr	r2, [r4, #24]
 8011b26:	b102      	cbz	r2, 8011b2a <_scanf_chars+0xa2>
 8011b28:	7033      	strb	r3, [r6, #0]
 8011b2a:	6923      	ldr	r3, [r4, #16]
 8011b2c:	443b      	add	r3, r7
 8011b2e:	6123      	str	r3, [r4, #16]
 8011b30:	2000      	movs	r0, #0
 8011b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011b36:	bf00      	nop
 8011b38:	080139cd 	.word	0x080139cd

08011b3c <_scanf_i>:
 8011b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b40:	4698      	mov	r8, r3
 8011b42:	4b74      	ldr	r3, [pc, #464]	@ (8011d14 <_scanf_i+0x1d8>)
 8011b44:	460c      	mov	r4, r1
 8011b46:	4682      	mov	sl, r0
 8011b48:	4616      	mov	r6, r2
 8011b4a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8011b4e:	b087      	sub	sp, #28
 8011b50:	ab03      	add	r3, sp, #12
 8011b52:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8011b56:	4b70      	ldr	r3, [pc, #448]	@ (8011d18 <_scanf_i+0x1dc>)
 8011b58:	69a1      	ldr	r1, [r4, #24]
 8011b5a:	4a70      	ldr	r2, [pc, #448]	@ (8011d1c <_scanf_i+0x1e0>)
 8011b5c:	2903      	cmp	r1, #3
 8011b5e:	bf08      	it	eq
 8011b60:	461a      	moveq	r2, r3
 8011b62:	68a3      	ldr	r3, [r4, #8]
 8011b64:	9201      	str	r2, [sp, #4]
 8011b66:	1e5a      	subs	r2, r3, #1
 8011b68:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8011b6c:	bf88      	it	hi
 8011b6e:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011b72:	4627      	mov	r7, r4
 8011b74:	bf82      	ittt	hi
 8011b76:	eb03 0905 	addhi.w	r9, r3, r5
 8011b7a:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8011b7e:	60a3      	strhi	r3, [r4, #8]
 8011b80:	f857 3b1c 	ldr.w	r3, [r7], #28
 8011b84:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8011b88:	bf98      	it	ls
 8011b8a:	f04f 0900 	movls.w	r9, #0
 8011b8e:	6023      	str	r3, [r4, #0]
 8011b90:	463d      	mov	r5, r7
 8011b92:	f04f 0b00 	mov.w	fp, #0
 8011b96:	6831      	ldr	r1, [r6, #0]
 8011b98:	ab03      	add	r3, sp, #12
 8011b9a:	7809      	ldrb	r1, [r1, #0]
 8011b9c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8011ba0:	2202      	movs	r2, #2
 8011ba2:	f7ee fb3d 	bl	8000220 <memchr>
 8011ba6:	b328      	cbz	r0, 8011bf4 <_scanf_i+0xb8>
 8011ba8:	f1bb 0f01 	cmp.w	fp, #1
 8011bac:	d159      	bne.n	8011c62 <_scanf_i+0x126>
 8011bae:	6862      	ldr	r2, [r4, #4]
 8011bb0:	b92a      	cbnz	r2, 8011bbe <_scanf_i+0x82>
 8011bb2:	6822      	ldr	r2, [r4, #0]
 8011bb4:	2108      	movs	r1, #8
 8011bb6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8011bba:	6061      	str	r1, [r4, #4]
 8011bbc:	6022      	str	r2, [r4, #0]
 8011bbe:	6822      	ldr	r2, [r4, #0]
 8011bc0:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8011bc4:	6022      	str	r2, [r4, #0]
 8011bc6:	68a2      	ldr	r2, [r4, #8]
 8011bc8:	1e51      	subs	r1, r2, #1
 8011bca:	60a1      	str	r1, [r4, #8]
 8011bcc:	b192      	cbz	r2, 8011bf4 <_scanf_i+0xb8>
 8011bce:	6832      	ldr	r2, [r6, #0]
 8011bd0:	1c51      	adds	r1, r2, #1
 8011bd2:	6031      	str	r1, [r6, #0]
 8011bd4:	7812      	ldrb	r2, [r2, #0]
 8011bd6:	f805 2b01 	strb.w	r2, [r5], #1
 8011bda:	6872      	ldr	r2, [r6, #4]
 8011bdc:	3a01      	subs	r2, #1
 8011bde:	2a00      	cmp	r2, #0
 8011be0:	6072      	str	r2, [r6, #4]
 8011be2:	dc07      	bgt.n	8011bf4 <_scanf_i+0xb8>
 8011be4:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8011be8:	4631      	mov	r1, r6
 8011bea:	4650      	mov	r0, sl
 8011bec:	4790      	blx	r2
 8011bee:	2800      	cmp	r0, #0
 8011bf0:	f040 8085 	bne.w	8011cfe <_scanf_i+0x1c2>
 8011bf4:	f10b 0b01 	add.w	fp, fp, #1
 8011bf8:	f1bb 0f03 	cmp.w	fp, #3
 8011bfc:	d1cb      	bne.n	8011b96 <_scanf_i+0x5a>
 8011bfe:	6863      	ldr	r3, [r4, #4]
 8011c00:	b90b      	cbnz	r3, 8011c06 <_scanf_i+0xca>
 8011c02:	230a      	movs	r3, #10
 8011c04:	6063      	str	r3, [r4, #4]
 8011c06:	6863      	ldr	r3, [r4, #4]
 8011c08:	4945      	ldr	r1, [pc, #276]	@ (8011d20 <_scanf_i+0x1e4>)
 8011c0a:	6960      	ldr	r0, [r4, #20]
 8011c0c:	1ac9      	subs	r1, r1, r3
 8011c0e:	f000 f9a9 	bl	8011f64 <__sccl>
 8011c12:	f04f 0b00 	mov.w	fp, #0
 8011c16:	68a3      	ldr	r3, [r4, #8]
 8011c18:	6822      	ldr	r2, [r4, #0]
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d03d      	beq.n	8011c9a <_scanf_i+0x15e>
 8011c1e:	6831      	ldr	r1, [r6, #0]
 8011c20:	6960      	ldr	r0, [r4, #20]
 8011c22:	f891 c000 	ldrb.w	ip, [r1]
 8011c26:	f810 000c 	ldrb.w	r0, [r0, ip]
 8011c2a:	2800      	cmp	r0, #0
 8011c2c:	d035      	beq.n	8011c9a <_scanf_i+0x15e>
 8011c2e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8011c32:	d124      	bne.n	8011c7e <_scanf_i+0x142>
 8011c34:	0510      	lsls	r0, r2, #20
 8011c36:	d522      	bpl.n	8011c7e <_scanf_i+0x142>
 8011c38:	f10b 0b01 	add.w	fp, fp, #1
 8011c3c:	f1b9 0f00 	cmp.w	r9, #0
 8011c40:	d003      	beq.n	8011c4a <_scanf_i+0x10e>
 8011c42:	3301      	adds	r3, #1
 8011c44:	f109 39ff 	add.w	r9, r9, #4294967295
 8011c48:	60a3      	str	r3, [r4, #8]
 8011c4a:	6873      	ldr	r3, [r6, #4]
 8011c4c:	3b01      	subs	r3, #1
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	6073      	str	r3, [r6, #4]
 8011c52:	dd1b      	ble.n	8011c8c <_scanf_i+0x150>
 8011c54:	6833      	ldr	r3, [r6, #0]
 8011c56:	3301      	adds	r3, #1
 8011c58:	6033      	str	r3, [r6, #0]
 8011c5a:	68a3      	ldr	r3, [r4, #8]
 8011c5c:	3b01      	subs	r3, #1
 8011c5e:	60a3      	str	r3, [r4, #8]
 8011c60:	e7d9      	b.n	8011c16 <_scanf_i+0xda>
 8011c62:	f1bb 0f02 	cmp.w	fp, #2
 8011c66:	d1ae      	bne.n	8011bc6 <_scanf_i+0x8a>
 8011c68:	6822      	ldr	r2, [r4, #0]
 8011c6a:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8011c6e:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8011c72:	d1c4      	bne.n	8011bfe <_scanf_i+0xc2>
 8011c74:	2110      	movs	r1, #16
 8011c76:	6061      	str	r1, [r4, #4]
 8011c78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8011c7c:	e7a2      	b.n	8011bc4 <_scanf_i+0x88>
 8011c7e:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8011c82:	6022      	str	r2, [r4, #0]
 8011c84:	780b      	ldrb	r3, [r1, #0]
 8011c86:	f805 3b01 	strb.w	r3, [r5], #1
 8011c8a:	e7de      	b.n	8011c4a <_scanf_i+0x10e>
 8011c8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011c90:	4631      	mov	r1, r6
 8011c92:	4650      	mov	r0, sl
 8011c94:	4798      	blx	r3
 8011c96:	2800      	cmp	r0, #0
 8011c98:	d0df      	beq.n	8011c5a <_scanf_i+0x11e>
 8011c9a:	6823      	ldr	r3, [r4, #0]
 8011c9c:	05d9      	lsls	r1, r3, #23
 8011c9e:	d50d      	bpl.n	8011cbc <_scanf_i+0x180>
 8011ca0:	42bd      	cmp	r5, r7
 8011ca2:	d909      	bls.n	8011cb8 <_scanf_i+0x17c>
 8011ca4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8011ca8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011cac:	4632      	mov	r2, r6
 8011cae:	4650      	mov	r0, sl
 8011cb0:	4798      	blx	r3
 8011cb2:	f105 39ff 	add.w	r9, r5, #4294967295
 8011cb6:	464d      	mov	r5, r9
 8011cb8:	42bd      	cmp	r5, r7
 8011cba:	d028      	beq.n	8011d0e <_scanf_i+0x1d2>
 8011cbc:	6822      	ldr	r2, [r4, #0]
 8011cbe:	f012 0210 	ands.w	r2, r2, #16
 8011cc2:	d113      	bne.n	8011cec <_scanf_i+0x1b0>
 8011cc4:	702a      	strb	r2, [r5, #0]
 8011cc6:	6863      	ldr	r3, [r4, #4]
 8011cc8:	9e01      	ldr	r6, [sp, #4]
 8011cca:	4639      	mov	r1, r7
 8011ccc:	4650      	mov	r0, sl
 8011cce:	47b0      	blx	r6
 8011cd0:	f8d8 3000 	ldr.w	r3, [r8]
 8011cd4:	6821      	ldr	r1, [r4, #0]
 8011cd6:	1d1a      	adds	r2, r3, #4
 8011cd8:	f8c8 2000 	str.w	r2, [r8]
 8011cdc:	f011 0f20 	tst.w	r1, #32
 8011ce0:	681b      	ldr	r3, [r3, #0]
 8011ce2:	d00f      	beq.n	8011d04 <_scanf_i+0x1c8>
 8011ce4:	6018      	str	r0, [r3, #0]
 8011ce6:	68e3      	ldr	r3, [r4, #12]
 8011ce8:	3301      	adds	r3, #1
 8011cea:	60e3      	str	r3, [r4, #12]
 8011cec:	6923      	ldr	r3, [r4, #16]
 8011cee:	1bed      	subs	r5, r5, r7
 8011cf0:	445d      	add	r5, fp
 8011cf2:	442b      	add	r3, r5
 8011cf4:	6123      	str	r3, [r4, #16]
 8011cf6:	2000      	movs	r0, #0
 8011cf8:	b007      	add	sp, #28
 8011cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011cfe:	f04f 0b00 	mov.w	fp, #0
 8011d02:	e7ca      	b.n	8011c9a <_scanf_i+0x15e>
 8011d04:	07ca      	lsls	r2, r1, #31
 8011d06:	bf4c      	ite	mi
 8011d08:	8018      	strhmi	r0, [r3, #0]
 8011d0a:	6018      	strpl	r0, [r3, #0]
 8011d0c:	e7eb      	b.n	8011ce6 <_scanf_i+0x1aa>
 8011d0e:	2001      	movs	r0, #1
 8011d10:	e7f2      	b.n	8011cf8 <_scanf_i+0x1bc>
 8011d12:	bf00      	nop
 8011d14:	0801352c 	.word	0x0801352c
 8011d18:	0800db59 	.word	0x0800db59
 8011d1c:	080128dd 	.word	0x080128dd
 8011d20:	08013c49 	.word	0x08013c49

08011d24 <__sflush_r>:
 8011d24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d2c:	0716      	lsls	r6, r2, #28
 8011d2e:	4605      	mov	r5, r0
 8011d30:	460c      	mov	r4, r1
 8011d32:	d454      	bmi.n	8011dde <__sflush_r+0xba>
 8011d34:	684b      	ldr	r3, [r1, #4]
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	dc02      	bgt.n	8011d40 <__sflush_r+0x1c>
 8011d3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011d3c:	2b00      	cmp	r3, #0
 8011d3e:	dd48      	ble.n	8011dd2 <__sflush_r+0xae>
 8011d40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011d42:	2e00      	cmp	r6, #0
 8011d44:	d045      	beq.n	8011dd2 <__sflush_r+0xae>
 8011d46:	2300      	movs	r3, #0
 8011d48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011d4c:	682f      	ldr	r7, [r5, #0]
 8011d4e:	6a21      	ldr	r1, [r4, #32]
 8011d50:	602b      	str	r3, [r5, #0]
 8011d52:	d030      	beq.n	8011db6 <__sflush_r+0x92>
 8011d54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011d56:	89a3      	ldrh	r3, [r4, #12]
 8011d58:	0759      	lsls	r1, r3, #29
 8011d5a:	d505      	bpl.n	8011d68 <__sflush_r+0x44>
 8011d5c:	6863      	ldr	r3, [r4, #4]
 8011d5e:	1ad2      	subs	r2, r2, r3
 8011d60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011d62:	b10b      	cbz	r3, 8011d68 <__sflush_r+0x44>
 8011d64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011d66:	1ad2      	subs	r2, r2, r3
 8011d68:	2300      	movs	r3, #0
 8011d6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011d6c:	6a21      	ldr	r1, [r4, #32]
 8011d6e:	4628      	mov	r0, r5
 8011d70:	47b0      	blx	r6
 8011d72:	1c43      	adds	r3, r0, #1
 8011d74:	89a3      	ldrh	r3, [r4, #12]
 8011d76:	d106      	bne.n	8011d86 <__sflush_r+0x62>
 8011d78:	6829      	ldr	r1, [r5, #0]
 8011d7a:	291d      	cmp	r1, #29
 8011d7c:	d82b      	bhi.n	8011dd6 <__sflush_r+0xb2>
 8011d7e:	4a2a      	ldr	r2, [pc, #168]	@ (8011e28 <__sflush_r+0x104>)
 8011d80:	40ca      	lsrs	r2, r1
 8011d82:	07d6      	lsls	r6, r2, #31
 8011d84:	d527      	bpl.n	8011dd6 <__sflush_r+0xb2>
 8011d86:	2200      	movs	r2, #0
 8011d88:	6062      	str	r2, [r4, #4]
 8011d8a:	04d9      	lsls	r1, r3, #19
 8011d8c:	6922      	ldr	r2, [r4, #16]
 8011d8e:	6022      	str	r2, [r4, #0]
 8011d90:	d504      	bpl.n	8011d9c <__sflush_r+0x78>
 8011d92:	1c42      	adds	r2, r0, #1
 8011d94:	d101      	bne.n	8011d9a <__sflush_r+0x76>
 8011d96:	682b      	ldr	r3, [r5, #0]
 8011d98:	b903      	cbnz	r3, 8011d9c <__sflush_r+0x78>
 8011d9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8011d9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011d9e:	602f      	str	r7, [r5, #0]
 8011da0:	b1b9      	cbz	r1, 8011dd2 <__sflush_r+0xae>
 8011da2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011da6:	4299      	cmp	r1, r3
 8011da8:	d002      	beq.n	8011db0 <__sflush_r+0x8c>
 8011daa:	4628      	mov	r0, r5
 8011dac:	f7fd ff04 	bl	800fbb8 <_free_r>
 8011db0:	2300      	movs	r3, #0
 8011db2:	6363      	str	r3, [r4, #52]	@ 0x34
 8011db4:	e00d      	b.n	8011dd2 <__sflush_r+0xae>
 8011db6:	2301      	movs	r3, #1
 8011db8:	4628      	mov	r0, r5
 8011dba:	47b0      	blx	r6
 8011dbc:	4602      	mov	r2, r0
 8011dbe:	1c50      	adds	r0, r2, #1
 8011dc0:	d1c9      	bne.n	8011d56 <__sflush_r+0x32>
 8011dc2:	682b      	ldr	r3, [r5, #0]
 8011dc4:	2b00      	cmp	r3, #0
 8011dc6:	d0c6      	beq.n	8011d56 <__sflush_r+0x32>
 8011dc8:	2b1d      	cmp	r3, #29
 8011dca:	d001      	beq.n	8011dd0 <__sflush_r+0xac>
 8011dcc:	2b16      	cmp	r3, #22
 8011dce:	d11e      	bne.n	8011e0e <__sflush_r+0xea>
 8011dd0:	602f      	str	r7, [r5, #0]
 8011dd2:	2000      	movs	r0, #0
 8011dd4:	e022      	b.n	8011e1c <__sflush_r+0xf8>
 8011dd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011dda:	b21b      	sxth	r3, r3
 8011ddc:	e01b      	b.n	8011e16 <__sflush_r+0xf2>
 8011dde:	690f      	ldr	r7, [r1, #16]
 8011de0:	2f00      	cmp	r7, #0
 8011de2:	d0f6      	beq.n	8011dd2 <__sflush_r+0xae>
 8011de4:	0793      	lsls	r3, r2, #30
 8011de6:	680e      	ldr	r6, [r1, #0]
 8011de8:	bf08      	it	eq
 8011dea:	694b      	ldreq	r3, [r1, #20]
 8011dec:	600f      	str	r7, [r1, #0]
 8011dee:	bf18      	it	ne
 8011df0:	2300      	movne	r3, #0
 8011df2:	eba6 0807 	sub.w	r8, r6, r7
 8011df6:	608b      	str	r3, [r1, #8]
 8011df8:	f1b8 0f00 	cmp.w	r8, #0
 8011dfc:	dde9      	ble.n	8011dd2 <__sflush_r+0xae>
 8011dfe:	6a21      	ldr	r1, [r4, #32]
 8011e00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011e02:	4643      	mov	r3, r8
 8011e04:	463a      	mov	r2, r7
 8011e06:	4628      	mov	r0, r5
 8011e08:	47b0      	blx	r6
 8011e0a:	2800      	cmp	r0, #0
 8011e0c:	dc08      	bgt.n	8011e20 <__sflush_r+0xfc>
 8011e0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e16:	81a3      	strh	r3, [r4, #12]
 8011e18:	f04f 30ff 	mov.w	r0, #4294967295
 8011e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e20:	4407      	add	r7, r0
 8011e22:	eba8 0800 	sub.w	r8, r8, r0
 8011e26:	e7e7      	b.n	8011df8 <__sflush_r+0xd4>
 8011e28:	20400001 	.word	0x20400001

08011e2c <_fflush_r>:
 8011e2c:	b538      	push	{r3, r4, r5, lr}
 8011e2e:	690b      	ldr	r3, [r1, #16]
 8011e30:	4605      	mov	r5, r0
 8011e32:	460c      	mov	r4, r1
 8011e34:	b913      	cbnz	r3, 8011e3c <_fflush_r+0x10>
 8011e36:	2500      	movs	r5, #0
 8011e38:	4628      	mov	r0, r5
 8011e3a:	bd38      	pop	{r3, r4, r5, pc}
 8011e3c:	b118      	cbz	r0, 8011e46 <_fflush_r+0x1a>
 8011e3e:	6a03      	ldr	r3, [r0, #32]
 8011e40:	b90b      	cbnz	r3, 8011e46 <_fflush_r+0x1a>
 8011e42:	f7fc fd7b 	bl	800e93c <__sinit>
 8011e46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e4a:	2b00      	cmp	r3, #0
 8011e4c:	d0f3      	beq.n	8011e36 <_fflush_r+0xa>
 8011e4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011e50:	07d0      	lsls	r0, r2, #31
 8011e52:	d404      	bmi.n	8011e5e <_fflush_r+0x32>
 8011e54:	0599      	lsls	r1, r3, #22
 8011e56:	d402      	bmi.n	8011e5e <_fflush_r+0x32>
 8011e58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011e5a:	f7fd f812 	bl	800ee82 <__retarget_lock_acquire_recursive>
 8011e5e:	4628      	mov	r0, r5
 8011e60:	4621      	mov	r1, r4
 8011e62:	f7ff ff5f 	bl	8011d24 <__sflush_r>
 8011e66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011e68:	07da      	lsls	r2, r3, #31
 8011e6a:	4605      	mov	r5, r0
 8011e6c:	d4e4      	bmi.n	8011e38 <_fflush_r+0xc>
 8011e6e:	89a3      	ldrh	r3, [r4, #12]
 8011e70:	059b      	lsls	r3, r3, #22
 8011e72:	d4e1      	bmi.n	8011e38 <_fflush_r+0xc>
 8011e74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011e76:	f7fd f805 	bl	800ee84 <__retarget_lock_release_recursive>
 8011e7a:	e7dd      	b.n	8011e38 <_fflush_r+0xc>

08011e7c <fiprintf>:
 8011e7c:	b40e      	push	{r1, r2, r3}
 8011e7e:	b503      	push	{r0, r1, lr}
 8011e80:	4601      	mov	r1, r0
 8011e82:	ab03      	add	r3, sp, #12
 8011e84:	4805      	ldr	r0, [pc, #20]	@ (8011e9c <fiprintf+0x20>)
 8011e86:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e8a:	6800      	ldr	r0, [r0, #0]
 8011e8c:	9301      	str	r3, [sp, #4]
 8011e8e:	f7ff fce3 	bl	8011858 <_vfiprintf_r>
 8011e92:	b002      	add	sp, #8
 8011e94:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e98:	b003      	add	sp, #12
 8011e9a:	4770      	bx	lr
 8011e9c:	20000020 	.word	0x20000020

08011ea0 <__swhatbuf_r>:
 8011ea0:	b570      	push	{r4, r5, r6, lr}
 8011ea2:	460c      	mov	r4, r1
 8011ea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ea8:	2900      	cmp	r1, #0
 8011eaa:	b096      	sub	sp, #88	@ 0x58
 8011eac:	4615      	mov	r5, r2
 8011eae:	461e      	mov	r6, r3
 8011eb0:	da0d      	bge.n	8011ece <__swhatbuf_r+0x2e>
 8011eb2:	89a3      	ldrh	r3, [r4, #12]
 8011eb4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011eb8:	f04f 0100 	mov.w	r1, #0
 8011ebc:	bf14      	ite	ne
 8011ebe:	2340      	movne	r3, #64	@ 0x40
 8011ec0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011ec4:	2000      	movs	r0, #0
 8011ec6:	6031      	str	r1, [r6, #0]
 8011ec8:	602b      	str	r3, [r5, #0]
 8011eca:	b016      	add	sp, #88	@ 0x58
 8011ecc:	bd70      	pop	{r4, r5, r6, pc}
 8011ece:	466a      	mov	r2, sp
 8011ed0:	f000 f8d6 	bl	8012080 <_fstat_r>
 8011ed4:	2800      	cmp	r0, #0
 8011ed6:	dbec      	blt.n	8011eb2 <__swhatbuf_r+0x12>
 8011ed8:	9901      	ldr	r1, [sp, #4]
 8011eda:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011ede:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011ee2:	4259      	negs	r1, r3
 8011ee4:	4159      	adcs	r1, r3
 8011ee6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011eea:	e7eb      	b.n	8011ec4 <__swhatbuf_r+0x24>

08011eec <__smakebuf_r>:
 8011eec:	898b      	ldrh	r3, [r1, #12]
 8011eee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011ef0:	079d      	lsls	r5, r3, #30
 8011ef2:	4606      	mov	r6, r0
 8011ef4:	460c      	mov	r4, r1
 8011ef6:	d507      	bpl.n	8011f08 <__smakebuf_r+0x1c>
 8011ef8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011efc:	6023      	str	r3, [r4, #0]
 8011efe:	6123      	str	r3, [r4, #16]
 8011f00:	2301      	movs	r3, #1
 8011f02:	6163      	str	r3, [r4, #20]
 8011f04:	b003      	add	sp, #12
 8011f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011f08:	ab01      	add	r3, sp, #4
 8011f0a:	466a      	mov	r2, sp
 8011f0c:	f7ff ffc8 	bl	8011ea0 <__swhatbuf_r>
 8011f10:	9f00      	ldr	r7, [sp, #0]
 8011f12:	4605      	mov	r5, r0
 8011f14:	4639      	mov	r1, r7
 8011f16:	4630      	mov	r0, r6
 8011f18:	f7fb fd18 	bl	800d94c <_malloc_r>
 8011f1c:	b948      	cbnz	r0, 8011f32 <__smakebuf_r+0x46>
 8011f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011f22:	059a      	lsls	r2, r3, #22
 8011f24:	d4ee      	bmi.n	8011f04 <__smakebuf_r+0x18>
 8011f26:	f023 0303 	bic.w	r3, r3, #3
 8011f2a:	f043 0302 	orr.w	r3, r3, #2
 8011f2e:	81a3      	strh	r3, [r4, #12]
 8011f30:	e7e2      	b.n	8011ef8 <__smakebuf_r+0xc>
 8011f32:	89a3      	ldrh	r3, [r4, #12]
 8011f34:	6020      	str	r0, [r4, #0]
 8011f36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011f3a:	81a3      	strh	r3, [r4, #12]
 8011f3c:	9b01      	ldr	r3, [sp, #4]
 8011f3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011f42:	b15b      	cbz	r3, 8011f5c <__smakebuf_r+0x70>
 8011f44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f48:	4630      	mov	r0, r6
 8011f4a:	f000 f8ab 	bl	80120a4 <_isatty_r>
 8011f4e:	b128      	cbz	r0, 8011f5c <__smakebuf_r+0x70>
 8011f50:	89a3      	ldrh	r3, [r4, #12]
 8011f52:	f023 0303 	bic.w	r3, r3, #3
 8011f56:	f043 0301 	orr.w	r3, r3, #1
 8011f5a:	81a3      	strh	r3, [r4, #12]
 8011f5c:	89a3      	ldrh	r3, [r4, #12]
 8011f5e:	431d      	orrs	r5, r3
 8011f60:	81a5      	strh	r5, [r4, #12]
 8011f62:	e7cf      	b.n	8011f04 <__smakebuf_r+0x18>

08011f64 <__sccl>:
 8011f64:	b570      	push	{r4, r5, r6, lr}
 8011f66:	780b      	ldrb	r3, [r1, #0]
 8011f68:	4604      	mov	r4, r0
 8011f6a:	2b5e      	cmp	r3, #94	@ 0x5e
 8011f6c:	bf0b      	itete	eq
 8011f6e:	784b      	ldrbeq	r3, [r1, #1]
 8011f70:	1c4a      	addne	r2, r1, #1
 8011f72:	1c8a      	addeq	r2, r1, #2
 8011f74:	2100      	movne	r1, #0
 8011f76:	bf08      	it	eq
 8011f78:	2101      	moveq	r1, #1
 8011f7a:	3801      	subs	r0, #1
 8011f7c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8011f80:	f800 1f01 	strb.w	r1, [r0, #1]!
 8011f84:	42a8      	cmp	r0, r5
 8011f86:	d1fb      	bne.n	8011f80 <__sccl+0x1c>
 8011f88:	b90b      	cbnz	r3, 8011f8e <__sccl+0x2a>
 8011f8a:	1e50      	subs	r0, r2, #1
 8011f8c:	bd70      	pop	{r4, r5, r6, pc}
 8011f8e:	f081 0101 	eor.w	r1, r1, #1
 8011f92:	54e1      	strb	r1, [r4, r3]
 8011f94:	4610      	mov	r0, r2
 8011f96:	4602      	mov	r2, r0
 8011f98:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011f9c:	2d2d      	cmp	r5, #45	@ 0x2d
 8011f9e:	d005      	beq.n	8011fac <__sccl+0x48>
 8011fa0:	2d5d      	cmp	r5, #93	@ 0x5d
 8011fa2:	d016      	beq.n	8011fd2 <__sccl+0x6e>
 8011fa4:	2d00      	cmp	r5, #0
 8011fa6:	d0f1      	beq.n	8011f8c <__sccl+0x28>
 8011fa8:	462b      	mov	r3, r5
 8011faa:	e7f2      	b.n	8011f92 <__sccl+0x2e>
 8011fac:	7846      	ldrb	r6, [r0, #1]
 8011fae:	2e5d      	cmp	r6, #93	@ 0x5d
 8011fb0:	d0fa      	beq.n	8011fa8 <__sccl+0x44>
 8011fb2:	42b3      	cmp	r3, r6
 8011fb4:	dcf8      	bgt.n	8011fa8 <__sccl+0x44>
 8011fb6:	3002      	adds	r0, #2
 8011fb8:	461a      	mov	r2, r3
 8011fba:	3201      	adds	r2, #1
 8011fbc:	4296      	cmp	r6, r2
 8011fbe:	54a1      	strb	r1, [r4, r2]
 8011fc0:	dcfb      	bgt.n	8011fba <__sccl+0x56>
 8011fc2:	1af2      	subs	r2, r6, r3
 8011fc4:	3a01      	subs	r2, #1
 8011fc6:	1c5d      	adds	r5, r3, #1
 8011fc8:	42b3      	cmp	r3, r6
 8011fca:	bfa8      	it	ge
 8011fcc:	2200      	movge	r2, #0
 8011fce:	18ab      	adds	r3, r5, r2
 8011fd0:	e7e1      	b.n	8011f96 <__sccl+0x32>
 8011fd2:	4610      	mov	r0, r2
 8011fd4:	e7da      	b.n	8011f8c <__sccl+0x28>

08011fd6 <__submore>:
 8011fd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fda:	460c      	mov	r4, r1
 8011fdc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011fde:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011fe2:	4299      	cmp	r1, r3
 8011fe4:	d11d      	bne.n	8012022 <__submore+0x4c>
 8011fe6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8011fea:	f7fb fcaf 	bl	800d94c <_malloc_r>
 8011fee:	b918      	cbnz	r0, 8011ff8 <__submore+0x22>
 8011ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8011ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ff8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011ffc:	63a3      	str	r3, [r4, #56]	@ 0x38
 8011ffe:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8012002:	6360      	str	r0, [r4, #52]	@ 0x34
 8012004:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8012008:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801200c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8012010:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012014:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8012018:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801201c:	6020      	str	r0, [r4, #0]
 801201e:	2000      	movs	r0, #0
 8012020:	e7e8      	b.n	8011ff4 <__submore+0x1e>
 8012022:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8012024:	0077      	lsls	r7, r6, #1
 8012026:	463a      	mov	r2, r7
 8012028:	f000 fbbb 	bl	80127a2 <_realloc_r>
 801202c:	4605      	mov	r5, r0
 801202e:	2800      	cmp	r0, #0
 8012030:	d0de      	beq.n	8011ff0 <__submore+0x1a>
 8012032:	eb00 0806 	add.w	r8, r0, r6
 8012036:	4601      	mov	r1, r0
 8012038:	4632      	mov	r2, r6
 801203a:	4640      	mov	r0, r8
 801203c:	f7fc ff23 	bl	800ee86 <memcpy>
 8012040:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8012044:	f8c4 8000 	str.w	r8, [r4]
 8012048:	e7e9      	b.n	801201e <__submore+0x48>

0801204a <memmove>:
 801204a:	4288      	cmp	r0, r1
 801204c:	b510      	push	{r4, lr}
 801204e:	eb01 0402 	add.w	r4, r1, r2
 8012052:	d902      	bls.n	801205a <memmove+0x10>
 8012054:	4284      	cmp	r4, r0
 8012056:	4623      	mov	r3, r4
 8012058:	d807      	bhi.n	801206a <memmove+0x20>
 801205a:	1e43      	subs	r3, r0, #1
 801205c:	42a1      	cmp	r1, r4
 801205e:	d008      	beq.n	8012072 <memmove+0x28>
 8012060:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012064:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012068:	e7f8      	b.n	801205c <memmove+0x12>
 801206a:	4402      	add	r2, r0
 801206c:	4601      	mov	r1, r0
 801206e:	428a      	cmp	r2, r1
 8012070:	d100      	bne.n	8012074 <memmove+0x2a>
 8012072:	bd10      	pop	{r4, pc}
 8012074:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012078:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801207c:	e7f7      	b.n	801206e <memmove+0x24>
	...

08012080 <_fstat_r>:
 8012080:	b538      	push	{r3, r4, r5, lr}
 8012082:	4d07      	ldr	r5, [pc, #28]	@ (80120a0 <_fstat_r+0x20>)
 8012084:	2300      	movs	r3, #0
 8012086:	4604      	mov	r4, r0
 8012088:	4608      	mov	r0, r1
 801208a:	4611      	mov	r1, r2
 801208c:	602b      	str	r3, [r5, #0]
 801208e:	f7f1 fee1 	bl	8003e54 <_fstat>
 8012092:	1c43      	adds	r3, r0, #1
 8012094:	d102      	bne.n	801209c <_fstat_r+0x1c>
 8012096:	682b      	ldr	r3, [r5, #0]
 8012098:	b103      	cbz	r3, 801209c <_fstat_r+0x1c>
 801209a:	6023      	str	r3, [r4, #0]
 801209c:	bd38      	pop	{r3, r4, r5, pc}
 801209e:	bf00      	nop
 80120a0:	20006e38 	.word	0x20006e38

080120a4 <_isatty_r>:
 80120a4:	b538      	push	{r3, r4, r5, lr}
 80120a6:	4d06      	ldr	r5, [pc, #24]	@ (80120c0 <_isatty_r+0x1c>)
 80120a8:	2300      	movs	r3, #0
 80120aa:	4604      	mov	r4, r0
 80120ac:	4608      	mov	r0, r1
 80120ae:	602b      	str	r3, [r5, #0]
 80120b0:	f7f1 fee0 	bl	8003e74 <_isatty>
 80120b4:	1c43      	adds	r3, r0, #1
 80120b6:	d102      	bne.n	80120be <_isatty_r+0x1a>
 80120b8:	682b      	ldr	r3, [r5, #0]
 80120ba:	b103      	cbz	r3, 80120be <_isatty_r+0x1a>
 80120bc:	6023      	str	r3, [r4, #0]
 80120be:	bd38      	pop	{r3, r4, r5, pc}
 80120c0:	20006e38 	.word	0x20006e38
 80120c4:	00000000 	.word	0x00000000

080120c8 <nan>:
 80120c8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80120d0 <nan+0x8>
 80120cc:	4770      	bx	lr
 80120ce:	bf00      	nop
 80120d0:	00000000 	.word	0x00000000
 80120d4:	7ff80000 	.word	0x7ff80000

080120d8 <abort>:
 80120d8:	b508      	push	{r3, lr}
 80120da:	2006      	movs	r0, #6
 80120dc:	f000 fc36 	bl	801294c <raise>
 80120e0:	2001      	movs	r0, #1
 80120e2:	f7f1 fe83 	bl	8003dec <_exit>

080120e6 <_calloc_r>:
 80120e6:	b570      	push	{r4, r5, r6, lr}
 80120e8:	fba1 5402 	umull	r5, r4, r1, r2
 80120ec:	b934      	cbnz	r4, 80120fc <_calloc_r+0x16>
 80120ee:	4629      	mov	r1, r5
 80120f0:	f7fb fc2c 	bl	800d94c <_malloc_r>
 80120f4:	4606      	mov	r6, r0
 80120f6:	b928      	cbnz	r0, 8012104 <_calloc_r+0x1e>
 80120f8:	4630      	mov	r0, r6
 80120fa:	bd70      	pop	{r4, r5, r6, pc}
 80120fc:	220c      	movs	r2, #12
 80120fe:	6002      	str	r2, [r0, #0]
 8012100:	2600      	movs	r6, #0
 8012102:	e7f9      	b.n	80120f8 <_calloc_r+0x12>
 8012104:	462a      	mov	r2, r5
 8012106:	4621      	mov	r1, r4
 8012108:	f7fc fe1c 	bl	800ed44 <memset>
 801210c:	e7f4      	b.n	80120f8 <_calloc_r+0x12>

0801210e <rshift>:
 801210e:	6903      	ldr	r3, [r0, #16]
 8012110:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8012114:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012118:	ea4f 1261 	mov.w	r2, r1, asr #5
 801211c:	f100 0414 	add.w	r4, r0, #20
 8012120:	dd45      	ble.n	80121ae <rshift+0xa0>
 8012122:	f011 011f 	ands.w	r1, r1, #31
 8012126:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801212a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801212e:	d10c      	bne.n	801214a <rshift+0x3c>
 8012130:	f100 0710 	add.w	r7, r0, #16
 8012134:	4629      	mov	r1, r5
 8012136:	42b1      	cmp	r1, r6
 8012138:	d334      	bcc.n	80121a4 <rshift+0x96>
 801213a:	1a9b      	subs	r3, r3, r2
 801213c:	009b      	lsls	r3, r3, #2
 801213e:	1eea      	subs	r2, r5, #3
 8012140:	4296      	cmp	r6, r2
 8012142:	bf38      	it	cc
 8012144:	2300      	movcc	r3, #0
 8012146:	4423      	add	r3, r4
 8012148:	e015      	b.n	8012176 <rshift+0x68>
 801214a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801214e:	f1c1 0820 	rsb	r8, r1, #32
 8012152:	40cf      	lsrs	r7, r1
 8012154:	f105 0e04 	add.w	lr, r5, #4
 8012158:	46a1      	mov	r9, r4
 801215a:	4576      	cmp	r6, lr
 801215c:	46f4      	mov	ip, lr
 801215e:	d815      	bhi.n	801218c <rshift+0x7e>
 8012160:	1a9a      	subs	r2, r3, r2
 8012162:	0092      	lsls	r2, r2, #2
 8012164:	3a04      	subs	r2, #4
 8012166:	3501      	adds	r5, #1
 8012168:	42ae      	cmp	r6, r5
 801216a:	bf38      	it	cc
 801216c:	2200      	movcc	r2, #0
 801216e:	18a3      	adds	r3, r4, r2
 8012170:	50a7      	str	r7, [r4, r2]
 8012172:	b107      	cbz	r7, 8012176 <rshift+0x68>
 8012174:	3304      	adds	r3, #4
 8012176:	1b1a      	subs	r2, r3, r4
 8012178:	42a3      	cmp	r3, r4
 801217a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801217e:	bf08      	it	eq
 8012180:	2300      	moveq	r3, #0
 8012182:	6102      	str	r2, [r0, #16]
 8012184:	bf08      	it	eq
 8012186:	6143      	streq	r3, [r0, #20]
 8012188:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801218c:	f8dc c000 	ldr.w	ip, [ip]
 8012190:	fa0c fc08 	lsl.w	ip, ip, r8
 8012194:	ea4c 0707 	orr.w	r7, ip, r7
 8012198:	f849 7b04 	str.w	r7, [r9], #4
 801219c:	f85e 7b04 	ldr.w	r7, [lr], #4
 80121a0:	40cf      	lsrs	r7, r1
 80121a2:	e7da      	b.n	801215a <rshift+0x4c>
 80121a4:	f851 cb04 	ldr.w	ip, [r1], #4
 80121a8:	f847 cf04 	str.w	ip, [r7, #4]!
 80121ac:	e7c3      	b.n	8012136 <rshift+0x28>
 80121ae:	4623      	mov	r3, r4
 80121b0:	e7e1      	b.n	8012176 <rshift+0x68>

080121b2 <__hexdig_fun>:
 80121b2:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80121b6:	2b09      	cmp	r3, #9
 80121b8:	d802      	bhi.n	80121c0 <__hexdig_fun+0xe>
 80121ba:	3820      	subs	r0, #32
 80121bc:	b2c0      	uxtb	r0, r0
 80121be:	4770      	bx	lr
 80121c0:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80121c4:	2b05      	cmp	r3, #5
 80121c6:	d801      	bhi.n	80121cc <__hexdig_fun+0x1a>
 80121c8:	3847      	subs	r0, #71	@ 0x47
 80121ca:	e7f7      	b.n	80121bc <__hexdig_fun+0xa>
 80121cc:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80121d0:	2b05      	cmp	r3, #5
 80121d2:	d801      	bhi.n	80121d8 <__hexdig_fun+0x26>
 80121d4:	3827      	subs	r0, #39	@ 0x27
 80121d6:	e7f1      	b.n	80121bc <__hexdig_fun+0xa>
 80121d8:	2000      	movs	r0, #0
 80121da:	4770      	bx	lr

080121dc <__gethex>:
 80121dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121e0:	b085      	sub	sp, #20
 80121e2:	468a      	mov	sl, r1
 80121e4:	9302      	str	r3, [sp, #8]
 80121e6:	680b      	ldr	r3, [r1, #0]
 80121e8:	9001      	str	r0, [sp, #4]
 80121ea:	4690      	mov	r8, r2
 80121ec:	1c9c      	adds	r4, r3, #2
 80121ee:	46a1      	mov	r9, r4
 80121f0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80121f4:	2830      	cmp	r0, #48	@ 0x30
 80121f6:	d0fa      	beq.n	80121ee <__gethex+0x12>
 80121f8:	eba9 0303 	sub.w	r3, r9, r3
 80121fc:	f1a3 0b02 	sub.w	fp, r3, #2
 8012200:	f7ff ffd7 	bl	80121b2 <__hexdig_fun>
 8012204:	4605      	mov	r5, r0
 8012206:	2800      	cmp	r0, #0
 8012208:	d168      	bne.n	80122dc <__gethex+0x100>
 801220a:	49a0      	ldr	r1, [pc, #640]	@ (801248c <__gethex+0x2b0>)
 801220c:	2201      	movs	r2, #1
 801220e:	4648      	mov	r0, r9
 8012210:	f7fc fda0 	bl	800ed54 <strncmp>
 8012214:	4607      	mov	r7, r0
 8012216:	2800      	cmp	r0, #0
 8012218:	d167      	bne.n	80122ea <__gethex+0x10e>
 801221a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801221e:	4626      	mov	r6, r4
 8012220:	f7ff ffc7 	bl	80121b2 <__hexdig_fun>
 8012224:	2800      	cmp	r0, #0
 8012226:	d062      	beq.n	80122ee <__gethex+0x112>
 8012228:	4623      	mov	r3, r4
 801222a:	7818      	ldrb	r0, [r3, #0]
 801222c:	2830      	cmp	r0, #48	@ 0x30
 801222e:	4699      	mov	r9, r3
 8012230:	f103 0301 	add.w	r3, r3, #1
 8012234:	d0f9      	beq.n	801222a <__gethex+0x4e>
 8012236:	f7ff ffbc 	bl	80121b2 <__hexdig_fun>
 801223a:	fab0 f580 	clz	r5, r0
 801223e:	096d      	lsrs	r5, r5, #5
 8012240:	f04f 0b01 	mov.w	fp, #1
 8012244:	464a      	mov	r2, r9
 8012246:	4616      	mov	r6, r2
 8012248:	3201      	adds	r2, #1
 801224a:	7830      	ldrb	r0, [r6, #0]
 801224c:	f7ff ffb1 	bl	80121b2 <__hexdig_fun>
 8012250:	2800      	cmp	r0, #0
 8012252:	d1f8      	bne.n	8012246 <__gethex+0x6a>
 8012254:	498d      	ldr	r1, [pc, #564]	@ (801248c <__gethex+0x2b0>)
 8012256:	2201      	movs	r2, #1
 8012258:	4630      	mov	r0, r6
 801225a:	f7fc fd7b 	bl	800ed54 <strncmp>
 801225e:	2800      	cmp	r0, #0
 8012260:	d13f      	bne.n	80122e2 <__gethex+0x106>
 8012262:	b944      	cbnz	r4, 8012276 <__gethex+0x9a>
 8012264:	1c74      	adds	r4, r6, #1
 8012266:	4622      	mov	r2, r4
 8012268:	4616      	mov	r6, r2
 801226a:	3201      	adds	r2, #1
 801226c:	7830      	ldrb	r0, [r6, #0]
 801226e:	f7ff ffa0 	bl	80121b2 <__hexdig_fun>
 8012272:	2800      	cmp	r0, #0
 8012274:	d1f8      	bne.n	8012268 <__gethex+0x8c>
 8012276:	1ba4      	subs	r4, r4, r6
 8012278:	00a7      	lsls	r7, r4, #2
 801227a:	7833      	ldrb	r3, [r6, #0]
 801227c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8012280:	2b50      	cmp	r3, #80	@ 0x50
 8012282:	d13e      	bne.n	8012302 <__gethex+0x126>
 8012284:	7873      	ldrb	r3, [r6, #1]
 8012286:	2b2b      	cmp	r3, #43	@ 0x2b
 8012288:	d033      	beq.n	80122f2 <__gethex+0x116>
 801228a:	2b2d      	cmp	r3, #45	@ 0x2d
 801228c:	d034      	beq.n	80122f8 <__gethex+0x11c>
 801228e:	1c71      	adds	r1, r6, #1
 8012290:	2400      	movs	r4, #0
 8012292:	7808      	ldrb	r0, [r1, #0]
 8012294:	f7ff ff8d 	bl	80121b2 <__hexdig_fun>
 8012298:	1e43      	subs	r3, r0, #1
 801229a:	b2db      	uxtb	r3, r3
 801229c:	2b18      	cmp	r3, #24
 801229e:	d830      	bhi.n	8012302 <__gethex+0x126>
 80122a0:	f1a0 0210 	sub.w	r2, r0, #16
 80122a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80122a8:	f7ff ff83 	bl	80121b2 <__hexdig_fun>
 80122ac:	f100 3cff 	add.w	ip, r0, #4294967295
 80122b0:	fa5f fc8c 	uxtb.w	ip, ip
 80122b4:	f1bc 0f18 	cmp.w	ip, #24
 80122b8:	f04f 030a 	mov.w	r3, #10
 80122bc:	d91e      	bls.n	80122fc <__gethex+0x120>
 80122be:	b104      	cbz	r4, 80122c2 <__gethex+0xe6>
 80122c0:	4252      	negs	r2, r2
 80122c2:	4417      	add	r7, r2
 80122c4:	f8ca 1000 	str.w	r1, [sl]
 80122c8:	b1ed      	cbz	r5, 8012306 <__gethex+0x12a>
 80122ca:	f1bb 0f00 	cmp.w	fp, #0
 80122ce:	bf0c      	ite	eq
 80122d0:	2506      	moveq	r5, #6
 80122d2:	2500      	movne	r5, #0
 80122d4:	4628      	mov	r0, r5
 80122d6:	b005      	add	sp, #20
 80122d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80122dc:	2500      	movs	r5, #0
 80122de:	462c      	mov	r4, r5
 80122e0:	e7b0      	b.n	8012244 <__gethex+0x68>
 80122e2:	2c00      	cmp	r4, #0
 80122e4:	d1c7      	bne.n	8012276 <__gethex+0x9a>
 80122e6:	4627      	mov	r7, r4
 80122e8:	e7c7      	b.n	801227a <__gethex+0x9e>
 80122ea:	464e      	mov	r6, r9
 80122ec:	462f      	mov	r7, r5
 80122ee:	2501      	movs	r5, #1
 80122f0:	e7c3      	b.n	801227a <__gethex+0x9e>
 80122f2:	2400      	movs	r4, #0
 80122f4:	1cb1      	adds	r1, r6, #2
 80122f6:	e7cc      	b.n	8012292 <__gethex+0xb6>
 80122f8:	2401      	movs	r4, #1
 80122fa:	e7fb      	b.n	80122f4 <__gethex+0x118>
 80122fc:	fb03 0002 	mla	r0, r3, r2, r0
 8012300:	e7ce      	b.n	80122a0 <__gethex+0xc4>
 8012302:	4631      	mov	r1, r6
 8012304:	e7de      	b.n	80122c4 <__gethex+0xe8>
 8012306:	eba6 0309 	sub.w	r3, r6, r9
 801230a:	3b01      	subs	r3, #1
 801230c:	4629      	mov	r1, r5
 801230e:	2b07      	cmp	r3, #7
 8012310:	dc0a      	bgt.n	8012328 <__gethex+0x14c>
 8012312:	9801      	ldr	r0, [sp, #4]
 8012314:	f7fd fc9a 	bl	800fc4c <_Balloc>
 8012318:	4604      	mov	r4, r0
 801231a:	b940      	cbnz	r0, 801232e <__gethex+0x152>
 801231c:	4b5c      	ldr	r3, [pc, #368]	@ (8012490 <__gethex+0x2b4>)
 801231e:	4602      	mov	r2, r0
 8012320:	21e4      	movs	r1, #228	@ 0xe4
 8012322:	485c      	ldr	r0, [pc, #368]	@ (8012494 <__gethex+0x2b8>)
 8012324:	f7fc fdd0 	bl	800eec8 <__assert_func>
 8012328:	3101      	adds	r1, #1
 801232a:	105b      	asrs	r3, r3, #1
 801232c:	e7ef      	b.n	801230e <__gethex+0x132>
 801232e:	f100 0a14 	add.w	sl, r0, #20
 8012332:	2300      	movs	r3, #0
 8012334:	4655      	mov	r5, sl
 8012336:	469b      	mov	fp, r3
 8012338:	45b1      	cmp	r9, r6
 801233a:	d337      	bcc.n	80123ac <__gethex+0x1d0>
 801233c:	f845 bb04 	str.w	fp, [r5], #4
 8012340:	eba5 050a 	sub.w	r5, r5, sl
 8012344:	10ad      	asrs	r5, r5, #2
 8012346:	6125      	str	r5, [r4, #16]
 8012348:	4658      	mov	r0, fp
 801234a:	f7fd fd71 	bl	800fe30 <__hi0bits>
 801234e:	016d      	lsls	r5, r5, #5
 8012350:	f8d8 6000 	ldr.w	r6, [r8]
 8012354:	1a2d      	subs	r5, r5, r0
 8012356:	42b5      	cmp	r5, r6
 8012358:	dd54      	ble.n	8012404 <__gethex+0x228>
 801235a:	1bad      	subs	r5, r5, r6
 801235c:	4629      	mov	r1, r5
 801235e:	4620      	mov	r0, r4
 8012360:	f7fe f8fd 	bl	801055e <__any_on>
 8012364:	4681      	mov	r9, r0
 8012366:	b178      	cbz	r0, 8012388 <__gethex+0x1ac>
 8012368:	1e6b      	subs	r3, r5, #1
 801236a:	1159      	asrs	r1, r3, #5
 801236c:	f003 021f 	and.w	r2, r3, #31
 8012370:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8012374:	f04f 0901 	mov.w	r9, #1
 8012378:	fa09 f202 	lsl.w	r2, r9, r2
 801237c:	420a      	tst	r2, r1
 801237e:	d003      	beq.n	8012388 <__gethex+0x1ac>
 8012380:	454b      	cmp	r3, r9
 8012382:	dc36      	bgt.n	80123f2 <__gethex+0x216>
 8012384:	f04f 0902 	mov.w	r9, #2
 8012388:	4629      	mov	r1, r5
 801238a:	4620      	mov	r0, r4
 801238c:	f7ff febf 	bl	801210e <rshift>
 8012390:	442f      	add	r7, r5
 8012392:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8012396:	42bb      	cmp	r3, r7
 8012398:	da42      	bge.n	8012420 <__gethex+0x244>
 801239a:	9801      	ldr	r0, [sp, #4]
 801239c:	4621      	mov	r1, r4
 801239e:	f7fd fc95 	bl	800fccc <_Bfree>
 80123a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80123a4:	2300      	movs	r3, #0
 80123a6:	6013      	str	r3, [r2, #0]
 80123a8:	25a3      	movs	r5, #163	@ 0xa3
 80123aa:	e793      	b.n	80122d4 <__gethex+0xf8>
 80123ac:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80123b0:	2a2e      	cmp	r2, #46	@ 0x2e
 80123b2:	d012      	beq.n	80123da <__gethex+0x1fe>
 80123b4:	2b20      	cmp	r3, #32
 80123b6:	d104      	bne.n	80123c2 <__gethex+0x1e6>
 80123b8:	f845 bb04 	str.w	fp, [r5], #4
 80123bc:	f04f 0b00 	mov.w	fp, #0
 80123c0:	465b      	mov	r3, fp
 80123c2:	7830      	ldrb	r0, [r6, #0]
 80123c4:	9303      	str	r3, [sp, #12]
 80123c6:	f7ff fef4 	bl	80121b2 <__hexdig_fun>
 80123ca:	9b03      	ldr	r3, [sp, #12]
 80123cc:	f000 000f 	and.w	r0, r0, #15
 80123d0:	4098      	lsls	r0, r3
 80123d2:	ea4b 0b00 	orr.w	fp, fp, r0
 80123d6:	3304      	adds	r3, #4
 80123d8:	e7ae      	b.n	8012338 <__gethex+0x15c>
 80123da:	45b1      	cmp	r9, r6
 80123dc:	d8ea      	bhi.n	80123b4 <__gethex+0x1d8>
 80123de:	492b      	ldr	r1, [pc, #172]	@ (801248c <__gethex+0x2b0>)
 80123e0:	9303      	str	r3, [sp, #12]
 80123e2:	2201      	movs	r2, #1
 80123e4:	4630      	mov	r0, r6
 80123e6:	f7fc fcb5 	bl	800ed54 <strncmp>
 80123ea:	9b03      	ldr	r3, [sp, #12]
 80123ec:	2800      	cmp	r0, #0
 80123ee:	d1e1      	bne.n	80123b4 <__gethex+0x1d8>
 80123f0:	e7a2      	b.n	8012338 <__gethex+0x15c>
 80123f2:	1ea9      	subs	r1, r5, #2
 80123f4:	4620      	mov	r0, r4
 80123f6:	f7fe f8b2 	bl	801055e <__any_on>
 80123fa:	2800      	cmp	r0, #0
 80123fc:	d0c2      	beq.n	8012384 <__gethex+0x1a8>
 80123fe:	f04f 0903 	mov.w	r9, #3
 8012402:	e7c1      	b.n	8012388 <__gethex+0x1ac>
 8012404:	da09      	bge.n	801241a <__gethex+0x23e>
 8012406:	1b75      	subs	r5, r6, r5
 8012408:	4621      	mov	r1, r4
 801240a:	9801      	ldr	r0, [sp, #4]
 801240c:	462a      	mov	r2, r5
 801240e:	f7fd fe6d 	bl	80100ec <__lshift>
 8012412:	1b7f      	subs	r7, r7, r5
 8012414:	4604      	mov	r4, r0
 8012416:	f100 0a14 	add.w	sl, r0, #20
 801241a:	f04f 0900 	mov.w	r9, #0
 801241e:	e7b8      	b.n	8012392 <__gethex+0x1b6>
 8012420:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8012424:	42bd      	cmp	r5, r7
 8012426:	dd6f      	ble.n	8012508 <__gethex+0x32c>
 8012428:	1bed      	subs	r5, r5, r7
 801242a:	42ae      	cmp	r6, r5
 801242c:	dc34      	bgt.n	8012498 <__gethex+0x2bc>
 801242e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8012432:	2b02      	cmp	r3, #2
 8012434:	d022      	beq.n	801247c <__gethex+0x2a0>
 8012436:	2b03      	cmp	r3, #3
 8012438:	d024      	beq.n	8012484 <__gethex+0x2a8>
 801243a:	2b01      	cmp	r3, #1
 801243c:	d115      	bne.n	801246a <__gethex+0x28e>
 801243e:	42ae      	cmp	r6, r5
 8012440:	d113      	bne.n	801246a <__gethex+0x28e>
 8012442:	2e01      	cmp	r6, #1
 8012444:	d10b      	bne.n	801245e <__gethex+0x282>
 8012446:	9a02      	ldr	r2, [sp, #8]
 8012448:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801244c:	6013      	str	r3, [r2, #0]
 801244e:	2301      	movs	r3, #1
 8012450:	6123      	str	r3, [r4, #16]
 8012452:	f8ca 3000 	str.w	r3, [sl]
 8012456:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012458:	2562      	movs	r5, #98	@ 0x62
 801245a:	601c      	str	r4, [r3, #0]
 801245c:	e73a      	b.n	80122d4 <__gethex+0xf8>
 801245e:	1e71      	subs	r1, r6, #1
 8012460:	4620      	mov	r0, r4
 8012462:	f7fe f87c 	bl	801055e <__any_on>
 8012466:	2800      	cmp	r0, #0
 8012468:	d1ed      	bne.n	8012446 <__gethex+0x26a>
 801246a:	9801      	ldr	r0, [sp, #4]
 801246c:	4621      	mov	r1, r4
 801246e:	f7fd fc2d 	bl	800fccc <_Bfree>
 8012472:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012474:	2300      	movs	r3, #0
 8012476:	6013      	str	r3, [r2, #0]
 8012478:	2550      	movs	r5, #80	@ 0x50
 801247a:	e72b      	b.n	80122d4 <__gethex+0xf8>
 801247c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801247e:	2b00      	cmp	r3, #0
 8012480:	d1f3      	bne.n	801246a <__gethex+0x28e>
 8012482:	e7e0      	b.n	8012446 <__gethex+0x26a>
 8012484:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012486:	2b00      	cmp	r3, #0
 8012488:	d1dd      	bne.n	8012446 <__gethex+0x26a>
 801248a:	e7ee      	b.n	801246a <__gethex+0x28e>
 801248c:	08013c26 	.word	0x08013c26
 8012490:	08013bbc 	.word	0x08013bbc
 8012494:	08013c5c 	.word	0x08013c5c
 8012498:	1e6f      	subs	r7, r5, #1
 801249a:	f1b9 0f00 	cmp.w	r9, #0
 801249e:	d130      	bne.n	8012502 <__gethex+0x326>
 80124a0:	b127      	cbz	r7, 80124ac <__gethex+0x2d0>
 80124a2:	4639      	mov	r1, r7
 80124a4:	4620      	mov	r0, r4
 80124a6:	f7fe f85a 	bl	801055e <__any_on>
 80124aa:	4681      	mov	r9, r0
 80124ac:	117a      	asrs	r2, r7, #5
 80124ae:	2301      	movs	r3, #1
 80124b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80124b4:	f007 071f 	and.w	r7, r7, #31
 80124b8:	40bb      	lsls	r3, r7
 80124ba:	4213      	tst	r3, r2
 80124bc:	4629      	mov	r1, r5
 80124be:	4620      	mov	r0, r4
 80124c0:	bf18      	it	ne
 80124c2:	f049 0902 	orrne.w	r9, r9, #2
 80124c6:	f7ff fe22 	bl	801210e <rshift>
 80124ca:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80124ce:	1b76      	subs	r6, r6, r5
 80124d0:	2502      	movs	r5, #2
 80124d2:	f1b9 0f00 	cmp.w	r9, #0
 80124d6:	d047      	beq.n	8012568 <__gethex+0x38c>
 80124d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80124dc:	2b02      	cmp	r3, #2
 80124de:	d015      	beq.n	801250c <__gethex+0x330>
 80124e0:	2b03      	cmp	r3, #3
 80124e2:	d017      	beq.n	8012514 <__gethex+0x338>
 80124e4:	2b01      	cmp	r3, #1
 80124e6:	d109      	bne.n	80124fc <__gethex+0x320>
 80124e8:	f019 0f02 	tst.w	r9, #2
 80124ec:	d006      	beq.n	80124fc <__gethex+0x320>
 80124ee:	f8da 3000 	ldr.w	r3, [sl]
 80124f2:	ea49 0903 	orr.w	r9, r9, r3
 80124f6:	f019 0f01 	tst.w	r9, #1
 80124fa:	d10e      	bne.n	801251a <__gethex+0x33e>
 80124fc:	f045 0510 	orr.w	r5, r5, #16
 8012500:	e032      	b.n	8012568 <__gethex+0x38c>
 8012502:	f04f 0901 	mov.w	r9, #1
 8012506:	e7d1      	b.n	80124ac <__gethex+0x2d0>
 8012508:	2501      	movs	r5, #1
 801250a:	e7e2      	b.n	80124d2 <__gethex+0x2f6>
 801250c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801250e:	f1c3 0301 	rsb	r3, r3, #1
 8012512:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012514:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012516:	2b00      	cmp	r3, #0
 8012518:	d0f0      	beq.n	80124fc <__gethex+0x320>
 801251a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801251e:	f104 0314 	add.w	r3, r4, #20
 8012522:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8012526:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801252a:	f04f 0c00 	mov.w	ip, #0
 801252e:	4618      	mov	r0, r3
 8012530:	f853 2b04 	ldr.w	r2, [r3], #4
 8012534:	f1b2 3fff 	cmp.w	r2, #4294967295
 8012538:	d01b      	beq.n	8012572 <__gethex+0x396>
 801253a:	3201      	adds	r2, #1
 801253c:	6002      	str	r2, [r0, #0]
 801253e:	2d02      	cmp	r5, #2
 8012540:	f104 0314 	add.w	r3, r4, #20
 8012544:	d13c      	bne.n	80125c0 <__gethex+0x3e4>
 8012546:	f8d8 2000 	ldr.w	r2, [r8]
 801254a:	3a01      	subs	r2, #1
 801254c:	42b2      	cmp	r2, r6
 801254e:	d109      	bne.n	8012564 <__gethex+0x388>
 8012550:	1171      	asrs	r1, r6, #5
 8012552:	2201      	movs	r2, #1
 8012554:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8012558:	f006 061f 	and.w	r6, r6, #31
 801255c:	fa02 f606 	lsl.w	r6, r2, r6
 8012560:	421e      	tst	r6, r3
 8012562:	d13a      	bne.n	80125da <__gethex+0x3fe>
 8012564:	f045 0520 	orr.w	r5, r5, #32
 8012568:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801256a:	601c      	str	r4, [r3, #0]
 801256c:	9b02      	ldr	r3, [sp, #8]
 801256e:	601f      	str	r7, [r3, #0]
 8012570:	e6b0      	b.n	80122d4 <__gethex+0xf8>
 8012572:	4299      	cmp	r1, r3
 8012574:	f843 cc04 	str.w	ip, [r3, #-4]
 8012578:	d8d9      	bhi.n	801252e <__gethex+0x352>
 801257a:	68a3      	ldr	r3, [r4, #8]
 801257c:	459b      	cmp	fp, r3
 801257e:	db17      	blt.n	80125b0 <__gethex+0x3d4>
 8012580:	6861      	ldr	r1, [r4, #4]
 8012582:	9801      	ldr	r0, [sp, #4]
 8012584:	3101      	adds	r1, #1
 8012586:	f7fd fb61 	bl	800fc4c <_Balloc>
 801258a:	4681      	mov	r9, r0
 801258c:	b918      	cbnz	r0, 8012596 <__gethex+0x3ba>
 801258e:	4b1a      	ldr	r3, [pc, #104]	@ (80125f8 <__gethex+0x41c>)
 8012590:	4602      	mov	r2, r0
 8012592:	2184      	movs	r1, #132	@ 0x84
 8012594:	e6c5      	b.n	8012322 <__gethex+0x146>
 8012596:	6922      	ldr	r2, [r4, #16]
 8012598:	3202      	adds	r2, #2
 801259a:	f104 010c 	add.w	r1, r4, #12
 801259e:	0092      	lsls	r2, r2, #2
 80125a0:	300c      	adds	r0, #12
 80125a2:	f7fc fc70 	bl	800ee86 <memcpy>
 80125a6:	4621      	mov	r1, r4
 80125a8:	9801      	ldr	r0, [sp, #4]
 80125aa:	f7fd fb8f 	bl	800fccc <_Bfree>
 80125ae:	464c      	mov	r4, r9
 80125b0:	6923      	ldr	r3, [r4, #16]
 80125b2:	1c5a      	adds	r2, r3, #1
 80125b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80125b8:	6122      	str	r2, [r4, #16]
 80125ba:	2201      	movs	r2, #1
 80125bc:	615a      	str	r2, [r3, #20]
 80125be:	e7be      	b.n	801253e <__gethex+0x362>
 80125c0:	6922      	ldr	r2, [r4, #16]
 80125c2:	455a      	cmp	r2, fp
 80125c4:	dd0b      	ble.n	80125de <__gethex+0x402>
 80125c6:	2101      	movs	r1, #1
 80125c8:	4620      	mov	r0, r4
 80125ca:	f7ff fda0 	bl	801210e <rshift>
 80125ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80125d2:	3701      	adds	r7, #1
 80125d4:	42bb      	cmp	r3, r7
 80125d6:	f6ff aee0 	blt.w	801239a <__gethex+0x1be>
 80125da:	2501      	movs	r5, #1
 80125dc:	e7c2      	b.n	8012564 <__gethex+0x388>
 80125de:	f016 061f 	ands.w	r6, r6, #31
 80125e2:	d0fa      	beq.n	80125da <__gethex+0x3fe>
 80125e4:	4453      	add	r3, sl
 80125e6:	f1c6 0620 	rsb	r6, r6, #32
 80125ea:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80125ee:	f7fd fc1f 	bl	800fe30 <__hi0bits>
 80125f2:	42b0      	cmp	r0, r6
 80125f4:	dbe7      	blt.n	80125c6 <__gethex+0x3ea>
 80125f6:	e7f0      	b.n	80125da <__gethex+0x3fe>
 80125f8:	08013bbc 	.word	0x08013bbc

080125fc <L_shift>:
 80125fc:	f1c2 0208 	rsb	r2, r2, #8
 8012600:	0092      	lsls	r2, r2, #2
 8012602:	b570      	push	{r4, r5, r6, lr}
 8012604:	f1c2 0620 	rsb	r6, r2, #32
 8012608:	6843      	ldr	r3, [r0, #4]
 801260a:	6804      	ldr	r4, [r0, #0]
 801260c:	fa03 f506 	lsl.w	r5, r3, r6
 8012610:	432c      	orrs	r4, r5
 8012612:	40d3      	lsrs	r3, r2
 8012614:	6004      	str	r4, [r0, #0]
 8012616:	f840 3f04 	str.w	r3, [r0, #4]!
 801261a:	4288      	cmp	r0, r1
 801261c:	d3f4      	bcc.n	8012608 <L_shift+0xc>
 801261e:	bd70      	pop	{r4, r5, r6, pc}

08012620 <__match>:
 8012620:	b530      	push	{r4, r5, lr}
 8012622:	6803      	ldr	r3, [r0, #0]
 8012624:	3301      	adds	r3, #1
 8012626:	f811 4b01 	ldrb.w	r4, [r1], #1
 801262a:	b914      	cbnz	r4, 8012632 <__match+0x12>
 801262c:	6003      	str	r3, [r0, #0]
 801262e:	2001      	movs	r0, #1
 8012630:	bd30      	pop	{r4, r5, pc}
 8012632:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012636:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801263a:	2d19      	cmp	r5, #25
 801263c:	bf98      	it	ls
 801263e:	3220      	addls	r2, #32
 8012640:	42a2      	cmp	r2, r4
 8012642:	d0f0      	beq.n	8012626 <__match+0x6>
 8012644:	2000      	movs	r0, #0
 8012646:	e7f3      	b.n	8012630 <__match+0x10>

08012648 <__hexnan>:
 8012648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801264c:	680b      	ldr	r3, [r1, #0]
 801264e:	6801      	ldr	r1, [r0, #0]
 8012650:	115e      	asrs	r6, r3, #5
 8012652:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8012656:	f013 031f 	ands.w	r3, r3, #31
 801265a:	b087      	sub	sp, #28
 801265c:	bf18      	it	ne
 801265e:	3604      	addne	r6, #4
 8012660:	2500      	movs	r5, #0
 8012662:	1f37      	subs	r7, r6, #4
 8012664:	4682      	mov	sl, r0
 8012666:	4690      	mov	r8, r2
 8012668:	9301      	str	r3, [sp, #4]
 801266a:	f846 5c04 	str.w	r5, [r6, #-4]
 801266e:	46b9      	mov	r9, r7
 8012670:	463c      	mov	r4, r7
 8012672:	9502      	str	r5, [sp, #8]
 8012674:	46ab      	mov	fp, r5
 8012676:	784a      	ldrb	r2, [r1, #1]
 8012678:	1c4b      	adds	r3, r1, #1
 801267a:	9303      	str	r3, [sp, #12]
 801267c:	b342      	cbz	r2, 80126d0 <__hexnan+0x88>
 801267e:	4610      	mov	r0, r2
 8012680:	9105      	str	r1, [sp, #20]
 8012682:	9204      	str	r2, [sp, #16]
 8012684:	f7ff fd95 	bl	80121b2 <__hexdig_fun>
 8012688:	2800      	cmp	r0, #0
 801268a:	d151      	bne.n	8012730 <__hexnan+0xe8>
 801268c:	9a04      	ldr	r2, [sp, #16]
 801268e:	9905      	ldr	r1, [sp, #20]
 8012690:	2a20      	cmp	r2, #32
 8012692:	d818      	bhi.n	80126c6 <__hexnan+0x7e>
 8012694:	9b02      	ldr	r3, [sp, #8]
 8012696:	459b      	cmp	fp, r3
 8012698:	dd13      	ble.n	80126c2 <__hexnan+0x7a>
 801269a:	454c      	cmp	r4, r9
 801269c:	d206      	bcs.n	80126ac <__hexnan+0x64>
 801269e:	2d07      	cmp	r5, #7
 80126a0:	dc04      	bgt.n	80126ac <__hexnan+0x64>
 80126a2:	462a      	mov	r2, r5
 80126a4:	4649      	mov	r1, r9
 80126a6:	4620      	mov	r0, r4
 80126a8:	f7ff ffa8 	bl	80125fc <L_shift>
 80126ac:	4544      	cmp	r4, r8
 80126ae:	d952      	bls.n	8012756 <__hexnan+0x10e>
 80126b0:	2300      	movs	r3, #0
 80126b2:	f1a4 0904 	sub.w	r9, r4, #4
 80126b6:	f844 3c04 	str.w	r3, [r4, #-4]
 80126ba:	f8cd b008 	str.w	fp, [sp, #8]
 80126be:	464c      	mov	r4, r9
 80126c0:	461d      	mov	r5, r3
 80126c2:	9903      	ldr	r1, [sp, #12]
 80126c4:	e7d7      	b.n	8012676 <__hexnan+0x2e>
 80126c6:	2a29      	cmp	r2, #41	@ 0x29
 80126c8:	d157      	bne.n	801277a <__hexnan+0x132>
 80126ca:	3102      	adds	r1, #2
 80126cc:	f8ca 1000 	str.w	r1, [sl]
 80126d0:	f1bb 0f00 	cmp.w	fp, #0
 80126d4:	d051      	beq.n	801277a <__hexnan+0x132>
 80126d6:	454c      	cmp	r4, r9
 80126d8:	d206      	bcs.n	80126e8 <__hexnan+0xa0>
 80126da:	2d07      	cmp	r5, #7
 80126dc:	dc04      	bgt.n	80126e8 <__hexnan+0xa0>
 80126de:	462a      	mov	r2, r5
 80126e0:	4649      	mov	r1, r9
 80126e2:	4620      	mov	r0, r4
 80126e4:	f7ff ff8a 	bl	80125fc <L_shift>
 80126e8:	4544      	cmp	r4, r8
 80126ea:	d936      	bls.n	801275a <__hexnan+0x112>
 80126ec:	f1a8 0204 	sub.w	r2, r8, #4
 80126f0:	4623      	mov	r3, r4
 80126f2:	f853 1b04 	ldr.w	r1, [r3], #4
 80126f6:	f842 1f04 	str.w	r1, [r2, #4]!
 80126fa:	429f      	cmp	r7, r3
 80126fc:	d2f9      	bcs.n	80126f2 <__hexnan+0xaa>
 80126fe:	1b3b      	subs	r3, r7, r4
 8012700:	f023 0303 	bic.w	r3, r3, #3
 8012704:	3304      	adds	r3, #4
 8012706:	3401      	adds	r4, #1
 8012708:	3e03      	subs	r6, #3
 801270a:	42b4      	cmp	r4, r6
 801270c:	bf88      	it	hi
 801270e:	2304      	movhi	r3, #4
 8012710:	4443      	add	r3, r8
 8012712:	2200      	movs	r2, #0
 8012714:	f843 2b04 	str.w	r2, [r3], #4
 8012718:	429f      	cmp	r7, r3
 801271a:	d2fb      	bcs.n	8012714 <__hexnan+0xcc>
 801271c:	683b      	ldr	r3, [r7, #0]
 801271e:	b91b      	cbnz	r3, 8012728 <__hexnan+0xe0>
 8012720:	4547      	cmp	r7, r8
 8012722:	d128      	bne.n	8012776 <__hexnan+0x12e>
 8012724:	2301      	movs	r3, #1
 8012726:	603b      	str	r3, [r7, #0]
 8012728:	2005      	movs	r0, #5
 801272a:	b007      	add	sp, #28
 801272c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012730:	3501      	adds	r5, #1
 8012732:	2d08      	cmp	r5, #8
 8012734:	f10b 0b01 	add.w	fp, fp, #1
 8012738:	dd06      	ble.n	8012748 <__hexnan+0x100>
 801273a:	4544      	cmp	r4, r8
 801273c:	d9c1      	bls.n	80126c2 <__hexnan+0x7a>
 801273e:	2300      	movs	r3, #0
 8012740:	f844 3c04 	str.w	r3, [r4, #-4]
 8012744:	2501      	movs	r5, #1
 8012746:	3c04      	subs	r4, #4
 8012748:	6822      	ldr	r2, [r4, #0]
 801274a:	f000 000f 	and.w	r0, r0, #15
 801274e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8012752:	6020      	str	r0, [r4, #0]
 8012754:	e7b5      	b.n	80126c2 <__hexnan+0x7a>
 8012756:	2508      	movs	r5, #8
 8012758:	e7b3      	b.n	80126c2 <__hexnan+0x7a>
 801275a:	9b01      	ldr	r3, [sp, #4]
 801275c:	2b00      	cmp	r3, #0
 801275e:	d0dd      	beq.n	801271c <__hexnan+0xd4>
 8012760:	f1c3 0320 	rsb	r3, r3, #32
 8012764:	f04f 32ff 	mov.w	r2, #4294967295
 8012768:	40da      	lsrs	r2, r3
 801276a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801276e:	4013      	ands	r3, r2
 8012770:	f846 3c04 	str.w	r3, [r6, #-4]
 8012774:	e7d2      	b.n	801271c <__hexnan+0xd4>
 8012776:	3f04      	subs	r7, #4
 8012778:	e7d0      	b.n	801271c <__hexnan+0xd4>
 801277a:	2004      	movs	r0, #4
 801277c:	e7d5      	b.n	801272a <__hexnan+0xe2>

0801277e <__ascii_mbtowc>:
 801277e:	b082      	sub	sp, #8
 8012780:	b901      	cbnz	r1, 8012784 <__ascii_mbtowc+0x6>
 8012782:	a901      	add	r1, sp, #4
 8012784:	b142      	cbz	r2, 8012798 <__ascii_mbtowc+0x1a>
 8012786:	b14b      	cbz	r3, 801279c <__ascii_mbtowc+0x1e>
 8012788:	7813      	ldrb	r3, [r2, #0]
 801278a:	600b      	str	r3, [r1, #0]
 801278c:	7812      	ldrb	r2, [r2, #0]
 801278e:	1e10      	subs	r0, r2, #0
 8012790:	bf18      	it	ne
 8012792:	2001      	movne	r0, #1
 8012794:	b002      	add	sp, #8
 8012796:	4770      	bx	lr
 8012798:	4610      	mov	r0, r2
 801279a:	e7fb      	b.n	8012794 <__ascii_mbtowc+0x16>
 801279c:	f06f 0001 	mvn.w	r0, #1
 80127a0:	e7f8      	b.n	8012794 <__ascii_mbtowc+0x16>

080127a2 <_realloc_r>:
 80127a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127a6:	4607      	mov	r7, r0
 80127a8:	4614      	mov	r4, r2
 80127aa:	460d      	mov	r5, r1
 80127ac:	b921      	cbnz	r1, 80127b8 <_realloc_r+0x16>
 80127ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80127b2:	4611      	mov	r1, r2
 80127b4:	f7fb b8ca 	b.w	800d94c <_malloc_r>
 80127b8:	b92a      	cbnz	r2, 80127c6 <_realloc_r+0x24>
 80127ba:	f7fd f9fd 	bl	800fbb8 <_free_r>
 80127be:	4625      	mov	r5, r4
 80127c0:	4628      	mov	r0, r5
 80127c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127c6:	f000 f8dd 	bl	8012984 <_malloc_usable_size_r>
 80127ca:	4284      	cmp	r4, r0
 80127cc:	4606      	mov	r6, r0
 80127ce:	d802      	bhi.n	80127d6 <_realloc_r+0x34>
 80127d0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80127d4:	d8f4      	bhi.n	80127c0 <_realloc_r+0x1e>
 80127d6:	4621      	mov	r1, r4
 80127d8:	4638      	mov	r0, r7
 80127da:	f7fb f8b7 	bl	800d94c <_malloc_r>
 80127de:	4680      	mov	r8, r0
 80127e0:	b908      	cbnz	r0, 80127e6 <_realloc_r+0x44>
 80127e2:	4645      	mov	r5, r8
 80127e4:	e7ec      	b.n	80127c0 <_realloc_r+0x1e>
 80127e6:	42b4      	cmp	r4, r6
 80127e8:	4622      	mov	r2, r4
 80127ea:	4629      	mov	r1, r5
 80127ec:	bf28      	it	cs
 80127ee:	4632      	movcs	r2, r6
 80127f0:	f7fc fb49 	bl	800ee86 <memcpy>
 80127f4:	4629      	mov	r1, r5
 80127f6:	4638      	mov	r0, r7
 80127f8:	f7fd f9de 	bl	800fbb8 <_free_r>
 80127fc:	e7f1      	b.n	80127e2 <_realloc_r+0x40>
	...

08012800 <_strtoul_l.isra.0>:
 8012800:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012804:	4e34      	ldr	r6, [pc, #208]	@ (80128d8 <_strtoul_l.isra.0+0xd8>)
 8012806:	4686      	mov	lr, r0
 8012808:	460d      	mov	r5, r1
 801280a:	4628      	mov	r0, r5
 801280c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012810:	5d37      	ldrb	r7, [r6, r4]
 8012812:	f017 0708 	ands.w	r7, r7, #8
 8012816:	d1f8      	bne.n	801280a <_strtoul_l.isra.0+0xa>
 8012818:	2c2d      	cmp	r4, #45	@ 0x2d
 801281a:	d110      	bne.n	801283e <_strtoul_l.isra.0+0x3e>
 801281c:	782c      	ldrb	r4, [r5, #0]
 801281e:	2701      	movs	r7, #1
 8012820:	1c85      	adds	r5, r0, #2
 8012822:	f033 0010 	bics.w	r0, r3, #16
 8012826:	d115      	bne.n	8012854 <_strtoul_l.isra.0+0x54>
 8012828:	2c30      	cmp	r4, #48	@ 0x30
 801282a:	d10d      	bne.n	8012848 <_strtoul_l.isra.0+0x48>
 801282c:	7828      	ldrb	r0, [r5, #0]
 801282e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8012832:	2858      	cmp	r0, #88	@ 0x58
 8012834:	d108      	bne.n	8012848 <_strtoul_l.isra.0+0x48>
 8012836:	786c      	ldrb	r4, [r5, #1]
 8012838:	3502      	adds	r5, #2
 801283a:	2310      	movs	r3, #16
 801283c:	e00a      	b.n	8012854 <_strtoul_l.isra.0+0x54>
 801283e:	2c2b      	cmp	r4, #43	@ 0x2b
 8012840:	bf04      	itt	eq
 8012842:	782c      	ldrbeq	r4, [r5, #0]
 8012844:	1c85      	addeq	r5, r0, #2
 8012846:	e7ec      	b.n	8012822 <_strtoul_l.isra.0+0x22>
 8012848:	2b00      	cmp	r3, #0
 801284a:	d1f6      	bne.n	801283a <_strtoul_l.isra.0+0x3a>
 801284c:	2c30      	cmp	r4, #48	@ 0x30
 801284e:	bf14      	ite	ne
 8012850:	230a      	movne	r3, #10
 8012852:	2308      	moveq	r3, #8
 8012854:	f04f 38ff 	mov.w	r8, #4294967295
 8012858:	2600      	movs	r6, #0
 801285a:	fbb8 f8f3 	udiv	r8, r8, r3
 801285e:	fb03 f908 	mul.w	r9, r3, r8
 8012862:	ea6f 0909 	mvn.w	r9, r9
 8012866:	4630      	mov	r0, r6
 8012868:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801286c:	f1bc 0f09 	cmp.w	ip, #9
 8012870:	d810      	bhi.n	8012894 <_strtoul_l.isra.0+0x94>
 8012872:	4664      	mov	r4, ip
 8012874:	42a3      	cmp	r3, r4
 8012876:	dd1e      	ble.n	80128b6 <_strtoul_l.isra.0+0xb6>
 8012878:	f1b6 3fff 	cmp.w	r6, #4294967295
 801287c:	d007      	beq.n	801288e <_strtoul_l.isra.0+0x8e>
 801287e:	4580      	cmp	r8, r0
 8012880:	d316      	bcc.n	80128b0 <_strtoul_l.isra.0+0xb0>
 8012882:	d101      	bne.n	8012888 <_strtoul_l.isra.0+0x88>
 8012884:	45a1      	cmp	r9, r4
 8012886:	db13      	blt.n	80128b0 <_strtoul_l.isra.0+0xb0>
 8012888:	fb00 4003 	mla	r0, r0, r3, r4
 801288c:	2601      	movs	r6, #1
 801288e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012892:	e7e9      	b.n	8012868 <_strtoul_l.isra.0+0x68>
 8012894:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8012898:	f1bc 0f19 	cmp.w	ip, #25
 801289c:	d801      	bhi.n	80128a2 <_strtoul_l.isra.0+0xa2>
 801289e:	3c37      	subs	r4, #55	@ 0x37
 80128a0:	e7e8      	b.n	8012874 <_strtoul_l.isra.0+0x74>
 80128a2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80128a6:	f1bc 0f19 	cmp.w	ip, #25
 80128aa:	d804      	bhi.n	80128b6 <_strtoul_l.isra.0+0xb6>
 80128ac:	3c57      	subs	r4, #87	@ 0x57
 80128ae:	e7e1      	b.n	8012874 <_strtoul_l.isra.0+0x74>
 80128b0:	f04f 36ff 	mov.w	r6, #4294967295
 80128b4:	e7eb      	b.n	801288e <_strtoul_l.isra.0+0x8e>
 80128b6:	1c73      	adds	r3, r6, #1
 80128b8:	d106      	bne.n	80128c8 <_strtoul_l.isra.0+0xc8>
 80128ba:	2322      	movs	r3, #34	@ 0x22
 80128bc:	f8ce 3000 	str.w	r3, [lr]
 80128c0:	4630      	mov	r0, r6
 80128c2:	b932      	cbnz	r2, 80128d2 <_strtoul_l.isra.0+0xd2>
 80128c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80128c8:	b107      	cbz	r7, 80128cc <_strtoul_l.isra.0+0xcc>
 80128ca:	4240      	negs	r0, r0
 80128cc:	2a00      	cmp	r2, #0
 80128ce:	d0f9      	beq.n	80128c4 <_strtoul_l.isra.0+0xc4>
 80128d0:	b106      	cbz	r6, 80128d4 <_strtoul_l.isra.0+0xd4>
 80128d2:	1e69      	subs	r1, r5, #1
 80128d4:	6011      	str	r1, [r2, #0]
 80128d6:	e7f5      	b.n	80128c4 <_strtoul_l.isra.0+0xc4>
 80128d8:	080139cd 	.word	0x080139cd

080128dc <_strtoul_r>:
 80128dc:	f7ff bf90 	b.w	8012800 <_strtoul_l.isra.0>

080128e0 <__ascii_wctomb>:
 80128e0:	4603      	mov	r3, r0
 80128e2:	4608      	mov	r0, r1
 80128e4:	b141      	cbz	r1, 80128f8 <__ascii_wctomb+0x18>
 80128e6:	2aff      	cmp	r2, #255	@ 0xff
 80128e8:	d904      	bls.n	80128f4 <__ascii_wctomb+0x14>
 80128ea:	228a      	movs	r2, #138	@ 0x8a
 80128ec:	601a      	str	r2, [r3, #0]
 80128ee:	f04f 30ff 	mov.w	r0, #4294967295
 80128f2:	4770      	bx	lr
 80128f4:	700a      	strb	r2, [r1, #0]
 80128f6:	2001      	movs	r0, #1
 80128f8:	4770      	bx	lr

080128fa <_raise_r>:
 80128fa:	291f      	cmp	r1, #31
 80128fc:	b538      	push	{r3, r4, r5, lr}
 80128fe:	4605      	mov	r5, r0
 8012900:	460c      	mov	r4, r1
 8012902:	d904      	bls.n	801290e <_raise_r+0x14>
 8012904:	2316      	movs	r3, #22
 8012906:	6003      	str	r3, [r0, #0]
 8012908:	f04f 30ff 	mov.w	r0, #4294967295
 801290c:	bd38      	pop	{r3, r4, r5, pc}
 801290e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012910:	b112      	cbz	r2, 8012918 <_raise_r+0x1e>
 8012912:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012916:	b94b      	cbnz	r3, 801292c <_raise_r+0x32>
 8012918:	4628      	mov	r0, r5
 801291a:	f000 f831 	bl	8012980 <_getpid_r>
 801291e:	4622      	mov	r2, r4
 8012920:	4601      	mov	r1, r0
 8012922:	4628      	mov	r0, r5
 8012924:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012928:	f000 b818 	b.w	801295c <_kill_r>
 801292c:	2b01      	cmp	r3, #1
 801292e:	d00a      	beq.n	8012946 <_raise_r+0x4c>
 8012930:	1c59      	adds	r1, r3, #1
 8012932:	d103      	bne.n	801293c <_raise_r+0x42>
 8012934:	2316      	movs	r3, #22
 8012936:	6003      	str	r3, [r0, #0]
 8012938:	2001      	movs	r0, #1
 801293a:	e7e7      	b.n	801290c <_raise_r+0x12>
 801293c:	2100      	movs	r1, #0
 801293e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012942:	4620      	mov	r0, r4
 8012944:	4798      	blx	r3
 8012946:	2000      	movs	r0, #0
 8012948:	e7e0      	b.n	801290c <_raise_r+0x12>
	...

0801294c <raise>:
 801294c:	4b02      	ldr	r3, [pc, #8]	@ (8012958 <raise+0xc>)
 801294e:	4601      	mov	r1, r0
 8012950:	6818      	ldr	r0, [r3, #0]
 8012952:	f7ff bfd2 	b.w	80128fa <_raise_r>
 8012956:	bf00      	nop
 8012958:	20000020 	.word	0x20000020

0801295c <_kill_r>:
 801295c:	b538      	push	{r3, r4, r5, lr}
 801295e:	4d07      	ldr	r5, [pc, #28]	@ (801297c <_kill_r+0x20>)
 8012960:	2300      	movs	r3, #0
 8012962:	4604      	mov	r4, r0
 8012964:	4608      	mov	r0, r1
 8012966:	4611      	mov	r1, r2
 8012968:	602b      	str	r3, [r5, #0]
 801296a:	f7f1 fa2f 	bl	8003dcc <_kill>
 801296e:	1c43      	adds	r3, r0, #1
 8012970:	d102      	bne.n	8012978 <_kill_r+0x1c>
 8012972:	682b      	ldr	r3, [r5, #0]
 8012974:	b103      	cbz	r3, 8012978 <_kill_r+0x1c>
 8012976:	6023      	str	r3, [r4, #0]
 8012978:	bd38      	pop	{r3, r4, r5, pc}
 801297a:	bf00      	nop
 801297c:	20006e38 	.word	0x20006e38

08012980 <_getpid_r>:
 8012980:	f7f1 ba1c 	b.w	8003dbc <_getpid>

08012984 <_malloc_usable_size_r>:
 8012984:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012988:	1f18      	subs	r0, r3, #4
 801298a:	2b00      	cmp	r3, #0
 801298c:	bfbc      	itt	lt
 801298e:	580b      	ldrlt	r3, [r1, r0]
 8012990:	18c0      	addlt	r0, r0, r3
 8012992:	4770      	bx	lr

08012994 <asinf>:
 8012994:	b508      	push	{r3, lr}
 8012996:	ed2d 8b02 	vpush	{d8}
 801299a:	eeb0 8a40 	vmov.f32	s16, s0
 801299e:	f000 f84f 	bl	8012a40 <__ieee754_asinf>
 80129a2:	eeb4 8a48 	vcmp.f32	s16, s16
 80129a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129aa:	eef0 8a40 	vmov.f32	s17, s0
 80129ae:	d615      	bvs.n	80129dc <asinf+0x48>
 80129b0:	eeb0 0a48 	vmov.f32	s0, s16
 80129b4:	f000 f83a 	bl	8012a2c <fabsf>
 80129b8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80129bc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80129c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80129c4:	dd0a      	ble.n	80129dc <asinf+0x48>
 80129c6:	f7fc fa31 	bl	800ee2c <__errno>
 80129ca:	ecbd 8b02 	vpop	{d8}
 80129ce:	2321      	movs	r3, #33	@ 0x21
 80129d0:	6003      	str	r3, [r0, #0]
 80129d2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80129d6:	4804      	ldr	r0, [pc, #16]	@ (80129e8 <asinf+0x54>)
 80129d8:	f7fc ba64 	b.w	800eea4 <nanf>
 80129dc:	eeb0 0a68 	vmov.f32	s0, s17
 80129e0:	ecbd 8b02 	vpop	{d8}
 80129e4:	bd08      	pop	{r3, pc}
 80129e6:	bf00      	nop
 80129e8:	08013b3f 	.word	0x08013b3f

080129ec <atan2f>:
 80129ec:	f000 b90c 	b.w	8012c08 <__ieee754_atan2f>

080129f0 <sqrtf>:
 80129f0:	b508      	push	{r3, lr}
 80129f2:	ed2d 8b02 	vpush	{d8}
 80129f6:	eeb0 8a40 	vmov.f32	s16, s0
 80129fa:	f000 f81e 	bl	8012a3a <__ieee754_sqrtf>
 80129fe:	eeb4 8a48 	vcmp.f32	s16, s16
 8012a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a06:	d60c      	bvs.n	8012a22 <sqrtf+0x32>
 8012a08:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8012a28 <sqrtf+0x38>
 8012a0c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8012a10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a14:	d505      	bpl.n	8012a22 <sqrtf+0x32>
 8012a16:	f7fc fa09 	bl	800ee2c <__errno>
 8012a1a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8012a1e:	2321      	movs	r3, #33	@ 0x21
 8012a20:	6003      	str	r3, [r0, #0]
 8012a22:	ecbd 8b02 	vpop	{d8}
 8012a26:	bd08      	pop	{r3, pc}
 8012a28:	00000000 	.word	0x00000000

08012a2c <fabsf>:
 8012a2c:	ee10 3a10 	vmov	r3, s0
 8012a30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012a34:	ee00 3a10 	vmov	s0, r3
 8012a38:	4770      	bx	lr

08012a3a <__ieee754_sqrtf>:
 8012a3a:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8012a3e:	4770      	bx	lr

08012a40 <__ieee754_asinf>:
 8012a40:	b538      	push	{r3, r4, r5, lr}
 8012a42:	ee10 5a10 	vmov	r5, s0
 8012a46:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8012a4a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 8012a4e:	ed2d 8b04 	vpush	{d8-d9}
 8012a52:	d10c      	bne.n	8012a6e <__ieee754_asinf+0x2e>
 8012a54:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8012bc8 <__ieee754_asinf+0x188>
 8012a58:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8012bcc <__ieee754_asinf+0x18c>
 8012a5c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012a60:	eee0 7a07 	vfma.f32	s15, s0, s14
 8012a64:	eeb0 0a67 	vmov.f32	s0, s15
 8012a68:	ecbd 8b04 	vpop	{d8-d9}
 8012a6c:	bd38      	pop	{r3, r4, r5, pc}
 8012a6e:	d904      	bls.n	8012a7a <__ieee754_asinf+0x3a>
 8012a70:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012a74:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8012a78:	e7f6      	b.n	8012a68 <__ieee754_asinf+0x28>
 8012a7a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8012a7e:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8012a82:	d20b      	bcs.n	8012a9c <__ieee754_asinf+0x5c>
 8012a84:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 8012a88:	d252      	bcs.n	8012b30 <__ieee754_asinf+0xf0>
 8012a8a:	eddf 7a51 	vldr	s15, [pc, #324]	@ 8012bd0 <__ieee754_asinf+0x190>
 8012a8e:	ee70 7a27 	vadd.f32	s15, s0, s15
 8012a92:	eef4 7ae8 	vcmpe.f32	s15, s17
 8012a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012a9a:	dce5      	bgt.n	8012a68 <__ieee754_asinf+0x28>
 8012a9c:	f7ff ffc6 	bl	8012a2c <fabsf>
 8012aa0:	ee38 8ac0 	vsub.f32	s16, s17, s0
 8012aa4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012aa8:	ee28 8a27 	vmul.f32	s16, s16, s15
 8012aac:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8012bd4 <__ieee754_asinf+0x194>
 8012ab0:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8012bd8 <__ieee754_asinf+0x198>
 8012ab4:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 8012bdc <__ieee754_asinf+0x19c>
 8012ab8:	eea8 7a27 	vfma.f32	s14, s16, s15
 8012abc:	eddf 7a48 	vldr	s15, [pc, #288]	@ 8012be0 <__ieee754_asinf+0x1a0>
 8012ac0:	eee7 7a08 	vfma.f32	s15, s14, s16
 8012ac4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 8012be4 <__ieee754_asinf+0x1a4>
 8012ac8:	eea7 7a88 	vfma.f32	s14, s15, s16
 8012acc:	eddf 7a46 	vldr	s15, [pc, #280]	@ 8012be8 <__ieee754_asinf+0x1a8>
 8012ad0:	eee7 7a08 	vfma.f32	s15, s14, s16
 8012ad4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8012bec <__ieee754_asinf+0x1ac>
 8012ad8:	eea7 9a88 	vfma.f32	s18, s15, s16
 8012adc:	eddf 7a44 	vldr	s15, [pc, #272]	@ 8012bf0 <__ieee754_asinf+0x1b0>
 8012ae0:	eee8 7a07 	vfma.f32	s15, s16, s14
 8012ae4:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 8012bf4 <__ieee754_asinf+0x1b4>
 8012ae8:	eea7 7a88 	vfma.f32	s14, s15, s16
 8012aec:	eddf 7a42 	vldr	s15, [pc, #264]	@ 8012bf8 <__ieee754_asinf+0x1b8>
 8012af0:	eee7 7a08 	vfma.f32	s15, s14, s16
 8012af4:	eeb0 0a48 	vmov.f32	s0, s16
 8012af8:	eee7 8a88 	vfma.f32	s17, s15, s16
 8012afc:	f7ff ff9d 	bl	8012a3a <__ieee754_sqrtf>
 8012b00:	4b3e      	ldr	r3, [pc, #248]	@ (8012bfc <__ieee754_asinf+0x1bc>)
 8012b02:	ee29 9a08 	vmul.f32	s18, s18, s16
 8012b06:	429c      	cmp	r4, r3
 8012b08:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8012b0c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8012b10:	d93d      	bls.n	8012b8e <__ieee754_asinf+0x14e>
 8012b12:	eea0 0a06 	vfma.f32	s0, s0, s12
 8012b16:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 8012c00 <__ieee754_asinf+0x1c0>
 8012b1a:	eee0 7a26 	vfma.f32	s15, s0, s13
 8012b1e:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8012bcc <__ieee754_asinf+0x18c>
 8012b22:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012b26:	2d00      	cmp	r5, #0
 8012b28:	bfd8      	it	le
 8012b2a:	eeb1 0a40 	vnegle.f32	s0, s0
 8012b2e:	e79b      	b.n	8012a68 <__ieee754_asinf+0x28>
 8012b30:	ee60 7a00 	vmul.f32	s15, s0, s0
 8012b34:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8012bd8 <__ieee754_asinf+0x198>
 8012b38:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8012bd4 <__ieee754_asinf+0x194>
 8012b3c:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 8012bec <__ieee754_asinf+0x1ac>
 8012b40:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8012b44:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8012be0 <__ieee754_asinf+0x1a0>
 8012b48:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012b4c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8012be4 <__ieee754_asinf+0x1a4>
 8012b50:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012b54:	eddf 6a24 	vldr	s13, [pc, #144]	@ 8012be8 <__ieee754_asinf+0x1a8>
 8012b58:	eee7 6a27 	vfma.f32	s13, s14, s15
 8012b5c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8012bdc <__ieee754_asinf+0x19c>
 8012b60:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8012b64:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8012bf0 <__ieee754_asinf+0x1b0>
 8012b68:	eee7 6a86 	vfma.f32	s13, s15, s12
 8012b6c:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 8012bf4 <__ieee754_asinf+0x1b4>
 8012b70:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8012b74:	eddf 6a20 	vldr	s13, [pc, #128]	@ 8012bf8 <__ieee754_asinf+0x1b8>
 8012b78:	eee6 6a27 	vfma.f32	s13, s12, s15
 8012b7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8012b80:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8012b84:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8012b88:	eea0 0a27 	vfma.f32	s0, s0, s15
 8012b8c:	e76c      	b.n	8012a68 <__ieee754_asinf+0x28>
 8012b8e:	ee10 3a10 	vmov	r3, s0
 8012b92:	f36f 030b 	bfc	r3, #0, #12
 8012b96:	ee07 3a10 	vmov	s14, r3
 8012b9a:	eea7 8a47 	vfms.f32	s16, s14, s14
 8012b9e:	ee70 5a00 	vadd.f32	s11, s0, s0
 8012ba2:	ee30 0a07 	vadd.f32	s0, s0, s14
 8012ba6:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8012bc8 <__ieee754_asinf+0x188>
 8012baa:	ee88 5a00 	vdiv.f32	s10, s16, s0
 8012bae:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 8012c04 <__ieee754_asinf+0x1c4>
 8012bb2:	eee5 7a66 	vfms.f32	s15, s10, s13
 8012bb6:	eed5 7a86 	vfnms.f32	s15, s11, s12
 8012bba:	eeb0 6a40 	vmov.f32	s12, s0
 8012bbe:	eea7 6a66 	vfms.f32	s12, s14, s13
 8012bc2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8012bc6:	e7ac      	b.n	8012b22 <__ieee754_asinf+0xe2>
 8012bc8:	b33bbd2e 	.word	0xb33bbd2e
 8012bcc:	3fc90fdb 	.word	0x3fc90fdb
 8012bd0:	7149f2ca 	.word	0x7149f2ca
 8012bd4:	3a4f7f04 	.word	0x3a4f7f04
 8012bd8:	3811ef08 	.word	0x3811ef08
 8012bdc:	3e2aaaab 	.word	0x3e2aaaab
 8012be0:	bd241146 	.word	0xbd241146
 8012be4:	3e4e0aa8 	.word	0x3e4e0aa8
 8012be8:	bea6b090 	.word	0xbea6b090
 8012bec:	3d9dc62e 	.word	0x3d9dc62e
 8012bf0:	bf303361 	.word	0xbf303361
 8012bf4:	4001572d 	.word	0x4001572d
 8012bf8:	c019d139 	.word	0xc019d139
 8012bfc:	3f799999 	.word	0x3f799999
 8012c00:	333bbd2e 	.word	0x333bbd2e
 8012c04:	3f490fdb 	.word	0x3f490fdb

08012c08 <__ieee754_atan2f>:
 8012c08:	ee10 2a90 	vmov	r2, s1
 8012c0c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8012c10:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8012c14:	b510      	push	{r4, lr}
 8012c16:	eef0 7a40 	vmov.f32	s15, s0
 8012c1a:	d806      	bhi.n	8012c2a <__ieee754_atan2f+0x22>
 8012c1c:	ee10 0a10 	vmov	r0, s0
 8012c20:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8012c24:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012c28:	d904      	bls.n	8012c34 <__ieee754_atan2f+0x2c>
 8012c2a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8012c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8012c32:	bd10      	pop	{r4, pc}
 8012c34:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8012c38:	d103      	bne.n	8012c42 <__ieee754_atan2f+0x3a>
 8012c3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012c3e:	f000 b883 	b.w	8012d48 <atanf>
 8012c42:	1794      	asrs	r4, r2, #30
 8012c44:	f004 0402 	and.w	r4, r4, #2
 8012c48:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8012c4c:	b943      	cbnz	r3, 8012c60 <__ieee754_atan2f+0x58>
 8012c4e:	2c02      	cmp	r4, #2
 8012c50:	d05e      	beq.n	8012d10 <__ieee754_atan2f+0x108>
 8012c52:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8012d24 <__ieee754_atan2f+0x11c>
 8012c56:	2c03      	cmp	r4, #3
 8012c58:	bf08      	it	eq
 8012c5a:	eef0 7a47 	vmoveq.f32	s15, s14
 8012c5e:	e7e6      	b.n	8012c2e <__ieee754_atan2f+0x26>
 8012c60:	b941      	cbnz	r1, 8012c74 <__ieee754_atan2f+0x6c>
 8012c62:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8012d28 <__ieee754_atan2f+0x120>
 8012c66:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8012d2c <__ieee754_atan2f+0x124>
 8012c6a:	2800      	cmp	r0, #0
 8012c6c:	bfa8      	it	ge
 8012c6e:	eef0 7a47 	vmovge.f32	s15, s14
 8012c72:	e7dc      	b.n	8012c2e <__ieee754_atan2f+0x26>
 8012c74:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8012c78:	d110      	bne.n	8012c9c <__ieee754_atan2f+0x94>
 8012c7a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012c7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8012c82:	d107      	bne.n	8012c94 <__ieee754_atan2f+0x8c>
 8012c84:	2c02      	cmp	r4, #2
 8012c86:	d846      	bhi.n	8012d16 <__ieee754_atan2f+0x10e>
 8012c88:	4b29      	ldr	r3, [pc, #164]	@ (8012d30 <__ieee754_atan2f+0x128>)
 8012c8a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012c8e:	edd3 7a00 	vldr	s15, [r3]
 8012c92:	e7cc      	b.n	8012c2e <__ieee754_atan2f+0x26>
 8012c94:	2c02      	cmp	r4, #2
 8012c96:	d841      	bhi.n	8012d1c <__ieee754_atan2f+0x114>
 8012c98:	4b26      	ldr	r3, [pc, #152]	@ (8012d34 <__ieee754_atan2f+0x12c>)
 8012c9a:	e7f6      	b.n	8012c8a <__ieee754_atan2f+0x82>
 8012c9c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012ca0:	d0df      	beq.n	8012c62 <__ieee754_atan2f+0x5a>
 8012ca2:	1a5b      	subs	r3, r3, r1
 8012ca4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8012ca8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8012cac:	da1a      	bge.n	8012ce4 <__ieee754_atan2f+0xdc>
 8012cae:	2a00      	cmp	r2, #0
 8012cb0:	da01      	bge.n	8012cb6 <__ieee754_atan2f+0xae>
 8012cb2:	313c      	adds	r1, #60	@ 0x3c
 8012cb4:	db19      	blt.n	8012cea <__ieee754_atan2f+0xe2>
 8012cb6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8012cba:	f7ff feb7 	bl	8012a2c <fabsf>
 8012cbe:	f000 f843 	bl	8012d48 <atanf>
 8012cc2:	eef0 7a40 	vmov.f32	s15, s0
 8012cc6:	2c01      	cmp	r4, #1
 8012cc8:	d012      	beq.n	8012cf0 <__ieee754_atan2f+0xe8>
 8012cca:	2c02      	cmp	r4, #2
 8012ccc:	d017      	beq.n	8012cfe <__ieee754_atan2f+0xf6>
 8012cce:	2c00      	cmp	r4, #0
 8012cd0:	d0ad      	beq.n	8012c2e <__ieee754_atan2f+0x26>
 8012cd2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8012d38 <__ieee754_atan2f+0x130>
 8012cd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012cda:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8012d3c <__ieee754_atan2f+0x134>
 8012cde:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012ce2:	e7a4      	b.n	8012c2e <__ieee754_atan2f+0x26>
 8012ce4:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8012d2c <__ieee754_atan2f+0x124>
 8012ce8:	e7ed      	b.n	8012cc6 <__ieee754_atan2f+0xbe>
 8012cea:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8012d40 <__ieee754_atan2f+0x138>
 8012cee:	e7ea      	b.n	8012cc6 <__ieee754_atan2f+0xbe>
 8012cf0:	ee17 3a90 	vmov	r3, s15
 8012cf4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8012cf8:	ee07 3a90 	vmov	s15, r3
 8012cfc:	e797      	b.n	8012c2e <__ieee754_atan2f+0x26>
 8012cfe:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8012d38 <__ieee754_atan2f+0x130>
 8012d02:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012d06:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8012d3c <__ieee754_atan2f+0x134>
 8012d0a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012d0e:	e78e      	b.n	8012c2e <__ieee754_atan2f+0x26>
 8012d10:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8012d3c <__ieee754_atan2f+0x134>
 8012d14:	e78b      	b.n	8012c2e <__ieee754_atan2f+0x26>
 8012d16:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8012d44 <__ieee754_atan2f+0x13c>
 8012d1a:	e788      	b.n	8012c2e <__ieee754_atan2f+0x26>
 8012d1c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8012d40 <__ieee754_atan2f+0x138>
 8012d20:	e785      	b.n	8012c2e <__ieee754_atan2f+0x26>
 8012d22:	bf00      	nop
 8012d24:	c0490fdb 	.word	0xc0490fdb
 8012d28:	bfc90fdb 	.word	0xbfc90fdb
 8012d2c:	3fc90fdb 	.word	0x3fc90fdb
 8012d30:	08013e14 	.word	0x08013e14
 8012d34:	08013e08 	.word	0x08013e08
 8012d38:	33bbbd2e 	.word	0x33bbbd2e
 8012d3c:	40490fdb 	.word	0x40490fdb
 8012d40:	00000000 	.word	0x00000000
 8012d44:	3f490fdb 	.word	0x3f490fdb

08012d48 <atanf>:
 8012d48:	b538      	push	{r3, r4, r5, lr}
 8012d4a:	ee10 5a10 	vmov	r5, s0
 8012d4e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8012d52:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8012d56:	eef0 7a40 	vmov.f32	s15, s0
 8012d5a:	d310      	bcc.n	8012d7e <atanf+0x36>
 8012d5c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8012d60:	d904      	bls.n	8012d6c <atanf+0x24>
 8012d62:	ee70 7a00 	vadd.f32	s15, s0, s0
 8012d66:	eeb0 0a67 	vmov.f32	s0, s15
 8012d6a:	bd38      	pop	{r3, r4, r5, pc}
 8012d6c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8012ea4 <atanf+0x15c>
 8012d70:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8012ea8 <atanf+0x160>
 8012d74:	2d00      	cmp	r5, #0
 8012d76:	bfc8      	it	gt
 8012d78:	eef0 7a47 	vmovgt.f32	s15, s14
 8012d7c:	e7f3      	b.n	8012d66 <atanf+0x1e>
 8012d7e:	4b4b      	ldr	r3, [pc, #300]	@ (8012eac <atanf+0x164>)
 8012d80:	429c      	cmp	r4, r3
 8012d82:	d810      	bhi.n	8012da6 <atanf+0x5e>
 8012d84:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8012d88:	d20a      	bcs.n	8012da0 <atanf+0x58>
 8012d8a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8012eb0 <atanf+0x168>
 8012d8e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8012d92:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012d96:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8012d9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d9e:	dce2      	bgt.n	8012d66 <atanf+0x1e>
 8012da0:	f04f 33ff 	mov.w	r3, #4294967295
 8012da4:	e013      	b.n	8012dce <atanf+0x86>
 8012da6:	f7ff fe41 	bl	8012a2c <fabsf>
 8012daa:	4b42      	ldr	r3, [pc, #264]	@ (8012eb4 <atanf+0x16c>)
 8012dac:	429c      	cmp	r4, r3
 8012dae:	d84f      	bhi.n	8012e50 <atanf+0x108>
 8012db0:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8012db4:	429c      	cmp	r4, r3
 8012db6:	d841      	bhi.n	8012e3c <atanf+0xf4>
 8012db8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8012dbc:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012dc0:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012dc4:	2300      	movs	r3, #0
 8012dc6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012dca:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012dce:	1c5a      	adds	r2, r3, #1
 8012dd0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8012dd4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8012eb8 <atanf+0x170>
 8012dd8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8012ebc <atanf+0x174>
 8012ddc:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8012ec0 <atanf+0x178>
 8012de0:	ee66 6a06 	vmul.f32	s13, s12, s12
 8012de4:	eee6 5a87 	vfma.f32	s11, s13, s14
 8012de8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8012ec4 <atanf+0x17c>
 8012dec:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012df0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8012ec8 <atanf+0x180>
 8012df4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8012df8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8012ecc <atanf+0x184>
 8012dfc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012e00:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8012ed0 <atanf+0x188>
 8012e04:	eee7 5a26 	vfma.f32	s11, s14, s13
 8012e08:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8012ed4 <atanf+0x18c>
 8012e0c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8012e10:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8012ed8 <atanf+0x190>
 8012e14:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012e18:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8012edc <atanf+0x194>
 8012e1c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8012e20:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8012ee0 <atanf+0x198>
 8012e24:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012e28:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012e2c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8012e30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012e34:	d121      	bne.n	8012e7a <atanf+0x132>
 8012e36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012e3a:	e794      	b.n	8012d66 <atanf+0x1e>
 8012e3c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012e40:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012e44:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012e48:	2301      	movs	r3, #1
 8012e4a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012e4e:	e7be      	b.n	8012dce <atanf+0x86>
 8012e50:	4b24      	ldr	r3, [pc, #144]	@ (8012ee4 <atanf+0x19c>)
 8012e52:	429c      	cmp	r4, r3
 8012e54:	d80b      	bhi.n	8012e6e <atanf+0x126>
 8012e56:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8012e5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012e5e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012e62:	2302      	movs	r3, #2
 8012e64:	ee70 6a67 	vsub.f32	s13, s0, s15
 8012e68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012e6c:	e7af      	b.n	8012dce <atanf+0x86>
 8012e6e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012e72:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012e76:	2303      	movs	r3, #3
 8012e78:	e7a9      	b.n	8012dce <atanf+0x86>
 8012e7a:	4a1b      	ldr	r2, [pc, #108]	@ (8012ee8 <atanf+0x1a0>)
 8012e7c:	491b      	ldr	r1, [pc, #108]	@ (8012eec <atanf+0x1a4>)
 8012e7e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8012e82:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8012e86:	edd3 6a00 	vldr	s13, [r3]
 8012e8a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8012e8e:	2d00      	cmp	r5, #0
 8012e90:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012e94:	edd2 7a00 	vldr	s15, [r2]
 8012e98:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012e9c:	bfb8      	it	lt
 8012e9e:	eef1 7a67 	vneglt.f32	s15, s15
 8012ea2:	e760      	b.n	8012d66 <atanf+0x1e>
 8012ea4:	bfc90fdb 	.word	0xbfc90fdb
 8012ea8:	3fc90fdb 	.word	0x3fc90fdb
 8012eac:	3edfffff 	.word	0x3edfffff
 8012eb0:	7149f2ca 	.word	0x7149f2ca
 8012eb4:	3f97ffff 	.word	0x3f97ffff
 8012eb8:	3c8569d7 	.word	0x3c8569d7
 8012ebc:	3d4bda59 	.word	0x3d4bda59
 8012ec0:	bd6ef16b 	.word	0xbd6ef16b
 8012ec4:	3d886b35 	.word	0x3d886b35
 8012ec8:	3dba2e6e 	.word	0x3dba2e6e
 8012ecc:	3e124925 	.word	0x3e124925
 8012ed0:	3eaaaaab 	.word	0x3eaaaaab
 8012ed4:	bd15a221 	.word	0xbd15a221
 8012ed8:	bd9d8795 	.word	0xbd9d8795
 8012edc:	bde38e38 	.word	0xbde38e38
 8012ee0:	be4ccccd 	.word	0xbe4ccccd
 8012ee4:	401bffff 	.word	0x401bffff
 8012ee8:	08013e30 	.word	0x08013e30
 8012eec:	08013e20 	.word	0x08013e20

08012ef0 <_init>:
 8012ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ef2:	bf00      	nop
 8012ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012ef6:	bc08      	pop	{r3}
 8012ef8:	469e      	mov	lr, r3
 8012efa:	4770      	bx	lr

08012efc <_fini>:
 8012efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012efe:	bf00      	nop
 8012f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f02:	bc08      	pop	{r3}
 8012f04:	469e      	mov	lr, r3
 8012f06:	4770      	bx	lr
