# Sensing Design Deep Dive
## Understanding Comparators and ASIC Integration

**Version:** 1.0
**Date:** 2025-12-02
**Purpose:** Detailed explanation of Sigma-Delta ADC architecture and ASIC migration

---

## Table of Contents

1. [Why Comparators in Sigma-Delta ADC](#why-comparators-in-sigma-delta-adc)
2. [How Sigma-Delta ADC Works](#how-sigma-delta-adc-works)
3. [Comparator Requirements and Selection](#comparator-requirements-and-selection)
4. [ASIC Integration Approaches Explained](#asic-integration-approaches-explained)
5. [Design Trade-offs Analysis](#design-trade-offs-analysis)

---

## Why Comparators in Sigma-Delta ADC

### The Fundamental Problem

**Goal:** Convert analog voltage (0-3.3V) to digital number (12-bit)

**Traditional approach (SAR ADC):**
- Needs precision voltage ladder (expensive, many components)
- Needs sample-and-hold circuit
- Needs complex control logic

**Sigma-Delta approach:**
- Only needs 1 comparator (cheap!)
- Trades speed for resolution via oversampling
- Most complexity is digital (easy in FPGA/ASIC)

### What is a Comparator?

**Simplest analog circuit - just answers one question:**

```
Is Input A > Input B?
â”œâ”€ YES â†’ Output = HIGH (1)
â””â”€ NO  â†’ Output = LOW (0)
```

**Example: LM339 Comparator**

```
      +5V
       â”‚
    â”Œâ”€â”€â”´â”€â”€â”
    â”‚  +  â”‚â”€â”€ Output (digital: 0V or 5V)
VIN â”€â”¤     â”‚
    â”‚  -  â”‚
VREFâ”€â”¤     â”‚
    â””â”€â”€â”€â”€â”€â”˜
     LM339

If VIN > VREF:  Output = 5V (HIGH)
If VIN < VREF:  Output = 0V (LOW)
```

**That's it!** Just a 1-bit decision maker.

---

## How Sigma-Delta ADC Works

### The Clever Trick: Oversampling + Feedback

Instead of directly converting voltage to many bits, we:
1. **Sample very fast** (1 MHz instead of 10 kHz = 100Ã— oversampling)
2. **Use 1-bit comparator** (simplest possible)
3. **Feed result back** to create error signal
4. **Accumulate many 1-bit samples** to get high resolution

### Step-by-Step Operation

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚               Sigma-Delta ADC Loop                          â”‚
â”‚                                                             â”‚
â”‚  Analog Input â”€â”€â”¬â”€â”€â–º [Î£] â”€â”€â–º [âˆ«] â”€â”€â–º [Comparator] â”€â”€â”     â”‚
â”‚  (0-2V)         â”‚     â–²       â”‚           â”‚          â”‚     â”‚
â”‚                 â”‚     â”‚       â”‚           â–¼          â”‚     â”‚
â”‚                 â”‚     â”‚   Integrator   1-bit        â”‚     â”‚
â”‚                 â”‚     â”‚   (digital)    output       â”‚     â”‚
â”‚                 â”‚     â”‚                  â”‚          â”‚     â”‚
â”‚                 â”‚     â””â”€â”€â”€â”€[1-bit DAC]â”€â”€â”€â”˜          â”‚     â”‚
â”‚                 â”‚           (FPGA GPIO)             â”‚     â”‚
â”‚                 â”‚                                    â”‚     â”‚
â”‚                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â”‚
â”‚                                                             â”‚
â”‚         â–¼                                                   â”‚
â”‚    1-bit stream @ 1 MHz                                     â”‚
â”‚    Example: 1 0 1 1 0 1 1 1 0 1 ...                        â”‚
â”‚                                                             â”‚
â”‚         â–¼                                                   â”‚
â”‚    [Decimation Filter]                                      â”‚
â”‚    Average 100 samples                                      â”‚
â”‚                                                             â”‚
â”‚         â–¼                                                   â”‚
â”‚    12-bit result @ 10 kHz                                   â”‚
â”‚    Example: 2785 (represents input voltage)                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Example: Converting 1.65V Input

**Setup:**
- Input voltage: 1.65V (exactly half of 3.3V)
- Comparator reference: Varies (from 1-bit DAC feedback)
- Sampling: 1 MHz

**What Happens Over Time:**

| Time | Input | DAC Feedback | Integrator | Comp Result | Output Bit |
|------|-------|--------------|------------|-------------|------------|
| 1Âµs  | 1.65V | 0V           | +1.65      | HIGH        | 1 |
| 2Âµs  | 1.65V | 3.3V         | -1.65      | LOW         | 0 |
| 3Âµs  | 1.65V | 0V           | +1.65      | HIGH        | 1 |
| 4Âµs  | 1.65V | 3.3V         | -1.65      | LOW         | 0 |
| ... | ... | ... | ... | ... | ... |

**Pattern:** `1 0 1 0 1 0 1 0...` (50% ones)

**After decimation (average 100 samples):**
- Count: 50 ones, 50 zeros
- Result: 50% = 2048 (out of 4096 for 12-bit)
- Voltage: 2048 / 4096 Ã— 3.3V = 1.65V âœ“

### Why This Works

**Key insight:** The comparator oscillates around the input voltage, creating a **density-modulated bitstream**:

- **Low input (0.5V):** Bitstream = `0 0 0 1 0 0 0 1...` (few ones, ~15%)
- **Mid input (1.65V):** Bitstream = `0 1 0 1 0 1 0 1...` (half ones, 50%)
- **High input (2.8V):** Bitstream = `1 1 1 0 1 1 1 0...` (many ones, ~85%)

**The density of 1's is proportional to the input voltage!**

---

## Comparator Requirements and Selection

### What We Need

For our 1 MHz sampling, 12-bit resolution application:

| Parameter | Requirement | Reason |
|-----------|-------------|--------|
| **Speed** | >1 MHz | Must settle in <1Âµs |
| **Offset voltage** | <10 mV | Affects accuracy |
| **Hysteresis** | Minimal | Prevents oscillation |
| **Supply** | 3.3V or 5V | Matches FPGA I/O |
| **Output** | Digital (rail-to-rail) | FPGA GPIO compatible |
| **Channels** | 4 (or quad chip) | 4 sensing channels |
| **Cost** | <$1 | Budget constraint |

### Why LM339?

**LM339 Quad Comparator (Selected Choice):**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         LM339 (DIP-14)              â”‚
â”‚                                     â”‚
â”‚  Comparator 1:  Pin 4 (+)           â”‚
â”‚                 Pin 5 (-)           â”‚
â”‚                 Pin 2 (Out)         â”‚
â”‚                                     â”‚
â”‚  Comparator 2:  Pin 6 (+)           â”‚
â”‚                 Pin 7 (-)           â”‚
â”‚                 Pin 1 (Out)         â”‚
â”‚                                     â”‚
â”‚  Comparator 3:  Pin 9 (+)           â”‚
â”‚                 Pin 8 (-)           â”‚
â”‚                 Pin 14 (Out)        â”‚
â”‚                                     â”‚
â”‚  Comparator 4:  Pin 11 (+)          â”‚
â”‚                 Pin 10 (-)          â”‚
â”‚                 Pin 13 (Out)        â”‚
â”‚                                     â”‚
â”‚  Power:         Pin 3 (VCC = 5V)    â”‚
â”‚                 Pin 12 (GND)        â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Specifications:**
- Response time: 1.3 Âµs (fast enough for 1 MHz)
- Offset voltage: 2 mV typical (excellent)
- Supply: 2V to 36V (flexible)
- Output: Open collector (needs pull-up to 3.3V for FPGA)
- **Cost: $0.60 for 4 comparators** (cheap!)
- Package: DIP-14 (easy to solder)

**Perfect match for our needs!**

### Alternative Comparators

| Part | Channels | Speed | Offset | Cost | Notes |
|------|----------|-------|--------|------|-------|
| **LM339** | 4 | 1.3Âµs | 2mV | $0.60 | âœ… Selected |
| LM393 | 2 | 1.3Âµs | 2mV | $0.30 | Need 2Ã— chips |
| LM311 | 1 | 200ns | 2mV | $0.50 | Faster but 4Ã— needed |
| TLV3501 | 1 | 4.5ns | 5mV | $2.00 | Overkill for 1MHz |

### Complete Comparator Circuit (1 Channel)

```
Sensor Output (0-2V) â”€â”€â”¬â”€ 1kÎ© â”€â”€â”¬â”€ 100nF â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
from AMC1301           â”‚         â”‚          â”‚          â”‚
                       â”‚        GND        GND         â”‚
                       â”‚                               â”‚
FPGA GPIO          â”€â”€â”€â”€â”´â”€ 1kÎ© â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
(DAC feedback)                                         â”‚
3.3V/0V                                         â”Œâ”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”
                                                â”‚  LM339     â”‚
                                          â”Œâ”€â”€â”€â”€â”€â”¤  + (Pin 4) â”‚
                                          â”‚     â”‚            â”‚
                                         GND â”€â”€â”€â”¤  - (Pin 5) â”‚
                                                â”‚            â”‚
                                                â”‚  Out â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”
                                                â”‚  (Pin 2)   â”‚  â”‚
                                                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
                                                                â”‚
                                              â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                              â”‚
                                         10kÎ© pull-up
                                              â”‚
                                             3.3V
                                              â”‚
                                      â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”
                                      â”‚ FPGA GPIO     â”‚
                                      â”‚ (comp_in[0])  â”‚
                                      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Operation:
1. Sensor + DAC feedback mix at summing node (RC filter input)
2. RC filter smooths signal (cutoff ~1.6kHz)
3. Comparator compares filtered signal to ground
4. Output HIGH when signal > 0, LOW when signal < 0
5. FPGA reads 1-bit result
```

**Why RC Filter?**
- Prevents aliasing (high-freq noise from affecting 1MHz sampling)
- Smooths DAC output (single GPIO switching creates steps)
- Cutoff: fc = 1/(2Ï€ Ã— 1kÎ© Ã— 100nF) = 1.6 kHz (below Nyquist)

**Why Pull-up Resistor?**
- LM339 has open-collector output (can only pull LOW)
- Pull-up ensures clean HIGH level for FPGA (3.3V)
- 10kÎ© chosen for low power (0.3mA @ 3.3V)

---

## ASIC Integration Approaches Explained

### The ASIC Migration Challenge

**FPGA Implementation:**
```
External:           FPGA:
- LM339 comparator  - Sigma-Delta modulator (Verilog)
- RC filter         - CIC decimator (Verilog)
- Resistors/caps    - Control algorithm (Verilog)
```

**Goal:** Move as much as possible into ASIC for:
- âœ… Lower cost (fewer external parts)
- âœ… Smaller PCB area
- âœ… Better performance (shorter paths)
- âœ… Higher integration (system-on-chip)

**Challenge:** Comparator is **analog** (ASIC needs analog design)

### Three Integration Levels

---

### Level 1: Digital ASIC + External Comparator

**Architecture:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    External (PCB)                            â”‚
â”‚                                                              â”‚
â”‚  Sensor â”€â”€â”¬â”€ RC Filter â”€â”€â–º LM339 â”€â”€â–º ASIC Pin              â”‚
â”‚           â”‚               Comparator  (digital input)       â”‚
â”‚           â”‚                                                 â”‚
â”‚  ASIC Pin â”´â”€ 1kÎ© â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                             â”‚
â”‚  (DAC)      (feedback)                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    ASIC Chip (Digital)                       â”‚
â”‚                                                              â”‚
â”‚  GPIO Pad â”€â”€â–º Î£-Î” Modulator â”€â”€â–º CIC Filter â”€â”€â–º 12-bit ADC   â”‚
â”‚  (comp in)    (Verilog)          (Verilog)       result     â”‚
â”‚                                                              â”‚
â”‚  GPIO Pad â—„â”€â”€ 1-bit DAC output                              â”‚
â”‚  (DAC out)                                                   â”‚
â”‚                                                              â”‚
â”‚  CPU / Control Algorithm (Verilog)                          â”‚
â”‚  PWM Generator (Verilog)                                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**What Goes in ASIC:**
- âœ… All digital logic (Sigma-Delta, CIC, control)
- âœ… GPIO pads for comparator interface
- âœ… Power management, clocks, etc.

**What Stays External:**
- âŒ LM339 comparator (~$0.60 per 4 channels)
- âŒ RC filters (resistors + caps)
- âŒ Pull-up resistors

**Advantages:**
- âš¡ **Easiest ASIC design** - Pure digital
- âš¡ **Lowest risk** - Proven analog (LM339)
- âš¡ **Direct FPGA port** - Same Verilog code
- âš¡ **Cheap fabrication** - Digital-only process

**Disadvantages:**
- ðŸ“‰ Still need external comparator chip
- ðŸ“‰ More PCB area
- ðŸ“‰ More components to assemble

**Cost Estimate:**
- ASIC chip: ~$5-10 (digital-only, 180nm process)
- External comparator: ~$0.60
- Passives: ~$1
- **Total: ~$7-12**

**Use Case:** First prototype, minimize ASIC risk

---

### Level 2: Mixed-Signal ASIC (On-Chip Comparator)

**Architecture:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    External (PCB)                            â”‚
â”‚                                                              â”‚
â”‚  Sensor â”€â”€â”¬â”€ RC Filter â”€â”€â–º ASIC Analog Pin                  â”‚
â”‚           â”‚                (comparator input)               â”‚
â”‚           â”‚                                                 â”‚
â”‚  ASIC Pin â”´â”€ 1kÎ© â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                 â”‚
â”‚  (DAC)                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚           ASIC Chip (Mixed-Signal: Analog + Digital)         â”‚
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚  â”‚        ANALOG BLOCK                    â”‚                 â”‚
â”‚  â”‚                                        â”‚                 â”‚
â”‚  â”‚  Analog    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”          â”‚                 â”‚
â”‚  â”‚  Pad  â”€â”€â–º  â”‚  Comparator   â”‚          â”‚                 â”‚
â”‚  â”‚  (VIN)     â”‚  (2 transistorâ”‚  â”€â”€â–º 1-bit                â”‚
â”‚  â”‚            â”‚   diff pair)  â”‚      output                â”‚
â”‚  â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚                 â”‚
â”‚  â”‚                                        â”‚                 â”‚
â”‚  â”‚  Bandgap reference, bias circuits      â”‚                 â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â”‚               â”‚                                             â”‚
â”‚               â–¼                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚  â”‚        DIGITAL BLOCK                   â”‚                 â”‚
â”‚  â”‚                                        â”‚                 â”‚
â”‚  â”‚  Î£-Î” Modulator â”€â”€â–º CIC Filter â”€â”€â–º ADC  â”‚                 â”‚
â”‚  â”‚  (Verilog)         (Verilog)      result               â”‚
â”‚  â”‚                                        â”‚                 â”‚
â”‚  â”‚  Control Algorithm, PWM, etc.          â”‚                 â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**What Goes in ASIC:**
- âœ… All digital logic (same as Level 1)
- âœ… **Analog comparator** (custom design)
- âœ… Voltage reference (bandgap)
- âœ… Bias circuits
- âœ… Analog/Digital mixed pads

**What Stays External:**
- âŒ RC filter (resistors + caps)
- âŒ DAC feedback resistor

**Comparator Design (Simple Example):**

```
Analog domain inside ASIC:

VDD (1.8V or 3.3V)
    â”‚
    â”œâ”€â”€â”¤ PMOS â”œâ”€â”€â”¬â”€â”€â”¤ PMOS â”œâ”€â”€â”
    â”‚           â”‚             â”‚
    â”‚      Current Mirror     â”‚
    â”‚           â”‚             â”‚
VIN+ â”€â”€â”¤ NMOS â”œâ”€â”˜        â”Œâ”€â”€â”€â”€â”¤ NMOS â”œâ”€â”€ VREF
        â”‚                â”‚    â”‚
        â”‚         Differential Pair
        â”‚                â”‚    â”‚
        â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜
                    â”‚
                   GND

Output: HIGH if VIN+ > VREF, LOW if VIN+ < VREF
```

**Design Complexity:**
- Need analog design expertise
- Requires mixed-signal simulation (SPICE)
- More layout complexity (analog sensitive)
- Process corners, temperature variations

**Advantages:**
- âš¡ **Fewer external parts** (no LM339)
- âš¡ **Smaller PCB**
- âš¡ **Better performance** (shorter analog path)
- âš¡ **Lower power** (optimized on-chip)

**Disadvantages:**
- ðŸ“‰ **More complex ASIC design**
- ðŸ“‰ **Requires analog expertise**
- ðŸ“‰ **Higher fabrication cost** (mixed-signal)
- ðŸ“‰ **Longer design time**

**Cost Estimate:**
- ASIC chip: ~$15-25 (mixed-signal, 180nm)
- Passives only: ~$1
- **Total: ~$16-26**

**Use Case:** Second iteration, proven digital works, want integration

---

### Level 3: Full Custom ASIC (Everything On-Chip)

**Architecture:**

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    External (PCB)                            â”‚
â”‚                                                              â”‚
â”‚  Sensor â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º ASIC Analog Pin               â”‚
â”‚  (0-2V direct)                (direct connection)           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              Full Custom Mixed-Signal ASIC                    â”‚
â”‚                                                              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚  â”‚        ANALOG BLOCK                    â”‚                 â”‚
â”‚  â”‚                                        â”‚                 â”‚
â”‚  â”‚  Sensor  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚                 â”‚
â”‚  â”‚  Input â”€â”€â”¤ On-chip   â”œâ”€â”€â”¤ Comp     â”‚  â”‚                 â”‚
â”‚  â”‚  (analog)â”‚ RC Filter â”‚  â”‚          â”œâ”€â”€â–º 1-bit            â”‚
â”‚  â”‚          â”‚ (integr)  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚                 â”‚
â”‚  â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚                 â”‚
â”‚  â”‚          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚                 â”‚
â”‚  â”‚  DAC  â—„â”€â”€â”¤ 1-bit DAC â”‚                 â”‚                 â”‚
â”‚  â”‚  out     â”‚ (current) â”‚                 â”‚                 â”‚
â”‚  â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚                 â”‚
â”‚  â”‚                                        â”‚                 â”‚
â”‚  â”‚  Bandgap ref, biasing, LDO            â”‚                 â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â”‚               â”‚                                             â”‚
â”‚               â–¼                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”‚
â”‚  â”‚        DIGITAL BLOCK                   â”‚                 â”‚
â”‚  â”‚  Î£-Î” Mod â”€â”€â–º CIC â”€â”€â–º Control â”€â”€â–º PWM   â”‚                 â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**What Goes in ASIC:**
- âœ… All digital logic
- âœ… Analog comparator
- âœ… **On-chip RC filter** (active filter or integrated cap)
- âœ… **1-bit current DAC** (instead of GPIO + resistor)
- âœ… **Voltage references**
- âœ… **LDO regulators**
- âœ… Complete system-on-chip

**What Stays External:**
- Minimal: just power supply and programming pins

**Advanced Analog Blocks:**

**On-Chip RC Filter:**
```
Active filter using op-amp + integrated capacitor:

VIN â”€â”¬â”€ R â”€â”€â”¬â”€â”€â”€â–º Op-amp â”€â”€â”€â–º Filtered output
     â”‚       â”‚        â”‚
     â”‚   MOS cap      â”‚
     â”‚       â”‚        â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜
    (on-chip resistor + MOS capacitor)
```

**Current-Mode DAC:**
```
Instead of GPIO + resistor, use current source:

Digital bit â”€â”€â–º [Current switch] â”€â”€â–º Summing node
    0/1           (steers current)     (analog output)
```

**Advantages:**
- âš¡ **Minimal external parts**
- âš¡ **Smallest PCB**
- âš¡ **Best performance**
- âš¡ **True system-on-chip**
- âš¡ **Lowest production cost** (at scale)

**Disadvantages:**
- ðŸ“‰ **Highest design complexity**
- ðŸ“‰ **Requires expert team**
- ðŸ“‰ **Expensive NRE** (non-recurring engineering)
- ðŸ“‰ **Long development time** (6-12 months)
- ðŸ“‰ **High risk** (hard to debug analog)

**Cost Estimate:**
- ASIC chip: ~$30-100 (depending on volume)
- Minimal passives: ~$0.50
- **Total: ~$31-101**
- **But:** NRE cost $50k-200k+ (only makes sense for >10k units)

**Use Case:** Production product, high volume, proven design

---

## Design Trade-offs Analysis

### Comparison Matrix

| Feature | Level 1 (Ext Comp) | Level 2 (Mixed) | Level 3 (Full Custom) |
|---------|-------------------|-----------------|---------------------|
| **External Parts** | Comparator + passives | Passives only | Minimal |
| **ASIC Complexity** | Low (digital) | Medium (mixed) | High (full custom) |
| **Design Time** | 1-2 months | 3-6 months | 6-12 months |
| **Design Risk** | Low | Medium | High |
| **Unit Cost (@1k)** | $7-12 | $16-26 | $31-101 |
| **Unit Cost (@100k)** | $4-6 | $8-12 | $2-5 |
| **PCB Area** | Largest | Medium | Smallest |
| **Power** | ~100mW | ~75mW | ~50mW |
| **Performance** | Good | Better | Best |
| **Debugging** | Easy | Medium | Hard |

### Development Path Recommendation

**For Educational/Thesis Project:**

```
Phase 1: FPGA Prototype
â”œâ”€ Implement in Verilog
â”œâ”€ Test with LM339
â””â”€ Validate algorithms
    â†“
Phase 2: Level 1 ASIC
â”œâ”€ Port digital to ASIC
â”œâ”€ Keep LM339 external
â””â”€ Prove ASIC flow works
    â†“
Phase 3: Level 2 ASIC (optional)
â”œâ”€ Add on-chip comparator
â”œâ”€ Mixed-signal design
â””â”€ Reduced external parts
    â†“
Phase 4: Level 3 ASIC (optional)
â””â”€ Full integration (production)
```

**Timeline:**
- FPGA: 2 weeks
- Level 1 ASIC: 2 months (using OpenLane/SkyWater)
- Level 2 ASIC: 4-6 months (with analog design)
- Level 3 ASIC: 6-12 months (full team)

### For SkyWater SKY130 (Free Shuttle)

**Best approach: Level 2**

**Why?**
- âœ… SKY130 has standard cell library comparators
- âœ… Can use pre-designed analog blocks
- âœ… Good balance of integration vs complexity
- âœ… Fits in free shuttle area budget
- âœ… Educational value (learn mixed-signal)

**Resources:**
- Standard cells: https://skywater-pdk.readthedocs.io
- Analog library: https://github.com/efabless/sky130_ef_ip__comparator
- Example designs: https://github.com/efabless/caravel_user_project

**Example comparator from SKY130:**
```verilog
// Use existing comparator from PDK
sky130_fd_sc_hd__comp_1 comp_inst (
    .A(sensor_input),    // Analog input
    .B(reference_voltage),
    .Y(comp_out)         // Digital output
);
```

---

## Summary

### Why Comparator?

1. **Simplest analog component** (just yes/no decision)
2. **Enables oversampling** (trade speed for resolution)
3. **Moves complexity to digital** (easy in FPGA/ASIC)
4. **Cheap external** (LM339 = $0.60)
5. **Can integrate later** (ASIC Level 2/3)

### ASIC Path

**Start simple, integrate gradually:**

```
FPGA (external LM339)
  â†“ Port digital RTL
Level 1 ASIC (external LM339)
  â†“ Add analog comparator
Level 2 ASIC (on-chip comparator)
  â†“ Full integration
Level 3 ASIC (everything on-chip)
```

**Recommendation for thesis:**
- **FPGA stage:** Prove concept
- **Level 1 ASIC:** Safe first ASIC
- **Level 2 ASIC:** If time permits, great learning

**Key insight:** The comparator is the **bridge between analog and digital worlds** - keeping it simple enables powerful digital signal processing!

---

**This explains why our sensing design is so elegant:**
- External sensors (AMC1301, ACS724) â†’ pre-isolated, pre-scaled
- Simple comparator (LM339) â†’ analog-to-1-bit conversion
- Digital FPGA/ASIC â†’ sophisticated processing
- Result: High resolution from simple parts!
