$date
	Sun Sep 24 20:42:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_controller_logic $end
$var wire 1 ! set $end
$var wire 1 " reset $end
$var reg 1 # clearn $end
$var reg 1 $ door_closed $end
$var reg 1 % startn $end
$var reg 1 & stopn $end
$var reg 1 ' timer_done $end
$scope module dut $end
$var wire 1 # clearn $end
$var wire 1 $ door_closed $end
$var wire 1 " reset $end
$var wire 1 ! set $end
$var wire 1 % startn $end
$var wire 1 & stopn $end
$var wire 1 ' timer_done $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
x&
0%
1$
x#
x"
1!
$end
#10000
1"
0!
0$
#20000
1!
0#
1$
#30000
0&
1#
#40000
0!
1'
1&
#50000
