/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 64 200 232 216)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "IFIR[31..0]" (rect 5 0 59 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 80 48 248 64)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "reset" (rect 5 0 30 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 72 112 240 128)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "clk" (rect 5 0 20 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 592 168 768 184)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "IDIR[31..0]" (rect 90 0 145 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 320 144 472 240)
	(text "Flopr_32" (rect 5 0 59 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 75 24 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "reset" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
		(text "reset" (rect 21 27 50 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 43 37 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "D[31..0]" (rect 0 0 48 19)(font "Intel Clear" (font_size 8)))
		(text "D[31..0]" (rect 21 59 69 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 152 32)
		(output)
		(text "Q[31..0]" (rect 0 0 48 19)(font "Intel Clear" (font_size 8)))
		(text "Q[31..0]" (rect 83 27 131 46)(font "Intel Clear" (font_size 8)))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 80))
	)
)
(connector
	(pt 232 208)
	(pt 320 208)
	(bus)
)
(connector
	(pt 472 176)
	(pt 592 176)
	(bus)
)
(connector
	(pt 248 56)
	(pt 304 56)
)
(connector
	(pt 304 56)
	(pt 304 176)
)
(connector
	(pt 304 176)
	(pt 320 176)
)
(connector
	(pt 288 120)
	(pt 288 192)
)
(connector
	(pt 288 192)
	(pt 320 192)
)
(connector
	(pt 240 120)
	(pt 288 120)
)
