Warning (10268): Verilog HDL information at exp08.v(53): always construct contains both blocking and non-blocking assignments File: F:/github/Computer_system_Verilog/Single-cycle CPU/temp-debug/exp08.v Line: 53
Warning (10268): Verilog HDL information at vga_top_2.v(54): always construct contains both blocking and non-blocking assignments File: F:/github/Computer_system_Verilog/Single-cycle CPU/vga/vga_top_2.v Line: 54
