#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun 26 11:30:10 2023
# Process ID: 10687
# Current directory: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/synth/vivado.log
# Journal file: /home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_A.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/chaosNCG_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top chaosNCG -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context 
Command: synth_design -top chaosNCG -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10745 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1978.277 ; gain = 201.684 ; free physical = 5248 ; free virtual = 9410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'chaosNCG' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:52]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (5#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (6#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (7#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (8#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (9#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (10#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (11#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'add_op' (12#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (13#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (14#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'xor_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:234]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xor_op' (15#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:234]
INFO: [Synth 8-638] synthesizing module 'and_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:154]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_op' (16#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:154]
INFO: [Synth 8-638] synthesizing module 'shl_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:342]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shl_op' (17#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:342]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (18#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'ashr_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:381]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ashr_op' (19#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:381]
INFO: [Synth 8-638] synthesizing module 'or_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:194]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_op' (20#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:194]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (21#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (22#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (23#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (24#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 13 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (25#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (26#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (27#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (28#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_A' declared at '/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15393' bound to instance 'c_LSQ_A' of component 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:3484]
INFO: [Synth 8-6157] synthesizing module 'LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15393]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_A' (29#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:4910]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_A' (30#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:4910]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15040]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_A' (31#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15040]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15202]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_A' (32#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15202]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_A' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15302]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_A' (33#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15302]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_A' (34#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15393]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 4 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (35#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (36#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (37#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (38#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (39#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (40#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (41#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (42#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (43#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (44#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (45#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (46#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (46#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (47#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net I_ready_out in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:23]
WARNING: [Synth 8-3848] Net Y_ready_out in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:26]
WARNING: [Synth 8-3848] Net X_ready_out in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:29]
WARNING: [Synth 8-3848] Net A_we1 in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:37]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:38]
WARNING: [Synth 8-3848] Net M_we1 in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:47]
WARNING: [Synth 8-3848] Net M_dout1 in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:48]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:92]
WARNING: [Synth 8-3848] Net MC_M_pValidArray_5 in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:1225]
WARNING: [Synth 8-3848] Net MC_M_dataInArray_5 in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:1218]
WARNING: [Synth 8-3848] Net MC_M_pValidArray_6 in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:1226]
WARNING: [Synth 8-3848] Net MC_M_dataInArray_6 in module/entity chaosNCG does not have driver. [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:1219]
INFO: [Synth 8-256] done synthesizing module 'chaosNCG' (48#1) [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/chaosNCG_optimized.vhd:52]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design or_op has unconnected port clk
WARNING: [Synth 8-3331] design or_op has unconnected port rst
WARNING: [Synth 8-3331] design ashr_op has unconnected port clk
WARNING: [Synth 8-3331] design ashr_op has unconnected port rst
WARNING: [Synth 8-3331] design ashr_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design and_op has unconnected port clk
WARNING: [Synth 8-3331] design and_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port clk
WARNING: [Synth 8-3331] design shl_op has unconnected port rst
WARNING: [Synth 8-3331] design shl_op has unconnected port dataInArray[1][31]
WARNING: [Synth 8-3331] design xor_op has unconnected port clk
WARNING: [Synth 8-3331] design xor_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design chaosNCG has unconnected port I_ready_out
WARNING: [Synth 8-3331] design chaosNCG has unconnected port Y_ready_out
WARNING: [Synth 8-3331] design chaosNCG has unconnected port X_ready_out
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_we1
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[31]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[30]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[29]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[28]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[27]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[26]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[25]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[24]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[23]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[22]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[21]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[20]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[19]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[18]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[17]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[16]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[15]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[14]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[13]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[12]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[11]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[10]
WARNING: [Synth 8-3331] design chaosNCG has unconnected port A_dout1[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2108.965 ; gain = 332.371 ; free physical = 5229 ; free virtual = 9384
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2126.777 ; gain = 350.184 ; free physical = 5225 ; free virtual = 9387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 2126.777 ; gain = 350.184 ; free physical = 5225 ; free virtual = 9387
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2126.777 ; gain = 0.000 ; free physical = 5209 ; free virtual = 9371
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/synth/period_4.xdc]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.594 ; gain = 0.000 ; free physical = 5099 ; free virtual = 9261
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2230.594 ; gain = 0.000 ; free physical = 5099 ; free virtual = 9262
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2230.594 ; gain = 454.000 ; free physical = 5193 ; free virtual = 9348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2230.594 ; gain = 454.000 ; free physical = 5193 ; free virtual = 9348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 2230.594 ; gain = 454.000 ; free physical = 5193 ; free virtual = 9348
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15292]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/sim/VHDL_SRC/LSQ_A.v:15383]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 2230.594 ; gain = 454.000 ; free physical = 5180 ; free virtual = 9345
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 46    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 27    
	   3 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 76    
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 22    
	                1 Bit    Registers := 387   
+---RAMs : 
	              256 Bit         RAMs := 4     
	              224 Bit         RAMs := 2     
	                8 Bit         RAMs := 1     
	                7 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 84    
	   9 Input      8 Bit        Muxes := 72    
	   2 Input      8 Bit        Muxes := 208   
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 286   
	   7 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module xor_op 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                7 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	                8 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module STORE_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 16    
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 48    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   9 Input      8 Bit        Muxes := 32    
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 63    
	   7 Input      1 Bit        Muxes := 8     
Module LOAD_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 24    
	                3 Bit    Registers := 11    
	                1 Bit    Registers := 216   
+---Muxes : 
	   2 Input    256 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 19    
	   2 Input      8 Bit        Muxes := 176   
	   9 Input      8 Bit        Muxes := 40    
	   7 Input      3 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 136   
Module GROUP_ALLOCATOR_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 3     
	   3 Input      3 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module LOAD_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\start_0/startBuff/tehb1/data_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[1]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[2]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[3]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[4]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[5]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[6]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[7]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[8]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[9]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[10]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[11]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[12]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[13]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[14]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[15]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[16]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[17]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[18]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[19]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[20]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[21]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[22]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[23]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[24]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[25]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[26]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[27]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[28]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[29]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'phi_n18/tehb1/data_reg_reg[30]' (FDCE) to 'phi_n18/tehb1/data_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_A/\storeQ/tail_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (c_LSQ_A/loadQ/\tail_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[4]' (FDE) to 'MC_M/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[3]' (FDE) to 'MC_M/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[2]' (FDE) to 'MC_M/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[7]' (FDE) to 'MC_M/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[1]' (FDE) to 'MC_M/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[6]' (FDE) to 'MC_M/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[10]' (FDE) to 'MC_M/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[5]' (FDE) to 'MC_M/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[9]' (FDE) to 'MC_M/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[13]' (FDE) to 'MC_M/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[8]' (FDE) to 'MC_M/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[12]' (FDE) to 'MC_M/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[16]' (FDE) to 'MC_M/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[11]' (FDE) to 'MC_M/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[15]' (FDE) to 'MC_M/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[19]' (FDE) to 'MC_M/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[14]' (FDE) to 'MC_M/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[18]' (FDE) to 'MC_M/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[22]' (FDE) to 'MC_M/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[17]' (FDE) to 'MC_M/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[21]' (FDE) to 'MC_M/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[25]' (FDE) to 'MC_M/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[20]' (FDE) to 'MC_M/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[24]' (FDE) to 'MC_M/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[28]' (FDE) to 'MC_M/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[23]' (FDE) to 'MC_M/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[27]' (FDE) to 'MC_M/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[30]' (FDE) to 'MC_M/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[26]' (FDE) to 'MC_M/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_M/counter1_reg[31]' (FDE) to 'MC_M/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_M/\counter_reg[0] )
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_2_reg[0]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_3_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_2_reg[1]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_3_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_2_reg[2]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_3_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_1_reg[0]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_1_reg[1]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_1_reg[2]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_4_reg[0]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_5_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_4_reg[1]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_5_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_4_reg[2]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_5_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_6_reg[0]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_7_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_6_reg[1]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_7_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/loadQ/offsetQ_6_reg[2]' (FDRE) to 'c_LSQ_A/loadQ/offsetQ_7_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_7_reg[0]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_6_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_5_reg[0]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_4_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_3_reg[0]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_2_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_1_reg[0]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_7_reg[1]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_6_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_5_reg[1]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_4_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_3_reg[1]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_2_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_1_reg[1]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_7_reg[2]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_6_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_5_reg[2]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_4_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_3_reg[2]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'c_LSQ_A/storeQ/offsetQ_1_reg[2]' (FDRE) to 'c_LSQ_A/storeQ/offsetQ_0_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:09 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 5136 ; free virtual = 9298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------------------+-----------------+-----------+----------------------+-------------+
|Module Name                 | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------+-----------------+-----------+----------------------+-------------+
|transpFIFO:                 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO:                 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO:                 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized0: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO:                 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized0: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+----------------------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:17 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 5980 ; free virtual = 10241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:01:20 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 5983 ; free virtual = 10244
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------------------+-----------------+-----------+----------------------+-------------+
|Module Name                 | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+----------------------------+-----------------+-----------+----------------------+-------------+
|transpFIFO:                 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO:                 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO:                 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized0: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO:                 | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
|transpFIFO__parameterized0: | fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	 | 
+----------------------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\forkC_0/generateBlocks[0].regblock/reg_value_reg )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:26 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 6031 ; free virtual = 10292
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 6032 ; free virtual = 10293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:28 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 6032 ; free virtual = 10293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 6032 ; free virtual = 10293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 6032 ; free virtual = 10293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 6032 ; free virtual = 10293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 6032 ; free virtual = 10293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   286|
|2     |LUT1   |    48|
|3     |LUT2   |   306|
|4     |LUT3   |   969|
|5     |LUT4   |  1081|
|6     |LUT5   |  1537|
|7     |LUT6   |  2861|
|8     |MUXF7  |    65|
|9     |RAM32M |     8|
|10    |FDCE   |   976|
|11    |FDPE   |    53|
|12    |FDRE   |  1800|
|13    |FDSE   |    10|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------------------+------+
|      |Instance                          |Module                               |Cells |
+------+----------------------------------+-------------------------------------+------+
|1     |top                               |                                     | 10000|
|2     |  add_3                           |add_op_12                            |     9|
|3     |  add_8                           |add_op_16                            |    39|
|4     |  Buffer_1                        |elasticBuffer__parameterized1        |   160|
|5     |    oehb1                         |OEHB_127                             |    96|
|6     |    tehb1                         |TEHB_128                             |    64|
|7     |  Buffer_10                       |transpFIFO__parameterized0           |    26|
|8     |    fifo                          |elasticFifoInner__parameterized0_126 |    26|
|9     |  Buffer_11                       |transpFIFO__parameterized1           |    20|
|10    |    fifo                          |elasticFifoInner__parameterized1_125 |    20|
|11    |  Buffer_12                       |transpFIFO__parameterized1_0         |    20|
|12    |    fifo                          |elasticFifoInner__parameterized1_124 |    20|
|13    |  Buffer_13                       |transpFIFO__parameterized1_1         |    19|
|14    |    fifo                          |elasticFifoInner__parameterized1     |    19|
|15    |  Buffer_14                       |transpFIFO__parameterized2           |    19|
|16    |    fifo                          |elasticFifoInner__parameterized2     |    19|
|17    |  Buffer_15                       |transpFIFO                           |    31|
|18    |    fifo                          |elasticFifoInner_123                 |    31|
|19    |  Buffer_16                       |transpFIFO__parameterized0_2         |    31|
|20    |    fifo                          |elasticFifoInner__parameterized0     |    31|
|21    |  Buffer_2                        |elasticBuffer__parameterized1_3      |   233|
|22    |    oehb1                         |OEHB_121                             |    40|
|23    |    tehb1                         |TEHB_122                             |    65|
|24    |  Buffer_3                        |transpFIFO_4                         |    22|
|25    |    fifo                          |elasticFifoInner_120                 |    22|
|26    |  Buffer_4                        |transpFIFO_5                         |    92|
|27    |    fifo                          |elasticFifoInner_119                 |    92|
|28    |  Buffer_5                        |elasticBuffer__parameterized1_6      |    98|
|29    |    oehb1                         |OEHB_117                             |    33|
|30    |    tehb1                         |TEHB_118                             |    65|
|31    |  Buffer_6                        |elasticBuffer__parameterized1_7      |   175|
|32    |    oehb1                         |OEHB_115                             |   110|
|33    |    tehb1                         |TEHB_116                             |    65|
|34    |  Buffer_7                        |elasticBuffer__parameterized1_8      |   253|
|35    |    oehb1                         |OEHB_113                             |   188|
|36    |    tehb1                         |TEHB_114                             |    65|
|37    |  Buffer_8                        |elasticBuffer__parameterized2        |    12|
|38    |    oehb1                         |OEHB__parameterized0_111             |    11|
|39    |    tehb1                         |TEHB__parameterized0_112             |     1|
|40    |  Buffer_9                        |transpFIFO_9                         |    26|
|41    |    fifo                          |elasticFifoInner                     |    26|
|42    |  I                               |start_node                           |   139|
|43    |    startBuff                     |elasticBuffer_108                    |   135|
|44    |      oehb1                       |OEHB_109                             |    68|
|45    |      tehb1                       |TEHB_110                             |    67|
|46    |  MC_M                            |MemCont                              |   270|
|47    |    read_arbiter                  |read_memory_arbiter                  |   270|
|48    |      data                        |read_data_signals                    |   270|
|49    |  X                               |start_node_10                        |   107|
|50    |    startBuff                     |elasticBuffer_105                    |   103|
|51    |      oehb1                       |OEHB_106                             |    34|
|52    |      tehb1                       |TEHB_107                             |    69|
|53    |  Y                               |start_node_11                        |   107|
|54    |    startBuff                     |elasticBuffer                        |   103|
|55    |      oehb1                       |OEHB                                 |    34|
|56    |      tehb1                       |TEHB_104                             |    69|
|57    |  add_2                           |add_op                               |     8|
|58    |  add_33                          |add_op_13                            |    39|
|59    |  add_45                          |add_op_14                            |    28|
|60    |  add_7                           |add_op_15                            |     8|
|61    |  and_27                          |and_op                               |     4|
|62    |  ashr_23                         |ashr_op                              |    74|
|63    |  ashr_31                         |ashr_op_17                           |    71|
|64    |  c_LSQ_A                         |LSQ_A                                |  6343|
|65    |    LOAD_PORT_LSQ_A               |LOAD_PORT_LSQ_A                      |    12|
|66    |    LOAD_PORT_LSQ_A_1             |LOAD_PORT_LSQ_A_100                  |    12|
|67    |    STORE_ADDR_PORT_LSQ_A         |STORE_DATA_PORT_LSQ_A                |    12|
|68    |    STORE_ADDR_PORT_LSQ_A_1       |STORE_DATA_PORT_LSQ_A_101            |    12|
|69    |    STORE_DATA_PORT_LSQ_A         |STORE_DATA_PORT_LSQ_A_102            |    13|
|70    |    STORE_DATA_PORT_LSQ_A_1       |STORE_DATA_PORT_LSQ_A_103            |    13|
|71    |    loadQ                         |LOAD_QUEUE_LSQ_A                     |  2693|
|72    |    storeQ                        |STORE_QUEUE_LSQ_A                    |  3576|
|73    |  forkC_10                        |fork__parameterized5                 |    64|
|74    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_87           |    13|
|75    |    \generateBlocks[10].regblock  |eagerFork_RegisterBLock_88           |     9|
|76    |    \generateBlocks[11].regblock  |eagerFork_RegisterBLock_89           |     4|
|77    |    \generateBlocks[12].regblock  |eagerFork_RegisterBLock_90           |     1|
|78    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_91           |     3|
|79    |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_92           |     5|
|80    |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_93           |     4|
|81    |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_94           |     4|
|82    |    \generateBlocks[5].regblock   |eagerFork_RegisterBLock_95           |     5|
|83    |    \generateBlocks[6].regblock   |eagerFork_RegisterBLock_96           |     3|
|84    |    \generateBlocks[7].regblock   |eagerFork_RegisterBLock_97           |     3|
|85    |    \generateBlocks[8].regblock   |eagerFork_RegisterBLock_98           |     6|
|86    |    \generateBlocks[9].regblock   |eagerFork_RegisterBLock_99           |     4|
|87    |  forkC_6                         |\fork                                |    12|
|88    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_84           |     4|
|89    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_85           |     3|
|90    |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_86           |     5|
|91    |  fork_0                          |fork__parameterized1                 |    22|
|92    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_79           |    10|
|93    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_80           |     4|
|94    |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_81           |     2|
|95    |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_82           |     3|
|96    |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_83           |     3|
|97    |  fork_1                          |fork__parameterized2                 |     4|
|98    |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_76           |     1|
|99    |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_77           |     1|
|100   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_78           |     2|
|101   |  fork_11                         |fork__parameterized1_18              |    19|
|102   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_71           |     5|
|103   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_72           |     4|
|104   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_73           |     3|
|105   |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_74           |     3|
|106   |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_75           |     4|
|107   |  fork_12                         |fork__parameterized3                 |     3|
|108   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_69           |     1|
|109   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_70           |     2|
|110   |  fork_2                          |fork__parameterized3_19              |     2|
|111   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_67           |     1|
|112   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_68           |     1|
|113   |  fork_3                          |fork__parameterized2_20              |    10|
|114   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_64           |     7|
|115   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_65           |     2|
|116   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_66           |     1|
|117   |  fork_4                          |fork__parameterized3_21              |     9|
|118   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_62           |     4|
|119   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_63           |     5|
|120   |  fork_5                          |fork__parameterized4                 |    54|
|121   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_56           |     4|
|122   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_57           |    36|
|123   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_58           |     7|
|124   |    \generateBlocks[3].regblock   |eagerFork_RegisterBLock_59           |     2|
|125   |    \generateBlocks[4].regblock   |eagerFork_RegisterBLock_60           |     2|
|126   |    \generateBlocks[5].regblock   |eagerFork_RegisterBLock_61           |     3|
|127   |  fork_7                          |fork__parameterized2_22              |    16|
|128   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_53           |     3|
|129   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_54           |     2|
|130   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_55           |    11|
|131   |  fork_8                          |fork__parameterized2_23              |     4|
|132   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock_50           |     2|
|133   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_51           |     1|
|134   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_52           |     1|
|135   |  fork_9                          |fork__parameterized2_24              |     9|
|136   |    \generateBlocks[0].regblock   |eagerFork_RegisterBLock              |     5|
|137   |    \generateBlocks[1].regblock   |eagerFork_RegisterBLock_48           |     1|
|138   |    \generateBlocks[2].regblock   |eagerFork_RegisterBLock_49           |     3|
|139   |  icmp_46                         |icmp_ult_op                          |    10|
|140   |  load_11                         |mc_load_op                           |    66|
|141   |    Buffer_1                      |TEHB_46                              |    33|
|142   |    Buffer_2                      |TEHB_47                              |    33|
|143   |  load_36                         |mc_load_op_25                        |   263|
|144   |    Buffer_1                      |TEHB_44                              |    67|
|145   |    Buffer_2                      |TEHB_45                              |   196|
|146   |  load_42                         |mc_load_op_26                        |    69|
|147   |    Buffer_1                      |TEHB_42                              |    35|
|148   |    Buffer_2                      |TEHB_43                              |    34|
|149   |  load_6                          |mc_load_op_27                        |   267|
|150   |    Buffer_1                      |TEHB_40                              |    94|
|151   |    Buffer_2                      |TEHB_41                              |   173|
|152   |  or_24                           |or_op                                |     3|
|153   |  phiC_6                          |mux__parameterized0                  |     4|
|154   |    tehb1                         |TEHB__parameterized0_39              |     4|
|155   |  phi_1                           |mux                                  |    65|
|156   |    tehb1                         |TEHB_38                              |    65|
|157   |  phi_n0                          |mux_28                               |    65|
|158   |    tehb1                         |TEHB_37                              |    65|
|159   |  phi_n18                         |merge                                |     7|
|160   |    tehb1                         |TEHB_36                              |     7|
|161   |  phi_n2                          |mux_29                               |    65|
|162   |    tehb1                         |TEHB_35                              |    65|
|163   |  phi_n4                          |mux_30                               |    65|
|164   |    tehb1                         |TEHB_34                              |    65|
|165   |  ret_0                           |ret_op                               |    63|
|166   |    tehb                          |TEHB                                 |    63|
|167   |  shl_20                          |shl_op                               |    83|
|168   |  shl_28                          |shl_op_31                            |    96|
|169   |  start_0                         |start_node__parameterized0           |    12|
|170   |    startBuff                     |elasticBuffer__parameterized0        |     8|
|171   |      oehb1                       |OEHB__parameterized0                 |     2|
|172   |      tehb1                       |TEHB__parameterized0                 |     6|
|173   |  xor_18                          |xor_op                               |    27|
|174   |  xor_25                          |xor_op_32                            |    29|
|175   |  xor_26                          |xor_op_33                            |    30|
+------+----------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 2266.594 ; gain = 490.000 ; free physical = 6032 ; free virtual = 10293
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 157 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:25 . Memory (MB): peak = 2266.594 ; gain = 386.184 ; free physical = 6083 ; free virtual = 10344
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:29 . Memory (MB): peak = 2266.602 ; gain = 490.000 ; free physical = 6083 ; free virtual = 10344
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2266.602 ; gain = 0.000 ; free physical = 6141 ; free virtual = 10402
INFO: [Netlist 29-17] Analyzing 359 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/dynamatic/Dynamatic/etc/dynamatic/fpga23-straight-lsq-interface/experiments/benchmarks/chaosNCG/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2266.602 ; gain = 0.000 ; free physical = 6083 ; free virtual = 10344
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
275 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:43 . Memory (MB): peak = 2266.602 ; gain = 765.762 ; free physical = 6224 ; free virtual = 10485
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 26 11:32:00 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : chaosNCG
| Device       : 7k160tfbg484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs*                | 6092 |     0 |    101400 |  6.01 |
|   LUT as Logic             | 6060 |     0 |    101400 |  5.98 |
|   LUT as Memory            |   32 |     0 |     35000 |  0.09 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            | 2839 |     0 |    202800 |  1.40 |
|   Register as Flip Flop    | 2839 |     0 |    202800 |  1.40 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |   65 |     0 |     50700 |  0.13 |
| F8 Muxes                   |    0 |     0 |     25350 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 53    |          Yes |           - |          Set |
| 976   |          Yes |           - |        Reset |
| 10    |          Yes |         Set |            - |
| 1800  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 2861 |                 LUT |
| FDRE     | 1800 |        Flop & Latch |
| LUT5     | 1537 |                 LUT |
| LUT4     | 1081 |                 LUT |
| FDCE     |  976 |        Flop & Latch |
| LUT3     |  969 |                 LUT |
| LUT2     |  306 |                 LUT |
| CARRY4   |  286 |          CarryLogic |
| MUXF7    |   65 |               MuxFx |
| FDPE     |   53 |        Flop & Latch |
| RAMD32   |   48 |  Distributed Memory |
| LUT1     |   48 |                 LUT |
| RAMS32   |   16 |  Distributed Memory |
| FDSE     |   10 |        Flop & Latch |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 26 11:32:04 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : chaosNCG
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.709ns  (required time - arrival time)
  Source:                 Buffer_4/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/storeQ/dataQ_1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.550ns (38.456%)  route 4.081ns (61.544%))
  Logic Levels:           22  (CARRY4=12 LUT2=2 LUT4=1 LUT5=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2902, unset)         0.672     0.672    Buffer_4/fifo/clk
                         FDRE                                         r  Buffer_4/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  Buffer_4/fifo/Head_reg[0]/Q
                         net (fo=17, unplaced)        0.714     1.595    Buffer_4/fifo/Memory_reg_0_7_0_5/ADDRA0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.166     1.761 r  Buffer_4/fifo/Memory_reg_0_7_0_5/RAMA/O
                         net (fo=2, unplaced)         0.321     2.082    Buffer_4/fifo/Memory_reg_0_7_0_5_n_1
                         LUT2 (Prop_lut2_I0_O)        0.065     2.147 r  Buffer_4/fifo/dataQ_1[31]_i_39/O
                         net (fo=1, unplaced)         0.000     2.147    Buffer_4/fifo/dataQ_1[31]_i_39_n_0
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     2.500 r  Buffer_4/fifo/dataQ_1_reg[31]_i_18/CO[3]
                         net (fo=1, unplaced)         0.008     2.508    Buffer_4/fifo/dataQ_1_reg[31]_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.568 r  Buffer_4/fifo/dataQ_1_reg[31]_i_48/CO[3]
                         net (fo=1, unplaced)         0.000     2.568    Buffer_4/fifo/dataQ_1_reg[31]_i_48_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.628 r  Buffer_4/fifo/dataQ_1_reg[31]_i_67/CO[3]
                         net (fo=1, unplaced)         0.000     2.628    Buffer_4/fifo/dataQ_1_reg[31]_i_67_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     2.817 f  Buffer_4/fifo/dataQ_1_reg[31]_i_106/O[3]
                         net (fo=1, unplaced)         0.566     3.383    ashr_31/dataQ_1[31]_i_19_0[15]
                         LUT4 (Prop_lut4_I1_O)        0.142     3.525 r  ashr_31/dataQ_1[31]_i_115/O
                         net (fo=1, unplaced)         0.340     3.865    ashr_31/dataQ_1[31]_i_115_n_0
                         LUT5 (Prop_lut5_I4_O)        0.053     3.918 r  ashr_31/dataQ_1[31]_i_68/O
                         net (fo=1, unplaced)         0.340     4.258    ashr_31/dataQ_1[31]_i_68_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     4.311 r  ashr_31/dataQ_1[31]_i_44/O
                         net (fo=1, unplaced)         0.310     4.621    ashr_31/dataQ_1[31]_i_44_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     4.674 r  ashr_31/dataQ_1[31]_i_19/O
                         net (fo=33, unplaced)        0.412     5.086    ashr_31/dataQ_1[31]_i_47_0
                         LUT2 (Prop_lut2_I1_O)        0.053     5.139 f  ashr_31/dataQ_1[3]_i_23/O
                         net (fo=1, unplaced)         0.340     5.479    ashr_31/dataQ_1[3]_i_23_n_0
                         LUT6 (Prop_lut6_I5_O)        0.053     5.532 r  ashr_31/dataQ_1[3]_i_14/O
                         net (fo=1, unplaced)         0.340     5.872    add_33/dataQ_1_reg[3]_i_2_1
                         LUT6 (Prop_lut6_I2_O)        0.053     5.925 r  add_33/dataQ_1[3]_i_6/O
                         net (fo=1, unplaced)         0.000     5.925    add_33/dataQ_1[3]_i_6_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     6.222 r  add_33/dataQ_1_reg[3]_i_2/CO[3]
                         net (fo=1, unplaced)         0.008     6.230    add_33/dataQ_1_reg[3]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.290 r  add_33/dataQ_1_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.290    add_33/dataQ_1_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.350 r  add_33/dataQ_1_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.350    add_33/dataQ_1_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.410 r  add_33/dataQ_1_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.410    add_33/dataQ_1_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.470 r  add_33/dataQ_1_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.470    add_33/dataQ_1_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.530 r  add_33/dataQ_1_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.530    add_33/dataQ_1_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.590 r  add_33/dataQ_1_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     6.590    add_33/dataQ_1_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     6.779 r  add_33/dataQ_1_reg[31]_i_5/O[3]
                         net (fo=4, unplaced)         0.382     7.161    Buffer_7/oehb1/dataQ_7_reg[31][25]
                         LUT5 (Prop_lut5_I4_O)        0.142     7.303 r  Buffer_7/oehb1/dataQ_1[31]_i_2__0/O
                         net (fo=1, unplaced)         0.000     7.303    c_LSQ_A/storeQ/dataQ_1_reg[31]_0[31]
                         FDRE                                         r  c_LSQ_A/storeQ/dataQ_1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=2902, unset)         0.638     4.638    c_LSQ_A/storeQ/clk
                         FDRE                                         r  c_LSQ_A/storeQ/dataQ_1_reg[31]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)       -0.009     4.594    c_LSQ_A/storeQ/dataQ_1_reg[31]
  -------------------------------------------------------------------
                         required time                          4.594    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                 -2.709    




# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2501.336 ; gain = 17.910 ; free physical = 5913 ; free virtual = 10174

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: fbabcc53

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.336 ; gain = 0.000 ; free physical = 5913 ; free virtual = 10174

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b3d668cc

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5805 ; free virtual = 10066
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c7e843e3

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5805 ; free virtual = 10066
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9631b8e9

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5805 ; free virtual = 10066
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 9631b8e9

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5805 ; free virtual = 10066
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9631b8e9

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5805 ; free virtual = 10066
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9631b8e9

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5805 ; free virtual = 10066
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5804 ; free virtual = 10066
Ending Logic Optimization Task | Checksum: 142d8be98

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:01 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5804 ; free virtual = 10066

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 142d8be98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5804 ; free virtual = 10065

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 142d8be98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5804 ; free virtual = 10065

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5804 ; free virtual = 10065
Ending Netlist Obfuscation Task | Checksum: 142d8be98

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5804 ; free virtual = 10065
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5799 ; free virtual = 10062
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 83430293

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5799 ; free virtual = 10062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5799 ; free virtual = 10062

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3201b995

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5787 ; free virtual = 10050

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 11f532fab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5770 ; free virtual = 10035

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 11f532fab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5770 ; free virtual = 10035
Phase 1 Placer Initialization | Checksum: 11f532fab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5770 ; free virtual = 10035

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 55f7d436

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5761 ; free virtual = 10025

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 18 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 281 nets or cells. Created 277 new cells, deleted 4 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5747 ; free virtual = 10014

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          277  |              4  |                   281  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          277  |              4  |                   281  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 11f60896f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5746 ; free virtual = 10013
Phase 2.2 Global Placement Core | Checksum: 12ac2f1c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5745 ; free virtual = 10012
Phase 2 Global Placement | Checksum: 12ac2f1c3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5748 ; free virtual = 10015

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1128a2f18

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5748 ; free virtual = 10015

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dabed1d8

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5746 ; free virtual = 10013

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f3dccc54

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5746 ; free virtual = 10013

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19e8c317e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5746 ; free virtual = 10014

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 122168b5c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5746 ; free virtual = 10013

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f20bd836

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5738 ; free virtual = 10006

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1bd42c46f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5738 ; free virtual = 10006

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d38792d0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5738 ; free virtual = 10006

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 153139420

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10004
Phase 3 Detail Placement | Checksum: 153139420

Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2621.336 ; gain = 0.000 ; free physical = 5735 ; free virtual = 10004

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14d854c66

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14d854c66

Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2646.148 ; gain = 24.812 ; free physical = 5734 ; free virtual = 10003
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.622. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: d2436d32

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2646.148 ; gain = 24.812 ; free physical = 5732 ; free virtual = 10001
Phase 4.1 Post Commit Optimization | Checksum: d2436d32

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2646.148 ; gain = 24.812 ; free physical = 5732 ; free virtual = 10000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d2436d32

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2646.148 ; gain = 24.812 ; free physical = 5734 ; free virtual = 10002

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: d2436d32

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2646.148 ; gain = 24.812 ; free physical = 5734 ; free virtual = 10002

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.148 ; gain = 0.000 ; free physical = 5734 ; free virtual = 10002
Phase 4.4 Final Placement Cleanup | Checksum: 158ff9911

Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 2646.148 ; gain = 24.812 ; free physical = 5734 ; free virtual = 10002
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 158ff9911

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2646.148 ; gain = 24.812 ; free physical = 5734 ; free virtual = 10002
Ending Placer Task | Checksum: 11b5620cc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2646.148 ; gain = 24.812 ; free physical = 5734 ; free virtual = 10002
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2646.148 ; gain = 24.812 ; free physical = 5747 ; free virtual = 10016
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
Checksum: PlaceDB: 75330ba5 ConstDB: 0 ShapeSum: a6231527 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "I_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "I_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "X_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "X_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "Y_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "Y_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "M_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "M_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: ce4f01d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2810.109 ; gain = 163.961 ; free physical = 5547 ; free virtual = 9817
Post Restoration Checksum: NetGraph: bf7ab646 NumContArr: ed44b91 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ce4f01d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2865.922 ; gain = 219.773 ; free physical = 5516 ; free virtual = 9786

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ce4f01d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2865.922 ; gain = 219.773 ; free physical = 5510 ; free virtual = 9780

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ce4f01d7

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2865.922 ; gain = 219.773 ; free physical = 5510 ; free virtual = 9780
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ec04c72e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.922 ; gain = 219.773 ; free physical = 5502 ; free virtual = 9772
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.509 | TNS=-2627.937| WHS=-0.187 | THS=-37.801|

Phase 2 Router Initialization | Checksum: 18981c0a4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2865.922 ; gain = 219.773 ; free physical = 5500 ; free virtual = 9771

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7232
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7232
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dbdd833b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2866.926 ; gain = 220.777 ; free physical = 5497 ; free virtual = 9767
INFO: [Route 35-580] Design has 342 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                     c_LSQ_A/storeQ/storeCompleted_0_reg/D|
|                      clk |                      clk |                                                                          Buffer_2/oehb1/data_reg_reg[4]/D|
|                      clk |                      clk |                                                       forkC_10/generateBlocks[0].regblock/reg_value_reg/D|
|                      clk |                      clk |                                                                         Buffer_2/oehb1/data_reg_reg[19]/D|
|                      clk |                      clk |                                                                               c_LSQ_A/loadQ/head_reg[2]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2681
 Number of Nodes with overlaps = 592
 Number of Nodes with overlaps = 249
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.841 | TNS=-4403.447| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 271a57038

Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2873.926 ; gain = 227.777 ; free physical = 5485 ; free virtual = 9759

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 388
 Number of Nodes with overlaps = 167
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.693 | TNS=-4358.057| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18e2101c1

Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5473 ; free virtual = 9748

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 253
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.709 | TNS=-4364.903| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ca2bf6d3

Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5498 ; free virtual = 9773
Phase 4 Rip-up And Reroute | Checksum: 1ca2bf6d3

Time (s): cpu = 00:01:00 ; elapsed = 00:01:06 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5498 ; free virtual = 9773

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bd976295

Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5501 ; free virtual = 9775
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.604 | TNS=-4105.289| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11b02e785

Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5500 ; free virtual = 9775

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11b02e785

Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5500 ; free virtual = 9775
Phase 5 Delay and Skew Optimization | Checksum: 11b02e785

Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5500 ; free virtual = 9775

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 101998ec7

Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5500 ; free virtual = 9774
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.570 | TNS=-4051.057| WHS=0.086  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 101998ec7

Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5500 ; free virtual = 9774
Phase 6 Post Hold Fix | Checksum: 101998ec7

Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5500 ; free virtual = 9774

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.45612 %
  Global Horizontal Routing Utilization  = 1.84663 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 78.3784%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 17030c825

Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5500 ; free virtual = 9774

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17030c825

Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5498 ; free virtual = 9773

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 157e2334d

Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5497 ; free virtual = 9772

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.570 | TNS=-4051.057| WHS=0.086  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 157e2334d

Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5498 ; free virtual = 9773
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5512 ; free virtual = 9787

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:10 . Memory (MB): peak = 2885.926 ; gain = 239.777 ; free physical = 5512 ; free virtual = 9787
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 26 11:33:50 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_utilization
| Design       : chaosNCG
| Device       : 7k160tfbg484-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| Slice LUTs                 | 6349 |     0 |    101400 |  6.26 |
|   LUT as Logic             | 6317 |     0 |    101400 |  6.23 |
|   LUT as Memory            |   32 |     0 |     35000 |  0.09 |
|     LUT as Distributed RAM |   32 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| Slice Registers            | 2839 |     0 |    202800 |  1.40 |
|   Register as Flip Flop    | 2839 |     0 |    202800 |  1.40 |
|   Register as Latch        |    0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |   65 |     0 |     50700 |  0.13 |
| F8 Muxes                   |    0 |     0 |     25350 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 53    |          Yes |           - |          Set |
| 976   |          Yes |           - |        Reset |
| 10    |          Yes |         Set |            - |
| 1800  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| Slice                                      | 2017 |     0 |     25350 |  7.96 |
|   SLICEL                                   | 1224 |     0 |           |       |
|   SLICEM                                   |  793 |     0 |           |       |
| LUT as Logic                               | 6317 |     0 |    101400 |  6.23 |
|   using O5 output only                     |    3 |       |           |       |
|   using O6 output only                     | 5835 |       |           |       |
|   using O5 and O6                          |  479 |       |           |       |
| LUT as Memory                              |   32 |     0 |     35000 |  0.09 |
|   LUT as Distributed RAM                   |   32 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   32 |       |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| Slice Registers                            | 2839 |     0 |    202800 |  1.40 |
|   Register driven from within the Slice    | 1816 |       |           |       |
|   Register driven from outside the Slice   | 1023 |       |           |       |
|     LUT in front of the register is unused |  474 |       |           |       |
|     LUT in front of the register is used   |  549 |       |           |       |
| Unique Control Sets                        |   96 |       |     25350 |  0.38 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       600 |  0.00 |
+-----------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 2861 |                 LUT |
| FDRE     | 1800 |        Flop & Latch |
| LUT5     | 1537 |                 LUT |
| LUT4     | 1081 |                 LUT |
| FDCE     |  976 |        Flop & Latch |
| LUT3     |  969 |                 LUT |
| LUT2     |  306 |                 LUT |
| CARRY4   |  286 |          CarryLogic |
| MUXF7    |   65 |               MuxFx |
| FDPE     |   53 |        Flop & Latch |
| RAMD32   |   48 |  Distributed Memory |
| LUT1     |   42 |                 LUT |
| RAMS32   |   16 |  Distributed Memory |
| FDSE     |   10 |        Flop & Latch |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Jun 26 11:33:52 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : chaosNCG
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.571ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/storeQ/dataQ_6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.301ns (20.037%)  route 5.192ns (79.963%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 5.284 - 4.000 ) 
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2902, unset)         1.382     1.382    c_LSQ_A/loadQ/clk
    SLICE_X44Y125        FDRE                                         r  c_LSQ_A/loadQ/head_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y125        FDRE (Prop_fdre_C_Q)         0.308     1.690 r  c_LSQ_A/loadQ/head_reg[2]/Q
                         net (fo=78, routed)          0.734     2.424    c_LSQ_A/loadQ/loadQ_io_loadHead[2]
    SLICE_X43Y126        LUT5 (Prop_lut5_I2_O)        0.053     2.477 f  c_LSQ_A/loadQ/i__i_16/O
                         net (fo=2, routed)           0.460     2.937    c_LSQ_A/loadQ/i__i_16_n_0
    SLICE_X44Y126        LUT4 (Prop_lut4_I0_O)        0.053     2.990 r  c_LSQ_A/loadQ/loadCompleted_1_i_3/O
                         net (fo=2, routed)           0.467     3.458    c_LSQ_A/loadQ/loadCompleted_1_i_3_n_0
    SLICE_X44Y126        LUT5 (Prop_lut5_I4_O)        0.053     3.511 r  c_LSQ_A/loadQ/dataQ_0[31]_i_4__0/O
                         net (fo=32, routed)          0.433     3.944    c_LSQ_A/loadQ/dataQ_0[31]_i_4__0_n_0
    SLICE_X44Y127        LUT6 (Prop_lut6_I4_O)        0.053     3.997 r  c_LSQ_A/loadQ/dataQ_0[3]_i_3/O
                         net (fo=2, routed)           0.583     4.580    c_LSQ_A/loadQ/dataQ_0[3]_i_3_n_0
    SLICE_X43Y128        LUT5 (Prop_lut5_I3_O)        0.053     4.633 r  c_LSQ_A/loadQ/data_reg[0]_i_11/O
                         net (fo=1, routed)           0.000     4.633    c_LSQ_A/loadQ/sub_22/p_0_in[3]
    SLICE_X43Y128        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.866 r  c_LSQ_A/loadQ/data_reg_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     4.866    c_LSQ_A/loadQ/data_reg_reg[0]_i_4_n_0
    SLICE_X43Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179     5.045 r  c_LSQ_A/loadQ/data_reg_reg[30]_i_9/CO[0]
                         net (fo=37, routed)          0.584     5.629    ashr_23/data_reg[27]_i_2_0[4]
    SLICE_X41Y128        LUT6 (Prop_lut6_I4_O)        0.157     5.786 r  ashr_23/data_reg[0]_i_9/O
                         net (fo=3, routed)           0.619     6.405    Buffer_7/oehb1/data_reg_reg[0]_3
    SLICE_X40Y130        LUT6 (Prop_lut6_I4_O)        0.053     6.458 r  Buffer_7/oehb1/data_reg[0]_i_3__1/O
                         net (fo=2, routed)           0.328     6.786    or_24/dataQ_6_reg[0]_0
    SLICE_X39Y129        LUT5 (Prop_lut5_I2_O)        0.053     6.839 r  or_24/data_reg[0]_i_2/O
                         net (fo=6, routed)           0.403     7.242    c_LSQ_A/loadQ/or_24_dataOutArray_0[0]
    SLICE_X44Y130        LUT6 (Prop_lut6_I5_O)        0.053     7.295 r  c_LSQ_A/loadQ/dataQ_0[0]_i_1__0/O
                         net (fo=4, routed)           0.580     7.875    c_LSQ_A/storeQ/dataQ_0_reg[31]_0[0]
    SLICE_X45Y133        FDRE                                         r  c_LSQ_A/storeQ/dataQ_6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=2902, unset)         1.284     5.284    c_LSQ_A/storeQ/clk
    SLICE_X45Y133        FDRE                                         r  c_LSQ_A/storeQ/dataQ_6_reg[0]/C
                         clock pessimism              0.089     5.373    
                         clock uncertainty           -0.035     5.338    
    SLICE_X45Y133        FDRE (Setup_fdre_C_D)       -0.034     5.304    c_LSQ_A/storeQ/dataQ_6_reg[0]
  -------------------------------------------------------------------
                         required time                          5.304    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                 -2.571    




INFO: [Common 17-206] Exiting Vivado at Mon Jun 26 11:33:52 2023...
