#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.475    18.036
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    18.297
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    18.563
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.261    18.824
$abc$2660$new_n823_.in[5] (.names)                                                                                      0.327    19.151
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    19.412
$abc$2660$new_n840_.in[5] (.names)                                                                                      0.413    19.825
$abc$2660$new_n840_.out[0] (.names)                                                                                     0.261    20.086
$abc$2660$new_n845_.in[3] (.names)                                                                                      0.100    20.186
$abc$2660$new_n845_.out[0] (.names)                                                                                     0.261    20.447
$0\u_var[31:0][31].in[2] (.names)                                                                                       0.100    20.547
$0\u_var[31:0][31].out[0] (.names)                                                                                      0.261    20.808
u_var[31].D[0] (.latch)                                                                                                 0.000    20.808
data arrival time                                                                                                                20.808

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[31].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -20.808
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -20.832


#Path 2
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.475    18.036
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    18.297
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    18.563
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.261    18.824
$abc$2660$new_n823_.in[5] (.names)                                                                                      0.327    19.151
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    19.412
$abc$2660$new_n833_.in[3] (.names)                                                                                      0.266    19.678
$abc$2660$new_n833_.out[0] (.names)                                                                                     0.261    19.939
$0\u_var[31:0][29].in[4] (.names)                                                                                       0.414    20.353
$0\u_var[31:0][29].out[0] (.names)                                                                                      0.261    20.614
u_var[29].D[0] (.latch)                                                                                                 0.000    20.614
data arrival time                                                                                                                20.614

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[29].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -20.614
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -20.637


#Path 3
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.475    18.036
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    18.297
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    18.563
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.261    18.824
$abc$2660$new_n823_.in[5] (.names)                                                                                      0.327    19.151
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    19.412
$abc$2660$new_n840_.in[5] (.names)                                                                                      0.413    19.825
$abc$2660$new_n840_.out[0] (.names)                                                                                     0.261    20.086
$0\u_var[31:0][30].in[3] (.names)                                                                                       0.100    20.186
$0\u_var[31:0][30].out[0] (.names)                                                                                      0.261    20.447
u_var[30].D[0] (.latch)                                                                                                 0.000    20.447
data arrival time                                                                                                                20.447

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[30].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -20.447
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -20.471


#Path 4
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.475    18.036
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    18.297
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    18.563
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.261    18.824
$abc$2660$new_n823_.in[5] (.names)                                                                                      0.327    19.151
$abc$2660$new_n823_.out[0] (.names)                                                                                     0.261    19.412
$abc$2660$new_n828_.in[1] (.names)                                                                                      0.100    19.512
$abc$2660$new_n828_.out[0] (.names)                                                                                     0.261    19.773
$0\u_var[31:0][28].in[4] (.names)                                                                                       0.100    19.873
$0\u_var[31:0][28].out[0] (.names)                                                                                      0.261    20.134
u_var[28].D[0] (.latch)                                                                                                 0.000    20.134
data arrival time                                                                                                                20.134

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[28].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -20.134
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -20.158


#Path 5
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.475    18.036
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    18.297
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    18.563
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.261    18.824
$abc$2660$new_n821_.in[3] (.names)                                                                                      0.264    19.088
$abc$2660$new_n821_.out[0] (.names)                                                                                     0.261    19.349
$0\u_var[31:0][27].in[3] (.names)                                                                                       0.329    19.678
$0\u_var[31:0][27].out[0] (.names)                                                                                      0.261    19.939
u_var[27].D[0] (.latch)                                                                                                 0.000    19.939
data arrival time                                                                                                                19.939

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[27].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.939
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.962


#Path 6
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.475    18.036
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    18.297
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    18.563
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.261    18.824
$abc$2660$new_n814_.in[4] (.names)                                                                                      0.264    19.088
$abc$2660$new_n814_.out[0] (.names)                                                                                     0.261    19.349
$0\u_var[31:0][26].in[1] (.names)                                                                                       0.329    19.678
$0\u_var[31:0][26].out[0] (.names)                                                                                      0.261    19.939
u_var[26].D[0] (.latch)                                                                                                 0.000    19.939
data arrival time                                                                                                                19.939

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[26].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.939
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.962


#Path 7
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.475    18.036
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    18.297
$abc$2660$new_n809_.in[2] (.names)                                                                                      0.266    18.563
$abc$2660$new_n809_.out[0] (.names)                                                                                     0.261    18.824
$abc$2660$new_n808_.in[1] (.names)                                                                                      0.100    18.924
$abc$2660$new_n808_.out[0] (.names)                                                                                     0.261    19.185
$0\u_var[31:0][25].in[4] (.names)                                                                                       0.100    19.285
$0\u_var[31:0][25].out[0] (.names)                                                                                      0.261    19.546
u_var[25].D[0] (.latch)                                                                                                 0.000    19.546
data arrival time                                                                                                                19.546

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[25].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.546
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.570


#Path 8
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n788_.in[1] (.names)                                                                                      0.475    18.036
$abc$2660$new_n788_.out[0] (.names)                                                                                     0.261    18.297
$abc$2660$new_n795_.in[1] (.names)                                                                                      0.100    18.397
$abc$2660$new_n795_.out[0] (.names)                                                                                     0.261    18.658
$abc$2660$new_n794_.in[2] (.names)                                                                                      0.100    18.758
$abc$2660$new_n794_.out[0] (.names)                                                                                     0.261    19.019
$0\u_var[31:0][22].in[4] (.names)                                                                                       0.100    19.119
$0\u_var[31:0][22].out[0] (.names)                                                                                      0.261    19.380
u_var[22].D[0] (.latch)                                                                                                 0.000    19.380
data arrival time                                                                                                                19.380

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[22].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.380
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.404


#Path 9
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.475    18.036
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    18.297
$abc$2660$new_n805_.in[4] (.names)                                                                                      0.266    18.563
$abc$2660$new_n805_.out[0] (.names)                                                                                     0.261    18.824
$0\u_var[31:0][24].in[4] (.names)                                                                                       0.264    19.088
$0\u_var[31:0][24].out[0] (.names)                                                                                      0.261    19.349
u_var[24].D[0] (.latch)                                                                                                 0.000    19.349
data arrival time                                                                                                                19.349

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[24].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.349
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.373


#Path 10
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n800_.in[4] (.names)                                                                                      0.475    18.036
$abc$2660$new_n800_.out[0] (.names)                                                                                     0.261    18.297
$abc$2660$new_n799_.in[0] (.names)                                                                                      0.266    18.563
$abc$2660$new_n799_.out[0] (.names)                                                                                     0.261    18.824
$0\u_var[31:0][23].in[4] (.names)                                                                                       0.258    19.082
$0\u_var[31:0][23].out[0] (.names)                                                                                      0.261    19.343
u_var[23].D[0] (.latch)                                                                                                 0.000    19.343
data arrival time                                                                                                                19.343

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[23].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -19.343
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -19.367


#Path 11
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n781_.in[4] (.names)                                                                                      0.100    17.300
$abc$2660$new_n781_.out[0] (.names)                                                                                     0.261    17.561
$abc$2660$new_n1121_.in[3] (.names)                                                                                     0.479    18.040
$abc$2660$new_n1121_.out[0] (.names)                                                                                    0.261    18.301
$0\u_var[31:0][21].in[5] (.names)                                                                                       0.266    18.567
$0\u_var[31:0][21].out[0] (.names)                                                                                      0.261    18.828
u_var[21].D[0] (.latch)                                                                                                 0.000    18.828
data arrival time                                                                                                                18.828

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[21].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -18.828
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.852


#Path 12
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n741_.in[3] (.names)                                                                                      0.337    15.148
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n757_.in[5] (.names)                                                                                      0.330    15.739
$abc$2660$new_n757_.out[0] (.names)                                                                                     0.261    16.000
$abc$2660$new_n772_.in[0] (.names)                                                                                      0.100    16.100
$abc$2660$new_n772_.out[0] (.names)                                                                                     0.261    16.361
$abc$2660$new_n783_.in[4] (.names)                                                                                      0.547    16.908
$abc$2660$new_n783_.out[0] (.names)                                                                                     0.261    17.169
$abc$2660$new_n782_.in[2] (.names)                                                                                      0.266    17.435
$abc$2660$new_n782_.out[0] (.names)                                                                                     0.261    17.696
$abc$2660$new_n780_.in[0] (.names)                                                                                      0.474    18.170
$abc$2660$new_n780_.out[0] (.names)                                                                                     0.261    18.431
$0\u_var[31:0][20].in[4] (.names)                                                                                       0.100    18.531
$0\u_var[31:0][20].out[0] (.names)                                                                                      0.261    18.792
u_var[20].D[0] (.latch)                                                                                                 0.000    18.792
data arrival time                                                                                                                18.792

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[20].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -18.792
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.815


#Path 13
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n769_.in[1] (.names)                                                                                      0.326    17.526
$abc$2660$new_n769_.out[0] (.names)                                                                                     0.261    17.787
$abc$2660$new_n1119_.in[4] (.names)                                                                                     0.100    17.887
$abc$2660$new_n1119_.out[0] (.names)                                                                                    0.261    18.148
$0\u_var[31:0][19].in[4] (.names)                                                                                       0.339    18.488
$0\u_var[31:0][19].out[0] (.names)                                                                                      0.261    18.749
u_var[19].D[0] (.latch)                                                                                                 0.000    18.749
data arrival time                                                                                                                18.749

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[19].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -18.749
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.772


#Path 14
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n764_.in[4] (.names)                                                                                      0.264    16.939
$abc$2660$new_n764_.out[0] (.names)                                                                                     0.261    17.200
$abc$2660$new_n769_.in[1] (.names)                                                                                      0.326    17.526
$abc$2660$new_n769_.out[0] (.names)                                                                                     0.261    17.787
$0\u_var[31:0][18].in[3] (.names)                                                                                       0.341    18.128
$0\u_var[31:0][18].out[0] (.names)                                                                                      0.261    18.389
u_var[18].D[0] (.latch)                                                                                                 0.000    18.389
data arrival time                                                                                                                18.389

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[18].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -18.389
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.413


#Path 15
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n755_.in[2] (.names)                                                                                      0.333    17.009
$abc$2660$new_n755_.out[0] (.names)                                                                                     0.261    17.270
$abc$2660$new_n762_.in[1] (.names)                                                                                      0.100    17.370
$abc$2660$new_n762_.out[0] (.names)                                                                                     0.261    17.631
$0\u_var[31:0][17].in[3] (.names)                                                                                       0.264    17.895
$0\u_var[31:0][17].out[0] (.names)                                                                                      0.261    18.156
u_var[17].D[0] (.latch)                                                                                                 0.000    18.156
data arrival time                                                                                                                18.156

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[17].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -18.156
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -18.179


#Path 16
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n750_.in[4] (.names)                                                                                      0.335    16.414
$abc$2660$new_n750_.out[0] (.names)                                                                                     0.261    16.675
$abc$2660$new_n755_.in[2] (.names)                                                                                      0.333    17.009
$abc$2660$new_n755_.out[0] (.names)                                                                                     0.261    17.270
$0\u_var[31:0][16].in[3] (.names)                                                                                       0.266    17.535
$0\u_var[31:0][16].out[0] (.names)                                                                                      0.261    17.796
u_var[16].D[0] (.latch)                                                                                                 0.000    17.796
data arrival time                                                                                                                17.796

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[16].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -17.796
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.820


#Path 17
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n741_.in[3] (.names)                                                                                      0.337    15.148
$abc$2660$new_n741_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n752_.in[4] (.names)                                                                                      0.330    15.739
$abc$2660$new_n752_.out[0] (.names)                                                                                     0.261    16.000
$abc$2660$new_n751_.in[2] (.names)                                                                                      0.338    16.337
$abc$2660$new_n751_.out[0] (.names)                                                                                     0.261    16.598
$abc$2660$new_n749_.in[1] (.names)                                                                                      0.266    16.864
$abc$2660$new_n749_.out[0] (.names)                                                                                     0.261    17.125
$0\u_var[31:0][15].in[4] (.names)                                                                                       0.100    17.225
$0\u_var[31:0][15].out[0] (.names)                                                                                      0.261    17.486
u_var[15].D[0] (.latch)                                                                                                 0.000    17.486
data arrival time                                                                                                                17.486

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[15].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -17.486
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.510


#Path 18
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n745_.in[3] (.names)                                                                                      0.404    16.484
$abc$2660$new_n745_.out[0] (.names)                                                                                     0.261    16.745
$0\u_var[31:0][14].in[4] (.names)                                                                                       0.340    17.085
$0\u_var[31:0][14].out[0] (.names)                                                                                      0.261    17.346
u_var[14].D[0] (.latch)                                                                                                 0.000    17.346
data arrival time                                                                                                                17.346

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[14].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -17.346
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.369


#Path 19
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n727_.in[5] (.names)                                                                                      0.414    14.550
$abc$2660$new_n727_.out[0] (.names)                                                                                     0.261    14.811
$abc$2660$new_n734_.in[5] (.names)                                                                                      0.337    15.148
$abc$2660$new_n734_.out[0] (.names)                                                                                     0.261    15.409
$abc$2660$new_n733_.in[0] (.names)                                                                                      0.410    15.818
$abc$2660$new_n733_.out[0] (.names)                                                                                     0.261    16.079
$abc$2660$new_n737_.in[1] (.names)                                                                                      0.335    16.414
$abc$2660$new_n737_.out[0] (.names)                                                                                     0.261    16.675
$0\u_var[31:0][13].in[4] (.names)                                                                                       0.266    16.941
$0\u_var[31:0][13].out[0] (.names)                                                                                      0.261    17.202
u_var[13].D[0] (.latch)                                                                                                 0.000    17.202
data arrival time                                                                                                                17.202

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[13].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -17.202
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -17.226


#Path 20
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n683_.in[4] (.names)                                                                                      2.393    12.760
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.266    13.287
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.548
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.648
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.261    13.909
$abc$2660$new_n710_.in[4] (.names)                                                                                      0.407    14.316
$abc$2660$new_n710_.out[0] (.names)                                                                                     0.261    14.577
$abc$2660$new_n720_.in[4] (.names)                                                                                      0.269    14.846
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.261    15.107
$abc$2660$new_n725_.in[2] (.names)                                                                                      0.415    15.521
$abc$2660$new_n725_.out[0] (.names)                                                                                     0.261    15.782
$abc$2660$new_n731_.in[1] (.names)                                                                                      0.330    16.112
$abc$2660$new_n731_.out[0] (.names)                                                                                     0.261    16.373
$0\u_var[31:0][12].in[3] (.names)                                                                                       0.337    16.710
$0\u_var[31:0][12].out[0] (.names)                                                                                      0.261    16.971
u_var[12].D[0] (.latch)                                                                                                 0.000    16.971
data arrival time                                                                                                                16.971

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[12].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -16.971
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -16.994


#Path 21
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n683_.in[4] (.names)                                                                                      2.393    12.760
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.266    13.287
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.548
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.648
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.261    13.909
$abc$2660$new_n710_.in[4] (.names)                                                                                      0.407    14.316
$abc$2660$new_n710_.out[0] (.names)                                                                                     0.261    14.577
$abc$2660$new_n720_.in[4] (.names)                                                                                      0.269    14.846
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.261    15.107
$abc$2660$new_n725_.in[2] (.names)                                                                                      0.415    15.521
$abc$2660$new_n725_.out[0] (.names)                                                                                     0.261    15.782
$abc$2660$new_n724_.in[3] (.names)                                                                                      0.100    15.882
$abc$2660$new_n724_.out[0] (.names)                                                                                     0.261    16.143
$0\u_var[31:0][11].in[1] (.names)                                                                                       0.339    16.482
$0\u_var[31:0][11].out[0] (.names)                                                                                      0.261    16.743
u_var[11].D[0] (.latch)                                                                                                 0.000    16.743
data arrival time                                                                                                                16.743

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[11].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -16.743
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -16.767


#Path 22
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n683_.in[4] (.names)                                                                                      2.393    12.760
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.266    13.287
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.548
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.648
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.261    13.909
$abc$2660$new_n710_.in[4] (.names)                                                                                      0.407    14.316
$abc$2660$new_n710_.out[0] (.names)                                                                                     0.261    14.577
$abc$2660$new_n720_.in[4] (.names)                                                                                      0.269    14.846
$abc$2660$new_n720_.out[0] (.names)                                                                                     0.261    15.107
$abc$2660$new_n719_.in[2] (.names)                                                                                      0.100    15.207
$abc$2660$new_n719_.out[0] (.names)                                                                                     0.261    15.468
$0\u_var[31:0][10].in[4] (.names)                                                                                       0.100    15.568
$0\u_var[31:0][10].out[0] (.names)                                                                                      0.261    15.829
u_var[10].D[0] (.latch)                                                                                                 0.000    15.829
data arrival time                                                                                                                15.829

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[10].clk[0] (.latch)                                                                                               0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.829
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.852


#Path 23
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n711_.in[2] (.names)                                                                                      0.100    14.236
$abc$2660$new_n711_.out[0] (.names)                                                                                     0.261    14.497
$abc$2660$new_n709_.in[2] (.names)                                                                                      0.271    14.767
$abc$2660$new_n709_.out[0] (.names)                                                                                     0.261    15.028
$0\u_var[31:0][8].in[1] (.names)                                                                                        0.271    15.299
$0\u_var[31:0][8].out[0] (.names)                                                                                       0.261    15.560
u_var[8].D[0] (.latch)                                                                                                  0.000    15.560
data arrival time                                                                                                                15.560

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.560
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.584


#Path 24
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n703_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n703_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n712_.in[3] (.names)                                                                                      0.328    13.875
$abc$2660$new_n712_.out[0] (.names)                                                                                     0.261    14.136
$abc$2660$new_n717_.in[4] (.names)                                                                                      0.100    14.236
$abc$2660$new_n717_.out[0] (.names)                                                                                     0.261    14.497
$abc$2660$new_n715_.in[1] (.names)                                                                                      0.271    14.767
$abc$2660$new_n715_.out[0] (.names)                                                                                     0.261    15.028
$0\u_var[31:0][9].in[4] (.names)                                                                                        0.263    15.292
$0\u_var[31:0][9].out[0] (.names)                                                                                       0.261    15.553
u_var[9].D[0] (.latch)                                                                                                  0.000    15.553
data arrival time                                                                                                                15.553

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[9].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -15.553
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -15.576


#Path 25
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n683_.in[4] (.names)                                                                                      2.393    12.760
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.266    13.287
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.548
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.648
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.261    13.909
$abc$2660$new_n700_.in[2] (.names)                                                                                      0.407    14.316
$abc$2660$new_n700_.out[0] (.names)                                                                                     0.261    14.577
$0\u_var[31:0][6].in[4] (.names)                                                                                        0.100    14.677
$0\u_var[31:0][6].out[0] (.names)                                                                                       0.261    14.938
u_var[6].D[0] (.latch)                                                                                                  0.000    14.938
data arrival time                                                                                                                14.938

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[6].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.938
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.961


#Path 26
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n683_.in[4] (.names)                                                                                      2.393    12.760
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n693_.in[3] (.names)                                                                                      0.266    13.287
$abc$2660$new_n693_.out[0] (.names)                                                                                     0.261    13.548
$abc$2660$new_n701_.in[4] (.names)                                                                                      0.100    13.648
$abc$2660$new_n701_.out[0] (.names)                                                                                     0.261    13.909
$abc$2660$new_n706_.in[4] (.names)                                                                                      0.407    14.316
$abc$2660$new_n706_.out[0] (.names)                                                                                     0.261    14.577
$0\u_var[31:0][7].in[4] (.names)                                                                                        0.100    14.677
$0\u_var[31:0][7].out[0] (.names)                                                                                       0.261    14.938
u_var[7].D[0] (.latch)                                                                                                  0.000    14.938
data arrival time                                                                                                                14.938

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[7].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.938
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.961


#Path 27
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[68] (mult_36)                       1.523    10.368
$abc$2660$new_n690_.in[0] (.names)                                                                                      2.381    12.749
$abc$2660$new_n690_.out[0] (.names)                                                                                     0.261    13.010
$abc$2660$new_n688_.in[1] (.names)                                                                                      0.264    13.274
$abc$2660$new_n688_.out[0] (.names)                                                                                     0.261    13.535
$abc$2660$new_n686_.in[1] (.names)                                                                                      0.339    13.874
$abc$2660$new_n686_.out[0] (.names)                                                                                     0.261    14.135
$0\u_var[31:0][3].in[3] (.names)                                                                                        0.335    14.469
$0\u_var[31:0][3].out[0] (.names)                                                                                       0.261    14.730
u_var[3].D[0] (.latch)                                                                                                  0.000    14.730
data arrival time                                                                                                                14.730

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[3].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.730
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.754


#Path 28
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n697_.in[5] (.names)                                                                                      0.264    13.286
$abc$2660$new_n697_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n696_.in[1] (.names)                                                                                      0.266    13.812
$abc$2660$new_n696_.out[0] (.names)                                                                                     0.261    14.073
$0\u_var[31:0][5].in[4] (.names)                                                                                        0.264    14.337
$0\u_var[31:0][5].out[0] (.names)                                                                                       0.261    14.598
u_var[5].D[0] (.latch)                                                                                                  0.000    14.598
data arrival time                                                                                                                14.598

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[5].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.598
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.622


#Path 29
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n689_.in[0] (.names)                                                                                      2.393    12.760
$abc$2660$new_n689_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n694_.in[4] (.names)                                                                                      0.264    13.286
$abc$2660$new_n694_.out[0] (.names)                                                                                     0.261    13.547
$abc$2660$new_n692_.in[1] (.names)                                                                                      0.266    13.812
$abc$2660$new_n692_.out[0] (.names)                                                                                     0.261    14.073
$0\u_var[31:0][4].in[4] (.names)                                                                                        0.264    14.337
$0\u_var[31:0][4].out[0] (.names)                                                                                       0.261    14.598
u_var[4].D[0] (.latch)                                                                                                  0.000    14.598
data arrival time                                                                                                                14.598

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[4].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -14.598
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -14.622


#Path 30
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n683_.in[4] (.names)                                                                                      2.393    12.760
$abc$2660$new_n683_.out[0] (.names)                                                                                     0.261    13.021
$abc$2660$new_n681_.in[1] (.names)                                                                                      0.100    13.121
$abc$2660$new_n681_.out[0] (.names)                                                                                     0.261    13.382
$0\u_var[31:0][2].in[4] (.names)                                                                                        0.100    13.482
$0\u_var[31:0][2].out[0] (.names)                                                                                       0.261    13.743
u_var[2].D[0] (.latch)                                                                                                  0.000    13.743
data arrival time                                                                                                                13.743

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[2].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.743
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.767


#Path 31
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[70] (mult_36)                       1.523    10.368
$abc$2660$new_n679_.in[1] (.names)                                                                                      2.390    12.758
$abc$2660$new_n679_.out[0] (.names)                                                                                     0.261    13.019
$0\u_var[31:0][1].in[4] (.names)                                                                                        0.330    13.349
$0\u_var[31:0][1].out[0] (.names)                                                                                       0.261    13.610
u_var[1].D[0] (.latch)                                                                                                  0.000    13.610
data arrival time                                                                                                                13.610

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[1].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.610
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.634


#Path 32
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : u_var[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[8].clk[0] (.latch)                                                                                                0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                                                                                0.124     0.166
temp[0].A[27] (mult_36)                                                                                                 0.618     0.784
temp[0].Y[47] (mult_36)                                                                                                 1.523     2.307
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].A[11] (mult_36)                                                          2.535     4.842
$techmap86$mul$./benchmark/diffeq1.v:42$6.Y[0].Y[67] (mult_36)                                                          1.523     6.365
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].A[31] (mult_36)                       2.479     8.845
$techmap$sub$./benchmark/diffeq1.v:42$8.$auto$alumacc.cc:485:replace_alu$178.B[0].Y[71] (mult_36)                       1.523    10.368
$abc$2660$new_n677_.in[1] (.names)                                                                                      2.393    12.760
$abc$2660$new_n677_.out[0] (.names)                                                                                     0.261    13.021
$0\u_var[31:0][0].in[4] (.names)                                                                                        0.100    13.121
$0\u_var[31:0][0].out[0] (.names)                                                                                       0.261    13.382
u_var[0].D[0] (.latch)                                                                                                  0.000    13.382
data arrival time                                                                                                                13.382

clock clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                                                   0.000     0.000
u_var[0].clk[0] (.latch)                                                                                                0.042     0.042
clock uncertainty                                                                                                       0.000     0.042
cell setup time                                                                                                        -0.066    -0.024
data required time                                                                                                               -0.024
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.024
data arrival time                                                                                                               -13.382
---------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                -13.406


#Path 33
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n911_.in[5] (.names)                               0.100     8.708
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.969
$abc$2660$new_n918_.in[0] (.names)                               0.336     9.305
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.566
$abc$2660$new_n924_.in[4] (.names)                               0.264     9.830
$abc$2660$new_n924_.out[0] (.names)                              0.261    10.091
$abc$2660$new_n932_.in[5] (.names)                               0.100    10.191
$abc$2660$new_n932_.out[0] (.names)                              0.261    10.452
$abc$2660$new_n931_.in[4] (.names)                               0.326    10.778
$abc$2660$new_n931_.out[0] (.names)                              0.261    11.039
$0\y_var[31:0][30].in[1] (.names)                                0.100    11.139
$0\y_var[31:0][30].out[0] (.names)                               0.261    11.400
y_var[30].D[0] (.latch)                                          0.000    11.400
data arrival time                                                         11.400

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[30].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.400
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.423


#Path 34
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n911_.in[5] (.names)                               0.100     8.708
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.969
$abc$2660$new_n918_.in[0] (.names)                               0.336     9.305
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.566
$abc$2660$new_n924_.in[4] (.names)                               0.264     9.830
$abc$2660$new_n924_.out[0] (.names)                              0.261    10.091
$abc$2660$new_n932_.in[5] (.names)                               0.100    10.191
$abc$2660$new_n932_.out[0] (.names)                              0.261    10.452
$abc$2660$new_n936_.in[5] (.names)                               0.258    10.710
$abc$2660$new_n936_.out[0] (.names)                              0.261    10.971
$0\y_var[31:0][31].in[3] (.names)                                0.100    11.071
$0\y_var[31:0][31].out[0] (.names)                               0.261    11.332
y_var[31].D[0] (.latch)                                          0.000    11.332
data arrival time                                                         11.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[31].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.356


#Path 35
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n911_.in[5] (.names)                               0.100     8.708
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.969
$abc$2660$new_n918_.in[0] (.names)                               0.336     9.305
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.566
$abc$2660$new_n924_.in[4] (.names)                               0.264     9.830
$abc$2660$new_n924_.out[0] (.names)                              0.261    10.091
$abc$2660$new_n926_.in[4] (.names)                               0.100    10.191
$abc$2660$new_n926_.out[0] (.names)                              0.261    10.452
$abc$2660$new_n928_.in[3] (.names)                               0.100    10.552
$abc$2660$new_n928_.out[0] (.names)                              0.261    10.813
$0\y_var[31:0][29].in[1] (.names)                                0.100    10.913
$0\y_var[31:0][29].out[0] (.names)                               0.261    11.174
y_var[29].D[0] (.latch)                                          0.000    11.174
data arrival time                                                         11.174

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[29].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.174
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.197


#Path 36
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n911_.in[5] (.names)                               0.100     8.708
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.969
$abc$2660$new_n918_.in[0] (.names)                               0.336     9.305
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.566
$abc$2660$new_n920_.in[2] (.names)                               0.405     9.971
$abc$2660$new_n920_.out[0] (.names)                              0.261    10.232
$0\y_var[31:0][26].in[4] (.names)                                0.546    10.778
$0\y_var[31:0][26].out[0] (.names)                               0.261    11.039
y_var[26].D[0] (.latch)                                          0.000    11.039
data arrival time                                                         11.039

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[26].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.039
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.062


#Path 37
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n911_.in[5] (.names)                               0.100     8.708
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.969
$abc$2660$new_n918_.in[0] (.names)                               0.336     9.305
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.566
$abc$2660$new_n924_.in[4] (.names)                               0.264     9.830
$abc$2660$new_n924_.out[0] (.names)                              0.261    10.091
$abc$2660$new_n926_.in[4] (.names)                               0.100    10.191
$abc$2660$new_n926_.out[0] (.names)                              0.261    10.452
$0\y_var[31:0][28].in[4] (.names)                                0.100    10.552
$0\y_var[31:0][28].out[0] (.names)                               0.261    10.813
y_var[28].D[0] (.latch)                                          0.000    10.813
data arrival time                                                         10.813

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[28].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.836


#Path 38
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n911_.in[5] (.names)                               0.100     8.708
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.969
$abc$2660$new_n918_.in[0] (.names)                               0.336     9.305
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.566
$abc$2660$new_n924_.in[4] (.names)                               0.264     9.830
$abc$2660$new_n924_.out[0] (.names)                              0.261    10.091
$abc$2660$new_n923_.in[2] (.names)                               0.100    10.191
$abc$2660$new_n923_.out[0] (.names)                              0.261    10.452
$0\y_var[31:0][27].in[4] (.names)                                0.100    10.552
$0\y_var[31:0][27].out[0] (.names)                               0.261    10.813
y_var[27].D[0] (.latch)                                          0.000    10.813
data arrival time                                                         10.813

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[27].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.813
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.836


#Path 39
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n911_.in[5] (.names)                               0.100     8.708
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.969
$abc$2660$new_n910_.in[1] (.names)                               0.408     9.377
$abc$2660$new_n910_.out[0] (.names)                              0.261     9.638
$abc$2660$new_n909_.in[3] (.names)                               0.100     9.738
$abc$2660$new_n909_.out[0] (.names)                              0.261     9.999
$0\y_var[31:0][23].in[1] (.names)                                0.546    10.545
$0\y_var[31:0][23].out[0] (.names)                               0.261    10.806
y_var[23].D[0] (.latch)                                          0.000    10.806
data arrival time                                                         10.806

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[23].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.806
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.830


#Path 40
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n911_.in[5] (.names)                               0.100     8.708
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.969
$abc$2660$new_n910_.in[1] (.names)                               0.408     9.377
$abc$2660$new_n910_.out[0] (.names)                              0.261     9.638
$abc$2660$new_n915_.in[4] (.names)                               0.100     9.738
$abc$2660$new_n915_.out[0] (.names)                              0.261     9.999
$0\y_var[31:0][24].in[4] (.names)                                0.544    10.543
$0\y_var[31:0][24].out[0] (.names)                               0.261    10.804
y_var[24].D[0] (.latch)                                          0.000    10.804
data arrival time                                                         10.804

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[24].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.804
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.827


#Path 41
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n911_.in[5] (.names)                               0.100     8.708
$abc$2660$new_n911_.out[0] (.names)                              0.261     8.969
$abc$2660$new_n918_.in[0] (.names)                               0.336     9.305
$abc$2660$new_n918_.out[0] (.names)                              0.261     9.566
$abc$2660$new_n917_.in[2] (.names)                               0.264     9.830
$abc$2660$new_n917_.out[0] (.names)                              0.261    10.091
$0\y_var[31:0][25].in[4] (.names)                                0.264    10.355
$0\y_var[31:0][25].out[0] (.names)                               0.261    10.616
y_var[25].D[0] (.latch)                                          0.000    10.616
data arrival time                                                         10.616

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[25].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.616
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.640


#Path 42
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n899_.in[1] (.names)                               0.337     8.583
$abc$2660$new_n899_.out[0] (.names)                              0.261     8.844
$abc$2660$new_n898_.in[3] (.names)                               0.100     8.944
$abc$2660$new_n898_.out[0] (.names)                              0.261     9.205
$0\y_var[31:0][19].in[1] (.names)                                0.338     9.543
$0\y_var[31:0][19].out[0] (.names)                               0.261     9.804
y_var[19].D[0] (.latch)                                          0.000     9.804
data arrival time                                                          9.804

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[19].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.804
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.828


#Path 43
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n904_.in[2] (.names)                               0.100     8.708
$abc$2660$new_n904_.out[0] (.names)                              0.261     8.969
$abc$2660$new_n907_.in[4] (.names)                               0.100     9.069
$abc$2660$new_n907_.out[0] (.names)                              0.261     9.330
$0\y_var[31:0][22].in[4] (.names)                                0.100     9.430
$0\y_var[31:0][22].out[0] (.names)                               0.261     9.691
y_var[22].D[0] (.latch)                                          0.000     9.691
data arrival time                                                          9.691

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[22].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.691
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.714


#Path 44
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n901_.in[2] (.names)                               0.266     8.873
$abc$2660$new_n901_.out[0] (.names)                              0.261     9.134
$0\y_var[31:0][20].in[4] (.names)                                0.264     9.399
$0\y_var[31:0][20].out[0] (.names)                               0.261     9.660
y_var[20].D[0] (.latch)                                          0.000     9.660
data arrival time                                                          9.660

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[20].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.660
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.683


#Path 45
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n893_.in[4] (.names)                               0.337     8.583
$abc$2660$new_n893_.out[0] (.names)                              0.261     8.844
$0\y_var[31:0][18].in[1] (.names)                                0.335     9.179
$0\y_var[31:0][18].out[0] (.names)                               0.261     9.440
y_var[18].D[0] (.latch)                                          0.000     9.440
data arrival time                                                          9.440

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[18].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.440
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.464


#Path 46
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n894_.in[5] (.names)                               0.338     7.986
$abc$2660$new_n894_.out[0] (.names)                              0.261     8.247
$abc$2660$new_n902_.in[3] (.names)                               0.100     8.347
$abc$2660$new_n902_.out[0] (.names)                              0.261     8.608
$abc$2660$new_n904_.in[2] (.names)                               0.100     8.708
$abc$2660$new_n904_.out[0] (.names)                              0.261     8.969
$0\y_var[31:0][21].in[4] (.names)                                0.100     9.069
$0\y_var[31:0][21].out[0] (.names)                               0.261     9.330
y_var[21].D[0] (.latch)                                          0.000     9.330
data arrival time                                                          9.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[21].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.353


#Path 47
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[17].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n891_.in[4] (.names)                               0.100     7.748
$abc$2660$new_n891_.out[0] (.names)                              0.261     8.009
$abc$2660$new_n890_.in[3] (.names)                               0.338     8.347
$abc$2660$new_n890_.out[0] (.names)                              0.261     8.608
$0\y_var[31:0][17].in[1] (.names)                                0.100     8.708
$0\y_var[31:0][17].out[0] (.names)                               0.261     8.969
y_var[17].D[0] (.latch)                                          0.000     8.969
data arrival time                                                          8.969

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[17].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.969
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.992


#Path 48
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n888_.in[4] (.names)                               0.337     7.984
$abc$2660$new_n888_.out[0] (.names)                              0.261     8.245
$0\y_var[31:0][16].in[4] (.names)                                0.100     8.345
$0\y_var[31:0][16].out[0] (.names)                               0.261     8.606
y_var[16].D[0] (.latch)                                          0.000     8.606
data arrival time                                                          8.606

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[16].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.606
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.630


#Path 49
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[15].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n886_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n886_.out[0] (.names)                              0.261     7.648
$abc$2660$new_n885_.in[3] (.names)                               0.337     7.984
$abc$2660$new_n885_.out[0] (.names)                              0.261     8.245
$0\y_var[31:0][15].in[1] (.names)                                0.100     8.345
$0\y_var[31:0][15].out[0] (.names)                               0.261     8.606
y_var[15].D[0] (.latch)                                          0.000     8.606
data arrival time                                                          8.606

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[15].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.606
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.630


#Path 50
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$abc$2660$new_n883_.in[4] (.names)                               0.100     7.387
$abc$2660$new_n883_.out[0] (.names)                              0.261     7.648
$0\y_var[31:0][14].in[4] (.names)                                0.100     7.748
$0\y_var[31:0][14].out[0] (.names)                               0.261     8.009
y_var[14].D[0] (.latch)                                          0.000     8.009
data arrival time                                                          8.009

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[14].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.009
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.032


#Path 51
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n878_.in[4] (.names)                               0.400     7.015
$abc$2660$new_n878_.out[0] (.names)                              0.261     7.276
$0\y_var[31:0][12].in[4] (.names)                                0.410     7.685
$0\y_var[31:0][12].out[0] (.names)                               0.261     7.946
y_var[12].D[0] (.latch)                                          0.000     7.946
data arrival time                                                          7.946

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[12].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.946
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.970


#Path 52
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n875_.in[3] (.names)                               0.411     7.026
$abc$2660$new_n875_.out[0] (.names)                              0.261     7.287
$0\y_var[31:0][11].in[1] (.names)                                0.100     7.387
$0\y_var[31:0][11].out[0] (.names)                               0.261     7.648
y_var[11].D[0] (.latch)                                          0.000     7.648
data arrival time                                                          7.648

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[11].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.648
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.671


#Path 53
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n876_.in[4] (.names)                               0.100     6.353
$abc$2660$new_n876_.out[0] (.names)                              0.261     6.614
$abc$2660$new_n881_.in[4] (.names)                               0.411     7.026
$abc$2660$new_n881_.out[0] (.names)                              0.261     7.287
$0\y_var[31:0][13].in[4] (.names)                                0.100     7.387
$0\y_var[31:0][13].out[0] (.names)                               0.261     7.648
y_var[13].D[0] (.latch)                                          0.000     7.648
data arrival time                                                          7.648

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[13].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.648
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.671


#Path 54
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.653     0.653
$abc$2660$new_n944_.out[0] (.names)                              0.261     0.914
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.014
$abc$2660$new_n949_.out[0] (.names)                              0.261     1.275
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.375
$abc$2660$new_n954_.out[0] (.names)                              0.261     1.636
$abc$2660$new_n959_.in[4] (.names)                               0.410     2.046
$abc$2660$new_n959_.out[0] (.names)                              0.261     2.307
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.407
$abc$2660$new_n964_.out[0] (.names)                              0.261     2.668
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.768
$abc$2660$new_n969_.out[0] (.names)                              0.261     3.029
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.129
$abc$2660$new_n974_.out[0] (.names)                              0.261     3.390
$abc$2660$new_n982_.in[5] (.names)                               0.410     3.800
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.061
$abc$2660$new_n990_.in[3] (.names)                               0.264     4.325
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.586
$abc$2660$new_n999_.in[5] (.names)                               0.327     4.913
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.174
$abc$2660$new_n1006_.in[0] (.names)                              0.100     5.274
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.535
$abc$2660$new_n1011_.in[4] (.names)                              0.329     5.864
$abc$2660$new_n1011_.out[0] (.names)                             0.261     6.125
$abc$2660$new_n1016_.in[4] (.names)                              0.100     6.225
$abc$2660$new_n1016_.out[0] (.names)                             0.261     6.486
$abc$2660$new_n1021_.in[4] (.names)                              0.100     6.586
$abc$2660$new_n1021_.out[0] (.names)                             0.261     6.847
$0\x_var[31:0][31].in[3] (.names)                                0.324     7.171
$0\x_var[31:0][31].out[0] (.names)                               0.261     7.432
x_var[31].D[0] (.latch)                                          0.000     7.432
data arrival time                                                          7.432

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[31].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.432
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.455


#Path 55
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n873_.in[4] (.names)                               0.336     6.589
$abc$2660$new_n873_.out[0] (.names)                              0.261     6.850
$0\y_var[31:0][10].in[4] (.names)                                0.100     6.950
$0\y_var[31:0][10].out[0] (.names)                               0.261     7.211
y_var[10].D[0] (.latch)                                          0.000     7.211
data arrival time                                                          7.211

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[10].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.235


#Path 56
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n871_.in[4] (.names)                               0.100     5.992
$abc$2660$new_n871_.out[0] (.names)                              0.261     6.253
$abc$2660$new_n870_.in[2] (.names)                               0.336     6.589
$abc$2660$new_n870_.out[0] (.names)                              0.261     6.850
$0\y_var[31:0][9].in[4] (.names)                                 0.100     6.950
$0\y_var[31:0][9].out[0] (.names)                                0.261     7.211
y_var[9].D[0] (.latch)                                           0.000     7.211
data arrival time                                                          7.211

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[9].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.211
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.235


#Path 57
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.653     0.653
$abc$2660$new_n944_.out[0] (.names)                              0.261     0.914
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.014
$abc$2660$new_n949_.out[0] (.names)                              0.261     1.275
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.375
$abc$2660$new_n954_.out[0] (.names)                              0.261     1.636
$abc$2660$new_n959_.in[4] (.names)                               0.410     2.046
$abc$2660$new_n959_.out[0] (.names)                              0.261     2.307
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.407
$abc$2660$new_n964_.out[0] (.names)                              0.261     2.668
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.768
$abc$2660$new_n969_.out[0] (.names)                              0.261     3.029
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.129
$abc$2660$new_n974_.out[0] (.names)                              0.261     3.390
$abc$2660$new_n982_.in[5] (.names)                               0.410     3.800
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.061
$abc$2660$new_n990_.in[3] (.names)                               0.264     4.325
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.586
$abc$2660$new_n999_.in[5] (.names)                               0.327     4.913
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.174
$abc$2660$new_n1006_.in[0] (.names)                              0.100     5.274
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.535
$abc$2660$new_n1011_.in[4] (.names)                              0.329     5.864
$abc$2660$new_n1011_.out[0] (.names)                             0.261     6.125
$abc$2660$new_n1016_.in[4] (.names)                              0.100     6.225
$abc$2660$new_n1016_.out[0] (.names)                             0.261     6.486
$abc$2660$new_n1019_.in[5] (.names)                              0.100     6.586
$abc$2660$new_n1019_.out[0] (.names)                             0.261     6.847
$0\x_var[31:0][30].in[1] (.names)                                0.100     6.947
$0\x_var[31:0][30].out[0] (.names)                               0.261     7.208
x_var[30].D[0] (.latch)                                          0.000     7.208
data arrival time                                                          7.208

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[30].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.208
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.231


#Path 58
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n865_.in[2] (.names)                               0.336     6.228
$abc$2660$new_n865_.out[0] (.names)                              0.261     6.489
$0\y_var[31:0][7].in[4] (.names)                                 0.329     6.818
$0\y_var[31:0][7].out[0] (.names)                                0.261     7.079
y_var[7].D[0] (.latch)                                           0.000     7.079
data arrival time                                                          7.079

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[7].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.079
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.103


#Path 59
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n866_.in[4] (.names)                               0.100     5.631
$abc$2660$new_n866_.out[0] (.names)                              0.261     5.892
$abc$2660$new_n868_.in[4] (.names)                               0.336     6.228
$abc$2660$new_n868_.out[0] (.names)                              0.261     6.489
$0\y_var[31:0][8].in[4] (.names)                                 0.327     6.816
$0\y_var[31:0][8].out[0] (.names)                                0.261     7.077
y_var[8].D[0] (.latch)                                           0.000     7.077
data arrival time                                                          7.077

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[8].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.077
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.101


#Path 60
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.653     0.653
$abc$2660$new_n944_.out[0] (.names)                              0.261     0.914
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.014
$abc$2660$new_n949_.out[0] (.names)                              0.261     1.275
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.375
$abc$2660$new_n954_.out[0] (.names)                              0.261     1.636
$abc$2660$new_n959_.in[4] (.names)                               0.410     2.046
$abc$2660$new_n959_.out[0] (.names)                              0.261     2.307
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.407
$abc$2660$new_n964_.out[0] (.names)                              0.261     2.668
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.768
$abc$2660$new_n969_.out[0] (.names)                              0.261     3.029
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.129
$abc$2660$new_n974_.out[0] (.names)                              0.261     3.390
$abc$2660$new_n982_.in[5] (.names)                               0.410     3.800
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.061
$abc$2660$new_n990_.in[3] (.names)                               0.264     4.325
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.586
$abc$2660$new_n999_.in[5] (.names)                               0.327     4.913
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.174
$abc$2660$new_n1006_.in[0] (.names)                              0.100     5.274
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.535
$abc$2660$new_n1011_.in[4] (.names)                              0.329     5.864
$abc$2660$new_n1011_.out[0] (.names)                             0.261     6.125
$abc$2660$new_n1014_.in[4] (.names)                              0.100     6.225
$abc$2660$new_n1014_.out[0] (.names)                             0.261     6.486
$0\x_var[31:0][28].in[4] (.names)                                0.100     6.586
$0\x_var[31:0][28].out[0] (.names)                               0.261     6.847
x_var[28].D[0] (.latch)                                          0.000     6.847
data arrival time                                                          6.847

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[28].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.847
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.870


#Path 61
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.653     0.653
$abc$2660$new_n944_.out[0] (.names)                              0.261     0.914
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.014
$abc$2660$new_n949_.out[0] (.names)                              0.261     1.275
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.375
$abc$2660$new_n954_.out[0] (.names)                              0.261     1.636
$abc$2660$new_n959_.in[4] (.names)                               0.410     2.046
$abc$2660$new_n959_.out[0] (.names)                              0.261     2.307
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.407
$abc$2660$new_n964_.out[0] (.names)                              0.261     2.668
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.768
$abc$2660$new_n969_.out[0] (.names)                              0.261     3.029
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.129
$abc$2660$new_n974_.out[0] (.names)                              0.261     3.390
$abc$2660$new_n982_.in[5] (.names)                               0.410     3.800
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.061
$abc$2660$new_n990_.in[3] (.names)                               0.264     4.325
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.586
$abc$2660$new_n999_.in[5] (.names)                               0.327     4.913
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.174
$abc$2660$new_n1006_.in[0] (.names)                              0.100     5.274
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.535
$abc$2660$new_n1011_.in[4] (.names)                              0.329     5.864
$abc$2660$new_n1011_.out[0] (.names)                             0.261     6.125
$abc$2660$new_n1016_.in[4] (.names)                              0.100     6.225
$abc$2660$new_n1016_.out[0] (.names)                             0.261     6.486
$0\x_var[31:0][29].in[4] (.names)                                0.100     6.586
$0\x_var[31:0][29].out[0] (.names)                               0.261     6.847
x_var[29].D[0] (.latch)                                          0.000     6.847
data arrival time                                                          6.847

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[29].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.847
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.870


#Path 62
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n860_.in[2] (.names)                               0.334     5.866
$abc$2660$new_n860_.out[0] (.names)                              0.261     6.127
$0\y_var[31:0][5].in[4] (.names)                                 0.328     6.455
$0\y_var[31:0][5].out[0] (.names)                                0.261     6.716
y_var[5].D[0] (.latch)                                           0.000     6.716
data arrival time                                                          6.716

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[5].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.739


#Path 63
Startpoint: u_var[8].Q[0] (.latch clocked by clk)
Endpoint  : y_var[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
u_var[8].clk[0] (.latch)                                         0.042     0.042
u_var[8].Q[0] (.latch) [clock-to-output]                         0.124     0.166
temp[0].A[27] (mult_36)                                          0.618     0.784
temp[0].Y[71] (mult_36)                                          1.523     2.307
$abc$2660$new_n856_.in[1] (.names)                               2.438     4.745
$abc$2660$new_n856_.out[0] (.names)                              0.261     5.006
$abc$2660$new_n861_.in[4] (.names)                               0.264     5.270
$abc$2660$new_n861_.out[0] (.names)                              0.261     5.531
$abc$2660$new_n863_.in[5] (.names)                               0.334     5.866
$abc$2660$new_n863_.out[0] (.names)                              0.261     6.127
$0\y_var[31:0][6].in[1] (.names)                                 0.328     6.455
$0\y_var[31:0][6].out[0] (.names)                                0.261     6.716
y_var[6].D[0] (.latch)                                           0.000     6.716
data arrival time                                                          6.716

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
y_var[6].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.716
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.739


#Path 64
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.653     0.653
$abc$2660$new_n944_.out[0] (.names)                              0.261     0.914
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.014
$abc$2660$new_n949_.out[0] (.names)                              0.261     1.275
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.375
$abc$2660$new_n954_.out[0] (.names)                              0.261     1.636
$abc$2660$new_n959_.in[4] (.names)                               0.410     2.046
$abc$2660$new_n959_.out[0] (.names)                              0.261     2.307
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.407
$abc$2660$new_n964_.out[0] (.names)                              0.261     2.668
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.768
$abc$2660$new_n969_.out[0] (.names)                              0.261     3.029
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.129
$abc$2660$new_n974_.out[0] (.names)                              0.261     3.390
$abc$2660$new_n982_.in[5] (.names)                               0.410     3.800
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.061
$abc$2660$new_n990_.in[3] (.names)                               0.264     4.325
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.586
$abc$2660$new_n999_.in[5] (.names)                               0.327     4.913
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.174
$abc$2660$new_n1006_.in[0] (.names)                              0.100     5.274
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.535
$abc$2660$new_n1008_.in[2] (.names)                              0.329     5.864
$abc$2660$new_n1008_.out[0] (.names)                             0.261     6.125
$0\x_var[31:0][26].in[4] (.names)                                0.324     6.449
$0\x_var[31:0][26].out[0] (.names)                               0.261     6.710
x_var[26].D[0] (.latch)                                          0.000     6.710
data arrival time                                                          6.710

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[26].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.710
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.733


#Path 65
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.653     0.653
$abc$2660$new_n944_.out[0] (.names)                              0.261     0.914
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.014
$abc$2660$new_n949_.out[0] (.names)                              0.261     1.275
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.375
$abc$2660$new_n954_.out[0] (.names)                              0.261     1.636
$abc$2660$new_n959_.in[4] (.names)                               0.410     2.046
$abc$2660$new_n959_.out[0] (.names)                              0.261     2.307
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.407
$abc$2660$new_n964_.out[0] (.names)                              0.261     2.668
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.768
$abc$2660$new_n969_.out[0] (.names)                              0.261     3.029
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.129
$abc$2660$new_n974_.out[0] (.names)                              0.261     3.390
$abc$2660$new_n982_.in[5] (.names)                               0.410     3.800
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.061
$abc$2660$new_n990_.in[3] (.names)                               0.264     4.325
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.586
$abc$2660$new_n999_.in[5] (.names)                               0.327     4.913
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.174
$abc$2660$new_n998_.in[1] (.names)                               0.260     5.434
$abc$2660$new_n998_.out[0] (.names)                              0.261     5.695
$abc$2660$new_n997_.in[3] (.names)                               0.100     5.795
$abc$2660$new_n997_.out[0] (.names)                              0.261     6.056
$0\x_var[31:0][23].in[1] (.names)                                0.261     6.317
$0\x_var[31:0][23].out[0] (.names)                               0.261     6.578
x_var[23].D[0] (.latch)                                          0.000     6.578
data arrival time                                                          6.578

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[23].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.578
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.602


#Path 66
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.653     0.653
$abc$2660$new_n944_.out[0] (.names)                              0.261     0.914
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.014
$abc$2660$new_n949_.out[0] (.names)                              0.261     1.275
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.375
$abc$2660$new_n954_.out[0] (.names)                              0.261     1.636
$abc$2660$new_n959_.in[4] (.names)                               0.410     2.046
$abc$2660$new_n959_.out[0] (.names)                              0.261     2.307
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.407
$abc$2660$new_n964_.out[0] (.names)                              0.261     2.668
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.768
$abc$2660$new_n969_.out[0] (.names)                              0.261     3.029
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.129
$abc$2660$new_n974_.out[0] (.names)                              0.261     3.390
$abc$2660$new_n982_.in[5] (.names)                               0.410     3.800
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.061
$abc$2660$new_n990_.in[3] (.names)                               0.264     4.325
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.586
$abc$2660$new_n999_.in[5] (.names)                               0.327     4.913
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.174
$abc$2660$new_n998_.in[1] (.names)                               0.260     5.434
$abc$2660$new_n998_.out[0] (.names)                              0.261     5.695
$abc$2660$new_n1003_.in[4] (.names)                              0.100     5.795
$abc$2660$new_n1003_.out[0] (.names)                             0.261     6.056
$0\x_var[31:0][24].in[4] (.names)                                0.260     6.316
$0\x_var[31:0][24].out[0] (.names)                               0.261     6.577
x_var[24].D[0] (.latch)                                          0.000     6.577
data arrival time                                                          6.577

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[24].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.577
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.600


#Path 67
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : x_var[6].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n687_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n687_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n951_.in[0] (.names)                               0.337     5.636
$abc$2660$new_n951_.out[0] (.names)                              0.261     5.897
$0\x_var[31:0][6].in[1] (.names)                                 0.338     6.235
$0\x_var[31:0][6].out[0] (.names)                                0.261     6.496
x_var[6].D[0] (.latch)                                           0.000     6.496
data arrival time                                                          6.496

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[6].clk[0] (.latch)                                         0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.496
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.520


#Path 68
Startpoint: DXport[1].inpad[0] (.input clocked by clk)
Endpoint  : x_var[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
DXport[1].inpad[0] (.input)                                      0.000     0.000
$abc$2660$new_n944_.in[2] (.names)                               0.653     0.653
$abc$2660$new_n944_.out[0] (.names)                              0.261     0.914
$abc$2660$new_n949_.in[4] (.names)                               0.100     1.014
$abc$2660$new_n949_.out[0] (.names)                              0.261     1.275
$abc$2660$new_n954_.in[4] (.names)                               0.100     1.375
$abc$2660$new_n954_.out[0] (.names)                              0.261     1.636
$abc$2660$new_n959_.in[4] (.names)                               0.410     2.046
$abc$2660$new_n959_.out[0] (.names)                              0.261     2.307
$abc$2660$new_n964_.in[4] (.names)                               0.100     2.407
$abc$2660$new_n964_.out[0] (.names)                              0.261     2.668
$abc$2660$new_n969_.in[4] (.names)                               0.100     2.768
$abc$2660$new_n969_.out[0] (.names)                              0.261     3.029
$abc$2660$new_n974_.in[4] (.names)                               0.100     3.129
$abc$2660$new_n974_.out[0] (.names)                              0.261     3.390
$abc$2660$new_n982_.in[5] (.names)                               0.410     3.800
$abc$2660$new_n982_.out[0] (.names)                              0.261     4.061
$abc$2660$new_n990_.in[3] (.names)                               0.264     4.325
$abc$2660$new_n990_.out[0] (.names)                              0.261     4.586
$abc$2660$new_n999_.in[5] (.names)                               0.327     4.913
$abc$2660$new_n999_.out[0] (.names)                              0.261     5.174
$abc$2660$new_n1006_.in[0] (.names)                              0.100     5.274
$abc$2660$new_n1006_.out[0] (.names)                             0.261     5.535
$abc$2660$new_n1011_.in[4] (.names)                              0.329     5.864
$abc$2660$new_n1011_.out[0] (.names)                             0.261     6.125
$0\x_var[31:0][27].in[4] (.names)                                0.100     6.225
$0\x_var[31:0][27].out[0] (.names)                               0.261     6.486
x_var[27].D[0] (.latch)                                          0.000     6.486
data arrival time                                                          6.486

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[27].clk[0] (.latch)                                        0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.486
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.509


#Path 69
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][8].in[0] (.names)                              0.482     6.141
$0\Uoutport[31:0][8].out[0] (.names)                             0.261     6.402
Uoutport[8].D[0] (.latch)                                        0.000     6.402
data arrival time                                                          6.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[8].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.426


#Path 70
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][18].in[0] (.names)                             0.482     6.141
$0\Uoutport[31:0][18].out[0] (.names)                            0.261     6.402
Uoutport[18].D[0] (.latch)                                       0.000     6.402
data arrival time                                                          6.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[18].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.426


#Path 71
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][19].in[0] (.names)                             0.482     6.141
$0\Uoutport[31:0][19].out[0] (.names)                            0.261     6.402
Uoutport[19].D[0] (.latch)                                       0.000     6.402
data arrival time                                                          6.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[19].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.426


#Path 72
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][30].in[0] (.names)                             0.482     6.141
$0\Uoutport[31:0][30].out[0] (.names)                            0.261     6.402
Uoutport[30].D[0] (.latch)                                       0.000     6.402
data arrival time                                                          6.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[30].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.426


#Path 73
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][5].in[0] (.names)                              0.481     6.141
$0\Uoutport[31:0][5].out[0] (.names)                             0.261     6.402
Uoutport[5].D[0] (.latch)                                        0.000     6.402
data arrival time                                                          6.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[5].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.425


#Path 74
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][20].in[0] (.names)                             0.481     6.141
$0\Uoutport[31:0][20].out[0] (.names)                            0.261     6.402
Uoutport[20].D[0] (.latch)                                       0.000     6.402
data arrival time                                                          6.402

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[20].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.402
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.425


#Path 75
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Xoutport[31:0][12].in[0] (.names)                             0.477     6.137
$0\Xoutport[31:0][12].out[0] (.names)                            0.261     6.398
Xoutport[12].D[0] (.latch)                                       0.000     6.398
data arrival time                                                          6.398

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[12].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.422


#Path 76
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Youtport[31:0][1].in[0] (.names)                              0.477     6.137
$0\Youtport[31:0][1].out[0] (.names)                             0.261     6.398
Youtport[1].D[0] (.latch)                                        0.000     6.398
data arrival time                                                          6.398

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[1].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.422


#Path 77
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Xoutport[31:0][10].in[0] (.names)                             0.477     6.137
$0\Xoutport[31:0][10].out[0] (.names)                            0.261     6.398
Xoutport[10].D[0] (.latch)                                       0.000     6.398
data arrival time                                                          6.398

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[10].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.422


#Path 78
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Xoutport[31:0][9].in[0] (.names)                              0.477     6.137
$0\Xoutport[31:0][9].out[0] (.names)                             0.261     6.398
Xoutport[9].D[0] (.latch)                                        0.000     6.398
data arrival time                                                          6.398

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[9].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.398
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.422


#Path 79
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][3].in[0] (.names)                              0.473     6.132
$0\Uoutport[31:0][3].out[0] (.names)                             0.261     6.393
Uoutport[3].D[0] (.latch)                                        0.000     6.393
data arrival time                                                          6.393

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[3].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.417


#Path 80
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][13].in[0] (.names)                             0.473     6.132
$0\Uoutport[31:0][13].out[0] (.names)                            0.261     6.393
Uoutport[13].D[0] (.latch)                                       0.000     6.393
data arrival time                                                          6.393

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[13].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.417


#Path 81
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][14].in[0] (.names)                             0.473     6.132
$0\Uoutport[31:0][14].out[0] (.names)                            0.261     6.393
Uoutport[14].D[0] (.latch)                                       0.000     6.393
data arrival time                                                          6.393

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[14].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.393
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.417


#Path 82
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][7].in[0] (.names)                              0.411     6.071
$0\Uoutport[31:0][7].out[0] (.names)                             0.261     6.332
Uoutport[7].D[0] (.latch)                                        0.000     6.332
data arrival time                                                          6.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[7].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.356


#Path 83
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][27].in[0] (.names)                             0.411     6.071
$0\Uoutport[31:0][27].out[0] (.names)                            0.261     6.332
Uoutport[27].D[0] (.latch)                                       0.000     6.332
data arrival time                                                          6.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[27].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.356


#Path 84
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][29].in[0] (.names)                             0.411     6.071
$0\Uoutport[31:0][29].out[0] (.names)                            0.261     6.332
Uoutport[29].D[0] (.latch)                                       0.000     6.332
data arrival time                                                          6.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[29].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.356


#Path 85
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][31].in[0] (.names)                             0.411     6.071
$0\Uoutport[31:0][31].out[0] (.names)                            0.261     6.332
Uoutport[31].D[0] (.latch)                                       0.000     6.332
data arrival time                                                          6.332

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[31].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.332
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.356


#Path 86
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[2].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Youtport[31:0][2].in[0] (.names)                              0.410     6.069
$0\Youtport[31:0][2].out[0] (.names)                             0.261     6.330
Youtport[2].D[0] (.latch)                                        0.000     6.330
data arrival time                                                          6.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[2].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.354


#Path 87
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[8].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Xoutport[31:0][8].in[0] (.names)                              0.410     6.069
$0\Xoutport[31:0][8].out[0] (.names)                             0.261     6.330
Xoutport[8].D[0] (.latch)                                        0.000     6.330
data arrival time                                                          6.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[8].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.354


#Path 88
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[13].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Xoutport[31:0][13].in[0] (.names)                             0.410     6.069
$0\Xoutport[31:0][13].out[0] (.names)                            0.261     6.330
Xoutport[13].D[0] (.latch)                                       0.000     6.330
data arrival time                                                          6.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[13].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.354


#Path 89
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[11].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Xoutport[31:0][11].in[0] (.names)                             0.410     6.069
$0\Xoutport[31:0][11].out[0] (.names)                            0.261     6.330
Xoutport[11].D[0] (.latch)                                       0.000     6.330
data arrival time                                                          6.330

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[11].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.330
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.354


#Path 90
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Youtport[31:0][23].in[0] (.names)                             0.408     6.068
$0\Youtport[31:0][23].out[0] (.names)                            0.261     6.329
Youtport[23].D[0] (.latch)                                       0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[23].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 91
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Youtport[31:0][22].in[0] (.names)                             0.408     6.068
$0\Youtport[31:0][22].out[0] (.names)                            0.261     6.329
Youtport[22].D[0] (.latch)                                       0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[22].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 92
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][24].in[0] (.names)                             0.408     6.068
$0\Uoutport[31:0][24].out[0] (.names)                            0.261     6.329
Uoutport[24].D[0] (.latch)                                       0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[24].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 93
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][23].in[0] (.names)                             0.408     6.068
$0\Uoutport[31:0][23].out[0] (.names)                            0.261     6.329
Uoutport[23].D[0] (.latch)                                       0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[23].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 94
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][22].in[0] (.names)                             0.408     6.068
$0\Uoutport[31:0][22].out[0] (.names)                            0.261     6.329
Uoutport[22].D[0] (.latch)                                       0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[22].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 95
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][25].in[0] (.names)                             0.408     6.068
$0\Uoutport[31:0][25].out[0] (.names)                            0.261     6.329
Uoutport[25].D[0] (.latch)                                       0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[25].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 96
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[4].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Xoutport[31:0][4].in[0] (.names)                              0.408     6.068
$0\Xoutport[31:0][4].out[0] (.names)                             0.261     6.329
Xoutport[4].D[0] (.latch)                                        0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[4].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 97
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Xoutport[31:0][3].in[0] (.names)                              0.408     6.068
$0\Xoutport[31:0][3].out[0] (.names)                             0.261     6.329
Xoutport[3].D[0] (.latch)                                        0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport[3].clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 98
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][16].in[0] (.names)                             0.408     6.068
$0\Uoutport[31:0][16].out[0] (.names)                            0.261     6.329
Uoutport[16].D[0] (.latch)                                       0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[16].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 99
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Youtport[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Youtport[31:0][24].in[0] (.names)                             0.408     6.068
$0\Youtport[31:0][24].out[0] (.names)                            0.261     6.329
Youtport[24].D[0] (.latch)                                       0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport[24].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#Path 100
Startpoint: x_var[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
x_var[1].clk[0] (.latch)                                         0.042     0.042
x_var[1].Q[0] (.latch) [clock-to-output]                         0.124     0.166
$abc$2660$new_n655_.in[3] (.names)                               0.358     0.525
$abc$2660$new_n655_.out[0] (.names)                              0.261     0.786
$abc$2660$new_n654_.in[4] (.names)                               0.100     0.886
$abc$2660$new_n654_.out[0] (.names)                              0.261     1.147
$abc$2660$new_n653_.in[4] (.names)                               0.338     1.485
$abc$2660$new_n653_.out[0] (.names)                              0.261     1.746
$abc$2660$new_n652_.in[2] (.names)                               0.266     2.011
$abc$2660$new_n652_.out[0] (.names)                              0.261     2.272
$abc$2660$new_n651_.in[0] (.names)                               0.327     2.600
$abc$2660$new_n651_.out[0] (.names)                              0.261     2.861
$abc$2660$new_n650_.in[4] (.names)                               0.337     3.198
$abc$2660$new_n650_.out[0] (.names)                              0.261     3.459
$abc$2660$new_n649_.in[4] (.names)                               0.100     3.559
$abc$2660$new_n649_.out[0] (.names)                              0.261     3.820
$abc$2660$new_n648_.in[1] (.names)                               0.266     4.086
$abc$2660$new_n648_.out[0] (.names)                              0.261     4.347
$abc$2660$new_n647_.in[0] (.names)                               0.100     4.447
$abc$2660$new_n647_.out[0] (.names)                              0.261     4.708
$abc$2660$new_n646_.in[1] (.names)                               0.330     5.038
$abc$2660$new_n646_.out[0] (.names)                              0.261     5.299
$abc$2660$new_n685_.in[0] (.names)                               0.100     5.399
$abc$2660$new_n685_.out[0] (.names)                              0.261     5.660
$0\Uoutport[31:0][28].in[0] (.names)                             0.408     6.068
$0\Uoutport[31:0][28].out[0] (.names)                            0.261     6.329
Uoutport[28].D[0] (.latch)                                       0.000     6.329
data arrival time                                                          6.329

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport[28].clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.329
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.352


#End of timing report
