<stg><name>two_complement_adder_Pipeline_VITIS_LOOP_8_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %b_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %b_load

]]></Node>
<StgValue><ssdm name="b_load_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %a_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %a_load

]]></Node>
<StgValue><ssdm name="a_load_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln55 = store i4 7, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %carry = phi i1 %carry_1, void %for.inc.split, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:1 %i_2 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_2, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln8 = br i1 %tmp, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:0 %zext_ln8 = zext i4 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln7"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln7 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:4 %trunc_ln9 = trunc i4 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="3">
<![CDATA[
for.inc.split:5 %zext_ln9 = zext i3 %trunc_ln9

]]></Node>
<StgValue><ssdm name="zext_ln9"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:6 %lshr_ln9 = lshr i8 %a_load_read, i8 %zext_ln9

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8">
<![CDATA[
for.inc.split:7 %trunc_ln9_1 = trunc i8 %lshr_ln9

]]></Node>
<StgValue><ssdm name="trunc_ln9_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.split:8 %lshr_ln9_1 = lshr i8 %b_load_read, i8 %zext_ln9

]]></Node>
<StgValue><ssdm name="lshr_ln9_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8">
<![CDATA[
for.inc.split:9 %trunc_ln9_2 = trunc i8 %lshr_ln9_1

]]></Node>
<StgValue><ssdm name="trunc_ln9_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:10 %xor_ln9 = xor i1 %trunc_ln9_1, i1 %trunc_ln9_2

]]></Node>
<StgValue><ssdm name="xor_ln9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:11 %sum_bit = xor i1 %xor_ln9, i1 %carry

]]></Node>
<StgValue><ssdm name="sum_bit"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %temp_sum_addr = getelementptr i1 %temp_sum, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="temp_sum_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="4">
<![CDATA[
for.inc.split:13 %store_ln10 = store i1 %sum_bit, i4 %temp_sum_addr

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:14 %and_ln11 = and i1 %trunc_ln9_1, i1 %trunc_ln9_2

]]></Node>
<StgValue><ssdm name="and_ln11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:15 %and_ln11_1 = and i1 %xor_ln9, i1 %carry

]]></Node>
<StgValue><ssdm name="and_ln11_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:16 %carry_1 = or i1 %and_ln11_1, i1 %and_ln11

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:17 %add_ln8 = add i4 %i_2, i4 15

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:18 %store_ln55 = store i4 %add_ln8, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:19 %br_ln8 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end.exitStub:0 %write_ln11 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %carry_out, i1 %carry

]]></Node>
<StgValue><ssdm name="write_ln11"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
for.end.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="a_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a_load"/></StgValue>
</port>
<port id="42" name="b_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="b_load"/></StgValue>
</port>
<port id="43" name="temp_sum" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="temp_sum"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="44" name="carry_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="carry_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="46" from="StgValue_45" to="i" fromId="45" toId="4">
</dataflow>
<dataflow id="48" from="_ssdm_op_Read.ap_auto.i8" to="b_load_read" fromId="47" toId="5">
</dataflow>
<dataflow id="49" from="b_load" to="b_load_read" fromId="42" toId="5">
</dataflow>
<dataflow id="50" from="_ssdm_op_Read.ap_auto.i8" to="a_load_read" fromId="47" toId="6">
</dataflow>
<dataflow id="51" from="a_load" to="a_load_read" fromId="41" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_52" to="store_ln55" fromId="52" toId="7">
</dataflow>
<dataflow id="54" from="i" to="store_ln55" fromId="4" toId="7">
</dataflow>
<dataflow id="55" from="carry_1" to="carry" fromId="29" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="56" from="br_ln8" to="carry" fromId="32" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="58" from="StgValue_57" to="carry" fromId="57" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="59" from="br_ln0" to="carry" fromId="8" toId="9">
</dataflow>
<dataflow id="60" from="i" to="i_2" fromId="4" toId="10">
</dataflow>
<dataflow id="62" from="_ssdm_op_BitSelect.i1.i4.i32" to="tmp" fromId="61" toId="11">
</dataflow>
<dataflow id="63" from="i_2" to="tmp" fromId="10" toId="11">
</dataflow>
<dataflow id="65" from="StgValue_64" to="tmp" fromId="64" toId="11">
</dataflow>
<dataflow id="66" from="tmp" to="br_ln8" fromId="11" toId="12">
</dataflow>
<dataflow id="67" from="i_2" to="zext_ln8" fromId="10" toId="13">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln7" fromId="68" toId="14">
</dataflow>
<dataflow id="71" from="StgValue_70" to="specpipeline_ln7" fromId="70" toId="14">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specpipeline_ln7" fromId="72" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_72" to="specpipeline_ln7" fromId="72" toId="14">
</dataflow>
<dataflow id="75" from="StgValue_72" to="specpipeline_ln7" fromId="72" toId="14">
</dataflow>
<dataflow id="77" from="empty_0" to="specpipeline_ln7" fromId="76" toId="14">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln7" fromId="78" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_80" to="speclooptripcount_ln7" fromId="80" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_80" to="speclooptripcount_ln7" fromId="80" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_80" to="speclooptripcount_ln7" fromId="80" toId="15">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="84" toId="16">
</dataflow>
<dataflow id="87" from="empty_3" to="specloopname_ln8" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="i_2" to="trunc_ln9" fromId="10" toId="17">
</dataflow>
<dataflow id="89" from="trunc_ln9" to="zext_ln9" fromId="17" toId="18">
</dataflow>
<dataflow id="90" from="a_load_read" to="lshr_ln9" fromId="6" toId="19">
</dataflow>
<dataflow id="91" from="zext_ln9" to="lshr_ln9" fromId="18" toId="19">
</dataflow>
<dataflow id="92" from="lshr_ln9" to="trunc_ln9_1" fromId="19" toId="20">
</dataflow>
<dataflow id="93" from="b_load_read" to="lshr_ln9_1" fromId="5" toId="21">
</dataflow>
<dataflow id="94" from="zext_ln9" to="lshr_ln9_1" fromId="18" toId="21">
</dataflow>
<dataflow id="95" from="lshr_ln9_1" to="trunc_ln9_2" fromId="21" toId="22">
</dataflow>
<dataflow id="96" from="trunc_ln9_1" to="xor_ln9" fromId="20" toId="23">
</dataflow>
<dataflow id="97" from="trunc_ln9_2" to="xor_ln9" fromId="22" toId="23">
</dataflow>
<dataflow id="98" from="xor_ln9" to="sum_bit" fromId="23" toId="24">
</dataflow>
<dataflow id="99" from="carry" to="sum_bit" fromId="9" toId="24">
</dataflow>
<dataflow id="100" from="temp_sum" to="temp_sum_addr" fromId="43" toId="25">
</dataflow>
<dataflow id="102" from="StgValue_101" to="temp_sum_addr" fromId="101" toId="25">
</dataflow>
<dataflow id="103" from="zext_ln8" to="temp_sum_addr" fromId="13" toId="25">
</dataflow>
<dataflow id="104" from="sum_bit" to="store_ln10" fromId="24" toId="26">
</dataflow>
<dataflow id="105" from="temp_sum_addr" to="store_ln10" fromId="25" toId="26">
</dataflow>
<dataflow id="106" from="trunc_ln9_1" to="and_ln11" fromId="20" toId="27">
</dataflow>
<dataflow id="107" from="trunc_ln9_2" to="and_ln11" fromId="22" toId="27">
</dataflow>
<dataflow id="108" from="xor_ln9" to="and_ln11_1" fromId="23" toId="28">
</dataflow>
<dataflow id="109" from="carry" to="and_ln11_1" fromId="9" toId="28">
</dataflow>
<dataflow id="110" from="and_ln11_1" to="carry_1" fromId="28" toId="29">
</dataflow>
<dataflow id="111" from="and_ln11" to="carry_1" fromId="27" toId="29">
</dataflow>
<dataflow id="112" from="i_2" to="add_ln8" fromId="10" toId="30">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln8" fromId="113" toId="30">
</dataflow>
<dataflow id="115" from="add_ln8" to="store_ln55" fromId="30" toId="31">
</dataflow>
<dataflow id="116" from="i" to="store_ln55" fromId="4" toId="31">
</dataflow>
<dataflow id="118" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln11" fromId="117" toId="33">
</dataflow>
<dataflow id="119" from="carry_out" to="write_ln11" fromId="44" toId="33">
</dataflow>
<dataflow id="120" from="carry" to="write_ln11" fromId="9" toId="33">
</dataflow>
<dataflow id="121" from="tmp" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
