{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745982507402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745982507402 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 11:08:27 2025 " "Processing started: Wed Apr 30 11:08:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745982507402 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982507402 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi -c spi " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi -c spi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982507403 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745982507872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745982507872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/spi_platform_designer.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/spi_platform_designer.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer " "Found entity 1: spi_platform_designer" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_irq_mapper " "Found entity 1: spi_platform_designer_irq_mapper" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0 " "Found entity 1: spi_platform_designer_mm_interconnect_0" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: spi_platform_designer_mm_interconnect_0_avalon_st_adapter" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_mux_001 " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_mux_001" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514718 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_mux " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_mux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_rsp_demux_002 " "Found entity 1: spi_platform_designer_mm_interconnect_0_rsp_demux_002" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_mux_002 " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_mux_002" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_mux " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_mux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_demux_001 " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_demux_001" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_cmd_demux " "Found entity 1: spi_platform_designer_mm_interconnect_0_cmd_demux" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745982514737 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745982514737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_004_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_004_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514738 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router_004 " "Found entity 2: spi_platform_designer_mm_interconnect_0_router_004" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745982514740 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745982514740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_002_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_002_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514741 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router_002 " "Found entity 2: spi_platform_designer_mm_interconnect_0_router_002" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745982514743 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745982514743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_001_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_001_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514744 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router_001 " "Found entity 2: spi_platform_designer_mm_interconnect_0_router_001" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel spi_platform_designer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745982514746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel spi_platform_designer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at spi_platform_designer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1745982514746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_mm_interconnect_0_router_default_decode " "Found entity 1: spi_platform_designer_mm_interconnect_0_router_default_decode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514746 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_mm_interconnect_0_router " "Found entity 2: spi_platform_designer_mm_interconnect_0_router" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_RAM " "Found entity 1: spi_platform_designer_RAM" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS " "Found entity 1: spi_platform_designer_NIOS" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_register_bank_a_module " "Found entity 1: spi_platform_designer_NIOS_cpu_register_bank_a_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "2 spi_platform_designer_NIOS_cpu_register_bank_b_module " "Found entity 2: spi_platform_designer_NIOS_cpu_register_bank_b_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "3 spi_platform_designer_NIOS_cpu_nios2_oci_debug " "Found entity 3: spi_platform_designer_NIOS_cpu_nios2_oci_debug" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_platform_designer_NIOS_cpu_nios2_oci_break " "Found entity 4: spi_platform_designer_NIOS_cpu_nios2_oci_break" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_platform_designer_NIOS_cpu_nios2_oci_xbrk " "Found entity 5: spi_platform_designer_NIOS_cpu_nios2_oci_xbrk" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "6 spi_platform_designer_NIOS_cpu_nios2_oci_dbrk " "Found entity 6: spi_platform_designer_NIOS_cpu_nios2_oci_dbrk" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "7 spi_platform_designer_NIOS_cpu_nios2_oci_itrace " "Found entity 7: spi_platform_designer_NIOS_cpu_nios2_oci_itrace" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "8 spi_platform_designer_NIOS_cpu_nios2_oci_td_mode " "Found entity 8: spi_platform_designer_NIOS_cpu_nios2_oci_td_mode" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "9 spi_platform_designer_NIOS_cpu_nios2_oci_dtrace " "Found entity 9: spi_platform_designer_NIOS_cpu_nios2_oci_dtrace" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "10 spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "11 spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "12 spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "13 spi_platform_designer_NIOS_cpu_nios2_oci_fifo " "Found entity 13: spi_platform_designer_NIOS_cpu_nios2_oci_fifo" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "14 spi_platform_designer_NIOS_cpu_nios2_oci_pib " "Found entity 14: spi_platform_designer_NIOS_cpu_nios2_oci_pib" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "15 spi_platform_designer_NIOS_cpu_nios2_oci_im " "Found entity 15: spi_platform_designer_NIOS_cpu_nios2_oci_im" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "16 spi_platform_designer_NIOS_cpu_nios2_performance_monitors " "Found entity 16: spi_platform_designer_NIOS_cpu_nios2_performance_monitors" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "17 spi_platform_designer_NIOS_cpu_nios2_avalon_reg " "Found entity 17: spi_platform_designer_NIOS_cpu_nios2_avalon_reg" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "18 spi_platform_designer_NIOS_cpu_ociram_sp_ram_module " "Found entity 18: spi_platform_designer_NIOS_cpu_ociram_sp_ram_module" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "19 spi_platform_designer_NIOS_cpu_nios2_ocimem " "Found entity 19: spi_platform_designer_NIOS_cpu_nios2_ocimem" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "20 spi_platform_designer_NIOS_cpu_nios2_oci " "Found entity 20: spi_platform_designer_NIOS_cpu_nios2_oci" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""} { "Info" "ISGN_ENTITY_NAME" "21 spi_platform_designer_NIOS_cpu " "Found entity 21: spi_platform_designer_NIOS_cpu" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_debug_slave_sysclk " "Found entity 1: spi_platform_designer_NIOS_cpu_debug_slave_sysclk" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_debug_slave_tck " "Found entity 1: spi_platform_designer_NIOS_cpu_debug_slave_tck" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_debug_slave_wrapper " "Found entity 1: spi_platform_designer_NIOS_cpu_debug_slave_wrapper" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_nios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_NIOS_cpu_test_bench " "Found entity 1: spi_platform_designer_NIOS_cpu_test_bench" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_led.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_LED " "Found entity 1: spi_platform_designer_LED" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_LED.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_LED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_SPI_CS " "Found entity 1: spi_platform_designer_ESC_SPI_CS" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_SPI " "Found entity 1: spi_platform_designer_ESC_SPI" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_eepdone_input.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_platform_designer/synthesis/submodules/spi_platform_designer_esc_eepdone_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_platform_designer_ESC_EEPDONE_INPUT " "Found entity 1: spi_platform_designer_ESC_EEPDONE_INPUT" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_EEPDONE_INPUT.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_EEPDONE_INPUT.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "heartbeat_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file heartbeat_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 heartbeat_ip " "Found entity 1: heartbeat_ip" {  } { { "heartbeat_ip.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/heartbeat_ip.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi.v 1 1 " "Found 1 design units, including 1 entities, in source file spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982514814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982514814 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi " "Elaborating entity \"spi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745982514943 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "unused_pin_l6 spi.v(7) " "Output port \"unused_pin_l6\" at spi.v(7) has no driver" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1745982514944 "|spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat_ip heartbeat_ip:u0 " "Elaborating entity \"heartbeat_ip\" for hierarchy \"heartbeat_ip:u0\"" {  } { { "spi.v" "u0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982514958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer spi_platform_designer:u1 " "Elaborating entity \"spi_platform_designer\" for hierarchy \"spi_platform_designer:u1\"" {  } { { "spi.v" "u1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982514975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_EEPDONE_INPUT spi_platform_designer:u1\|spi_platform_designer_ESC_EEPDONE_INPUT:esc_eepdone_input " "Elaborating entity \"spi_platform_designer_ESC_EEPDONE_INPUT\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_EEPDONE_INPUT:esc_eepdone_input\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_eepdone_input" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_SPI spi_platform_designer:u1\|spi_platform_designer_ESC_SPI:esc_spi " "Elaborating entity \"spi_platform_designer_ESC_SPI\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_SPI:esc_spi\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_spi" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_ESC_SPI_CS spi_platform_designer:u1\|spi_platform_designer_ESC_SPI_CS:esc_spi_cs " "Elaborating entity \"spi_platform_designer_ESC_SPI_CS\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_ESC_SPI_CS:esc_spi_cs\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "esc_spi_cs" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_LED spi_platform_designer:u1\|spi_platform_designer_LED:led " "Elaborating entity \"spi_platform_designer_LED\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_LED:led\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "led" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS spi_platform_designer:u1\|spi_platform_designer_NIOS:nios " "Elaborating entity \"spi_platform_designer_NIOS\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "nios" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu " "Elaborating entity \"spi_platform_designer_NIOS_cpu\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" "cpu" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_test_bench spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_test_bench:the_spi_platform_designer_NIOS_cpu_test_bench " "Elaborating entity \"spi_platform_designer_NIOS_cpu_test_bench\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_test_bench:the_spi_platform_designer_NIOS_cpu_test_bench\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_test_bench" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_register_bank_a_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a " "Elaborating entity \"spi_platform_designer_NIOS_cpu_register_bank_a_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_register_bank_a" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 4082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515402 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745982515402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vlc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vlc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vlc1 " "Found entity 1: altsyncram_vlc1" {  } { { "db/altsyncram_vlc1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_vlc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982515512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982515512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vlc1 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated " "Elaborating entity \"altsyncram_vlc1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vlc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_register_bank_b_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_b_module:spi_platform_designer_NIOS_cpu_register_bank_b " "Elaborating entity \"spi_platform_designer_NIOS_cpu_register_bank_b_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_register_bank_b_module:spi_platform_designer_NIOS_cpu_register_bank_b\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_register_bank_b" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 4100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 4596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_debug spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_debug\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_debug" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_debug:the_spi_platform_designer_NIOS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515647 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745982515647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_break spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_break:the_spi_platform_designer_NIOS_cpu_nios2_oci_break " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_break\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_break:the_spi_platform_designer_NIOS_cpu_nios2_oci_break\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_break" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_xbrk spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_xbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_xbrk " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_xbrk\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_xbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_xbrk\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_xbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_dbrk spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_dbrk " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_dbrk\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dbrk:the_spi_platform_designer_NIOS_cpu_nios2_oci_dbrk\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_dbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_itrace spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_itrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_itrace\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_itrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_dtrace spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_td_mode spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\|spi_platform_designer_NIOS_cpu_nios2_oci_td_mode:spi_platform_designer_NIOS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_td_mode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_dtrace:the_spi_platform_designer_NIOS_cpu_nios2_oci_dtrace\|spi_platform_designer_NIOS_cpu_nios2_oci_td_mode:spi_platform_designer_NIOS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_fifo spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_fifo\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt:the_spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt:the_spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo\|spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc:the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 1585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_pib spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_pib:the_spi_platform_designer_NIOS_cpu_nios2_oci_pib " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_pib\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_pib:the_spi_platform_designer_NIOS_cpu_nios2_oci_pib\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_pib" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_oci_im spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_im:the_spi_platform_designer_NIOS_cpu_nios2_oci_im " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_oci_im\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_oci_im:the_spi_platform_designer_NIOS_cpu_nios2_oci_im\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_oci_im" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_avalon_reg spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_avalon_reg:the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_avalon_reg\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_avalon_reg:the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_nios2_ocimem spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem " "Elaborating entity \"spi_platform_designer_NIOS_cpu_nios2_ocimem\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_nios2_ocimem" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_ociram_sp_ram_module spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram " "Elaborating entity \"spi_platform_designer_NIOS_cpu_ociram_sp_ram_module\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "spi_platform_designer_NIOS_cpu_ociram_sp_ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2177 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982515980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982515980 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2177 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745982515980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_3c71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982516018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982516018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem\|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_debug_slave_wrapper spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper " "Elaborating entity \"spi_platform_designer_NIOS_cpu_debug_slave_wrapper\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_debug_slave_tck spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_tck:the_spi_platform_designer_NIOS_cpu_debug_slave_tck " "Elaborating entity \"spi_platform_designer_NIOS_cpu_debug_slave_tck\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_tck:the_spi_platform_designer_NIOS_cpu_debug_slave_tck\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "the_spi_platform_designer_NIOS_cpu_debug_slave_tck" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_NIOS_cpu_debug_slave_sysclk spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_sysclk:the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk " "Elaborating entity \"spi_platform_designer_NIOS_cpu_debug_slave_sysclk\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|spi_platform_designer_NIOS_cpu_debug_slave_sysclk:the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "spi_platform_designer_NIOS_cpu_debug_slave_phy" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516124 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516138 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745982516138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_NIOS:nios\|spi_platform_designer_NIOS_cpu:cpu\|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci\|spi_platform_designer_NIOS_cpu_debug_slave_wrapper:the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:spi_platform_designer_NIOS_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_RAM spi_platform_designer:u1\|spi_platform_designer_RAM:ram " "Elaborating entity \"spi_platform_designer_RAM\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "ram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex " "Parameter \"init_file\" = \"C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745982516913 ""}  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745982516913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftr1 " "Found entity 1: altsyncram_ftr1" {  } { { "db/altsyncram_ftr1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_ftr1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982516967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982516967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftr1 spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ftr1:auto_generated " "Elaborating entity \"altsyncram_ftr1\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ftr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982516968 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "spi_platform_designer_RAM.hex 1280 10 " "Width of data items in \"spi_platform_designer_RAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1280 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 spi_platform_designer_RAM.hex " "Data at line (2) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1745982517017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 spi_platform_designer_RAM.hex " "Data at line (3) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1745982517017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 spi_platform_designer_RAM.hex " "Data at line (4) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1745982517017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 spi_platform_designer_RAM.hex " "Data at line (5) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1745982517017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 spi_platform_designer_RAM.hex " "Data at line (6) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1745982517017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 spi_platform_designer_RAM.hex " "Data at line (7) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1745982517017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 spi_platform_designer_RAM.hex " "Data at line (8) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1745982517017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 spi_platform_designer_RAM.hex " "Data at line (9) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1745982517017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 spi_platform_designer_RAM.hex " "Data at line (10) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1745982517017 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 spi_platform_designer_RAM.hex " "Data at line (11) of memory initialization file \"spi_platform_designer_RAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1745982517017 ""}  } { { "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/software/NIOS_Project/mem_init/spi_platform_designer_RAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1745982517017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_csa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_csa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_csa " "Found entity 1: decode_csa" {  } { { "db/decode_csa.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/decode_csa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982517178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982517178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_csa spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ftr1:auto_generated\|decode_csa:decode3 " "Elaborating entity \"decode_csa\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ftr1:auto_generated\|decode_csa:decode3\"" {  } { { "db/altsyncram_ftr1.tdf" "decode3" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_ftr1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9ob " "Found entity 1: mux_9ob" {  } { { "db/mux_9ob.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/mux_9ob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982517229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982517229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9ob spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ftr1:auto_generated\|mux_9ob:mux2 " "Elaborating entity \"mux_9ob\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ftr1:auto_generated\|mux_9ob:mux2\"" {  } { { "db/altsyncram_ftr1.tdf" "mux2" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/altsyncram_ftr1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "mm_interconnect_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_data_master_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_data_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_instruction_master_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_instruction_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_debug_mem_slave_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_debug_mem_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "ram_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_cs_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_cs_s1_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "esc_spi_cs_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:esc_spi_spi_control_port_translator\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "esc_spi_spi_control_port_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_data_master_agent\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_data_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_instruction_master_agent\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_instruction_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_debug_mem_slave_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios_debug_mem_slave_agent_rsp_fifo\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "nios_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router\|spi_platform_designer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router:router\|spi_platform_designer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_001 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_001\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_001_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001\|spi_platform_designer_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_001_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_001:router_001\|spi_platform_designer_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_002 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_002\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_002_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002\|spi_platform_designer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_002:router_002\|spi_platform_designer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_004 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_004\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "router_004" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_router_004_default_decode spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004\|spi_platform_designer_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_router_004_default_decode\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_router_004:router_004\|spi_platform_designer_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_demux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_demux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_demux_001 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_demux_001\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982517976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_mux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_mux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_cmd_mux_002 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_cmd_mux_002\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_demux_002 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_demux_002\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_mux spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_mux\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_rsp_mux_001 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_rsp_mux_001\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_avalon_st_adapter spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0.v" 2421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_mm_interconnect_0:mm_interconnect_0\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|spi_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_platform_designer_irq_mapper spi_platform_designer:u1\|spi_platform_designer_irq_mapper:irq_mapper " "Elaborating entity \"spi_platform_designer_irq_mapper\" for hierarchy \"spi_platform_designer:u1\|spi_platform_designer_irq_mapper:irq_mapper\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "irq_mapper" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller spi_platform_designer:u1\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"spi_platform_designer:u1\|altera_reset_controller:rst_controller\"" {  } { { "spi_platform_designer/synthesis/spi_platform_designer.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/spi_platform_designer.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"spi_platform_designer:u1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "spi_platform_designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982518312 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1745982519311 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.30.11:08:41 Progress: Loading sldb1edb0b4/alt_sld_fab_wrapper_hw.tcl " "2025.04.30.11:08:41 Progress: Loading sldb1edb0b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982522008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982524571 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982524668 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982529008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982529128 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982529251 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982529383 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982529393 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982529395 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1745982530066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb1edb0b4/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982530308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982530308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982530404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982530404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982530407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982530407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982530468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982530468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982530563 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982530563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982530563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/db/ip/sldb1edb0b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745982530624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982530624 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1745982534000 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 355 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 245 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 133 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI_CS.v" 58 -1 0 } } { "spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_ESC_SPI.v" 255 -1 0 } } { "spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2899 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3899 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 3521 -1 0 } } { "spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/spi_platform_designer_NIOS_cpu.v" 2120 -1 0 } } { "spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1745982534095 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1745982534095 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "unused_pin_l6 GND " "Pin \"unused_pin_l6\" is stuck at GND" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745982534761 "|spi|unused_pin_l6"} { "Warning" "WMLS_MLS_STUCK_PIN" "unused_pin_p2 VCC " "Pin \"unused_pin_p2\" is stuck at VCC" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745982534761 "|spi|unused_pin_p2"} { "Warning" "WMLS_MLS_STUCK_PIN" "unused_pin_p1 VCC " "Pin \"unused_pin_p1\" is stuck at VCC" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745982534761 "|spi|unused_pin_p1"} { "Warning" "WMLS_MLS_STUCK_PIN" "unused_pin_r2 VCC " "Pin \"unused_pin_r2\" is stuck at VCC" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1745982534761 "|spi|unused_pin_r2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1745982534761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982534939 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745982536296 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1745982536378 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1745982536378 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982536525 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/output_files/spi.map.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/output_files/spi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982537251 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745982539829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745982539829 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reserved_reset_n " "No output dependent on input pin \"reserved_reset_n\"" {  } { { "spi.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/Code/SPI_4_Wire_Serial_Intel_FPGA_IP/spi.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745982540226 "|spi|reserved_reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745982540226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1991 " "Implemented 1991 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745982540227 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745982540227 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1811 " "Implemented 1811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745982540227 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745982540227 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745982540227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4920 " "Peak virtual memory: 4920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745982540296 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 30 11:09:00 2025 " "Processing ended: Wed Apr 30 11:09:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745982540296 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745982540296 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745982540296 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745982540296 ""}
