{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543355590795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543355590802 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 16:53:10 2018 " "Processing started: Tue Nov 27 16:53:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543355590802 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355590802 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sokoban -c vga_in " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sokoban -c vga_in" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355590802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543355593810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543355593811 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "bgm audio.v(21) " "Verilog Module Declaration warning at audio.v(21): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"bgm\"" {  } { { "audio/audio.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v" 21 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543355614651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 bgm " "Found entity 1: bgm" {  } { { "audio/audio.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/audio.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355614666 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "continue game_control.v(28) " "Verilog HDL Declaration warning at game_control.v(28): \"continue\" is SystemVerilog-2005 keyword" {  } { { "game_control.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v" 28 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1543355614689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_control.v 1 1 " "Found 1 design units, including 1 entities, in source file game_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_control " "Found entity 1: game_control" {  } { { "game_control.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/game_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355614701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355614734 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "continue connect.v(44) " "Verilog HDL Declaration warning at connect.v(44): \"continue\" is SystemVerilog-2005 keyword" {  } { { "connect.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/connect.v" 44 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1543355614755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "connect.v 1 1 " "Found 1 design units, including 1 entities, in source file connect.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_connect " "Found entity 1: game_connect" {  } { { "connect.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/connect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355614764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_stage.v 3 3 " "Found 3 design units, including 3 entities, in source file select_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_connect " "Found entity 1: select_connect" {  } { { "select_stage.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614809 ""} { "Info" "ISGN_ENTITY_NAME" "2 select_control " "Found entity 2: select_control" {  } { { "select_stage.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614809 ""} { "Info" "ISGN_ENTITY_NAME" "3 select_data " "Found entity 3: select_data" {  } { { "select_stage.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/select_stage.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355614809 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"AUD_ADCDAT\";  expecting \")\" vga_in.v(31) " "Verilog HDL syntax error at vga_in.v(31) near text: \"AUD_ADCDAT\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vga_in.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543355614820 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting a direction vga_in.v(41) " "Verilog HDL syntax error at vga_in.v(41) near text: \")\";  expecting a direction. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "vga_in.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v" 41 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543355614821 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "vga_in vga_in.v(1) " "Ignored design unit \"vga_in\" at vga_in.v(1) due to previous errors" {  } { { "vga_in.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543355614822 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "HEX_Display vga_in.v(250) " "Ignored design unit \"HEX_Display\" at vga_in.v(250) due to previous errors" {  } { { "vga_in.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_in.v" 250 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543355614823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_in.v 0 0 " "Found 0 design units, including 0 entities, in source file vga_in.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355614824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reading.v 16 16 " "Found 16 design units, including 16 entities, in source file reading.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_title " "Found entity 1: read_title" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "2 read_ins " "Found entity 2: read_ins" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "3 read_clear " "Found entity 3: read_clear" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "4 read_select " "Found entity 4: read_select" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "5 read_arena_0 " "Found entity 5: read_arena_0" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "6 read_arena_1 " "Found entity 6: read_arena_1" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "7 read_arena_2 " "Found entity 7: read_arena_2" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "8 read_arena_3 " "Found entity 8: read_arena_3" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "9 read_arena_4 " "Found entity 9: read_arena_4" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "10 read_arena_5 " "Found entity 10: read_arena_5" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "11 read_arena_6 " "Found entity 11: read_arena_6" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "12 read_arena_7 " "Found entity 12: read_arena_7" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "13 draw_player " "Found entity 13: draw_player" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "14 draw_box " "Found entity 14: draw_box" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "15 draw_path " "Found entity 15: draw_path" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""} { "Info" "ISGN_ENTITY_NAME" "16 draw_dest " "Found entity 16: draw_dest" {  } { { "reading.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/reading.v" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355614955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file my_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_keyboard " "Found entity 1: my_keyboard" {  } { { "my_keyboard.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/my_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355614985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355614985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/map_config.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/map_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_config " "Found entity 1: map_config" {  } { { "ram/map_config.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/map_config.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/arena0_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/arena0_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 arena0_map " "Found entity 1: arena0_map" {  } { { "ram/arena0_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena0_map.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/arena1_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/arena1_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 arena1_map " "Found entity 1: arena1_map" {  } { { "ram/arena1_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena1_map.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/arena2_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/arena2_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 arena2_map " "Found entity 1: arena2_map" {  } { { "ram/arena2_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena2_map.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/arena3_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/arena3_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 arena3_map " "Found entity 1: arena3_map" {  } { { "ram/arena3_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena3_map.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/arena4_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/arena4_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 arena4_map " "Found entity 1: arena4_map" {  } { { "ram/arena4_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena4_map.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/arena5_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/arena5_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 arena5_map " "Found entity 1: arena5_map" {  } { { "ram/arena5_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena5_map.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/arena6_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/arena6_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 arena6_map " "Found entity 1: arena6_map" {  } { { "ram/arena6_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena6_map.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/arena7_map.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/arena7_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 arena7_map " "Found entity 1: arena7_map" {  } { { "ram/arena7_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/arena7_map.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/title_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/title_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_ram " "Found entity 1: title_ram" {  } { { "ram/title_ram.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/title_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ins_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/ins_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ins_ram " "Found entity 1: ins_ram" {  } { { "ram/ins_ram.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/ins_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/clear_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/clear_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 clear_ram " "Found entity 1: clear_ram" {  } { { "ram/clear_ram.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/clear_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/select_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/select_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_ram " "Found entity 1: select_ram" {  } { { "ram/select_ram.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/select_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/player_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/player_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 player_ram " "Found entity 1: player_ram" {  } { { "ram/player_ram.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/player_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/path_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/path_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 path_ram " "Found entity 1: path_ram" {  } { { "ram/path_ram.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/path_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/dest_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/dest_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dest_ram " "Found entity 1: dest_ram" {  } { { "ram/dest_ram.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/dest_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/box_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram/box_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 box_ram " "Found entity 1: box_ram" {  } { { "ram/box_ram.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram/box_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "audio/avconf/I2C_Controller.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "audio/avconf/avconf.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "audio/Audio_Controller/Audio_Controller.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "audio/Audio_Controller/Audio_Clock.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "audio/Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "audio/Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "audio/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "audio/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/zero_on.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/zero_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_on " "Found entity 1: zero_on" {  } { { "ram2/zero_on.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_on.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/zero_off.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/zero_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_off " "Found entity 1: zero_off" {  } { { "ram2/zero_off.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/zero_off.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/one_on.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/one_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_on " "Found entity 1: one_on" {  } { { "ram2/one_on.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_on.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/one_off.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/one_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_off " "Found entity 1: one_off" {  } { { "ram2/one_off.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/one_off.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/two_on.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/two_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_on " "Found entity 1: two_on" {  } { { "ram2/two_on.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_on.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/two_off.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/two_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_off " "Found entity 1: two_off" {  } { { "ram2/two_off.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/two_off.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/three_on.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/three_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_on " "Found entity 1: three_on" {  } { { "ram2/three_on.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_on.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/three_off.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/three_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_off " "Found entity 1: three_off" {  } { { "ram2/three_off.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/three_off.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/four_on.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/four_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_on " "Found entity 1: four_on" {  } { { "ram2/four_on.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_on.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355615999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355615999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/four_off.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/four_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_off " "Found entity 1: four_off" {  } { { "ram2/four_off.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/four_off.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355616025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355616025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/five_on.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/five_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_on " "Found entity 1: five_on" {  } { { "ram2/five_on.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_on.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355616048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355616048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/five_off.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/five_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 five_off " "Found entity 1: five_off" {  } { { "ram2/five_off.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/five_off.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355616070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355616070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/six_on.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/six_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 six_on " "Found entity 1: six_on" {  } { { "ram2/six_on.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_on.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355616093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355616093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/six_off.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/six_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 six_off " "Found entity 1: six_off" {  } { { "ram2/six_off.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/six_off.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355616117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355616117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/seven_on.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/seven_on.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_on " "Found entity 1: seven_on" {  } { { "ram2/seven_on.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_on.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355616140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355616140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2/seven_off.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2/seven_off.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_off " "Found entity 1: seven_off" {  } { { "ram2/seven_off.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/ram2/seven_off.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355616165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355616165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/left.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/left.v" { { "Info" "ISGN_ENTITY_NAME" "1 left " "Found entity 1: left" {  } { { "audio/left.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/left.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355616189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355616189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio/right.v 1 1 " "Found 1 design units, including 1 entities, in source file audio/right.v" { { "Info" "ISGN_ENTITY_NAME" "1 right " "Found entity 1: right" {  } { { "audio/right.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241/Project_try3/audio/right.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543355616212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355616212 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543355617657 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 16:53:37 2018 " "Processing ended: Tue Nov 27 16:53:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543355617657 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543355617657 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:54 " "Total CPU time (on all processors): 00:00:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543355617657 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355617657 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543355618543 ""}
