# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Transmission.srcs/sources_1/new/ethernet_Controller_src.vhd" \
"../../../../Transmission.srcs/sim_1/new/test_transmission_ethernet.vhd" \

# Do not sort compile order
nosort
