--------------- Build Started: 11/21/2022 03:33:34 Project: Blueth_Pot, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\gianm\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\gianm\Desktop\A.A. 2022-2023\LAB+\PROGETTO+\project files\psoc\WorkspaceTest\Blueth_Pot.cydsn\Blueth_Pot.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\gianm\Desktop\A.A. 2022-2023\LAB+\PROGETTO+\project files\psoc\WorkspaceTest\Blueth_Pot.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Info: apr.M0002: Analog signal "\ADC_Pot:Net_35\" is connected to one terminal only. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 11/21/2022 03:33:46 ---------------
