# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../fft.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../fft.srcs/sources_1/bd/system/ipshared/5bb9/hdl/verilog" --include "../../../../fft.srcs/sources_1/bd/system/ipshared/e4d1/hdl" --include "/mnt/hd_ext/Xilinx/Vivado/2018.2/data/xilinx_vip/include" \
"../../../../fft.srcs/sources_1/ip/extra_mem_0/sim/extra_mem_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
