INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.sim/sim_1/synth/func/xsim/top_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verliog/RV32I/RV32I.srcs/sources_1/new/instr_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_memory
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'INST_reg' is not permitted [D:/Verliog/RV32I/RV32I.srcs/sources_1/new/instr_memory.v:40]
ERROR: [VRFC 10-2865] module 'instr_memory' ignored due to previous errors [D:/Verliog/RV32I/RV32I.srcs/sources_1/new/instr_memory.v:23]
