Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan 11 11:56:56 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_VGA_CAMERA_control_sets_placed.rpt
| Design       : top_VGA_CAMERA
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   670 |
|    Minimum number of control sets                        |   670 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   732 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   670 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |   177 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |   482 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              52 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |           11736 |         6233 |
| Yes          | No                    | Yes                    |             876 |          372 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+
|             Clock Signal            |                        Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  U_DepthAlgorithm_Census/index_next |                                                            |                  |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[8][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[9][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[7][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[4][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[107]_662              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[109]_524              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[10]_573               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[110]_510              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/state_next                         | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[100]_620              | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[102]_650              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[103]_625              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[108]_649              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[101]_651              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[105]_655              | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[104]_618              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[106]_654              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[0]_548                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[116]_648              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[131]_564              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[150]_637              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[132]_559              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[128]_531              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[111]_525              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[152]_596              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[121]_644              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[113]_658              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[123]_659              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[118]_604              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[136]_560              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[148]_598              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[149]_634              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[115]_663              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[112]_647              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[145]_603              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[117]_609              | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[129]_547              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[12]_574               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[119]_626              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[137]_562              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[138]_563              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[153]_635              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[154]_636              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[143]_527              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[13]_565               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[156]_640              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[158]_512              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[159]_528              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[15]_514               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[16]_540               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[17]_544               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[18]_539               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[19]_587               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[155]_645              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[124]_508              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[130]_530              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[1]_542                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[127]_526              | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[133]_558              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[141]_614              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[151]_610              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[157]_517              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[20]_582               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[21]_581               | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[22]_580               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[23]_611               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[24]_583               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[126]_509              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[142]_615              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[135]_664              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[144]_529              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[114]_657              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[134]_549              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[146]_597              | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[125]_523              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[147]_666              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[11]_566               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[139]_665              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[14]_575               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[140]_561              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[120]_653              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[122]_641              | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[65]_546               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[3]_543                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[49]_595               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[25]_585               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[52]_576               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[68]_552               | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[35]_594               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[42]_593               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[70]_550               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[29]_606               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[39]_627               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[40]_590               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[71]_652               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[61]_519               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[34]_537               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[72]_553               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[73]_555               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[75]_656               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[79]_521               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[43]_630               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[2]_541                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[30]_605               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[38]_579               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[50]_578               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[36]_589               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[74]_556               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[76]_554               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[77]_613               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[80]_533               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[4]_570                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[57]_629               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[56]_577               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[81]_602               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[32]_538               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[5]_569                | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[82]_600               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[51]_631               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[66]_534               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[7]_568                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[26]_586               | reset_IBUF       |                4 |              4 |         1.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[41]_592               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[47]_516               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[53]_624               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[33]_545               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[59]_646               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[67]_557               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[6]_571                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[64]_535               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[60]_622               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[69]_551               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[78]_616               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[28]_584               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[45]_612               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[63]_520               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[27]_667               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[37]_588               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[44]_591               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[46]_617               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[48]_536               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[31]_515               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[55]_607               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[58]_628               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[54]_623               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[62]_513               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[93]_518               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[84]_601               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[87]_608               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[85]_632               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[94]_511               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[98]_619               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[86]_639               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[8]_572                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[90]_638               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[91]_643               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[99]_661               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[9]_567                | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[83]_660               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[89]_633               | reset_IBUF       |                2 |              4 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[92]_642               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[95]_522               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[88]_599               | reset_IBUF       |                3 |              4 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[97]_621               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/temp_mem_reg[96]_532               | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[0][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[11][3]_i_1_n_0         | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[13][3]_i_1_n_0         | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[14][3]_i_1_n_0         | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[12][3]_i_1_n_0         | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[10][3]_i_1_n_0         | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[1][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[2][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[5][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[6][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_cost[3][3]_i_1_n_0          | reset_IBUF       |                1 |              4 |         4.00 |
|  ov7670_pclk2_IBUF_BUFG             | U_OV7670_SetDataRight/temp_reg[7]_i_1__0_n_0               | reset_IBUF       |                8 |              8 |         1.00 |
|  ov7670_pclk1_IBUF_BUFG             | U_OV7670_SetDataLeft/v_counter_reg0                        | reset_IBUF       |                2 |              8 |         4.00 |
|  ov7670_pclk1_IBUF_BUFG             | U_OV7670_SetDataLeft/temp_next[10]                         | reset_IBUF       |                5 |              8 |         1.60 |
|  ov7670_pclk1_IBUF_BUFG             | U_OV7670_SetDataLeft/temp_next[7]                          | reset_IBUF       |                6 |              8 |         1.33 |
|  ov7670_pclk2_IBUF_BUFG             | U_OV7670_SetDataRight/temp_reg[15]_i_1__0_n_0              | reset_IBUF       |                7 |              8 |         1.14 |
|  ov7670_pclk2_IBUF_BUFG             | U_OV7670_SetDataRight/v_counter_reg[7]_i_1__0_n_0          | reset_IBUF       |                2 |              8 |         4.00 |
|  U_clk_gene/inst/vga_clk            |                                                            | reset_IBUF       |                3 |             10 |         3.33 |
|  U_clk_gene/inst/vga_clk            | U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0      | reset_IBUF       |                3 |             10 |         3.33 |
|  U_clk_gene/inst/clk_50             |                                                            | reset_IBUF       |                6 |             12 |         2.00 |
|  ov7670_pclk1_IBUF_BUFG             |                                                            | reset_IBUF       |                6 |             15 |         2.50 |
|  ov7670_pclk2_IBUF_BUFG             |                                                            | reset_IBUF       |                8 |             15 |         1.88 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_11[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_33[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_40[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_1[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_41[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_23[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_21[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_42[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_19[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_25[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_20[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_10[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_36[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_2[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_27[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_31[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_17[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_38[0]    |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_37[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_12[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_32[0]    |                  |               20 |             24 |         1.20 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_26[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_28[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_29[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_30[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_34[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_39[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_16[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_18[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_14[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_13[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_24[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_35[0]    |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_36[0]    |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_33[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_57[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_23[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_38[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_45[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_8[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_29[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_48[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_44[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_18[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_53[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_51[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_52[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_19[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_54[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_55[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_56[0]    |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_15[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_20[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_21[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_2[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_60[0]    |                  |                5 |             24 |         4.80 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_9[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_10[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_22[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_3[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_31[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_6[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_26[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_34[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_4[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_46[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_1[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_30[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_42[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_16[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_45[0]    |                  |               19 |             24 |         1.26 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_58[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_43[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_49[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_5[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_17[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_13[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_24[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_12[0]    |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_27[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_37[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_39[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_40[0]    |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_47[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_32[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_41[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_43[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_44[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_46[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_50[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_7[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_11[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_14[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_28[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_59[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_25[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_43[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_44[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_47[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_48[0]    |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_49[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_27[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_5[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_4[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_10[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_56[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_22[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_47[0]    |                  |               19 |             24 |         1.26 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_31[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_6[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_53[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_60[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_15[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_17[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_29[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_24[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_32[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_40[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_33[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_35[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_34[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_37[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_52[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_48[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_14[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_23[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_9[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_20[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_25[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_54[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_16[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_45[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_51[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_13[0]    |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_3[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_46[0]    |                  |               19 |             24 |         1.26 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_50[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_58[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_12[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_8[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_2[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_30[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_5[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_57[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_11[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_1[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_19[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_55[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_18[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_28[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_36[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_26[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_49[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_59[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_38[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_39[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_41[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_21[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_42[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[2]_7[0]     |                  |               19 |             24 |         1.26 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_55[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_63[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_10[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_14[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_2[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_54[0]    |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_62[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_56[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_18[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_23[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_2[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_7[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_51[0]    |                  |               20 |             24 |         1.20 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_57[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_8[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_50[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_19[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_24[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_11[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_14[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_1[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_20[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_3[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_12[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_53[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_61[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_7[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_4[0]     |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_4[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_5[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_65[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_16[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_5[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_8[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_6[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_9[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_21[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_8[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_7[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_9[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_5[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_3[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_10[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_64[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_60[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_6[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_15[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_59[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_4[0]     |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_66[0]    |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_17[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_58[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_12[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_13[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_3[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_9[0]     |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_13[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_11[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_6[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_10[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[6]_7[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[4]_22[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[5]_6[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[3]_52[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_6[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_13[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_38[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_46[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_27[0]    |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_3[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_40[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_33[0]    |                  |               19 |             24 |         1.26 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_43[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_L[1][0][11]_i_2_0[0]  |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_20[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_15[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_L[1][0][11]_i_2_2[0]  |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_L[1][0][11]_i_2_5[0]  |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_21[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_L[1][32][11]_i_2_0[0] |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_L[1][32][11]_i_2_1[0] |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[0][0][11]_i_4_0[0]  |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_36[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_31[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_48[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[0][0][11]_i_4_1[0]  |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[0][0][11]_i_4_2[0]  |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[0][0][11]_i_4_3[0]  |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_4[0]     |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[0][0][11]_i_4_4[0]  |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_29[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_16[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_L[1][0][11]_i_2_4[0]  |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[0][32][11]_i_3_1[0] |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_44[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_8[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[0][32][11]_i_3_0[0] |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_22[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_45[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_34[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_L[1][0][11]_i_2_3[0]  |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[2][0][11]_i_2_0[0]  |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[2][0][11]_i_2_1[0]  |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_30[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_2[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_24[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_37[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_7[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_39[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_47[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_L[1][0][11]_i_2_1[0]  |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_19[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_32[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_28[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_9[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_11[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_12[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_14[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_23[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_25[0]    |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_17[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_26[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_35[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_42[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_18[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_49[0]    |                  |                5 |             24 |         4.80 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_5[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[7]_41[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[2][32][11]_i_2_0[0] |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[2][32][11]_i_2_1[0] |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[2][0][11]_i_2_2[0]  |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[2][0][11]_i_2_3[0]  |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[2][0][11]_i_2_4[0]  |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/mem_R[2][0][11]_i_2_5[0]  |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg[0]        |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_1[0]      |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_103[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_107[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_109[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_117[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_118[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_113[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_108[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_119[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_12[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_122[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_123[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_124[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_115[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_120[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_127[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_106[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_13[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_131[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_133[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_104[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_0[0]      |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_116[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_121[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_102[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_105[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_11[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_100[0]    |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_111[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_114[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_126[0]    |                  |               19 |             24 |         1.26 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_101[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_128[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_132[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_134[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_112[0]    |                  |                5 |             24 |         4.80 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_129[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_135[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_10[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_110[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_130[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_147[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_177[0]    |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_143[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_154[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_158[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_146[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_163[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_29[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_14[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_170[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_19[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_3[0]      |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_16[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_15[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_150[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_167[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_160[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_159[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_156[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_161[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_137[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_162[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_174[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_2[0]      |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_145[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_168[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_20[0]     |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_155[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_21[0]     |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_23[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_140[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_149[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_178[0]    |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_152[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_141[0]    |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_136[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_169[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_27[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_164[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_30[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_166[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_142[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_172[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_148[0]    |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_144[0]    |                  |               19 |             24 |         1.26 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_153[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_171[0]    |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_173[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_175[0]    |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_18[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_151[0]    |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_22[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_157[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_25[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_26[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_17[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_24[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_139[0]    |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_28[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_176[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_31[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_125[0]    |                  |               19 |             24 |         1.26 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_165[0]    |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_138[0]    |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_64[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_70[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_72[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_41[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_82[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_83[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_87[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_35[0]     |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_59[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_65[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_84[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_48[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_89[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_90[0]     |                  |                5 |             24 |         4.80 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_8[0]      |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_67[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_39[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_4[0]      |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_40[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_5[0]      |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_37[0]     |                  |                7 |             24 |         3.43 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_61[0]     |                  |                5 |             24 |         4.80 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_74[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_38[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_49[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_57[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_34[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_36[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_46[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_44[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_54[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_63[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_68[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_69[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_73[0]     |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_75[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_58[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_50[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_42[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_47[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_76[0]     |                  |                5 |             24 |         4.80 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_77[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_79[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_80[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_51[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_45[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_52[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_81[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_78[0]     |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_85[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_62[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_86[0]     |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_71[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_88[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_33[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_9[0]      |                  |               14 |             24 |         1.71 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_7[0]      |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_66[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_53[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_56[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_6[0]      |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_55[0]     |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_43[0]     |                  |               17 |             24 |         1.41 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_60[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_96[0]     |                  |               11 |             24 |         2.18 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_97[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_93[0]     |                  |               18 |             24 |         1.33 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_95[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_94[0]     |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_92[0]     |                  |               10 |             24 |         2.40 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_98[0]     |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_99[0]     |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_91[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/E[0]                      |                  |                8 |             24 |         3.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_15[0]    |                  |                6 |             24 |         4.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_3[0]     |                  |               15 |             24 |         1.60 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_35[0]    |                  |               16 |             24 |         1.50 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_4[0]     |                  |               12 |             24 |         2.00 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/h_counter_reg[1]_22[0]    |                  |               13 |             24 |         1.85 |
|  U_clk_gene/inst/clk_50             | U_vga_controller/U_Pixel_Counter/read_en_reg_reg_32[0]     |                  |                9 |             24 |         2.67 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/j_next                             | reset_IBUF       |               55 |            114 |         2.07 |
|  U_clk_gene/inst/clk_50             | U_DepthAlgorithm_Census/window_R0[0][1][11]_i_1_n_0        |                  |               68 |            216 |         3.18 |
+-------------------------------------+------------------------------------------------------------+------------------+------------------+----------------+--------------+


