{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652470409761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652470409762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 14 04:33:29 2022 " "Processing started: Sat May 14 04:33:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652470409762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652470409762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_08_dp_2 -c lab_08_dp_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_08_dp_2 -c lab_08_dp_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652470409762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1652470410112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_08_dp_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_08_dp_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_08_dp_2-dataflow " "Found design unit 1: lab_08_dp_2-dataflow" {  } { { "lab_08_dp_2.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652470410441 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_08_dp_2 " "Found entity 1: lab_08_dp_2" {  } { { "lab_08_dp_2.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652470410441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652470410441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_08_dp_2_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab_08_dp_2_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab_08_dp_2_tb-dataflow " "Found design unit 1: lab_08_dp_2_tb-dataflow" {  } { { "lab_08_dp_2_tb.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652470410443 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab_08_dp_2_tb " "Found entity 1: lab_08_dp_2_tb" {  } { { "lab_08_dp_2_tb.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652470410443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652470410443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab_08_dp_2 " "Elaborating entity \"lab_08_dp_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652470410469 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_out\[0\] lab_08_dp_2.vhd(72) " "Inferred latch for \"dp_out\[0\]\" at lab_08_dp_2.vhd(72)" {  } { { "lab_08_dp_2.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652470410471 "|lab_08_dp_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_out\[1\] lab_08_dp_2.vhd(72) " "Inferred latch for \"dp_out\[1\]\" at lab_08_dp_2.vhd(72)" {  } { { "lab_08_dp_2.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652470410471 "|lab_08_dp_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_out\[2\] lab_08_dp_2.vhd(72) " "Inferred latch for \"dp_out\[2\]\" at lab_08_dp_2.vhd(72)" {  } { { "lab_08_dp_2.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652470410471 "|lab_08_dp_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dp_out\[3\] lab_08_dp_2.vhd(72) " "Inferred latch for \"dp_out\[3\]\" at lab_08_dp_2.vhd(72)" {  } { { "lab_08_dp_2.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2.vhd" 72 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652470410471 "|lab_08_dp_2"}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "dp_out\[0\] dp_out\[0\] " "Removed fan-out from the always-disabled I/O buffer \"dp_out\[0\]\" to the node \"dp_out\[0\]\"" {  } { { "lab_08_dp_2.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2.vhd" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652470410759 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "dp_out\[1\] dp_out\[1\] " "Removed fan-out from the always-disabled I/O buffer \"dp_out\[1\]\" to the node \"dp_out\[1\]\"" {  } { { "lab_08_dp_2.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2.vhd" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652470410759 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "dp_out\[2\] dp_out\[2\] " "Removed fan-out from the always-disabled I/O buffer \"dp_out\[2\]\" to the node \"dp_out\[2\]\"" {  } { { "lab_08_dp_2.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2.vhd" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652470410759 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "dp_out\[3\] dp_out\[3\] " "Removed fan-out from the always-disabled I/O buffer \"dp_out\[3\]\" to the node \"dp_out\[3\]\"" {  } { { "lab_08_dp_2.vhd" "" { Text "C:/altera/13.1/quartus/bin64/work/lab_08_dp_2.vhd" 31 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652470410759 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1652470410759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1652470410851 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1652470411004 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652470411004 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1652470411027 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1652470411027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27 " "Implemented 27 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1652470411027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1652470411027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652470411046 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 14 04:33:31 2022 " "Processing ended: Sat May 14 04:33:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652470411046 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652470411046 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652470411046 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652470411046 ""}
