/home/stone/System_Verilog_Study/5_Interface/3_Logic_wire_reg