#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x97d4700 .scope module, "tbbs" "tbbs" 2 3;
 .timescale 0 0;
v0x97f8740_0 .net "clk", 0 0, v0x97c5c18_0;  1 drivers
v0x97f87e0_0 .net "data", 7 0, v0x97f81e0_0;  1 drivers
v0x97f8880_0 .net "data_in0", 7 0, v0x97f7a00_0;  1 drivers
v0x97f8910_0 .net "data_in1", 7 0, v0x97f7a80_0;  1 drivers
v0x97f89b0_0 .net "data_in2", 7 0, v0x97f7af8_0;  1 drivers
v0x97f8a50_0 .net "data_in3", 7 0, v0x97f7b98_0;  1 drivers
v0x97f8af0_0 .net "reset", 0 0, v0x97f7c10_0;  1 drivers
v0x97f8b80_0 .net "valid", 0 0, v0x97f7c78_0;  1 drivers
S_0x97dbc28 .scope module, "bancopruebasBS" "bpbs" 2 9, 3 2 0, S_0x97d4700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
    .port_info 1 /OUTPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "valid"
    .port_info 3 /INPUT 8 "data"
    .port_info 4 /OUTPUT 8 "data_in0"
    .port_info 5 /OUTPUT 8 "data_in1"
    .port_info 6 /OUTPUT 8 "data_in2"
    .port_info 7 /OUTPUT 8 "data_in3"
v0x97c5c18_0 .var "clk", 0 0;
v0x97f7988_0 .net "data", 7 0, v0x97f81e0_0;  alias, 1 drivers
v0x97f7a00_0 .var "data_in0", 7 0;
v0x97f7a80_0 .var "data_in1", 7 0;
v0x97f7af8_0 .var "data_in2", 7 0;
v0x97f7b98_0 .var "data_in3", 7 0;
v0x97f7c10_0 .var "reset", 0 0;
v0x97f7c78_0 .var "valid", 0 0;
E_0x97dbd18 .event posedge, v0x97c5c18_0;
S_0x97f7d88 .scope module, "bytestrip" "bytestripingRX" 2 8, 4 2 0, S_0x97d4700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "valid"
    .port_info 3 /OUTPUT 8 "data"
    .port_info 4 /INPUT 8 "data_in0"
    .port_info 5 /INPUT 8 "data_in1"
    .port_info 6 /INPUT 8 "data_in2"
    .port_info 7 /INPUT 8 "data_in3"
P_0x97f7e60 .param/l "Estado0" 0 4 13, C4<00101>;
P_0x97f7e80 .param/l "LaneA" 0 4 9, C4<00001>;
P_0x97f7ea0 .param/l "LaneB" 0 4 10, C4<00010>;
P_0x97f7ec0 .param/l "LaneC" 0 4 11, C4<00011>;
P_0x97f7ee0 .param/l "LaneD" 0 4 12, C4<00100>;
v0x97f8158_0 .net "clk", 0 0, v0x97c5c18_0;  alias, 1 drivers
v0x97f81e0_0 .var "data", 7 0;
v0x97f8258_0 .net "data_in0", 7 0, v0x97f7a00_0;  alias, 1 drivers
v0x97f82d0_0 .net "data_in1", 7 0, v0x97f7a80_0;  alias, 1 drivers
v0x97f8348_0 .net "data_in2", 7 0, v0x97f7af8_0;  alias, 1 drivers
v0x97f83e8_0 .net "data_in3", 7 0, v0x97f7b98_0;  alias, 1 drivers
v0x97f8460_0 .var "data_next", 7 0;
v0x97f84b8_0 .var "next_state", 7 0;
v0x97f8530_0 .net "reset", 0 0, v0x97f7c10_0;  alias, 1 drivers
v0x97f85f0_0 .var "state", 7 0;
v0x97f8658_0 .net "valid", 0 0, v0x97f7c78_0;  alias, 1 drivers
E_0x97f80c8/0 .event edge, v0x97f7988_0, v0x97f7c78_0, v0x97f7a00_0, v0x97f85f0_0;
E_0x97f80c8/1 .event edge, v0x97f7a80_0, v0x97f7af8_0, v0x97f7b98_0;
E_0x97f80c8 .event/or E_0x97f80c8/0, E_0x97f80c8/1;
E_0x97f8120 .event posedge, v0x97f7c10_0;
    .scope S_0x97f7d88;
T_0 ;
    %wait E_0x97f8120;
    %load/vec4 v0x97f8530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x97f85f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x97f85f0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x97f81e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x97f8658_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x97f84b8_0;
    %assign/vec4 v0x97f85f0_0, 0;
    %load/vec4 v0x97f8460_0;
    %assign/vec4 v0x97f81e0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x97f7d88;
T_1 ;
    %wait E_0x97dbd18;
    %load/vec4 v0x97f8530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x97f85f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x97f85f0_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x97f81e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x97f8658_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x97f84b8_0;
    %assign/vec4 v0x97f85f0_0, 0;
    %load/vec4 v0x97f8460_0;
    %assign/vec4 v0x97f81e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x97f7d88;
T_2 ;
    %wait E_0x97f80c8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x97f84b8_0, 0, 8;
    %load/vec4 v0x97f81e0_0;
    %store/vec4 v0x97f8460_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x97f85f0_0;
    %parti/s 1, 5, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %load/vec4 v0x97f85f0_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %load/vec4 v0x97f85f0_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %load/vec4 v0x97f85f0_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %load/vec4 v0x97f85f0_0;
    %parti/s 1, 4, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0x97f8658_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97f84b8_0, 4, 1;
    %load/vec4 v0x97f8258_0;
    %store/vec4 v0x97f8460_0, 0, 8;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97f84b8_0, 4, 1;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v0x97f8658_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97f84b8_0, 4, 1;
    %load/vec4 v0x97f82d0_0;
    %store/vec4 v0x97f8460_0, 0, 8;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97f84b8_0, 4, 1;
T_2.9 ;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x97f8658_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97f84b8_0, 4, 1;
    %load/vec4 v0x97f8348_0;
    %store/vec4 v0x97f8460_0, 0, 8;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97f84b8_0, 4, 1;
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x97f8658_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97f84b8_0, 4, 1;
    %load/vec4 v0x97f83e8_0;
    %store/vec4 v0x97f8460_0, 0, 8;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97f84b8_0, 4, 1;
T_2.13 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x97f8658_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97f84b8_0, 4, 1;
    %load/vec4 v0x97f8258_0;
    %store/vec4 v0x97f8460_0, 0, 8;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x97f84b8_0, 4, 1;
T_2.15 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x97dbc28;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x97f7c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97c5c18_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x97f7c78_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x97f7a00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x97f7a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x97f7af8_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x97f7b98_0, 0;
    %delay 5, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x97f7c10_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x97f7c78_0, 0;
    %delay 10, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x97f7a00_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x97f7a80_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x97f7af8_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x97f7b98_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x97f7a00_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x97f7a80_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x97f7af8_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x97f7b98_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x97f7a00_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x97f7a80_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0x97f7af8_0, 0;
    %wait E_0x97dbd18;
    %pushi/vec4 18, 0, 8;
    %assign/vec4 v0x97f7b98_0, 0;
    %end;
    .thread T_3;
    .scope S_0x97dbc28;
T_4 ;
    %delay 5, 0;
    %load/vec4 v0x97c5c18_0;
    %inv;
    %store/vec4 v0x97c5c18_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x97d4700;
T_5 ;
    %vpi_call 2 14 "$dumpfile", "prueba_Byte_StripingRX.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x97d4700 {0 0 0};
    %delay 600, 0;
    %vpi_call 2 17 "$display", "FIN TestBench" {0 0 0};
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tbbs.v";
    "./bpbs.v";
    "./byte_stripingRx.v";
