<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='461' u='c' c='_ZNK4llvm14MCRegisterInfo15isSubRegisterEqEjj'/>
<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='466' ll='468' type='bool llvm::MCRegisterInfo::isSuperRegisterEq(unsigned int RegA, unsigned int RegB) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='464'>/// Returns true if RegB is a super-register of RegA or if
  /// RegB == RegA.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineInstrBundle.cpp' l='339' u='c' c='_ZN4llvm26MachineOperandIteratorBase14analyzePhysRegEjPKNS_18TargetRegisterInfoE'/>
