// Seed: 2064127211
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri id_6,
    output supply0 id_7,
    output tri id_8,
    output uwire id_9,
    output wor id_10,
    output supply1 id_11,
    output tri id_12,
    output wor id_13,
    input tri id_14,
    input tri1 id_15,
    output tri1 id_16,
    input wor id_17,
    output uwire id_18,
    input supply1 id_19,
    input tri0 id_20,
    input wand id_21,
    input tri id_22,
    input tri1 id_23,
    input uwire id_24,
    output wire id_25,
    output wand id_26
);
  wire id_28;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input wor id_2,
    input supply1 id_3,
    input wand id_4,
    input wor id_5,
    input tri id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wand id_9,
    input wire id_10,
    output uwire id_11,
    output tri0 id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wor id_15,
    output wire id_16,
    output logic id_17,
    input tri id_18,
    input wand id_19
);
  always id_17 = #1 1;
  wire id_21;
  module_0(
      id_0,
      id_15,
      id_7,
      id_8,
      id_3,
      id_8,
      id_14,
      id_12,
      id_8,
      id_16,
      id_12,
      id_12,
      id_8,
      id_7,
      id_0,
      id_2,
      id_11,
      id_1,
      id_12,
      id_1,
      id_3,
      id_6,
      id_18,
      id_4,
      id_4,
      id_7,
      id_11
  );
endmodule
