/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [3:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [15:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_29z;
  wire [16:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [22:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [33:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~celloutsig_0_3z;
  assign celloutsig_0_3z = ~((celloutsig_0_1z[0] | celloutsig_0_1z[4]) & (celloutsig_0_1z[5] | celloutsig_0_1z[0]));
  assign celloutsig_1_2z = ~((in_data[163] | in_data[134]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_0_5z = in_data[85:83] + celloutsig_0_1z[5:3];
  assign celloutsig_0_17z = { celloutsig_0_7z[2:1], celloutsig_0_3z } + celloutsig_0_2z[10:8];
  assign celloutsig_1_1z = { in_data[148:116], celloutsig_1_0z } + in_data[179:146];
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= celloutsig_1_5z[8:5];
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_8z[7:5], celloutsig_0_18z };
  assign celloutsig_1_16z = { celloutsig_1_1z[24:3], celloutsig_1_2z } / { 1'h1, in_data[116:108], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_11z = { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z } / { 1'h1, celloutsig_0_8z[3:1], celloutsig_0_0z };
  assign celloutsig_0_14z = { in_data[86:82], celloutsig_0_10z, celloutsig_0_13z } >= { celloutsig_0_2z[7:2], celloutsig_0_13z };
  assign celloutsig_0_18z = { celloutsig_0_8z[11:3], celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_12z } >= { celloutsig_0_15z[6], celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_20z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z } >= { celloutsig_0_11z[3:2], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[90:81] > in_data[53:44];
  assign celloutsig_0_30z = celloutsig_0_9z[5:3] > { celloutsig_0_22z[2:1], celloutsig_0_20z };
  assign celloutsig_0_16z = celloutsig_0_8z[5:0] <= { celloutsig_0_1z[6:2], celloutsig_0_0z };
  assign celloutsig_1_3z = celloutsig_1_1z[20] & ~(in_data[182]);
  assign celloutsig_1_7z = celloutsig_1_0z & ~(celloutsig_1_2z);
  assign celloutsig_1_19z = celloutsig_1_0z & ~(celloutsig_1_7z);
  assign celloutsig_0_6z = celloutsig_0_2z[3] & ~(celloutsig_0_2z[3]);
  assign celloutsig_0_9z = celloutsig_0_1z[5:0] % { 1'h1, celloutsig_0_4z[4:0] };
  assign celloutsig_0_22z = { _01_[3:2], celloutsig_0_0z } % { 1'h1, celloutsig_0_5z[1:0] };
  assign celloutsig_0_1z = in_data[80:74] * in_data[50:44];
  assign celloutsig_0_2z = { celloutsig_0_1z[3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } * in_data[41:25];
  assign celloutsig_1_5z = - { in_data[121:111], celloutsig_1_3z };
  assign celloutsig_0_8z = - { celloutsig_0_1z[3:1], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_8z[6:4], celloutsig_0_7z };
  assign celloutsig_0_13z = ~^ celloutsig_0_5z;
  assign celloutsig_0_29z = ~^ celloutsig_0_17z;
  assign celloutsig_1_18z = { celloutsig_1_16z[19:16], celloutsig_1_0z } >> { celloutsig_1_3z, _00_ };
  assign celloutsig_0_4z = celloutsig_0_1z[6:1] <<< { celloutsig_0_2z[3:1], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_1z[0], celloutsig_0_3z, celloutsig_0_3z } <<< celloutsig_0_2z[15:13];
  assign celloutsig_0_15z = { in_data[74], celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z } <<< { celloutsig_0_2z[14:0], celloutsig_0_6z };
  assign celloutsig_1_0z = ~((in_data[110] & in_data[178]) | (in_data[109] & in_data[184]));
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
