# Example SystemRDL Generator

Using the python package 'systemrdl-compiler' we create an example programs
that generates register representations in SystemVerilog and other language
from a SystemRDL configuration file.

## SystemRDL Standard

The SystemRDL configuration files should follow the following [standard](https://www.accellera.org/images/downloads/standards/systemrdl/SystemRDL_2.0_Jan2018.pdf).

## Perquisites

The following packages need to be installed to get the generators working.

```bash
python3 -m pip install systemrdl-compiler
```
