--Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
--Date        : Sun Sep 28 14:04:50 2025
--Host        : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
--Command     : generate_target simple_PCB_test.bd
--Design      : simple_PCB_test
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity simple_PCB_test is
  port (
    SRAM1A : out STD_LOGIC_VECTOR ( 21 downto 0 );
    SRAM1DEC : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SRAM1DQ_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SRAM1DQ_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SRAM1DQ_t : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SRAM1_EN : out STD_LOGIC;
    SRAM1_WE : out STD_LOGIC;
    UART_MCU_RX : in STD_LOGIC;
    UART_MCU_TX : out STD_LOGIC;
    led0 : out STD_LOGIC;
    sysclk : in STD_LOGIC
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of simple_PCB_test : entity is "simple_PCB_test,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=simple_PCB_test,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=7,numReposBlks=7,numNonXlnxBlks=0,numHierBlks=0,maxHierDepth=0,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=7,numPkgbdBlks=0,bdsource=USER,synth_mode=Hierarchical}";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of simple_PCB_test : entity is "simple_PCB_test.hwdef";
end simple_PCB_test;

architecture STRUCTURE of simple_PCB_test is
  component simple_PCB_test_SRAM_controller_0_0 is
  port (
    sysclk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    o_BF_drive : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 21 downto 0 );
    DQ_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DQ_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DQ_t : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dec : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CE_n : out STD_LOGIC;
    WE_n : out STD_LOGIC;
    BF_packet : out STD_LOGIC_VECTOR ( 223 downto 0 )
  );
  end component simple_PCB_test_SRAM_controller_0_0;
  component simple_PCB_test_Switchmod_0_0 is
  port (
    sysclk : in STD_LOGIC;
    i_signal : in STD_LOGIC;
    o_signal : out STD_LOGIC;
    led0 : out STD_LOGIC
  );
  end component simple_PCB_test_Switchmod_0_0;
  component simple_PCB_test_TC_distributor_0_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    TC : in STD_LOGIC_VECTOR ( 7 downto 0 );
    TC_DV : in STD_LOGIC;
    cmd0 : out STD_LOGIC;
    cmd1 : out STD_LOGIC;
    cmd2 : out STD_LOGIC;
    cmd3 : out STD_LOGIC;
    cmd4 : out STD_LOGIC;
    cmd5 : out STD_LOGIC;
    cmd6 : out STD_LOGIC;
    led0 : out STD_LOGIC
  );
  end component simple_PCB_test_TC_distributor_0_0;
  component simple_PCB_test_TM_packet_sender_0_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    i_HK_data : in STD_LOGIC_VECTOR ( 471 downto 0 );
    i_BF_data : in STD_LOGIC_VECTOR ( 223 downto 0 );
    i_RAD_data : in STD_LOGIC_VECTOR ( 5015 downto 0 );
    i_HK_DV : in STD_LOGIC;
    i_BF_DV : in STD_LOGIC;
    i_RAD_DV : in STD_LOGIC;
    i_TX_done : in STD_LOGIC;
    i_TX_active : in STD_LOGIC;
    o_TX_DV : out STD_LOGIC;
    o_TX_byte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_HK_got : out STD_LOGIC;
    o_BF_got : out STD_LOGIC;
    o_RAD_got : out STD_LOGIC;
    led1 : out STD_LOGIC;
    led2 : out STD_LOGIC
  );
  end component simple_PCB_test_TM_packet_sender_0_0;
  component simple_PCB_test_UART_TX_100MHZ_0_0 is
  port (
    sysclk : in STD_LOGIC;
    i_TX_DV : in STD_LOGIC;
    i_TX_Byte : in STD_LOGIC_VECTOR ( 7 downto 0 );
    o_TX_Active : out STD_LOGIC;
    o_TX_Serial : out STD_LOGIC;
    o_TX_Done : out STD_LOGIC
  );
  end component simple_PCB_test_UART_TX_100MHZ_0_0;
  component simple_PCB_test_UART_RX_100MHZ_0_0 is
  port (
    sysclk : in STD_LOGIC;
    i_RX_Serial : in STD_LOGIC;
    o_RX_DV : out STD_LOGIC;
    o_RX_byte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    led0 : out STD_LOGIC
  );
  end component simple_PCB_test_UART_RX_100MHZ_0_0;
  component simple_PCB_test_Switchmod_1_0 is
  port (
    sysclk : in STD_LOGIC;
    i_signal : in STD_LOGIC;
    o_signal : out STD_LOGIC;
    led0 : out STD_LOGIC
  );
  end component simple_PCB_test_Switchmod_1_0;
  signal SRAM_controller_0_BF_packet : STD_LOGIC_VECTOR ( 223 downto 0 );
  signal SRAM_controller_0_o_BF_drive : STD_LOGIC;
  signal Switchmod_0_o_signal : STD_LOGIC;
  signal Switchmod_1_o_signal : STD_LOGIC;
  signal TC_distributor_0_cmd0 : STD_LOGIC;
  signal TC_distributor_0_cmd2 : STD_LOGIC;
  signal TM_packet_sender_0_o_TX_DV : STD_LOGIC;
  signal TM_packet_sender_0_o_TX_byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal UART_RX_100MHZ_0_o_RX_DV : STD_LOGIC;
  signal UART_RX_100MHZ_0_o_RX_byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal UART_TX_100MHZ_0_o_TX_Active : STD_LOGIC;
  signal UART_TX_100MHZ_0_o_TX_Done : STD_LOGIC;
  signal NLW_Switchmod_1_led0_UNCONNECTED : STD_LOGIC;
  signal NLW_TC_distributor_0_cmd1_UNCONNECTED : STD_LOGIC;
  signal NLW_TC_distributor_0_cmd3_UNCONNECTED : STD_LOGIC;
  signal NLW_TC_distributor_0_cmd4_UNCONNECTED : STD_LOGIC;
  signal NLW_TC_distributor_0_cmd5_UNCONNECTED : STD_LOGIC;
  signal NLW_TC_distributor_0_cmd6_UNCONNECTED : STD_LOGIC;
  signal NLW_TC_distributor_0_led0_UNCONNECTED : STD_LOGIC;
  signal NLW_TM_packet_sender_0_led1_UNCONNECTED : STD_LOGIC;
  signal NLW_TM_packet_sender_0_led2_UNCONNECTED : STD_LOGIC;
  signal NLW_TM_packet_sender_0_o_BF_got_UNCONNECTED : STD_LOGIC;
  signal NLW_TM_packet_sender_0_o_HK_got_UNCONNECTED : STD_LOGIC;
  signal NLW_TM_packet_sender_0_o_RAD_got_UNCONNECTED : STD_LOGIC;
  signal NLW_UART_RX_100MHZ_0_led0_UNCONNECTED : STD_LOGIC;
begin
SRAM_controller_0: component simple_PCB_test_SRAM_controller_0_0
     port map (
      A(21 downto 0) => SRAM1A(21 downto 0),
      BF_packet(223 downto 0) => SRAM_controller_0_BF_packet(223 downto 0),
      CE_n => SRAM1_EN,
      DQ_i(15 downto 0) => SRAM1DQ_i(15 downto 0),
      DQ_o(15 downto 0) => SRAM1DQ_o(15 downto 0),
      DQ_t(15 downto 0) => SRAM1DQ_t(15 downto 0),
      WE_n => SRAM1_WE,
      dec(2 downto 0) => SRAM1DEC(2 downto 0),
      o_BF_drive => SRAM_controller_0_o_BF_drive,
      reset_n => Switchmod_1_o_signal,
      sysclk => sysclk
    );
Switchmod_0: component simple_PCB_test_Switchmod_0_0
     port map (
      i_signal => TC_distributor_0_cmd2,
      led0 => led0,
      o_signal => Switchmod_0_o_signal,
      sysclk => sysclk
    );
Switchmod_1: component simple_PCB_test_Switchmod_1_0
     port map (
      i_signal => TC_distributor_0_cmd0,
      led0 => NLW_Switchmod_1_led0_UNCONNECTED,
      o_signal => Switchmod_1_o_signal,
      sysclk => sysclk
    );
TC_distributor_0: component simple_PCB_test_TC_distributor_0_0
     port map (
      TC(7 downto 0) => UART_RX_100MHZ_0_o_RX_byte(7 downto 0),
      TC_DV => UART_RX_100MHZ_0_o_RX_DV,
      clk => sysclk,
      cmd0 => TC_distributor_0_cmd0,
      cmd1 => NLW_TC_distributor_0_cmd1_UNCONNECTED,
      cmd2 => TC_distributor_0_cmd2,
      cmd3 => NLW_TC_distributor_0_cmd3_UNCONNECTED,
      cmd4 => NLW_TC_distributor_0_cmd4_UNCONNECTED,
      cmd5 => NLW_TC_distributor_0_cmd5_UNCONNECTED,
      cmd6 => NLW_TC_distributor_0_cmd6_UNCONNECTED,
      led0 => NLW_TC_distributor_0_led0_UNCONNECTED,
      rst => '0'
    );
TM_packet_sender_0: component simple_PCB_test_TM_packet_sender_0_0
     port map (
      clk => sysclk,
      i_BF_DV => SRAM_controller_0_o_BF_drive,
      i_BF_data(223 downto 0) => SRAM_controller_0_BF_packet(223 downto 0),
      i_HK_DV => '0',
      i_HK_data(471 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      i_RAD_DV => '0',
      i_RAD_data(5015 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      i_TX_active => UART_TX_100MHZ_0_o_TX_Active,
      i_TX_done => UART_TX_100MHZ_0_o_TX_Done,
      led1 => NLW_TM_packet_sender_0_led1_UNCONNECTED,
      led2 => NLW_TM_packet_sender_0_led2_UNCONNECTED,
      o_BF_got => NLW_TM_packet_sender_0_o_BF_got_UNCONNECTED,
      o_HK_got => NLW_TM_packet_sender_0_o_HK_got_UNCONNECTED,
      o_RAD_got => NLW_TM_packet_sender_0_o_RAD_got_UNCONNECTED,
      o_TX_DV => TM_packet_sender_0_o_TX_DV,
      o_TX_byte(7 downto 0) => TM_packet_sender_0_o_TX_byte(7 downto 0),
      rst => Switchmod_0_o_signal
    );
UART_RX_100MHZ_0: component simple_PCB_test_UART_RX_100MHZ_0_0
     port map (
      i_RX_Serial => UART_MCU_RX,
      led0 => NLW_UART_RX_100MHZ_0_led0_UNCONNECTED,
      o_RX_DV => UART_RX_100MHZ_0_o_RX_DV,
      o_RX_byte(7 downto 0) => UART_RX_100MHZ_0_o_RX_byte(7 downto 0),
      sysclk => sysclk
    );
UART_TX_100MHZ_0: component simple_PCB_test_UART_TX_100MHZ_0_0
     port map (
      i_TX_Byte(7 downto 0) => TM_packet_sender_0_o_TX_byte(7 downto 0),
      i_TX_DV => TM_packet_sender_0_o_TX_DV,
      o_TX_Active => UART_TX_100MHZ_0_o_TX_Active,
      o_TX_Done => UART_TX_100MHZ_0_o_TX_Done,
      o_TX_Serial => UART_MCU_TX,
      sysclk => sysclk
    );
end STRUCTURE;
