#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Mar 20 21:59:52 2017
# Process ID: 11008
# Log file: F:/Users/project_8/project_8.runs/impl_1/design_1.vdi
# Journal file: F:/Users/project_8/project_8.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1964 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'rst_processing_system7_0_50M'
Finished Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'rst_processing_system7_0_50M'
Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'rst_processing_system7_0_50M'
Finished Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'rst_processing_system7_0_50M'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 576 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 576 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 614.613 ; gain = 390.305
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.536 . Memory (MB): peak = 656.332 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 21 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b383ffa7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 238 cells.
Phase 2 Constant Propagation | Checksum: 10267f436

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/dateport_fsub_32ns_32ns_32_5_full_dsp_U119/dateport_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_C1_conv_fu_359/dateport_fadd_32ns_32ns_32_5_full_dsp_U0/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_C3_conv_fu_313/dateport_fadd_32ns_32ns_32_5_full_dsp_U11/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_C5_conv_fu_371/dateport_fadd_32ns_32ns_32_5_full_dsp_U22/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_DC1_layer_fu_253/dateport_fadd_32ns_32ns_32_5_full_dsp_U66/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_DC1_layer_fu_253/dateport_fadd_32ns_32ns_32_5_full_dsp_U67/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_DC3_layer_fu_265/dateport_fadd_32ns_32ns_32_5_full_dsp_U50/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_DC3_layer_fu_265/dateport_fadd_32ns_32ns_32_5_full_dsp_U51/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_DC5_layer_fu_383/dateport_fadd_32ns_32ns_32_5_full_dsp_U37/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_DS2_layer_fu_325/dateport_fadd_32ns_32ns_32_5_full_dsp_U60/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_DS4_layer_fu_409/dateport_fadd_32ns_32ns_32_5_full_dsp_U45/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_O_layer_fu_241/dateport_fadd_32ns_32ns_32_5_full_dsp_U29/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_S2_pool_fu_419/dateport_fadd_32ns_32ns_32_5_full_dsp_U7/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_S4_pool_fu_427/dateport_fadd_32ns_32ns_32_5_full_dsp_U18/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_upadteall_fu_277/dateport_fsub_32ns_32ns_32_5_full_dsp_U101/dateport_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_update_C1_fu_347/dateport_fadd_32ns_32ns_32_5_full_dsp_U76/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_update_C3_fu_335/dateport_fadd_32ns_32ns_32_5_full_dsp_U83/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_update_C5_fu_397/dateport_fadd_32ns_32ns_32_5_full_dsp_U89/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
WARNING: [Opt 31-6] Deleting driverless net: dateport_0/inst/grp_dateport_update_OUT_fu_435/dateport_fadd_32ns_32ns_32_5_full_dsp_U95/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 39279 unconnected nets.
INFO: [Opt 31-120] Instance dateport_0/inst/dateport_fsub_32ns_32ns_32_5_full_dsp_U119/dateport_ap_fsub_3_full_dsp_32_u/U0 (floating_point_v7_0__parameterized9) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/dateport_sitofp_32ns_32_6_U120/dateport_ap_sitofp_4_no_dsp_32_u/U0 (floating_point_v7_0__parameterized11) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_C1_conv_fu_359/dateport_fadd_32ns_32ns_32_5_full_dsp_U0/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__6) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_C1_conv_fu_359/dateport_fcmp_32ns_32ns_1_1_U2/dateport_ap_fcmp_0_no_dsp_32_u/U0 (floating_point_v7_0__parameterized7__3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_C1_conv_fu_359/dateport_fmul_32ns_32ns_32_4_max_dsp_U1/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__6) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_C3_conv_fu_313/dateport_fadd_32ns_32ns_32_5_full_dsp_U11/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__15) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_C3_conv_fu_313/dateport_fcmp_32ns_32ns_1_1_U13/dateport_ap_fcmp_0_no_dsp_32_u/U0 (floating_point_v7_0__parameterized7) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_C3_conv_fu_313/dateport_fmul_32ns_32ns_32_4_max_dsp_U12/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__16) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_C5_conv_fu_371/dateport_fadd_32ns_32ns_32_5_full_dsp_U22/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__5) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_C5_conv_fu_371/dateport_fcmp_32ns_32ns_1_1_U24/dateport_ap_fcmp_0_no_dsp_32_u/U0 (floating_point_v7_0__parameterized7__2) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_C5_conv_fu_371/dateport_fmul_32ns_32ns_32_4_max_dsp_U23/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__5) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC1_layer_fu_253/dateport_fmul_32ns_32ns_32_4_max_dsp_U69/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__12) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC1_layer_fu_253/dateport_fmul_32ns_32ns_32_4_max_dsp_U68/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__11) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC1_layer_fu_253/dateport_fcmp_32ns_32ns_1_1_U71/dateport_ap_fcmp_0_no_dsp_32_u/U0 (floating_point_v7_0__parameterized7__5) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC1_layer_fu_253/dateport_fcmp_32ns_32ns_1_1_U70/dateport_ap_fcmp_0_no_dsp_32_u/U0 (floating_point_v7_0__parameterized7__4) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC1_layer_fu_253/dateport_fadd_32ns_32ns_32_5_full_dsp_U67/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__11) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC1_layer_fu_253/dateport_fadd_32ns_32ns_32_5_full_dsp_U66/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__10) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC3_layer_fu_265/dateport_fadd_32ns_32ns_32_5_full_dsp_U50/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__13) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC3_layer_fu_265/dateport_fadd_32ns_32ns_32_5_full_dsp_U51/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__14) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC3_layer_fu_265/dateport_fcmp_32ns_32ns_1_1_U54/dateport_ap_fcmp_0_no_dsp_32_u/U0 (floating_point_v7_0__parameterized7__6) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC3_layer_fu_265/dateport_fcmp_32ns_32ns_1_1_U55/dateport_ap_fcmp_0_no_dsp_32_u/U0 (floating_point_v7_0__parameterized7__7) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC3_layer_fu_265/dateport_fmul_32ns_32ns_32_4_max_dsp_U52/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__14) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC3_layer_fu_265/dateport_fmul_32ns_32ns_32_4_max_dsp_U53/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__15) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC5_layer_fu_383/dateport_fadd_32ns_32ns_32_5_full_dsp_U37/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__4) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC5_layer_fu_383/dateport_fcmp_32ns_32ns_1_1_U39/dateport_ap_fcmp_0_no_dsp_32_u/U0 (floating_point_v7_0__parameterized7__1) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DC5_layer_fu_383/dateport_fmul_32ns_32ns_32_4_max_dsp_U38/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__4) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DS2_layer_fu_325/dateport_fadd_32ns_32ns_32_5_full_dsp_U60/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__7) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DS2_layer_fu_325/dateport_fmul_32ns_32ns_32_4_max_dsp_U61/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__8) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DS4_layer_fu_409/dateport_fadd_32ns_32ns_32_5_full_dsp_U45/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__9) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_DS4_layer_fu_409/dateport_fmul_32ns_32ns_32_4_max_dsp_U46/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__10) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_O_layer_fu_241/dateport_fadd_32ns_32ns_32_5_full_dsp_U29/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_O_layer_fu_241/dateport_fdiv_32ns_32ns_32_16_U31/dateport_ap_fdiv_14_no_dsp_32_u/U0 (floating_point_v7_0__parameterized3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_O_layer_fu_241/dateport_fexp_32ns_32ns_32_9_full_dsp_U32/dateport_ap_fexp_7_full_dsp_32_u/U0 (floating_point_v7_0__parameterized5) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_O_layer_fu_241/dateport_fmul_32ns_32ns_32_4_max_dsp_U30/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_S2_pool_fu_419/dateport_fmul_32ns_32ns_32_4_max_dsp_U8/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__2) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_S2_pool_fu_419/dateport_fadd_32ns_32ns_32_5_full_dsp_U7/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__2) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_S4_pool_fu_427/dateport_fmul_32ns_32ns_32_4_max_dsp_U19/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__17) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_S4_pool_fu_427/dateport_fadd_32ns_32ns_32_5_full_dsp_U18/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__16) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_upadteall_fu_277/dateport_fsub_32ns_32ns_32_5_full_dsp_U101/dateport_ap_fsub_3_full_dsp_32_u/U0 (floating_point_v7_0__parameterized9__1) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_upadteall_fu_277/dateport_fmul_32ns_32ns_32_4_max_dsp_U102/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__7) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_update_C1_fu_347/dateport_fadd_32ns_32ns_32_5_full_dsp_U76/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__12) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_update_C1_fu_347/dateport_fmul_32ns_32ns_32_4_max_dsp_U77/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__13) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_update_C3_fu_335/dateport_fadd_32ns_32ns_32_5_full_dsp_U83/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__8) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_update_C3_fu_335/dateport_fmul_32ns_32ns_32_4_max_dsp_U84/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__9) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_update_C5_fu_397/dateport_fadd_32ns_32ns_32_5_full_dsp_U89/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_update_C5_fu_397/dateport_fmul_32ns_32ns_32_4_max_dsp_U90/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__3) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_update_OUT_fu_435/dateport_fadd_32ns_32ns_32_5_full_dsp_U95/dateport_ap_fadd_3_full_dsp_32_u/U0 (floating_point_v7_0__1) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance dateport_0/inst/grp_dateport_update_OUT_fu_435/dateport_fmul_32ns_32ns_32_4_max_dsp_U96/dateport_ap_fmul_2_max_dsp_32_u/U0 (floating_point_v7_0__parameterized1__1) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-11] Eliminated 33850 unconnected cells.
Phase 3 Sweep | Checksum: 19690f4f0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1144.301 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1144.301 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 19690f4f0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1144.301 ; gain = 0.000
Implement Debug Cores | Checksum: 15c2c18c4
Logic Optimization | Checksum: 15c2c18c4

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 19690f4f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 1144.301 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 1144.301 ; gain = 529.688
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1144.301 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Users/project_8/project_8.runs/impl_1/design_1_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: e34ec3fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1144.301 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1144.301 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: da62e959

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f888b9f4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 242a40d89

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 2c7c36d8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 2.2 Build Placer Netlist Model | Checksum: 2c7c36d8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 2c7c36d8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 2.3 Constrain Clocks/Macros | Checksum: 2c7c36d8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 2 Placer Initialization | Checksum: 2c7c36d8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 20fa64b47

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 20fa64b47

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 259a21d9d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1ce4fa823

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1ce4fa823

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1eeb6d68c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 210d9de82

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 24b727d6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 24b727d6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 24b727d6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 24b727d6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 4.6 Small Shape Detail Placement | Checksum: 24b727d6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 24b727d6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 4 Detail Placement | Checksum: 24b727d6f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 142a75d52

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 142a75d52

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.384. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 14d0dc18e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 5.2.2 Post Placement Optimization | Checksum: 14d0dc18e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 5.2 Post Commit Optimization | Checksum: 14d0dc18e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 14d0dc18e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 14d0dc18e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 14d0dc18e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 5.5 Placer Reporting | Checksum: 14d0dc18e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.301 ; gain = 0.000

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1a871e348

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.301 ; gain = 0.000
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1a871e348

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.301 ; gain = 0.000
Ending Placer Task | Checksum: 156770d9b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.301 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1144.301 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.616 . Memory (MB): peak = 1144.301 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1144.301 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1144.301 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1144.301 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c76281de

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1215.234 ; gain = 70.934

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c76281de

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1216.387 ; gain = 72.086

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c76281de

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 1224.469 ; gain = 80.168
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1eebcba66

Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 1242.980 ; gain = 98.680
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.335  | TNS=0.000  | WHS=-0.240 | THS=-66.443|

Phase 2 Router Initialization | Checksum: 230a267d7

Time (s): cpu = 00:00:51 ; elapsed = 00:00:49 . Memory (MB): peak = 1242.980 ; gain = 98.680

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12ea22b9e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 1242.980 ; gain = 98.680

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 319
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1bfc83549

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1242.980 ; gain = 98.680
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.050  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ff1488c2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1242.980 ; gain = 98.680

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2aa0104e7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1242.980 ; gain = 98.680
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.050  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24ab8a09b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1242.980 ; gain = 98.680
Phase 4 Rip-up And Reroute | Checksum: 24ab8a09b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1242.980 ; gain = 98.680

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 288f8d87c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1242.980 ; gain = 98.680
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.145  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 288f8d87c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1242.980 ; gain = 98.680

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 288f8d87c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1242.980 ; gain = 98.680
Phase 5 Delay and Skew Optimization | Checksum: 288f8d87c

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 1242.980 ; gain = 98.680

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 20c8440dc

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1242.980 ; gain = 98.680
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.145  | TNS=0.000  | WHS=0.028  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1d788a285

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1242.980 ; gain = 98.680

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.299109 %
  Global Horizontal Routing Utilization  = 0.355646 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 259e5b649

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1242.980 ; gain = 98.680

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 259e5b649

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1242.980 ; gain = 98.680

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22ab0cadf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1242.980 ; gain = 98.680

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.145  | TNS=0.000  | WHS=0.028  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22ab0cadf

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1242.980 ; gain = 98.680
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 1242.980 ; gain = 98.680

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:53 . Memory (MB): peak = 1242.980 ; gain = 98.680
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.932 . Memory (MB): peak = 1242.980 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Users/project_8/project_8.runs/impl_1/design_1_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 22:02:45 2017...
